TimeQuest Timing Analyzer report for processor
Mon Apr 15 10:17:55 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Setup: 'control_block:ctr|y_present.search'
 13. Slow Model Setup: 'control_block:ctr|y_present.OPR2'
 14. Slow Model Setup: 'control_block:ctr|y_present.OPR'
 15. Slow Model Setup: 'control_block:ctr|y_present.ERRO'
 16. Slow Model Hold: 'clk'
 17. Slow Model Hold: 'control_block:ctr|y_present.ERRO'
 18. Slow Model Hold: 'control_block:ctr|y_present.OPR'
 19. Slow Model Hold: 'control_block:ctr|y_present.OPR2'
 20. Slow Model Hold: 'control_block:ctr|y_present.search'
 21. Slow Model Minimum Pulse Width: 'clk'
 22. Slow Model Minimum Pulse Width: 'control_block:ctr|y_present.OPR'
 23. Slow Model Minimum Pulse Width: 'control_block:ctr|y_present.OPR2'
 24. Slow Model Minimum Pulse Width: 'control_block:ctr|y_present.search'
 25. Slow Model Minimum Pulse Width: 'control_block:ctr|y_present.ERRO'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Fast Model Setup Summary
 31. Fast Model Hold Summary
 32. Fast Model Recovery Summary
 33. Fast Model Removal Summary
 34. Fast Model Minimum Pulse Width Summary
 35. Fast Model Setup: 'clk'
 36. Fast Model Setup: 'control_block:ctr|y_present.search'
 37. Fast Model Setup: 'control_block:ctr|y_present.OPR2'
 38. Fast Model Setup: 'control_block:ctr|y_present.OPR'
 39. Fast Model Setup: 'control_block:ctr|y_present.ERRO'
 40. Fast Model Hold: 'clk'
 41. Fast Model Hold: 'control_block:ctr|y_present.ERRO'
 42. Fast Model Hold: 'control_block:ctr|y_present.OPR'
 43. Fast Model Hold: 'control_block:ctr|y_present.OPR2'
 44. Fast Model Hold: 'control_block:ctr|y_present.search'
 45. Fast Model Minimum Pulse Width: 'clk'
 46. Fast Model Minimum Pulse Width: 'control_block:ctr|y_present.OPR'
 47. Fast Model Minimum Pulse Width: 'control_block:ctr|y_present.OPR2'
 48. Fast Model Minimum Pulse Width: 'control_block:ctr|y_present.search'
 49. Fast Model Minimum Pulse Width: 'control_block:ctr|y_present.ERRO'
 50. Setup Times
 51. Hold Times
 52. Clock to Output Times
 53. Minimum Clock to Output Times
 54. Multicorner Timing Analysis Summary
 55. Setup Times
 56. Hold Times
 57. Clock to Output Times
 58. Minimum Clock to Output Times
 59. Setup Transfers
 60. Hold Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths
 64. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; processor                                                         ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                 ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+
; Clock Name                         ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+
; clk                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                ;
; control_block:ctr|y_present.ERRO   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { control_block:ctr|y_present.ERRO }   ;
; control_block:ctr|y_present.OPR    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { control_block:ctr|y_present.OPR }    ;
; control_block:ctr|y_present.OPR2   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { control_block:ctr|y_present.OPR2 }   ;
; control_block:ctr|y_present.search ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { control_block:ctr|y_present.search } ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+


+------------------------------------------------+
; Slow Model Fmax Summary                        ;
+----------+-----------------+------------+------+
; Fmax     ; Restricted Fmax ; Clock Name ; Note ;
+----------+-----------------+------------+------+
; 65.2 MHz ; 65.2 MHz        ; clk        ;      ;
+----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------+
; Slow Model Setup Summary                                     ;
+------------------------------------+---------+---------------+
; Clock                              ; Slack   ; End Point TNS ;
+------------------------------------+---------+---------------+
; clk                                ; -14.338 ; -1082.248     ;
; control_block:ctr|y_present.search ; -4.102  ; -32.528       ;
; control_block:ctr|y_present.OPR2   ; -2.773  ; -21.732       ;
; control_block:ctr|y_present.OPR    ; -2.704  ; -19.295       ;
; control_block:ctr|y_present.ERRO   ; 0.121   ; 0.000         ;
+------------------------------------+---------+---------------+


+-------------------------------------------------------------+
; Slow Model Hold Summary                                     ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; clk                                ; -2.799 ; -9.246        ;
; control_block:ctr|y_present.ERRO   ; -0.652 ; -4.064        ;
; control_block:ctr|y_present.OPR    ; 2.934  ; 0.000         ;
; control_block:ctr|y_present.OPR2   ; 3.335  ; 0.000         ;
; control_block:ctr|y_present.search ; 4.818  ; 0.000         ;
+------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                      ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; clk                                ; -2.000 ; -312.148      ;
; control_block:ctr|y_present.OPR    ; -0.500 ; -8.000        ;
; control_block:ctr|y_present.OPR2   ; -0.500 ; -8.000        ;
; control_block:ctr|y_present.search ; -0.500 ; -8.000        ;
; control_block:ctr|y_present.ERRO   ; 0.500  ; 0.000         ;
+------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                              ;
+---------+----------------------------------+---------------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                        ; To Node                                     ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------+---------------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; -14.338 ; control_block:ctr|y_present.ADD2 ; datapath:DPTH|register_bank:ABCD|data[0][1] ; clk                                ; clk         ; 1.000        ; -0.466     ; 14.908     ;
; -14.264 ; control_block:ctr|y_present.STK  ; datapath:DPTH|register_bank:ABCD|data[0][1] ; clk                                ; clk         ; 1.000        ; -0.018     ; 15.282     ;
; -14.246 ; ffd:fili|qs                      ; datapath:DPTH|register_bank:ABCD|data[1][2] ; clk                                ; clk         ; 1.000        ; -1.424     ; 13.858     ;
; -14.241 ; ffd:fili|qs                      ; datapath:DPTH|register_bank:ABCD|data[0][2] ; clk                                ; clk         ; 1.000        ; -1.416     ; 13.861     ;
; -14.201 ; control_block:ctr|y_present.ADD2 ; datapath:DPTH|register_bank:ABCD|data[1][2] ; clk                                ; clk         ; 1.000        ; -0.474     ; 14.763     ;
; -14.198 ; control_block:ctr|y_present.ADD2 ; datapath:DPTH|register_bank:ABCD|data[2][1] ; clk                                ; clk         ; 1.000        ; -0.467     ; 14.767     ;
; -14.196 ; control_block:ctr|y_present.ADD2 ; datapath:DPTH|register_bank:ABCD|data[0][2] ; clk                                ; clk         ; 1.000        ; -0.466     ; 14.766     ;
; -14.188 ; control_block:ctr|y_present.STK  ; datapath:DPTH|register_bank:ABCD|data[1][2] ; clk                                ; clk         ; 1.000        ; -0.026     ; 15.198     ;
; -14.183 ; control_block:ctr|y_present.STK  ; datapath:DPTH|register_bank:ABCD|data[0][2] ; clk                                ; clk         ; 1.000        ; -0.018     ; 15.201     ;
; -14.175 ; ffd:fili|qs                      ; datapath:DPTH|register_bank:ABCD|data[2][7] ; clk                                ; clk         ; 1.000        ; -1.417     ; 13.794     ;
; -14.173 ; ffd:fili|qs                      ; datapath:DPTH|register_bank:ABCD|data[3][7] ; clk                                ; clk         ; 1.000        ; -1.417     ; 13.792     ;
; -14.134 ; ffd:filiC|qs                     ; datapath:DPTH|register_bank:ABCD|data[1][2] ; clk                                ; clk         ; 1.000        ; -1.006     ; 14.164     ;
; -14.132 ; ffd:fili|qs                      ; datapath:DPTH|register_bank:ABCD|data[3][2] ; clk                                ; clk         ; 1.000        ; -1.401     ; 13.767     ;
; -14.132 ; control_block:ctr|y_present.STK3 ; datapath:DPTH|register_bank:ABCD|data[0][1] ; clk                                ; clk         ; 1.000        ; -0.016     ; 15.152     ;
; -14.130 ; control_block:ctr|y_present.ADD2 ; datapath:DPTH|register_bank:ABCD|data[2][7] ; clk                                ; clk         ; 1.000        ; -0.467     ; 14.699     ;
; -14.129 ; ffd:filiC|qs                     ; datapath:DPTH|register_bank:ABCD|data[0][2] ; clk                                ; clk         ; 1.000        ; -0.998     ; 14.167     ;
; -14.128 ; control_block:ctr|y_present.ADD2 ; datapath:DPTH|register_bank:ABCD|data[3][7] ; clk                                ; clk         ; 1.000        ; -0.467     ; 14.697     ;
; -14.124 ; control_block:ctr|y_present.STK  ; datapath:DPTH|register_bank:ABCD|data[2][1] ; clk                                ; clk         ; 1.000        ; -0.019     ; 15.141     ;
; -14.117 ; control_block:ctr|y_present.STK  ; datapath:DPTH|register_bank:ABCD|data[2][7] ; clk                                ; clk         ; 1.000        ; -0.019     ; 15.134     ;
; -14.115 ; control_block:ctr|y_present.STK  ; datapath:DPTH|register_bank:ABCD|data[3][7] ; clk                                ; clk         ; 1.000        ; -0.019     ; 15.132     ;
; -14.087 ; control_block:ctr|y_present.ADD2 ; datapath:DPTH|register_bank:ABCD|data[3][2] ; clk                                ; clk         ; 1.000        ; -0.451     ; 14.672     ;
; -14.074 ; control_block:ctr|y_present.STK  ; datapath:DPTH|register_bank:ABCD|data[3][2] ; clk                                ; clk         ; 1.000        ; -0.003     ; 15.107     ;
; -14.063 ; ffd:filiC|qs                     ; datapath:DPTH|register_bank:ABCD|data[2][7] ; clk                                ; clk         ; 1.000        ; -0.999     ; 14.100     ;
; -14.061 ; ffd:filiC|qs                     ; datapath:DPTH|register_bank:ABCD|data[3][7] ; clk                                ; clk         ; 1.000        ; -0.999     ; 14.098     ;
; -14.056 ; control_block:ctr|y_present.STK3 ; datapath:DPTH|register_bank:ABCD|data[1][2] ; clk                                ; clk         ; 1.000        ; -0.024     ; 15.068     ;
; -14.051 ; control_block:ctr|y_present.STK3 ; datapath:DPTH|register_bank:ABCD|data[0][2] ; clk                                ; clk         ; 1.000        ; -0.016     ; 15.071     ;
; -14.029 ; control_block:ctr|y_present.ADD2 ; ffd:fili|qs                                 ; clk                                ; clk         ; 1.000        ; 0.950      ; 16.015     ;
; -14.020 ; ffd:filiC|qs                     ; datapath:DPTH|register_bank:ABCD|data[3][2] ; clk                                ; clk         ; 1.000        ; -0.983     ; 14.073     ;
; -14.014 ; control_block:ctr|y_present.JMP  ; datapath:DPTH|register_bank:ABCD|data[1][2] ; clk                                ; clk         ; 1.000        ; -0.027     ; 15.023     ;
; -14.009 ; control_block:ctr|y_present.JMP  ; datapath:DPTH|register_bank:ABCD|data[0][2] ; clk                                ; clk         ; 1.000        ; -0.019     ; 15.026     ;
; -13.992 ; control_block:ctr|y_present.STK3 ; datapath:DPTH|register_bank:ABCD|data[2][1] ; clk                                ; clk         ; 1.000        ; -0.017     ; 15.011     ;
; -13.985 ; control_block:ctr|y_present.STK3 ; datapath:DPTH|register_bank:ABCD|data[2][7] ; clk                                ; clk         ; 1.000        ; -0.017     ; 15.004     ;
; -13.983 ; control_block:ctr|y_present.STK3 ; datapath:DPTH|register_bank:ABCD|data[3][7] ; clk                                ; clk         ; 1.000        ; -0.017     ; 15.002     ;
; -13.980 ; control_block:ctr|y_present.STK2 ; datapath:DPTH|register_bank:ABCD|data[1][2] ; clk                                ; clk         ; 1.000        ; -0.027     ; 14.989     ;
; -13.975 ; control_block:ctr|y_present.STK2 ; datapath:DPTH|register_bank:ABCD|data[0][2] ; clk                                ; clk         ; 1.000        ; -0.019     ; 14.992     ;
; -13.959 ; ffd:fili|qs                      ; datapath:DPTH|register_bank:ABCD|data[0][1] ; clk                                ; clk         ; 1.000        ; -1.416     ; 13.579     ;
; -13.955 ; control_block:ctr|y_present.STK  ; ffd:fili|qs                                 ; clk                                ; clk         ; 1.000        ; 1.398      ; 16.389     ;
; -13.943 ; control_block:ctr|y_present.JMP  ; datapath:DPTH|register_bank:ABCD|data[2][7] ; clk                                ; clk         ; 1.000        ; -0.020     ; 14.959     ;
; -13.942 ; control_block:ctr|y_present.STK3 ; datapath:DPTH|register_bank:ABCD|data[3][2] ; clk                                ; clk         ; 1.000        ; -0.001     ; 14.977     ;
; -13.941 ; control_block:ctr|y_present.JMP  ; datapath:DPTH|register_bank:ABCD|data[3][7] ; clk                                ; clk         ; 1.000        ; -0.020     ; 14.957     ;
; -13.939 ; ffd:fili|qs                      ; datapath:DPTH|register_bank:ABCD|data[0][4] ; clk                                ; clk         ; 1.000        ; -1.416     ; 13.559     ;
; -13.923 ; ffd:fili|qs                      ; datapath:DPTH|register_bank:ABCD|data[0][7] ; clk                                ; clk         ; 1.000        ; -1.417     ; 13.542     ;
; -13.909 ; control_block:ctr|y_present.STK2 ; datapath:DPTH|register_bank:ABCD|data[2][7] ; clk                                ; clk         ; 1.000        ; -0.020     ; 14.925     ;
; -13.907 ; control_block:ctr|y_present.STK2 ; datapath:DPTH|register_bank:ABCD|data[3][7] ; clk                                ; clk         ; 1.000        ; -0.020     ; 14.923     ;
; -13.900 ; control_block:ctr|y_present.JMP  ; datapath:DPTH|register_bank:ABCD|data[3][2] ; clk                                ; clk         ; 1.000        ; -0.004     ; 14.932     ;
; -13.894 ; control_block:ctr|y_present.ADD2 ; datapath:DPTH|register_bank:ABCD|data[0][4] ; clk                                ; clk         ; 1.000        ; -0.466     ; 14.464     ;
; -13.881 ; control_block:ctr|y_present.STK  ; datapath:DPTH|register_bank:ABCD|data[0][4] ; clk                                ; clk         ; 1.000        ; -0.018     ; 14.899     ;
; -13.878 ; control_block:ctr|y_present.ADD2 ; datapath:DPTH|register_bank:ABCD|data[0][7] ; clk                                ; clk         ; 1.000        ; -0.467     ; 14.447     ;
; -13.875 ; control_block:ctr|y_present.JMP2 ; datapath:DPTH|register_bank:ABCD|data[1][2] ; clk                                ; clk         ; 1.000        ; -0.027     ; 14.884     ;
; -13.870 ; control_block:ctr|y_present.JMP2 ; datapath:DPTH|register_bank:ABCD|data[0][2] ; clk                                ; clk         ; 1.000        ; -0.019     ; 14.887     ;
; -13.866 ; control_block:ctr|y_present.STK2 ; datapath:DPTH|register_bank:ABCD|data[3][2] ; clk                                ; clk         ; 1.000        ; -0.004     ; 14.898     ;
; -13.865 ; control_block:ctr|y_present.STK  ; datapath:DPTH|register_bank:ABCD|data[0][7] ; clk                                ; clk         ; 1.000        ; -0.019     ; 14.882     ;
; -13.855 ; datapath:DPTH|reg:op|DOUT[5]     ; datapath:DPTH|register_bank:ABCD|data[0][1] ; control_block:ctr|y_present.search ; clk         ; 1.000        ; 0.789      ; 15.680     ;
; -13.827 ; ffd:filiC|qs                     ; datapath:DPTH|register_bank:ABCD|data[0][4] ; clk                                ; clk         ; 1.000        ; -0.998     ; 13.865     ;
; -13.823 ; control_block:ctr|y_present.STK3 ; ffd:fili|qs                                 ; clk                                ; clk         ; 1.000        ; 1.400      ; 16.259     ;
; -13.819 ; ffd:fili|qs                      ; datapath:DPTH|register_bank:ABCD|data[2][1] ; clk                                ; clk         ; 1.000        ; -1.417     ; 13.438     ;
; -13.811 ; ffd:filiC|qs                     ; datapath:DPTH|register_bank:ABCD|data[0][7] ; clk                                ; clk         ; 1.000        ; -0.999     ; 13.848     ;
; -13.804 ; control_block:ctr|y_present.JMP2 ; datapath:DPTH|register_bank:ABCD|data[2][7] ; clk                                ; clk         ; 1.000        ; -0.020     ; 14.820     ;
; -13.802 ; control_block:ctr|y_present.JMP2 ; datapath:DPTH|register_bank:ABCD|data[3][7] ; clk                                ; clk         ; 1.000        ; -0.020     ; 14.818     ;
; -13.782 ; ffd:fili|qs                      ; datapath:DPTH|register_bank:ABCD|data[2][6] ; clk                                ; clk         ; 1.000        ; -1.417     ; 13.401     ;
; -13.761 ; control_block:ctr|y_present.JMP2 ; datapath:DPTH|register_bank:ABCD|data[3][2] ; clk                                ; clk         ; 1.000        ; -0.004     ; 14.793     ;
; -13.749 ; control_block:ctr|y_present.STK3 ; datapath:DPTH|register_bank:ABCD|data[0][4] ; clk                                ; clk         ; 1.000        ; -0.016     ; 14.769     ;
; -13.747 ; ffd:fili|qs                      ; datapath:DPTH|register_bank:ABCD|data[1][4] ; clk                                ; clk         ; 1.000        ; -1.410     ; 13.373     ;
; -13.737 ; control_block:ctr|y_present.ADD2 ; datapath:DPTH|register_bank:ABCD|data[2][6] ; clk                                ; clk         ; 1.000        ; -0.467     ; 14.306     ;
; -13.733 ; control_block:ctr|y_present.STK3 ; datapath:DPTH|register_bank:ABCD|data[0][7] ; clk                                ; clk         ; 1.000        ; -0.017     ; 14.752     ;
; -13.724 ; control_block:ctr|y_present.STK  ; datapath:DPTH|register_bank:ABCD|data[2][6] ; clk                                ; clk         ; 1.000        ; -0.019     ; 14.741     ;
; -13.715 ; datapath:DPTH|reg:op|DOUT[5]     ; datapath:DPTH|register_bank:ABCD|data[2][1] ; control_block:ctr|y_present.search ; clk         ; 1.000        ; 0.788      ; 15.539     ;
; -13.707 ; control_block:ctr|y_present.JMP  ; datapath:DPTH|register_bank:ABCD|data[0][4] ; clk                                ; clk         ; 1.000        ; -0.019     ; 14.724     ;
; -13.702 ; control_block:ctr|y_present.ADD2 ; datapath:DPTH|register_bank:ABCD|data[1][4] ; clk                                ; clk         ; 1.000        ; -0.460     ; 14.278     ;
; -13.698 ; control_block:ctr|y_present.ADD2 ; datapath:DPTH|register_bank:ABCD|BRy[3]     ; clk                                ; clk         ; 1.000        ; -0.414     ; 14.237     ;
; -13.691 ; control_block:ctr|y_present.JMP  ; datapath:DPTH|register_bank:ABCD|data[0][7] ; clk                                ; clk         ; 1.000        ; -0.020     ; 14.707     ;
; -13.689 ; control_block:ctr|y_present.STK  ; datapath:DPTH|register_bank:ABCD|data[1][4] ; clk                                ; clk         ; 1.000        ; -0.012     ; 14.713     ;
; -13.676 ; datapath:DPTH|reg:op|DOUT[1]     ; datapath:DPTH|register_bank:ABCD|data[0][1] ; control_block:ctr|y_present.search ; clk         ; 1.000        ; 0.789      ; 15.501     ;
; -13.673 ; control_block:ctr|y_present.STK2 ; datapath:DPTH|register_bank:ABCD|data[0][4] ; clk                                ; clk         ; 1.000        ; -0.019     ; 14.690     ;
; -13.670 ; ffd:filiC|qs                     ; datapath:DPTH|register_bank:ABCD|data[2][6] ; clk                                ; clk         ; 1.000        ; -0.999     ; 13.707     ;
; -13.657 ; control_block:ctr|y_present.STK2 ; datapath:DPTH|register_bank:ABCD|data[0][7] ; clk                                ; clk         ; 1.000        ; -0.020     ; 14.673     ;
; -13.650 ; ffd:fili|qs                      ; ffd:fili|qs                                 ; clk                                ; clk         ; 1.000        ; 0.000      ; 14.686     ;
; -13.635 ; ffd:filiC|qs                     ; datapath:DPTH|register_bank:ABCD|data[1][4] ; clk                                ; clk         ; 1.000        ; -0.992     ; 13.679     ;
; -13.608 ; control_block:ctr|y_present.ADD2 ; datapath:DPTH|register_bank:ABCD|BRy[7]     ; clk                                ; clk         ; 1.000        ; -0.414     ; 14.147     ;
; -13.606 ; datapath:DPTH|reg:op|DOUT[5]     ; datapath:DPTH|register_bank:ABCD|data[1][2] ; control_block:ctr|y_present.search ; clk         ; 1.000        ; 0.781      ; 15.423     ;
; -13.602 ; datapath:DPTH|reg:op|DOUT[7]     ; datapath:DPTH|register_bank:ABCD|data[1][2] ; control_block:ctr|y_present.search ; clk         ; 1.000        ; 0.781      ; 15.419     ;
; -13.601 ; datapath:DPTH|reg:op|DOUT[5]     ; datapath:DPTH|register_bank:ABCD|data[0][2] ; control_block:ctr|y_present.search ; clk         ; 1.000        ; 0.789      ; 15.426     ;
; -13.597 ; datapath:DPTH|reg:op|DOUT[7]     ; datapath:DPTH|register_bank:ABCD|data[0][2] ; control_block:ctr|y_present.search ; clk         ; 1.000        ; 0.789      ; 15.422     ;
; -13.594 ; ffd:fili|qs                      ; datapath:DPTH|register_bank:ABCD|data[1][6] ; clk                                ; clk         ; 1.000        ; -1.417     ; 13.213     ;
; -13.592 ; control_block:ctr|y_present.STK3 ; datapath:DPTH|register_bank:ABCD|data[2][6] ; clk                                ; clk         ; 1.000        ; -0.017     ; 14.611     ;
; -13.581 ; control_block:ctr|y_present.ADD2 ; datapath:DPTH|register_bank:ABCD|data[1][1] ; clk                                ; clk         ; 1.000        ; -0.464     ; 14.153     ;
; -13.569 ; datapath:DPTH|reg:op|DOUT[6]     ; datapath:DPTH|register_bank:ABCD|data[1][2] ; control_block:ctr|y_present.search ; clk         ; 1.000        ; 0.781      ; 15.386     ;
; -13.568 ; control_block:ctr|y_present.JMP2 ; datapath:DPTH|register_bank:ABCD|data[0][4] ; clk                                ; clk         ; 1.000        ; -0.019     ; 14.585     ;
; -13.564 ; datapath:DPTH|reg:op|DOUT[6]     ; datapath:DPTH|register_bank:ABCD|data[0][2] ; control_block:ctr|y_present.search ; clk         ; 1.000        ; 0.789      ; 15.389     ;
; -13.560 ; datapath:DPTH|reg:op|DOUT[0]     ; datapath:DPTH|register_bank:ABCD|data[0][1] ; control_block:ctr|y_present.search ; clk         ; 1.000        ; 0.789      ; 15.385     ;
; -13.557 ; control_block:ctr|y_present.STK3 ; datapath:DPTH|register_bank:ABCD|data[1][4] ; clk                                ; clk         ; 1.000        ; -0.010     ; 14.583     ;
; -13.552 ; control_block:ctr|y_present.JMP2 ; datapath:DPTH|register_bank:ABCD|data[0][7] ; clk                                ; clk         ; 1.000        ; -0.020     ; 14.568     ;
; -13.551 ; datapath:DPTH|reg:op|DOUT[7]     ; datapath:DPTH|register_bank:ABCD|data[0][1] ; control_block:ctr|y_present.search ; clk         ; 1.000        ; 0.789      ; 15.376     ;
; -13.550 ; control_block:ctr|y_present.JMP  ; datapath:DPTH|register_bank:ABCD|data[2][6] ; clk                                ; clk         ; 1.000        ; -0.020     ; 14.566     ;
; -13.549 ; control_block:ctr|y_present.ADD2 ; datapath:DPTH|register_bank:ABCD|data[1][6] ; clk                                ; clk         ; 1.000        ; -0.467     ; 14.118     ;
; -13.546 ; datapath:DPTH|reg:op|DOUT[5]     ; ffd:fili|qs                                 ; control_block:ctr|y_present.search ; clk         ; 1.000        ; 2.205      ; 16.787     ;
; -13.536 ; control_block:ctr|y_present.STK  ; datapath:DPTH|register_bank:ABCD|data[1][6] ; clk                                ; clk         ; 1.000        ; -0.019     ; 14.553     ;
; -13.536 ; datapath:DPTH|reg:op|DOUT[1]     ; datapath:DPTH|register_bank:ABCD|data[2][1] ; control_block:ctr|y_present.search ; clk         ; 1.000        ; 0.788      ; 15.360     ;
; -13.533 ; ffd:filiC|qs                     ; ffd:fili|qs                                 ; clk                                ; clk         ; 1.000        ; 0.418      ; 14.987     ;
; -13.532 ; datapath:DPTH|reg:op|DOUT[4]     ; datapath:DPTH|register_bank:ABCD|data[0][1] ; control_block:ctr|y_present.search ; clk         ; 1.000        ; 0.789      ; 15.357     ;
+---------+----------------------------------+---------------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'control_block:ctr|y_present.search'                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                      ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------------------------------+--------------+------------+------------+
; -4.102 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.283      ;
; -4.102 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.283      ;
; -4.102 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.283      ;
; -4.102 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.283      ;
; -4.102 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.283      ;
; -4.102 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.283      ;
; -4.102 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.283      ;
; -4.102 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.283      ;
; -4.102 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.283      ;
; -4.077 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.258      ;
; -4.077 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.258      ;
; -4.077 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.258      ;
; -4.077 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.258      ;
; -4.077 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.258      ;
; -4.077 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.258      ;
; -4.077 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.258      ;
; -4.077 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.258      ;
; -4.077 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.258      ;
; -4.067 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.248      ;
; -4.067 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.248      ;
; -4.067 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.248      ;
; -4.067 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.248      ;
; -4.067 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.248      ;
; -4.067 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.248      ;
; -4.067 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.248      ;
; -4.067 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.248      ;
; -4.067 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.248      ;
; -4.060 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.241      ;
; -4.060 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.241      ;
; -4.060 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.241      ;
; -4.060 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.241      ;
; -4.060 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.241      ;
; -4.060 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.241      ;
; -4.060 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.241      ;
; -4.060 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.241      ;
; -4.060 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.241      ;
; -4.060 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.241      ;
; -4.060 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.241      ;
; -4.060 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.241      ;
; -4.060 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.241      ;
; -4.060 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.241      ;
; -4.060 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.241      ;
; -4.060 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.241      ;
; -4.060 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.241      ;
; -4.060 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.241      ;
; -4.058 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.239      ;
; -4.058 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.239      ;
; -4.058 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.239      ;
; -4.058 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.239      ;
; -4.058 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.239      ;
; -4.058 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.239      ;
; -4.058 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.239      ;
; -4.058 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.239      ;
; -4.058 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.239      ;
; -4.056 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.237      ;
; -4.056 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.237      ;
; -4.056 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.237      ;
; -4.056 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.237      ;
; -4.056 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.237      ;
; -4.056 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.237      ;
; -4.056 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.237      ;
; -4.056 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.237      ;
; -4.056 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.237      ;
; -4.048 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.229      ;
; -4.048 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.229      ;
; -4.048 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.229      ;
; -4.048 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.229      ;
; -4.048 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.229      ;
; -4.048 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.229      ;
; -4.048 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.229      ;
; -4.048 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.229      ;
; -4.048 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.855     ; 4.229      ;
+--------+---------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'control_block:ctr|y_present.OPR2'                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                       ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------+--------------+----------------------------------+--------------+------------+------------+
; -2.773 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.742      ; 4.551      ;
; -2.773 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.742      ; 4.551      ;
; -2.773 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.742      ; 4.551      ;
; -2.773 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.742      ; 4.551      ;
; -2.773 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.742      ; 4.551      ;
; -2.773 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.742      ; 4.551      ;
; -2.773 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.742      ; 4.551      ;
; -2.773 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.742      ; 4.551      ;
; -2.773 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.742      ; 4.551      ;
; -2.759 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.735      ; 4.530      ;
; -2.759 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.735      ; 4.530      ;
; -2.759 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.735      ; 4.530      ;
; -2.759 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.735      ; 4.530      ;
; -2.759 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.735      ; 4.530      ;
; -2.759 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.735      ; 4.530      ;
; -2.759 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.735      ; 4.530      ;
; -2.759 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.735      ; 4.530      ;
; -2.759 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.735      ; 4.530      ;
; -2.756 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.741      ; 4.533      ;
; -2.756 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.741      ; 4.533      ;
; -2.756 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.741      ; 4.533      ;
; -2.756 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.741      ; 4.533      ;
; -2.756 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.741      ; 4.533      ;
; -2.756 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.741      ; 4.533      ;
; -2.756 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.741      ; 4.533      ;
; -2.756 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.741      ; 4.533      ;
; -2.756 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.741      ; 4.533      ;
; -2.747 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.746      ; 4.529      ;
; -2.747 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.746      ; 4.529      ;
; -2.747 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.746      ; 4.529      ;
; -2.747 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.746      ; 4.529      ;
; -2.747 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.746      ; 4.529      ;
; -2.747 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.746      ; 4.529      ;
; -2.747 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.746      ; 4.529      ;
; -2.747 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.746      ; 4.529      ;
; -2.747 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.746      ; 4.529      ;
; -2.738 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.747      ; 4.521      ;
; -2.738 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.747      ; 4.521      ;
; -2.738 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.747      ; 4.521      ;
; -2.738 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.747      ; 4.521      ;
; -2.738 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.747      ; 4.521      ;
; -2.738 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.747      ; 4.521      ;
; -2.738 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.747      ; 4.521      ;
; -2.738 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.747      ; 4.521      ;
; -2.738 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.747      ; 4.521      ;
; -2.706 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.747      ; 4.489      ;
; -2.706 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.747      ; 4.489      ;
; -2.706 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.747      ; 4.489      ;
; -2.706 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.747      ; 4.489      ;
; -2.706 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.747      ; 4.489      ;
; -2.706 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.747      ; 4.489      ;
; -2.706 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.747      ; 4.489      ;
; -2.706 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.747      ; 4.489      ;
; -2.706 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.747      ; 4.489      ;
; -2.688 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.746      ; 4.470      ;
; -2.688 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.746      ; 4.470      ;
; -2.688 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.746      ; 4.470      ;
; -2.688 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.746      ; 4.470      ;
; -2.688 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.746      ; 4.470      ;
; -2.688 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.746      ; 4.470      ;
; -2.688 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.746      ; 4.470      ;
; -2.688 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.746      ; 4.470      ;
; -2.688 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.746      ; 4.470      ;
; -2.565 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.745      ; 4.346      ;
; -2.565 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.745      ; 4.346      ;
; -2.565 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.745      ; 4.346      ;
; -2.565 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.745      ; 4.346      ;
; -2.565 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.745      ; 4.346      ;
; -2.565 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.745      ; 4.346      ;
; -2.565 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.745      ; 4.346      ;
; -2.565 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.745      ; 4.346      ;
; -2.565 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.745      ; 4.346      ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------+--------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'control_block:ctr|y_present.OPR'                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                       ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------+--------------+---------------------------------+--------------+------------+------------+
; -2.704 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.782      ; 4.522      ;
; -2.704 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.782      ; 4.522      ;
; -2.704 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.782      ; 4.522      ;
; -2.704 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.782      ; 4.522      ;
; -2.704 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.782      ; 4.522      ;
; -2.704 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.782      ; 4.522      ;
; -2.704 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.782      ; 4.522      ;
; -2.704 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.782      ; 4.522      ;
; -2.704 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.782      ; 4.522      ;
; -2.655 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.781      ; 4.472      ;
; -2.655 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.781      ; 4.472      ;
; -2.655 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.781      ; 4.472      ;
; -2.655 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.781      ; 4.472      ;
; -2.655 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.781      ; 4.472      ;
; -2.655 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.781      ; 4.472      ;
; -2.655 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.781      ; 4.472      ;
; -2.655 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.781      ; 4.472      ;
; -2.655 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.781      ; 4.472      ;
; -2.431 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.772      ; 4.239      ;
; -2.431 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.772      ; 4.239      ;
; -2.431 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.772      ; 4.239      ;
; -2.431 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.772      ; 4.239      ;
; -2.431 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.772      ; 4.239      ;
; -2.431 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.772      ; 4.239      ;
; -2.431 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.772      ; 4.239      ;
; -2.431 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.772      ; 4.239      ;
; -2.431 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.772      ; 4.239      ;
; -2.427 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.772      ; 4.235      ;
; -2.427 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.772      ; 4.235      ;
; -2.427 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.772      ; 4.235      ;
; -2.427 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.772      ; 4.235      ;
; -2.427 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.772      ; 4.235      ;
; -2.427 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.772      ; 4.235      ;
; -2.427 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.772      ; 4.235      ;
; -2.427 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.772      ; 4.235      ;
; -2.427 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.772      ; 4.235      ;
; -2.414 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.772      ; 4.222      ;
; -2.414 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.772      ; 4.222      ;
; -2.414 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.772      ; 4.222      ;
; -2.414 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.772      ; 4.222      ;
; -2.414 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.772      ; 4.222      ;
; -2.414 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.772      ; 4.222      ;
; -2.414 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.772      ; 4.222      ;
; -2.414 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.772      ; 4.222      ;
; -2.414 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.772      ; 4.222      ;
; -2.302 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.781      ; 4.119      ;
; -2.302 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.781      ; 4.119      ;
; -2.302 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.781      ; 4.119      ;
; -2.302 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.781      ; 4.119      ;
; -2.302 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.781      ; 4.119      ;
; -2.302 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.781      ; 4.119      ;
; -2.302 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.781      ; 4.119      ;
; -2.302 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.781      ; 4.119      ;
; -2.302 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.781      ; 4.119      ;
; -2.198 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.772      ; 4.006      ;
; -2.198 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.772      ; 4.006      ;
; -2.198 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.772      ; 4.006      ;
; -2.198 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.772      ; 4.006      ;
; -2.198 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.772      ; 4.006      ;
; -2.198 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.772      ; 4.006      ;
; -2.198 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.772      ; 4.006      ;
; -2.198 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.772      ; 4.006      ;
; -2.198 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.772      ; 4.006      ;
; -2.164 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.772      ; 3.972      ;
; -2.164 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.772      ; 3.972      ;
; -2.164 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.772      ; 3.972      ;
; -2.164 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.772      ; 3.972      ;
; -2.164 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.772      ; 3.972      ;
; -2.164 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.772      ; 3.972      ;
; -2.164 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.772      ; 3.972      ;
; -2.164 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.772      ; 3.972      ;
; -2.164 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.772      ; 3.972      ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------+--------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'control_block:ctr|y_present.ERRO'                                                                                                                              ;
+-------+-------------------------------+-----------------------------+---------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                     ; Launch Clock                    ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-----------------------------+---------------------------------+----------------------------------+--------------+------------+------------+
; 0.121 ; datapath:DPTH|reg:op1|DOUT[3] ; control_block:ctr|const2[3] ; control_block:ctr|y_present.OPR ; control_block:ctr|y_present.ERRO ; 1.000        ; 1.375      ; 0.932      ;
; 0.432 ; datapath:DPTH|reg:op1|DOUT[2] ; control_block:ctr|const2[2] ; control_block:ctr|y_present.OPR ; control_block:ctr|y_present.ERRO ; 1.000        ; 1.030      ; 0.573      ;
; 0.507 ; datapath:DPTH|reg:op1|DOUT[0] ; control_block:ctr|const2[0] ; control_block:ctr|y_present.OPR ; control_block:ctr|y_present.ERRO ; 1.000        ; 1.183      ; 0.721      ;
; 0.515 ; datapath:DPTH|reg:op1|DOUT[4] ; control_block:ctr|const2[4] ; control_block:ctr|y_present.OPR ; control_block:ctr|y_present.ERRO ; 1.000        ; 1.163      ; 0.706      ;
; 0.533 ; datapath:DPTH|reg:op1|DOUT[1] ; control_block:ctr|const2[1] ; control_block:ctr|y_present.OPR ; control_block:ctr|y_present.ERRO ; 1.000        ; 1.361      ; 0.709      ;
; 0.673 ; datapath:DPTH|reg:op1|DOUT[5] ; control_block:ctr|const2[5] ; control_block:ctr|y_present.OPR ; control_block:ctr|y_present.ERRO ; 1.000        ; 1.104      ; 0.573      ;
; 0.676 ; datapath:DPTH|reg:op1|DOUT[7] ; control_block:ctr|const2[7] ; control_block:ctr|y_present.OPR ; control_block:ctr|y_present.ERRO ; 1.000        ; 1.104      ; 0.573      ;
; 0.695 ; datapath:DPTH|reg:op1|DOUT[6] ; control_block:ctr|const2[6] ; control_block:ctr|y_present.OPR ; control_block:ctr|y_present.ERRO ; 1.000        ; 1.104      ; 0.573      ;
+-------+-------------------------------+-----------------------------+---------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                           ;
+--------+------------------------------------------------------+------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; -2.799 ; control_block:ctr|y_present.OPR                      ; control_block:ctr|y_present.OPR_1                    ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 3.226      ; 0.943      ;
; -2.508 ; control_block:ctr|y_present.OPR2                     ; control_block:ctr|y_present.EXE                      ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 3.077      ; 1.085      ;
; -2.359 ; control_block:ctr|y_present.ERRO                     ; control_block:ctr|y_present.start                    ; control_block:ctr|y_present.ERRO   ; clk         ; 0.000        ; 3.226      ; 1.383      ;
; -2.299 ; control_block:ctr|y_present.OPR                      ; control_block:ctr|y_present.OPR_1                    ; control_block:ctr|y_present.OPR    ; clk         ; -0.500       ; 3.226      ; 0.943      ;
; -2.008 ; control_block:ctr|y_present.OPR2                     ; control_block:ctr|y_present.EXE                      ; control_block:ctr|y_present.OPR2   ; clk         ; -0.500       ; 3.077      ; 1.085      ;
; -1.859 ; control_block:ctr|y_present.ERRO                     ; control_block:ctr|y_present.start                    ; control_block:ctr|y_present.ERRO   ; clk         ; -0.500       ; 3.226      ; 1.383      ;
; -1.580 ; control_block:ctr|y_present.search                   ; control_block:ctr|y_present.search2                  ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 3.226      ; 2.162      ;
; -1.080 ; control_block:ctr|y_present.search                   ; control_block:ctr|y_present.search2                  ; control_block:ctr|y_present.search ; clk         ; -0.500       ; 3.226      ; 2.162      ;
; 0.346  ; control_block:ctr|y_present.ERRO                     ; datapath:DPTH|register_bank:ABCD|data[3][4]          ; control_block:ctr|y_present.ERRO   ; clk         ; 0.000        ; 2.634      ; 3.496      ;
; 0.391  ; control_block:ctr|y_present.HLT                      ; control_block:ctr|y_present.HLT                      ; clk                                ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.403  ; control_block:ctr|y_present.ADD                      ; control_block:ctr|y_present.ADD2                     ; clk                                ; clk         ; 0.000        ; 0.453      ; 1.122      ;
; 0.507  ; control_block:ctr|y_present.ERRO                     ; datapath:DPTH|register_bank:ABCD|data[2][2]          ; control_block:ctr|y_present.ERRO   ; clk         ; 0.000        ; 2.643      ; 3.666      ;
; 0.753  ; control_block:ctr|y_present.ERRO                     ; datapath:DPTH|register_bank:ABCD|data[2][4]          ; control_block:ctr|y_present.ERRO   ; clk         ; 0.000        ; 2.634      ; 3.903      ;
; 0.784  ; datapath:DPTH|register_bank:ABCD|data[0][2]          ; datapath:DPTH|register_bank:ABCD|BRy[2]~_Duplicate_1 ; clk                                ; clk         ; 0.000        ; 0.000      ; 1.050      ;
; 0.788  ; datapath:DPTH|register_bank:ABCD|data[0][1]          ; datapath:DPTH|register_bank:ABCD|BRy[1]~_Duplicate_1 ; clk                                ; clk         ; 0.000        ; 0.000      ; 1.054      ;
; 0.792  ; datapath:DPTH|register_bank:ABCD|data[0][4]          ; datapath:DPTH|register_bank:ABCD|BRy[4]~_Duplicate_1 ; clk                                ; clk         ; 0.000        ; 0.000      ; 1.058      ;
; 0.803  ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[0]            ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[0]            ; clk                                ; clk         ; 0.000        ; 0.000      ; 1.069      ;
; 0.820  ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[1]            ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[1]            ; clk                                ; clk         ; 0.000        ; 0.000      ; 1.086      ;
; 0.821  ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[3]            ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[3]            ; clk                                ; clk         ; 0.000        ; 0.000      ; 1.087      ;
; 0.821  ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[6]            ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[6]            ; clk                                ; clk         ; 0.000        ; 0.000      ; 1.087      ;
; 0.828  ; control_block:ctr|y_present.OPR_2                    ; control_block:ctr|y_present.EXE                      ; clk                                ; clk         ; 0.000        ; 0.000      ; 1.094      ;
; 0.841  ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[7]            ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[7]            ; clk                                ; clk         ; 0.000        ; 0.000      ; 1.107      ;
; 0.846  ; control_block:ctr|y_present.ERRO                     ; datapath:DPTH|register_bank:ABCD|data[3][4]          ; control_block:ctr|y_present.ERRO   ; clk         ; -0.500       ; 2.634      ; 3.496      ;
; 0.857  ; control_block:ctr|y_present.ERRO                     ; datapath:DPTH|register_bank:ABCD|data[2][0]          ; control_block:ctr|y_present.ERRO   ; clk         ; 0.000        ; 2.619      ; 3.992      ;
; 0.891  ; control_block:ctr|y_present.search                   ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[4]           ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 2.625      ; 4.032      ;
; 0.910  ; control_block:ctr|y_present.ERRO                     ; datapath:DPTH|register_bank:ABCD|data[1][7]          ; control_block:ctr|y_present.ERRO   ; clk         ; 0.000        ; 2.626      ; 4.052      ;
; 0.915  ; datapath:DPTH|register_bank:ABCD|data[0][3]          ; datapath:DPTH|register_bank:ABCD|BRy[3]~_Duplicate_1 ; clk                                ; clk         ; 0.000        ; 0.000      ; 1.181      ;
; 0.920  ; datapath:DPTH|register_bank:ABCD|data[1][4]          ; datapath:DPTH|register_bank:ABCD|BRx[4]              ; clk                                ; clk         ; 0.000        ; 0.000      ; 1.186      ;
; 0.984  ; datapath:DPTH|register_bank:ABCD|BRx[4]              ; datapath:DPTH|register_bank:ABCD|data[3][4]          ; clk                                ; clk         ; 0.000        ; 0.001      ; 1.251      ;
; 0.986  ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[5]            ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[5]            ; clk                                ; clk         ; 0.000        ; 0.000      ; 1.252      ;
; 0.998  ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[4]            ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[4]            ; clk                                ; clk         ; 0.000        ; 0.000      ; 1.264      ;
; 1.002  ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[2]            ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[2]            ; clk                                ; clk         ; 0.000        ; 0.000      ; 1.268      ;
; 1.007  ; control_block:ctr|y_present.ERRO                     ; datapath:DPTH|register_bank:ABCD|data[2][2]          ; control_block:ctr|y_present.ERRO   ; clk         ; -0.500       ; 2.643      ; 3.666      ;
; 1.019  ; control_block:ctr|y_present.OPR                      ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[4]           ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 2.625      ; 4.160      ;
; 1.025  ; datapath:DPTH|register_bank:ABCD|data[2][4]          ; datapath:DPTH|register_bank:ABCD|BRx[4]              ; clk                                ; clk         ; 0.000        ; -0.001     ; 1.290      ;
; 1.075  ; datapath:DPTH|register_bank:ABCD|data[3][7]          ; datapath:DPTH|register_bank:ABCD|BRx[7]              ; clk                                ; clk         ; 0.000        ; -0.001     ; 1.340      ;
; 1.111  ; datapath:DPTH|register_bank:ABCD|BRy[7]~_Duplicate_1 ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[7]           ; clk                                ; clk         ; 0.000        ; 0.001      ; 1.378      ;
; 1.115  ; datapath:DPTH|register_bank:ABCD|data[3][6]          ; datapath:DPTH|register_bank:ABCD|BRx[6]              ; clk                                ; clk         ; 0.000        ; 0.007      ; 1.388      ;
; 1.118  ; datapath:DPTH|register_bank:ABCD|BRy[5]~_Duplicate_1 ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[5]           ; clk                                ; clk         ; 0.000        ; -0.001     ; 1.383      ;
; 1.120  ; control_block:ctr|y_present.MOV                      ; control_block:ctr|y_present.MOV2                     ; clk                                ; clk         ; 0.000        ; 0.000      ; 1.386      ;
; 1.136  ; datapath:DPTH|register_bank:ABCD|data[3][0]          ; datapath:DPTH|register_bank:ABCD|BRy[0]~_Duplicate_1 ; clk                                ; clk         ; 0.000        ; 0.008      ; 1.410      ;
; 1.173  ; control_block:ctr|y_present.ERRO                     ; datapath:DPTH|register_bank:ABCD|data[1][4]          ; control_block:ctr|y_present.ERRO   ; clk         ; 0.000        ; 2.633      ; 4.322      ;
; 1.190  ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[0]            ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[1]            ; clk                                ; clk         ; 0.000        ; 0.000      ; 1.456      ;
; 1.203  ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[1]            ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[2]            ; clk                                ; clk         ; 0.000        ; 0.000      ; 1.469      ;
; 1.204  ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[3]            ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[4]            ; clk                                ; clk         ; 0.000        ; 0.000      ; 1.470      ;
; 1.216  ; datapath:DPTH|register_bank:ABCD|data[3][7]          ; datapath:DPTH|register_bank:ABCD|BRy[7]~_Duplicate_1 ; clk                                ; clk         ; 0.000        ; -0.001     ; 1.481      ;
; 1.216  ; datapath:DPTH|reg:op|DOUT[0]                         ; control_block:ctr|y_present.MOV                      ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 1.255      ; 2.737      ;
; 1.226  ; datapath:DPTH|register_bank:ABCD|data[1][3]          ; datapath:DPTH|register_bank:ABCD|BRx[3]              ; clk                                ; clk         ; 0.000        ; 0.000      ; 1.492      ;
; 1.235  ; datapath:DPTH|register_bank:ABCD|data[3][4]          ; datapath:DPTH|register_bank:ABCD|BRx[4]              ; clk                                ; clk         ; 0.000        ; -0.001     ; 1.500      ;
; 1.253  ; control_block:ctr|y_present.ERRO                     ; datapath:DPTH|register_bank:ABCD|data[2][4]          ; control_block:ctr|y_present.ERRO   ; clk         ; -0.500       ; 2.634      ; 3.903      ;
; 1.261  ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[0]            ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[2]            ; clk                                ; clk         ; 0.000        ; 0.000      ; 1.527      ;
; 1.274  ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[1]            ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[3]            ; clk                                ; clk         ; 0.000        ; 0.000      ; 1.540      ;
; 1.275  ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[3]            ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[5]            ; clk                                ; clk         ; 0.000        ; 0.000      ; 1.541      ;
; 1.296  ; datapath:DPTH|register_bank:ABCD|data[3][6]          ; datapath:DPTH|register_bank:ABCD|BRy[6]~_Duplicate_1 ; clk                                ; clk         ; 0.000        ; 0.007      ; 1.569      ;
; 1.296  ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[6]            ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[7]            ; clk                                ; clk         ; 0.000        ; 0.000      ; 1.562      ;
; 1.304  ; datapath:DPTH|register_bank:ABCD|data[3][5]          ; datapath:DPTH|register_bank:ABCD|BRx[5]              ; clk                                ; clk         ; 0.000        ; -0.009     ; 1.561      ;
; 1.316  ; datapath:DPTH|reg:op|DOUT[3]                         ; control_block:ctr|y_present.MOV                      ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 1.255      ; 2.837      ;
; 1.319  ; datapath:DPTH|register_bank:ABCD|data[3][4]          ; datapath:DPTH|register_bank:ABCD|BRy[4]~_Duplicate_1 ; clk                                ; clk         ; 0.000        ; -0.007     ; 1.578      ;
; 1.332  ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[0]            ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[3]            ; clk                                ; clk         ; 0.000        ; 0.000      ; 1.598      ;
; 1.345  ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[1]            ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[4]            ; clk                                ; clk         ; 0.000        ; 0.000      ; 1.611      ;
; 1.346  ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[3]            ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[6]            ; clk                                ; clk         ; 0.000        ; 0.000      ; 1.612      ;
; 1.348  ; datapath:DPTH|register_bank:ABCD|data[3][5]          ; datapath:DPTH|register_bank:ABCD|BRy[5]~_Duplicate_1 ; clk                                ; clk         ; 0.000        ; -0.015     ; 1.599      ;
; 1.357  ; datapath:DPTH|register_bank:ABCD|BRx[0]              ; datapath:DPTH|register_bank:ABCD|data[2][0]          ; clk                                ; clk         ; 0.000        ; -0.014     ; 1.609      ;
; 1.357  ; control_block:ctr|y_present.OPR2                     ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[4]           ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 2.625      ; 4.498      ;
; 1.357  ; control_block:ctr|y_present.ERRO                     ; datapath:DPTH|register_bank:ABCD|data[2][0]          ; control_block:ctr|y_present.ERRO   ; clk         ; -0.500       ; 2.619      ; 3.992      ;
; 1.358  ; datapath:DPTH|register_bank:ABCD|data[3][0]          ; datapath:DPTH|register_bank:ABCD|BRx[0]              ; clk                                ; clk         ; 0.000        ; 0.014      ; 1.638      ;
; 1.365  ; control_block:ctr|y_present.ERRO                     ; datapath:DPTH|register_bank:ABCD|data[0][4]          ; control_block:ctr|y_present.ERRO   ; clk         ; 0.000        ; 2.627      ; 4.508      ;
; 1.369  ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[5]            ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[6]            ; clk                                ; clk         ; 0.000        ; 0.000      ; 1.635      ;
; 1.373  ; datapath:DPTH|register_bank:ABCD|data[1][5]          ; datapath:DPTH|register_bank:ABCD|BRx[5]              ; clk                                ; clk         ; 0.000        ; -0.008     ; 1.631      ;
; 1.379  ; control_block:ctr|y_present.ADD3                     ; control_block:ctr|y_present.start                    ; clk                                ; clk         ; 0.000        ; 0.185      ; 1.830      ;
; 1.381  ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[4]            ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[5]            ; clk                                ; clk         ; 0.000        ; 0.000      ; 1.647      ;
; 1.385  ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[2]            ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[3]            ; clk                                ; clk         ; 0.000        ; 0.000      ; 1.651      ;
; 1.391  ; datapath:DPTH|register_bank:ABCD|BRx[4]              ; datapath:DPTH|register_bank:ABCD|data[2][4]          ; clk                                ; clk         ; 0.000        ; 0.001      ; 1.658      ;
; 1.391  ; control_block:ctr|y_present.search                   ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[4]           ; control_block:ctr|y_present.search ; clk         ; -0.500       ; 2.625      ; 4.032      ;
; 1.396  ; control_block:ctr|y_present.ERRO                     ; datapath:DPTH|register_bank:ABCD|data[0][6]          ; control_block:ctr|y_present.ERRO   ; clk         ; 0.000        ; 2.626      ; 4.538      ;
; 1.402  ; control_block:ctr|y_present.ERRO                     ; datapath:DPTH|register_bank:ABCD|data[3][0]          ; control_block:ctr|y_present.ERRO   ; clk         ; 0.000        ; 2.619      ; 4.537      ;
; 1.403  ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[0]            ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[4]            ; clk                                ; clk         ; 0.000        ; 0.000      ; 1.669      ;
; 1.410  ; control_block:ctr|y_present.ERRO                     ; datapath:DPTH|register_bank:ABCD|data[1][7]          ; control_block:ctr|y_present.ERRO   ; clk         ; -0.500       ; 2.626      ; 4.052      ;
; 1.416  ; datapath:DPTH|register_bank:ABCD|data[1][6]          ; datapath:DPTH|register_bank:ABCD|BRx[6]              ; clk                                ; clk         ; 0.000        ; 0.007      ; 1.689      ;
; 1.416  ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[1]            ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[5]            ; clk                                ; clk         ; 0.000        ; 0.000      ; 1.682      ;
; 1.420  ; datapath:DPTH|register_bank:ABCD|data[1][6]          ; datapath:DPTH|register_bank:ABCD|BRy[6]~_Duplicate_1 ; clk                                ; clk         ; 0.000        ; 0.007      ; 1.693      ;
; 1.452  ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[4]            ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[6]            ; clk                                ; clk         ; 0.000        ; 0.000      ; 1.718      ;
; 1.452  ; datapath:DPTH|reg:op|DOUT[1]                         ; control_block:ctr|y_present.STK                      ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 0.807      ; 2.525      ;
; 1.456  ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[2]            ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[4]            ; clk                                ; clk         ; 0.000        ; 0.000      ; 1.722      ;
; 1.468  ; datapath:DPTH|register_bank:ABCD|data[3][2]          ; datapath:DPTH|register_bank:ABCD|BRx[2]              ; clk                                ; clk         ; 0.000        ; -0.009     ; 1.725      ;
; 1.471  ; control_block:ctr|y_present.ERRO                     ; datapath:DPTH|register_bank:ABCD|data[3][2]          ; control_block:ctr|y_present.ERRO   ; clk         ; 0.000        ; 2.642      ; 4.629      ;
; 1.472  ; control_block:ctr|y_present.MOV3                     ; control_block:ctr|y_present.start                    ; clk                                ; clk         ; 0.000        ; 0.587      ; 2.325      ;
; 1.474  ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[0]            ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[5]            ; clk                                ; clk         ; 0.000        ; 0.000      ; 1.740      ;
; 1.485  ; datapath:DPTH|register_bank:ABCD|data[2][6]          ; datapath:DPTH|register_bank:ABCD|BRy[6]~_Duplicate_1 ; clk                                ; clk         ; 0.000        ; 0.007      ; 1.758      ;
; 1.486  ; datapath:DPTH|register_bank:ABCD|data[2][6]          ; datapath:DPTH|register_bank:ABCD|BRx[6]              ; clk                                ; clk         ; 0.000        ; 0.007      ; 1.759      ;
; 1.487  ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[1]            ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[6]            ; clk                                ; clk         ; 0.000        ; 0.000      ; 1.753      ;
; 1.499  ; control_block:ctr|y_present.ERRO                     ; datapath:DPTH|register_bank:ABCD|data[0][7]          ; control_block:ctr|y_present.ERRO   ; clk         ; 0.000        ; 2.626      ; 4.641      ;
; 1.505  ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[3]            ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[7]            ; clk                                ; clk         ; 0.000        ; 0.000      ; 1.771      ;
; 1.508  ; datapath:DPTH|register_bank:ABCD|data[2][4]          ; datapath:DPTH|register_bank:ABCD|BRy[4]~_Duplicate_1 ; clk                                ; clk         ; 0.000        ; -0.007     ; 1.767      ;
; 1.515  ; datapath:DPTH|register_bank:ABCD|data[2][0]          ; datapath:DPTH|register_bank:ABCD|BRy[0]~_Duplicate_1 ; clk                                ; clk         ; 0.000        ; 0.008      ; 1.789      ;
; 1.519  ; control_block:ctr|y_present.OPR                      ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[4]           ; control_block:ctr|y_present.OPR    ; clk         ; -0.500       ; 2.625      ; 4.160      ;
; 1.527  ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[2]            ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[5]            ; clk                                ; clk         ; 0.000        ; 0.000      ; 1.793      ;
; 1.528  ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[5]            ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[7]            ; clk                                ; clk         ; 0.000        ; 0.000      ; 1.794      ;
; 1.533  ; datapath:DPTH|register_bank:ABCD|BRx[2]              ; datapath:DPTH|register_bank:ABCD|data[2][2]          ; clk                                ; clk         ; 0.000        ; 0.010      ; 1.809      ;
; 1.533  ; datapath:DPTH|register_bank:ABCD|data[3][2]          ; datapath:DPTH|register_bank:ABCD|BRy[2]~_Duplicate_1 ; clk                                ; clk         ; 0.000        ; -0.015     ; 1.784      ;
+--------+------------------------------------------------------+------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'control_block:ctr|y_present.ERRO'                                                                                                                                ;
+--------+-------------------------------+-----------------------------+---------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                     ; Launch Clock                    ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-----------------------------+---------------------------------+----------------------------------+--------------+------------+------------+
; -0.652 ; datapath:DPTH|reg:op1|DOUT[1] ; control_block:ctr|const2[1] ; control_block:ctr|y_present.OPR ; control_block:ctr|y_present.ERRO ; 0.000        ; 1.361      ; 0.709      ;
; -0.531 ; datapath:DPTH|reg:op1|DOUT[7] ; control_block:ctr|const2[7] ; control_block:ctr|y_present.OPR ; control_block:ctr|y_present.ERRO ; 0.000        ; 1.104      ; 0.573      ;
; -0.531 ; datapath:DPTH|reg:op1|DOUT[6] ; control_block:ctr|const2[6] ; control_block:ctr|y_present.OPR ; control_block:ctr|y_present.ERRO ; 0.000        ; 1.104      ; 0.573      ;
; -0.531 ; datapath:DPTH|reg:op1|DOUT[5] ; control_block:ctr|const2[5] ; control_block:ctr|y_present.OPR ; control_block:ctr|y_present.ERRO ; 0.000        ; 1.104      ; 0.573      ;
; -0.462 ; datapath:DPTH|reg:op1|DOUT[0] ; control_block:ctr|const2[0] ; control_block:ctr|y_present.OPR ; control_block:ctr|y_present.ERRO ; 0.000        ; 1.183      ; 0.721      ;
; -0.457 ; datapath:DPTH|reg:op1|DOUT[4] ; control_block:ctr|const2[4] ; control_block:ctr|y_present.OPR ; control_block:ctr|y_present.ERRO ; 0.000        ; 1.163      ; 0.706      ;
; -0.457 ; datapath:DPTH|reg:op1|DOUT[2] ; control_block:ctr|const2[2] ; control_block:ctr|y_present.OPR ; control_block:ctr|y_present.ERRO ; 0.000        ; 1.030      ; 0.573      ;
; -0.443 ; datapath:DPTH|reg:op1|DOUT[3] ; control_block:ctr|const2[3] ; control_block:ctr|y_present.OPR ; control_block:ctr|y_present.ERRO ; 0.000        ; 1.375      ; 0.932      ;
+--------+-------------------------------+-----------------------------+---------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'control_block:ctr|y_present.OPR'                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------+-------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                       ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+-------------------------------+--------------+---------------------------------+--------------+------------+------------+
; 2.934 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.772      ; 3.972      ;
; 2.934 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.772      ; 3.972      ;
; 2.934 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.772      ; 3.972      ;
; 2.934 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.772      ; 3.972      ;
; 2.934 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.772      ; 3.972      ;
; 2.934 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.772      ; 3.972      ;
; 2.934 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.772      ; 3.972      ;
; 2.934 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.772      ; 3.972      ;
; 2.934 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.772      ; 3.972      ;
; 2.968 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.772      ; 4.006      ;
; 2.968 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.772      ; 4.006      ;
; 2.968 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.772      ; 4.006      ;
; 2.968 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.772      ; 4.006      ;
; 2.968 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.772      ; 4.006      ;
; 2.968 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.772      ; 4.006      ;
; 2.968 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.772      ; 4.006      ;
; 2.968 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.772      ; 4.006      ;
; 2.968 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.772      ; 4.006      ;
; 3.072 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.781      ; 4.119      ;
; 3.072 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.781      ; 4.119      ;
; 3.072 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.781      ; 4.119      ;
; 3.072 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.781      ; 4.119      ;
; 3.072 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.781      ; 4.119      ;
; 3.072 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.781      ; 4.119      ;
; 3.072 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.781      ; 4.119      ;
; 3.072 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.781      ; 4.119      ;
; 3.072 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.781      ; 4.119      ;
; 3.184 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.772      ; 4.222      ;
; 3.184 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.772      ; 4.222      ;
; 3.184 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.772      ; 4.222      ;
; 3.184 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.772      ; 4.222      ;
; 3.184 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.772      ; 4.222      ;
; 3.184 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.772      ; 4.222      ;
; 3.184 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.772      ; 4.222      ;
; 3.184 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.772      ; 4.222      ;
; 3.184 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.772      ; 4.222      ;
; 3.197 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.772      ; 4.235      ;
; 3.197 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.772      ; 4.235      ;
; 3.197 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.772      ; 4.235      ;
; 3.197 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.772      ; 4.235      ;
; 3.197 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.772      ; 4.235      ;
; 3.197 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.772      ; 4.235      ;
; 3.197 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.772      ; 4.235      ;
; 3.197 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.772      ; 4.235      ;
; 3.197 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.772      ; 4.235      ;
; 3.201 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.772      ; 4.239      ;
; 3.201 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.772      ; 4.239      ;
; 3.201 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.772      ; 4.239      ;
; 3.201 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.772      ; 4.239      ;
; 3.201 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.772      ; 4.239      ;
; 3.201 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.772      ; 4.239      ;
; 3.201 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.772      ; 4.239      ;
; 3.201 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.772      ; 4.239      ;
; 3.201 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.772      ; 4.239      ;
; 3.425 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.781      ; 4.472      ;
; 3.425 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.781      ; 4.472      ;
; 3.425 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.781      ; 4.472      ;
; 3.425 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.781      ; 4.472      ;
; 3.425 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.781      ; 4.472      ;
; 3.425 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.781      ; 4.472      ;
; 3.425 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.781      ; 4.472      ;
; 3.425 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.781      ; 4.472      ;
; 3.425 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.781      ; 4.472      ;
; 3.474 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.782      ; 4.522      ;
; 3.474 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.782      ; 4.522      ;
; 3.474 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.782      ; 4.522      ;
; 3.474 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.782      ; 4.522      ;
; 3.474 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.782      ; 4.522      ;
; 3.474 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.782      ; 4.522      ;
; 3.474 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.782      ; 4.522      ;
; 3.474 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.782      ; 4.522      ;
; 3.474 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.782      ; 4.522      ;
+-------+---------------------------------------------------------------------------------------------------------+-------------------------------+--------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'control_block:ctr|y_present.OPR2'                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------+-------------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                       ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+-------------------------------+--------------+----------------------------------+--------------+------------+------------+
; 3.335 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.745      ; 4.346      ;
; 3.335 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.745      ; 4.346      ;
; 3.335 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.745      ; 4.346      ;
; 3.335 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.745      ; 4.346      ;
; 3.335 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.745      ; 4.346      ;
; 3.335 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.745      ; 4.346      ;
; 3.335 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.745      ; 4.346      ;
; 3.335 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.745      ; 4.346      ;
; 3.335 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.745      ; 4.346      ;
; 3.458 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.746      ; 4.470      ;
; 3.458 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.746      ; 4.470      ;
; 3.458 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.746      ; 4.470      ;
; 3.458 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.746      ; 4.470      ;
; 3.458 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.746      ; 4.470      ;
; 3.458 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.746      ; 4.470      ;
; 3.458 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.746      ; 4.470      ;
; 3.458 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.746      ; 4.470      ;
; 3.458 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.746      ; 4.470      ;
; 3.476 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.747      ; 4.489      ;
; 3.476 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.747      ; 4.489      ;
; 3.476 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.747      ; 4.489      ;
; 3.476 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.747      ; 4.489      ;
; 3.476 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.747      ; 4.489      ;
; 3.476 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.747      ; 4.489      ;
; 3.476 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.747      ; 4.489      ;
; 3.476 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.747      ; 4.489      ;
; 3.476 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.747      ; 4.489      ;
; 3.508 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.747      ; 4.521      ;
; 3.508 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.747      ; 4.521      ;
; 3.508 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.747      ; 4.521      ;
; 3.508 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.747      ; 4.521      ;
; 3.508 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.747      ; 4.521      ;
; 3.508 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.747      ; 4.521      ;
; 3.508 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.747      ; 4.521      ;
; 3.508 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.747      ; 4.521      ;
; 3.508 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.747      ; 4.521      ;
; 3.517 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.746      ; 4.529      ;
; 3.517 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.746      ; 4.529      ;
; 3.517 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.746      ; 4.529      ;
; 3.517 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.746      ; 4.529      ;
; 3.517 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.746      ; 4.529      ;
; 3.517 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.746      ; 4.529      ;
; 3.517 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.746      ; 4.529      ;
; 3.517 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.746      ; 4.529      ;
; 3.517 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.746      ; 4.529      ;
; 3.526 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.741      ; 4.533      ;
; 3.526 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.741      ; 4.533      ;
; 3.526 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.741      ; 4.533      ;
; 3.526 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.741      ; 4.533      ;
; 3.526 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.741      ; 4.533      ;
; 3.526 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.741      ; 4.533      ;
; 3.526 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.741      ; 4.533      ;
; 3.526 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.741      ; 4.533      ;
; 3.526 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.741      ; 4.533      ;
; 3.529 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.735      ; 4.530      ;
; 3.529 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.735      ; 4.530      ;
; 3.529 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.735      ; 4.530      ;
; 3.529 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.735      ; 4.530      ;
; 3.529 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.735      ; 4.530      ;
; 3.529 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.735      ; 4.530      ;
; 3.529 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.735      ; 4.530      ;
; 3.529 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.735      ; 4.530      ;
; 3.529 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.735      ; 4.530      ;
; 3.543 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.742      ; 4.551      ;
; 3.543 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.742      ; 4.551      ;
; 3.543 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.742      ; 4.551      ;
; 3.543 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.742      ; 4.551      ;
; 3.543 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.742      ; 4.551      ;
; 3.543 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.742      ; 4.551      ;
; 3.543 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.742      ; 4.551      ;
; 3.543 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.742      ; 4.551      ;
; 3.543 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.742      ; 4.551      ;
+-------+---------------------------------------------------------------------------------------------------------+-------------------------------+--------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'control_block:ctr|y_present.search'                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                      ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------------------------------+--------------+------------+------------+
; 4.818 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.229      ;
; 4.818 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.229      ;
; 4.818 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.229      ;
; 4.818 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.229      ;
; 4.818 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.229      ;
; 4.818 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.229      ;
; 4.818 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.229      ;
; 4.818 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.229      ;
; 4.818 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.229      ;
; 4.826 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.237      ;
; 4.826 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.237      ;
; 4.826 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.237      ;
; 4.826 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.237      ;
; 4.826 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.237      ;
; 4.826 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.237      ;
; 4.826 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.237      ;
; 4.826 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.237      ;
; 4.826 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.237      ;
; 4.828 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.239      ;
; 4.828 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.239      ;
; 4.828 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.239      ;
; 4.828 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.239      ;
; 4.828 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.239      ;
; 4.828 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.239      ;
; 4.828 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.239      ;
; 4.828 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.239      ;
; 4.828 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.239      ;
; 4.830 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.241      ;
; 4.830 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.241      ;
; 4.830 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.241      ;
; 4.830 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.241      ;
; 4.830 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.241      ;
; 4.830 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.241      ;
; 4.830 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.241      ;
; 4.830 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.241      ;
; 4.830 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.241      ;
; 4.830 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.241      ;
; 4.830 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.241      ;
; 4.830 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.241      ;
; 4.830 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.241      ;
; 4.830 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.241      ;
; 4.830 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.241      ;
; 4.830 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.241      ;
; 4.830 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.241      ;
; 4.830 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.241      ;
; 4.837 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.248      ;
; 4.837 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.248      ;
; 4.837 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.248      ;
; 4.837 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.248      ;
; 4.837 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.248      ;
; 4.837 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.248      ;
; 4.837 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.248      ;
; 4.837 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.248      ;
; 4.837 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.248      ;
; 4.847 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.258      ;
; 4.847 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.258      ;
; 4.847 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.258      ;
; 4.847 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.258      ;
; 4.847 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.258      ;
; 4.847 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.258      ;
; 4.847 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.258      ;
; 4.847 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.258      ;
; 4.847 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.258      ;
; 4.872 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.283      ;
; 4.872 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.283      ;
; 4.872 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.283      ;
; 4.872 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.283      ;
; 4.872 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.283      ;
; 4.872 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.283      ;
; 4.872 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.283      ;
; 4.872 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.283      ;
; 4.872 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.855     ; 4.283      ;
+-------+---------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~portb_memory_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; datapath:DPTH|register_bank:ABCD|BRy[0]                                                                 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; datapath:DPTH|register_bank:ABCD|BRy[0]                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'control_block:ctr|y_present.OPR'                                                                             ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[0]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[0]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[1]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[1]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[2]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[2]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[3]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[3]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[4]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[4]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[5]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[5]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[6]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[6]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[7]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[7]      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; ctr|y_present.OPR|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; ctr|y_present.OPR|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; ctr|y_present.OPR~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; ctr|y_present.OPR~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; ctr|y_present.OPR~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; ctr|y_present.OPR~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'control_block:ctr|y_present.OPR2'                                                                              ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[5]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[7]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[7]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[7]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[7]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; ctr|y_present.OPR2|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; ctr|y_present.OPR2|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; ctr|y_present.OPR2~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; ctr|y_present.OPR2~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; ctr|y_present.OPR2~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; ctr|y_present.OPR2~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'control_block:ctr|y_present.search'                                                                       ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[7] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[1]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[1]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[2]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[2]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[3]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[3]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[4]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[4]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[5]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[5]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[6]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[6]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[7]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[7]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; ctr|y_present.search|regout  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; ctr|y_present.search|regout  ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'control_block:ctr|y_present.ERRO'                                                                          ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                           ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.ERRO ; Rise       ; control_block:ctr|const2[0]      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.ERRO ; Rise       ; control_block:ctr|const2[0]      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.ERRO ; Rise       ; control_block:ctr|const2[1]      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.ERRO ; Rise       ; control_block:ctr|const2[1]      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.ERRO ; Rise       ; control_block:ctr|const2[2]      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.ERRO ; Rise       ; control_block:ctr|const2[2]      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.ERRO ; Rise       ; control_block:ctr|const2[3]      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.ERRO ; Rise       ; control_block:ctr|const2[3]      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.ERRO ; Rise       ; control_block:ctr|const2[4]      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.ERRO ; Rise       ; control_block:ctr|const2[4]      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.ERRO ; Rise       ; control_block:ctr|const2[5]      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.ERRO ; Rise       ; control_block:ctr|const2[5]      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.ERRO ; Rise       ; control_block:ctr|const2[6]      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.ERRO ; Rise       ; control_block:ctr|const2[6]      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.ERRO ; Rise       ; control_block:ctr|const2[7]      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.ERRO ; Rise       ; control_block:ctr|const2[7]      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|Selector4~15clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|Selector4~15clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|Selector4~15clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|Selector4~15clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|Selector4~15|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|Selector4~15|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|Selector4~15|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|Selector4~15|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.ERRO ; Fall       ; ctr|WideOr6~1|combout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.ERRO ; Fall       ; ctr|WideOr6~1|combout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|WideOr6~1|datac              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|WideOr6~1|datac              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|WideOr6~2|combout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|WideOr6~2|combout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.ERRO ; Fall       ; ctr|WideOr6~2|datad              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.ERRO ; Fall       ; ctr|WideOr6~2|datad              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|const2[0]|datac              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|const2[0]|datac              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|const2[1]|dataa              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|const2[1]|dataa              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|const2[2]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|const2[2]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|const2[3]|datab              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|const2[3]|datab              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|const2[4]|datac              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|const2[4]|datac              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|const2[5]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|const2[5]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|const2[6]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|const2[6]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|const2[7]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|const2[7]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|y_present.ERRO|regout        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|y_present.ERRO|regout        ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; address_b[*]  ; clk        ; 0.775  ; 0.775  ; Rise       ; clk             ;
;  address_b[0] ; clk        ; -0.392 ; -0.392 ; Rise       ; clk             ;
;  address_b[1] ; clk        ; -0.419 ; -0.419 ; Rise       ; clk             ;
;  address_b[2] ; clk        ; -0.200 ; -0.200 ; Rise       ; clk             ;
;  address_b[3] ; clk        ; 0.775  ; 0.775  ; Rise       ; clk             ;
;  address_b[4] ; clk        ; 0.598  ; 0.598  ; Rise       ; clk             ;
;  address_b[5] ; clk        ; 0.503  ; 0.503  ; Rise       ; clk             ;
;  address_b[6] ; clk        ; 0.696  ; 0.696  ; Rise       ; clk             ;
;  address_b[7] ; clk        ; 0.396  ; 0.396  ; Rise       ; clk             ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; address_b[*]  ; clk        ; 0.688  ; 0.688  ; Rise       ; clk             ;
;  address_b[0] ; clk        ; 0.661  ; 0.661  ; Rise       ; clk             ;
;  address_b[1] ; clk        ; 0.688  ; 0.688  ; Rise       ; clk             ;
;  address_b[2] ; clk        ; 0.469  ; 0.469  ; Rise       ; clk             ;
;  address_b[3] ; clk        ; -0.506 ; -0.506 ; Rise       ; clk             ;
;  address_b[4] ; clk        ; -0.329 ; -0.329 ; Rise       ; clk             ;
;  address_b[5] ; clk        ; -0.234 ; -0.234 ; Rise       ; clk             ;
;  address_b[6] ; clk        ; -0.427 ; -0.427 ; Rise       ; clk             ;
;  address_b[7] ; clk        ; -0.127 ; -0.127 ; Rise       ; clk             ;
+---------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+-----------------------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port             ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------------------+------------------------------------+--------+--------+------------+------------------------------------+
; C                     ; clk                                ; 10.413 ; 10.413 ; Rise       ; clk                                ;
; Z                     ; clk                                ; 9.817  ; 9.817  ; Rise       ; clk                                ;
; hex0[*]               ; clk                                ; 17.025 ; 17.025 ; Rise       ; clk                                ;
;  hex0[0]              ; clk                                ; 17.025 ; 17.025 ; Rise       ; clk                                ;
;  hex0[1]              ; clk                                ; 16.986 ; 16.986 ; Rise       ; clk                                ;
;  hex0[2]              ; clk                                ; 17.021 ; 17.021 ; Rise       ; clk                                ;
;  hex0[3]              ; clk                                ; 16.770 ; 16.770 ; Rise       ; clk                                ;
;  hex0[4]              ; clk                                ; 16.772 ; 16.772 ; Rise       ; clk                                ;
;  hex0[5]              ; clk                                ; 16.756 ; 16.756 ; Rise       ; clk                                ;
;  hex0[6]              ; clk                                ; 16.757 ; 16.757 ; Rise       ; clk                                ;
; hex1[*]               ; clk                                ; 17.811 ; 17.811 ; Rise       ; clk                                ;
;  hex1[0]              ; clk                                ; 17.811 ; 17.811 ; Rise       ; clk                                ;
;  hex1[1]              ; clk                                ; 17.671 ; 17.671 ; Rise       ; clk                                ;
;  hex1[2]              ; clk                                ; 17.299 ; 17.299 ; Rise       ; clk                                ;
;  hex1[3]              ; clk                                ; 17.380 ; 17.380 ; Rise       ; clk                                ;
;  hex1[4]              ; clk                                ; 17.345 ; 17.345 ; Rise       ; clk                                ;
;  hex1[5]              ; clk                                ; 17.614 ; 17.614 ; Rise       ; clk                                ;
;  hex1[6]              ; clk                                ; 17.623 ; 17.623 ; Rise       ; clk                                ;
; hex2[*]               ; clk                                ; 14.601 ; 14.601 ; Rise       ; clk                                ;
;  hex2[0]              ; clk                                ; 14.601 ; 14.601 ; Rise       ; clk                                ;
;  hex2[2]              ; clk                                ; 13.058 ; 13.058 ; Rise       ; clk                                ;
;  hex2[3]              ; clk                                ; 14.588 ; 14.588 ; Rise       ; clk                                ;
;  hex2[4]              ; clk                                ; 14.572 ; 14.572 ; Rise       ; clk                                ;
;  hex2[5]              ; clk                                ; 12.977 ; 12.977 ; Rise       ; clk                                ;
;  hex2[6]              ; clk                                ; 12.722 ; 12.722 ; Rise       ; clk                                ;
; t_AB_Reg[*]           ; clk                                ; 18.636 ; 18.636 ; Rise       ; clk                                ;
;  t_AB_Reg[0]          ; clk                                ; 18.636 ; 18.636 ; Rise       ; clk                                ;
;  t_AB_Reg[1]          ; clk                                ; 18.450 ; 18.450 ; Rise       ; clk                                ;
; t_AB_RegX[*]          ; clk                                ; 14.979 ; 14.979 ; Rise       ; clk                                ;
;  t_AB_RegX[0]         ; clk                                ; 14.559 ; 14.559 ; Rise       ; clk                                ;
;  t_AB_RegX[1]         ; clk                                ; 14.979 ; 14.979 ; Rise       ; clk                                ;
; t_Aa[*]               ; clk                                ; 18.559 ; 18.559 ; Rise       ; clk                                ;
;  t_Aa[0]              ; clk                                ; 18.206 ; 18.206 ; Rise       ; clk                                ;
;  t_Aa[1]              ; clk                                ; 18.559 ; 18.559 ; Rise       ; clk                                ;
;  t_Aa[2]              ; clk                                ; 17.996 ; 17.996 ; Rise       ; clk                                ;
;  t_Aa[3]              ; clk                                ; 18.140 ; 18.140 ; Rise       ; clk                                ;
;  t_Aa[4]              ; clk                                ; 18.251 ; 18.251 ; Rise       ; clk                                ;
;  t_Aa[5]              ; clk                                ; 17.415 ; 17.415 ; Rise       ; clk                                ;
;  t_Aa[6]              ; clk                                ; 18.499 ; 18.499 ; Rise       ; clk                                ;
;  t_Aa[7]              ; clk                                ; 18.243 ; 18.243 ; Rise       ; clk                                ;
; t_Da[*]               ; clk                                ; 16.376 ; 16.376 ; Rise       ; clk                                ;
;  t_Da[0]              ; clk                                ; 16.376 ; 16.376 ; Rise       ; clk                                ;
;  t_Da[1]              ; clk                                ; 14.924 ; 14.924 ; Rise       ; clk                                ;
;  t_Da[2]              ; clk                                ; 16.212 ; 16.212 ; Rise       ; clk                                ;
;  t_Da[3]              ; clk                                ; 15.337 ; 15.337 ; Rise       ; clk                                ;
;  t_Da[4]              ; clk                                ; 16.114 ; 16.114 ; Rise       ; clk                                ;
;  t_Da[5]              ; clk                                ; 15.710 ; 15.710 ; Rise       ; clk                                ;
;  t_Da[6]              ; clk                                ; 16.096 ; 16.096 ; Rise       ; clk                                ;
;  t_Da[7]              ; clk                                ; 15.629 ; 15.629 ; Rise       ; clk                                ;
; t_OP_sel[*]           ; clk                                ; 11.564 ; 11.564 ; Rise       ; clk                                ;
;  t_OP_sel[0]          ; clk                                ; 9.841  ; 9.841  ; Rise       ; clk                                ;
;  t_OP_sel[1]          ; clk                                ; 11.564 ; 11.564 ; Rise       ; clk                                ;
;  t_OP_sel[2]          ; clk                                ; 10.427 ; 10.427 ; Rise       ; clk                                ;
;  t_OP_sel[3]          ; clk                                ; 11.420 ; 11.420 ; Rise       ; clk                                ;
; t_W_wr                ; clk                                ; 12.303 ; 12.303 ; Rise       ; clk                                ;
; t_Wa                  ; clk                                ; 11.197 ; 11.197 ; Rise       ; clk                                ;
; t_c                   ; clk                                ; 21.482 ; 21.482 ; Rise       ; clk                                ;
; t_clk_d               ; clk                                ; 10.618 ; 10.618 ; Rise       ; clk                                ;
; t_count_PC            ; clk                                ; 12.805 ; 12.805 ; Rise       ; clk                                ;
; t_count_SP            ; clk                                ; 9.218  ; 9.218  ; Rise       ; clk                                ;
; t_mem[*]              ; clk                                ; 11.436 ; 11.436 ; Rise       ; clk                                ;
;  t_mem[0]             ; clk                                ; 10.682 ; 10.682 ; Rise       ; clk                                ;
;  t_mem[1]             ; clk                                ; 10.622 ; 10.622 ; Rise       ; clk                                ;
;  t_mem[2]             ; clk                                ; 10.443 ; 10.443 ; Rise       ; clk                                ;
;  t_mem[3]             ; clk                                ; 11.436 ; 11.436 ; Rise       ; clk                                ;
;  t_mem[4]             ; clk                                ; 10.134 ; 10.134 ; Rise       ; clk                                ;
;  t_mem[5]             ; clk                                ; 10.523 ; 10.523 ; Rise       ; clk                                ;
;  t_mem[6]             ; clk                                ; 10.971 ; 10.971 ; Rise       ; clk                                ;
;  t_mem[7]             ; clk                                ; 10.122 ; 10.122 ; Rise       ; clk                                ;
; t_push_pop            ; clk                                ; 8.929  ; 8.929  ; Rise       ; clk                                ;
; t_sel_MUX_ABCD_IN[*]  ; clk                                ; 12.043 ; 12.043 ; Rise       ; clk                                ;
;  t_sel_MUX_ABCD_IN[0] ; clk                                ; 12.043 ; 12.043 ; Rise       ; clk                                ;
;  t_sel_MUX_ABCD_IN[1] ; clk                                ; 10.334 ; 10.334 ; Rise       ; clk                                ;
; t_sel_MUX_Da[*]       ; clk                                ; 11.387 ; 11.387 ; Rise       ; clk                                ;
;  t_sel_MUX_Da[0]      ; clk                                ; 10.889 ; 10.889 ; Rise       ; clk                                ;
;  t_sel_MUX_Da[1]      ; clk                                ; 11.387 ; 11.387 ; Rise       ; clk                                ;
; t_sel_MUX_MEM[*]      ; clk                                ; 14.000 ; 14.000 ; Rise       ; clk                                ;
;  t_sel_MUX_MEM[0]     ; clk                                ; 12.011 ; 12.011 ; Rise       ; clk                                ;
;  t_sel_MUX_MEM[1]     ; clk                                ; 14.000 ; 14.000 ; Rise       ; clk                                ;
;  t_sel_MUX_MEM[2]     ; clk                                ; 11.615 ; 11.615 ; Rise       ; clk                                ;
; t_sel_MUX_ULA[*]      ; clk                                ; 10.189 ; 10.189 ; Rise       ; clk                                ;
;  t_sel_MUX_ULA[0]     ; clk                                ; 10.189 ; 10.189 ; Rise       ; clk                                ;
;  t_sel_MUX_ULA[1]     ; clk                                ; 9.804  ; 9.804  ; Rise       ; clk                                ;
; t_sel_PC[*]           ; clk                                ; 13.200 ; 13.200 ; Rise       ; clk                                ;
;  t_sel_PC[0]          ; clk                                ; 11.734 ; 11.734 ; Rise       ; clk                                ;
;  t_sel_PC[1]          ; clk                                ; 13.200 ; 13.200 ; Rise       ; clk                                ;
; t_sel_SP[*]           ; clk                                ; 8.618  ; 8.618  ; Rise       ; clk                                ;
;  t_sel_SP[0]          ; clk                                ; 8.618  ; 8.618  ; Rise       ; clk                                ;
; t_z                   ; clk                                ; 23.235 ; 23.235 ; Rise       ; clk                                ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.ERRO   ;        ; 11.328 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.ERRO   ;        ; 11.328 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.ERRO   ;        ; 11.123 ; Rise       ; control_block:ctr|y_present.ERRO   ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.ERRO   ;        ; 9.843  ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.ERRO   ;        ; 9.423  ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.ERRO   ;        ; 9.843  ; Rise       ; control_block:ctr|y_present.ERRO   ;
; t_Aa[*]               ; control_block:ctr|y_present.ERRO   ; 13.398 ; 13.398 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[0]              ; control_block:ctr|y_present.ERRO   ; 11.608 ; 11.608 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[1]              ; control_block:ctr|y_present.ERRO   ; 11.362 ; 11.362 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[2]              ; control_block:ctr|y_present.ERRO   ; 13.069 ; 13.069 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[3]              ; control_block:ctr|y_present.ERRO   ; 13.398 ; 13.398 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[4]              ; control_block:ctr|y_present.ERRO   ; 12.478 ; 12.478 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[5]              ; control_block:ctr|y_present.ERRO   ; 11.989 ; 11.989 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[6]              ; control_block:ctr|y_present.ERRO   ; 12.427 ; 12.427 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[7]              ; control_block:ctr|y_present.ERRO   ; 12.387 ; 12.911 ; Rise       ; control_block:ctr|y_present.ERRO   ;
; t_Da[*]               ; control_block:ctr|y_present.ERRO   ; 11.160 ; 11.160 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[2]              ; control_block:ctr|y_present.ERRO   ; 11.099 ; 11.099 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[3]              ; control_block:ctr|y_present.ERRO   ;        ; 10.432 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[4]              ; control_block:ctr|y_present.ERRO   ; 11.160 ; 11.160 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[5]              ; control_block:ctr|y_present.ERRO   ;        ; 10.805 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[6]              ; control_block:ctr|y_present.ERRO   ; 10.816 ; 10.816 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[7]              ; control_block:ctr|y_present.ERRO   ;        ; 10.530 ; Rise       ; control_block:ctr|y_present.ERRO   ;
; t_c                   ; control_block:ctr|y_present.ERRO   ; 16.383 ; 16.383 ; Rise       ; control_block:ctr|y_present.ERRO   ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.ERRO   ;        ; 6.151  ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.ERRO   ;        ; 6.151  ; Rise       ; control_block:ctr|y_present.ERRO   ;
; t_sel_MUX_ULA[*]      ; control_block:ctr|y_present.ERRO   ;        ; 5.344  ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_sel_MUX_ULA[1]     ; control_block:ctr|y_present.ERRO   ;        ; 5.344  ; Rise       ; control_block:ctr|y_present.ERRO   ;
; t_z                   ; control_block:ctr|y_present.ERRO   ; 17.752 ; 17.752 ; Rise       ; control_block:ctr|y_present.ERRO   ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.ERRO   ; 11.328 ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.ERRO   ; 11.328 ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.ERRO   ; 11.123 ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.ERRO   ; 9.843  ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.ERRO   ; 9.423  ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.ERRO   ; 9.843  ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
; t_Aa[*]               ; control_block:ctr|y_present.ERRO   ; 12.911 ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[2]              ; control_block:ctr|y_present.ERRO   ; 12.883 ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[3]              ; control_block:ctr|y_present.ERRO   ; 12.665 ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[4]              ; control_block:ctr|y_present.ERRO   ; 12.111 ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[5]              ; control_block:ctr|y_present.ERRO   ; 11.507 ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[6]              ; control_block:ctr|y_present.ERRO   ; 12.340 ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[7]              ; control_block:ctr|y_present.ERRO   ; 12.911 ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
; t_Da[*]               ; control_block:ctr|y_present.ERRO   ; 11.160 ; 11.160 ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[2]              ; control_block:ctr|y_present.ERRO   ; 11.099 ; 11.099 ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[3]              ; control_block:ctr|y_present.ERRO   ; 10.432 ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[4]              ; control_block:ctr|y_present.ERRO   ; 11.160 ; 11.160 ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[5]              ; control_block:ctr|y_present.ERRO   ; 10.805 ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[6]              ; control_block:ctr|y_present.ERRO   ; 10.816 ; 10.816 ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[7]              ; control_block:ctr|y_present.ERRO   ; 10.530 ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
; t_c                   ; control_block:ctr|y_present.ERRO   ; 16.383 ; 16.383 ; Fall       ; control_block:ctr|y_present.ERRO   ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.ERRO   ; 6.151  ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.ERRO   ; 6.151  ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
; t_sel_MUX_ULA[*]      ; control_block:ctr|y_present.ERRO   ; 5.344  ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_sel_MUX_ULA[1]     ; control_block:ctr|y_present.ERRO   ; 5.344  ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
; t_z                   ; control_block:ctr|y_present.ERRO   ; 17.752 ; 17.752 ; Fall       ; control_block:ctr|y_present.ERRO   ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.OPR    ; 11.163 ; 11.654 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.OPR    ; 10.744 ; 11.654 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.OPR    ; 11.163 ; 11.449 ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.OPR    ;        ; 10.169 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.OPR    ;        ; 9.749  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.OPR    ;        ; 10.169 ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_Aa[*]               ; control_block:ctr|y_present.OPR    ; 13.795 ; 13.795 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[0]              ; control_block:ctr|y_present.OPR    ; 13.763 ; 13.763 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[1]              ; control_block:ctr|y_present.OPR    ; 13.185 ; 13.185 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[2]              ; control_block:ctr|y_present.OPR    ; 13.235 ; 13.235 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[3]              ; control_block:ctr|y_present.OPR    ; 13.438 ; 13.438 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[4]              ; control_block:ctr|y_present.OPR    ; 13.021 ; 13.021 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[5]              ; control_block:ctr|y_present.OPR    ; 12.467 ; 12.467 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[6]              ; control_block:ctr|y_present.OPR    ; 13.795 ; 13.795 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[7]              ; control_block:ctr|y_present.OPR    ; 13.532 ; 13.532 ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_Da[*]               ; control_block:ctr|y_present.OPR    ; 12.271 ; 12.271 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Da[0]              ; control_block:ctr|y_present.OPR    ; 12.000 ; 12.000 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Da[1]              ; control_block:ctr|y_present.OPR    ; 11.010 ; 11.010 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Da[2]              ; control_block:ctr|y_present.OPR    ; 11.451 ; 11.451 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Da[3]              ; control_block:ctr|y_present.OPR    ; 11.205 ; 11.205 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Da[4]              ; control_block:ctr|y_present.OPR    ; 12.070 ; 12.070 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Da[5]              ; control_block:ctr|y_present.OPR    ; 11.765 ; 11.765 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Da[6]              ; control_block:ctr|y_present.OPR    ; 12.271 ; 12.271 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Da[7]              ; control_block:ctr|y_present.OPR    ; 11.151 ; 11.151 ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_c                   ; control_block:ctr|y_present.OPR    ; 17.004 ; 17.004 ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_count_PC            ; control_block:ctr|y_present.OPR    ; 6.877  ;        ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_op1_ld              ; control_block:ctr|y_present.OPR    ; 4.440  ;        ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_op1_out[*]          ; control_block:ctr|y_present.OPR    ; 8.476  ; 8.476  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[0]         ; control_block:ctr|y_present.OPR    ; 8.413  ; 8.413  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[1]         ; control_block:ctr|y_present.OPR    ; 8.476  ; 8.476  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[2]         ; control_block:ctr|y_present.OPR    ; 8.348  ; 8.348  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[3]         ; control_block:ctr|y_present.OPR    ; 7.724  ; 7.724  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[4]         ; control_block:ctr|y_present.OPR    ; 7.499  ; 7.499  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[5]         ; control_block:ctr|y_present.OPR    ; 8.066  ; 8.066  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[6]         ; control_block:ctr|y_present.OPR    ; 7.708  ; 7.708  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[7]         ; control_block:ctr|y_present.OPR    ; 8.005  ; 8.005  ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_z                   ; control_block:ctr|y_present.OPR    ; 19.365 ; 19.365 ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.OPR    ; 11.654 ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.OPR    ; 11.654 ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.OPR    ; 11.449 ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.OPR    ; 10.169 ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.OPR    ; 9.749  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.OPR    ; 10.169 ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_Aa[*]               ; control_block:ctr|y_present.OPR    ; 13.237 ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[2]              ; control_block:ctr|y_present.OPR    ; 13.209 ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[3]              ; control_block:ctr|y_present.OPR    ; 12.991 ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[4]              ; control_block:ctr|y_present.OPR    ; 12.437 ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[5]              ; control_block:ctr|y_present.OPR    ; 11.833 ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[6]              ; control_block:ctr|y_present.OPR    ; 12.666 ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[7]              ; control_block:ctr|y_present.OPR    ; 13.237 ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_Da[*]               ; control_block:ctr|y_present.OPR    ; 11.486 ; 11.486 ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Da[2]              ; control_block:ctr|y_present.OPR    ; 11.425 ; 11.425 ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Da[3]              ; control_block:ctr|y_present.OPR    ; 10.758 ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Da[4]              ; control_block:ctr|y_present.OPR    ; 11.486 ; 11.486 ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Da[5]              ; control_block:ctr|y_present.OPR    ; 11.131 ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Da[6]              ; control_block:ctr|y_present.OPR    ; 11.142 ; 11.142 ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Da[7]              ; control_block:ctr|y_present.OPR    ; 10.856 ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_c                   ; control_block:ctr|y_present.OPR    ; 16.709 ; 16.709 ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_count_PC            ; control_block:ctr|y_present.OPR    ;        ; 6.877  ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_op1_ld              ; control_block:ctr|y_present.OPR    ;        ; 4.440  ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_z                   ; control_block:ctr|y_present.OPR    ; 18.078 ; 18.078 ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.OPR2   ; 12.665 ; 12.665 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.OPR2   ; 12.665 ; 12.665 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.OPR2   ; 11.547 ; 11.547 ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.OPR2   ; 10.411 ; 10.411 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.OPR2   ; 10.411 ; 10.411 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.OPR2   ; 9.780  ; 10.095 ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_Aa[*]               ; control_block:ctr|y_present.OPR2   ; 14.358 ; 14.358 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[0]              ; control_block:ctr|y_present.OPR2   ; 14.358 ; 14.358 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[1]              ; control_block:ctr|y_present.OPR2   ; 13.667 ; 13.667 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[2]              ; control_block:ctr|y_present.OPR2   ; 12.811 ; 13.135 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[3]              ; control_block:ctr|y_present.OPR2   ; 12.595 ; 12.917 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[4]              ; control_block:ctr|y_present.OPR2   ; 12.337 ; 12.363 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[5]              ; control_block:ctr|y_present.OPR2   ; 12.057 ; 12.057 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[6]              ; control_block:ctr|y_present.OPR2   ; 12.707 ; 12.707 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[7]              ; control_block:ctr|y_present.OPR2   ; 12.123 ; 13.163 ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_Da[*]               ; control_block:ctr|y_present.OPR2   ; 12.595 ; 12.595 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[0]              ; control_block:ctr|y_present.OPR2   ; 12.595 ; 12.595 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[1]              ; control_block:ctr|y_present.OPR2   ; 11.492 ; 11.492 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[2]              ; control_block:ctr|y_present.OPR2   ; 11.351 ; 11.351 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[3]              ; control_block:ctr|y_present.OPR2   ; 10.362 ; 10.684 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[4]              ; control_block:ctr|y_present.OPR2   ; 11.412 ; 11.412 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[5]              ; control_block:ctr|y_present.OPR2   ; 11.355 ; 11.355 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[6]              ; control_block:ctr|y_present.OPR2   ; 11.183 ; 11.183 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[7]              ; control_block:ctr|y_present.OPR2   ; 9.742  ; 10.782 ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_c                   ; control_block:ctr|y_present.OPR2   ; 17.356 ; 17.356 ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_count_PC            ; control_block:ctr|y_present.OPR2   ; 7.215  ;        ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_op2_ld              ; control_block:ctr|y_present.OPR2   ; 4.417  ;        ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_op2_out[*]          ; control_block:ctr|y_present.OPR2   ; 9.063  ; 9.063  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[0]         ; control_block:ctr|y_present.OPR2   ; 9.063  ; 9.063  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[1]         ; control_block:ctr|y_present.OPR2   ; 8.047  ; 8.047  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[2]         ; control_block:ctr|y_present.OPR2   ; 8.783  ; 8.783  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[3]         ; control_block:ctr|y_present.OPR2   ; 8.220  ; 8.220  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[4]         ; control_block:ctr|y_present.OPR2   ; 8.047  ; 8.047  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[5]         ; control_block:ctr|y_present.OPR2   ; 7.495  ; 7.495  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[6]         ; control_block:ctr|y_present.OPR2   ; 8.130  ; 8.130  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[7]         ; control_block:ctr|y_present.OPR2   ; 8.444  ; 8.444  ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_z                   ; control_block:ctr|y_present.OPR2   ; 19.847 ; 19.847 ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.OPR2   ; 11.580 ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.OPR2   ; 11.580 ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.OPR2   ; 11.375 ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.OPR2   ; 10.095 ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.OPR2   ; 9.675  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.OPR2   ; 10.095 ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_Aa[*]               ; control_block:ctr|y_present.OPR2   ; 13.163 ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[2]              ; control_block:ctr|y_present.OPR2   ; 13.135 ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[3]              ; control_block:ctr|y_present.OPR2   ; 12.917 ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[4]              ; control_block:ctr|y_present.OPR2   ; 12.363 ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[5]              ; control_block:ctr|y_present.OPR2   ; 11.759 ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[6]              ; control_block:ctr|y_present.OPR2   ; 12.592 ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[7]              ; control_block:ctr|y_present.OPR2   ; 13.163 ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_Da[*]               ; control_block:ctr|y_present.OPR2   ; 11.412 ; 11.412 ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[2]              ; control_block:ctr|y_present.OPR2   ; 11.351 ; 11.351 ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[3]              ; control_block:ctr|y_present.OPR2   ; 10.684 ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[4]              ; control_block:ctr|y_present.OPR2   ; 11.412 ; 11.412 ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[5]              ; control_block:ctr|y_present.OPR2   ; 11.057 ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[6]              ; control_block:ctr|y_present.OPR2   ; 11.068 ; 11.068 ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[7]              ; control_block:ctr|y_present.OPR2   ; 10.782 ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_c                   ; control_block:ctr|y_present.OPR2   ; 16.635 ; 16.635 ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_count_PC            ; control_block:ctr|y_present.OPR2   ;        ; 7.215  ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_op2_ld              ; control_block:ctr|y_present.OPR2   ;        ; 4.417  ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_z                   ; control_block:ctr|y_present.OPR2   ; 18.004 ; 18.004 ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.search ; 18.182 ; 18.182 ; Rise       ; control_block:ctr|y_present.search ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.search ; 18.182 ; 18.182 ; Rise       ; control_block:ctr|y_present.search ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.search ; 17.996 ; 17.996 ; Rise       ; control_block:ctr|y_present.search ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.search ; 14.292 ; 14.292 ; Rise       ; control_block:ctr|y_present.search ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.search ; 13.872 ; 13.872 ; Rise       ; control_block:ctr|y_present.search ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.search ; 14.292 ; 14.292 ; Rise       ; control_block:ctr|y_present.search ;
; t_Aa[*]               ; control_block:ctr|y_present.search ; 18.619 ; 18.619 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[0]              ; control_block:ctr|y_present.search ; 18.266 ; 18.266 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[1]              ; control_block:ctr|y_present.search ; 18.619 ; 18.619 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[2]              ; control_block:ctr|y_present.search ; 17.743 ; 17.743 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[3]              ; control_block:ctr|y_present.search ; 18.200 ; 18.200 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[4]              ; control_block:ctr|y_present.search ; 18.311 ; 18.311 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[5]              ; control_block:ctr|y_present.search ; 17.475 ; 17.475 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[6]              ; control_block:ctr|y_present.search ; 18.559 ; 18.559 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[7]              ; control_block:ctr|y_present.search ; 18.303 ; 18.303 ; Rise       ; control_block:ctr|y_present.search ;
; t_Da[*]               ; control_block:ctr|y_present.search ; 15.580 ; 15.580 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Da[0]              ; control_block:ctr|y_present.search ; 15.580 ; 15.580 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Da[1]              ; control_block:ctr|y_present.search ; 14.522 ; 14.522 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Da[2]              ; control_block:ctr|y_present.search ; 15.568 ; 15.568 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Da[3]              ; control_block:ctr|y_present.search ; 14.640 ; 14.640 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Da[4]              ; control_block:ctr|y_present.search ; 15.470 ; 15.470 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Da[5]              ; control_block:ctr|y_present.search ; 14.966 ; 14.966 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Da[6]              ; control_block:ctr|y_present.search ; 15.452 ; 15.452 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Da[7]              ; control_block:ctr|y_present.search ; 14.985 ; 14.985 ; Rise       ; control_block:ctr|y_present.search ;
; t_OP_sel[*]           ; control_block:ctr|y_present.search ; 13.413 ; 13.413 ; Rise       ; control_block:ctr|y_present.search ;
;  t_OP_sel[0]          ; control_block:ctr|y_present.search ; 11.856 ; 11.856 ; Rise       ; control_block:ctr|y_present.search ;
;  t_OP_sel[1]          ; control_block:ctr|y_present.search ; 13.300 ; 13.300 ; Rise       ; control_block:ctr|y_present.search ;
;  t_OP_sel[2]          ; control_block:ctr|y_present.search ; 10.675 ; 10.675 ; Rise       ; control_block:ctr|y_present.search ;
;  t_OP_sel[3]          ; control_block:ctr|y_present.search ; 13.413 ; 13.413 ; Rise       ; control_block:ctr|y_present.search ;
; t_W_wr                ; control_block:ctr|y_present.search ; 16.127 ; 16.127 ; Rise       ; control_block:ctr|y_present.search ;
; t_Wa                  ; control_block:ctr|y_present.search ; 13.157 ; 13.157 ; Rise       ; control_block:ctr|y_present.search ;
; t_c                   ; control_block:ctr|y_present.search ; 20.838 ; 20.838 ; Rise       ; control_block:ctr|y_present.search ;
; t_clk_d               ; control_block:ctr|y_present.search ; 18.727 ; 18.727 ; Rise       ; control_block:ctr|y_present.search ;
; t_count_PC            ; control_block:ctr|y_present.search ; 12.706 ; 12.706 ; Rise       ; control_block:ctr|y_present.search ;
; t_count_SP            ; control_block:ctr|y_present.search ; 11.084 ; 11.084 ; Rise       ; control_block:ctr|y_present.search ;
; t_op_ld               ; control_block:ctr|y_present.search ; 4.036  ;        ; Rise       ; control_block:ctr|y_present.search ;
; t_op_out[*]           ; control_block:ctr|y_present.search ; 9.614  ; 9.614  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[0]          ; control_block:ctr|y_present.search ; 7.280  ; 7.280  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[1]          ; control_block:ctr|y_present.search ; 6.686  ; 6.686  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[2]          ; control_block:ctr|y_present.search ; 6.661  ; 6.661  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[3]          ; control_block:ctr|y_present.search ; 9.614  ; 9.614  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[4]          ; control_block:ctr|y_present.search ; 7.271  ; 7.271  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[5]          ; control_block:ctr|y_present.search ; 7.029  ; 7.029  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[6]          ; control_block:ctr|y_present.search ; 7.013  ; 7.013  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[7]          ; control_block:ctr|y_present.search ; 7.035  ; 7.035  ; Rise       ; control_block:ctr|y_present.search ;
; t_push_pop            ; control_block:ctr|y_present.search ; 9.684  ; 9.684  ; Rise       ; control_block:ctr|y_present.search ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.search ; 14.843 ; 14.843 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_ABCD_IN[0] ; control_block:ctr|y_present.search ; 14.843 ; 14.843 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.search ; 9.519  ; 9.519  ; Rise       ; control_block:ctr|y_present.search ;
; t_sel_MUX_Da[*]       ; control_block:ctr|y_present.search ; 12.756 ; 12.756 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_Da[0]      ; control_block:ctr|y_present.search ; 11.255 ; 11.255 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_Da[1]      ; control_block:ctr|y_present.search ; 12.756 ; 12.756 ; Rise       ; control_block:ctr|y_present.search ;
; t_sel_MUX_MEM[*]      ; control_block:ctr|y_present.search ; 14.060 ; 14.060 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_MEM[0]     ; control_block:ctr|y_present.search ; 13.516 ; 13.516 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_MEM[1]     ; control_block:ctr|y_present.search ; 14.060 ; 14.060 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_MEM[2]     ; control_block:ctr|y_present.search ; 13.905 ; 13.905 ; Rise       ; control_block:ctr|y_present.search ;
; t_sel_MUX_ULA[*]      ; control_block:ctr|y_present.search ; 12.072 ; 12.072 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_ULA[0]     ; control_block:ctr|y_present.search ; 12.072 ; 12.072 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_ULA[1]     ; control_block:ctr|y_present.search ; 10.162 ; 10.162 ; Rise       ; control_block:ctr|y_present.search ;
; t_sel_PC[*]           ; control_block:ctr|y_present.search ; 12.547 ; 12.547 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_PC[0]          ; control_block:ctr|y_present.search ; 11.875 ; 11.875 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_PC[1]          ; control_block:ctr|y_present.search ; 12.547 ; 12.547 ; Rise       ; control_block:ctr|y_present.search ;
; t_sel_SP[*]           ; control_block:ctr|y_present.search ; 11.428 ; 11.428 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_SP[0]          ; control_block:ctr|y_present.search ; 11.428 ; 11.428 ; Rise       ; control_block:ctr|y_present.search ;
; t_z                   ; control_block:ctr|y_present.search ; 22.752 ; 22.752 ; Rise       ; control_block:ctr|y_present.search ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.search ; 11.607 ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.search ; 11.607 ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.search ; 11.402 ;        ; Fall       ; control_block:ctr|y_present.search ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.search ; 10.122 ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.search ; 9.702  ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.search ; 10.122 ;        ; Fall       ; control_block:ctr|y_present.search ;
; t_Aa[*]               ; control_block:ctr|y_present.search ; 13.190 ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[2]              ; control_block:ctr|y_present.search ; 13.162 ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[3]              ; control_block:ctr|y_present.search ; 12.944 ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[4]              ; control_block:ctr|y_present.search ; 12.390 ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[5]              ; control_block:ctr|y_present.search ; 11.786 ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[6]              ; control_block:ctr|y_present.search ; 12.619 ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[7]              ; control_block:ctr|y_present.search ; 13.190 ;        ; Fall       ; control_block:ctr|y_present.search ;
; t_Da[*]               ; control_block:ctr|y_present.search ; 11.439 ; 11.439 ; Fall       ; control_block:ctr|y_present.search ;
;  t_Da[2]              ; control_block:ctr|y_present.search ; 11.378 ; 11.378 ; Fall       ; control_block:ctr|y_present.search ;
;  t_Da[3]              ; control_block:ctr|y_present.search ; 10.711 ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Da[4]              ; control_block:ctr|y_present.search ; 11.439 ; 11.439 ; Fall       ; control_block:ctr|y_present.search ;
;  t_Da[5]              ; control_block:ctr|y_present.search ; 11.084 ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Da[6]              ; control_block:ctr|y_present.search ; 11.095 ; 11.095 ; Fall       ; control_block:ctr|y_present.search ;
;  t_Da[7]              ; control_block:ctr|y_present.search ; 10.809 ;        ; Fall       ; control_block:ctr|y_present.search ;
; t_c                   ; control_block:ctr|y_present.search ; 16.662 ; 16.662 ; Fall       ; control_block:ctr|y_present.search ;
; t_count_PC            ; control_block:ctr|y_present.search ;        ; 6.749  ; Fall       ; control_block:ctr|y_present.search ;
; t_op_ld               ; control_block:ctr|y_present.search ;        ; 4.036  ; Fall       ; control_block:ctr|y_present.search ;
; t_z                   ; control_block:ctr|y_present.search ; 18.031 ; 18.031 ; Fall       ; control_block:ctr|y_present.search ;
+-----------------------+------------------------------------+--------+--------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+-----------------------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port             ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------------------+------------------------------------+--------+--------+------------+------------------------------------+
; C                     ; clk                                ; 10.413 ; 10.413 ; Rise       ; clk                                ;
; Z                     ; clk                                ; 9.817  ; 9.817  ; Rise       ; clk                                ;
; hex0[*]               ; clk                                ; 13.218 ; 13.218 ; Rise       ; clk                                ;
;  hex0[0]              ; clk                                ; 13.482 ; 13.482 ; Rise       ; clk                                ;
;  hex0[1]              ; clk                                ; 13.444 ; 13.444 ; Rise       ; clk                                ;
;  hex0[2]              ; clk                                ; 13.478 ; 13.478 ; Rise       ; clk                                ;
;  hex0[3]              ; clk                                ; 13.367 ; 13.367 ; Rise       ; clk                                ;
;  hex0[4]              ; clk                                ; 13.360 ; 13.360 ; Rise       ; clk                                ;
;  hex0[5]              ; clk                                ; 13.218 ; 13.218 ; Rise       ; clk                                ;
;  hex0[6]              ; clk                                ; 13.219 ; 13.219 ; Rise       ; clk                                ;
; hex1[*]               ; clk                                ; 12.952 ; 12.952 ; Rise       ; clk                                ;
;  hex1[0]              ; clk                                ; 13.441 ; 13.441 ; Rise       ; clk                                ;
;  hex1[1]              ; clk                                ; 13.299 ; 13.299 ; Rise       ; clk                                ;
;  hex1[2]              ; clk                                ; 12.952 ; 12.952 ; Rise       ; clk                                ;
;  hex1[3]              ; clk                                ; 13.012 ; 13.012 ; Rise       ; clk                                ;
;  hex1[4]              ; clk                                ; 12.973 ; 12.973 ; Rise       ; clk                                ;
;  hex1[5]              ; clk                                ; 13.244 ; 13.244 ; Rise       ; clk                                ;
;  hex1[6]              ; clk                                ; 13.260 ; 13.260 ; Rise       ; clk                                ;
; hex2[*]               ; clk                                ; 12.116 ; 12.116 ; Rise       ; clk                                ;
;  hex2[0]              ; clk                                ; 12.864 ; 12.864 ; Rise       ; clk                                ;
;  hex2[2]              ; clk                                ; 12.749 ; 12.749 ; Rise       ; clk                                ;
;  hex2[3]              ; clk                                ; 12.851 ; 12.851 ; Rise       ; clk                                ;
;  hex2[4]              ; clk                                ; 12.835 ; 12.835 ; Rise       ; clk                                ;
;  hex2[5]              ; clk                                ; 12.116 ; 12.116 ; Rise       ; clk                                ;
;  hex2[6]              ; clk                                ; 12.413 ; 12.413 ; Rise       ; clk                                ;
; t_AB_Reg[*]           ; clk                                ; 10.476 ; 10.476 ; Rise       ; clk                                ;
;  t_AB_Reg[0]          ; clk                                ; 10.681 ; 10.681 ; Rise       ; clk                                ;
;  t_AB_Reg[1]          ; clk                                ; 10.476 ; 10.476 ; Rise       ; clk                                ;
; t_AB_RegX[*]          ; clk                                ; 10.463 ; 10.463 ; Rise       ; clk                                ;
;  t_AB_RegX[0]         ; clk                                ; 10.463 ; 10.463 ; Rise       ; clk                                ;
;  t_AB_RegX[1]         ; clk                                ; 10.883 ; 10.883 ; Rise       ; clk                                ;
; t_Aa[*]               ; clk                                ; 9.870  ; 9.870  ; Rise       ; clk                                ;
;  t_Aa[0]              ; clk                                ; 11.366 ; 11.366 ; Rise       ; clk                                ;
;  t_Aa[1]              ; clk                                ; 11.292 ; 11.292 ; Rise       ; clk                                ;
;  t_Aa[2]              ; clk                                ; 11.024 ; 11.024 ; Rise       ; clk                                ;
;  t_Aa[3]              ; clk                                ; 11.447 ; 11.447 ; Rise       ; clk                                ;
;  t_Aa[4]              ; clk                                ; 10.629 ; 10.629 ; Rise       ; clk                                ;
;  t_Aa[5]              ; clk                                ; 9.870  ; 9.870  ; Rise       ; clk                                ;
;  t_Aa[6]              ; clk                                ; 11.717 ; 11.717 ; Rise       ; clk                                ;
;  t_Aa[7]              ; clk                                ; 10.184 ; 10.184 ; Rise       ; clk                                ;
; t_Da[*]               ; clk                                ; 7.894  ; 7.894  ; Rise       ; clk                                ;
;  t_Da[0]              ; clk                                ; 8.424  ; 8.424  ; Rise       ; clk                                ;
;  t_Da[1]              ; clk                                ; 8.757  ; 8.757  ; Rise       ; clk                                ;
;  t_Da[2]              ; clk                                ; 8.075  ; 8.075  ; Rise       ; clk                                ;
;  t_Da[3]              ; clk                                ; 9.260  ; 9.260  ; Rise       ; clk                                ;
;  t_Da[4]              ; clk                                ; 9.832  ; 9.832  ; Rise       ; clk                                ;
;  t_Da[5]              ; clk                                ; 7.894  ; 7.894  ; Rise       ; clk                                ;
;  t_Da[6]              ; clk                                ; 7.948  ; 7.948  ; Rise       ; clk                                ;
;  t_Da[7]              ; clk                                ; 8.832  ; 8.832  ; Rise       ; clk                                ;
; t_OP_sel[*]           ; clk                                ; 9.275  ; 9.275  ; Rise       ; clk                                ;
;  t_OP_sel[0]          ; clk                                ; 9.275  ; 9.275  ; Rise       ; clk                                ;
;  t_OP_sel[1]          ; clk                                ; 10.389 ; 10.389 ; Rise       ; clk                                ;
;  t_OP_sel[2]          ; clk                                ; 9.907  ; 9.907  ; Rise       ; clk                                ;
;  t_OP_sel[3]          ; clk                                ; 9.949  ; 9.949  ; Rise       ; clk                                ;
; t_W_wr                ; clk                                ; 10.450 ; 10.450 ; Rise       ; clk                                ;
; t_Wa                  ; clk                                ; 10.188 ; 10.188 ; Rise       ; clk                                ;
; t_c                   ; clk                                ; 10.147 ; 10.147 ; Rise       ; clk                                ;
; t_clk_d               ; clk                                ; 9.947  ; 9.947  ; Rise       ; clk                                ;
; t_count_PC            ; clk                                ; 9.550  ; 9.550  ; Rise       ; clk                                ;
; t_count_SP            ; clk                                ; 9.218  ; 9.218  ; Rise       ; clk                                ;
; t_mem[*]              ; clk                                ; 10.122 ; 10.122 ; Rise       ; clk                                ;
;  t_mem[0]             ; clk                                ; 10.682 ; 10.682 ; Rise       ; clk                                ;
;  t_mem[1]             ; clk                                ; 10.622 ; 10.622 ; Rise       ; clk                                ;
;  t_mem[2]             ; clk                                ; 10.443 ; 10.443 ; Rise       ; clk                                ;
;  t_mem[3]             ; clk                                ; 11.436 ; 11.436 ; Rise       ; clk                                ;
;  t_mem[4]             ; clk                                ; 10.134 ; 10.134 ; Rise       ; clk                                ;
;  t_mem[5]             ; clk                                ; 10.523 ; 10.523 ; Rise       ; clk                                ;
;  t_mem[6]             ; clk                                ; 10.971 ; 10.971 ; Rise       ; clk                                ;
;  t_mem[7]             ; clk                                ; 10.122 ; 10.122 ; Rise       ; clk                                ;
; t_push_pop            ; clk                                ; 8.929  ; 8.929  ; Rise       ; clk                                ;
; t_sel_MUX_ABCD_IN[*]  ; clk                                ; 9.727  ; 9.727  ; Rise       ; clk                                ;
;  t_sel_MUX_ABCD_IN[0] ; clk                                ; 10.256 ; 10.256 ; Rise       ; clk                                ;
;  t_sel_MUX_ABCD_IN[1] ; clk                                ; 9.727  ; 9.727  ; Rise       ; clk                                ;
; t_sel_MUX_Da[*]       ; clk                                ; 9.955  ; 9.955  ; Rise       ; clk                                ;
;  t_sel_MUX_Da[0]      ; clk                                ; 9.955  ; 9.955  ; Rise       ; clk                                ;
;  t_sel_MUX_Da[1]      ; clk                                ; 10.127 ; 10.127 ; Rise       ; clk                                ;
; t_sel_MUX_MEM[*]      ; clk                                ; 9.088  ; 9.088  ; Rise       ; clk                                ;
;  t_sel_MUX_MEM[0]     ; clk                                ; 9.914  ; 9.914  ; Rise       ; clk                                ;
;  t_sel_MUX_MEM[1]     ; clk                                ; 10.162 ; 10.162 ; Rise       ; clk                                ;
;  t_sel_MUX_MEM[2]     ; clk                                ; 9.088  ; 9.088  ; Rise       ; clk                                ;
; t_sel_MUX_ULA[*]      ; clk                                ; 8.920  ; 8.920  ; Rise       ; clk                                ;
;  t_sel_MUX_ULA[0]     ; clk                                ; 9.105  ; 9.105  ; Rise       ; clk                                ;
;  t_sel_MUX_ULA[1]     ; clk                                ; 8.920  ; 8.920  ; Rise       ; clk                                ;
; t_sel_PC[*]           ; clk                                ; 9.259  ; 9.259  ; Rise       ; clk                                ;
;  t_sel_PC[0]          ; clk                                ; 9.896  ; 9.896  ; Rise       ; clk                                ;
;  t_sel_PC[1]          ; clk                                ; 9.259  ; 9.259  ; Rise       ; clk                                ;
; t_sel_SP[*]           ; clk                                ; 7.692  ; 7.692  ; Rise       ; clk                                ;
;  t_sel_SP[0]          ; clk                                ; 7.692  ; 7.692  ; Rise       ; clk                                ;
; t_z                   ; clk                                ; 10.610 ; 10.610 ; Rise       ; clk                                ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.ERRO   ;        ; 11.123 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.ERRO   ;        ; 11.328 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.ERRO   ;        ; 11.123 ; Rise       ; control_block:ctr|y_present.ERRO   ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.ERRO   ;        ; 9.423  ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.ERRO   ;        ; 9.423  ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.ERRO   ;        ; 9.843  ; Rise       ; control_block:ctr|y_present.ERRO   ;
; t_Aa[*]               ; control_block:ctr|y_present.ERRO   ; 11.362 ; 11.362 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[0]              ; control_block:ctr|y_present.ERRO   ; 11.608 ; 11.608 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[1]              ; control_block:ctr|y_present.ERRO   ; 11.362 ; 11.362 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[2]              ; control_block:ctr|y_present.ERRO   ; 13.069 ; 12.883 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[3]              ; control_block:ctr|y_present.ERRO   ; 13.398 ; 12.665 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[4]              ; control_block:ctr|y_present.ERRO   ; 12.478 ; 12.111 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[5]              ; control_block:ctr|y_present.ERRO   ; 11.989 ; 11.507 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[6]              ; control_block:ctr|y_present.ERRO   ; 12.427 ; 12.340 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[7]              ; control_block:ctr|y_present.ERRO   ; 12.387 ; 12.387 ; Rise       ; control_block:ctr|y_present.ERRO   ;
; t_Da[*]               ; control_block:ctr|y_present.ERRO   ; 10.816 ; 10.432 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[2]              ; control_block:ctr|y_present.ERRO   ; 11.099 ; 11.099 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[3]              ; control_block:ctr|y_present.ERRO   ;        ; 10.432 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[4]              ; control_block:ctr|y_present.ERRO   ; 11.160 ; 11.160 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[5]              ; control_block:ctr|y_present.ERRO   ;        ; 10.805 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[6]              ; control_block:ctr|y_present.ERRO   ; 10.816 ; 10.816 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[7]              ; control_block:ctr|y_present.ERRO   ;        ; 10.530 ; Rise       ; control_block:ctr|y_present.ERRO   ;
; t_c                   ; control_block:ctr|y_present.ERRO   ; 11.013 ; 10.550 ; Rise       ; control_block:ctr|y_present.ERRO   ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.ERRO   ;        ; 6.151  ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.ERRO   ;        ; 6.151  ; Rise       ; control_block:ctr|y_present.ERRO   ;
; t_sel_MUX_ULA[*]      ; control_block:ctr|y_present.ERRO   ;        ; 5.344  ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_sel_MUX_ULA[1]     ; control_block:ctr|y_present.ERRO   ;        ; 5.344  ; Rise       ; control_block:ctr|y_present.ERRO   ;
; t_z                   ; control_block:ctr|y_present.ERRO   ; 10.419 ; 10.426 ; Rise       ; control_block:ctr|y_present.ERRO   ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.ERRO   ; 11.123 ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.ERRO   ; 11.328 ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.ERRO   ; 11.123 ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.ERRO   ; 9.423  ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.ERRO   ; 9.423  ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.ERRO   ; 9.843  ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
; t_Aa[*]               ; control_block:ctr|y_present.ERRO   ; 11.507 ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[2]              ; control_block:ctr|y_present.ERRO   ; 12.883 ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[3]              ; control_block:ctr|y_present.ERRO   ; 12.665 ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[4]              ; control_block:ctr|y_present.ERRO   ; 12.111 ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[5]              ; control_block:ctr|y_present.ERRO   ; 11.507 ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[6]              ; control_block:ctr|y_present.ERRO   ; 12.340 ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[7]              ; control_block:ctr|y_present.ERRO   ; 12.911 ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
; t_Da[*]               ; control_block:ctr|y_present.ERRO   ; 10.432 ; 10.816 ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[2]              ; control_block:ctr|y_present.ERRO   ; 11.099 ; 11.099 ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[3]              ; control_block:ctr|y_present.ERRO   ; 10.432 ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[4]              ; control_block:ctr|y_present.ERRO   ; 11.160 ; 11.160 ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[5]              ; control_block:ctr|y_present.ERRO   ; 10.805 ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[6]              ; control_block:ctr|y_present.ERRO   ; 10.816 ; 10.816 ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[7]              ; control_block:ctr|y_present.ERRO   ; 10.530 ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
; t_c                   ; control_block:ctr|y_present.ERRO   ; 10.550 ; 11.013 ; Fall       ; control_block:ctr|y_present.ERRO   ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.ERRO   ; 6.151  ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.ERRO   ; 6.151  ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
; t_sel_MUX_ULA[*]      ; control_block:ctr|y_present.ERRO   ; 5.344  ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_sel_MUX_ULA[1]     ; control_block:ctr|y_present.ERRO   ; 5.344  ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
; t_z                   ; control_block:ctr|y_present.ERRO   ; 10.426 ; 10.419 ; Fall       ; control_block:ctr|y_present.ERRO   ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.OPR    ; 10.744 ; 10.744 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.OPR    ; 10.744 ; 10.744 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.OPR    ; 11.163 ; 11.163 ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.OPR    ;        ; 9.749  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.OPR    ;        ; 9.749  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.OPR    ;        ; 10.169 ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_Aa[*]               ; control_block:ctr|y_present.OPR    ; 12.467 ; 11.833 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[0]              ; control_block:ctr|y_present.OPR    ; 13.763 ; 13.763 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[1]              ; control_block:ctr|y_present.OPR    ; 13.185 ; 13.185 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[2]              ; control_block:ctr|y_present.OPR    ; 13.235 ; 13.209 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[3]              ; control_block:ctr|y_present.OPR    ; 13.438 ; 12.991 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[4]              ; control_block:ctr|y_present.OPR    ; 13.021 ; 12.437 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[5]              ; control_block:ctr|y_present.OPR    ; 12.467 ; 11.833 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[6]              ; control_block:ctr|y_present.OPR    ; 13.795 ; 12.666 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[7]              ; control_block:ctr|y_present.OPR    ; 13.532 ; 13.237 ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_Da[*]               ; control_block:ctr|y_present.OPR    ; 11.010 ; 10.758 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Da[0]              ; control_block:ctr|y_present.OPR    ; 12.000 ; 12.000 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Da[1]              ; control_block:ctr|y_present.OPR    ; 11.010 ; 11.010 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Da[2]              ; control_block:ctr|y_present.OPR    ; 11.425 ; 11.425 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Da[3]              ; control_block:ctr|y_present.OPR    ; 11.205 ; 10.758 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Da[4]              ; control_block:ctr|y_present.OPR    ; 11.486 ; 11.486 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Da[5]              ; control_block:ctr|y_present.OPR    ; 11.765 ; 11.131 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Da[6]              ; control_block:ctr|y_present.OPR    ; 11.142 ; 11.142 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Da[7]              ; control_block:ctr|y_present.OPR    ; 11.151 ; 10.856 ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_c                   ; control_block:ctr|y_present.OPR    ; 13.809 ; 13.228 ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_count_PC            ; control_block:ctr|y_present.OPR    ; 6.877  ;        ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_op1_ld              ; control_block:ctr|y_present.OPR    ; 4.440  ;        ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_op1_out[*]          ; control_block:ctr|y_present.OPR    ; 7.499  ; 7.499  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[0]         ; control_block:ctr|y_present.OPR    ; 8.413  ; 8.413  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[1]         ; control_block:ctr|y_present.OPR    ; 8.476  ; 8.476  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[2]         ; control_block:ctr|y_present.OPR    ; 8.348  ; 8.348  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[3]         ; control_block:ctr|y_present.OPR    ; 7.724  ; 7.724  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[4]         ; control_block:ctr|y_present.OPR    ; 7.499  ; 7.499  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[5]         ; control_block:ctr|y_present.OPR    ; 8.066  ; 8.066  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[6]         ; control_block:ctr|y_present.OPR    ; 7.708  ; 7.708  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[7]         ; control_block:ctr|y_present.OPR    ; 8.005  ; 8.005  ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_z                   ; control_block:ctr|y_present.OPR    ; 13.082 ; 13.082 ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.OPR    ; 11.449 ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.OPR    ; 11.654 ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.OPR    ; 11.449 ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.OPR    ; 9.749  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.OPR    ; 9.749  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.OPR    ; 10.169 ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_Aa[*]               ; control_block:ctr|y_present.OPR    ; 11.833 ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[2]              ; control_block:ctr|y_present.OPR    ; 13.209 ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[3]              ; control_block:ctr|y_present.OPR    ; 12.991 ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[4]              ; control_block:ctr|y_present.OPR    ; 12.437 ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[5]              ; control_block:ctr|y_present.OPR    ; 11.833 ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[6]              ; control_block:ctr|y_present.OPR    ; 12.666 ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[7]              ; control_block:ctr|y_present.OPR    ; 13.237 ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_Da[*]               ; control_block:ctr|y_present.OPR    ; 10.758 ; 11.142 ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Da[2]              ; control_block:ctr|y_present.OPR    ; 11.425 ; 11.425 ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Da[3]              ; control_block:ctr|y_present.OPR    ; 10.758 ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Da[4]              ; control_block:ctr|y_present.OPR    ; 11.486 ; 11.486 ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Da[5]              ; control_block:ctr|y_present.OPR    ; 11.131 ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Da[6]              ; control_block:ctr|y_present.OPR    ; 11.142 ; 11.142 ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Da[7]              ; control_block:ctr|y_present.OPR    ; 10.856 ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_c                   ; control_block:ctr|y_present.OPR    ; 13.228 ; 14.122 ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_count_PC            ; control_block:ctr|y_present.OPR    ;        ; 6.877  ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_op1_ld              ; control_block:ctr|y_present.OPR    ;        ; 4.440  ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_z                   ; control_block:ctr|y_present.OPR    ; 13.125 ; 13.236 ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.OPR2   ; 10.605 ; 10.605 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.OPR2   ; 11.594 ; 11.580 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.OPR2   ; 10.605 ; 10.605 ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.OPR2   ; 9.780  ; 9.675  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.OPR2   ; 10.411 ; 9.675  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.OPR2   ; 9.780  ; 9.780  ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_Aa[*]               ; control_block:ctr|y_present.OPR2   ; 12.057 ; 11.759 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[0]              ; control_block:ctr|y_present.OPR2   ; 12.599 ; 12.599 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[1]              ; control_block:ctr|y_present.OPR2   ; 12.677 ; 12.677 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[2]              ; control_block:ctr|y_present.OPR2   ; 12.811 ; 12.811 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[3]              ; control_block:ctr|y_present.OPR2   ; 12.595 ; 12.595 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[4]              ; control_block:ctr|y_present.OPR2   ; 12.337 ; 12.337 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[5]              ; control_block:ctr|y_present.OPR2   ; 12.057 ; 11.759 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[6]              ; control_block:ctr|y_present.OPR2   ; 12.707 ; 12.592 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[7]              ; control_block:ctr|y_present.OPR2   ; 12.123 ; 12.123 ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_Da[*]               ; control_block:ctr|y_present.OPR2   ; 9.742  ; 9.742  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[0]              ; control_block:ctr|y_present.OPR2   ; 10.836 ; 10.836 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[1]              ; control_block:ctr|y_present.OPR2   ; 10.502 ; 10.502 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[2]              ; control_block:ctr|y_present.OPR2   ; 11.027 ; 11.027 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[3]              ; control_block:ctr|y_present.OPR2   ; 10.362 ; 10.362 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[4]              ; control_block:ctr|y_present.OPR2   ; 11.386 ; 11.386 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[5]              ; control_block:ctr|y_present.OPR2   ; 11.355 ; 11.057 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[6]              ; control_block:ctr|y_present.OPR2   ; 11.068 ; 11.068 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[7]              ; control_block:ctr|y_present.OPR2   ; 9.742  ; 9.742  ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_c                   ; control_block:ctr|y_present.OPR2   ; 12.400 ; 12.400 ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_count_PC            ; control_block:ctr|y_present.OPR2   ; 7.215  ;        ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_op2_ld              ; control_block:ctr|y_present.OPR2   ; 4.417  ;        ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_op2_out[*]          ; control_block:ctr|y_present.OPR2   ; 7.495  ; 7.495  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[0]         ; control_block:ctr|y_present.OPR2   ; 9.063  ; 9.063  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[1]         ; control_block:ctr|y_present.OPR2   ; 8.047  ; 8.047  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[2]         ; control_block:ctr|y_present.OPR2   ; 8.783  ; 8.783  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[3]         ; control_block:ctr|y_present.OPR2   ; 8.220  ; 8.220  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[4]         ; control_block:ctr|y_present.OPR2   ; 8.047  ; 8.047  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[5]         ; control_block:ctr|y_present.OPR2   ; 7.495  ; 7.495  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[6]         ; control_block:ctr|y_present.OPR2   ; 8.130  ; 8.130  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[7]         ; control_block:ctr|y_present.OPR2   ; 8.444  ; 8.444  ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_z                   ; control_block:ctr|y_present.OPR2   ; 11.906 ; 11.906 ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.OPR2   ; 11.375 ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.OPR2   ; 11.580 ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.OPR2   ; 11.375 ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.OPR2   ; 9.675  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.OPR2   ; 9.675  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.OPR2   ; 10.095 ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_Aa[*]               ; control_block:ctr|y_present.OPR2   ; 11.759 ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[2]              ; control_block:ctr|y_present.OPR2   ; 13.135 ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[3]              ; control_block:ctr|y_present.OPR2   ; 12.917 ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[4]              ; control_block:ctr|y_present.OPR2   ; 12.363 ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[5]              ; control_block:ctr|y_present.OPR2   ; 11.759 ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[6]              ; control_block:ctr|y_present.OPR2   ; 12.592 ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[7]              ; control_block:ctr|y_present.OPR2   ; 13.163 ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_Da[*]               ; control_block:ctr|y_present.OPR2   ; 10.684 ; 11.068 ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[2]              ; control_block:ctr|y_present.OPR2   ; 11.351 ; 11.351 ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[3]              ; control_block:ctr|y_present.OPR2   ; 10.684 ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[4]              ; control_block:ctr|y_present.OPR2   ; 11.412 ; 11.412 ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[5]              ; control_block:ctr|y_present.OPR2   ; 11.057 ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[6]              ; control_block:ctr|y_present.OPR2   ; 11.068 ; 11.068 ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[7]              ; control_block:ctr|y_present.OPR2   ; 10.782 ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_c                   ; control_block:ctr|y_present.OPR2   ; 13.154 ; 14.048 ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_count_PC            ; control_block:ctr|y_present.OPR2   ;        ; 7.215  ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_op2_ld              ; control_block:ctr|y_present.OPR2   ;        ; 4.417  ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_z                   ; control_block:ctr|y_present.OPR2   ; 13.051 ; 13.162 ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.search ; 9.565  ; 9.565  ; Rise       ; control_block:ctr|y_present.search ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.search ; 9.770  ; 9.770  ; Rise       ; control_block:ctr|y_present.search ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.search ; 9.565  ; 9.565  ; Rise       ; control_block:ctr|y_present.search ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.search ; 9.451  ; 9.451  ; Rise       ; control_block:ctr|y_present.search ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.search ; 9.451  ; 9.451  ; Rise       ; control_block:ctr|y_present.search ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.search ; 9.871  ; 9.871  ; Rise       ; control_block:ctr|y_present.search ;
; t_Aa[*]               ; control_block:ctr|y_present.search ; 11.790 ; 11.786 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[0]              ; control_block:ctr|y_present.search ; 12.503 ; 12.503 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[1]              ; control_block:ctr|y_present.search ; 12.766 ; 12.766 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[2]              ; control_block:ctr|y_present.search ; 12.789 ; 12.789 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[3]              ; control_block:ctr|y_present.search ; 12.169 ; 12.169 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[4]              ; control_block:ctr|y_present.search ; 12.551 ; 12.390 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[5]              ; control_block:ctr|y_present.search ; 11.790 ; 11.786 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[6]              ; control_block:ctr|y_present.search ; 12.270 ; 12.270 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[7]              ; control_block:ctr|y_present.search ; 12.269 ; 12.269 ; Rise       ; control_block:ctr|y_present.search ;
; t_Da[*]               ; control_block:ctr|y_present.search ; 9.833  ; 9.833  ; Rise       ; control_block:ctr|y_present.search ;
;  t_Da[0]              ; control_block:ctr|y_present.search ; 10.734 ; 10.734 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Da[1]              ; control_block:ctr|y_present.search ; 10.177 ; 10.177 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Da[2]              ; control_block:ctr|y_present.search ; 10.379 ; 10.379 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Da[3]              ; control_block:ctr|y_present.search ; 10.440 ; 10.440 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Da[4]              ; control_block:ctr|y_present.search ; 11.173 ; 11.173 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Da[5]              ; control_block:ctr|y_present.search ; 9.833  ; 9.833  ; Rise       ; control_block:ctr|y_present.search ;
;  t_Da[6]              ; control_block:ctr|y_present.search ; 10.193 ; 10.193 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Da[7]              ; control_block:ctr|y_present.search ; 10.339 ; 10.339 ; Rise       ; control_block:ctr|y_present.search ;
; t_OP_sel[*]           ; control_block:ctr|y_present.search ; 8.980  ; 8.980  ; Rise       ; control_block:ctr|y_present.search ;
;  t_OP_sel[0]          ; control_block:ctr|y_present.search ; 8.980  ; 8.980  ; Rise       ; control_block:ctr|y_present.search ;
;  t_OP_sel[1]          ; control_block:ctr|y_present.search ; 9.272  ; 9.272  ; Rise       ; control_block:ctr|y_present.search ;
;  t_OP_sel[2]          ; control_block:ctr|y_present.search ; 9.097  ; 9.097  ; Rise       ; control_block:ctr|y_present.search ;
;  t_OP_sel[3]          ; control_block:ctr|y_present.search ; 9.028  ; 9.028  ; Rise       ; control_block:ctr|y_present.search ;
; t_W_wr                ; control_block:ctr|y_present.search ; 8.381  ; 8.381  ; Rise       ; control_block:ctr|y_present.search ;
; t_Wa                  ; control_block:ctr|y_present.search ; 10.091 ; 10.091 ; Rise       ; control_block:ctr|y_present.search ;
; t_c                   ; control_block:ctr|y_present.search ; 11.195 ; 11.195 ; Rise       ; control_block:ctr|y_present.search ;
; t_clk_d               ; control_block:ctr|y_present.search ; 9.520  ; 9.520  ; Rise       ; control_block:ctr|y_present.search ;
; t_count_PC            ; control_block:ctr|y_present.search ; 6.749  ; 9.544  ; Rise       ; control_block:ctr|y_present.search ;
; t_count_SP            ; control_block:ctr|y_present.search ; 9.055  ; 9.055  ; Rise       ; control_block:ctr|y_present.search ;
; t_op_ld               ; control_block:ctr|y_present.search ; 4.036  ;        ; Rise       ; control_block:ctr|y_present.search ;
; t_op_out[*]           ; control_block:ctr|y_present.search ; 6.661  ; 6.661  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[0]          ; control_block:ctr|y_present.search ; 7.280  ; 7.280  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[1]          ; control_block:ctr|y_present.search ; 6.686  ; 6.686  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[2]          ; control_block:ctr|y_present.search ; 6.661  ; 6.661  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[3]          ; control_block:ctr|y_present.search ; 9.614  ; 9.614  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[4]          ; control_block:ctr|y_present.search ; 7.271  ; 7.271  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[5]          ; control_block:ctr|y_present.search ; 7.029  ; 7.029  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[6]          ; control_block:ctr|y_present.search ; 7.013  ; 7.013  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[7]          ; control_block:ctr|y_present.search ; 7.035  ; 7.035  ; Rise       ; control_block:ctr|y_present.search ;
; t_push_pop            ; control_block:ctr|y_present.search ; 9.016  ; 9.016  ; Rise       ; control_block:ctr|y_present.search ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.search ; 8.679  ; 8.679  ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_ABCD_IN[0] ; control_block:ctr|y_present.search ; 8.679  ; 8.679  ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.search ; 8.734  ; 8.734  ; Rise       ; control_block:ctr|y_present.search ;
; t_sel_MUX_Da[*]       ; control_block:ctr|y_present.search ; 9.088  ; 9.088  ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_Da[0]      ; control_block:ctr|y_present.search ; 9.187  ; 9.187  ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_Da[1]      ; control_block:ctr|y_present.search ; 9.088  ; 9.088  ; Rise       ; control_block:ctr|y_present.search ;
; t_sel_MUX_MEM[*]      ; control_block:ctr|y_present.search ; 9.623  ; 9.623  ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_MEM[0]     ; control_block:ctr|y_present.search ; 9.773  ; 9.773  ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_MEM[1]     ; control_block:ctr|y_present.search ; 9.773  ; 9.773  ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_MEM[2]     ; control_block:ctr|y_present.search ; 9.623  ; 9.623  ; Rise       ; control_block:ctr|y_present.search ;
; t_sel_MUX_ULA[*]      ; control_block:ctr|y_present.search ; 7.884  ; 7.884  ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_ULA[0]     ; control_block:ctr|y_present.search ; 8.450  ; 8.450  ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_ULA[1]     ; control_block:ctr|y_present.search ; 7.884  ; 7.884  ; Rise       ; control_block:ctr|y_present.search ;
; t_sel_PC[*]           ; control_block:ctr|y_present.search ; 8.896  ; 8.896  ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_PC[0]          ; control_block:ctr|y_present.search ; 8.896  ; 8.896  ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_PC[1]          ; control_block:ctr|y_present.search ; 9.939  ; 9.939  ; Rise       ; control_block:ctr|y_present.search ;
; t_sel_SP[*]           ; control_block:ctr|y_present.search ; 9.520  ; 9.520  ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_SP[0]          ; control_block:ctr|y_present.search ; 9.520  ; 9.520  ; Rise       ; control_block:ctr|y_present.search ;
; t_z                   ; control_block:ctr|y_present.search ; 12.291 ; 12.291 ; Rise       ; control_block:ctr|y_present.search ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.search ; 11.402 ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.search ; 11.607 ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.search ; 11.402 ;        ; Fall       ; control_block:ctr|y_present.search ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.search ; 9.702  ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.search ; 9.702  ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.search ; 10.122 ;        ; Fall       ; control_block:ctr|y_present.search ;
; t_Aa[*]               ; control_block:ctr|y_present.search ; 11.786 ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[2]              ; control_block:ctr|y_present.search ; 13.162 ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[3]              ; control_block:ctr|y_present.search ; 12.944 ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[4]              ; control_block:ctr|y_present.search ; 12.390 ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[5]              ; control_block:ctr|y_present.search ; 11.786 ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[6]              ; control_block:ctr|y_present.search ; 12.619 ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[7]              ; control_block:ctr|y_present.search ; 13.190 ;        ; Fall       ; control_block:ctr|y_present.search ;
; t_Da[*]               ; control_block:ctr|y_present.search ; 10.711 ; 11.095 ; Fall       ; control_block:ctr|y_present.search ;
;  t_Da[2]              ; control_block:ctr|y_present.search ; 11.378 ; 11.378 ; Fall       ; control_block:ctr|y_present.search ;
;  t_Da[3]              ; control_block:ctr|y_present.search ; 10.711 ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Da[4]              ; control_block:ctr|y_present.search ; 11.439 ; 11.439 ; Fall       ; control_block:ctr|y_present.search ;
;  t_Da[5]              ; control_block:ctr|y_present.search ; 11.084 ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Da[6]              ; control_block:ctr|y_present.search ; 11.095 ; 11.095 ; Fall       ; control_block:ctr|y_present.search ;
;  t_Da[7]              ; control_block:ctr|y_present.search ; 10.809 ;        ; Fall       ; control_block:ctr|y_present.search ;
; t_c                   ; control_block:ctr|y_present.search ; 13.181 ; 14.075 ; Fall       ; control_block:ctr|y_present.search ;
; t_count_PC            ; control_block:ctr|y_present.search ;        ; 6.749  ; Fall       ; control_block:ctr|y_present.search ;
; t_op_ld               ; control_block:ctr|y_present.search ;        ; 4.036  ; Fall       ; control_block:ctr|y_present.search ;
; t_z                   ; control_block:ctr|y_present.search ; 13.078 ; 13.189 ; Fall       ; control_block:ctr|y_present.search ;
+-----------------------+------------------------------------+--------+--------+------------+------------------------------------+


+-------------------------------------------------------------+
; Fast Model Setup Summary                                    ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; clk                                ; -5.410 ; -407.471      ;
; control_block:ctr|y_present.search ; -2.279 ; -17.932       ;
; control_block:ctr|y_present.OPR2   ; -1.376 ; -10.737       ;
; control_block:ctr|y_present.OPR    ; -1.324 ; -9.511        ;
; control_block:ctr|y_present.ERRO   ; 0.554  ; 0.000         ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Fast Model Hold Summary                                     ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; clk                                ; -1.497 ; -5.829        ;
; control_block:ctr|y_present.ERRO   ; -0.203 ; -1.007        ;
; control_block:ctr|y_present.OPR    ; 1.970  ; 0.000         ;
; control_block:ctr|y_present.OPR2   ; 2.127  ; 0.000         ;
; control_block:ctr|y_present.search ; 3.108  ; 0.000         ;
+------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                      ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; clk                                ; -2.000 ; -313.684      ;
; control_block:ctr|y_present.OPR    ; -0.500 ; -8.000        ;
; control_block:ctr|y_present.OPR2   ; -0.500 ; -8.000        ;
; control_block:ctr|y_present.search ; -0.500 ; -8.000        ;
; control_block:ctr|y_present.ERRO   ; 0.500  ; 0.000         ;
+------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.410 ; control_block:ctr|y_present.STK                                                                         ; datapath:DPTH|register_bank:ABCD|data[1][2] ; clk          ; clk         ; 1.000        ; -0.026     ; 6.416      ;
; -5.403 ; control_block:ctr|y_present.STK                                                                         ; datapath:DPTH|register_bank:ABCD|data[0][2] ; clk          ; clk         ; 1.000        ; -0.019     ; 6.416      ;
; -5.373 ; control_block:ctr|y_present.STK                                                                         ; datapath:DPTH|register_bank:ABCD|data[0][4] ; clk          ; clk         ; 1.000        ; -0.019     ; 6.386      ;
; -5.373 ; control_block:ctr|y_present.STK                                                                         ; datapath:DPTH|register_bank:ABCD|data[2][3] ; clk          ; clk         ; 1.000        ; -0.018     ; 6.387      ;
; -5.372 ; control_block:ctr|y_present.STK                                                                         ; datapath:DPTH|register_bank:ABCD|data[0][1] ; clk          ; clk         ; 1.000        ; -0.019     ; 6.385      ;
; -5.370 ; control_block:ctr|y_present.STK                                                                         ; datapath:DPTH|register_bank:ABCD|data[0][3] ; clk          ; clk         ; 1.000        ; -0.019     ; 6.383      ;
; -5.351 ; control_block:ctr|y_present.STK                                                                         ; datapath:DPTH|register_bank:ABCD|data[1][3] ; clk          ; clk         ; 1.000        ; -0.012     ; 6.371      ;
; -5.348 ; control_block:ctr|y_present.STK                                                                         ; ffd:fili|qs                                 ; clk          ; clk         ; 1.000        ; 0.472      ; 6.852      ;
; -5.337 ; control_block:ctr|y_present.STK3                                                                        ; datapath:DPTH|register_bank:ABCD|data[1][2] ; clk          ; clk         ; 1.000        ; -0.024     ; 6.345      ;
; -5.330 ; control_block:ctr|y_present.STK3                                                                        ; datapath:DPTH|register_bank:ABCD|data[0][2] ; clk          ; clk         ; 1.000        ; -0.017     ; 6.345      ;
; -5.327 ; control_block:ctr|y_present.JMP                                                                         ; datapath:DPTH|register_bank:ABCD|data[1][2] ; clk          ; clk         ; 1.000        ; -0.027     ; 6.332      ;
; -5.320 ; control_block:ctr|y_present.JMP                                                                         ; datapath:DPTH|register_bank:ABCD|data[0][2] ; clk          ; clk         ; 1.000        ; -0.020     ; 6.332      ;
; -5.317 ; control_block:ctr|y_present.STK                                                                         ; datapath:DPTH|register_bank:ABCD|data[3][2] ; clk          ; clk         ; 1.000        ; -0.003     ; 6.346      ;
; -5.300 ; control_block:ctr|y_present.STK3                                                                        ; datapath:DPTH|register_bank:ABCD|data[0][4] ; clk          ; clk         ; 1.000        ; -0.017     ; 6.315      ;
; -5.300 ; control_block:ctr|y_present.STK3                                                                        ; datapath:DPTH|register_bank:ABCD|data[2][3] ; clk          ; clk         ; 1.000        ; -0.016     ; 6.316      ;
; -5.299 ; control_block:ctr|y_present.STK3                                                                        ; datapath:DPTH|register_bank:ABCD|data[0][1] ; clk          ; clk         ; 1.000        ; -0.017     ; 6.314      ;
; -5.299 ; control_block:ctr|y_present.JMP2                                                                        ; datapath:DPTH|register_bank:ABCD|data[1][2] ; clk          ; clk         ; 1.000        ; -0.027     ; 6.304      ;
; -5.297 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|register_bank:ABCD|data[2][7] ; clk          ; clk         ; 1.000        ; -0.071     ; 6.258      ;
; -5.297 ; control_block:ctr|y_present.STK3                                                                        ; datapath:DPTH|register_bank:ABCD|data[0][3] ; clk          ; clk         ; 1.000        ; -0.017     ; 6.312      ;
; -5.297 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|register_bank:ABCD|data[2][7] ; clk          ; clk         ; 1.000        ; -0.071     ; 6.258      ;
; -5.297 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|register_bank:ABCD|data[2][7] ; clk          ; clk         ; 1.000        ; -0.071     ; 6.258      ;
; -5.297 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|register_bank:ABCD|data[2][7] ; clk          ; clk         ; 1.000        ; -0.071     ; 6.258      ;
; -5.297 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|register_bank:ABCD|data[2][7] ; clk          ; clk         ; 1.000        ; -0.071     ; 6.258      ;
; -5.297 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|register_bank:ABCD|data[2][7] ; clk          ; clk         ; 1.000        ; -0.071     ; 6.258      ;
; -5.297 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|register_bank:ABCD|data[2][7] ; clk          ; clk         ; 1.000        ; -0.071     ; 6.258      ;
; -5.297 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|register_bank:ABCD|data[2][7] ; clk          ; clk         ; 1.000        ; -0.071     ; 6.258      ;
; -5.297 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|register_bank:ABCD|data[2][7] ; clk          ; clk         ; 1.000        ; -0.071     ; 6.258      ;
; -5.295 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|register_bank:ABCD|data[3][7] ; clk          ; clk         ; 1.000        ; -0.071     ; 6.256      ;
; -5.295 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|register_bank:ABCD|data[3][7] ; clk          ; clk         ; 1.000        ; -0.071     ; 6.256      ;
; -5.295 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|register_bank:ABCD|data[3][7] ; clk          ; clk         ; 1.000        ; -0.071     ; 6.256      ;
; -5.295 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|register_bank:ABCD|data[3][7] ; clk          ; clk         ; 1.000        ; -0.071     ; 6.256      ;
; -5.295 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|register_bank:ABCD|data[3][7] ; clk          ; clk         ; 1.000        ; -0.071     ; 6.256      ;
; -5.295 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|register_bank:ABCD|data[3][7] ; clk          ; clk         ; 1.000        ; -0.071     ; 6.256      ;
; -5.295 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|register_bank:ABCD|data[3][7] ; clk          ; clk         ; 1.000        ; -0.071     ; 6.256      ;
; -5.295 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|register_bank:ABCD|data[3][7] ; clk          ; clk         ; 1.000        ; -0.071     ; 6.256      ;
; -5.295 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|register_bank:ABCD|data[3][7] ; clk          ; clk         ; 1.000        ; -0.071     ; 6.256      ;
; -5.292 ; control_block:ctr|y_present.JMP2                                                                        ; datapath:DPTH|register_bank:ABCD|data[0][2] ; clk          ; clk         ; 1.000        ; -0.020     ; 6.304      ;
; -5.290 ; control_block:ctr|y_present.JMP                                                                         ; datapath:DPTH|register_bank:ABCD|data[0][4] ; clk          ; clk         ; 1.000        ; -0.020     ; 6.302      ;
; -5.290 ; control_block:ctr|y_present.JMP                                                                         ; datapath:DPTH|register_bank:ABCD|data[2][3] ; clk          ; clk         ; 1.000        ; -0.019     ; 6.303      ;
; -5.289 ; control_block:ctr|y_present.JMP                                                                         ; datapath:DPTH|register_bank:ABCD|data[0][1] ; clk          ; clk         ; 1.000        ; -0.020     ; 6.301      ;
; -5.287 ; control_block:ctr|y_present.JMP                                                                         ; datapath:DPTH|register_bank:ABCD|data[0][3] ; clk          ; clk         ; 1.000        ; -0.020     ; 6.299      ;
; -5.286 ; control_block:ctr|y_present.STK2                                                                        ; datapath:DPTH|register_bank:ABCD|data[1][2] ; clk          ; clk         ; 1.000        ; -0.027     ; 6.291      ;
; -5.285 ; control_block:ctr|y_present.STK                                                                         ; datapath:DPTH|register_bank:ABCD|data[2][1] ; clk          ; clk         ; 1.000        ; -0.018     ; 6.299      ;
; -5.279 ; control_block:ctr|y_present.STK2                                                                        ; datapath:DPTH|register_bank:ABCD|data[0][2] ; clk          ; clk         ; 1.000        ; -0.020     ; 6.291      ;
; -5.278 ; control_block:ctr|y_present.STK3                                                                        ; datapath:DPTH|register_bank:ABCD|data[1][3] ; clk          ; clk         ; 1.000        ; -0.010     ; 6.300      ;
; -5.275 ; control_block:ctr|y_present.STK3                                                                        ; ffd:fili|qs                                 ; clk          ; clk         ; 1.000        ; 0.474      ; 6.781      ;
; -5.268 ; control_block:ctr|y_present.JMP                                                                         ; datapath:DPTH|register_bank:ABCD|data[1][3] ; clk          ; clk         ; 1.000        ; -0.013     ; 6.287      ;
; -5.265 ; control_block:ctr|y_present.JMP                                                                         ; ffd:fili|qs                                 ; clk          ; clk         ; 1.000        ; 0.471      ; 6.768      ;
; -5.262 ; control_block:ctr|y_present.ADD2                                                                        ; datapath:DPTH|register_bank:ABCD|BRy[3]     ; clk          ; clk         ; 1.000        ; -0.020     ; 6.217      ;
; -5.262 ; control_block:ctr|y_present.JMP2                                                                        ; datapath:DPTH|register_bank:ABCD|data[0][4] ; clk          ; clk         ; 1.000        ; -0.020     ; 6.274      ;
; -5.262 ; control_block:ctr|y_present.JMP2                                                                        ; datapath:DPTH|register_bank:ABCD|data[2][3] ; clk          ; clk         ; 1.000        ; -0.019     ; 6.275      ;
; -5.261 ; control_block:ctr|y_present.STK                                                                         ; datapath:DPTH|register_bank:ABCD|data[1][4] ; clk          ; clk         ; 1.000        ; -0.013     ; 6.280      ;
; -5.261 ; control_block:ctr|y_present.JMP2                                                                        ; datapath:DPTH|register_bank:ABCD|data[0][1] ; clk          ; clk         ; 1.000        ; -0.020     ; 6.273      ;
; -5.260 ; control_block:ctr|y_present.ADD2                                                                        ; datapath:DPTH|register_bank:ABCD|data[1][2] ; clk          ; clk         ; 1.000        ; -0.083     ; 6.209      ;
; -5.259 ; control_block:ctr|y_present.STK                                                                         ; datapath:DPTH|register_bank:ABCD|data[2][7] ; clk          ; clk         ; 1.000        ; -0.018     ; 6.273      ;
; -5.259 ; control_block:ctr|y_present.JMP2                                                                        ; datapath:DPTH|register_bank:ABCD|data[0][3] ; clk          ; clk         ; 1.000        ; -0.020     ; 6.271      ;
; -5.258 ; ffd:fili|qs                                                                                             ; datapath:DPTH|register_bank:ABCD|data[1][2] ; clk          ; clk         ; 1.000        ; -0.498     ; 5.792      ;
; -5.257 ; control_block:ctr|y_present.STK                                                                         ; datapath:DPTH|register_bank:ABCD|data[3][7] ; clk          ; clk         ; 1.000        ; -0.018     ; 6.271      ;
; -5.253 ; control_block:ctr|y_present.ADD2                                                                        ; datapath:DPTH|register_bank:ABCD|data[0][2] ; clk          ; clk         ; 1.000        ; -0.076     ; 6.209      ;
; -5.251 ; ffd:fili|qs                                                                                             ; datapath:DPTH|register_bank:ABCD|data[0][2] ; clk          ; clk         ; 1.000        ; -0.491     ; 5.792      ;
; -5.249 ; control_block:ctr|y_present.STK2                                                                        ; datapath:DPTH|register_bank:ABCD|data[0][4] ; clk          ; clk         ; 1.000        ; -0.020     ; 6.261      ;
; -5.249 ; control_block:ctr|y_present.STK2                                                                        ; datapath:DPTH|register_bank:ABCD|data[2][3] ; clk          ; clk         ; 1.000        ; -0.019     ; 6.262      ;
; -5.248 ; control_block:ctr|y_present.STK2                                                                        ; datapath:DPTH|register_bank:ABCD|data[0][1] ; clk          ; clk         ; 1.000        ; -0.020     ; 6.260      ;
; -5.246 ; control_block:ctr|y_present.STK2                                                                        ; datapath:DPTH|register_bank:ABCD|data[0][3] ; clk          ; clk         ; 1.000        ; -0.020     ; 6.258      ;
; -5.244 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|register_bank:ABCD|data[0][1] ; clk          ; clk         ; 1.000        ; -0.072     ; 6.204      ;
; -5.244 ; control_block:ctr|y_present.STK3                                                                        ; datapath:DPTH|register_bank:ABCD|data[3][2] ; clk          ; clk         ; 1.000        ; -0.001     ; 6.275      ;
; -5.244 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|register_bank:ABCD|data[0][1] ; clk          ; clk         ; 1.000        ; -0.072     ; 6.204      ;
; -5.244 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|register_bank:ABCD|data[0][1] ; clk          ; clk         ; 1.000        ; -0.072     ; 6.204      ;
; -5.244 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|register_bank:ABCD|data[0][1] ; clk          ; clk         ; 1.000        ; -0.072     ; 6.204      ;
; -5.244 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|register_bank:ABCD|data[0][1] ; clk          ; clk         ; 1.000        ; -0.072     ; 6.204      ;
; -5.244 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|register_bank:ABCD|data[0][1] ; clk          ; clk         ; 1.000        ; -0.072     ; 6.204      ;
; -5.244 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|register_bank:ABCD|data[0][1] ; clk          ; clk         ; 1.000        ; -0.072     ; 6.204      ;
; -5.244 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|register_bank:ABCD|data[0][1] ; clk          ; clk         ; 1.000        ; -0.072     ; 6.204      ;
; -5.244 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|register_bank:ABCD|data[0][1] ; clk          ; clk         ; 1.000        ; -0.072     ; 6.204      ;
; -5.240 ; control_block:ctr|y_present.JMP2                                                                        ; datapath:DPTH|register_bank:ABCD|data[1][3] ; clk          ; clk         ; 1.000        ; -0.013     ; 6.259      ;
; -5.237 ; control_block:ctr|y_present.JMP2                                                                        ; ffd:fili|qs                                 ; clk          ; clk         ; 1.000        ; 0.471      ; 6.740      ;
; -5.234 ; control_block:ctr|y_present.JMP                                                                         ; datapath:DPTH|register_bank:ABCD|data[3][2] ; clk          ; clk         ; 1.000        ; -0.004     ; 6.262      ;
; -5.227 ; control_block:ctr|y_present.STK2                                                                        ; datapath:DPTH|register_bank:ABCD|data[1][3] ; clk          ; clk         ; 1.000        ; -0.013     ; 6.246      ;
; -5.224 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; ffd:fili|qs                                 ; clk          ; clk         ; 1.000        ; 0.419      ; 6.675      ;
; -5.224 ; control_block:ctr|y_present.STK2                                                                        ; ffd:fili|qs                                 ; clk          ; clk         ; 1.000        ; 0.471      ; 6.727      ;
; -5.224 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; ffd:fili|qs                                 ; clk          ; clk         ; 1.000        ; 0.419      ; 6.675      ;
; -5.224 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; ffd:fili|qs                                 ; clk          ; clk         ; 1.000        ; 0.419      ; 6.675      ;
; -5.224 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; ffd:fili|qs                                 ; clk          ; clk         ; 1.000        ; 0.419      ; 6.675      ;
; -5.224 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; ffd:fili|qs                                 ; clk          ; clk         ; 1.000        ; 0.419      ; 6.675      ;
; -5.224 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; ffd:fili|qs                                 ; clk          ; clk         ; 1.000        ; 0.419      ; 6.675      ;
; -5.224 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; ffd:fili|qs                                 ; clk          ; clk         ; 1.000        ; 0.419      ; 6.675      ;
; -5.224 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; ffd:fili|qs                                 ; clk          ; clk         ; 1.000        ; 0.419      ; 6.675      ;
; -5.224 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; ffd:fili|qs                                 ; clk          ; clk         ; 1.000        ; 0.419      ; 6.675      ;
; -5.223 ; control_block:ctr|y_present.ADD2                                                                        ; datapath:DPTH|register_bank:ABCD|data[0][4] ; clk          ; clk         ; 1.000        ; -0.076     ; 6.179      ;
; -5.223 ; control_block:ctr|y_present.ADD2                                                                        ; datapath:DPTH|register_bank:ABCD|data[2][3] ; clk          ; clk         ; 1.000        ; -0.075     ; 6.180      ;
; -5.222 ; control_block:ctr|y_present.ADD2                                                                        ; datapath:DPTH|register_bank:ABCD|data[0][1] ; clk          ; clk         ; 1.000        ; -0.076     ; 6.178      ;
; -5.221 ; ffd:fili|qs                                                                                             ; datapath:DPTH|register_bank:ABCD|data[0][4] ; clk          ; clk         ; 1.000        ; -0.491     ; 5.762      ;
; -5.221 ; ffd:fili|qs                                                                                             ; datapath:DPTH|register_bank:ABCD|data[2][3] ; clk          ; clk         ; 1.000        ; -0.490     ; 5.763      ;
; -5.220 ; ffd:fili|qs                                                                                             ; datapath:DPTH|register_bank:ABCD|data[0][1] ; clk          ; clk         ; 1.000        ; -0.491     ; 5.761      ;
; -5.220 ; control_block:ctr|y_present.ADD2                                                                        ; datapath:DPTH|register_bank:ABCD|data[0][3] ; clk          ; clk         ; 1.000        ; -0.076     ; 6.176      ;
; -5.218 ; ffd:fili|qs                                                                                             ; datapath:DPTH|register_bank:ABCD|data[0][3] ; clk          ; clk         ; 1.000        ; -0.491     ; 5.759      ;
; -5.212 ; control_block:ctr|y_present.STK3                                                                        ; datapath:DPTH|register_bank:ABCD|data[2][1] ; clk          ; clk         ; 1.000        ; -0.016     ; 6.228      ;
; -5.212 ; ffd:filiC|qs                                                                                            ; datapath:DPTH|register_bank:ABCD|data[1][2] ; clk          ; clk         ; 1.000        ; -0.311     ; 5.933      ;
; -5.208 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|register_bank:ABCD|data[1][2] ; clk          ; clk         ; 1.000        ; -0.079     ; 6.161      ;
; -5.208 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|register_bank:ABCD|data[1][2] ; clk          ; clk         ; 1.000        ; -0.079     ; 6.161      ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'control_block:ctr|y_present.search'                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                      ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------------------------------+--------------+------------+------------+
; -2.279 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.576      ;
; -2.279 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.576      ;
; -2.279 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.576      ;
; -2.279 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.576      ;
; -2.279 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.576      ;
; -2.279 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.576      ;
; -2.279 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.576      ;
; -2.279 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.576      ;
; -2.279 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.576      ;
; -2.245 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.542      ;
; -2.245 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.542      ;
; -2.245 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.542      ;
; -2.245 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.542      ;
; -2.245 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.542      ;
; -2.245 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.542      ;
; -2.245 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.542      ;
; -2.245 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.542      ;
; -2.245 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.542      ;
; -2.241 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.538      ;
; -2.241 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.538      ;
; -2.241 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.538      ;
; -2.241 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.538      ;
; -2.241 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.538      ;
; -2.241 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.538      ;
; -2.241 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.538      ;
; -2.241 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.538      ;
; -2.241 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.538      ;
; -2.237 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.534      ;
; -2.237 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.534      ;
; -2.237 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.534      ;
; -2.237 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.534      ;
; -2.237 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.534      ;
; -2.237 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.534      ;
; -2.237 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.534      ;
; -2.237 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.534      ;
; -2.237 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.534      ;
; -2.235 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.532      ;
; -2.235 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.532      ;
; -2.235 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.532      ;
; -2.235 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.532      ;
; -2.235 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.532      ;
; -2.235 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.532      ;
; -2.235 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.532      ;
; -2.235 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.532      ;
; -2.235 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.532      ;
; -2.234 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.531      ;
; -2.234 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.531      ;
; -2.234 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.531      ;
; -2.234 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.531      ;
; -2.234 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.531      ;
; -2.234 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.531      ;
; -2.234 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.531      ;
; -2.234 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.531      ;
; -2.234 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.531      ;
; -2.233 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.530      ;
; -2.233 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.530      ;
; -2.233 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.530      ;
; -2.233 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.530      ;
; -2.233 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.530      ;
; -2.233 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.530      ;
; -2.233 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.530      ;
; -2.233 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.530      ;
; -2.233 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.530      ;
; -2.228 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.525      ;
; -2.228 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.525      ;
; -2.228 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.525      ;
; -2.228 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.525      ;
; -2.228 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.525      ;
; -2.228 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.525      ;
; -2.228 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.525      ;
; -2.228 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.525      ;
; -2.228 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.735     ; 2.525      ;
+--------+---------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'control_block:ctr|y_present.OPR2'                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                       ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------+--------------+----------------------------------+--------------+------------+------------+
; -1.376 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.279      ; 2.687      ;
; -1.376 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.279      ; 2.687      ;
; -1.376 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.279      ; 2.687      ;
; -1.376 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.279      ; 2.687      ;
; -1.376 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.279      ; 2.687      ;
; -1.376 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.279      ; 2.687      ;
; -1.376 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.279      ; 2.687      ;
; -1.376 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.279      ; 2.687      ;
; -1.376 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.279      ; 2.687      ;
; -1.372 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.274      ; 2.678      ;
; -1.372 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.274      ; 2.678      ;
; -1.372 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.274      ; 2.678      ;
; -1.372 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.274      ; 2.678      ;
; -1.372 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.274      ; 2.678      ;
; -1.372 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.274      ; 2.678      ;
; -1.372 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.274      ; 2.678      ;
; -1.372 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.274      ; 2.678      ;
; -1.372 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.274      ; 2.678      ;
; -1.368 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.268      ; 2.668      ;
; -1.368 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.268      ; 2.668      ;
; -1.368 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.268      ; 2.668      ;
; -1.368 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.268      ; 2.668      ;
; -1.368 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.268      ; 2.668      ;
; -1.368 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.268      ; 2.668      ;
; -1.368 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.268      ; 2.668      ;
; -1.368 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.268      ; 2.668      ;
; -1.368 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.268      ; 2.668      ;
; -1.358 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.274      ; 2.664      ;
; -1.358 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.274      ; 2.664      ;
; -1.358 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.274      ; 2.664      ;
; -1.358 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.274      ; 2.664      ;
; -1.358 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.274      ; 2.664      ;
; -1.358 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.274      ; 2.664      ;
; -1.358 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.274      ; 2.664      ;
; -1.358 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.274      ; 2.664      ;
; -1.358 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.274      ; 2.664      ;
; -1.355 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.279      ; 2.666      ;
; -1.355 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.279      ; 2.666      ;
; -1.355 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.279      ; 2.666      ;
; -1.355 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.279      ; 2.666      ;
; -1.355 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.279      ; 2.666      ;
; -1.355 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.279      ; 2.666      ;
; -1.355 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.279      ; 2.666      ;
; -1.355 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.279      ; 2.666      ;
; -1.355 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.279      ; 2.666      ;
; -1.337 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.279      ; 2.648      ;
; -1.337 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.279      ; 2.648      ;
; -1.337 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.279      ; 2.648      ;
; -1.337 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.279      ; 2.648      ;
; -1.337 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.279      ; 2.648      ;
; -1.337 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.279      ; 2.648      ;
; -1.337 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.279      ; 2.648      ;
; -1.337 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.279      ; 2.648      ;
; -1.337 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.279      ; 2.648      ;
; -1.324 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.279      ; 2.635      ;
; -1.324 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.279      ; 2.635      ;
; -1.324 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.279      ; 2.635      ;
; -1.324 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.279      ; 2.635      ;
; -1.324 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.279      ; 2.635      ;
; -1.324 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.279      ; 2.635      ;
; -1.324 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.279      ; 2.635      ;
; -1.324 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.279      ; 2.635      ;
; -1.324 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.279      ; 2.635      ;
; -1.247 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.278      ; 2.557      ;
; -1.247 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.278      ; 2.557      ;
; -1.247 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.278      ; 2.557      ;
; -1.247 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.278      ; 2.557      ;
; -1.247 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.278      ; 2.557      ;
; -1.247 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.278      ; 2.557      ;
; -1.247 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.278      ; 2.557      ;
; -1.247 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.278      ; 2.557      ;
; -1.247 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; 0.278      ; 2.557      ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------+--------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'control_block:ctr|y_present.OPR'                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                       ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------+--------------+---------------------------------+--------------+------------+------------+
; -1.324 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.309      ; 2.665      ;
; -1.324 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.309      ; 2.665      ;
; -1.324 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.309      ; 2.665      ;
; -1.324 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.309      ; 2.665      ;
; -1.324 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.309      ; 2.665      ;
; -1.324 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.309      ; 2.665      ;
; -1.324 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.309      ; 2.665      ;
; -1.324 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.309      ; 2.665      ;
; -1.324 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.309      ; 2.665      ;
; -1.296 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.309      ; 2.637      ;
; -1.296 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.309      ; 2.637      ;
; -1.296 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.309      ; 2.637      ;
; -1.296 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.309      ; 2.637      ;
; -1.296 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.309      ; 2.637      ;
; -1.296 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.309      ; 2.637      ;
; -1.296 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.309      ; 2.637      ;
; -1.296 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.309      ; 2.637      ;
; -1.296 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.309      ; 2.637      ;
; -1.199 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.298      ; 2.529      ;
; -1.199 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.298      ; 2.529      ;
; -1.199 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.298      ; 2.529      ;
; -1.199 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.298      ; 2.529      ;
; -1.199 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.298      ; 2.529      ;
; -1.199 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.298      ; 2.529      ;
; -1.199 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.298      ; 2.529      ;
; -1.199 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.298      ; 2.529      ;
; -1.199 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.298      ; 2.529      ;
; -1.198 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.298      ; 2.528      ;
; -1.198 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.298      ; 2.528      ;
; -1.198 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.298      ; 2.528      ;
; -1.198 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.298      ; 2.528      ;
; -1.198 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.298      ; 2.528      ;
; -1.198 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.298      ; 2.528      ;
; -1.198 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.298      ; 2.528      ;
; -1.198 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.298      ; 2.528      ;
; -1.198 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.298      ; 2.528      ;
; -1.188 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.298      ; 2.518      ;
; -1.188 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.298      ; 2.518      ;
; -1.188 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.298      ; 2.518      ;
; -1.188 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.298      ; 2.518      ;
; -1.188 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.298      ; 2.518      ;
; -1.188 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.298      ; 2.518      ;
; -1.188 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.298      ; 2.518      ;
; -1.188 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.298      ; 2.518      ;
; -1.188 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.298      ; 2.518      ;
; -1.120 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.307      ; 2.459      ;
; -1.120 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.307      ; 2.459      ;
; -1.120 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.307      ; 2.459      ;
; -1.120 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.307      ; 2.459      ;
; -1.120 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.307      ; 2.459      ;
; -1.120 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.307      ; 2.459      ;
; -1.120 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.307      ; 2.459      ;
; -1.120 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.307      ; 2.459      ;
; -1.120 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.307      ; 2.459      ;
; -1.096 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.298      ; 2.426      ;
; -1.096 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.298      ; 2.426      ;
; -1.096 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.298      ; 2.426      ;
; -1.096 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.298      ; 2.426      ;
; -1.096 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.298      ; 2.426      ;
; -1.096 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.298      ; 2.426      ;
; -1.096 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.298      ; 2.426      ;
; -1.096 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.298      ; 2.426      ;
; -1.096 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.298      ; 2.426      ;
; -1.090 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.298      ; 2.420      ;
; -1.090 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.298      ; 2.420      ;
; -1.090 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.298      ; 2.420      ;
; -1.090 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.298      ; 2.420      ;
; -1.090 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.298      ; 2.420      ;
; -1.090 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.298      ; 2.420      ;
; -1.090 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.298      ; 2.420      ;
; -1.090 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.298      ; 2.420      ;
; -1.090 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; 0.298      ; 2.420      ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------+--------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'control_block:ctr|y_present.ERRO'                                                                                                                              ;
+-------+-------------------------------+-----------------------------+---------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                     ; Launch Clock                    ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-----------------------------+---------------------------------+----------------------------------+--------------+------------+------------+
; 0.554 ; datapath:DPTH|reg:op1|DOUT[3] ; control_block:ctr|const2[3] ; control_block:ctr|y_present.OPR ; control_block:ctr|y_present.ERRO ; 1.000        ; 0.569      ; 0.456      ;
; 0.648 ; datapath:DPTH|reg:op1|DOUT[2] ; control_block:ctr|const2[2] ; control_block:ctr|y_present.OPR ; control_block:ctr|y_present.ERRO ; 1.000        ; 0.410      ; 0.325      ;
; 0.719 ; datapath:DPTH|reg:op1|DOUT[0] ; control_block:ctr|const2[0] ; control_block:ctr|y_present.OPR ; control_block:ctr|y_present.ERRO ; 1.000        ; 0.472      ; 0.358      ;
; 0.723 ; datapath:DPTH|reg:op1|DOUT[4] ; control_block:ctr|const2[4] ; control_block:ctr|y_present.OPR ; control_block:ctr|y_present.ERRO ; 1.000        ; 0.459      ; 0.349      ;
; 0.735 ; datapath:DPTH|reg:op1|DOUT[1] ; control_block:ctr|const2[1] ; control_block:ctr|y_present.OPR ; control_block:ctr|y_present.ERRO ; 1.000        ; 0.554      ; 0.351      ;
; 0.768 ; datapath:DPTH|reg:op1|DOUT[5] ; control_block:ctr|const2[5] ; control_block:ctr|y_present.OPR ; control_block:ctr|y_present.ERRO ; 1.000        ; 0.452      ; 0.325      ;
; 0.770 ; datapath:DPTH|reg:op1|DOUT[7] ; control_block:ctr|const2[7] ; control_block:ctr|y_present.OPR ; control_block:ctr|y_present.ERRO ; 1.000        ; 0.453      ; 0.325      ;
; 0.774 ; datapath:DPTH|reg:op1|DOUT[6] ; control_block:ctr|const2[6] ; control_block:ctr|y_present.OPR ; control_block:ctr|y_present.ERRO ; 1.000        ; 0.452      ; 0.325      ;
+-------+-------------------------------+-----------------------------+---------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                           ;
+--------+------------------------------------------------------+------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; -1.497 ; control_block:ctr|y_present.OPR                      ; control_block:ctr|y_present.OPR_1                    ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 1.688      ; 0.484      ;
; -1.436 ; control_block:ctr|y_present.OPR2                     ; control_block:ctr|y_present.EXE                      ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 1.668      ; 0.525      ;
; -1.283 ; control_block:ctr|y_present.ERRO                     ; control_block:ctr|y_present.start                    ; control_block:ctr|y_present.ERRO   ; clk         ; 0.000        ; 1.688      ; 0.698      ;
; -0.997 ; control_block:ctr|y_present.OPR                      ; control_block:ctr|y_present.OPR_1                    ; control_block:ctr|y_present.OPR    ; clk         ; -0.500       ; 1.688      ; 0.484      ;
; -0.940 ; control_block:ctr|y_present.search                   ; control_block:ctr|y_present.search2                  ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 1.688      ; 1.041      ;
; -0.936 ; control_block:ctr|y_present.OPR2                     ; control_block:ctr|y_present.EXE                      ; control_block:ctr|y_present.OPR2   ; clk         ; -0.500       ; 1.668      ; 0.525      ;
; -0.783 ; control_block:ctr|y_present.ERRO                     ; control_block:ctr|y_present.start                    ; control_block:ctr|y_present.ERRO   ; clk         ; -0.500       ; 1.688      ; 0.698      ;
; -0.440 ; control_block:ctr|y_present.search                   ; control_block:ctr|y_present.search2                  ; control_block:ctr|y_present.search ; clk         ; -0.500       ; 1.688      ; 1.041      ;
; -0.282 ; control_block:ctr|y_present.ERRO                     ; datapath:DPTH|register_bank:ABCD|data[3][4]          ; control_block:ctr|y_present.ERRO   ; clk         ; 0.000        ; 1.614      ; 1.625      ;
; -0.202 ; control_block:ctr|y_present.ERRO                     ; datapath:DPTH|register_bank:ABCD|data[2][2]          ; control_block:ctr|y_present.ERRO   ; clk         ; 0.000        ; 1.623      ; 1.714      ;
; -0.112 ; control_block:ctr|y_present.ERRO                     ; datapath:DPTH|register_bank:ABCD|data[2][4]          ; control_block:ctr|y_present.ERRO   ; clk         ; 0.000        ; 1.614      ; 1.795      ;
; -0.040 ; control_block:ctr|y_present.ERRO                     ; datapath:DPTH|register_bank:ABCD|data[1][7]          ; control_block:ctr|y_present.ERRO   ; clk         ; 0.000        ; 1.608      ; 1.861      ;
; -0.037 ; control_block:ctr|y_present.ERRO                     ; datapath:DPTH|register_bank:ABCD|data[2][0]          ; control_block:ctr|y_present.ERRO   ; clk         ; 0.000        ; 1.600      ; 1.856      ;
; 0.050  ; control_block:ctr|y_present.search                   ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[4]           ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 1.605      ; 1.948      ;
; 0.072  ; control_block:ctr|y_present.ERRO                     ; datapath:DPTH|register_bank:ABCD|data[1][4]          ; control_block:ctr|y_present.ERRO   ; clk         ; 0.000        ; 1.614      ; 1.979      ;
; 0.098  ; control_block:ctr|y_present.OPR                      ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[4]           ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 1.605      ; 1.996      ;
; 0.184  ; control_block:ctr|y_present.ERRO                     ; datapath:DPTH|register_bank:ABCD|data[0][4]          ; control_block:ctr|y_present.ERRO   ; clk         ; 0.000        ; 1.608      ; 2.085      ;
; 0.205  ; control_block:ctr|y_present.ERRO                     ; datapath:DPTH|register_bank:ABCD|data[0][6]          ; control_block:ctr|y_present.ERRO   ; clk         ; 0.000        ; 1.607      ; 2.105      ;
; 0.212  ; control_block:ctr|y_present.ERRO                     ; datapath:DPTH|register_bank:ABCD|data[0][7]          ; control_block:ctr|y_present.ERRO   ; clk         ; 0.000        ; 1.607      ; 2.112      ;
; 0.215  ; control_block:ctr|y_present.HLT                      ; control_block:ctr|y_present.HLT                      ; clk                                ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.217  ; control_block:ctr|y_present.ERRO                     ; datapath:DPTH|register_bank:ABCD|data[3][0]          ; control_block:ctr|y_present.ERRO   ; clk         ; 0.000        ; 1.600      ; 2.110      ;
; 0.218  ; control_block:ctr|y_present.ERRO                     ; datapath:DPTH|register_bank:ABCD|data[3][4]          ; control_block:ctr|y_present.ERRO   ; clk         ; -0.500       ; 1.614      ; 1.625      ;
; 0.240  ; control_block:ctr|y_present.ERRO                     ; datapath:DPTH|register_bank:ABCD|data[3][2]          ; control_block:ctr|y_present.ERRO   ; clk         ; 0.000        ; 1.624      ; 2.157      ;
; 0.274  ; control_block:ctr|y_present.OPR2                     ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[4]           ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 1.605      ; 2.172      ;
; 0.275  ; control_block:ctr|y_present.ERRO                     ; datapath:DPTH|register_bank:ABCD|data[3][1]          ; control_block:ctr|y_present.ERRO   ; clk         ; 0.000        ; 1.610      ; 2.178      ;
; 0.298  ; control_block:ctr|y_present.ERRO                     ; datapath:DPTH|register_bank:ABCD|data[2][2]          ; control_block:ctr|y_present.ERRO   ; clk         ; -0.500       ; 1.623      ; 1.714      ;
; 0.304  ; control_block:ctr|y_present.ERRO                     ; datapath:DPTH|register_bank:ABCD|data[1][0]          ; control_block:ctr|y_present.ERRO   ; clk         ; 0.000        ; 1.601      ; 2.198      ;
; 0.306  ; control_block:ctr|y_present.ERRO                     ; datapath:DPTH|register_bank:ABCD|data[0][0]          ; control_block:ctr|y_present.ERRO   ; clk         ; 0.000        ; 1.601      ; 2.200      ;
; 0.307  ; control_block:ctr|y_present.ERRO                     ; datapath:DPTH|register_bank:ABCD|data[3][3]          ; control_block:ctr|y_present.ERRO   ; clk         ; 0.000        ; 1.619      ; 2.219      ;
; 0.324  ; control_block:ctr|y_present.ERRO                     ; datapath:DPTH|register_bank:ABCD|data[3][7]          ; control_block:ctr|y_present.ERRO   ; clk         ; 0.000        ; 1.609      ; 2.226      ;
; 0.326  ; control_block:ctr|y_present.ERRO                     ; datapath:DPTH|register_bank:ABCD|data[0][2]          ; control_block:ctr|y_present.ERRO   ; clk         ; 0.000        ; 1.608      ; 2.227      ;
; 0.326  ; control_block:ctr|y_present.ERRO                     ; datapath:DPTH|register_bank:ABCD|data[2][7]          ; control_block:ctr|y_present.ERRO   ; clk         ; 0.000        ; 1.609      ; 2.228      ;
; 0.333  ; control_block:ctr|y_present.ERRO                     ; datapath:DPTH|register_bank:ABCD|data[1][2]          ; control_block:ctr|y_present.ERRO   ; clk         ; 0.000        ; 1.601      ; 2.227      ;
; 0.334  ; control_block:ctr|y_present.ERRO                     ; datapath:DPTH|register_bank:ABCD|data[3][5]          ; control_block:ctr|y_present.ERRO   ; clk         ; 0.000        ; 1.622      ; 2.249      ;
; 0.361  ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[0]            ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[0]            ; clk                                ; clk         ; 0.000        ; 0.000      ; 0.513      ;
; 0.364  ; control_block:ctr|y_present.ADD                      ; control_block:ctr|y_present.ADD2                     ; clk                                ; clk         ; 0.000        ; 0.062      ; 0.578      ;
; 0.367  ; control_block:ctr|y_present.OPR_2                    ; control_block:ctr|y_present.EXE                      ; clk                                ; clk         ; 0.000        ; 0.000      ; 0.519      ;
; 0.368  ; control_block:ctr|y_present.ERRO                     ; datapath:DPTH|register_bank:ABCD|data[3][6]          ; control_block:ctr|y_present.ERRO   ; clk         ; 0.000        ; 1.607      ; 2.268      ;
; 0.369  ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[1]            ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[1]            ; clk                                ; clk         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[3]            ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[3]            ; clk                                ; clk         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; datapath:DPTH|reg:op|DOUT[1]                         ; control_block:ctr|y_present.STK                      ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 0.682      ; 1.203      ;
; 0.370  ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[6]            ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[6]            ; clk                                ; clk         ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; control_block:ctr|y_present.search                   ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[5]           ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 1.608      ; 2.271      ;
; 0.370  ; control_block:ctr|y_present.search                   ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[6]           ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 1.608      ; 2.271      ;
; 0.370  ; control_block:ctr|y_present.search                   ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[7]           ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 1.608      ; 2.271      ;
; 0.370  ; datapath:DPTH|reg:op|DOUT[5]                         ; control_block:ctr|y_present.STK                      ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 0.682      ; 1.204      ;
; 0.375  ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[7]            ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[7]            ; clk                                ; clk         ; 0.000        ; 0.000      ; 0.527      ;
; 0.377  ; datapath:DPTH|register_bank:ABCD|data[0][2]          ; datapath:DPTH|register_bank:ABCD|BRy[2]~_Duplicate_1 ; clk                                ; clk         ; 0.000        ; 0.000      ; 0.529      ;
; 0.380  ; datapath:DPTH|register_bank:ABCD|data[0][1]          ; datapath:DPTH|register_bank:ABCD|BRy[1]~_Duplicate_1 ; clk                                ; clk         ; 0.000        ; 0.000      ; 0.532      ;
; 0.380  ; datapath:DPTH|reg:op|DOUT[0]                         ; control_block:ctr|y_present.MOV                      ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 0.739      ; 1.271      ;
; 0.385  ; datapath:DPTH|register_bank:ABCD|data[0][4]          ; datapath:DPTH|register_bank:ABCD|BRy[4]~_Duplicate_1 ; clk                                ; clk         ; 0.000        ; 0.000      ; 0.537      ;
; 0.388  ; control_block:ctr|y_present.ERRO                     ; datapath:DPTH|register_bank:ABCD|data[2][4]          ; control_block:ctr|y_present.ERRO   ; clk         ; -0.500       ; 1.614      ; 1.795      ;
; 0.401  ; control_block:ctr|y_present.search                   ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[1]           ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 1.602      ; 2.296      ;
; 0.406  ; datapath:DPTH|register_bank:ABCD|data[1][4]          ; datapath:DPTH|register_bank:ABCD|BRx[4]              ; clk                                ; clk         ; 0.000        ; 0.000      ; 0.558      ;
; 0.418  ; control_block:ctr|y_present.OPR                      ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[5]           ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 1.608      ; 2.319      ;
; 0.418  ; control_block:ctr|y_present.OPR                      ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[6]           ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 1.608      ; 2.319      ;
; 0.418  ; control_block:ctr|y_present.OPR                      ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[7]           ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 1.608      ; 2.319      ;
; 0.419  ; datapath:DPTH|reg:op|DOUT[3]                         ; control_block:ctr|y_present.MOV                      ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 0.739      ; 1.310      ;
; 0.427  ; datapath:DPTH|register_bank:ABCD|data[0][3]          ; datapath:DPTH|register_bank:ABCD|BRy[3]~_Duplicate_1 ; clk                                ; clk         ; 0.000        ; 0.000      ; 0.579      ;
; 0.442  ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[5]            ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[5]            ; clk                                ; clk         ; 0.000        ; 0.000      ; 0.594      ;
; 0.444  ; datapath:DPTH|register_bank:ABCD|BRx[4]              ; datapath:DPTH|register_bank:ABCD|data[3][4]          ; clk                                ; clk         ; 0.000        ; 0.000      ; 0.596      ;
; 0.449  ; datapath:DPTH|reg:op|DOUT[4]                         ; control_block:ctr|y_present.STK                      ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 0.682      ; 1.283      ;
; 0.449  ; control_block:ctr|y_present.OPR                      ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[1]           ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 1.602      ; 2.344      ;
; 0.451  ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[2]            ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[2]            ; clk                                ; clk         ; 0.000        ; 0.000      ; 0.603      ;
; 0.452  ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[4]            ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[4]            ; clk                                ; clk         ; 0.000        ; 0.000      ; 0.604      ;
; 0.457  ; datapath:DPTH|register_bank:ABCD|data[2][4]          ; datapath:DPTH|register_bank:ABCD|BRx[4]              ; clk                                ; clk         ; 0.000        ; 0.000      ; 0.609      ;
; 0.460  ; control_block:ctr|y_present.ERRO                     ; datapath:DPTH|register_bank:ABCD|data[1][7]          ; control_block:ctr|y_present.ERRO   ; clk         ; -0.500       ; 1.608      ; 1.861      ;
; 0.463  ; control_block:ctr|y_present.ERRO                     ; datapath:DPTH|register_bank:ABCD|data[2][0]          ; control_block:ctr|y_present.ERRO   ; clk         ; -0.500       ; 1.600      ; 1.856      ;
; 0.466  ; datapath:DPTH|reg:op|DOUT[2]                         ; control_block:ctr|y_present.STK                      ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 0.682      ; 1.300      ;
; 0.474  ; control_block:ctr|y_present.ERRO                     ; datapath:DPTH|register_bank:ABCD|data[1][6]          ; control_block:ctr|y_present.ERRO   ; clk         ; 0.000        ; 1.608      ; 2.375      ;
; 0.484  ; datapath:DPTH|register_bank:ABCD|data[3][7]          ; datapath:DPTH|register_bank:ABCD|BRx[7]              ; clk                                ; clk         ; 0.000        ; -0.003     ; 0.633      ;
; 0.499  ; datapath:DPTH|register_bank:ABCD|BRy[7]~_Duplicate_1 ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[7]           ; clk                                ; clk         ; 0.000        ; 0.002      ; 0.653      ;
; 0.499  ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[0]            ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[1]            ; clk                                ; clk         ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; control_block:ctr|y_present.ERRO                     ; datapath:DPTH|register_bank:ABCD|data[2][5]          ; control_block:ctr|y_present.ERRO   ; clk         ; 0.000        ; 1.622      ; 2.414      ;
; 0.502  ; datapath:DPTH|register_bank:ABCD|BRy[5]~_Duplicate_1 ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[5]           ; clk                                ; clk         ; 0.000        ; 0.000      ; 0.654      ;
; 0.506  ; datapath:DPTH|register_bank:ABCD|data[3][0]          ; datapath:DPTH|register_bank:ABCD|BRy[0]~_Duplicate_1 ; clk                                ; clk         ; 0.000        ; 0.008      ; 0.666      ;
; 0.507  ; datapath:DPTH|register_bank:ABCD|data[3][6]          ; datapath:DPTH|register_bank:ABCD|BRx[6]              ; clk                                ; clk         ; 0.000        ; 0.007      ; 0.666      ;
; 0.507  ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[1]            ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[2]            ; clk                                ; clk         ; 0.000        ; 0.000      ; 0.659      ;
; 0.507  ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[3]            ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[4]            ; clk                                ; clk         ; 0.000        ; 0.000      ; 0.659      ;
; 0.509  ; datapath:DPTH|reg:op|DOUT[6]                         ; control_block:ctr|y_present.STK                      ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 0.682      ; 1.343      ;
; 0.512  ; control_block:ctr|y_present.search                   ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[0]           ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 1.594      ; 2.399      ;
; 0.512  ; control_block:ctr|y_present.search                   ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[2]           ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 1.594      ; 2.399      ;
; 0.512  ; control_block:ctr|y_present.search                   ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[3]           ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 1.594      ; 2.399      ;
; 0.517  ; datapath:DPTH|reg:op|DOUT[7]                         ; control_block:ctr|y_present.STK                      ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 0.682      ; 1.351      ;
; 0.534  ; control_block:ctr|y_present.MOV                      ; control_block:ctr|y_present.MOV2                     ; clk                                ; clk         ; 0.000        ; 0.000      ; 0.686      ;
; 0.534  ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[0]            ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[2]            ; clk                                ; clk         ; 0.000        ; 0.000      ; 0.686      ;
; 0.542  ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[1]            ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[3]            ; clk                                ; clk         ; 0.000        ; 0.000      ; 0.694      ;
; 0.542  ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[3]            ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[5]            ; clk                                ; clk         ; 0.000        ; 0.000      ; 0.694      ;
; 0.550  ; control_block:ctr|y_present.search                   ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[4]           ; control_block:ctr|y_present.search ; clk         ; -0.500       ; 1.605      ; 1.948      ;
; 0.551  ; control_block:ctr|y_present.ERRO                     ; datapath:DPTH|register_bank:ABCD|data[2][6]          ; control_block:ctr|y_present.ERRO   ; clk         ; 0.000        ; 1.609      ; 2.453      ;
; 0.556  ; datapath:DPTH|register_bank:ABCD|data[3][7]          ; datapath:DPTH|register_bank:ABCD|BRy[7]~_Duplicate_1 ; clk                                ; clk         ; 0.000        ; -0.003     ; 0.705      ;
; 0.557  ; datapath:DPTH|register_bank:ABCD|data[1][3]          ; datapath:DPTH|register_bank:ABCD|BRx[3]              ; clk                                ; clk         ; 0.000        ; -0.001     ; 0.708      ;
; 0.560  ; control_block:ctr|y_present.OPR                      ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[0]           ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 1.594      ; 2.447      ;
; 0.560  ; control_block:ctr|y_present.OPR                      ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[2]           ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 1.594      ; 2.447      ;
; 0.560  ; control_block:ctr|y_present.OPR                      ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[3]           ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 1.594      ; 2.447      ;
; 0.563  ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[6]            ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[7]            ; clk                                ; clk         ; 0.000        ; 0.000      ; 0.715      ;
; 0.566  ; datapath:DPTH|register_bank:ABCD|data[3][4]          ; datapath:DPTH|register_bank:ABCD|BRx[4]              ; clk                                ; clk         ; 0.000        ; 0.000      ; 0.718      ;
; 0.566  ; datapath:DPTH|reg:op|DOUT[3]                         ; control_block:ctr|y_present.STK                      ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 0.682      ; 1.400      ;
; 0.569  ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[0]            ; datapath:DPTH|SP:Stack|reg:SP_reg|DOUT[3]            ; clk                                ; clk         ; 0.000        ; 0.000      ; 0.721      ;
; 0.572  ; control_block:ctr|y_present.ERRO                     ; ffd:fili|qs                                          ; control_block:ctr|y_present.ERRO   ; clk         ; 0.000        ; 2.099      ; 2.964      ;
+--------+------------------------------------------------------+------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'control_block:ctr|y_present.ERRO'                                                                                                                                ;
+--------+-------------------------------+-----------------------------+---------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                     ; Launch Clock                    ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-----------------------------+---------------------------------+----------------------------------+--------------+------------+------------+
; -0.203 ; datapath:DPTH|reg:op1|DOUT[1] ; control_block:ctr|const2[1] ; control_block:ctr|y_present.OPR ; control_block:ctr|y_present.ERRO ; 0.000        ; 0.554      ; 0.351      ;
; -0.128 ; datapath:DPTH|reg:op1|DOUT[7] ; control_block:ctr|const2[7] ; control_block:ctr|y_present.OPR ; control_block:ctr|y_present.ERRO ; 0.000        ; 0.453      ; 0.325      ;
; -0.127 ; datapath:DPTH|reg:op1|DOUT[6] ; control_block:ctr|const2[6] ; control_block:ctr|y_present.OPR ; control_block:ctr|y_present.ERRO ; 0.000        ; 0.452      ; 0.325      ;
; -0.127 ; datapath:DPTH|reg:op1|DOUT[5] ; control_block:ctr|const2[5] ; control_block:ctr|y_present.OPR ; control_block:ctr|y_present.ERRO ; 0.000        ; 0.452      ; 0.325      ;
; -0.114 ; datapath:DPTH|reg:op1|DOUT[0] ; control_block:ctr|const2[0] ; control_block:ctr|y_present.OPR ; control_block:ctr|y_present.ERRO ; 0.000        ; 0.472      ; 0.358      ;
; -0.113 ; datapath:DPTH|reg:op1|DOUT[3] ; control_block:ctr|const2[3] ; control_block:ctr|y_present.OPR ; control_block:ctr|y_present.ERRO ; 0.000        ; 0.569      ; 0.456      ;
; -0.110 ; datapath:DPTH|reg:op1|DOUT[4] ; control_block:ctr|const2[4] ; control_block:ctr|y_present.OPR ; control_block:ctr|y_present.ERRO ; 0.000        ; 0.459      ; 0.349      ;
; -0.085 ; datapath:DPTH|reg:op1|DOUT[2] ; control_block:ctr|const2[2] ; control_block:ctr|y_present.OPR ; control_block:ctr|y_present.ERRO ; 0.000        ; 0.410      ; 0.325      ;
+--------+-------------------------------+-----------------------------+---------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'control_block:ctr|y_present.OPR'                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------+-------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                       ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+-------------------------------+--------------+---------------------------------+--------------+------------+------------+
; 1.970 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.298      ; 2.420      ;
; 1.970 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.298      ; 2.420      ;
; 1.970 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.298      ; 2.420      ;
; 1.970 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.298      ; 2.420      ;
; 1.970 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.298      ; 2.420      ;
; 1.970 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.298      ; 2.420      ;
; 1.970 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.298      ; 2.420      ;
; 1.970 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.298      ; 2.420      ;
; 1.970 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.298      ; 2.420      ;
; 1.976 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.298      ; 2.426      ;
; 1.976 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.298      ; 2.426      ;
; 1.976 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.298      ; 2.426      ;
; 1.976 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.298      ; 2.426      ;
; 1.976 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.298      ; 2.426      ;
; 1.976 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.298      ; 2.426      ;
; 1.976 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.298      ; 2.426      ;
; 1.976 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.298      ; 2.426      ;
; 1.976 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.298      ; 2.426      ;
; 2.000 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.307      ; 2.459      ;
; 2.000 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.307      ; 2.459      ;
; 2.000 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.307      ; 2.459      ;
; 2.000 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.307      ; 2.459      ;
; 2.000 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.307      ; 2.459      ;
; 2.000 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.307      ; 2.459      ;
; 2.000 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.307      ; 2.459      ;
; 2.000 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.307      ; 2.459      ;
; 2.000 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.307      ; 2.459      ;
; 2.068 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.298      ; 2.518      ;
; 2.068 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.298      ; 2.518      ;
; 2.068 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.298      ; 2.518      ;
; 2.068 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.298      ; 2.518      ;
; 2.068 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.298      ; 2.518      ;
; 2.068 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.298      ; 2.518      ;
; 2.068 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.298      ; 2.518      ;
; 2.068 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.298      ; 2.518      ;
; 2.068 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.298      ; 2.518      ;
; 2.078 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.298      ; 2.528      ;
; 2.078 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.298      ; 2.528      ;
; 2.078 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.298      ; 2.528      ;
; 2.078 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.298      ; 2.528      ;
; 2.078 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.298      ; 2.528      ;
; 2.078 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.298      ; 2.528      ;
; 2.078 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.298      ; 2.528      ;
; 2.078 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.298      ; 2.528      ;
; 2.078 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.298      ; 2.528      ;
; 2.079 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.298      ; 2.529      ;
; 2.079 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.298      ; 2.529      ;
; 2.079 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.298      ; 2.529      ;
; 2.079 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.298      ; 2.529      ;
; 2.079 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.298      ; 2.529      ;
; 2.079 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.298      ; 2.529      ;
; 2.079 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.298      ; 2.529      ;
; 2.079 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.298      ; 2.529      ;
; 2.079 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.298      ; 2.529      ;
; 2.176 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.309      ; 2.637      ;
; 2.176 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.309      ; 2.637      ;
; 2.176 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.309      ; 2.637      ;
; 2.176 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.309      ; 2.637      ;
; 2.176 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.309      ; 2.637      ;
; 2.176 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.309      ; 2.637      ;
; 2.176 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.309      ; 2.637      ;
; 2.176 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.309      ; 2.637      ;
; 2.176 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.309      ; 2.637      ;
; 2.204 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.309      ; 2.665      ;
; 2.204 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.309      ; 2.665      ;
; 2.204 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.309      ; 2.665      ;
; 2.204 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.309      ; 2.665      ;
; 2.204 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.309      ; 2.665      ;
; 2.204 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.309      ; 2.665      ;
; 2.204 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.309      ; 2.665      ;
; 2.204 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.309      ; 2.665      ;
; 2.204 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; 0.309      ; 2.665      ;
+-------+---------------------------------------------------------------------------------------------------------+-------------------------------+--------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'control_block:ctr|y_present.OPR2'                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------+-------------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                       ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+-------------------------------+--------------+----------------------------------+--------------+------------+------------+
; 2.127 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.278      ; 2.557      ;
; 2.127 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.278      ; 2.557      ;
; 2.127 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.278      ; 2.557      ;
; 2.127 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.278      ; 2.557      ;
; 2.127 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.278      ; 2.557      ;
; 2.127 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.278      ; 2.557      ;
; 2.127 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.278      ; 2.557      ;
; 2.127 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.278      ; 2.557      ;
; 2.127 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.278      ; 2.557      ;
; 2.204 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.279      ; 2.635      ;
; 2.204 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.279      ; 2.635      ;
; 2.204 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.279      ; 2.635      ;
; 2.204 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.279      ; 2.635      ;
; 2.204 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.279      ; 2.635      ;
; 2.204 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.279      ; 2.635      ;
; 2.204 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.279      ; 2.635      ;
; 2.204 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.279      ; 2.635      ;
; 2.204 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.279      ; 2.635      ;
; 2.217 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.279      ; 2.648      ;
; 2.217 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.279      ; 2.648      ;
; 2.217 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.279      ; 2.648      ;
; 2.217 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.279      ; 2.648      ;
; 2.217 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.279      ; 2.648      ;
; 2.217 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.279      ; 2.648      ;
; 2.217 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.279      ; 2.648      ;
; 2.217 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.279      ; 2.648      ;
; 2.217 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.279      ; 2.648      ;
; 2.235 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.279      ; 2.666      ;
; 2.235 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.279      ; 2.666      ;
; 2.235 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.279      ; 2.666      ;
; 2.235 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.279      ; 2.666      ;
; 2.235 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.279      ; 2.666      ;
; 2.235 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.279      ; 2.666      ;
; 2.235 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.279      ; 2.666      ;
; 2.235 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.279      ; 2.666      ;
; 2.235 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.279      ; 2.666      ;
; 2.238 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.274      ; 2.664      ;
; 2.238 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.274      ; 2.664      ;
; 2.238 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.274      ; 2.664      ;
; 2.238 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.274      ; 2.664      ;
; 2.238 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.274      ; 2.664      ;
; 2.238 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.274      ; 2.664      ;
; 2.238 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.274      ; 2.664      ;
; 2.238 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.274      ; 2.664      ;
; 2.238 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.274      ; 2.664      ;
; 2.248 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.268      ; 2.668      ;
; 2.248 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.268      ; 2.668      ;
; 2.248 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.268      ; 2.668      ;
; 2.248 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.268      ; 2.668      ;
; 2.248 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.268      ; 2.668      ;
; 2.248 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.268      ; 2.668      ;
; 2.248 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.268      ; 2.668      ;
; 2.248 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.268      ; 2.668      ;
; 2.248 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.268      ; 2.668      ;
; 2.252 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.274      ; 2.678      ;
; 2.252 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.274      ; 2.678      ;
; 2.252 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.274      ; 2.678      ;
; 2.252 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.274      ; 2.678      ;
; 2.252 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.274      ; 2.678      ;
; 2.252 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.274      ; 2.678      ;
; 2.252 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.274      ; 2.678      ;
; 2.252 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.274      ; 2.678      ;
; 2.252 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.274      ; 2.678      ;
; 2.256 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.279      ; 2.687      ;
; 2.256 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.279      ; 2.687      ;
; 2.256 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.279      ; 2.687      ;
; 2.256 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.279      ; 2.687      ;
; 2.256 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.279      ; 2.687      ;
; 2.256 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.279      ; 2.687      ;
; 2.256 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.279      ; 2.687      ;
; 2.256 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.279      ; 2.687      ;
; 2.256 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; 0.279      ; 2.687      ;
+-------+---------------------------------------------------------------------------------------------------------+-------------------------------+--------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'control_block:ctr|y_present.search'                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                      ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------------------------------+--------------+------------+------------+
; 3.108 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.525      ;
; 3.108 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.525      ;
; 3.108 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.525      ;
; 3.108 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.525      ;
; 3.108 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.525      ;
; 3.108 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.525      ;
; 3.108 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.525      ;
; 3.108 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.525      ;
; 3.108 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.525      ;
; 3.113 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.530      ;
; 3.113 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.530      ;
; 3.113 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.530      ;
; 3.113 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.530      ;
; 3.113 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.530      ;
; 3.113 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.530      ;
; 3.113 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.530      ;
; 3.113 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.530      ;
; 3.113 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.530      ;
; 3.114 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.531      ;
; 3.114 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.531      ;
; 3.114 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.531      ;
; 3.114 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.531      ;
; 3.114 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.531      ;
; 3.114 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.531      ;
; 3.114 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.531      ;
; 3.114 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.531      ;
; 3.114 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.531      ;
; 3.115 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.532      ;
; 3.115 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.532      ;
; 3.115 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.532      ;
; 3.115 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.532      ;
; 3.115 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.532      ;
; 3.115 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.532      ;
; 3.115 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.532      ;
; 3.115 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.532      ;
; 3.115 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.532      ;
; 3.117 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.534      ;
; 3.117 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.534      ;
; 3.117 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.534      ;
; 3.117 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.534      ;
; 3.117 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.534      ;
; 3.117 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.534      ;
; 3.117 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.534      ;
; 3.117 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.534      ;
; 3.117 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.534      ;
; 3.121 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.538      ;
; 3.121 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.538      ;
; 3.121 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.538      ;
; 3.121 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.538      ;
; 3.121 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.538      ;
; 3.121 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.538      ;
; 3.121 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.538      ;
; 3.121 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.538      ;
; 3.121 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.538      ;
; 3.125 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.542      ;
; 3.125 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.542      ;
; 3.125 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.542      ;
; 3.125 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.542      ;
; 3.125 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.542      ;
; 3.125 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.542      ;
; 3.125 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.542      ;
; 3.125 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.542      ;
; 3.125 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.542      ;
; 3.159 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.576      ;
; 3.159 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.576      ;
; 3.159 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.576      ;
; 3.159 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.576      ;
; 3.159 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.576      ;
; 3.159 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.576      ;
; 3.159 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.576      ;
; 3.159 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.576      ;
; 3.159 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.735     ; 2.576      ;
+-------+---------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~portb_memory_reg0  ;
; -1.519 ; 0.500        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; datapath:DPTH|register_bank:ABCD|BRy[0]                                                                 ;
; -1.519 ; 0.500        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; datapath:DPTH|register_bank:ABCD|BRy[0]                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'control_block:ctr|y_present.OPR'                                                                             ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[0]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[0]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[1]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[1]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[2]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[2]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[3]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[3]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[4]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[4]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[5]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[5]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[6]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[6]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[7]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[7]      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; ctr|y_present.OPR|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; ctr|y_present.OPR|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; ctr|y_present.OPR~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; ctr|y_present.OPR~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; ctr|y_present.OPR~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; ctr|y_present.OPR~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'control_block:ctr|y_present.OPR2'                                                                              ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[5]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[7]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[7]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[7]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[7]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; ctr|y_present.OPR2|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; ctr|y_present.OPR2|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; ctr|y_present.OPR2~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; ctr|y_present.OPR2~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; ctr|y_present.OPR2~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; ctr|y_present.OPR2~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'control_block:ctr|y_present.search'                                                                       ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[7] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[1]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[1]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[2]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[2]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[3]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[3]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[4]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[4]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[5]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[5]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[6]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[6]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[7]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[7]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; ctr|y_present.search|regout  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; ctr|y_present.search|regout  ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'control_block:ctr|y_present.ERRO'                                                                          ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                           ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.ERRO ; Rise       ; control_block:ctr|const2[0]      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.ERRO ; Rise       ; control_block:ctr|const2[0]      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.ERRO ; Rise       ; control_block:ctr|const2[1]      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.ERRO ; Rise       ; control_block:ctr|const2[1]      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.ERRO ; Rise       ; control_block:ctr|const2[2]      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.ERRO ; Rise       ; control_block:ctr|const2[2]      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.ERRO ; Rise       ; control_block:ctr|const2[3]      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.ERRO ; Rise       ; control_block:ctr|const2[3]      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.ERRO ; Rise       ; control_block:ctr|const2[4]      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.ERRO ; Rise       ; control_block:ctr|const2[4]      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.ERRO ; Rise       ; control_block:ctr|const2[5]      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.ERRO ; Rise       ; control_block:ctr|const2[5]      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.ERRO ; Rise       ; control_block:ctr|const2[6]      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.ERRO ; Rise       ; control_block:ctr|const2[6]      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.ERRO ; Rise       ; control_block:ctr|const2[7]      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.ERRO ; Rise       ; control_block:ctr|const2[7]      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|Selector4~15clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|Selector4~15clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|Selector4~15clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|Selector4~15clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|Selector4~15|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|Selector4~15|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|Selector4~15|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|Selector4~15|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.ERRO ; Fall       ; ctr|WideOr6~1|combout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.ERRO ; Fall       ; ctr|WideOr6~1|combout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|WideOr6~1|datac              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|WideOr6~1|datac              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|WideOr6~2|combout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|WideOr6~2|combout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.ERRO ; Fall       ; ctr|WideOr6~2|datad              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.ERRO ; Fall       ; ctr|WideOr6~2|datad              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|const2[0]|datac              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|const2[0]|datac              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|const2[1]|dataa              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|const2[1]|dataa              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|const2[2]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|const2[2]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|const2[3]|datab              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|const2[3]|datab              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|const2[4]|datac              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|const2[4]|datac              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|const2[5]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|const2[5]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|const2[6]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|const2[6]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|const2[7]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|const2[7]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|y_present.ERRO|regout        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.ERRO ; Rise       ; ctr|y_present.ERRO|regout        ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; address_b[*]  ; clk        ; 0.139  ; 0.139  ; Rise       ; clk             ;
;  address_b[0] ; clk        ; -0.485 ; -0.485 ; Rise       ; clk             ;
;  address_b[1] ; clk        ; -0.505 ; -0.505 ; Rise       ; clk             ;
;  address_b[2] ; clk        ; -0.408 ; -0.408 ; Rise       ; clk             ;
;  address_b[3] ; clk        ; 0.139  ; 0.139  ; Rise       ; clk             ;
;  address_b[4] ; clk        ; 0.079  ; 0.079  ; Rise       ; clk             ;
;  address_b[5] ; clk        ; 0.007  ; 0.007  ; Rise       ; clk             ;
;  address_b[6] ; clk        ; 0.080  ; 0.080  ; Rise       ; clk             ;
;  address_b[7] ; clk        ; -0.082 ; -0.082 ; Rise       ; clk             ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; address_b[*]  ; clk        ; 0.644 ; 0.644 ; Rise       ; clk             ;
;  address_b[0] ; clk        ; 0.624 ; 0.624 ; Rise       ; clk             ;
;  address_b[1] ; clk        ; 0.644 ; 0.644 ; Rise       ; clk             ;
;  address_b[2] ; clk        ; 0.547 ; 0.547 ; Rise       ; clk             ;
;  address_b[3] ; clk        ; 0.000 ; 0.000 ; Rise       ; clk             ;
;  address_b[4] ; clk        ; 0.060 ; 0.060 ; Rise       ; clk             ;
;  address_b[5] ; clk        ; 0.132 ; 0.132 ; Rise       ; clk             ;
;  address_b[6] ; clk        ; 0.059 ; 0.059 ; Rise       ; clk             ;
;  address_b[7] ; clk        ; 0.221 ; 0.221 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+-----------------------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port             ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------------------+------------------------------------+--------+--------+------------+------------------------------------+
; C                     ; clk                                ; 5.406  ; 5.406  ; Rise       ; clk                                ;
; Z                     ; clk                                ; 5.159  ; 5.159  ; Rise       ; clk                                ;
; hex0[*]               ; clk                                ; 9.055  ; 9.055  ; Rise       ; clk                                ;
;  hex0[0]              ; clk                                ; 9.055  ; 9.055  ; Rise       ; clk                                ;
;  hex0[1]              ; clk                                ; 9.018  ; 9.018  ; Rise       ; clk                                ;
;  hex0[2]              ; clk                                ; 9.046  ; 9.046  ; Rise       ; clk                                ;
;  hex0[3]              ; clk                                ; 8.930  ; 8.930  ; Rise       ; clk                                ;
;  hex0[4]              ; clk                                ; 8.931  ; 8.931  ; Rise       ; clk                                ;
;  hex0[5]              ; clk                                ; 8.917  ; 8.917  ; Rise       ; clk                                ;
;  hex0[6]              ; clk                                ; 8.919  ; 8.919  ; Rise       ; clk                                ;
; hex1[*]               ; clk                                ; 9.440  ; 9.440  ; Rise       ; clk                                ;
;  hex1[0]              ; clk                                ; 9.440  ; 9.440  ; Rise       ; clk                                ;
;  hex1[1]              ; clk                                ; 9.365  ; 9.365  ; Rise       ; clk                                ;
;  hex1[2]              ; clk                                ; 9.159  ; 9.159  ; Rise       ; clk                                ;
;  hex1[3]              ; clk                                ; 9.187  ; 9.187  ; Rise       ; clk                                ;
;  hex1[4]              ; clk                                ; 9.177  ; 9.177  ; Rise       ; clk                                ;
;  hex1[5]              ; clk                                ; 9.296  ; 9.296  ; Rise       ; clk                                ;
;  hex1[6]              ; clk                                ; 9.303  ; 9.303  ; Rise       ; clk                                ;
; hex2[*]               ; clk                                ; 7.879  ; 7.879  ; Rise       ; clk                                ;
;  hex2[0]              ; clk                                ; 7.871  ; 7.871  ; Rise       ; clk                                ;
;  hex2[2]              ; clk                                ; 7.229  ; 7.229  ; Rise       ; clk                                ;
;  hex2[3]              ; clk                                ; 7.879  ; 7.879  ; Rise       ; clk                                ;
;  hex2[4]              ; clk                                ; 7.859  ; 7.859  ; Rise       ; clk                                ;
;  hex2[5]              ; clk                                ; 7.173  ; 7.173  ; Rise       ; clk                                ;
;  hex2[6]              ; clk                                ; 7.060  ; 7.060  ; Rise       ; clk                                ;
; t_AB_Reg[*]           ; clk                                ; 8.859  ; 8.859  ; Rise       ; clk                                ;
;  t_AB_Reg[0]          ; clk                                ; 8.859  ; 8.859  ; Rise       ; clk                                ;
;  t_AB_Reg[1]          ; clk                                ; 8.781  ; 8.781  ; Rise       ; clk                                ;
; t_AB_RegX[*]          ; clk                                ; 7.401  ; 7.401  ; Rise       ; clk                                ;
;  t_AB_RegX[0]         ; clk                                ; 7.201  ; 7.201  ; Rise       ; clk                                ;
;  t_AB_RegX[1]         ; clk                                ; 7.401  ; 7.401  ; Rise       ; clk                                ;
; t_Aa[*]               ; clk                                ; 9.016  ; 9.016  ; Rise       ; clk                                ;
;  t_Aa[0]              ; clk                                ; 8.896  ; 8.896  ; Rise       ; clk                                ;
;  t_Aa[1]              ; clk                                ; 9.016  ; 9.016  ; Rise       ; clk                                ;
;  t_Aa[2]              ; clk                                ; 8.934  ; 8.934  ; Rise       ; clk                                ;
;  t_Aa[3]              ; clk                                ; 8.764  ; 8.764  ; Rise       ; clk                                ;
;  t_Aa[4]              ; clk                                ; 8.801  ; 8.801  ; Rise       ; clk                                ;
;  t_Aa[5]              ; clk                                ; 8.421  ; 8.421  ; Rise       ; clk                                ;
;  t_Aa[6]              ; clk                                ; 8.873  ; 8.873  ; Rise       ; clk                                ;
;  t_Aa[7]              ; clk                                ; 8.831  ; 8.831  ; Rise       ; clk                                ;
; t_Da[*]               ; clk                                ; 8.063  ; 8.063  ; Rise       ; clk                                ;
;  t_Da[0]              ; clk                                ; 8.063  ; 8.063  ; Rise       ; clk                                ;
;  t_Da[1]              ; clk                                ; 7.344  ; 7.344  ; Rise       ; clk                                ;
;  t_Da[2]              ; clk                                ; 7.909  ; 7.909  ; Rise       ; clk                                ;
;  t_Da[3]              ; clk                                ; 7.583  ; 7.583  ; Rise       ; clk                                ;
;  t_Da[4]              ; clk                                ; 7.897  ; 7.897  ; Rise       ; clk                                ;
;  t_Da[5]              ; clk                                ; 7.765  ; 7.765  ; Rise       ; clk                                ;
;  t_Da[6]              ; clk                                ; 7.950  ; 7.950  ; Rise       ; clk                                ;
;  t_Da[7]              ; clk                                ; 7.665  ; 7.665  ; Rise       ; clk                                ;
; t_OP_sel[*]           ; clk                                ; 5.897  ; 5.897  ; Rise       ; clk                                ;
;  t_OP_sel[0]          ; clk                                ; 5.079  ; 5.079  ; Rise       ; clk                                ;
;  t_OP_sel[1]          ; clk                                ; 5.897  ; 5.897  ; Rise       ; clk                                ;
;  t_OP_sel[2]          ; clk                                ; 5.330  ; 5.330  ; Rise       ; clk                                ;
;  t_OP_sel[3]          ; clk                                ; 5.791  ; 5.791  ; Rise       ; clk                                ;
; t_W_wr                ; clk                                ; 6.104  ; 6.104  ; Rise       ; clk                                ;
; t_Wa                  ; clk                                ; 5.848  ; 5.848  ; Rise       ; clk                                ;
; t_c                   ; clk                                ; 9.624  ; 9.624  ; Rise       ; clk                                ;
; t_clk_d               ; clk                                ; 5.350  ; 5.350  ; Rise       ; clk                                ;
; t_count_PC            ; clk                                ; 6.343  ; 6.343  ; Rise       ; clk                                ;
; t_count_SP            ; clk                                ; 4.876  ; 4.876  ; Rise       ; clk                                ;
; t_mem[*]              ; clk                                ; 6.539  ; 6.539  ; Rise       ; clk                                ;
;  t_mem[0]             ; clk                                ; 6.196  ; 6.196  ; Rise       ; clk                                ;
;  t_mem[1]             ; clk                                ; 6.091  ; 6.091  ; Rise       ; clk                                ;
;  t_mem[2]             ; clk                                ; 6.028  ; 6.028  ; Rise       ; clk                                ;
;  t_mem[3]             ; clk                                ; 6.539  ; 6.539  ; Rise       ; clk                                ;
;  t_mem[4]             ; clk                                ; 5.878  ; 5.878  ; Rise       ; clk                                ;
;  t_mem[5]             ; clk                                ; 6.128  ; 6.128  ; Rise       ; clk                                ;
;  t_mem[6]             ; clk                                ; 6.317  ; 6.317  ; Rise       ; clk                                ;
;  t_mem[7]             ; clk                                ; 5.891  ; 5.891  ; Rise       ; clk                                ;
; t_push_pop            ; clk                                ; 4.829  ; 4.829  ; Rise       ; clk                                ;
; t_sel_MUX_ABCD_IN[*]  ; clk                                ; 6.120  ; 6.120  ; Rise       ; clk                                ;
;  t_sel_MUX_ABCD_IN[0] ; clk                                ; 6.120  ; 6.120  ; Rise       ; clk                                ;
;  t_sel_MUX_ABCD_IN[1] ; clk                                ; 5.214  ; 5.214  ; Rise       ; clk                                ;
; t_sel_MUX_Da[*]       ; clk                                ; 5.782  ; 5.782  ; Rise       ; clk                                ;
;  t_sel_MUX_Da[0]      ; clk                                ; 5.698  ; 5.698  ; Rise       ; clk                                ;
;  t_sel_MUX_Da[1]      ; clk                                ; 5.782  ; 5.782  ; Rise       ; clk                                ;
; t_sel_MUX_MEM[*]      ; clk                                ; 6.883  ; 6.883  ; Rise       ; clk                                ;
;  t_sel_MUX_MEM[0]     ; clk                                ; 6.089  ; 6.089  ; Rise       ; clk                                ;
;  t_sel_MUX_MEM[1]     ; clk                                ; 6.883  ; 6.883  ; Rise       ; clk                                ;
;  t_sel_MUX_MEM[2]     ; clk                                ; 5.901  ; 5.901  ; Rise       ; clk                                ;
; t_sel_MUX_ULA[*]      ; clk                                ; 5.182  ; 5.182  ; Rise       ; clk                                ;
;  t_sel_MUX_ULA[0]     ; clk                                ; 5.182  ; 5.182  ; Rise       ; clk                                ;
;  t_sel_MUX_ULA[1]     ; clk                                ; 5.065  ; 5.065  ; Rise       ; clk                                ;
; t_sel_PC[*]           ; clk                                ; 6.537  ; 6.537  ; Rise       ; clk                                ;
;  t_sel_PC[0]          ; clk                                ; 5.897  ; 5.897  ; Rise       ; clk                                ;
;  t_sel_PC[1]          ; clk                                ; 6.537  ; 6.537  ; Rise       ; clk                                ;
; t_sel_SP[*]           ; clk                                ; 4.585  ; 4.585  ; Rise       ; clk                                ;
;  t_sel_SP[0]          ; clk                                ; 4.585  ; 4.585  ; Rise       ; clk                                ;
; t_z                   ; clk                                ; 10.643 ; 10.643 ; Rise       ; clk                                ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.ERRO   ;        ; 5.403  ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.ERRO   ;        ; 5.403  ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.ERRO   ;        ; 5.316  ; Rise       ; control_block:ctr|y_present.ERRO   ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.ERRO   ;        ; 4.770  ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.ERRO   ;        ; 4.570  ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.ERRO   ;        ; 4.770  ; Rise       ; control_block:ctr|y_present.ERRO   ;
; t_Aa[*]               ; control_block:ctr|y_present.ERRO   ; 6.772  ; 6.772  ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[0]              ; control_block:ctr|y_present.ERRO   ; 5.927  ; 5.927  ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[1]              ; control_block:ctr|y_present.ERRO   ; 5.894  ; 5.894  ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[2]              ; control_block:ctr|y_present.ERRO   ; 6.686  ; 6.686  ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[3]              ; control_block:ctr|y_present.ERRO   ; 6.772  ; 6.772  ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[4]              ; control_block:ctr|y_present.ERRO   ; 6.322  ; 6.322  ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[5]              ; control_block:ctr|y_present.ERRO   ; 6.126  ; 6.126  ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[6]              ; control_block:ctr|y_present.ERRO   ; 6.295  ; 6.295  ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[7]              ; control_block:ctr|y_present.ERRO   ; 6.276  ; 6.276  ; Rise       ; control_block:ctr|y_present.ERRO   ;
; t_Da[*]               ; control_block:ctr|y_present.ERRO   ; 5.240  ; 5.240  ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[2]              ; control_block:ctr|y_present.ERRO   ; 5.155  ; 5.155  ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[3]              ; control_block:ctr|y_present.ERRO   ;        ; 4.937  ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[4]              ; control_block:ctr|y_present.ERRO   ; 5.240  ; 5.240  ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[5]              ; control_block:ctr|y_present.ERRO   ;        ; 5.118  ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[6]              ; control_block:ctr|y_present.ERRO   ; 5.131  ; 5.131  ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[7]              ; control_block:ctr|y_present.ERRO   ;        ; 4.953  ; Rise       ; control_block:ctr|y_present.ERRO   ;
; t_c                   ; control_block:ctr|y_present.ERRO   ; 6.856  ; 6.856  ; Rise       ; control_block:ctr|y_present.ERRO   ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.ERRO   ;        ; 3.109  ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.ERRO   ;        ; 3.109  ; Rise       ; control_block:ctr|y_present.ERRO   ;
; t_sel_MUX_ULA[*]      ; control_block:ctr|y_present.ERRO   ;        ; 2.732  ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_sel_MUX_ULA[1]     ; control_block:ctr|y_present.ERRO   ;        ; 2.732  ; Rise       ; control_block:ctr|y_present.ERRO   ;
; t_z                   ; control_block:ctr|y_present.ERRO   ; 7.986  ; 7.986  ; Rise       ; control_block:ctr|y_present.ERRO   ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.ERRO   ; 5.403  ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.ERRO   ; 5.403  ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.ERRO   ; 5.316  ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.ERRO   ; 4.770  ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.ERRO   ; 4.570  ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.ERRO   ; 4.770  ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
; t_Aa[*]               ; control_block:ctr|y_present.ERRO   ; 6.180  ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[2]              ; control_block:ctr|y_present.ERRO   ; 6.180  ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[3]              ; control_block:ctr|y_present.ERRO   ; 6.034  ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[4]              ; control_block:ctr|y_present.ERRO   ; 5.778  ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[5]              ; control_block:ctr|y_present.ERRO   ; 5.471  ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[6]              ; control_block:ctr|y_present.ERRO   ; 5.859  ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[7]              ; control_block:ctr|y_present.ERRO   ; 6.119  ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
; t_Da[*]               ; control_block:ctr|y_present.ERRO   ; 5.240  ; 5.240  ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[2]              ; control_block:ctr|y_present.ERRO   ; 5.155  ; 5.155  ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[3]              ; control_block:ctr|y_present.ERRO   ; 4.937  ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[4]              ; control_block:ctr|y_present.ERRO   ; 5.240  ; 5.240  ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[5]              ; control_block:ctr|y_present.ERRO   ; 5.118  ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[6]              ; control_block:ctr|y_present.ERRO   ; 5.131  ; 5.131  ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[7]              ; control_block:ctr|y_present.ERRO   ; 4.953  ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
; t_c                   ; control_block:ctr|y_present.ERRO   ; 6.856  ; 6.856  ; Fall       ; control_block:ctr|y_present.ERRO   ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.ERRO   ; 3.109  ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.ERRO   ; 3.109  ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
; t_sel_MUX_ULA[*]      ; control_block:ctr|y_present.ERRO   ; 2.732  ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_sel_MUX_ULA[1]     ; control_block:ctr|y_present.ERRO   ; 2.732  ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
; t_z                   ; control_block:ctr|y_present.ERRO   ; 7.986  ; 7.986  ; Fall       ; control_block:ctr|y_present.ERRO   ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.OPR    ; 5.786  ; 5.786  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.OPR    ; 5.589  ; 5.589  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.OPR    ; 5.786  ; 5.786  ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.OPR    ;        ; 4.899  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.OPR    ;        ; 4.699  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.OPR    ;        ; 4.899  ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_Aa[*]               ; control_block:ctr|y_present.OPR    ; 7.008  ; 7.008  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[0]              ; control_block:ctr|y_present.OPR    ; 6.971  ; 6.971  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[1]              ; control_block:ctr|y_present.OPR    ; 6.797  ; 6.797  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[2]              ; control_block:ctr|y_present.OPR    ; 6.838  ; 6.838  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[3]              ; control_block:ctr|y_present.OPR    ; 6.876  ; 6.876  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[4]              ; control_block:ctr|y_present.OPR    ; 6.670  ; 6.670  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[5]              ; control_block:ctr|y_present.OPR    ; 6.388  ; 6.388  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[6]              ; control_block:ctr|y_present.OPR    ; 7.008  ; 7.008  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[7]              ; control_block:ctr|y_present.OPR    ; 6.883  ; 6.883  ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_Da[*]               ; control_block:ctr|y_present.OPR    ; 6.280  ; 6.280  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Da[0]              ; control_block:ctr|y_present.OPR    ; 6.138  ; 6.138  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Da[1]              ; control_block:ctr|y_present.OPR    ; 5.640  ; 5.640  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Da[2]              ; control_block:ctr|y_present.OPR    ; 5.813  ; 5.813  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Da[3]              ; control_block:ctr|y_present.OPR    ; 5.779  ; 5.779  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Da[4]              ; control_block:ctr|y_present.OPR    ; 6.132  ; 6.132  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Da[5]              ; control_block:ctr|y_present.OPR    ; 6.035  ; 6.035  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Da[6]              ; control_block:ctr|y_present.OPR    ; 6.280  ; 6.280  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Da[7]              ; control_block:ctr|y_present.OPR    ; 5.717  ; 5.717  ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_c                   ; control_block:ctr|y_present.OPR    ; 7.716  ; 7.716  ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_count_PC            ; control_block:ctr|y_present.OPR    ; 3.416  ;        ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_op1_ld              ; control_block:ctr|y_present.OPR    ; 2.297  ;        ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_op1_out[*]          ; control_block:ctr|y_present.OPR    ; 4.579  ; 4.579  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[0]         ; control_block:ctr|y_present.OPR    ; 4.579  ; 4.579  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[1]         ; control_block:ctr|y_present.OPR    ; 4.556  ; 4.556  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[2]         ; control_block:ctr|y_present.OPR    ; 4.484  ; 4.484  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[3]         ; control_block:ctr|y_present.OPR    ; 4.171  ; 4.171  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[4]         ; control_block:ctr|y_present.OPR    ; 4.072  ; 4.072  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[5]         ; control_block:ctr|y_present.OPR    ; 4.350  ; 4.350  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[6]         ; control_block:ctr|y_present.OPR    ; 4.155  ; 4.155  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[7]         ; control_block:ctr|y_present.OPR    ; 4.292  ; 4.292  ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_z                   ; control_block:ctr|y_present.OPR    ; 8.878  ; 8.878  ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.OPR    ; 5.532  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.OPR    ; 5.532  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.OPR    ; 5.445  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.OPR    ; 4.899  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.OPR    ; 4.699  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.OPR    ; 4.899  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_Aa[*]               ; control_block:ctr|y_present.OPR    ; 6.309  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[2]              ; control_block:ctr|y_present.OPR    ; 6.309  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[3]              ; control_block:ctr|y_present.OPR    ; 6.163  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[4]              ; control_block:ctr|y_present.OPR    ; 5.907  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[5]              ; control_block:ctr|y_present.OPR    ; 5.600  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[6]              ; control_block:ctr|y_present.OPR    ; 5.988  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[7]              ; control_block:ctr|y_present.OPR    ; 6.248  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_Da[*]               ; control_block:ctr|y_present.OPR    ; 5.369  ; 5.369  ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Da[2]              ; control_block:ctr|y_present.OPR    ; 5.284  ; 5.284  ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Da[3]              ; control_block:ctr|y_present.OPR    ; 5.066  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Da[4]              ; control_block:ctr|y_present.OPR    ; 5.369  ; 5.369  ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Da[5]              ; control_block:ctr|y_present.OPR    ; 5.247  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Da[6]              ; control_block:ctr|y_present.OPR    ; 5.260  ; 5.260  ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Da[7]              ; control_block:ctr|y_present.OPR    ; 5.082  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_c                   ; control_block:ctr|y_present.OPR    ; 6.985  ; 6.985  ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_count_PC            ; control_block:ctr|y_present.OPR    ;        ; 3.416  ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_op1_ld              ; control_block:ctr|y_present.OPR    ;        ; 2.297  ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_z                   ; control_block:ctr|y_present.OPR    ; 8.115  ; 8.115  ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.OPR2   ; 6.498  ; 6.498  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.OPR2   ; 6.498  ; 6.498  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.OPR2   ; 5.945  ; 5.945  ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.OPR2   ; 5.474  ; 5.474  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.OPR2   ; 5.474  ; 5.474  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.OPR2   ; 5.189  ; 5.189  ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_Aa[*]               ; control_block:ctr|y_present.OPR2   ; 7.206  ; 7.206  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[0]              ; control_block:ctr|y_present.OPR2   ; 7.206  ; 7.206  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[1]              ; control_block:ctr|y_present.OPR2   ; 6.961  ; 6.961  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[2]              ; control_block:ctr|y_present.OPR2   ; 6.660  ; 6.660  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[3]              ; control_block:ctr|y_present.OPR2   ; 6.516  ; 6.516  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[4]              ; control_block:ctr|y_present.OPR2   ; 6.341  ; 6.341  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[5]              ; control_block:ctr|y_present.OPR2   ; 6.199  ; 6.199  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[6]              ; control_block:ctr|y_present.OPR2   ; 6.536  ; 6.536  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[7]              ; control_block:ctr|y_present.OPR2   ; 6.273  ; 6.273  ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_Da[*]               ; control_block:ctr|y_present.OPR2   ; 6.373  ; 6.373  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[0]              ; control_block:ctr|y_present.OPR2   ; 6.373  ; 6.373  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[1]              ; control_block:ctr|y_present.OPR2   ; 5.804  ; 5.804  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[2]              ; control_block:ctr|y_present.OPR2   ; 5.635  ; 5.635  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[3]              ; control_block:ctr|y_present.OPR2   ; 5.419  ; 5.419  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[4]              ; control_block:ctr|y_present.OPR2   ; 5.803  ; 5.803  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[5]              ; control_block:ctr|y_present.OPR2   ; 5.846  ; 5.846  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[6]              ; control_block:ctr|y_present.OPR2   ; 5.808  ; 5.808  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[7]              ; control_block:ctr|y_present.OPR2   ; 5.107  ; 5.107  ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_c                   ; control_block:ctr|y_present.OPR2   ; 7.951  ; 7.951  ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_count_PC            ; control_block:ctr|y_present.OPR2   ; 3.592  ;        ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_op2_ld              ; control_block:ctr|y_present.OPR2   ; 2.288  ;        ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_op2_out[*]          ; control_block:ctr|y_present.OPR2   ; 4.789  ; 4.789  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[0]         ; control_block:ctr|y_present.OPR2   ; 4.789  ; 4.789  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[1]         ; control_block:ctr|y_present.OPR2   ; 4.346  ; 4.346  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[2]         ; control_block:ctr|y_present.OPR2   ; 4.772  ; 4.772  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[3]         ; control_block:ctr|y_present.OPR2   ; 4.387  ; 4.387  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[4]         ; control_block:ctr|y_present.OPR2   ; 4.383  ; 4.383  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[5]         ; control_block:ctr|y_present.OPR2   ; 4.099  ; 4.099  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[6]         ; control_block:ctr|y_present.OPR2   ; 4.468  ; 4.468  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[7]         ; control_block:ctr|y_present.OPR2   ; 4.507  ; 4.507  ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_z                   ; control_block:ctr|y_present.OPR2   ; 8.910  ; 8.910  ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.OPR2   ; 5.479  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.OPR2   ; 5.479  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.OPR2   ; 5.392  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.OPR2   ; 4.846  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.OPR2   ; 4.646  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.OPR2   ; 4.846  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_Aa[*]               ; control_block:ctr|y_present.OPR2   ; 6.256  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[2]              ; control_block:ctr|y_present.OPR2   ; 6.256  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[3]              ; control_block:ctr|y_present.OPR2   ; 6.110  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[4]              ; control_block:ctr|y_present.OPR2   ; 5.854  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[5]              ; control_block:ctr|y_present.OPR2   ; 5.547  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[6]              ; control_block:ctr|y_present.OPR2   ; 5.935  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[7]              ; control_block:ctr|y_present.OPR2   ; 6.195  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_Da[*]               ; control_block:ctr|y_present.OPR2   ; 5.316  ; 5.316  ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[2]              ; control_block:ctr|y_present.OPR2   ; 5.231  ; 5.231  ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[3]              ; control_block:ctr|y_present.OPR2   ; 5.013  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[4]              ; control_block:ctr|y_present.OPR2   ; 5.316  ; 5.316  ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[5]              ; control_block:ctr|y_present.OPR2   ; 5.194  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[6]              ; control_block:ctr|y_present.OPR2   ; 5.207  ; 5.207  ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[7]              ; control_block:ctr|y_present.OPR2   ; 5.029  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_c                   ; control_block:ctr|y_present.OPR2   ; 6.932  ; 6.932  ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_count_PC            ; control_block:ctr|y_present.OPR2   ;        ; 3.592  ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_op2_ld              ; control_block:ctr|y_present.OPR2   ;        ; 2.288  ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_z                   ; control_block:ctr|y_present.OPR2   ; 8.062  ; 8.062  ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.search ; 8.476  ; 8.476  ; Rise       ; control_block:ctr|y_present.search ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.search ; 8.476  ; 8.476  ; Rise       ; control_block:ctr|y_present.search ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.search ; 8.398  ; 8.398  ; Rise       ; control_block:ctr|y_present.search ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.search ; 6.899  ; 6.899  ; Rise       ; control_block:ctr|y_present.search ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.search ; 6.699  ; 6.699  ; Rise       ; control_block:ctr|y_present.search ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.search ; 6.899  ; 6.899  ; Rise       ; control_block:ctr|y_present.search ;
; t_Aa[*]               ; control_block:ctr|y_present.search ; 8.968  ; 8.968  ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[0]              ; control_block:ctr|y_present.search ; 8.724  ; 8.724  ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[1]              ; control_block:ctr|y_present.search ; 8.968  ; 8.968  ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[2]              ; control_block:ctr|y_present.search ; 8.579  ; 8.579  ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[3]              ; control_block:ctr|y_present.search ; 8.716  ; 8.716  ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[4]              ; control_block:ctr|y_present.search ; 8.753  ; 8.753  ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[5]              ; control_block:ctr|y_present.search ; 8.373  ; 8.373  ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[6]              ; control_block:ctr|y_present.search ; 8.825  ; 8.825  ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[7]              ; control_block:ctr|y_present.search ; 8.717  ; 8.717  ; Rise       ; control_block:ctr|y_present.search ;
; t_Da[*]               ; control_block:ctr|y_present.search ; 7.388  ; 7.388  ; Rise       ; control_block:ctr|y_present.search ;
;  t_Da[0]              ; control_block:ctr|y_present.search ; 7.388  ; 7.388  ; Rise       ; control_block:ctr|y_present.search ;
;  t_Da[1]              ; control_block:ctr|y_present.search ; 6.919  ; 6.919  ; Rise       ; control_block:ctr|y_present.search ;
;  t_Da[2]              ; control_block:ctr|y_present.search ; 7.332  ; 7.332  ; Rise       ; control_block:ctr|y_present.search ;
;  t_Da[3]              ; control_block:ctr|y_present.search ; 6.981  ; 6.981  ; Rise       ; control_block:ctr|y_present.search ;
;  t_Da[4]              ; control_block:ctr|y_present.search ; 7.320  ; 7.320  ; Rise       ; control_block:ctr|y_present.search ;
;  t_Da[5]              ; control_block:ctr|y_present.search ; 7.159  ; 7.159  ; Rise       ; control_block:ctr|y_present.search ;
;  t_Da[6]              ; control_block:ctr|y_present.search ; 7.373  ; 7.373  ; Rise       ; control_block:ctr|y_present.search ;
;  t_Da[7]              ; control_block:ctr|y_present.search ; 7.088  ; 7.088  ; Rise       ; control_block:ctr|y_present.search ;
; t_OP_sel[*]           ; control_block:ctr|y_present.search ; 6.448  ; 6.448  ; Rise       ; control_block:ctr|y_present.search ;
;  t_OP_sel[0]          ; control_block:ctr|y_present.search ; 5.739  ; 5.739  ; Rise       ; control_block:ctr|y_present.search ;
;  t_OP_sel[1]          ; control_block:ctr|y_present.search ; 6.424  ; 6.424  ; Rise       ; control_block:ctr|y_present.search ;
;  t_OP_sel[2]          ; control_block:ctr|y_present.search ; 5.263  ; 5.263  ; Rise       ; control_block:ctr|y_present.search ;
;  t_OP_sel[3]          ; control_block:ctr|y_present.search ; 6.448  ; 6.448  ; Rise       ; control_block:ctr|y_present.search ;
; t_W_wr                ; control_block:ctr|y_present.search ; 7.545  ; 7.545  ; Rise       ; control_block:ctr|y_present.search ;
; t_Wa                  ; control_block:ctr|y_present.search ; 6.394  ; 6.394  ; Rise       ; control_block:ctr|y_present.search ;
; t_c                   ; control_block:ctr|y_present.search ; 9.169  ; 9.169  ; Rise       ; control_block:ctr|y_present.search ;
; t_clk_d               ; control_block:ctr|y_present.search ; 8.709  ; 8.709  ; Rise       ; control_block:ctr|y_present.search ;
; t_count_PC            ; control_block:ctr|y_present.search ; 6.184  ; 6.184  ; Rise       ; control_block:ctr|y_present.search ;
; t_count_SP            ; control_block:ctr|y_present.search ; 5.368  ; 5.368  ; Rise       ; control_block:ctr|y_present.search ;
; t_op_ld               ; control_block:ctr|y_present.search ; 2.134  ;        ; Rise       ; control_block:ctr|y_present.search ;
; t_op_out[*]           ; control_block:ctr|y_present.search ; 4.907  ; 4.907  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[0]          ; control_block:ctr|y_present.search ; 3.697  ; 3.697  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[1]          ; control_block:ctr|y_present.search ; 3.423  ; 3.423  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[2]          ; control_block:ctr|y_present.search ; 3.477  ; 3.477  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[3]          ; control_block:ctr|y_present.search ; 4.907  ; 4.907  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[4]          ; control_block:ctr|y_present.search ; 3.756  ; 3.756  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[5]          ; control_block:ctr|y_present.search ; 3.642  ; 3.642  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[6]          ; control_block:ctr|y_present.search ; 3.630  ; 3.630  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[7]          ; control_block:ctr|y_present.search ; 3.642  ; 3.642  ; Rise       ; control_block:ctr|y_present.search ;
; t_push_pop            ; control_block:ctr|y_present.search ; 4.871  ; 4.871  ; Rise       ; control_block:ctr|y_present.search ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.search ; 7.070  ; 7.070  ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_ABCD_IN[0] ; control_block:ctr|y_present.search ; 7.070  ; 7.070  ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.search ; 4.793  ; 4.793  ; Rise       ; control_block:ctr|y_present.search ;
; t_sel_MUX_Da[*]       ; control_block:ctr|y_present.search ; 6.198  ; 6.198  ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_Da[0]      ; control_block:ctr|y_present.search ; 5.502  ; 5.502  ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_Da[1]      ; control_block:ctr|y_present.search ; 6.198  ; 6.198  ; Rise       ; control_block:ctr|y_present.search ;
; t_sel_MUX_MEM[*]      ; control_block:ctr|y_present.search ; 6.835  ; 6.835  ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_MEM[0]     ; control_block:ctr|y_present.search ; 6.485  ; 6.485  ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_MEM[1]     ; control_block:ctr|y_present.search ; 6.835  ; 6.835  ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_MEM[2]     ; control_block:ctr|y_present.search ; 6.709  ; 6.709  ; Rise       ; control_block:ctr|y_present.search ;
; t_sel_MUX_ULA[*]      ; control_block:ctr|y_present.search ; 5.783  ; 5.783  ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_ULA[0]     ; control_block:ctr|y_present.search ; 5.783  ; 5.783  ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_ULA[1]     ; control_block:ctr|y_present.search ; 5.000  ; 5.000  ; Rise       ; control_block:ctr|y_present.search ;
; t_sel_PC[*]           ; control_block:ctr|y_present.search ; 6.130  ; 6.130  ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_PC[0]          ; control_block:ctr|y_present.search ; 5.858  ; 5.858  ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_PC[1]          ; control_block:ctr|y_present.search ; 6.130  ; 6.130  ; Rise       ; control_block:ctr|y_present.search ;
; t_sel_SP[*]           ; control_block:ctr|y_present.search ; 5.548  ; 5.548  ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_SP[0]          ; control_block:ctr|y_present.search ; 5.548  ; 5.548  ; Rise       ; control_block:ctr|y_present.search ;
; t_z                   ; control_block:ctr|y_present.search ; 10.066 ; 10.066 ; Rise       ; control_block:ctr|y_present.search ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.search ; 5.514  ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.search ; 5.514  ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.search ; 5.427  ;        ; Fall       ; control_block:ctr|y_present.search ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.search ; 4.881  ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.search ; 4.681  ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.search ; 4.881  ;        ; Fall       ; control_block:ctr|y_present.search ;
; t_Aa[*]               ; control_block:ctr|y_present.search ; 6.291  ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[2]              ; control_block:ctr|y_present.search ; 6.291  ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[3]              ; control_block:ctr|y_present.search ; 6.145  ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[4]              ; control_block:ctr|y_present.search ; 5.889  ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[5]              ; control_block:ctr|y_present.search ; 5.582  ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[6]              ; control_block:ctr|y_present.search ; 5.970  ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[7]              ; control_block:ctr|y_present.search ; 6.230  ;        ; Fall       ; control_block:ctr|y_present.search ;
; t_Da[*]               ; control_block:ctr|y_present.search ; 5.351  ; 5.351  ; Fall       ; control_block:ctr|y_present.search ;
;  t_Da[2]              ; control_block:ctr|y_present.search ; 5.266  ; 5.266  ; Fall       ; control_block:ctr|y_present.search ;
;  t_Da[3]              ; control_block:ctr|y_present.search ; 5.048  ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Da[4]              ; control_block:ctr|y_present.search ; 5.351  ; 5.351  ; Fall       ; control_block:ctr|y_present.search ;
;  t_Da[5]              ; control_block:ctr|y_present.search ; 5.229  ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Da[6]              ; control_block:ctr|y_present.search ; 5.242  ; 5.242  ; Fall       ; control_block:ctr|y_present.search ;
;  t_Da[7]              ; control_block:ctr|y_present.search ; 5.064  ;        ; Fall       ; control_block:ctr|y_present.search ;
; t_c                   ; control_block:ctr|y_present.search ; 6.967  ; 6.967  ; Fall       ; control_block:ctr|y_present.search ;
; t_count_PC            ; control_block:ctr|y_present.search ;        ; 3.368  ; Fall       ; control_block:ctr|y_present.search ;
; t_op_ld               ; control_block:ctr|y_present.search ;        ; 2.134  ; Fall       ; control_block:ctr|y_present.search ;
; t_z                   ; control_block:ctr|y_present.search ; 8.097  ; 8.097  ; Fall       ; control_block:ctr|y_present.search ;
+-----------------------+------------------------------------+--------+--------+------------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+-----------------------+------------------------------------+-------+-------+------------+------------------------------------+
; Data Port             ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+-----------------------+------------------------------------+-------+-------+------------+------------------------------------+
; C                     ; clk                                ; 5.406 ; 5.406 ; Rise       ; clk                                ;
; Z                     ; clk                                ; 5.159 ; 5.159 ; Rise       ; clk                                ;
; hex0[*]               ; clk                                ; 7.384 ; 7.384 ; Rise       ; clk                                ;
;  hex0[0]              ; clk                                ; 7.516 ; 7.516 ; Rise       ; clk                                ;
;  hex0[1]              ; clk                                ; 7.479 ; 7.479 ; Rise       ; clk                                ;
;  hex0[2]              ; clk                                ; 7.527 ; 7.527 ; Rise       ; clk                                ;
;  hex0[3]              ; clk                                ; 7.454 ; 7.454 ; Rise       ; clk                                ;
;  hex0[4]              ; clk                                ; 7.446 ; 7.446 ; Rise       ; clk                                ;
;  hex0[5]              ; clk                                ; 7.384 ; 7.384 ; Rise       ; clk                                ;
;  hex0[6]              ; clk                                ; 7.386 ; 7.386 ; Rise       ; clk                                ;
; hex1[*]               ; clk                                ; 7.146 ; 7.146 ; Rise       ; clk                                ;
;  hex1[0]              ; clk                                ; 7.426 ; 7.426 ; Rise       ; clk                                ;
;  hex1[1]              ; clk                                ; 7.353 ; 7.353 ; Rise       ; clk                                ;
;  hex1[2]              ; clk                                ; 7.146 ; 7.146 ; Rise       ; clk                                ;
;  hex1[3]              ; clk                                ; 7.177 ; 7.177 ; Rise       ; clk                                ;
;  hex1[4]              ; clk                                ; 7.165 ; 7.165 ; Rise       ; clk                                ;
;  hex1[5]              ; clk                                ; 7.283 ; 7.283 ; Rise       ; clk                                ;
;  hex1[6]              ; clk                                ; 7.299 ; 7.299 ; Rise       ; clk                                ;
; hex2[*]               ; clk                                ; 6.807 ; 6.807 ; Rise       ; clk                                ;
;  hex2[0]              ; clk                                ; 7.137 ; 7.137 ; Rise       ; clk                                ;
;  hex2[2]              ; clk                                ; 7.118 ; 7.118 ; Rise       ; clk                                ;
;  hex2[3]              ; clk                                ; 7.145 ; 7.145 ; Rise       ; clk                                ;
;  hex2[4]              ; clk                                ; 7.122 ; 7.122 ; Rise       ; clk                                ;
;  hex2[5]              ; clk                                ; 6.807 ; 6.807 ; Rise       ; clk                                ;
;  hex2[6]              ; clk                                ; 6.949 ; 6.949 ; Rise       ; clk                                ;
; t_AB_Reg[*]           ; clk                                ; 5.392 ; 5.392 ; Rise       ; clk                                ;
;  t_AB_Reg[0]          ; clk                                ; 5.479 ; 5.479 ; Rise       ; clk                                ;
;  t_AB_Reg[1]          ; clk                                ; 5.392 ; 5.392 ; Rise       ; clk                                ;
; t_AB_RegX[*]          ; clk                                ; 5.540 ; 5.540 ; Rise       ; clk                                ;
;  t_AB_RegX[0]         ; clk                                ; 5.540 ; 5.540 ; Rise       ; clk                                ;
;  t_AB_RegX[1]         ; clk                                ; 5.740 ; 5.740 ; Rise       ; clk                                ;
; t_Aa[*]               ; clk                                ; 5.254 ; 5.254 ; Rise       ; clk                                ;
;  t_Aa[0]              ; clk                                ; 5.900 ; 5.900 ; Rise       ; clk                                ;
;  t_Aa[1]              ; clk                                ; 5.959 ; 5.959 ; Rise       ; clk                                ;
;  t_Aa[2]              ; clk                                ; 5.833 ; 5.833 ; Rise       ; clk                                ;
;  t_Aa[3]              ; clk                                ; 5.939 ; 5.939 ; Rise       ; clk                                ;
;  t_Aa[4]              ; clk                                ; 5.579 ; 5.579 ; Rise       ; clk                                ;
;  t_Aa[5]              ; clk                                ; 5.254 ; 5.254 ; Rise       ; clk                                ;
;  t_Aa[6]              ; clk                                ; 6.047 ; 6.047 ; Rise       ; clk                                ;
;  t_Aa[7]              ; clk                                ; 5.369 ; 5.369 ; Rise       ; clk                                ;
; t_Da[*]               ; clk                                ; 4.295 ; 4.295 ; Rise       ; clk                                ;
;  t_Da[0]              ; clk                                ; 4.561 ; 4.561 ; Rise       ; clk                                ;
;  t_Da[1]              ; clk                                ; 4.674 ; 4.674 ; Rise       ; clk                                ;
;  t_Da[2]              ; clk                                ; 4.319 ; 4.319 ; Rise       ; clk                                ;
;  t_Da[3]              ; clk                                ; 4.872 ; 4.872 ; Rise       ; clk                                ;
;  t_Da[4]              ; clk                                ; 5.136 ; 5.136 ; Rise       ; clk                                ;
;  t_Da[5]              ; clk                                ; 4.295 ; 4.295 ; Rise       ; clk                                ;
;  t_Da[6]              ; clk                                ; 4.352 ; 4.352 ; Rise       ; clk                                ;
;  t_Da[7]              ; clk                                ; 4.706 ; 4.706 ; Rise       ; clk                                ;
; t_OP_sel[*]           ; clk                                ; 4.923 ; 4.923 ; Rise       ; clk                                ;
;  t_OP_sel[0]          ; clk                                ; 4.923 ; 4.923 ; Rise       ; clk                                ;
;  t_OP_sel[1]          ; clk                                ; 5.305 ; 5.305 ; Rise       ; clk                                ;
;  t_OP_sel[2]          ; clk                                ; 5.122 ; 5.122 ; Rise       ; clk                                ;
;  t_OP_sel[3]          ; clk                                ; 5.096 ; 5.096 ; Rise       ; clk                                ;
; t_W_wr                ; clk                                ; 5.378 ; 5.378 ; Rise       ; clk                                ;
; t_Wa                  ; clk                                ; 5.376 ; 5.376 ; Rise       ; clk                                ;
; t_c                   ; clk                                ; 5.314 ; 5.314 ; Rise       ; clk                                ;
; t_clk_d               ; clk                                ; 5.068 ; 5.068 ; Rise       ; clk                                ;
; t_count_PC            ; clk                                ; 5.090 ; 5.090 ; Rise       ; clk                                ;
; t_count_SP            ; clk                                ; 4.876 ; 4.876 ; Rise       ; clk                                ;
; t_mem[*]              ; clk                                ; 5.878 ; 5.878 ; Rise       ; clk                                ;
;  t_mem[0]             ; clk                                ; 6.196 ; 6.196 ; Rise       ; clk                                ;
;  t_mem[1]             ; clk                                ; 6.091 ; 6.091 ; Rise       ; clk                                ;
;  t_mem[2]             ; clk                                ; 6.028 ; 6.028 ; Rise       ; clk                                ;
;  t_mem[3]             ; clk                                ; 6.539 ; 6.539 ; Rise       ; clk                                ;
;  t_mem[4]             ; clk                                ; 5.878 ; 5.878 ; Rise       ; clk                                ;
;  t_mem[5]             ; clk                                ; 6.128 ; 6.128 ; Rise       ; clk                                ;
;  t_mem[6]             ; clk                                ; 6.317 ; 6.317 ; Rise       ; clk                                ;
;  t_mem[7]             ; clk                                ; 5.891 ; 5.891 ; Rise       ; clk                                ;
; t_push_pop            ; clk                                ; 4.829 ; 4.829 ; Rise       ; clk                                ;
; t_sel_MUX_ABCD_IN[*]  ; clk                                ; 4.969 ; 4.969 ; Rise       ; clk                                ;
;  t_sel_MUX_ABCD_IN[0] ; clk                                ; 5.292 ; 5.292 ; Rise       ; clk                                ;
;  t_sel_MUX_ABCD_IN[1] ; clk                                ; 4.969 ; 4.969 ; Rise       ; clk                                ;
; t_sel_MUX_Da[*]       ; clk                                ; 5.257 ; 5.257 ; Rise       ; clk                                ;
;  t_sel_MUX_Da[0]      ; clk                                ; 5.257 ; 5.257 ; Rise       ; clk                                ;
;  t_sel_MUX_Da[1]      ; clk                                ; 5.361 ; 5.361 ; Rise       ; clk                                ;
; t_sel_MUX_MEM[*]      ; clk                                ; 4.871 ; 4.871 ; Rise       ; clk                                ;
;  t_sel_MUX_MEM[0]     ; clk                                ; 5.147 ; 5.147 ; Rise       ; clk                                ;
;  t_sel_MUX_MEM[1]     ; clk                                ; 5.372 ; 5.372 ; Rise       ; clk                                ;
;  t_sel_MUX_MEM[2]     ; clk                                ; 4.871 ; 4.871 ; Rise       ; clk                                ;
; t_sel_MUX_ULA[*]      ; clk                                ; 4.592 ; 4.592 ; Rise       ; clk                                ;
;  t_sel_MUX_ULA[0]     ; clk                                ; 4.681 ; 4.681 ; Rise       ; clk                                ;
;  t_sel_MUX_ULA[1]     ; clk                                ; 4.592 ; 4.592 ; Rise       ; clk                                ;
; t_sel_PC[*]           ; clk                                ; 4.947 ; 4.947 ; Rise       ; clk                                ;
;  t_sel_PC[0]          ; clk                                ; 5.241 ; 5.241 ; Rise       ; clk                                ;
;  t_sel_PC[1]          ; clk                                ; 4.947 ; 4.947 ; Rise       ; clk                                ;
; t_sel_SP[*]           ; clk                                ; 4.130 ; 4.130 ; Rise       ; clk                                ;
;  t_sel_SP[0]          ; clk                                ; 4.130 ; 4.130 ; Rise       ; clk                                ;
; t_z                   ; clk                                ; 5.531 ; 5.531 ; Rise       ; clk                                ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.ERRO   ;       ; 5.316 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.ERRO   ;       ; 5.403 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.ERRO   ;       ; 5.316 ; Rise       ; control_block:ctr|y_present.ERRO   ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.ERRO   ;       ; 4.570 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.ERRO   ;       ; 4.570 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.ERRO   ;       ; 4.770 ; Rise       ; control_block:ctr|y_present.ERRO   ;
; t_Aa[*]               ; control_block:ctr|y_present.ERRO   ; 5.894 ; 5.471 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[0]              ; control_block:ctr|y_present.ERRO   ; 5.927 ; 5.927 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[1]              ; control_block:ctr|y_present.ERRO   ; 5.894 ; 5.894 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[2]              ; control_block:ctr|y_present.ERRO   ; 6.686 ; 6.180 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[3]              ; control_block:ctr|y_present.ERRO   ; 6.772 ; 6.034 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[4]              ; control_block:ctr|y_present.ERRO   ; 6.322 ; 5.778 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[5]              ; control_block:ctr|y_present.ERRO   ; 6.126 ; 5.471 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[6]              ; control_block:ctr|y_present.ERRO   ; 6.295 ; 5.859 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[7]              ; control_block:ctr|y_present.ERRO   ; 6.276 ; 6.119 ; Rise       ; control_block:ctr|y_present.ERRO   ;
; t_Da[*]               ; control_block:ctr|y_present.ERRO   ; 5.131 ; 4.937 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[2]              ; control_block:ctr|y_present.ERRO   ; 5.155 ; 5.155 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[3]              ; control_block:ctr|y_present.ERRO   ;       ; 4.937 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[4]              ; control_block:ctr|y_present.ERRO   ; 5.240 ; 5.240 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[5]              ; control_block:ctr|y_present.ERRO   ;       ; 5.118 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[6]              ; control_block:ctr|y_present.ERRO   ; 5.131 ; 5.131 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[7]              ; control_block:ctr|y_present.ERRO   ;       ; 4.953 ; Rise       ; control_block:ctr|y_present.ERRO   ;
; t_c                   ; control_block:ctr|y_present.ERRO   ; 5.200 ; 5.055 ; Rise       ; control_block:ctr|y_present.ERRO   ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.ERRO   ;       ; 3.109 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.ERRO   ;       ; 3.109 ; Rise       ; control_block:ctr|y_present.ERRO   ;
; t_sel_MUX_ULA[*]      ; control_block:ctr|y_present.ERRO   ;       ; 2.732 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_sel_MUX_ULA[1]     ; control_block:ctr|y_present.ERRO   ;       ; 2.732 ; Rise       ; control_block:ctr|y_present.ERRO   ;
; t_z                   ; control_block:ctr|y_present.ERRO   ; 4.987 ; 5.000 ; Rise       ; control_block:ctr|y_present.ERRO   ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.ERRO   ; 5.316 ;       ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.ERRO   ; 5.403 ;       ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.ERRO   ; 5.316 ;       ; Fall       ; control_block:ctr|y_present.ERRO   ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.ERRO   ; 4.570 ;       ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.ERRO   ; 4.570 ;       ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.ERRO   ; 4.770 ;       ; Fall       ; control_block:ctr|y_present.ERRO   ;
; t_Aa[*]               ; control_block:ctr|y_present.ERRO   ; 5.471 ;       ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[2]              ; control_block:ctr|y_present.ERRO   ; 6.180 ;       ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[3]              ; control_block:ctr|y_present.ERRO   ; 6.034 ;       ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[4]              ; control_block:ctr|y_present.ERRO   ; 5.778 ;       ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[5]              ; control_block:ctr|y_present.ERRO   ; 5.471 ;       ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[6]              ; control_block:ctr|y_present.ERRO   ; 5.859 ;       ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[7]              ; control_block:ctr|y_present.ERRO   ; 6.119 ;       ; Fall       ; control_block:ctr|y_present.ERRO   ;
; t_Da[*]               ; control_block:ctr|y_present.ERRO   ; 4.937 ; 5.131 ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[2]              ; control_block:ctr|y_present.ERRO   ; 5.155 ; 5.155 ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[3]              ; control_block:ctr|y_present.ERRO   ; 4.937 ;       ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[4]              ; control_block:ctr|y_present.ERRO   ; 5.240 ; 5.240 ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[5]              ; control_block:ctr|y_present.ERRO   ; 5.118 ;       ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[6]              ; control_block:ctr|y_present.ERRO   ; 5.131 ; 5.131 ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[7]              ; control_block:ctr|y_present.ERRO   ; 4.953 ;       ; Fall       ; control_block:ctr|y_present.ERRO   ;
; t_c                   ; control_block:ctr|y_present.ERRO   ; 5.055 ; 5.200 ; Fall       ; control_block:ctr|y_present.ERRO   ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.ERRO   ; 3.109 ;       ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.ERRO   ; 3.109 ;       ; Fall       ; control_block:ctr|y_present.ERRO   ;
; t_sel_MUX_ULA[*]      ; control_block:ctr|y_present.ERRO   ; 2.732 ;       ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_sel_MUX_ULA[1]     ; control_block:ctr|y_present.ERRO   ; 2.732 ;       ; Fall       ; control_block:ctr|y_present.ERRO   ;
; t_z                   ; control_block:ctr|y_present.ERRO   ; 5.000 ; 4.987 ; Fall       ; control_block:ctr|y_present.ERRO   ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.OPR    ; 5.589 ; 5.445 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.OPR    ; 5.589 ; 5.532 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.OPR    ; 5.786 ; 5.445 ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.OPR    ;       ; 4.699 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.OPR    ;       ; 4.699 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.OPR    ;       ; 4.899 ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_Aa[*]               ; control_block:ctr|y_present.OPR    ; 6.388 ; 5.600 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[0]              ; control_block:ctr|y_present.OPR    ; 6.971 ; 6.971 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[1]              ; control_block:ctr|y_present.OPR    ; 6.797 ; 6.797 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[2]              ; control_block:ctr|y_present.OPR    ; 6.838 ; 6.309 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[3]              ; control_block:ctr|y_present.OPR    ; 6.876 ; 6.163 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[4]              ; control_block:ctr|y_present.OPR    ; 6.670 ; 5.907 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[5]              ; control_block:ctr|y_present.OPR    ; 6.388 ; 5.600 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[6]              ; control_block:ctr|y_present.OPR    ; 7.008 ; 5.988 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[7]              ; control_block:ctr|y_present.OPR    ; 6.883 ; 6.248 ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_Da[*]               ; control_block:ctr|y_present.OPR    ; 5.260 ; 5.066 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Da[0]              ; control_block:ctr|y_present.OPR    ; 6.138 ; 6.138 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Da[1]              ; control_block:ctr|y_present.OPR    ; 5.640 ; 5.640 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Da[2]              ; control_block:ctr|y_present.OPR    ; 5.284 ; 5.284 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Da[3]              ; control_block:ctr|y_present.OPR    ; 5.779 ; 5.066 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Da[4]              ; control_block:ctr|y_present.OPR    ; 5.369 ; 5.369 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Da[5]              ; control_block:ctr|y_present.OPR    ; 6.035 ; 5.247 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Da[6]              ; control_block:ctr|y_present.OPR    ; 5.260 ; 5.260 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Da[7]              ; control_block:ctr|y_present.OPR    ; 5.717 ; 5.082 ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_c                   ; control_block:ctr|y_present.OPR    ; 6.318 ; 6.130 ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_count_PC            ; control_block:ctr|y_present.OPR    ; 3.416 ;       ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_op1_ld              ; control_block:ctr|y_present.OPR    ; 2.297 ;       ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_op1_out[*]          ; control_block:ctr|y_present.OPR    ; 4.072 ; 4.072 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[0]         ; control_block:ctr|y_present.OPR    ; 4.579 ; 4.579 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[1]         ; control_block:ctr|y_present.OPR    ; 4.556 ; 4.556 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[2]         ; control_block:ctr|y_present.OPR    ; 4.484 ; 4.484 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[3]         ; control_block:ctr|y_present.OPR    ; 4.171 ; 4.171 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[4]         ; control_block:ctr|y_present.OPR    ; 4.072 ; 4.072 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[5]         ; control_block:ctr|y_present.OPR    ; 4.350 ; 4.350 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[6]         ; control_block:ctr|y_present.OPR    ; 4.155 ; 4.155 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[7]         ; control_block:ctr|y_present.OPR    ; 4.292 ; 4.292 ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_z                   ; control_block:ctr|y_present.OPR    ; 6.120 ; 6.107 ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.OPR    ; 5.445 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.OPR    ; 5.532 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.OPR    ; 5.445 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.OPR    ; 4.699 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.OPR    ; 4.699 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.OPR    ; 4.899 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_Aa[*]               ; control_block:ctr|y_present.OPR    ; 5.600 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[2]              ; control_block:ctr|y_present.OPR    ; 6.309 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[3]              ; control_block:ctr|y_present.OPR    ; 6.163 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[4]              ; control_block:ctr|y_present.OPR    ; 5.907 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[5]              ; control_block:ctr|y_present.OPR    ; 5.600 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[6]              ; control_block:ctr|y_present.OPR    ; 5.988 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[7]              ; control_block:ctr|y_present.OPR    ; 6.248 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_Da[*]               ; control_block:ctr|y_present.OPR    ; 5.066 ; 5.260 ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Da[2]              ; control_block:ctr|y_present.OPR    ; 5.284 ; 5.284 ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Da[3]              ; control_block:ctr|y_present.OPR    ; 5.066 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Da[4]              ; control_block:ctr|y_present.OPR    ; 5.369 ; 5.369 ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Da[5]              ; control_block:ctr|y_present.OPR    ; 5.247 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Da[6]              ; control_block:ctr|y_present.OPR    ; 5.260 ; 5.260 ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Da[7]              ; control_block:ctr|y_present.OPR    ; 5.082 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_c                   ; control_block:ctr|y_present.OPR    ; 6.130 ; 6.318 ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_count_PC            ; control_block:ctr|y_present.OPR    ;       ; 3.416 ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_op1_ld              ; control_block:ctr|y_present.OPR    ;       ; 2.297 ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_z                   ; control_block:ctr|y_present.OPR    ; 6.107 ; 6.120 ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.OPR2   ; 5.484 ; 5.392 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.OPR2   ; 6.022 ; 5.479 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.OPR2   ; 5.484 ; 5.392 ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.OPR2   ; 5.189 ; 4.646 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.OPR2   ; 5.474 ; 4.646 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.OPR2   ; 5.189 ; 4.846 ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_Aa[*]               ; control_block:ctr|y_present.OPR2   ; 6.199 ; 5.547 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[0]              ; control_block:ctr|y_present.OPR2   ; 6.490 ; 6.490 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[1]              ; control_block:ctr|y_present.OPR2   ; 6.570 ; 6.570 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[2]              ; control_block:ctr|y_present.OPR2   ; 6.660 ; 6.256 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[3]              ; control_block:ctr|y_present.OPR2   ; 6.516 ; 6.110 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[4]              ; control_block:ctr|y_present.OPR2   ; 6.341 ; 5.854 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[5]              ; control_block:ctr|y_present.OPR2   ; 6.199 ; 5.547 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[6]              ; control_block:ctr|y_present.OPR2   ; 6.536 ; 5.935 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[7]              ; control_block:ctr|y_present.OPR2   ; 6.273 ; 6.195 ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_Da[*]               ; control_block:ctr|y_present.OPR2   ; 5.107 ; 5.013 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[0]              ; control_block:ctr|y_present.OPR2   ; 5.657 ; 5.657 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[1]              ; control_block:ctr|y_present.OPR2   ; 5.413 ; 5.413 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[2]              ; control_block:ctr|y_present.OPR2   ; 5.231 ; 5.231 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[3]              ; control_block:ctr|y_present.OPR2   ; 5.419 ; 5.013 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[4]              ; control_block:ctr|y_present.OPR2   ; 5.316 ; 5.316 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[5]              ; control_block:ctr|y_present.OPR2   ; 5.846 ; 5.194 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[6]              ; control_block:ctr|y_present.OPR2   ; 5.207 ; 5.207 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[7]              ; control_block:ctr|y_present.OPR2   ; 5.107 ; 5.029 ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_c                   ; control_block:ctr|y_present.OPR2   ; 6.265 ; 6.077 ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_count_PC            ; control_block:ctr|y_present.OPR2   ; 3.592 ;       ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_op2_ld              ; control_block:ctr|y_present.OPR2   ; 2.288 ;       ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_op2_out[*]          ; control_block:ctr|y_present.OPR2   ; 4.099 ; 4.099 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[0]         ; control_block:ctr|y_present.OPR2   ; 4.789 ; 4.789 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[1]         ; control_block:ctr|y_present.OPR2   ; 4.346 ; 4.346 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[2]         ; control_block:ctr|y_present.OPR2   ; 4.772 ; 4.772 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[3]         ; control_block:ctr|y_present.OPR2   ; 4.387 ; 4.387 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[4]         ; control_block:ctr|y_present.OPR2   ; 4.383 ; 4.383 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[5]         ; control_block:ctr|y_present.OPR2   ; 4.099 ; 4.099 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[6]         ; control_block:ctr|y_present.OPR2   ; 4.468 ; 4.468 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[7]         ; control_block:ctr|y_present.OPR2   ; 4.507 ; 4.507 ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_z                   ; control_block:ctr|y_present.OPR2   ; 6.067 ; 6.054 ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.OPR2   ; 5.392 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.OPR2   ; 5.479 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.OPR2   ; 5.392 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.OPR2   ; 4.646 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.OPR2   ; 4.646 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.OPR2   ; 4.846 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_Aa[*]               ; control_block:ctr|y_present.OPR2   ; 5.547 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[2]              ; control_block:ctr|y_present.OPR2   ; 6.256 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[3]              ; control_block:ctr|y_present.OPR2   ; 6.110 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[4]              ; control_block:ctr|y_present.OPR2   ; 5.854 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[5]              ; control_block:ctr|y_present.OPR2   ; 5.547 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[6]              ; control_block:ctr|y_present.OPR2   ; 5.935 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[7]              ; control_block:ctr|y_present.OPR2   ; 6.195 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_Da[*]               ; control_block:ctr|y_present.OPR2   ; 5.013 ; 5.207 ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[2]              ; control_block:ctr|y_present.OPR2   ; 5.231 ; 5.231 ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[3]              ; control_block:ctr|y_present.OPR2   ; 5.013 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[4]              ; control_block:ctr|y_present.OPR2   ; 5.316 ; 5.316 ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[5]              ; control_block:ctr|y_present.OPR2   ; 5.194 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[6]              ; control_block:ctr|y_present.OPR2   ; 5.207 ; 5.207 ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[7]              ; control_block:ctr|y_present.OPR2   ; 5.029 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_c                   ; control_block:ctr|y_present.OPR2   ; 6.077 ; 6.265 ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_count_PC            ; control_block:ctr|y_present.OPR2   ;       ; 3.592 ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_op2_ld              ; control_block:ctr|y_present.OPR2   ;       ; 2.288 ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_z                   ; control_block:ctr|y_present.OPR2   ; 6.054 ; 6.067 ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.search ; 4.777 ; 4.777 ; Rise       ; control_block:ctr|y_present.search ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.search ; 4.864 ; 4.864 ; Rise       ; control_block:ctr|y_present.search ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.search ; 4.777 ; 4.777 ; Rise       ; control_block:ctr|y_present.search ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.search ; 4.721 ; 4.681 ; Rise       ; control_block:ctr|y_present.search ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.search ; 4.721 ; 4.681 ; Rise       ; control_block:ctr|y_present.search ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.search ; 4.921 ; 4.881 ; Rise       ; control_block:ctr|y_present.search ;
; t_Aa[*]               ; control_block:ctr|y_present.search ; 5.846 ; 5.582 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[0]              ; control_block:ctr|y_present.search ; 6.129 ; 6.129 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[1]              ; control_block:ctr|y_present.search ; 6.363 ; 6.363 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[2]              ; control_block:ctr|y_present.search ; 6.360 ; 6.291 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[3]              ; control_block:ctr|y_present.search ; 6.002 ; 6.002 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[4]              ; control_block:ctr|y_present.search ; 6.188 ; 5.889 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[5]              ; control_block:ctr|y_present.search ; 5.846 ; 5.582 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[6]              ; control_block:ctr|y_present.search ; 6.042 ; 5.970 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[7]              ; control_block:ctr|y_present.search ; 6.038 ; 6.038 ; Rise       ; control_block:ctr|y_present.search ;
; t_Da[*]               ; control_block:ctr|y_present.search ; 4.856 ; 4.856 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Da[0]              ; control_block:ctr|y_present.search ; 5.290 ; 5.290 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Da[1]              ; control_block:ctr|y_present.search ; 4.979 ; 4.979 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Da[2]              ; control_block:ctr|y_present.search ; 5.033 ; 5.033 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Da[3]              ; control_block:ctr|y_present.search ; 5.094 ; 5.048 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Da[4]              ; control_block:ctr|y_present.search ; 5.351 ; 5.351 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Da[5]              ; control_block:ctr|y_present.search ; 4.856 ; 4.856 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Da[6]              ; control_block:ctr|y_present.search ; 5.026 ; 5.026 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Da[7]              ; control_block:ctr|y_present.search ; 5.050 ; 5.050 ; Rise       ; control_block:ctr|y_present.search ;
; t_OP_sel[*]           ; control_block:ctr|y_present.search ; 4.525 ; 4.525 ; Rise       ; control_block:ctr|y_present.search ;
;  t_OP_sel[0]          ; control_block:ctr|y_present.search ; 4.525 ; 4.525 ; Rise       ; control_block:ctr|y_present.search ;
;  t_OP_sel[1]          ; control_block:ctr|y_present.search ; 4.625 ; 4.625 ; Rise       ; control_block:ctr|y_present.search ;
;  t_OP_sel[2]          ; control_block:ctr|y_present.search ; 4.530 ; 4.530 ; Rise       ; control_block:ctr|y_present.search ;
;  t_OP_sel[3]          ; control_block:ctr|y_present.search ; 4.539 ; 4.539 ; Rise       ; control_block:ctr|y_present.search ;
; t_W_wr                ; control_block:ctr|y_present.search ; 4.181 ; 4.181 ; Rise       ; control_block:ctr|y_present.search ;
; t_Wa                  ; control_block:ctr|y_present.search ; 5.030 ; 5.030 ; Rise       ; control_block:ctr|y_present.search ;
; t_c                   ; control_block:ctr|y_present.search ; 5.478 ; 5.478 ; Rise       ; control_block:ctr|y_present.search ;
; t_clk_d               ; control_block:ctr|y_present.search ; 4.666 ; 4.666 ; Rise       ; control_block:ctr|y_present.search ;
; t_count_PC            ; control_block:ctr|y_present.search ; 3.368 ; 4.751 ; Rise       ; control_block:ctr|y_present.search ;
; t_count_SP            ; control_block:ctr|y_present.search ; 4.456 ; 4.456 ; Rise       ; control_block:ctr|y_present.search ;
; t_op_ld               ; control_block:ctr|y_present.search ; 2.134 ;       ; Rise       ; control_block:ctr|y_present.search ;
; t_op_out[*]           ; control_block:ctr|y_present.search ; 3.423 ; 3.423 ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[0]          ; control_block:ctr|y_present.search ; 3.697 ; 3.697 ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[1]          ; control_block:ctr|y_present.search ; 3.423 ; 3.423 ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[2]          ; control_block:ctr|y_present.search ; 3.477 ; 3.477 ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[3]          ; control_block:ctr|y_present.search ; 4.907 ; 4.907 ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[4]          ; control_block:ctr|y_present.search ; 3.756 ; 3.756 ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[5]          ; control_block:ctr|y_present.search ; 3.642 ; 3.642 ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[6]          ; control_block:ctr|y_present.search ; 3.630 ; 3.630 ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[7]          ; control_block:ctr|y_present.search ; 3.642 ; 3.642 ; Rise       ; control_block:ctr|y_present.search ;
; t_push_pop            ; control_block:ctr|y_present.search ; 4.534 ; 4.534 ; Rise       ; control_block:ctr|y_present.search ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.search ; 4.391 ; 4.391 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_ABCD_IN[0] ; control_block:ctr|y_present.search ; 4.391 ; 4.391 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.search ; 4.427 ; 4.427 ; Rise       ; control_block:ctr|y_present.search ;
; t_sel_MUX_Da[*]       ; control_block:ctr|y_present.search ; 4.547 ; 4.547 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_Da[0]      ; control_block:ctr|y_present.search ; 4.569 ; 4.569 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_Da[1]      ; control_block:ctr|y_present.search ; 4.547 ; 4.547 ; Rise       ; control_block:ctr|y_present.search ;
; t_sel_MUX_MEM[*]      ; control_block:ctr|y_present.search ; 4.786 ; 4.786 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_MEM[0]     ; control_block:ctr|y_present.search ; 4.786 ; 4.786 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_MEM[1]     ; control_block:ctr|y_present.search ; 4.873 ; 4.873 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_MEM[2]     ; control_block:ctr|y_present.search ; 4.790 ; 4.790 ; Rise       ; control_block:ctr|y_present.search ;
; t_sel_MUX_ULA[*]      ; control_block:ctr|y_present.search ; 4.016 ; 4.016 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_ULA[0]     ; control_block:ctr|y_present.search ; 4.193 ; 4.193 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_ULA[1]     ; control_block:ctr|y_present.search ; 4.016 ; 4.016 ; Rise       ; control_block:ctr|y_present.search ;
; t_sel_PC[*]           ; control_block:ctr|y_present.search ; 4.452 ; 4.452 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_PC[0]          ; control_block:ctr|y_present.search ; 4.452 ; 4.452 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_PC[1]          ; control_block:ctr|y_present.search ; 4.945 ; 4.945 ; Rise       ; control_block:ctr|y_present.search ;
; t_sel_SP[*]           ; control_block:ctr|y_present.search ; 4.654 ; 4.654 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_SP[0]          ; control_block:ctr|y_present.search ; 4.654 ; 4.654 ; Rise       ; control_block:ctr|y_present.search ;
; t_z                   ; control_block:ctr|y_present.search ; 5.943 ; 5.943 ; Rise       ; control_block:ctr|y_present.search ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.search ; 5.427 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.search ; 5.514 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.search ; 5.427 ;       ; Fall       ; control_block:ctr|y_present.search ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.search ; 4.681 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.search ; 4.681 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.search ; 4.881 ;       ; Fall       ; control_block:ctr|y_present.search ;
; t_Aa[*]               ; control_block:ctr|y_present.search ; 5.582 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[2]              ; control_block:ctr|y_present.search ; 6.291 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[3]              ; control_block:ctr|y_present.search ; 6.145 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[4]              ; control_block:ctr|y_present.search ; 5.889 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[5]              ; control_block:ctr|y_present.search ; 5.582 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[6]              ; control_block:ctr|y_present.search ; 5.970 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[7]              ; control_block:ctr|y_present.search ; 6.230 ;       ; Fall       ; control_block:ctr|y_present.search ;
; t_Da[*]               ; control_block:ctr|y_present.search ; 5.048 ; 5.242 ; Fall       ; control_block:ctr|y_present.search ;
;  t_Da[2]              ; control_block:ctr|y_present.search ; 5.266 ; 5.266 ; Fall       ; control_block:ctr|y_present.search ;
;  t_Da[3]              ; control_block:ctr|y_present.search ; 5.048 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_Da[4]              ; control_block:ctr|y_present.search ; 5.351 ; 5.351 ; Fall       ; control_block:ctr|y_present.search ;
;  t_Da[5]              ; control_block:ctr|y_present.search ; 5.229 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_Da[6]              ; control_block:ctr|y_present.search ; 5.242 ; 5.242 ; Fall       ; control_block:ctr|y_present.search ;
;  t_Da[7]              ; control_block:ctr|y_present.search ; 5.064 ;       ; Fall       ; control_block:ctr|y_present.search ;
; t_c                   ; control_block:ctr|y_present.search ; 6.112 ; 6.300 ; Fall       ; control_block:ctr|y_present.search ;
; t_count_PC            ; control_block:ctr|y_present.search ;       ; 3.368 ; Fall       ; control_block:ctr|y_present.search ;
; t_op_ld               ; control_block:ctr|y_present.search ;       ; 2.134 ; Fall       ; control_block:ctr|y_present.search ;
; t_z                   ; control_block:ctr|y_present.search ; 6.089 ; 6.102 ; Fall       ; control_block:ctr|y_present.search ;
+-----------------------+------------------------------------+-------+-------+------------+------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                 ;
+-------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                               ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                    ; -14.338   ; -2.799 ; N/A      ; N/A     ; -2.000              ;
;  clk                                ; -14.338   ; -2.799 ; N/A      ; N/A     ; -2.000              ;
;  control_block:ctr|y_present.ERRO   ; 0.121     ; -0.652 ; N/A      ; N/A     ; 0.500               ;
;  control_block:ctr|y_present.OPR    ; -2.704    ; 1.970  ; N/A      ; N/A     ; -0.500              ;
;  control_block:ctr|y_present.OPR2   ; -2.773    ; 2.127  ; N/A      ; N/A     ; -0.500              ;
;  control_block:ctr|y_present.search ; -4.102    ; 3.108  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                     ; -1155.803 ; -13.31 ; 0.0      ; 0.0     ; -337.684            ;
;  clk                                ; -1082.248 ; -9.246 ; N/A      ; N/A     ; -313.684            ;
;  control_block:ctr|y_present.ERRO   ; 0.000     ; -4.064 ; N/A      ; N/A     ; 0.000               ;
;  control_block:ctr|y_present.OPR    ; -19.295   ; 0.000  ; N/A      ; N/A     ; -8.000              ;
;  control_block:ctr|y_present.OPR2   ; -21.732   ; 0.000  ; N/A      ; N/A     ; -8.000              ;
;  control_block:ctr|y_present.search ; -32.528   ; 0.000  ; N/A      ; N/A     ; -8.000              ;
+-------------------------------------+-----------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; address_b[*]  ; clk        ; 0.775  ; 0.775  ; Rise       ; clk             ;
;  address_b[0] ; clk        ; -0.392 ; -0.392 ; Rise       ; clk             ;
;  address_b[1] ; clk        ; -0.419 ; -0.419 ; Rise       ; clk             ;
;  address_b[2] ; clk        ; -0.200 ; -0.200 ; Rise       ; clk             ;
;  address_b[3] ; clk        ; 0.775  ; 0.775  ; Rise       ; clk             ;
;  address_b[4] ; clk        ; 0.598  ; 0.598  ; Rise       ; clk             ;
;  address_b[5] ; clk        ; 0.503  ; 0.503  ; Rise       ; clk             ;
;  address_b[6] ; clk        ; 0.696  ; 0.696  ; Rise       ; clk             ;
;  address_b[7] ; clk        ; 0.396  ; 0.396  ; Rise       ; clk             ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; address_b[*]  ; clk        ; 0.688 ; 0.688 ; Rise       ; clk             ;
;  address_b[0] ; clk        ; 0.661 ; 0.661 ; Rise       ; clk             ;
;  address_b[1] ; clk        ; 0.688 ; 0.688 ; Rise       ; clk             ;
;  address_b[2] ; clk        ; 0.547 ; 0.547 ; Rise       ; clk             ;
;  address_b[3] ; clk        ; 0.000 ; 0.000 ; Rise       ; clk             ;
;  address_b[4] ; clk        ; 0.060 ; 0.060 ; Rise       ; clk             ;
;  address_b[5] ; clk        ; 0.132 ; 0.132 ; Rise       ; clk             ;
;  address_b[6] ; clk        ; 0.059 ; 0.059 ; Rise       ; clk             ;
;  address_b[7] ; clk        ; 0.221 ; 0.221 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+-----------------------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port             ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------------------+------------------------------------+--------+--------+------------+------------------------------------+
; C                     ; clk                                ; 10.413 ; 10.413 ; Rise       ; clk                                ;
; Z                     ; clk                                ; 9.817  ; 9.817  ; Rise       ; clk                                ;
; hex0[*]               ; clk                                ; 17.025 ; 17.025 ; Rise       ; clk                                ;
;  hex0[0]              ; clk                                ; 17.025 ; 17.025 ; Rise       ; clk                                ;
;  hex0[1]              ; clk                                ; 16.986 ; 16.986 ; Rise       ; clk                                ;
;  hex0[2]              ; clk                                ; 17.021 ; 17.021 ; Rise       ; clk                                ;
;  hex0[3]              ; clk                                ; 16.770 ; 16.770 ; Rise       ; clk                                ;
;  hex0[4]              ; clk                                ; 16.772 ; 16.772 ; Rise       ; clk                                ;
;  hex0[5]              ; clk                                ; 16.756 ; 16.756 ; Rise       ; clk                                ;
;  hex0[6]              ; clk                                ; 16.757 ; 16.757 ; Rise       ; clk                                ;
; hex1[*]               ; clk                                ; 17.811 ; 17.811 ; Rise       ; clk                                ;
;  hex1[0]              ; clk                                ; 17.811 ; 17.811 ; Rise       ; clk                                ;
;  hex1[1]              ; clk                                ; 17.671 ; 17.671 ; Rise       ; clk                                ;
;  hex1[2]              ; clk                                ; 17.299 ; 17.299 ; Rise       ; clk                                ;
;  hex1[3]              ; clk                                ; 17.380 ; 17.380 ; Rise       ; clk                                ;
;  hex1[4]              ; clk                                ; 17.345 ; 17.345 ; Rise       ; clk                                ;
;  hex1[5]              ; clk                                ; 17.614 ; 17.614 ; Rise       ; clk                                ;
;  hex1[6]              ; clk                                ; 17.623 ; 17.623 ; Rise       ; clk                                ;
; hex2[*]               ; clk                                ; 14.601 ; 14.601 ; Rise       ; clk                                ;
;  hex2[0]              ; clk                                ; 14.601 ; 14.601 ; Rise       ; clk                                ;
;  hex2[2]              ; clk                                ; 13.058 ; 13.058 ; Rise       ; clk                                ;
;  hex2[3]              ; clk                                ; 14.588 ; 14.588 ; Rise       ; clk                                ;
;  hex2[4]              ; clk                                ; 14.572 ; 14.572 ; Rise       ; clk                                ;
;  hex2[5]              ; clk                                ; 12.977 ; 12.977 ; Rise       ; clk                                ;
;  hex2[6]              ; clk                                ; 12.722 ; 12.722 ; Rise       ; clk                                ;
; t_AB_Reg[*]           ; clk                                ; 18.636 ; 18.636 ; Rise       ; clk                                ;
;  t_AB_Reg[0]          ; clk                                ; 18.636 ; 18.636 ; Rise       ; clk                                ;
;  t_AB_Reg[1]          ; clk                                ; 18.450 ; 18.450 ; Rise       ; clk                                ;
; t_AB_RegX[*]          ; clk                                ; 14.979 ; 14.979 ; Rise       ; clk                                ;
;  t_AB_RegX[0]         ; clk                                ; 14.559 ; 14.559 ; Rise       ; clk                                ;
;  t_AB_RegX[1]         ; clk                                ; 14.979 ; 14.979 ; Rise       ; clk                                ;
; t_Aa[*]               ; clk                                ; 18.559 ; 18.559 ; Rise       ; clk                                ;
;  t_Aa[0]              ; clk                                ; 18.206 ; 18.206 ; Rise       ; clk                                ;
;  t_Aa[1]              ; clk                                ; 18.559 ; 18.559 ; Rise       ; clk                                ;
;  t_Aa[2]              ; clk                                ; 17.996 ; 17.996 ; Rise       ; clk                                ;
;  t_Aa[3]              ; clk                                ; 18.140 ; 18.140 ; Rise       ; clk                                ;
;  t_Aa[4]              ; clk                                ; 18.251 ; 18.251 ; Rise       ; clk                                ;
;  t_Aa[5]              ; clk                                ; 17.415 ; 17.415 ; Rise       ; clk                                ;
;  t_Aa[6]              ; clk                                ; 18.499 ; 18.499 ; Rise       ; clk                                ;
;  t_Aa[7]              ; clk                                ; 18.243 ; 18.243 ; Rise       ; clk                                ;
; t_Da[*]               ; clk                                ; 16.376 ; 16.376 ; Rise       ; clk                                ;
;  t_Da[0]              ; clk                                ; 16.376 ; 16.376 ; Rise       ; clk                                ;
;  t_Da[1]              ; clk                                ; 14.924 ; 14.924 ; Rise       ; clk                                ;
;  t_Da[2]              ; clk                                ; 16.212 ; 16.212 ; Rise       ; clk                                ;
;  t_Da[3]              ; clk                                ; 15.337 ; 15.337 ; Rise       ; clk                                ;
;  t_Da[4]              ; clk                                ; 16.114 ; 16.114 ; Rise       ; clk                                ;
;  t_Da[5]              ; clk                                ; 15.710 ; 15.710 ; Rise       ; clk                                ;
;  t_Da[6]              ; clk                                ; 16.096 ; 16.096 ; Rise       ; clk                                ;
;  t_Da[7]              ; clk                                ; 15.629 ; 15.629 ; Rise       ; clk                                ;
; t_OP_sel[*]           ; clk                                ; 11.564 ; 11.564 ; Rise       ; clk                                ;
;  t_OP_sel[0]          ; clk                                ; 9.841  ; 9.841  ; Rise       ; clk                                ;
;  t_OP_sel[1]          ; clk                                ; 11.564 ; 11.564 ; Rise       ; clk                                ;
;  t_OP_sel[2]          ; clk                                ; 10.427 ; 10.427 ; Rise       ; clk                                ;
;  t_OP_sel[3]          ; clk                                ; 11.420 ; 11.420 ; Rise       ; clk                                ;
; t_W_wr                ; clk                                ; 12.303 ; 12.303 ; Rise       ; clk                                ;
; t_Wa                  ; clk                                ; 11.197 ; 11.197 ; Rise       ; clk                                ;
; t_c                   ; clk                                ; 21.482 ; 21.482 ; Rise       ; clk                                ;
; t_clk_d               ; clk                                ; 10.618 ; 10.618 ; Rise       ; clk                                ;
; t_count_PC            ; clk                                ; 12.805 ; 12.805 ; Rise       ; clk                                ;
; t_count_SP            ; clk                                ; 9.218  ; 9.218  ; Rise       ; clk                                ;
; t_mem[*]              ; clk                                ; 11.436 ; 11.436 ; Rise       ; clk                                ;
;  t_mem[0]             ; clk                                ; 10.682 ; 10.682 ; Rise       ; clk                                ;
;  t_mem[1]             ; clk                                ; 10.622 ; 10.622 ; Rise       ; clk                                ;
;  t_mem[2]             ; clk                                ; 10.443 ; 10.443 ; Rise       ; clk                                ;
;  t_mem[3]             ; clk                                ; 11.436 ; 11.436 ; Rise       ; clk                                ;
;  t_mem[4]             ; clk                                ; 10.134 ; 10.134 ; Rise       ; clk                                ;
;  t_mem[5]             ; clk                                ; 10.523 ; 10.523 ; Rise       ; clk                                ;
;  t_mem[6]             ; clk                                ; 10.971 ; 10.971 ; Rise       ; clk                                ;
;  t_mem[7]             ; clk                                ; 10.122 ; 10.122 ; Rise       ; clk                                ;
; t_push_pop            ; clk                                ; 8.929  ; 8.929  ; Rise       ; clk                                ;
; t_sel_MUX_ABCD_IN[*]  ; clk                                ; 12.043 ; 12.043 ; Rise       ; clk                                ;
;  t_sel_MUX_ABCD_IN[0] ; clk                                ; 12.043 ; 12.043 ; Rise       ; clk                                ;
;  t_sel_MUX_ABCD_IN[1] ; clk                                ; 10.334 ; 10.334 ; Rise       ; clk                                ;
; t_sel_MUX_Da[*]       ; clk                                ; 11.387 ; 11.387 ; Rise       ; clk                                ;
;  t_sel_MUX_Da[0]      ; clk                                ; 10.889 ; 10.889 ; Rise       ; clk                                ;
;  t_sel_MUX_Da[1]      ; clk                                ; 11.387 ; 11.387 ; Rise       ; clk                                ;
; t_sel_MUX_MEM[*]      ; clk                                ; 14.000 ; 14.000 ; Rise       ; clk                                ;
;  t_sel_MUX_MEM[0]     ; clk                                ; 12.011 ; 12.011 ; Rise       ; clk                                ;
;  t_sel_MUX_MEM[1]     ; clk                                ; 14.000 ; 14.000 ; Rise       ; clk                                ;
;  t_sel_MUX_MEM[2]     ; clk                                ; 11.615 ; 11.615 ; Rise       ; clk                                ;
; t_sel_MUX_ULA[*]      ; clk                                ; 10.189 ; 10.189 ; Rise       ; clk                                ;
;  t_sel_MUX_ULA[0]     ; clk                                ; 10.189 ; 10.189 ; Rise       ; clk                                ;
;  t_sel_MUX_ULA[1]     ; clk                                ; 9.804  ; 9.804  ; Rise       ; clk                                ;
; t_sel_PC[*]           ; clk                                ; 13.200 ; 13.200 ; Rise       ; clk                                ;
;  t_sel_PC[0]          ; clk                                ; 11.734 ; 11.734 ; Rise       ; clk                                ;
;  t_sel_PC[1]          ; clk                                ; 13.200 ; 13.200 ; Rise       ; clk                                ;
; t_sel_SP[*]           ; clk                                ; 8.618  ; 8.618  ; Rise       ; clk                                ;
;  t_sel_SP[0]          ; clk                                ; 8.618  ; 8.618  ; Rise       ; clk                                ;
; t_z                   ; clk                                ; 23.235 ; 23.235 ; Rise       ; clk                                ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.ERRO   ;        ; 11.328 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.ERRO   ;        ; 11.328 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.ERRO   ;        ; 11.123 ; Rise       ; control_block:ctr|y_present.ERRO   ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.ERRO   ;        ; 9.843  ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.ERRO   ;        ; 9.423  ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.ERRO   ;        ; 9.843  ; Rise       ; control_block:ctr|y_present.ERRO   ;
; t_Aa[*]               ; control_block:ctr|y_present.ERRO   ; 13.398 ; 13.398 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[0]              ; control_block:ctr|y_present.ERRO   ; 11.608 ; 11.608 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[1]              ; control_block:ctr|y_present.ERRO   ; 11.362 ; 11.362 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[2]              ; control_block:ctr|y_present.ERRO   ; 13.069 ; 13.069 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[3]              ; control_block:ctr|y_present.ERRO   ; 13.398 ; 13.398 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[4]              ; control_block:ctr|y_present.ERRO   ; 12.478 ; 12.478 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[5]              ; control_block:ctr|y_present.ERRO   ; 11.989 ; 11.989 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[6]              ; control_block:ctr|y_present.ERRO   ; 12.427 ; 12.427 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[7]              ; control_block:ctr|y_present.ERRO   ; 12.387 ; 12.911 ; Rise       ; control_block:ctr|y_present.ERRO   ;
; t_Da[*]               ; control_block:ctr|y_present.ERRO   ; 11.160 ; 11.160 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[2]              ; control_block:ctr|y_present.ERRO   ; 11.099 ; 11.099 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[3]              ; control_block:ctr|y_present.ERRO   ;        ; 10.432 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[4]              ; control_block:ctr|y_present.ERRO   ; 11.160 ; 11.160 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[5]              ; control_block:ctr|y_present.ERRO   ;        ; 10.805 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[6]              ; control_block:ctr|y_present.ERRO   ; 10.816 ; 10.816 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[7]              ; control_block:ctr|y_present.ERRO   ;        ; 10.530 ; Rise       ; control_block:ctr|y_present.ERRO   ;
; t_c                   ; control_block:ctr|y_present.ERRO   ; 16.383 ; 16.383 ; Rise       ; control_block:ctr|y_present.ERRO   ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.ERRO   ;        ; 6.151  ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.ERRO   ;        ; 6.151  ; Rise       ; control_block:ctr|y_present.ERRO   ;
; t_sel_MUX_ULA[*]      ; control_block:ctr|y_present.ERRO   ;        ; 5.344  ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_sel_MUX_ULA[1]     ; control_block:ctr|y_present.ERRO   ;        ; 5.344  ; Rise       ; control_block:ctr|y_present.ERRO   ;
; t_z                   ; control_block:ctr|y_present.ERRO   ; 17.752 ; 17.752 ; Rise       ; control_block:ctr|y_present.ERRO   ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.ERRO   ; 11.328 ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.ERRO   ; 11.328 ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.ERRO   ; 11.123 ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.ERRO   ; 9.843  ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.ERRO   ; 9.423  ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.ERRO   ; 9.843  ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
; t_Aa[*]               ; control_block:ctr|y_present.ERRO   ; 12.911 ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[2]              ; control_block:ctr|y_present.ERRO   ; 12.883 ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[3]              ; control_block:ctr|y_present.ERRO   ; 12.665 ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[4]              ; control_block:ctr|y_present.ERRO   ; 12.111 ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[5]              ; control_block:ctr|y_present.ERRO   ; 11.507 ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[6]              ; control_block:ctr|y_present.ERRO   ; 12.340 ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[7]              ; control_block:ctr|y_present.ERRO   ; 12.911 ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
; t_Da[*]               ; control_block:ctr|y_present.ERRO   ; 11.160 ; 11.160 ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[2]              ; control_block:ctr|y_present.ERRO   ; 11.099 ; 11.099 ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[3]              ; control_block:ctr|y_present.ERRO   ; 10.432 ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[4]              ; control_block:ctr|y_present.ERRO   ; 11.160 ; 11.160 ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[5]              ; control_block:ctr|y_present.ERRO   ; 10.805 ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[6]              ; control_block:ctr|y_present.ERRO   ; 10.816 ; 10.816 ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[7]              ; control_block:ctr|y_present.ERRO   ; 10.530 ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
; t_c                   ; control_block:ctr|y_present.ERRO   ; 16.383 ; 16.383 ; Fall       ; control_block:ctr|y_present.ERRO   ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.ERRO   ; 6.151  ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.ERRO   ; 6.151  ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
; t_sel_MUX_ULA[*]      ; control_block:ctr|y_present.ERRO   ; 5.344  ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_sel_MUX_ULA[1]     ; control_block:ctr|y_present.ERRO   ; 5.344  ;        ; Fall       ; control_block:ctr|y_present.ERRO   ;
; t_z                   ; control_block:ctr|y_present.ERRO   ; 17.752 ; 17.752 ; Fall       ; control_block:ctr|y_present.ERRO   ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.OPR    ; 11.163 ; 11.654 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.OPR    ; 10.744 ; 11.654 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.OPR    ; 11.163 ; 11.449 ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.OPR    ;        ; 10.169 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.OPR    ;        ; 9.749  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.OPR    ;        ; 10.169 ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_Aa[*]               ; control_block:ctr|y_present.OPR    ; 13.795 ; 13.795 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[0]              ; control_block:ctr|y_present.OPR    ; 13.763 ; 13.763 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[1]              ; control_block:ctr|y_present.OPR    ; 13.185 ; 13.185 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[2]              ; control_block:ctr|y_present.OPR    ; 13.235 ; 13.235 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[3]              ; control_block:ctr|y_present.OPR    ; 13.438 ; 13.438 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[4]              ; control_block:ctr|y_present.OPR    ; 13.021 ; 13.021 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[5]              ; control_block:ctr|y_present.OPR    ; 12.467 ; 12.467 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[6]              ; control_block:ctr|y_present.OPR    ; 13.795 ; 13.795 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[7]              ; control_block:ctr|y_present.OPR    ; 13.532 ; 13.532 ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_Da[*]               ; control_block:ctr|y_present.OPR    ; 12.271 ; 12.271 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Da[0]              ; control_block:ctr|y_present.OPR    ; 12.000 ; 12.000 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Da[1]              ; control_block:ctr|y_present.OPR    ; 11.010 ; 11.010 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Da[2]              ; control_block:ctr|y_present.OPR    ; 11.451 ; 11.451 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Da[3]              ; control_block:ctr|y_present.OPR    ; 11.205 ; 11.205 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Da[4]              ; control_block:ctr|y_present.OPR    ; 12.070 ; 12.070 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Da[5]              ; control_block:ctr|y_present.OPR    ; 11.765 ; 11.765 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Da[6]              ; control_block:ctr|y_present.OPR    ; 12.271 ; 12.271 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Da[7]              ; control_block:ctr|y_present.OPR    ; 11.151 ; 11.151 ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_c                   ; control_block:ctr|y_present.OPR    ; 17.004 ; 17.004 ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_count_PC            ; control_block:ctr|y_present.OPR    ; 6.877  ;        ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_op1_ld              ; control_block:ctr|y_present.OPR    ; 4.440  ;        ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_op1_out[*]          ; control_block:ctr|y_present.OPR    ; 8.476  ; 8.476  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[0]         ; control_block:ctr|y_present.OPR    ; 8.413  ; 8.413  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[1]         ; control_block:ctr|y_present.OPR    ; 8.476  ; 8.476  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[2]         ; control_block:ctr|y_present.OPR    ; 8.348  ; 8.348  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[3]         ; control_block:ctr|y_present.OPR    ; 7.724  ; 7.724  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[4]         ; control_block:ctr|y_present.OPR    ; 7.499  ; 7.499  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[5]         ; control_block:ctr|y_present.OPR    ; 8.066  ; 8.066  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[6]         ; control_block:ctr|y_present.OPR    ; 7.708  ; 7.708  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[7]         ; control_block:ctr|y_present.OPR    ; 8.005  ; 8.005  ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_z                   ; control_block:ctr|y_present.OPR    ; 19.365 ; 19.365 ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.OPR    ; 11.654 ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.OPR    ; 11.654 ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.OPR    ; 11.449 ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.OPR    ; 10.169 ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.OPR    ; 9.749  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.OPR    ; 10.169 ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_Aa[*]               ; control_block:ctr|y_present.OPR    ; 13.237 ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[2]              ; control_block:ctr|y_present.OPR    ; 13.209 ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[3]              ; control_block:ctr|y_present.OPR    ; 12.991 ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[4]              ; control_block:ctr|y_present.OPR    ; 12.437 ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[5]              ; control_block:ctr|y_present.OPR    ; 11.833 ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[6]              ; control_block:ctr|y_present.OPR    ; 12.666 ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[7]              ; control_block:ctr|y_present.OPR    ; 13.237 ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_Da[*]               ; control_block:ctr|y_present.OPR    ; 11.486 ; 11.486 ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Da[2]              ; control_block:ctr|y_present.OPR    ; 11.425 ; 11.425 ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Da[3]              ; control_block:ctr|y_present.OPR    ; 10.758 ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Da[4]              ; control_block:ctr|y_present.OPR    ; 11.486 ; 11.486 ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Da[5]              ; control_block:ctr|y_present.OPR    ; 11.131 ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Da[6]              ; control_block:ctr|y_present.OPR    ; 11.142 ; 11.142 ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Da[7]              ; control_block:ctr|y_present.OPR    ; 10.856 ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_c                   ; control_block:ctr|y_present.OPR    ; 16.709 ; 16.709 ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_count_PC            ; control_block:ctr|y_present.OPR    ;        ; 6.877  ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_op1_ld              ; control_block:ctr|y_present.OPR    ;        ; 4.440  ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_z                   ; control_block:ctr|y_present.OPR    ; 18.078 ; 18.078 ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.OPR2   ; 12.665 ; 12.665 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.OPR2   ; 12.665 ; 12.665 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.OPR2   ; 11.547 ; 11.547 ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.OPR2   ; 10.411 ; 10.411 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.OPR2   ; 10.411 ; 10.411 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.OPR2   ; 9.780  ; 10.095 ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_Aa[*]               ; control_block:ctr|y_present.OPR2   ; 14.358 ; 14.358 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[0]              ; control_block:ctr|y_present.OPR2   ; 14.358 ; 14.358 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[1]              ; control_block:ctr|y_present.OPR2   ; 13.667 ; 13.667 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[2]              ; control_block:ctr|y_present.OPR2   ; 12.811 ; 13.135 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[3]              ; control_block:ctr|y_present.OPR2   ; 12.595 ; 12.917 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[4]              ; control_block:ctr|y_present.OPR2   ; 12.337 ; 12.363 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[5]              ; control_block:ctr|y_present.OPR2   ; 12.057 ; 12.057 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[6]              ; control_block:ctr|y_present.OPR2   ; 12.707 ; 12.707 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[7]              ; control_block:ctr|y_present.OPR2   ; 12.123 ; 13.163 ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_Da[*]               ; control_block:ctr|y_present.OPR2   ; 12.595 ; 12.595 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[0]              ; control_block:ctr|y_present.OPR2   ; 12.595 ; 12.595 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[1]              ; control_block:ctr|y_present.OPR2   ; 11.492 ; 11.492 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[2]              ; control_block:ctr|y_present.OPR2   ; 11.351 ; 11.351 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[3]              ; control_block:ctr|y_present.OPR2   ; 10.362 ; 10.684 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[4]              ; control_block:ctr|y_present.OPR2   ; 11.412 ; 11.412 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[5]              ; control_block:ctr|y_present.OPR2   ; 11.355 ; 11.355 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[6]              ; control_block:ctr|y_present.OPR2   ; 11.183 ; 11.183 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[7]              ; control_block:ctr|y_present.OPR2   ; 9.742  ; 10.782 ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_c                   ; control_block:ctr|y_present.OPR2   ; 17.356 ; 17.356 ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_count_PC            ; control_block:ctr|y_present.OPR2   ; 7.215  ;        ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_op2_ld              ; control_block:ctr|y_present.OPR2   ; 4.417  ;        ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_op2_out[*]          ; control_block:ctr|y_present.OPR2   ; 9.063  ; 9.063  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[0]         ; control_block:ctr|y_present.OPR2   ; 9.063  ; 9.063  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[1]         ; control_block:ctr|y_present.OPR2   ; 8.047  ; 8.047  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[2]         ; control_block:ctr|y_present.OPR2   ; 8.783  ; 8.783  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[3]         ; control_block:ctr|y_present.OPR2   ; 8.220  ; 8.220  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[4]         ; control_block:ctr|y_present.OPR2   ; 8.047  ; 8.047  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[5]         ; control_block:ctr|y_present.OPR2   ; 7.495  ; 7.495  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[6]         ; control_block:ctr|y_present.OPR2   ; 8.130  ; 8.130  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[7]         ; control_block:ctr|y_present.OPR2   ; 8.444  ; 8.444  ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_z                   ; control_block:ctr|y_present.OPR2   ; 19.847 ; 19.847 ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.OPR2   ; 11.580 ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.OPR2   ; 11.580 ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.OPR2   ; 11.375 ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.OPR2   ; 10.095 ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.OPR2   ; 9.675  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.OPR2   ; 10.095 ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_Aa[*]               ; control_block:ctr|y_present.OPR2   ; 13.163 ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[2]              ; control_block:ctr|y_present.OPR2   ; 13.135 ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[3]              ; control_block:ctr|y_present.OPR2   ; 12.917 ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[4]              ; control_block:ctr|y_present.OPR2   ; 12.363 ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[5]              ; control_block:ctr|y_present.OPR2   ; 11.759 ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[6]              ; control_block:ctr|y_present.OPR2   ; 12.592 ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[7]              ; control_block:ctr|y_present.OPR2   ; 13.163 ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_Da[*]               ; control_block:ctr|y_present.OPR2   ; 11.412 ; 11.412 ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[2]              ; control_block:ctr|y_present.OPR2   ; 11.351 ; 11.351 ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[3]              ; control_block:ctr|y_present.OPR2   ; 10.684 ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[4]              ; control_block:ctr|y_present.OPR2   ; 11.412 ; 11.412 ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[5]              ; control_block:ctr|y_present.OPR2   ; 11.057 ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[6]              ; control_block:ctr|y_present.OPR2   ; 11.068 ; 11.068 ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[7]              ; control_block:ctr|y_present.OPR2   ; 10.782 ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_c                   ; control_block:ctr|y_present.OPR2   ; 16.635 ; 16.635 ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_count_PC            ; control_block:ctr|y_present.OPR2   ;        ; 7.215  ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_op2_ld              ; control_block:ctr|y_present.OPR2   ;        ; 4.417  ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_z                   ; control_block:ctr|y_present.OPR2   ; 18.004 ; 18.004 ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.search ; 18.182 ; 18.182 ; Rise       ; control_block:ctr|y_present.search ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.search ; 18.182 ; 18.182 ; Rise       ; control_block:ctr|y_present.search ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.search ; 17.996 ; 17.996 ; Rise       ; control_block:ctr|y_present.search ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.search ; 14.292 ; 14.292 ; Rise       ; control_block:ctr|y_present.search ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.search ; 13.872 ; 13.872 ; Rise       ; control_block:ctr|y_present.search ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.search ; 14.292 ; 14.292 ; Rise       ; control_block:ctr|y_present.search ;
; t_Aa[*]               ; control_block:ctr|y_present.search ; 18.619 ; 18.619 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[0]              ; control_block:ctr|y_present.search ; 18.266 ; 18.266 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[1]              ; control_block:ctr|y_present.search ; 18.619 ; 18.619 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[2]              ; control_block:ctr|y_present.search ; 17.743 ; 17.743 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[3]              ; control_block:ctr|y_present.search ; 18.200 ; 18.200 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[4]              ; control_block:ctr|y_present.search ; 18.311 ; 18.311 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[5]              ; control_block:ctr|y_present.search ; 17.475 ; 17.475 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[6]              ; control_block:ctr|y_present.search ; 18.559 ; 18.559 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[7]              ; control_block:ctr|y_present.search ; 18.303 ; 18.303 ; Rise       ; control_block:ctr|y_present.search ;
; t_Da[*]               ; control_block:ctr|y_present.search ; 15.580 ; 15.580 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Da[0]              ; control_block:ctr|y_present.search ; 15.580 ; 15.580 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Da[1]              ; control_block:ctr|y_present.search ; 14.522 ; 14.522 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Da[2]              ; control_block:ctr|y_present.search ; 15.568 ; 15.568 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Da[3]              ; control_block:ctr|y_present.search ; 14.640 ; 14.640 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Da[4]              ; control_block:ctr|y_present.search ; 15.470 ; 15.470 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Da[5]              ; control_block:ctr|y_present.search ; 14.966 ; 14.966 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Da[6]              ; control_block:ctr|y_present.search ; 15.452 ; 15.452 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Da[7]              ; control_block:ctr|y_present.search ; 14.985 ; 14.985 ; Rise       ; control_block:ctr|y_present.search ;
; t_OP_sel[*]           ; control_block:ctr|y_present.search ; 13.413 ; 13.413 ; Rise       ; control_block:ctr|y_present.search ;
;  t_OP_sel[0]          ; control_block:ctr|y_present.search ; 11.856 ; 11.856 ; Rise       ; control_block:ctr|y_present.search ;
;  t_OP_sel[1]          ; control_block:ctr|y_present.search ; 13.300 ; 13.300 ; Rise       ; control_block:ctr|y_present.search ;
;  t_OP_sel[2]          ; control_block:ctr|y_present.search ; 10.675 ; 10.675 ; Rise       ; control_block:ctr|y_present.search ;
;  t_OP_sel[3]          ; control_block:ctr|y_present.search ; 13.413 ; 13.413 ; Rise       ; control_block:ctr|y_present.search ;
; t_W_wr                ; control_block:ctr|y_present.search ; 16.127 ; 16.127 ; Rise       ; control_block:ctr|y_present.search ;
; t_Wa                  ; control_block:ctr|y_present.search ; 13.157 ; 13.157 ; Rise       ; control_block:ctr|y_present.search ;
; t_c                   ; control_block:ctr|y_present.search ; 20.838 ; 20.838 ; Rise       ; control_block:ctr|y_present.search ;
; t_clk_d               ; control_block:ctr|y_present.search ; 18.727 ; 18.727 ; Rise       ; control_block:ctr|y_present.search ;
; t_count_PC            ; control_block:ctr|y_present.search ; 12.706 ; 12.706 ; Rise       ; control_block:ctr|y_present.search ;
; t_count_SP            ; control_block:ctr|y_present.search ; 11.084 ; 11.084 ; Rise       ; control_block:ctr|y_present.search ;
; t_op_ld               ; control_block:ctr|y_present.search ; 4.036  ;        ; Rise       ; control_block:ctr|y_present.search ;
; t_op_out[*]           ; control_block:ctr|y_present.search ; 9.614  ; 9.614  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[0]          ; control_block:ctr|y_present.search ; 7.280  ; 7.280  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[1]          ; control_block:ctr|y_present.search ; 6.686  ; 6.686  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[2]          ; control_block:ctr|y_present.search ; 6.661  ; 6.661  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[3]          ; control_block:ctr|y_present.search ; 9.614  ; 9.614  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[4]          ; control_block:ctr|y_present.search ; 7.271  ; 7.271  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[5]          ; control_block:ctr|y_present.search ; 7.029  ; 7.029  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[6]          ; control_block:ctr|y_present.search ; 7.013  ; 7.013  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[7]          ; control_block:ctr|y_present.search ; 7.035  ; 7.035  ; Rise       ; control_block:ctr|y_present.search ;
; t_push_pop            ; control_block:ctr|y_present.search ; 9.684  ; 9.684  ; Rise       ; control_block:ctr|y_present.search ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.search ; 14.843 ; 14.843 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_ABCD_IN[0] ; control_block:ctr|y_present.search ; 14.843 ; 14.843 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.search ; 9.519  ; 9.519  ; Rise       ; control_block:ctr|y_present.search ;
; t_sel_MUX_Da[*]       ; control_block:ctr|y_present.search ; 12.756 ; 12.756 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_Da[0]      ; control_block:ctr|y_present.search ; 11.255 ; 11.255 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_Da[1]      ; control_block:ctr|y_present.search ; 12.756 ; 12.756 ; Rise       ; control_block:ctr|y_present.search ;
; t_sel_MUX_MEM[*]      ; control_block:ctr|y_present.search ; 14.060 ; 14.060 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_MEM[0]     ; control_block:ctr|y_present.search ; 13.516 ; 13.516 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_MEM[1]     ; control_block:ctr|y_present.search ; 14.060 ; 14.060 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_MEM[2]     ; control_block:ctr|y_present.search ; 13.905 ; 13.905 ; Rise       ; control_block:ctr|y_present.search ;
; t_sel_MUX_ULA[*]      ; control_block:ctr|y_present.search ; 12.072 ; 12.072 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_ULA[0]     ; control_block:ctr|y_present.search ; 12.072 ; 12.072 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_ULA[1]     ; control_block:ctr|y_present.search ; 10.162 ; 10.162 ; Rise       ; control_block:ctr|y_present.search ;
; t_sel_PC[*]           ; control_block:ctr|y_present.search ; 12.547 ; 12.547 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_PC[0]          ; control_block:ctr|y_present.search ; 11.875 ; 11.875 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_PC[1]          ; control_block:ctr|y_present.search ; 12.547 ; 12.547 ; Rise       ; control_block:ctr|y_present.search ;
; t_sel_SP[*]           ; control_block:ctr|y_present.search ; 11.428 ; 11.428 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_SP[0]          ; control_block:ctr|y_present.search ; 11.428 ; 11.428 ; Rise       ; control_block:ctr|y_present.search ;
; t_z                   ; control_block:ctr|y_present.search ; 22.752 ; 22.752 ; Rise       ; control_block:ctr|y_present.search ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.search ; 11.607 ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.search ; 11.607 ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.search ; 11.402 ;        ; Fall       ; control_block:ctr|y_present.search ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.search ; 10.122 ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.search ; 9.702  ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.search ; 10.122 ;        ; Fall       ; control_block:ctr|y_present.search ;
; t_Aa[*]               ; control_block:ctr|y_present.search ; 13.190 ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[2]              ; control_block:ctr|y_present.search ; 13.162 ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[3]              ; control_block:ctr|y_present.search ; 12.944 ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[4]              ; control_block:ctr|y_present.search ; 12.390 ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[5]              ; control_block:ctr|y_present.search ; 11.786 ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[6]              ; control_block:ctr|y_present.search ; 12.619 ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[7]              ; control_block:ctr|y_present.search ; 13.190 ;        ; Fall       ; control_block:ctr|y_present.search ;
; t_Da[*]               ; control_block:ctr|y_present.search ; 11.439 ; 11.439 ; Fall       ; control_block:ctr|y_present.search ;
;  t_Da[2]              ; control_block:ctr|y_present.search ; 11.378 ; 11.378 ; Fall       ; control_block:ctr|y_present.search ;
;  t_Da[3]              ; control_block:ctr|y_present.search ; 10.711 ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Da[4]              ; control_block:ctr|y_present.search ; 11.439 ; 11.439 ; Fall       ; control_block:ctr|y_present.search ;
;  t_Da[5]              ; control_block:ctr|y_present.search ; 11.084 ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Da[6]              ; control_block:ctr|y_present.search ; 11.095 ; 11.095 ; Fall       ; control_block:ctr|y_present.search ;
;  t_Da[7]              ; control_block:ctr|y_present.search ; 10.809 ;        ; Fall       ; control_block:ctr|y_present.search ;
; t_c                   ; control_block:ctr|y_present.search ; 16.662 ; 16.662 ; Fall       ; control_block:ctr|y_present.search ;
; t_count_PC            ; control_block:ctr|y_present.search ;        ; 6.749  ; Fall       ; control_block:ctr|y_present.search ;
; t_op_ld               ; control_block:ctr|y_present.search ;        ; 4.036  ; Fall       ; control_block:ctr|y_present.search ;
; t_z                   ; control_block:ctr|y_present.search ; 18.031 ; 18.031 ; Fall       ; control_block:ctr|y_present.search ;
+-----------------------+------------------------------------+--------+--------+------------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+-----------------------+------------------------------------+-------+-------+------------+------------------------------------+
; Data Port             ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+-----------------------+------------------------------------+-------+-------+------------+------------------------------------+
; C                     ; clk                                ; 5.406 ; 5.406 ; Rise       ; clk                                ;
; Z                     ; clk                                ; 5.159 ; 5.159 ; Rise       ; clk                                ;
; hex0[*]               ; clk                                ; 7.384 ; 7.384 ; Rise       ; clk                                ;
;  hex0[0]              ; clk                                ; 7.516 ; 7.516 ; Rise       ; clk                                ;
;  hex0[1]              ; clk                                ; 7.479 ; 7.479 ; Rise       ; clk                                ;
;  hex0[2]              ; clk                                ; 7.527 ; 7.527 ; Rise       ; clk                                ;
;  hex0[3]              ; clk                                ; 7.454 ; 7.454 ; Rise       ; clk                                ;
;  hex0[4]              ; clk                                ; 7.446 ; 7.446 ; Rise       ; clk                                ;
;  hex0[5]              ; clk                                ; 7.384 ; 7.384 ; Rise       ; clk                                ;
;  hex0[6]              ; clk                                ; 7.386 ; 7.386 ; Rise       ; clk                                ;
; hex1[*]               ; clk                                ; 7.146 ; 7.146 ; Rise       ; clk                                ;
;  hex1[0]              ; clk                                ; 7.426 ; 7.426 ; Rise       ; clk                                ;
;  hex1[1]              ; clk                                ; 7.353 ; 7.353 ; Rise       ; clk                                ;
;  hex1[2]              ; clk                                ; 7.146 ; 7.146 ; Rise       ; clk                                ;
;  hex1[3]              ; clk                                ; 7.177 ; 7.177 ; Rise       ; clk                                ;
;  hex1[4]              ; clk                                ; 7.165 ; 7.165 ; Rise       ; clk                                ;
;  hex1[5]              ; clk                                ; 7.283 ; 7.283 ; Rise       ; clk                                ;
;  hex1[6]              ; clk                                ; 7.299 ; 7.299 ; Rise       ; clk                                ;
; hex2[*]               ; clk                                ; 6.807 ; 6.807 ; Rise       ; clk                                ;
;  hex2[0]              ; clk                                ; 7.137 ; 7.137 ; Rise       ; clk                                ;
;  hex2[2]              ; clk                                ; 7.118 ; 7.118 ; Rise       ; clk                                ;
;  hex2[3]              ; clk                                ; 7.145 ; 7.145 ; Rise       ; clk                                ;
;  hex2[4]              ; clk                                ; 7.122 ; 7.122 ; Rise       ; clk                                ;
;  hex2[5]              ; clk                                ; 6.807 ; 6.807 ; Rise       ; clk                                ;
;  hex2[6]              ; clk                                ; 6.949 ; 6.949 ; Rise       ; clk                                ;
; t_AB_Reg[*]           ; clk                                ; 5.392 ; 5.392 ; Rise       ; clk                                ;
;  t_AB_Reg[0]          ; clk                                ; 5.479 ; 5.479 ; Rise       ; clk                                ;
;  t_AB_Reg[1]          ; clk                                ; 5.392 ; 5.392 ; Rise       ; clk                                ;
; t_AB_RegX[*]          ; clk                                ; 5.540 ; 5.540 ; Rise       ; clk                                ;
;  t_AB_RegX[0]         ; clk                                ; 5.540 ; 5.540 ; Rise       ; clk                                ;
;  t_AB_RegX[1]         ; clk                                ; 5.740 ; 5.740 ; Rise       ; clk                                ;
; t_Aa[*]               ; clk                                ; 5.254 ; 5.254 ; Rise       ; clk                                ;
;  t_Aa[0]              ; clk                                ; 5.900 ; 5.900 ; Rise       ; clk                                ;
;  t_Aa[1]              ; clk                                ; 5.959 ; 5.959 ; Rise       ; clk                                ;
;  t_Aa[2]              ; clk                                ; 5.833 ; 5.833 ; Rise       ; clk                                ;
;  t_Aa[3]              ; clk                                ; 5.939 ; 5.939 ; Rise       ; clk                                ;
;  t_Aa[4]              ; clk                                ; 5.579 ; 5.579 ; Rise       ; clk                                ;
;  t_Aa[5]              ; clk                                ; 5.254 ; 5.254 ; Rise       ; clk                                ;
;  t_Aa[6]              ; clk                                ; 6.047 ; 6.047 ; Rise       ; clk                                ;
;  t_Aa[7]              ; clk                                ; 5.369 ; 5.369 ; Rise       ; clk                                ;
; t_Da[*]               ; clk                                ; 4.295 ; 4.295 ; Rise       ; clk                                ;
;  t_Da[0]              ; clk                                ; 4.561 ; 4.561 ; Rise       ; clk                                ;
;  t_Da[1]              ; clk                                ; 4.674 ; 4.674 ; Rise       ; clk                                ;
;  t_Da[2]              ; clk                                ; 4.319 ; 4.319 ; Rise       ; clk                                ;
;  t_Da[3]              ; clk                                ; 4.872 ; 4.872 ; Rise       ; clk                                ;
;  t_Da[4]              ; clk                                ; 5.136 ; 5.136 ; Rise       ; clk                                ;
;  t_Da[5]              ; clk                                ; 4.295 ; 4.295 ; Rise       ; clk                                ;
;  t_Da[6]              ; clk                                ; 4.352 ; 4.352 ; Rise       ; clk                                ;
;  t_Da[7]              ; clk                                ; 4.706 ; 4.706 ; Rise       ; clk                                ;
; t_OP_sel[*]           ; clk                                ; 4.923 ; 4.923 ; Rise       ; clk                                ;
;  t_OP_sel[0]          ; clk                                ; 4.923 ; 4.923 ; Rise       ; clk                                ;
;  t_OP_sel[1]          ; clk                                ; 5.305 ; 5.305 ; Rise       ; clk                                ;
;  t_OP_sel[2]          ; clk                                ; 5.122 ; 5.122 ; Rise       ; clk                                ;
;  t_OP_sel[3]          ; clk                                ; 5.096 ; 5.096 ; Rise       ; clk                                ;
; t_W_wr                ; clk                                ; 5.378 ; 5.378 ; Rise       ; clk                                ;
; t_Wa                  ; clk                                ; 5.376 ; 5.376 ; Rise       ; clk                                ;
; t_c                   ; clk                                ; 5.314 ; 5.314 ; Rise       ; clk                                ;
; t_clk_d               ; clk                                ; 5.068 ; 5.068 ; Rise       ; clk                                ;
; t_count_PC            ; clk                                ; 5.090 ; 5.090 ; Rise       ; clk                                ;
; t_count_SP            ; clk                                ; 4.876 ; 4.876 ; Rise       ; clk                                ;
; t_mem[*]              ; clk                                ; 5.878 ; 5.878 ; Rise       ; clk                                ;
;  t_mem[0]             ; clk                                ; 6.196 ; 6.196 ; Rise       ; clk                                ;
;  t_mem[1]             ; clk                                ; 6.091 ; 6.091 ; Rise       ; clk                                ;
;  t_mem[2]             ; clk                                ; 6.028 ; 6.028 ; Rise       ; clk                                ;
;  t_mem[3]             ; clk                                ; 6.539 ; 6.539 ; Rise       ; clk                                ;
;  t_mem[4]             ; clk                                ; 5.878 ; 5.878 ; Rise       ; clk                                ;
;  t_mem[5]             ; clk                                ; 6.128 ; 6.128 ; Rise       ; clk                                ;
;  t_mem[6]             ; clk                                ; 6.317 ; 6.317 ; Rise       ; clk                                ;
;  t_mem[7]             ; clk                                ; 5.891 ; 5.891 ; Rise       ; clk                                ;
; t_push_pop            ; clk                                ; 4.829 ; 4.829 ; Rise       ; clk                                ;
; t_sel_MUX_ABCD_IN[*]  ; clk                                ; 4.969 ; 4.969 ; Rise       ; clk                                ;
;  t_sel_MUX_ABCD_IN[0] ; clk                                ; 5.292 ; 5.292 ; Rise       ; clk                                ;
;  t_sel_MUX_ABCD_IN[1] ; clk                                ; 4.969 ; 4.969 ; Rise       ; clk                                ;
; t_sel_MUX_Da[*]       ; clk                                ; 5.257 ; 5.257 ; Rise       ; clk                                ;
;  t_sel_MUX_Da[0]      ; clk                                ; 5.257 ; 5.257 ; Rise       ; clk                                ;
;  t_sel_MUX_Da[1]      ; clk                                ; 5.361 ; 5.361 ; Rise       ; clk                                ;
; t_sel_MUX_MEM[*]      ; clk                                ; 4.871 ; 4.871 ; Rise       ; clk                                ;
;  t_sel_MUX_MEM[0]     ; clk                                ; 5.147 ; 5.147 ; Rise       ; clk                                ;
;  t_sel_MUX_MEM[1]     ; clk                                ; 5.372 ; 5.372 ; Rise       ; clk                                ;
;  t_sel_MUX_MEM[2]     ; clk                                ; 4.871 ; 4.871 ; Rise       ; clk                                ;
; t_sel_MUX_ULA[*]      ; clk                                ; 4.592 ; 4.592 ; Rise       ; clk                                ;
;  t_sel_MUX_ULA[0]     ; clk                                ; 4.681 ; 4.681 ; Rise       ; clk                                ;
;  t_sel_MUX_ULA[1]     ; clk                                ; 4.592 ; 4.592 ; Rise       ; clk                                ;
; t_sel_PC[*]           ; clk                                ; 4.947 ; 4.947 ; Rise       ; clk                                ;
;  t_sel_PC[0]          ; clk                                ; 5.241 ; 5.241 ; Rise       ; clk                                ;
;  t_sel_PC[1]          ; clk                                ; 4.947 ; 4.947 ; Rise       ; clk                                ;
; t_sel_SP[*]           ; clk                                ; 4.130 ; 4.130 ; Rise       ; clk                                ;
;  t_sel_SP[0]          ; clk                                ; 4.130 ; 4.130 ; Rise       ; clk                                ;
; t_z                   ; clk                                ; 5.531 ; 5.531 ; Rise       ; clk                                ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.ERRO   ;       ; 5.316 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.ERRO   ;       ; 5.403 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.ERRO   ;       ; 5.316 ; Rise       ; control_block:ctr|y_present.ERRO   ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.ERRO   ;       ; 4.570 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.ERRO   ;       ; 4.570 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.ERRO   ;       ; 4.770 ; Rise       ; control_block:ctr|y_present.ERRO   ;
; t_Aa[*]               ; control_block:ctr|y_present.ERRO   ; 5.894 ; 5.471 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[0]              ; control_block:ctr|y_present.ERRO   ; 5.927 ; 5.927 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[1]              ; control_block:ctr|y_present.ERRO   ; 5.894 ; 5.894 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[2]              ; control_block:ctr|y_present.ERRO   ; 6.686 ; 6.180 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[3]              ; control_block:ctr|y_present.ERRO   ; 6.772 ; 6.034 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[4]              ; control_block:ctr|y_present.ERRO   ; 6.322 ; 5.778 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[5]              ; control_block:ctr|y_present.ERRO   ; 6.126 ; 5.471 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[6]              ; control_block:ctr|y_present.ERRO   ; 6.295 ; 5.859 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[7]              ; control_block:ctr|y_present.ERRO   ; 6.276 ; 6.119 ; Rise       ; control_block:ctr|y_present.ERRO   ;
; t_Da[*]               ; control_block:ctr|y_present.ERRO   ; 5.131 ; 4.937 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[2]              ; control_block:ctr|y_present.ERRO   ; 5.155 ; 5.155 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[3]              ; control_block:ctr|y_present.ERRO   ;       ; 4.937 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[4]              ; control_block:ctr|y_present.ERRO   ; 5.240 ; 5.240 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[5]              ; control_block:ctr|y_present.ERRO   ;       ; 5.118 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[6]              ; control_block:ctr|y_present.ERRO   ; 5.131 ; 5.131 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[7]              ; control_block:ctr|y_present.ERRO   ;       ; 4.953 ; Rise       ; control_block:ctr|y_present.ERRO   ;
; t_c                   ; control_block:ctr|y_present.ERRO   ; 5.200 ; 5.055 ; Rise       ; control_block:ctr|y_present.ERRO   ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.ERRO   ;       ; 3.109 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.ERRO   ;       ; 3.109 ; Rise       ; control_block:ctr|y_present.ERRO   ;
; t_sel_MUX_ULA[*]      ; control_block:ctr|y_present.ERRO   ;       ; 2.732 ; Rise       ; control_block:ctr|y_present.ERRO   ;
;  t_sel_MUX_ULA[1]     ; control_block:ctr|y_present.ERRO   ;       ; 2.732 ; Rise       ; control_block:ctr|y_present.ERRO   ;
; t_z                   ; control_block:ctr|y_present.ERRO   ; 4.987 ; 5.000 ; Rise       ; control_block:ctr|y_present.ERRO   ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.ERRO   ; 5.316 ;       ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.ERRO   ; 5.403 ;       ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.ERRO   ; 5.316 ;       ; Fall       ; control_block:ctr|y_present.ERRO   ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.ERRO   ; 4.570 ;       ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.ERRO   ; 4.570 ;       ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.ERRO   ; 4.770 ;       ; Fall       ; control_block:ctr|y_present.ERRO   ;
; t_Aa[*]               ; control_block:ctr|y_present.ERRO   ; 5.471 ;       ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[2]              ; control_block:ctr|y_present.ERRO   ; 6.180 ;       ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[3]              ; control_block:ctr|y_present.ERRO   ; 6.034 ;       ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[4]              ; control_block:ctr|y_present.ERRO   ; 5.778 ;       ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[5]              ; control_block:ctr|y_present.ERRO   ; 5.471 ;       ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[6]              ; control_block:ctr|y_present.ERRO   ; 5.859 ;       ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Aa[7]              ; control_block:ctr|y_present.ERRO   ; 6.119 ;       ; Fall       ; control_block:ctr|y_present.ERRO   ;
; t_Da[*]               ; control_block:ctr|y_present.ERRO   ; 4.937 ; 5.131 ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[2]              ; control_block:ctr|y_present.ERRO   ; 5.155 ; 5.155 ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[3]              ; control_block:ctr|y_present.ERRO   ; 4.937 ;       ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[4]              ; control_block:ctr|y_present.ERRO   ; 5.240 ; 5.240 ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[5]              ; control_block:ctr|y_present.ERRO   ; 5.118 ;       ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[6]              ; control_block:ctr|y_present.ERRO   ; 5.131 ; 5.131 ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_Da[7]              ; control_block:ctr|y_present.ERRO   ; 4.953 ;       ; Fall       ; control_block:ctr|y_present.ERRO   ;
; t_c                   ; control_block:ctr|y_present.ERRO   ; 5.055 ; 5.200 ; Fall       ; control_block:ctr|y_present.ERRO   ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.ERRO   ; 3.109 ;       ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.ERRO   ; 3.109 ;       ; Fall       ; control_block:ctr|y_present.ERRO   ;
; t_sel_MUX_ULA[*]      ; control_block:ctr|y_present.ERRO   ; 2.732 ;       ; Fall       ; control_block:ctr|y_present.ERRO   ;
;  t_sel_MUX_ULA[1]     ; control_block:ctr|y_present.ERRO   ; 2.732 ;       ; Fall       ; control_block:ctr|y_present.ERRO   ;
; t_z                   ; control_block:ctr|y_present.ERRO   ; 5.000 ; 4.987 ; Fall       ; control_block:ctr|y_present.ERRO   ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.OPR    ; 5.589 ; 5.445 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.OPR    ; 5.589 ; 5.532 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.OPR    ; 5.786 ; 5.445 ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.OPR    ;       ; 4.699 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.OPR    ;       ; 4.699 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.OPR    ;       ; 4.899 ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_Aa[*]               ; control_block:ctr|y_present.OPR    ; 6.388 ; 5.600 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[0]              ; control_block:ctr|y_present.OPR    ; 6.971 ; 6.971 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[1]              ; control_block:ctr|y_present.OPR    ; 6.797 ; 6.797 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[2]              ; control_block:ctr|y_present.OPR    ; 6.838 ; 6.309 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[3]              ; control_block:ctr|y_present.OPR    ; 6.876 ; 6.163 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[4]              ; control_block:ctr|y_present.OPR    ; 6.670 ; 5.907 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[5]              ; control_block:ctr|y_present.OPR    ; 6.388 ; 5.600 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[6]              ; control_block:ctr|y_present.OPR    ; 7.008 ; 5.988 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[7]              ; control_block:ctr|y_present.OPR    ; 6.883 ; 6.248 ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_Da[*]               ; control_block:ctr|y_present.OPR    ; 5.260 ; 5.066 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Da[0]              ; control_block:ctr|y_present.OPR    ; 6.138 ; 6.138 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Da[1]              ; control_block:ctr|y_present.OPR    ; 5.640 ; 5.640 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Da[2]              ; control_block:ctr|y_present.OPR    ; 5.284 ; 5.284 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Da[3]              ; control_block:ctr|y_present.OPR    ; 5.779 ; 5.066 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Da[4]              ; control_block:ctr|y_present.OPR    ; 5.369 ; 5.369 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Da[5]              ; control_block:ctr|y_present.OPR    ; 6.035 ; 5.247 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Da[6]              ; control_block:ctr|y_present.OPR    ; 5.260 ; 5.260 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Da[7]              ; control_block:ctr|y_present.OPR    ; 5.717 ; 5.082 ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_c                   ; control_block:ctr|y_present.OPR    ; 6.318 ; 6.130 ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_count_PC            ; control_block:ctr|y_present.OPR    ; 3.416 ;       ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_op1_ld              ; control_block:ctr|y_present.OPR    ; 2.297 ;       ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_op1_out[*]          ; control_block:ctr|y_present.OPR    ; 4.072 ; 4.072 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[0]         ; control_block:ctr|y_present.OPR    ; 4.579 ; 4.579 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[1]         ; control_block:ctr|y_present.OPR    ; 4.556 ; 4.556 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[2]         ; control_block:ctr|y_present.OPR    ; 4.484 ; 4.484 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[3]         ; control_block:ctr|y_present.OPR    ; 4.171 ; 4.171 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[4]         ; control_block:ctr|y_present.OPR    ; 4.072 ; 4.072 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[5]         ; control_block:ctr|y_present.OPR    ; 4.350 ; 4.350 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[6]         ; control_block:ctr|y_present.OPR    ; 4.155 ; 4.155 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[7]         ; control_block:ctr|y_present.OPR    ; 4.292 ; 4.292 ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_z                   ; control_block:ctr|y_present.OPR    ; 6.120 ; 6.107 ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.OPR    ; 5.445 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.OPR    ; 5.532 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.OPR    ; 5.445 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.OPR    ; 4.699 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.OPR    ; 4.699 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.OPR    ; 4.899 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_Aa[*]               ; control_block:ctr|y_present.OPR    ; 5.600 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[2]              ; control_block:ctr|y_present.OPR    ; 6.309 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[3]              ; control_block:ctr|y_present.OPR    ; 6.163 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[4]              ; control_block:ctr|y_present.OPR    ; 5.907 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[5]              ; control_block:ctr|y_present.OPR    ; 5.600 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[6]              ; control_block:ctr|y_present.OPR    ; 5.988 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[7]              ; control_block:ctr|y_present.OPR    ; 6.248 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_Da[*]               ; control_block:ctr|y_present.OPR    ; 5.066 ; 5.260 ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Da[2]              ; control_block:ctr|y_present.OPR    ; 5.284 ; 5.284 ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Da[3]              ; control_block:ctr|y_present.OPR    ; 5.066 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Da[4]              ; control_block:ctr|y_present.OPR    ; 5.369 ; 5.369 ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Da[5]              ; control_block:ctr|y_present.OPR    ; 5.247 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Da[6]              ; control_block:ctr|y_present.OPR    ; 5.260 ; 5.260 ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Da[7]              ; control_block:ctr|y_present.OPR    ; 5.082 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_c                   ; control_block:ctr|y_present.OPR    ; 6.130 ; 6.318 ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_count_PC            ; control_block:ctr|y_present.OPR    ;       ; 3.416 ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_op1_ld              ; control_block:ctr|y_present.OPR    ;       ; 2.297 ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_z                   ; control_block:ctr|y_present.OPR    ; 6.107 ; 6.120 ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.OPR2   ; 5.484 ; 5.392 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.OPR2   ; 6.022 ; 5.479 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.OPR2   ; 5.484 ; 5.392 ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.OPR2   ; 5.189 ; 4.646 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.OPR2   ; 5.474 ; 4.646 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.OPR2   ; 5.189 ; 4.846 ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_Aa[*]               ; control_block:ctr|y_present.OPR2   ; 6.199 ; 5.547 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[0]              ; control_block:ctr|y_present.OPR2   ; 6.490 ; 6.490 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[1]              ; control_block:ctr|y_present.OPR2   ; 6.570 ; 6.570 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[2]              ; control_block:ctr|y_present.OPR2   ; 6.660 ; 6.256 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[3]              ; control_block:ctr|y_present.OPR2   ; 6.516 ; 6.110 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[4]              ; control_block:ctr|y_present.OPR2   ; 6.341 ; 5.854 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[5]              ; control_block:ctr|y_present.OPR2   ; 6.199 ; 5.547 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[6]              ; control_block:ctr|y_present.OPR2   ; 6.536 ; 5.935 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[7]              ; control_block:ctr|y_present.OPR2   ; 6.273 ; 6.195 ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_Da[*]               ; control_block:ctr|y_present.OPR2   ; 5.107 ; 5.013 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[0]              ; control_block:ctr|y_present.OPR2   ; 5.657 ; 5.657 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[1]              ; control_block:ctr|y_present.OPR2   ; 5.413 ; 5.413 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[2]              ; control_block:ctr|y_present.OPR2   ; 5.231 ; 5.231 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[3]              ; control_block:ctr|y_present.OPR2   ; 5.419 ; 5.013 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[4]              ; control_block:ctr|y_present.OPR2   ; 5.316 ; 5.316 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[5]              ; control_block:ctr|y_present.OPR2   ; 5.846 ; 5.194 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[6]              ; control_block:ctr|y_present.OPR2   ; 5.207 ; 5.207 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[7]              ; control_block:ctr|y_present.OPR2   ; 5.107 ; 5.029 ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_c                   ; control_block:ctr|y_present.OPR2   ; 6.265 ; 6.077 ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_count_PC            ; control_block:ctr|y_present.OPR2   ; 3.592 ;       ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_op2_ld              ; control_block:ctr|y_present.OPR2   ; 2.288 ;       ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_op2_out[*]          ; control_block:ctr|y_present.OPR2   ; 4.099 ; 4.099 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[0]         ; control_block:ctr|y_present.OPR2   ; 4.789 ; 4.789 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[1]         ; control_block:ctr|y_present.OPR2   ; 4.346 ; 4.346 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[2]         ; control_block:ctr|y_present.OPR2   ; 4.772 ; 4.772 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[3]         ; control_block:ctr|y_present.OPR2   ; 4.387 ; 4.387 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[4]         ; control_block:ctr|y_present.OPR2   ; 4.383 ; 4.383 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[5]         ; control_block:ctr|y_present.OPR2   ; 4.099 ; 4.099 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[6]         ; control_block:ctr|y_present.OPR2   ; 4.468 ; 4.468 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[7]         ; control_block:ctr|y_present.OPR2   ; 4.507 ; 4.507 ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_z                   ; control_block:ctr|y_present.OPR2   ; 6.067 ; 6.054 ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.OPR2   ; 5.392 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.OPR2   ; 5.479 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.OPR2   ; 5.392 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.OPR2   ; 4.646 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.OPR2   ; 4.646 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.OPR2   ; 4.846 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_Aa[*]               ; control_block:ctr|y_present.OPR2   ; 5.547 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[2]              ; control_block:ctr|y_present.OPR2   ; 6.256 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[3]              ; control_block:ctr|y_present.OPR2   ; 6.110 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[4]              ; control_block:ctr|y_present.OPR2   ; 5.854 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[5]              ; control_block:ctr|y_present.OPR2   ; 5.547 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[6]              ; control_block:ctr|y_present.OPR2   ; 5.935 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[7]              ; control_block:ctr|y_present.OPR2   ; 6.195 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_Da[*]               ; control_block:ctr|y_present.OPR2   ; 5.013 ; 5.207 ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[2]              ; control_block:ctr|y_present.OPR2   ; 5.231 ; 5.231 ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[3]              ; control_block:ctr|y_present.OPR2   ; 5.013 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[4]              ; control_block:ctr|y_present.OPR2   ; 5.316 ; 5.316 ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[5]              ; control_block:ctr|y_present.OPR2   ; 5.194 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[6]              ; control_block:ctr|y_present.OPR2   ; 5.207 ; 5.207 ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Da[7]              ; control_block:ctr|y_present.OPR2   ; 5.029 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_c                   ; control_block:ctr|y_present.OPR2   ; 6.077 ; 6.265 ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_count_PC            ; control_block:ctr|y_present.OPR2   ;       ; 3.592 ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_op2_ld              ; control_block:ctr|y_present.OPR2   ;       ; 2.288 ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_z                   ; control_block:ctr|y_present.OPR2   ; 6.054 ; 6.067 ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.search ; 4.777 ; 4.777 ; Rise       ; control_block:ctr|y_present.search ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.search ; 4.864 ; 4.864 ; Rise       ; control_block:ctr|y_present.search ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.search ; 4.777 ; 4.777 ; Rise       ; control_block:ctr|y_present.search ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.search ; 4.721 ; 4.681 ; Rise       ; control_block:ctr|y_present.search ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.search ; 4.721 ; 4.681 ; Rise       ; control_block:ctr|y_present.search ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.search ; 4.921 ; 4.881 ; Rise       ; control_block:ctr|y_present.search ;
; t_Aa[*]               ; control_block:ctr|y_present.search ; 5.846 ; 5.582 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[0]              ; control_block:ctr|y_present.search ; 6.129 ; 6.129 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[1]              ; control_block:ctr|y_present.search ; 6.363 ; 6.363 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[2]              ; control_block:ctr|y_present.search ; 6.360 ; 6.291 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[3]              ; control_block:ctr|y_present.search ; 6.002 ; 6.002 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[4]              ; control_block:ctr|y_present.search ; 6.188 ; 5.889 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[5]              ; control_block:ctr|y_present.search ; 5.846 ; 5.582 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[6]              ; control_block:ctr|y_present.search ; 6.042 ; 5.970 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[7]              ; control_block:ctr|y_present.search ; 6.038 ; 6.038 ; Rise       ; control_block:ctr|y_present.search ;
; t_Da[*]               ; control_block:ctr|y_present.search ; 4.856 ; 4.856 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Da[0]              ; control_block:ctr|y_present.search ; 5.290 ; 5.290 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Da[1]              ; control_block:ctr|y_present.search ; 4.979 ; 4.979 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Da[2]              ; control_block:ctr|y_present.search ; 5.033 ; 5.033 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Da[3]              ; control_block:ctr|y_present.search ; 5.094 ; 5.048 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Da[4]              ; control_block:ctr|y_present.search ; 5.351 ; 5.351 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Da[5]              ; control_block:ctr|y_present.search ; 4.856 ; 4.856 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Da[6]              ; control_block:ctr|y_present.search ; 5.026 ; 5.026 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Da[7]              ; control_block:ctr|y_present.search ; 5.050 ; 5.050 ; Rise       ; control_block:ctr|y_present.search ;
; t_OP_sel[*]           ; control_block:ctr|y_present.search ; 4.525 ; 4.525 ; Rise       ; control_block:ctr|y_present.search ;
;  t_OP_sel[0]          ; control_block:ctr|y_present.search ; 4.525 ; 4.525 ; Rise       ; control_block:ctr|y_present.search ;
;  t_OP_sel[1]          ; control_block:ctr|y_present.search ; 4.625 ; 4.625 ; Rise       ; control_block:ctr|y_present.search ;
;  t_OP_sel[2]          ; control_block:ctr|y_present.search ; 4.530 ; 4.530 ; Rise       ; control_block:ctr|y_present.search ;
;  t_OP_sel[3]          ; control_block:ctr|y_present.search ; 4.539 ; 4.539 ; Rise       ; control_block:ctr|y_present.search ;
; t_W_wr                ; control_block:ctr|y_present.search ; 4.181 ; 4.181 ; Rise       ; control_block:ctr|y_present.search ;
; t_Wa                  ; control_block:ctr|y_present.search ; 5.030 ; 5.030 ; Rise       ; control_block:ctr|y_present.search ;
; t_c                   ; control_block:ctr|y_present.search ; 5.478 ; 5.478 ; Rise       ; control_block:ctr|y_present.search ;
; t_clk_d               ; control_block:ctr|y_present.search ; 4.666 ; 4.666 ; Rise       ; control_block:ctr|y_present.search ;
; t_count_PC            ; control_block:ctr|y_present.search ; 3.368 ; 4.751 ; Rise       ; control_block:ctr|y_present.search ;
; t_count_SP            ; control_block:ctr|y_present.search ; 4.456 ; 4.456 ; Rise       ; control_block:ctr|y_present.search ;
; t_op_ld               ; control_block:ctr|y_present.search ; 2.134 ;       ; Rise       ; control_block:ctr|y_present.search ;
; t_op_out[*]           ; control_block:ctr|y_present.search ; 3.423 ; 3.423 ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[0]          ; control_block:ctr|y_present.search ; 3.697 ; 3.697 ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[1]          ; control_block:ctr|y_present.search ; 3.423 ; 3.423 ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[2]          ; control_block:ctr|y_present.search ; 3.477 ; 3.477 ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[3]          ; control_block:ctr|y_present.search ; 4.907 ; 4.907 ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[4]          ; control_block:ctr|y_present.search ; 3.756 ; 3.756 ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[5]          ; control_block:ctr|y_present.search ; 3.642 ; 3.642 ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[6]          ; control_block:ctr|y_present.search ; 3.630 ; 3.630 ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[7]          ; control_block:ctr|y_present.search ; 3.642 ; 3.642 ; Rise       ; control_block:ctr|y_present.search ;
; t_push_pop            ; control_block:ctr|y_present.search ; 4.534 ; 4.534 ; Rise       ; control_block:ctr|y_present.search ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.search ; 4.391 ; 4.391 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_ABCD_IN[0] ; control_block:ctr|y_present.search ; 4.391 ; 4.391 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.search ; 4.427 ; 4.427 ; Rise       ; control_block:ctr|y_present.search ;
; t_sel_MUX_Da[*]       ; control_block:ctr|y_present.search ; 4.547 ; 4.547 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_Da[0]      ; control_block:ctr|y_present.search ; 4.569 ; 4.569 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_Da[1]      ; control_block:ctr|y_present.search ; 4.547 ; 4.547 ; Rise       ; control_block:ctr|y_present.search ;
; t_sel_MUX_MEM[*]      ; control_block:ctr|y_present.search ; 4.786 ; 4.786 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_MEM[0]     ; control_block:ctr|y_present.search ; 4.786 ; 4.786 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_MEM[1]     ; control_block:ctr|y_present.search ; 4.873 ; 4.873 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_MEM[2]     ; control_block:ctr|y_present.search ; 4.790 ; 4.790 ; Rise       ; control_block:ctr|y_present.search ;
; t_sel_MUX_ULA[*]      ; control_block:ctr|y_present.search ; 4.016 ; 4.016 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_ULA[0]     ; control_block:ctr|y_present.search ; 4.193 ; 4.193 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_ULA[1]     ; control_block:ctr|y_present.search ; 4.016 ; 4.016 ; Rise       ; control_block:ctr|y_present.search ;
; t_sel_PC[*]           ; control_block:ctr|y_present.search ; 4.452 ; 4.452 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_PC[0]          ; control_block:ctr|y_present.search ; 4.452 ; 4.452 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_PC[1]          ; control_block:ctr|y_present.search ; 4.945 ; 4.945 ; Rise       ; control_block:ctr|y_present.search ;
; t_sel_SP[*]           ; control_block:ctr|y_present.search ; 4.654 ; 4.654 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_SP[0]          ; control_block:ctr|y_present.search ; 4.654 ; 4.654 ; Rise       ; control_block:ctr|y_present.search ;
; t_z                   ; control_block:ctr|y_present.search ; 5.943 ; 5.943 ; Rise       ; control_block:ctr|y_present.search ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.search ; 5.427 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.search ; 5.514 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.search ; 5.427 ;       ; Fall       ; control_block:ctr|y_present.search ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.search ; 4.681 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.search ; 4.681 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.search ; 4.881 ;       ; Fall       ; control_block:ctr|y_present.search ;
; t_Aa[*]               ; control_block:ctr|y_present.search ; 5.582 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[2]              ; control_block:ctr|y_present.search ; 6.291 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[3]              ; control_block:ctr|y_present.search ; 6.145 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[4]              ; control_block:ctr|y_present.search ; 5.889 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[5]              ; control_block:ctr|y_present.search ; 5.582 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[6]              ; control_block:ctr|y_present.search ; 5.970 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[7]              ; control_block:ctr|y_present.search ; 6.230 ;       ; Fall       ; control_block:ctr|y_present.search ;
; t_Da[*]               ; control_block:ctr|y_present.search ; 5.048 ; 5.242 ; Fall       ; control_block:ctr|y_present.search ;
;  t_Da[2]              ; control_block:ctr|y_present.search ; 5.266 ; 5.266 ; Fall       ; control_block:ctr|y_present.search ;
;  t_Da[3]              ; control_block:ctr|y_present.search ; 5.048 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_Da[4]              ; control_block:ctr|y_present.search ; 5.351 ; 5.351 ; Fall       ; control_block:ctr|y_present.search ;
;  t_Da[5]              ; control_block:ctr|y_present.search ; 5.229 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_Da[6]              ; control_block:ctr|y_present.search ; 5.242 ; 5.242 ; Fall       ; control_block:ctr|y_present.search ;
;  t_Da[7]              ; control_block:ctr|y_present.search ; 5.064 ;       ; Fall       ; control_block:ctr|y_present.search ;
; t_c                   ; control_block:ctr|y_present.search ; 6.112 ; 6.300 ; Fall       ; control_block:ctr|y_present.search ;
; t_count_PC            ; control_block:ctr|y_present.search ;       ; 3.368 ; Fall       ; control_block:ctr|y_present.search ;
; t_op_ld               ; control_block:ctr|y_present.search ;       ; 2.134 ; Fall       ; control_block:ctr|y_present.search ;
; t_z                   ; control_block:ctr|y_present.search ; 6.089 ; 6.102 ; Fall       ; control_block:ctr|y_present.search ;
+-----------------------+------------------------------------+-------+-------+------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                     ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; From Clock                         ; To Clock                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; clk                                ; clk                                ; 822817   ; 0        ; 0        ; 0        ;
; control_block:ctr|y_present.ERRO   ; clk                                ; 5327     ; 5319     ; 0        ; 0        ;
; control_block:ctr|y_present.OPR    ; clk                                ; 3531     ; 1447     ; 0        ; 0        ;
; control_block:ctr|y_present.OPR2   ; clk                                ; 4417     ; 1447     ; 0        ; 0        ;
; control_block:ctr|y_present.search ; clk                                ; 4676842  ; 1447     ; 0        ; 0        ;
; control_block:ctr|y_present.OPR    ; control_block:ctr|y_present.ERRO   ; 8        ; 0        ; 0        ; 0        ;
; clk                                ; control_block:ctr|y_present.OPR    ; 72       ; 0        ; 0        ; 0        ;
; clk                                ; control_block:ctr|y_present.OPR2   ; 72       ; 0        ; 0        ; 0        ;
; clk                                ; control_block:ctr|y_present.search ; 72       ; 0        ; 0        ; 0        ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                      ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; From Clock                         ; To Clock                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; clk                                ; clk                                ; 822817   ; 0        ; 0        ; 0        ;
; control_block:ctr|y_present.ERRO   ; clk                                ; 5327     ; 5319     ; 0        ; 0        ;
; control_block:ctr|y_present.OPR    ; clk                                ; 3531     ; 1447     ; 0        ; 0        ;
; control_block:ctr|y_present.OPR2   ; clk                                ; 4417     ; 1447     ; 0        ; 0        ;
; control_block:ctr|y_present.search ; clk                                ; 4676842  ; 1447     ; 0        ; 0        ;
; control_block:ctr|y_present.OPR    ; control_block:ctr|y_present.ERRO   ; 8        ; 0        ; 0        ; 0        ;
; clk                                ; control_block:ctr|y_present.OPR    ; 72       ; 0        ; 0        ; 0        ;
; clk                                ; control_block:ctr|y_present.OPR2   ; 72       ; 0        ; 0        ; 0        ;
; clk                                ; control_block:ctr|y_present.search ; 72       ; 0        ; 0        ; 0        ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 34    ; 34   ;
; Unconstrained Output Ports      ; 101   ; 101  ;
; Unconstrained Output Port Paths ; 1593  ; 1593 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Apr 15 10:17:54 2019
Info: Command: quartus_sta processor -c processor
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name control_block:ctr|y_present.search control_block:ctr|y_present.search
    Info (332105): create_clock -period 1.000 -name control_block:ctr|y_present.OPR2 control_block:ctr|y_present.OPR2
    Info (332105): create_clock -period 1.000 -name control_block:ctr|y_present.OPR control_block:ctr|y_present.OPR
    Info (332105): create_clock -period 1.000 -name control_block:ctr|y_present.ERRO control_block:ctr|y_present.ERRO
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -14.338
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -14.338     -1082.248 clk 
    Info (332119):    -4.102       -32.528 control_block:ctr|y_present.search 
    Info (332119):    -2.773       -21.732 control_block:ctr|y_present.OPR2 
    Info (332119):    -2.704       -19.295 control_block:ctr|y_present.OPR 
    Info (332119):     0.121         0.000 control_block:ctr|y_present.ERRO 
Info (332146): Worst-case hold slack is -2.799
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.799        -9.246 clk 
    Info (332119):    -0.652        -4.064 control_block:ctr|y_present.ERRO 
    Info (332119):     2.934         0.000 control_block:ctr|y_present.OPR 
    Info (332119):     3.335         0.000 control_block:ctr|y_present.OPR2 
    Info (332119):     4.818         0.000 control_block:ctr|y_present.search 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -312.148 clk 
    Info (332119):    -0.500        -8.000 control_block:ctr|y_present.OPR 
    Info (332119):    -0.500        -8.000 control_block:ctr|y_present.OPR2 
    Info (332119):    -0.500        -8.000 control_block:ctr|y_present.search 
    Info (332119):     0.500         0.000 control_block:ctr|y_present.ERRO 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.410
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.410      -407.471 clk 
    Info (332119):    -2.279       -17.932 control_block:ctr|y_present.search 
    Info (332119):    -1.376       -10.737 control_block:ctr|y_present.OPR2 
    Info (332119):    -1.324        -9.511 control_block:ctr|y_present.OPR 
    Info (332119):     0.554         0.000 control_block:ctr|y_present.ERRO 
Info (332146): Worst-case hold slack is -1.497
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.497        -5.829 clk 
    Info (332119):    -0.203        -1.007 control_block:ctr|y_present.ERRO 
    Info (332119):     1.970         0.000 control_block:ctr|y_present.OPR 
    Info (332119):     2.127         0.000 control_block:ctr|y_present.OPR2 
    Info (332119):     3.108         0.000 control_block:ctr|y_present.search 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -313.684 clk 
    Info (332119):    -0.500        -8.000 control_block:ctr|y_present.OPR 
    Info (332119):    -0.500        -8.000 control_block:ctr|y_present.OPR2 
    Info (332119):    -0.500        -8.000 control_block:ctr|y_present.search 
    Info (332119):     0.500         0.000 control_block:ctr|y_present.ERRO 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 527 megabytes
    Info: Processing ended: Mon Apr 15 10:17:55 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


