Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date         : Thu Feb  5 03:24:42 2026
| Host         : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xczu3eg
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   168 |
|    Minimum number of control sets                        |   168 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   195 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   168 |
| >= 0 to < 4        |    13 |
| >= 4 to < 6        |    28 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     2 |
| >= 16              |   110 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            9176 |         1029 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             269 |           85 |
| Yes          | No                    | No                     |             698 |          117 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2978 |          669 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                                                           Enable Signal                                                                          |                                                                     Set/Reset Signal                                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/U_fifo_srl/pop                                                                               | ap_rst_n                                                                                                                                                 |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/push                                                                                   |                                                                                                                                                          |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wrsp/push                                                                                                       |                                                                                                                                                          |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/pop                                                                                             | ap_rst_n                                                                                                                                                 |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/pop                                                                                                             | ap_rst_n                                                                                                                                                 |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/push                                                                                    |                                                                                                                                                          |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wreq/raddr[1]_i_1__4_n_0                                                                                        | ap_rst_n                                                                                                                                                 |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_ier10_out                                                                                                               | ap_rst_n                                                                                                                                                 |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/ap_CS_fsm_reg[22][0]                                                                            | ap_rst_n                                                                                                                                                 |                1 |              3 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/raddr[2]_i_1_n_0                                                                                            | ap_rst_n                                                                                                                                                 |                1 |              3 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/user_resp/mOutPtr[2]_i_1__7_n_0                                                                                      | ap_rst_n                                                                                                                                                 |                1 |              3 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wreq/mOutPtr[2]_i_1__4_n_0                                                                                      | ap_rst_n                                                                                                                                                 |                1 |              3 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wreq/num_data_cnt[2]_i_1__4_n_0                                                                                 | ap_rst_n                                                                                                                                                 |                1 |              3 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/dout_vld_reg                                                                  | ap_rst_n                                                                                                                                                 |                2 |              4 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/load_p1                                                                                          |                                                                                                                                                          |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/mOutPtr[3]_i_1_n_0                                                                                          | ap_rst_n                                                                                                                                                 |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/num_data_cnt[3]_i_1_n_0                                                                                     | ap_rst_n                                                                                                                                                 |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr[3]_i_1__4_n_0                                                            | ap_rst_n                                                                                                                                                 |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/raddr[3]_i_1__5_n_0                                                                          | ap_rst_n                                                                                                                                                 |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/conservative_gen.local_BURST_WVALID_reg_0[0]                                                                         |                                                                                                                                                          |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/raddr[3]_i_1_n_0                                                                              | ap_rst_n                                                                                                                                                 |                2 |              4 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/raddr_reg[0][0]                                                               | ap_rst_n                                                                                                                                                 |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                                 | ap_rst_n                                                                                                                                                 |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/waddr                                                                                                                       |                                                                                                                                                          |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/pop                                                                           | ap_rst_n                                                                                                                                                 |                3 |              4 |         1.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/push_0                                                                        |                                                                                                                                                          |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/E[0]                                                                                            | ap_rst_n                                                                                                                                                 |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/mOutPtr[4]_i_1__5_n_0                                                                        | ap_rst_n                                                                                                                                                 |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/num_data_cnt[4]_i_1__5_n_0                                                                   | ap_rst_n                                                                                                                                                 |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/E[0]                                                                          | ap_rst_n                                                                                                                                                 |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_rctl/num_data_cnt                                                                                   | ap_rst_n                                                                                                                                                 |                2 |              5 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/full_n_reg[0]                                                                 | ap_rst_n                                                                                                                                                 |                2 |              5 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_rctl/mOutPtr                                                                                        | ap_rst_n                                                                                                                                                 |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9_fu_572/mul_24s_17s_41_5_1_U166/ap_block_pp0_stage0_subdone                          | ap_rst_n                                                                                                                                                 |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/num_data_cnt[4]_i_1_n_0                                                                       | ap_rst_n                                                                                                                                                 |                2 |              5 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/mOutPtr[4]_i_1_n_0                                                                            | ap_rst_n                                                                                                                                                 |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_496/flow_control_loop_pipe_sequential_init_U/j_fu_236                                            |                                                                                                                                                          |                2 |              5 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/num_data_cnt[4]_i_1__4_n_0                                                     | ap_rst_n                                                                                                                                                 |                2 |              5 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/mOutPtr[4]_i_1__4_n_0                                                          | ap_rst_n                                                                                                                                                 |                2 |              5 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/s_ready_t_reg[0]                                                                                | ap_rst_n                                                                                                                                                 |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/raddr[4]_i_1__0_n_0                                                                                       | ap_rst_n                                                                                                                                                 |                2 |              5 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/mOutPtr[5]_i_1_n_0                                                                                        | ap_rst_n                                                                                                                                                 |                1 |              6 |         6.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/num_data_cnt[5]_i_1_n_0                                                                                   | ap_rst_n                                                                                                                                                 |                2 |              6 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/could_multi_bursts.last_loop                                                           | ap_rst_n                                                                                                                                                 |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9_fu_572/flow_control_loop_pipe_sequential_init_U/indvar_flatten8_fu_192              | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9_fu_572/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter6_reg |                4 |              8 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9_fu_572/E[0]                                                                         | ap_rst_n                                                                                                                                                 |                1 |              8 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/buff_rdata/pop                                                                                                        | ap_rst_n                                                                                                                                                 |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/full_n_reg                                                                                      | ap_rst_n                                                                                                                                                 |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/E[0]                                                                                               | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/ap_rst_n_0[0]                                                                            |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.last_loop                                                            | ap_rst_n                                                                                                                                                 |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/buff_rdata/mOutPtr[8]_i_1_n_0                                                                                         | ap_rst_n                                                                                                                                                 |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/buff_rdata/num_data_cnt[8]_i_1_n_0                                                                                    | ap_rst_n                                                                                                                                                 |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/p_15_in                                                                          | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/sect_addr_buf[11]_i_1_n_0                                                       |                2 |             10 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/p_15_in                                                                         | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/sect_addr_buf[11]_i_1__0_n_0                                                   |                2 |             10 |         5.00 |
|  ap_clk      |                                                                                                                                                                  | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/SS[0]                                       |                9 |             12 |         1.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/E[0]                                                | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/SR[0]                                       |                3 |             13 |         4.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9_fu_572/mul_24s_17s_41_5_1_U166/ap_block_pp0_stage0_subdone                          |                                                                                                                                                          |                7 |             14 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_393/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_120               |                                                                                                                                                          |                3 |             15 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9_fu_572/flow_control_loop_pipe_sequential_init_U/indvar_flatten8_fu_192              |                                                                                                                                                          |                7 |             22 |         3.14 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_72                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U10/b_reg_5371_pp0_iter41_reg_reg[0]__0_rep__0_1               |               13 |             23 |         1.77 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_73                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U8/b_reg_5371_pp0_iter41_reg_reg[1]__0_rep__0_1                |               10 |             23 |         2.30 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_71                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U10/b_reg_5371_pp0_iter41_reg_reg[1]__0_rep__0_0               |               12 |             23 |         1.92 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_71                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U9/b_reg_5371_pp0_iter41_reg_reg[1]__0_rep__0_0                |                9 |             23 |         2.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_71                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U8/b_reg_5371_pp0_iter41_reg_reg[1]__0_rep__0_0                |               12 |             23 |         1.92 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_71                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U11/b_reg_5371_pp0_iter41_reg_reg[1]__0_rep__0_0               |                9 |             23 |         2.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_70                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U9/b_reg_5371_pp0_iter41_reg_reg[0]__0_rep__0_2                |                9 |             23 |         2.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_70                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U8/b_reg_5371_pp0_iter41_reg_reg[0]__0_rep__0_2                |               11 |             23 |         2.09 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_70                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U11/b_reg_5371_pp0_iter41_reg_reg[0]__0_rep__0_2               |               10 |             23 |         2.30 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_70                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U10/b_reg_5371_pp0_iter41_reg_reg[0]__0_rep__0_0               |               14 |             23 |         1.64 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_69                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U10/b_reg_5371_pp0_iter41_reg_reg[2]__0                        |               10 |             23 |         2.30 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_69                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U9/b_reg_5371_pp0_iter41_reg_reg[2]__0                         |               11 |             23 |         2.09 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_69                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U8/b_reg_5371_pp0_iter41_reg_reg[2]__0                         |               12 |             23 |         1.92 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_69                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U11/b_reg_5371_pp0_iter41_reg_reg[2]__0                        |               10 |             23 |         2.30 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_68                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U9/b_reg_5371_pp0_iter41_reg_reg[0]__0_rep__0_1                |               13 |             23 |         1.77 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_68                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U8/b_reg_5371_pp0_iter41_reg_reg[0]__0_rep__0_1                |               15 |             23 |         1.53 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_72                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U11/b_reg_5371_pp0_iter41_reg_reg[0]__0_rep__0_3               |               10 |             23 |         2.30 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_72                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U8/b_reg_5371_pp0_iter41_reg_reg[0]__0_rep__0_3                |               11 |             23 |         2.09 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_72                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U9/b_reg_5371_pp0_iter41_reg_reg[0]__0_rep__0_3                |               11 |             23 |         2.09 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_73                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U11/b_reg_5371_pp0_iter41_reg_reg[1]__0_rep__0_1               |               13 |             23 |         1.77 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_73                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U9/b_reg_5371_pp0_iter41_reg_reg[1]__0_rep__0_1                |               12 |             23 |         1.92 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_73                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U10/b_reg_5371_pp0_iter41_reg_reg[1]__0_rep__0_1               |               11 |             23 |         2.09 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_74                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U10/b_reg_5371_pp0_iter41_reg_reg[0]__0_rep__0_2               |               14 |             23 |         1.64 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_74                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U11/b_reg_5371_pp0_iter41_reg_reg[0]__0_rep__0_4               |               12 |             23 |         1.92 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_74                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U8/b_reg_5371_pp0_iter41_reg_reg[0]__0_rep__0_4                |               11 |             23 |         2.09 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_74                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U9/b_reg_5371_pp0_iter41_reg_reg[0]__0_rep__0_4                |               12 |             23 |         1.92 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U10/b_reg_5371_pp0_iter41_reg_reg[3]__0                                | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U10/col_sum_2_fu_5101191_out                                   |               12 |             23 |         1.92 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U10/b_reg_5371_pp0_iter41_reg_reg[2]__0_22                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U10/col_sum_26_fu_4141209_out                                  |               11 |             23 |         2.09 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U10/b_reg_5371_pp0_iter41_reg_reg[1]__0_rep__1_44                      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U10/col_sum_18_fu_4461250_out                                  |                8 |             23 |         2.88 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U10/b_reg_5371_pp0_iter41_reg_reg[0]__0_rep__1_45                      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U10/col_sum_22_fu_4301227_out                                  |                7 |             23 |         3.29 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U10/b_reg_5371_pp0_iter41_reg_reg[0]__0_rep__1_44                      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U10/col_sum_30_fu_3981187_out                                  |               10 |             23 |         2.30 |
|  ap_clk      |                                                                                                                                                                  | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U10/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/p_2_out[0]      |                3 |             23 |         7.67 |
|  ap_clk      |                                                                                                                                                                  | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U11/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/p_2_out[0]      |                3 |             23 |         7.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_62                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U11/b_reg_5371_pp0_iter41_reg_reg[0]__0_rep__0                 |               14 |             23 |         1.64 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_61                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U10/b_reg_5371_pp0_iter41_reg_reg[1]__0                        |               12 |             23 |         1.92 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_61                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U9/b_reg_5371_pp0_iter41_reg_reg[1]__0                         |               13 |             23 |         1.77 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_61                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U8/b_reg_5371_pp0_iter41_reg_reg[1]__0                         |               11 |             23 |         2.09 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_61                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U11/b_reg_5371_pp0_iter41_reg_reg[1]__0                        |               16 |             23 |         1.44 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_60                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U10/b_reg_5371_pp0_iter41_reg_reg[0]__0_rep__1                 |               13 |             23 |         1.77 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_60                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U9/b_reg_5371_pp0_iter41_reg_reg[0]__0_rep__1                  |                8 |             23 |         2.88 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_68                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U11/b_reg_5371_pp0_iter41_reg_reg[0]__0_rep__0_1               |               10 |             23 |         2.30 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_60                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U8/b_reg_5371_pp0_iter41_reg_reg[0]__0_rep__1                  |                9 |             23 |         2.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_68                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U10/b_reg_5371_pp0_iter41_reg_reg[0]__0_rep__0                 |                9 |             23 |         2.56 |
|  ap_clk      |                                                                                                                                                                  | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U8/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/p_2_out[0]       |                3 |             23 |         7.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_60                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U11/b_reg_5371_pp0_iter41_reg_reg[0]__0_rep__1                 |               12 |             23 |         1.92 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_59                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U10/b_reg_5371_pp0_iter41_reg_reg[1]__0_rep__1                 |               12 |             23 |         1.92 |
|  ap_clk      |                                                                                                                                                                  | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U9/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/p_2_out[0]       |                3 |             23 |         7.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_59                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U9/b_reg_5371_pp0_iter41_reg_reg[1]__0_rep__1                  |               10 |             23 |         2.30 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_59                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U8/b_reg_5371_pp0_iter41_reg_reg[1]__0_rep__1                  |                8 |             23 |         2.88 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_59                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U11/b_reg_5371_pp0_iter41_reg_reg[1]__0_rep__1                 |               12 |             23 |         1.92 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9_fu_572/p_0_0_0679_fu_180                                                            | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9_fu_572/flow_control_loop_pipe_sequential_init_U/full_n_reg                  |                4 |             23 |         5.75 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_62                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U9/b_reg_5371_pp0_iter41_reg_reg[0]__0_rep__0                  |               15 |             23 |         1.53 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_67                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U10/b_reg_5371_pp0_iter41_reg_reg[1]__0_rep__0                 |                9 |             23 |         2.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_67                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U9/b_reg_5371_pp0_iter41_reg_reg[1]__0_rep__0                  |               12 |             23 |         1.92 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_67                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U8/b_reg_5371_pp0_iter41_reg_reg[1]__0_rep__0                  |               16 |             23 |         1.44 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_67                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U11/b_reg_5371_pp0_iter41_reg_reg[1]__0_rep__0                 |               10 |             23 |         2.30 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_66                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U9/b_reg_5371_pp0_iter41_reg_reg[0]__0_rep__0_0                |               13 |             23 |         1.77 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_66                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U8/b_reg_5371_pp0_iter41_reg_reg[0]__0_rep__0_0                |               10 |             23 |         2.30 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_66                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U11/b_reg_5371_pp0_iter41_reg_reg[0]__0_rep__0_0               |                8 |             23 |         2.88 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_65                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U9/ap_enable_reg_pp0_iter42_reg                                |               12 |             23 |         1.92 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_65                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U8/ap_enable_reg_pp0_iter42_reg                                |               10 |             23 |         2.30 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_65                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U11/ap_enable_reg_pp0_iter42_reg                               |               10 |             23 |         2.30 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_64                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U9/b_reg_5371_pp0_iter41_reg_reg[0]__0_rep__1_0                |               14 |             23 |         1.64 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_64                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U8/b_reg_5371_pp0_iter41_reg_reg[0]__0_rep__1_0                |               10 |             23 |         2.30 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_64                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U11/b_reg_5371_pp0_iter41_reg_reg[0]__0_rep__1_0               |               14 |             23 |         1.64 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_63                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U9/b_reg_5371_pp0_iter41_reg_reg[1]__0_rep__1_0                |               14 |             23 |         1.64 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_63                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U8/b_reg_5371_pp0_iter41_reg_reg[1]__0_rep__1_0                |               10 |             23 |         2.30 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_63                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U11/b_reg_5371_pp0_iter41_reg_reg[1]__0_rep__1_0               |               11 |             23 |         2.09 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_62                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/sdiv_38ns_24s_38_42_1_U8/b_reg_5371_pp0_iter41_reg_reg[0]__0_rep__0                  |               12 |             23 |         1.92 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/ap_enable_reg_pp0_iter1                                                                      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410/flow_control_loop_pipe_sequential_init_U/SS[0]                                       |               10 |             24 |         2.40 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9_fu_572/mul_24s_17s_41_5_1_U166/ap_block_pp0_stage0_subdone                          | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9_fu_572/select_ln89_1_reg_999                                                |                5 |             24 |         4.80 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/buff_rdata/dout_vld_reg_1[0]                                                                                          |                                                                                                                                                          |                5 |             25 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/E[0]                                                                                             | ap_rst_n                                                                                                                                                 |                5 |             28 |         5.60 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_rst_n_1                                                                                         | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_rst_n_0                                                                                 |                5 |             28 |         5.60 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9_fu_572/push                                                                         |                                                                                                                                                          |                4 |             28 |         7.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_C_DRAM[63]_i_1_n_0                                                                                                      | ap_rst_n                                                                                                                                                 |               22 |             32 |         1.45 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_C_DRAM[31]_i_1_n_0                                                                                                      | ap_rst_n                                                                                                                                                 |               22 |             32 |         1.45 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/ar_hs                                                                                                                       |                                                                                                                                                          |               30 |             32 |         1.07 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_DRAM[63]_i_1_n_0                                                                                                      | ap_rst_n                                                                                                                                                 |               21 |             32 |         1.52 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_DRAM[31]_i_1_n_0                                                                                                      | ap_rst_n                                                                                                                                                 |               21 |             32 |         1.52 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                         |                                                                                                                                                          |                5 |             33 |         6.60 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                         |                                                                                                                                                          |                5 |             33 |         6.60 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_393/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_393_denom_row_ce0 | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_393/flow_control_loop_pipe_sequential_init_U/SR[0]                       |               13 |             39 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9_fu_572/empty_29_fu_176                                                              | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9_fu_572/flow_control_loop_pipe_sequential_init_U/SR[0]                       |               16 |             41 |         2.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/E[0]                                                                             | ap_rst_n                                                                                                                                                 |               17 |             53 |         3.12 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/state_reg[0]_1[0]                                                               | ap_rst_n                                                                                                                                                 |               16 |             53 |         3.31 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/push                                                                |                                                                                                                                                          |                4 |             62 |        15.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/pop                                                                                              | ap_rst_n                                                                                                                                                 |               14 |             62 |         4.43 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/pop                                                                                              | ap_rst_n                                                                                                                                                 |               17 |             63 |         3.71 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/pop                                                                                             | ap_rst_n                                                                                                                                                 |               15 |             63 |         4.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/push_0                                                                                          |                                                                                                                                                          |                5 |             63 |        12.60 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/ap_CS_fsm_reg[1]                                                                                 |                                                                                                                                                          |                5 |             63 |        12.60 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/load_p1                                                                         |                                                                                                                                                          |               16 |             64 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wreq/next_wreq                                                                                                  | ap_rst_n                                                                                                                                                 |               17 |             64 |         3.76 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/tmp_valid_reg_0[0]                                                                                                   |                                                                                                                                                          |               15 |             64 |         4.27 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/E[0]                                                                                                        | ap_rst_n                                                                                                                                                 |               23 |             64 |         2.78 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/tmp_valid_reg_0[0]                                                                                                    |                                                                                                                                                          |               15 |             64 |         4.27 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/load_p1                                                                          |                                                                                                                                                          |               15 |             64 |         4.27 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                            |                                                                                                                                                          |               13 |             66 |         5.08 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/state_reg[0]_0[0]                                                                                |                                                                                                                                                          |               13 |             66 |         5.08 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/E[0]                                                                                   | ap_rst_n                                                                                                                                                 |               10 |             71 |         7.10 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/E[0]                                                                                    | ap_rst_n                                                                                                                                                 |               10 |             71 |         7.10 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/p_15_in                                                                         | ap_rst_n                                                                                                                                                 |               19 |             77 |         4.05 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/p_15_in                                                                          | ap_rst_n                                                                                                                                                 |               18 |             77 |         4.28 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/state_reg[0]_2[0]                                                                | ap_rst_n                                                                                                                                                 |               28 |            103 |         3.68 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/E[0]                                                                            | ap_rst_n                                                                                                                                                 |               29 |            103 |         3.55 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state1                                                                                                                            |                                                                                                                                                          |               42 |            124 |         2.95 |
|  ap_clk      |                                                                                                                                                                  | ap_rst_n                                                                                                                                                 |               64 |            165 |         2.58 |
|  ap_clk      |                                                                                                                                                                  |                                                                                                                                                          |             1057 |           9458 |         8.95 |
+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


