<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeThru Embedded Platform - XEP: src/hal/x4m0x_s70/libraries/libchip/include/samv71/instance/instance_ssc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">XeThru Embedded Platform - XEP
          &#160;<span id="projectnumber">3.4.7</span>
        </div>
        <div id="projectbrief" class="col-sm-12">Embedded platform for XeThru firmware products</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_4ce6a7f885e2866a554ba9e7335035f1.xhtml">hal</a></li><li class="navelem"><a class="el" href="dir_9dc4d255e566c48428ae1788dff8c9e9.xhtml">x4m0x_s70</a></li><li class="navelem"><a class="el" href="dir_75c70effab526b28e035b6c6a3220eb7.xhtml">libraries</a></li><li class="navelem"><a class="el" href="dir_a75a6fe80fd9120ba7dd67a0b33a7bc9.xhtml">libchip</a></li><li class="navelem"><a class="el" href="dir_66d505d01f5149f3674faaa78d4997d4.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_0d89778b8b998febf86480dc70bc2ffa.xhtml">samv71</a></li><li class="navelem"><a class="el" href="dir_d22541a70a8d2d4e4b4c043ec4961df3.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">instance_ssc.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="samv71_2instance_2instance__ssc_8h__dep__incl.svg" width="1955" height="171"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="samv71_2instance_2instance__ssc_8h_source.xhtml">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a6b41044069b18dbaece9c26a2651f8f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__ssc_8h.xhtml#a6b41044069b18dbaece9c26a2651f8f1">REG_SSC_CR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40004000U)</td></tr>
<tr class="memdesc:a6b41044069b18dbaece9c26a2651f8f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC) Control Register  <a href="#a6b41044069b18dbaece9c26a2651f8f1">More...</a><br /></td></tr>
<tr class="separator:a6b41044069b18dbaece9c26a2651f8f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1285d7f9962cccdfd5abcd2a995f3164"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__ssc_8h.xhtml#a1285d7f9962cccdfd5abcd2a995f3164">REG_SSC_CMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40004004U)</td></tr>
<tr class="memdesc:a1285d7f9962cccdfd5abcd2a995f3164"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC) Clock Mode Register  <a href="#a1285d7f9962cccdfd5abcd2a995f3164">More...</a><br /></td></tr>
<tr class="separator:a1285d7f9962cccdfd5abcd2a995f3164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb459d10663171ae24df3af9edae51ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__ssc_8h.xhtml#adb459d10663171ae24df3af9edae51ab">REG_SSC_RCMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40004010U)</td></tr>
<tr class="memdesc:adb459d10663171ae24df3af9edae51ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC) Receive Clock Mode Register  <a href="#adb459d10663171ae24df3af9edae51ab">More...</a><br /></td></tr>
<tr class="separator:adb459d10663171ae24df3af9edae51ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0785e2f47504baede1a5cc833a4fd695"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__ssc_8h.xhtml#a0785e2f47504baede1a5cc833a4fd695">REG_SSC_RFMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40004014U)</td></tr>
<tr class="memdesc:a0785e2f47504baede1a5cc833a4fd695"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC) Receive Frame Mode Register  <a href="#a0785e2f47504baede1a5cc833a4fd695">More...</a><br /></td></tr>
<tr class="separator:a0785e2f47504baede1a5cc833a4fd695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b9f2eb9687700c0b0d141e42d5ebe41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__ssc_8h.xhtml#a4b9f2eb9687700c0b0d141e42d5ebe41">REG_SSC_TCMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40004018U)</td></tr>
<tr class="memdesc:a4b9f2eb9687700c0b0d141e42d5ebe41"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC) Transmit Clock Mode Register  <a href="#a4b9f2eb9687700c0b0d141e42d5ebe41">More...</a><br /></td></tr>
<tr class="separator:a4b9f2eb9687700c0b0d141e42d5ebe41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3f4ab406848c1a963a56649ebd0b95b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__ssc_8h.xhtml#ab3f4ab406848c1a963a56649ebd0b95b">REG_SSC_TFMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000401CU)</td></tr>
<tr class="memdesc:ab3f4ab406848c1a963a56649ebd0b95b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC) Transmit Frame Mode Register  <a href="#ab3f4ab406848c1a963a56649ebd0b95b">More...</a><br /></td></tr>
<tr class="separator:ab3f4ab406848c1a963a56649ebd0b95b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8df5028a8d0c76896683ddee97f1ed51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__ssc_8h.xhtml#a8df5028a8d0c76896683ddee97f1ed51">REG_SSC_RHR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40004020U)</td></tr>
<tr class="memdesc:a8df5028a8d0c76896683ddee97f1ed51"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC) Receive Holding Register  <a href="#a8df5028a8d0c76896683ddee97f1ed51">More...</a><br /></td></tr>
<tr class="separator:a8df5028a8d0c76896683ddee97f1ed51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61092875b49382e1625a47e1d4bb8d89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__ssc_8h.xhtml#a61092875b49382e1625a47e1d4bb8d89">REG_SSC_THR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40004024U)</td></tr>
<tr class="memdesc:a61092875b49382e1625a47e1d4bb8d89"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC) Transmit Holding Register  <a href="#a61092875b49382e1625a47e1d4bb8d89">More...</a><br /></td></tr>
<tr class="separator:a61092875b49382e1625a47e1d4bb8d89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a151c28c382a383e9d39a65eb565482"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__ssc_8h.xhtml#a7a151c28c382a383e9d39a65eb565482">REG_SSC_RSHR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40004030U)</td></tr>
<tr class="memdesc:a7a151c28c382a383e9d39a65eb565482"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC) Receive Sync.  <a href="#a7a151c28c382a383e9d39a65eb565482">More...</a><br /></td></tr>
<tr class="separator:a7a151c28c382a383e9d39a65eb565482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eb4864e34440120d2be1bf0697af0ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__ssc_8h.xhtml#a6eb4864e34440120d2be1bf0697af0ac">REG_SSC_TSHR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40004034U)</td></tr>
<tr class="memdesc:a6eb4864e34440120d2be1bf0697af0ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC) Transmit Sync.  <a href="#a6eb4864e34440120d2be1bf0697af0ac">More...</a><br /></td></tr>
<tr class="separator:a6eb4864e34440120d2be1bf0697af0ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74c9599c84ff65f48b28c3e982b6826f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__ssc_8h.xhtml#a74c9599c84ff65f48b28c3e982b6826f">REG_SSC_RC0R</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40004038U)</td></tr>
<tr class="memdesc:a74c9599c84ff65f48b28c3e982b6826f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC) Receive Compare 0 Register  <a href="#a74c9599c84ff65f48b28c3e982b6826f">More...</a><br /></td></tr>
<tr class="separator:a74c9599c84ff65f48b28c3e982b6826f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3a10fc72352b60216d2513fe26260f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__ssc_8h.xhtml#ab3a10fc72352b60216d2513fe26260f4">REG_SSC_RC1R</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000403CU)</td></tr>
<tr class="memdesc:ab3a10fc72352b60216d2513fe26260f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC) Receive Compare 1 Register  <a href="#ab3a10fc72352b60216d2513fe26260f4">More...</a><br /></td></tr>
<tr class="separator:ab3a10fc72352b60216d2513fe26260f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adadc1255877d3331f775ad3560fea001"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__ssc_8h.xhtml#adadc1255877d3331f775ad3560fea001">REG_SSC_SR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40004040U)</td></tr>
<tr class="memdesc:adadc1255877d3331f775ad3560fea001"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC) Status Register  <a href="#adadc1255877d3331f775ad3560fea001">More...</a><br /></td></tr>
<tr class="separator:adadc1255877d3331f775ad3560fea001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a491e34460b474d117bdeaa8cd321137c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__ssc_8h.xhtml#a491e34460b474d117bdeaa8cd321137c">REG_SSC_IER</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40004044U)</td></tr>
<tr class="memdesc:a491e34460b474d117bdeaa8cd321137c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC) Interrupt Enable Register  <a href="#a491e34460b474d117bdeaa8cd321137c">More...</a><br /></td></tr>
<tr class="separator:a491e34460b474d117bdeaa8cd321137c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad73d6b717fd15bf7ef261e533b6a412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__ssc_8h.xhtml#aad73d6b717fd15bf7ef261e533b6a412">REG_SSC_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40004048U)</td></tr>
<tr class="memdesc:aad73d6b717fd15bf7ef261e533b6a412"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC) Interrupt Disable Register  <a href="#aad73d6b717fd15bf7ef261e533b6a412">More...</a><br /></td></tr>
<tr class="separator:aad73d6b717fd15bf7ef261e533b6a412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4297e02770aa47a094f3a55f9a7293f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__ssc_8h.xhtml#ad4297e02770aa47a094f3a55f9a7293f">REG_SSC_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4000404CU)</td></tr>
<tr class="memdesc:ad4297e02770aa47a094f3a55f9a7293f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC) Interrupt Mask Register  <a href="#ad4297e02770aa47a094f3a55f9a7293f">More...</a><br /></td></tr>
<tr class="separator:ad4297e02770aa47a094f3a55f9a7293f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b2aa2beb4e232b2cdb22c1951d67c29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__ssc_8h.xhtml#a7b2aa2beb4e232b2cdb22c1951d67c29">REG_SSC_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400040E4U)</td></tr>
<tr class="memdesc:a7b2aa2beb4e232b2cdb22c1951d67c29"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC) Write Protection Mode Register  <a href="#a7b2aa2beb4e232b2cdb22c1951d67c29">More...</a><br /></td></tr>
<tr class="separator:a7b2aa2beb4e232b2cdb22c1951d67c29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ef35aa64df86a3420e8fd9d09ea1c2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__ssc_8h.xhtml#a3ef35aa64df86a3420e8fd9d09ea1c2d">REG_SSC_WPSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400040E8U)</td></tr>
<tr class="memdesc:a3ef35aa64df86a3420e8fd9d09ea1c2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC) Write Protection Status Register  <a href="#a3ef35aa64df86a3420e8fd9d09ea1c2d">More...</a><br /></td></tr>
<tr class="separator:a3ef35aa64df86a3420e8fd9d09ea1c2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa7f5cc69dc1b83555caf2cd745718d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__ssc_8h.xhtml#afa7f5cc69dc1b83555caf2cd745718d9">REG_SSC_VERSION</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400040FCU)</td></tr>
<tr class="memdesc:afa7f5cc69dc1b83555caf2cd745718d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC) Version Register  <a href="#afa7f5cc69dc1b83555caf2cd745718d9">More...</a><br /></td></tr>
<tr class="separator:afa7f5cc69dc1b83555caf2cd745718d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a1285d7f9962cccdfd5abcd2a995f3164"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1285d7f9962cccdfd5abcd2a995f3164">&sect;&nbsp;</a></span>REG_SSC_CMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SSC_CMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40004004U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC) Clock Mode Register </p>

</div>
</div>
<a id="a6b41044069b18dbaece9c26a2651f8f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b41044069b18dbaece9c26a2651f8f1">&sect;&nbsp;</a></span>REG_SSC_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SSC_CR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40004000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC) Control Register </p>

</div>
</div>
<a id="aad73d6b717fd15bf7ef261e533b6a412"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad73d6b717fd15bf7ef261e533b6a412">&sect;&nbsp;</a></span>REG_SSC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SSC_IDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40004048U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC) Interrupt Disable Register </p>

</div>
</div>
<a id="a491e34460b474d117bdeaa8cd321137c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a491e34460b474d117bdeaa8cd321137c">&sect;&nbsp;</a></span>REG_SSC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SSC_IER&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40004044U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC) Interrupt Enable Register </p>

</div>
</div>
<a id="ad4297e02770aa47a094f3a55f9a7293f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4297e02770aa47a094f3a55f9a7293f">&sect;&nbsp;</a></span>REG_SSC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SSC_IMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4000404CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC) Interrupt Mask Register </p>

</div>
</div>
<a id="a74c9599c84ff65f48b28c3e982b6826f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74c9599c84ff65f48b28c3e982b6826f">&sect;&nbsp;</a></span>REG_SSC_RC0R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SSC_RC0R&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40004038U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC) Receive Compare 0 Register </p>

</div>
</div>
<a id="ab3a10fc72352b60216d2513fe26260f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3a10fc72352b60216d2513fe26260f4">&sect;&nbsp;</a></span>REG_SSC_RC1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SSC_RC1R&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000403CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC) Receive Compare 1 Register </p>

</div>
</div>
<a id="adb459d10663171ae24df3af9edae51ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb459d10663171ae24df3af9edae51ab">&sect;&nbsp;</a></span>REG_SSC_RCMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SSC_RCMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40004010U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC) Receive Clock Mode Register </p>

</div>
</div>
<a id="a0785e2f47504baede1a5cc833a4fd695"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0785e2f47504baede1a5cc833a4fd695">&sect;&nbsp;</a></span>REG_SSC_RFMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SSC_RFMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40004014U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC) Receive Frame Mode Register </p>

</div>
</div>
<a id="a8df5028a8d0c76896683ddee97f1ed51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8df5028a8d0c76896683ddee97f1ed51">&sect;&nbsp;</a></span>REG_SSC_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SSC_RHR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40004020U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC) Receive Holding Register </p>

</div>
</div>
<a id="a7a151c28c382a383e9d39a65eb565482"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a151c28c382a383e9d39a65eb565482">&sect;&nbsp;</a></span>REG_SSC_RSHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SSC_RSHR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40004030U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC) Receive Sync. </p>
<p>Holding Register </p>

</div>
</div>
<a id="adadc1255877d3331f775ad3560fea001"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adadc1255877d3331f775ad3560fea001">&sect;&nbsp;</a></span>REG_SSC_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SSC_SR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40004040U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC) Status Register </p>

</div>
</div>
<a id="a4b9f2eb9687700c0b0d141e42d5ebe41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b9f2eb9687700c0b0d141e42d5ebe41">&sect;&nbsp;</a></span>REG_SSC_TCMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SSC_TCMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40004018U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC) Transmit Clock Mode Register </p>

</div>
</div>
<a id="ab3f4ab406848c1a963a56649ebd0b95b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3f4ab406848c1a963a56649ebd0b95b">&sect;&nbsp;</a></span>REG_SSC_TFMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SSC_TFMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000401CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC) Transmit Frame Mode Register </p>

</div>
</div>
<a id="a61092875b49382e1625a47e1d4bb8d89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61092875b49382e1625a47e1d4bb8d89">&sect;&nbsp;</a></span>REG_SSC_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SSC_THR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40004024U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC) Transmit Holding Register </p>

</div>
</div>
<a id="a6eb4864e34440120d2be1bf0697af0ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6eb4864e34440120d2be1bf0697af0ac">&sect;&nbsp;</a></span>REG_SSC_TSHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SSC_TSHR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40004034U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC) Transmit Sync. </p>
<p>Holding Register </p>

</div>
</div>
<a id="afa7f5cc69dc1b83555caf2cd745718d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa7f5cc69dc1b83555caf2cd745718d9">&sect;&nbsp;</a></span>REG_SSC_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SSC_VERSION&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400040FCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC) Version Register </p>

</div>
</div>
<a id="a7b2aa2beb4e232b2cdb22c1951d67c29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b2aa2beb4e232b2cdb22c1951d67c29">&sect;&nbsp;</a></span>REG_SSC_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SSC_WPMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400040E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC) Write Protection Mode Register </p>

</div>
</div>
<a id="a3ef35aa64df86a3420e8fd9d09ea1c2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ef35aa64df86a3420e8fd9d09ea1c2d">&sect;&nbsp;</a></span>REG_SSC_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SSC_WPSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400040E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC) Write Protection Status Register </p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
