

================================================================
== Vivado HLS Report for 'AXI_DMA_MASTER'
================================================================
* Date:           Tue Jun 11 19:36:24 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        ULTRA_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.950|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |   28|  18580|   28|  18580|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-------+----------+-----------+-----------+-------------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  |     Trip    |          |
        | Loop Name| min |  max  |  Latency |  achieved |   target  |    Count    | Pipelined|
        +----------+-----+-------+----------+-----------+-----------+-------------+----------+
        |- Loop 1  |    9|   1017|         3|          1|          1|   8 ~ 1016  |    yes   |
        |- Loop 2  |  417|  18561|         3|          1|          1| 416 ~ 18560 |    yes   |
        +----------+-----+-------+----------+-----------+-----------+-------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      4|       -|      -|
|Expression       |        -|      -|       0|    334|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      8|     430|      2|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    291|
|Register         |        -|      -|     548|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     12|     978|    627|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      5|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +---------------------------+----------------------+---------+-------+-----+----+
    |ultra_mul_32s_32sbkb_U112  |ultra_mul_32s_32sbkb  |        0|      4|  215|   1|
    |ultra_mul_32s_32sbkb_U113  |ultra_mul_32s_32sbkb  |        0|      4|  215|   1|
    +---------------------------+----------------------+---------+-------+-----+----+
    |Total                      |                      |        0|      8|  430|   2|
    +---------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    +---------------------------+----------------------+-----------+
    |          Instance         |        Module        | Expression|
    +---------------------------+----------------------+-----------+
    |ultra_mul_mul_16scud_U114  |ultra_mul_mul_16scud  |  i0 * i0  |
    |ultra_mul_mul_16scud_U115  |ultra_mul_mul_16scud  |  i0 * i1  |
    |ultra_mul_mul_16scud_U116  |ultra_mul_mul_16scud  |  i0 * i1  |
    |ultra_mul_mul_16scud_U117  |ultra_mul_mul_16scud  |  i0 * i1  |
    +---------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |KER_bound_fu_151_p2                   |     +    |      0|  0|  39|          32|          32|
    |i_1_fu_169_p2                         |     +    |      0|  0|  38|          31|           1|
    |i_30_fu_198_p2                        |     +    |      0|  0|  38|          31|           1|
    |tmp_167_fu_184_p2                     |     +    |      0|  0|  39|          32|           2|
    |tmp_169_fu_155_p2                     |     +    |      0|  0|  39|          32|           2|
    |ap_block_pp0_stage0_01001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_state20_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state20_pp0_stage0_iter1     |    and   |      0|  0|   2|           1|           1|
    |ap_block_state21_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state32_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state32_pp1_stage0_iter1     |    and   |      0|  0|   2|           1|           1|
    |ap_block_state33_io                   |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_last_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_last_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_last_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |tmp_170_fu_193_p2                     |   icmp   |      0|  0|  18|          32|          32|
    |tmp_171_fu_164_p2                     |   icmp   |      0|  0|  18|          32|          32|
    |tmp_last_1_fu_175_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |tmp_last_fu_204_p2                    |   icmp   |      0|  0|  18|          32|          32|
    |tmp_s_fu_124_p2                       |   icmp   |      0|  0|  13|          16|           1|
    |ap_block_pp0_stage0_11001             |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001             |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                       |    or    |      0|  0|   2|           1|           1|
    |ap_block_state22                      |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1               |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1               |    xor   |      0|  0|   2|           2|           1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0| 334|         328|         191|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+-----+-----------+-----+-----------+
    |              Name              | LUT | Input Size| Bits| Total Bits|
    +--------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                       |  141|         31|    1|         31|
    |ap_done                         |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2         |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1         |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2         |    9|          2|    1|          2|
    |i1_reg_92                       |    9|          2|   31|         62|
    |i_reg_103                       |    9|          2|   31|         62|
    |stream_in_V_V_blk_n             |    9|          2|    1|          2|
    |stream_out_TDATA_blk_n          |    9|          2|    1|          2|
    |stream_out_V_data_V_1_data_out  |    9|          2|   16|         32|
    |stream_out_V_data_V_1_state     |   15|          3|    2|          6|
    |stream_out_V_last_1_data_in     |   21|          4|    1|          4|
    |stream_out_V_last_1_data_out    |    9|          2|    1|          2|
    |stream_out_V_last_1_state       |   15|          3|    2|          6|
    +--------------------------------+-----+-----------+-----+-----------+
    |Total                           |  291|         63|   92|        219|
    +--------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |KER_bound_reg_304                |  32|   0|   32|          0|
    |OFM_bound_reg_339                |  32|   0|   32|          0|
    |ap_CS_fsm                        |  30|   0|   30|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2          |   1|   0|    1|          0|
    |i1_reg_92                        |  31|   0|   31|          0|
    |i_reg_103                        |  31|   0|   31|          0|
    |lhs_V_reg_260                    |  32|   0|   32|          0|
    |p_3_reg_299                      |  32|   0|   32|          0|
    |reg_114                          |  16|   0|   16|          0|
    |reg_119                          |  16|   0|   16|          0|
    |stream_out_V_data_V_1_payload_A  |  16|   0|   16|          0|
    |stream_out_V_data_V_1_payload_B  |  16|   0|   16|          0|
    |stream_out_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |stream_out_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |stream_out_V_data_V_1_state      |   2|   0|    2|          0|
    |stream_out_V_last_1_payload_A    |   1|   0|    1|          0|
    |stream_out_V_last_1_payload_B    |   1|   0|    1|          0|
    |stream_out_V_last_1_sel_rd       |   1|   0|    1|          0|
    |stream_out_V_last_1_sel_wr       |   1|   0|    1|          0|
    |stream_out_V_last_1_state        |   2|   0|    2|          0|
    |tmp2_reg_329                     |  32|   0|   32|          0|
    |tmp3_reg_334                     |  32|   0|   32|          0|
    |tmp4_reg_289                     |  32|   0|   32|          0|
    |tmp5_reg_294                     |  32|   0|   32|          0|
    |tmp_167_reg_345                  |  32|   0|   32|          0|
    |tmp_169_reg_310                  |  32|   0|   32|          0|
    |tmp_170_reg_350                  |   1|   0|    1|          0|
    |tmp_170_reg_350_pp1_iter1_reg    |   1|   0|    1|          0|
    |tmp_171_reg_315                  |   1|   0|    1|          0|
    |tmp_171_reg_315_pp0_iter1_reg    |   1|   0|    1|          0|
    |tmp_V_191_reg_237                |  16|   0|   16|          0|
    |tmp_V_192_reg_243                |  16|   0|   16|          0|
    |tmp_V_195_reg_249                |  16|   0|   16|          0|
    |tmp_last_1_reg_324               |   1|   0|    1|          0|
    |tmp_last_reg_359                 |   1|   0|    1|          0|
    |tmp_s_reg_233                    |   1|   0|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 548|   0|  548|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |    AXI_DMA_MASTER   | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |    AXI_DMA_MASTER   | return value |
|ap_start               |  in |    1| ap_ctrl_hs |    AXI_DMA_MASTER   | return value |
|ap_done                | out |    1| ap_ctrl_hs |    AXI_DMA_MASTER   | return value |
|ap_continue            |  in |    1| ap_ctrl_hs |    AXI_DMA_MASTER   | return value |
|ap_idle                | out |    1| ap_ctrl_hs |    AXI_DMA_MASTER   | return value |
|ap_ready               | out |    1| ap_ctrl_hs |    AXI_DMA_MASTER   | return value |
|stream_in_V_V_dout     |  in |   16|   ap_fifo  |    stream_in_V_V    |    pointer   |
|stream_in_V_V_empty_n  |  in |    1|   ap_fifo  |    stream_in_V_V    |    pointer   |
|stream_in_V_V_read     | out |    1|   ap_fifo  |    stream_in_V_V    |    pointer   |
|stream_out_TDATA       | out |   16|    axis    | stream_out_V_data_V |    pointer   |
|stream_out_TVALID      | out |    1|    axis    |  stream_out_V_last  |    pointer   |
|stream_out_TREADY      |  in |    1|    axis    |  stream_out_V_last  |    pointer   |
|stream_out_TLAST       | out |    1|    axis    |  stream_out_V_last  |    pointer   |
+-----------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 19 20 21 }
  Pipeline-1 : II = 1, D = 3, States = { 31 32 33 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / (!tmp_s)
	23  / (tmp_s)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	22  / (!tmp_171)
	20  / (tmp_171)
20 --> 
	21  / true
21 --> 
	19  / true
22 --> 
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	34  / (!tmp_170)
	32  / (tmp_170)
32 --> 
	33  / true
33 --> 
	31  / true
34 --> 
	22  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 35 [1/1] (2.18ns)   --->   "%tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/axi_dma_master.h:8]   --->   Operation 35 'read' 'tmp_V' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 36 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V, i1 false)" [ULTRA_HLS/axi_dma_master.h:12]   --->   Operation 36 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 2 <SV = 1> <Delay = 2.42>
ST_2 : Operation 37 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V, i1 false)" [ULTRA_HLS/axi_dma_master.h:12]   --->   Operation 37 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 38 [1/1] (2.18ns)   --->   "%tmp_V_190 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/axi_dma_master.h:14]   --->   Operation 38 'read' 'tmp_V_190' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 39 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_190, i1 false)" [ULTRA_HLS/axi_dma_master.h:18]   --->   Operation 39 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 40 [1/1] (2.42ns)   --->   "%tmp_s = icmp eq i16 %tmp_V, 0" [ULTRA_HLS/axi_dma_master.h:56]   --->   Operation 40 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 41 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_190, i1 false)" [ULTRA_HLS/axi_dma_master.h:18]   --->   Operation 41 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 42 [1/1] (2.18ns)   --->   "%tmp_V_191 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/axi_dma_master.h:20]   --->   Operation 42 'read' 'tmp_V_191' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 43 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_191, i1 false)" [ULTRA_HLS/axi_dma_master.h:24]   --->   Operation 43 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 44 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_191, i1 false)" [ULTRA_HLS/axi_dma_master.h:24]   --->   Operation 44 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 45 [1/1] (2.18ns)   --->   "%tmp_V_192 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/axi_dma_master.h:26]   --->   Operation 45 'read' 'tmp_V_192' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_4 : Operation 46 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_192, i1 false)" [ULTRA_HLS/axi_dma_master.h:30]   --->   Operation 46 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 2.18>
ST_5 : Operation 47 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_192, i1 false)" [ULTRA_HLS/axi_dma_master.h:30]   --->   Operation 47 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 48 [1/1] (2.18ns)   --->   "%tmp_V_193 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/axi_dma_master.h:32]   --->   Operation 48 'read' 'tmp_V_193' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_5 : Operation 49 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_193, i1 false)" [ULTRA_HLS/axi_dma_master.h:36]   --->   Operation 49 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 5> <Delay = 2.18>
ST_6 : Operation 50 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_193, i1 false)" [ULTRA_HLS/axi_dma_master.h:36]   --->   Operation 50 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 51 [1/1] (2.18ns)   --->   "%tmp_V_194 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/axi_dma_master.h:38]   --->   Operation 51 'read' 'tmp_V_194' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_6 : Operation 52 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_194, i1 false)" [ULTRA_HLS/axi_dma_master.h:42]   --->   Operation 52 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 6> <Delay = 2.18>
ST_7 : Operation 53 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_194, i1 false)" [ULTRA_HLS/axi_dma_master.h:42]   --->   Operation 53 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 54 [1/1] (2.18ns)   --->   "%tmp_V_195 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/axi_dma_master.h:44]   --->   Operation 54 'read' 'tmp_V_195' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_7 : Operation 55 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_195, i1 false)" [ULTRA_HLS/axi_dma_master.h:48]   --->   Operation 55 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 8 <SV = 7> <Delay = 2.18>
ST_8 : Operation 56 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_195, i1 false)" [ULTRA_HLS/axi_dma_master.h:48]   --->   Operation 56 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 57 [1/1] (2.18ns)   --->   "%tmp_V_196 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/axi_dma_master.h:50]   --->   Operation 57 'read' 'tmp_V_196' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_8 : Operation 58 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_196, i1 false)" [ULTRA_HLS/axi_dma_master.h:54]   --->   Operation 58 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 9 <SV = 8> <Delay = 3.89>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %stream_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str232, i32 0, i32 0, [1 x i8]* @p_str233, [1 x i8]* @p_str234, [1 x i8]* @p_str235, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str236, [1 x i8]* @p_str237)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %stream_out_V_data_V, i1* %stream_out_V_last, [5 x i8]* @p_str6, i32 1, i32 1, [5 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_196, i1 false)" [ULTRA_HLS/axi_dma_master.h:54]   --->   Operation 61 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%lhs_V = sext i16 %tmp_V_194 to i32" [ULTRA_HLS/axi_dma_master.h:58]   --->   Operation 62 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %1, label %4" [ULTRA_HLS/axi_dma_master.h:56]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%rhs_V_4 = sext i16 %tmp_V_192 to i32" [ULTRA_HLS/axi_dma_master.h:73]   --->   Operation 64 'sext' 'rhs_V_4' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_168 = sext i16 %tmp_V_191 to i32" [ULTRA_HLS/axi_dma_master.h:73]   --->   Operation 65 'sext' 'tmp_168' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_9 : Operation 66 [3/3] (3.89ns)   --->   "%tmp4 = mul i32 %tmp_168, %tmp_168" [ULTRA_HLS/axi_dma_master.h:73]   --->   Operation 66 'mul' 'tmp4' <Predicate = (!tmp_s)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 67 [3/3] (3.89ns)   --->   "%tmp5 = mul i32 %rhs_V_4, %lhs_V" [ULTRA_HLS/axi_dma_master.h:73]   --->   Operation 67 'mul' 'tmp5' <Predicate = (!tmp_s)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%rhs_V = sext i16 %tmp_V_195 to i32" [ULTRA_HLS/axi_dma_master.h:58]   --->   Operation 68 'sext' 'rhs_V' <Predicate = (tmp_s)> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%p_s = sext i16 %tmp_V_190 to i32" [ULTRA_HLS/axi_dma_master.h:58]   --->   Operation 69 'sext' 'p_s' <Predicate = (tmp_s)> <Delay = 0.00>
ST_9 : Operation 70 [3/3] (3.89ns)   --->   "%tmp2 = mul i32 %p_s, %rhs_V" [ULTRA_HLS/axi_dma_master.h:58]   --->   Operation 70 'mul' 'tmp2' <Predicate = (tmp_s)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 71 [3/3] (3.89ns)   --->   "%tmp3 = mul i32 %lhs_V, %rhs_V" [ULTRA_HLS/axi_dma_master.h:58]   --->   Operation 71 'mul' 'tmp3' <Predicate = (tmp_s)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 3.89>
ST_10 : Operation 72 [2/3] (3.89ns)   --->   "%tmp4 = mul i32 %tmp_168, %tmp_168" [ULTRA_HLS/axi_dma_master.h:73]   --->   Operation 72 'mul' 'tmp4' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 73 [2/3] (3.89ns)   --->   "%tmp5 = mul i32 %rhs_V_4, %lhs_V" [ULTRA_HLS/axi_dma_master.h:73]   --->   Operation 73 'mul' 'tmp5' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 74 [1/3] (0.00ns)   --->   "%tmp4 = mul i32 %tmp_168, %tmp_168" [ULTRA_HLS/axi_dma_master.h:73]   --->   Operation 74 'mul' 'tmp4' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 75 [1/3] (0.00ns)   --->   "%tmp5 = mul i32 %rhs_V_4, %lhs_V" [ULTRA_HLS/axi_dma_master.h:73]   --->   Operation 75 'mul' 'tmp5' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 3.95>
ST_12 : Operation 76 [5/5] (3.95ns)   --->   "%p_3 = mul i32 %tmp5, %tmp4" [ULTRA_HLS/axi_dma_master.h:73]   --->   Operation 76 'mul' 'p_3' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.95>
ST_13 : Operation 77 [4/5] (3.95ns)   --->   "%p_3 = mul i32 %tmp5, %tmp4" [ULTRA_HLS/axi_dma_master.h:73]   --->   Operation 77 'mul' 'p_3' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.95>
ST_14 : Operation 78 [3/5] (3.95ns)   --->   "%p_3 = mul i32 %tmp5, %tmp4" [ULTRA_HLS/axi_dma_master.h:73]   --->   Operation 78 'mul' 'p_3' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.95>
ST_15 : Operation 79 [2/5] (3.95ns)   --->   "%p_3 = mul i32 %tmp5, %tmp4" [ULTRA_HLS/axi_dma_master.h:73]   --->   Operation 79 'mul' 'p_3' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.95>
ST_16 : Operation 80 [1/5] (3.95ns)   --->   "%p_3 = mul i32 %tmp5, %tmp4" [ULTRA_HLS/axi_dma_master.h:73]   --->   Operation 80 'mul' 'p_3' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.55>
ST_17 : Operation 81 [1/1] (2.55ns)   --->   "%KER_bound = add i32 %p_3, %lhs_V" [ULTRA_HLS/axi_dma_master.h:73]   --->   Operation 81 'add' 'KER_bound' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.55>
ST_18 : Operation 82 [1/1] (2.55ns)   --->   "%tmp_169 = add nsw i32 %KER_bound, -1" [ULTRA_HLS/axi_dma_master.h:79]   --->   Operation 82 'add' 'tmp_169' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 83 [1/1] (1.76ns)   --->   "br label %5" [ULTRA_HLS/axi_dma_master.h:74]   --->   Operation 83 'br' <Predicate = true> <Delay = 1.76>

State 19 <SV = 18> <Delay = 3.45>
ST_19 : Operation 84 [1/1] (0.00ns)   --->   "%i1 = phi i31 [ 0, %4 ], [ %i_1, %6 ]"   --->   Operation 84 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 85 [1/1] (0.00ns)   --->   "%i1_cast = zext i31 %i1 to i32" [ULTRA_HLS/axi_dma_master.h:74]   --->   Operation 85 'zext' 'i1_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 86 [1/1] (2.47ns)   --->   "%tmp_171 = icmp slt i32 %i1_cast, %KER_bound" [ULTRA_HLS/axi_dma_master.h:74]   --->   Operation 86 'icmp' 'tmp_171' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 87 [1/1] (2.52ns)   --->   "%i_1 = add i31 %i1, 1" [ULTRA_HLS/axi_dma_master.h:74]   --->   Operation 87 'add' 'i_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %tmp_171, label %6, label %.loopexit.loopexit" [ULTRA_HLS/axi_dma_master.h:74]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 89 [1/1] (2.47ns)   --->   "%tmp_last_1 = icmp eq i32 %i1_cast, %tmp_169" [ULTRA_HLS/axi_dma_master.h:79]   --->   Operation 89 'icmp' 'tmp_last_1' <Predicate = (tmp_171)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.18>
ST_20 : Operation 90 [1/1] (2.18ns)   --->   "%tmp_V_198 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/axi_dma_master.h:78]   --->   Operation 90 'read' 'tmp_V_198' <Predicate = (tmp_171)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_20 : Operation 91 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_198, i1 %tmp_last_1)" [ULTRA_HLS/axi_dma_master.h:83]   --->   Operation 91 'write' <Predicate = (tmp_171)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_172 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [ULTRA_HLS/axi_dma_master.h:75]   --->   Operation 92 'specregionbegin' 'tmp_172' <Predicate = (tmp_171)> <Delay = 0.00>
ST_21 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 416, i32 18560, i32 10632, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/axi_dma_master.h:76]   --->   Operation 93 'speclooptripcount' <Predicate = (tmp_171)> <Delay = 0.00>
ST_21 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/axi_dma_master.h:77]   --->   Operation 94 'specpipeline' <Predicate = (tmp_171)> <Delay = 0.00>
ST_21 : Operation 95 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_198, i1 %tmp_last_1)" [ULTRA_HLS/axi_dma_master.h:83]   --->   Operation 95 'write' <Predicate = (tmp_171)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_21 : Operation 96 [1/1] (0.00ns)   --->   "%empty_158 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_172)" [ULTRA_HLS/axi_dma_master.h:84]   --->   Operation 96 'specregionend' 'empty_158' <Predicate = (tmp_171)> <Delay = 0.00>
ST_21 : Operation 97 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/axi_dma_master.h:74]   --->   Operation 97 'br' <Predicate = (tmp_171)> <Delay = 0.00>

State 22 <SV = 19> <Delay = 0.00>
ST_22 : Operation 98 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 98 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_22 : Operation 99 [1/1] (0.00ns)   --->   "ret void" [ULTRA_HLS/axi_dma_master.h:86]   --->   Operation 99 'ret' <Predicate = true> <Delay = 0.00>

State 23 <SV = 9> <Delay = 3.89>
ST_23 : Operation 100 [2/3] (3.89ns)   --->   "%tmp2 = mul i32 %p_s, %rhs_V" [ULTRA_HLS/axi_dma_master.h:58]   --->   Operation 100 'mul' 'tmp2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 101 [2/3] (3.89ns)   --->   "%tmp3 = mul i32 %lhs_V, %rhs_V" [ULTRA_HLS/axi_dma_master.h:58]   --->   Operation 101 'mul' 'tmp3' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 10> <Delay = 0.00>
ST_24 : Operation 102 [1/3] (0.00ns)   --->   "%tmp2 = mul i32 %p_s, %rhs_V" [ULTRA_HLS/axi_dma_master.h:58]   --->   Operation 102 'mul' 'tmp2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 103 [1/3] (0.00ns)   --->   "%tmp3 = mul i32 %lhs_V, %rhs_V" [ULTRA_HLS/axi_dma_master.h:58]   --->   Operation 103 'mul' 'tmp3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 11> <Delay = 3.95>
ST_25 : Operation 104 [5/5] (3.95ns)   --->   "%OFM_bound = mul i32 %tmp3, %tmp2" [ULTRA_HLS/axi_dma_master.h:58]   --->   Operation 104 'mul' 'OFM_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 12> <Delay = 3.95>
ST_26 : Operation 105 [4/5] (3.95ns)   --->   "%OFM_bound = mul i32 %tmp3, %tmp2" [ULTRA_HLS/axi_dma_master.h:58]   --->   Operation 105 'mul' 'OFM_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 13> <Delay = 3.95>
ST_27 : Operation 106 [3/5] (3.95ns)   --->   "%OFM_bound = mul i32 %tmp3, %tmp2" [ULTRA_HLS/axi_dma_master.h:58]   --->   Operation 106 'mul' 'OFM_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 14> <Delay = 3.95>
ST_28 : Operation 107 [2/5] (3.95ns)   --->   "%OFM_bound = mul i32 %tmp3, %tmp2" [ULTRA_HLS/axi_dma_master.h:58]   --->   Operation 107 'mul' 'OFM_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 15> <Delay = 3.95>
ST_29 : Operation 108 [1/5] (3.95ns)   --->   "%OFM_bound = mul i32 %tmp3, %tmp2" [ULTRA_HLS/axi_dma_master.h:58]   --->   Operation 108 'mul' 'OFM_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 16> <Delay = 2.55>
ST_30 : Operation 109 [1/1] (2.55ns)   --->   "%tmp_167 = add nsw i32 %OFM_bound, -1" [ULTRA_HLS/axi_dma_master.h:64]   --->   Operation 109 'add' 'tmp_167' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 110 [1/1] (1.76ns)   --->   "br label %2" [ULTRA_HLS/axi_dma_master.h:59]   --->   Operation 110 'br' <Predicate = true> <Delay = 1.76>

State 31 <SV = 17> <Delay = 3.45>
ST_31 : Operation 111 [1/1] (0.00ns)   --->   "%i = phi i31 [ 0, %1 ], [ %i_30, %3 ]"   --->   Operation 111 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 112 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i to i32" [ULTRA_HLS/axi_dma_master.h:59]   --->   Operation 112 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 113 [1/1] (2.47ns)   --->   "%tmp_170 = icmp slt i32 %i_cast, %OFM_bound" [ULTRA_HLS/axi_dma_master.h:59]   --->   Operation 113 'icmp' 'tmp_170' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 114 [1/1] (2.52ns)   --->   "%i_30 = add i31 %i, 1" [ULTRA_HLS/axi_dma_master.h:59]   --->   Operation 114 'add' 'i_30' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 115 [1/1] (0.00ns)   --->   "br i1 %tmp_170, label %3, label %.loopexit.loopexit4" [ULTRA_HLS/axi_dma_master.h:59]   --->   Operation 115 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 116 [1/1] (2.47ns)   --->   "%tmp_last = icmp eq i32 %i_cast, %tmp_167" [ULTRA_HLS/axi_dma_master.h:64]   --->   Operation 116 'icmp' 'tmp_last' <Predicate = (tmp_170)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 18> <Delay = 2.18>
ST_32 : Operation 117 [1/1] (2.18ns)   --->   "%tmp_V_197 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/axi_dma_master.h:63]   --->   Operation 117 'read' 'tmp_V_197' <Predicate = (tmp_170)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_32 : Operation 118 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_197, i1 %tmp_last)" [ULTRA_HLS/axi_dma_master.h:68]   --->   Operation 118 'write' <Predicate = (tmp_170)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 33 <SV = 19> <Delay = 0.00>
ST_33 : Operation 119 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [ULTRA_HLS/axi_dma_master.h:60]   --->   Operation 119 'specregionbegin' 'tmp' <Predicate = (tmp_170)> <Delay = 0.00>
ST_33 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 8, i32 1016, i32 512, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/axi_dma_master.h:61]   --->   Operation 120 'speclooptripcount' <Predicate = (tmp_170)> <Delay = 0.00>
ST_33 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/axi_dma_master.h:62]   --->   Operation 121 'specpipeline' <Predicate = (tmp_170)> <Delay = 0.00>
ST_33 : Operation 122 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_197, i1 %tmp_last)" [ULTRA_HLS/axi_dma_master.h:68]   --->   Operation 122 'write' <Predicate = (tmp_170)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_33 : Operation 123 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp)" [ULTRA_HLS/axi_dma_master.h:69]   --->   Operation 123 'specregionend' 'empty' <Predicate = (tmp_170)> <Delay = 0.00>
ST_33 : Operation 124 [1/1] (0.00ns)   --->   "br label %2" [ULTRA_HLS/axi_dma_master.h:59]   --->   Operation 124 'br' <Predicate = (tmp_170)> <Delay = 0.00>

State 34 <SV = 18> <Delay = 0.00>
ST_34 : Operation 125 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stream_in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ stream_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_last]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_V        (read             ) [ 00100000000000000000000000000000000]
StgValue_37  (write            ) [ 00000000000000000000000000000000000]
tmp_V_190    (read             ) [ 00011111110000000000000000000000000]
tmp_s        (icmp             ) [ 00011111111111111111111111111111111]
StgValue_41  (write            ) [ 00000000000000000000000000000000000]
tmp_V_191    (read             ) [ 00001111110000000000000000000000000]
StgValue_44  (write            ) [ 00000000000000000000000000000000000]
tmp_V_192    (read             ) [ 00000111110000000000000000000000000]
StgValue_47  (write            ) [ 00000000000000000000000000000000000]
tmp_V_193    (read             ) [ 00000010000000000000000000000000000]
StgValue_50  (write            ) [ 00000000000000000000000000000000000]
tmp_V_194    (read             ) [ 00000001110000000000000000000000000]
StgValue_53  (write            ) [ 00000000000000000000000000000000000]
tmp_V_195    (read             ) [ 00000000110000000000000000000000000]
StgValue_56  (write            ) [ 00000000000000000000000000000000000]
tmp_V_196    (read             ) [ 00000000010000000000000000000000000]
StgValue_59  (specinterface    ) [ 00000000000000000000000000000000000]
StgValue_60  (specinterface    ) [ 00000000000000000000000000000000000]
StgValue_61  (write            ) [ 00000000000000000000000000000000000]
lhs_V        (sext             ) [ 00000000001111111100000110000000000]
StgValue_63  (br               ) [ 00000000000000000000000000000000000]
rhs_V_4      (sext             ) [ 00000000001100000000000000000000000]
tmp_168      (sext             ) [ 00000000001100000000000000000000000]
rhs_V        (sext             ) [ 00000000000000000000000110000000000]
p_s          (sext             ) [ 00000000000000000000000110000000000]
tmp4         (mul              ) [ 00000000000011111000000000000000000]
tmp5         (mul              ) [ 00000000000011111000000000000000000]
p_3          (mul              ) [ 00000000000000000100000000000000000]
KER_bound    (add              ) [ 00000000000000000011110000000000000]
tmp_169      (add              ) [ 00000000000000000001110000000000000]
StgValue_83  (br               ) [ 00000000000000000011110000000000000]
i1           (phi              ) [ 00000000000000000001000000000000000]
i1_cast      (zext             ) [ 00000000000000000000000000000000000]
tmp_171      (icmp             ) [ 00000000000000000001110000000000000]
i_1          (add              ) [ 00000000000000000011110000000000000]
StgValue_88  (br               ) [ 00000000000000000000000000000000000]
tmp_last_1   (icmp             ) [ 00000000000000000001110000000000000]
tmp_V_198    (read             ) [ 00000000000000000001010000000000000]
tmp_172      (specregionbegin  ) [ 00000000000000000000000000000000000]
StgValue_93  (speclooptripcount) [ 00000000000000000000000000000000000]
StgValue_94  (specpipeline     ) [ 00000000000000000000000000000000000]
StgValue_95  (write            ) [ 00000000000000000000000000000000000]
empty_158    (specregionend    ) [ 00000000000000000000000000000000000]
StgValue_97  (br               ) [ 00000000000000000011110000000000000]
StgValue_98  (br               ) [ 00000000000000000000000000000000000]
StgValue_99  (ret              ) [ 00000000000000000000000000000000000]
tmp2         (mul              ) [ 00000000000000000000000001111100000]
tmp3         (mul              ) [ 00000000000000000000000001111100000]
OFM_bound    (mul              ) [ 00000000000000000000000000000011110]
tmp_167      (add              ) [ 00000000000000000000000000000001110]
StgValue_110 (br               ) [ 00000000000000000000000000000011110]
i            (phi              ) [ 00000000000000000000000000000001000]
i_cast       (zext             ) [ 00000000000000000000000000000000000]
tmp_170      (icmp             ) [ 00000000000000000000000000000001110]
i_30         (add              ) [ 00000000000000000000000000000011110]
StgValue_115 (br               ) [ 00000000000000000000000000000000000]
tmp_last     (icmp             ) [ 00000000000000000000000000000001110]
tmp_V_197    (read             ) [ 00000000000000000000000000000001010]
tmp          (specregionbegin  ) [ 00000000000000000000000000000000000]
StgValue_120 (speclooptripcount) [ 00000000000000000000000000000000000]
StgValue_121 (specpipeline     ) [ 00000000000000000000000000000000000]
StgValue_122 (write            ) [ 00000000000000000000000000000000000]
empty        (specregionend    ) [ 00000000000000000000000000000000000]
StgValue_124 (br               ) [ 00000000000000000000000000000011110]
StgValue_125 (br               ) [ 00000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stream_out_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stream_out_V_last">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_last"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P.i1P"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str232"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str233"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str234"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str235"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str236"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str237"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="grp_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="0"/>
<pin id="77" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/1 tmp_V_190/2 tmp_V_191/3 tmp_V_192/4 tmp_V_193/5 tmp_V_194/6 tmp_V_195/7 tmp_V_196/8 tmp_V_198/20 tmp_V_197/32 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="0" index="2" bw="1" slack="0"/>
<pin id="84" dir="0" index="3" bw="16" slack="0"/>
<pin id="85" dir="0" index="4" bw="1" slack="0"/>
<pin id="86" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_36/1 StgValue_39/2 StgValue_43/3 StgValue_46/4 StgValue_49/5 StgValue_52/6 StgValue_55/7 StgValue_58/8 StgValue_91/20 StgValue_118/32 "/>
</bind>
</comp>

<comp id="92" class="1005" name="i1_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="31" slack="1"/>
<pin id="94" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="96" class="1004" name="i1_phi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="1"/>
<pin id="98" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="31" slack="0"/>
<pin id="100" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/19 "/>
</bind>
</comp>

<comp id="103" class="1005" name="i_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="31" slack="1"/>
<pin id="105" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="i_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="31" slack="0"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/31 "/>
</bind>
</comp>

<comp id="114" class="1005" name="reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="1"/>
<pin id="116" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V tmp_V_190 tmp_V_198 tmp_V_197 "/>
</bind>
</comp>

<comp id="119" class="1005" name="reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="16" slack="1"/>
<pin id="121" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_193 tmp_V_194 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_s_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="1"/>
<pin id="126" dir="0" index="1" bw="16" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="lhs_V_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="3"/>
<pin id="132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/9 "/>
</bind>
</comp>

<comp id="134" class="1004" name="rhs_V_4_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="5"/>
<pin id="136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_4/9 "/>
</bind>
</comp>

<comp id="137" class="1004" name="tmp_168_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="6"/>
<pin id="139" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_168/9 "/>
</bind>
</comp>

<comp id="140" class="1004" name="rhs_V_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="2"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/9 "/>
</bind>
</comp>

<comp id="143" class="1004" name="p_s_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="16" slack="7"/>
<pin id="145" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_s/9 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="1"/>
<pin id="149" dir="0" index="1" bw="32" slack="1"/>
<pin id="150" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_3/12 "/>
</bind>
</comp>

<comp id="151" class="1004" name="KER_bound_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="1"/>
<pin id="153" dir="0" index="1" bw="16" slack="8"/>
<pin id="154" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="KER_bound/17 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_169_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="1"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_169/18 "/>
</bind>
</comp>

<comp id="160" class="1004" name="i1_cast_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="31" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i1_cast/19 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_171_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="2"/>
<pin id="167" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_171/19 "/>
</bind>
</comp>

<comp id="169" class="1004" name="i_1_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="31" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/19 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_last_1_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="1"/>
<pin id="178" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_1/19 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="0" index="1" bw="32" slack="1"/>
<pin id="183" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="OFM_bound/25 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_167_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="1"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_167/30 "/>
</bind>
</comp>

<comp id="189" class="1004" name="i_cast_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="31" slack="0"/>
<pin id="191" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/31 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_170_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="2"/>
<pin id="196" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_170/31 "/>
</bind>
</comp>

<comp id="198" class="1004" name="i_30_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="31" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_30/31 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_last_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="1"/>
<pin id="207" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last/31 "/>
</bind>
</comp>

<comp id="209" class="1007" name="grp_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="16" slack="0"/>
<pin id="211" dir="0" index="1" bw="16" slack="0"/>
<pin id="212" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp4/9 "/>
</bind>
</comp>

<comp id="215" class="1007" name="grp_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="16" slack="0"/>
<pin id="217" dir="0" index="1" bw="16" slack="0"/>
<pin id="218" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp5/9 "/>
</bind>
</comp>

<comp id="221" class="1007" name="grp_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="16" slack="0"/>
<pin id="223" dir="0" index="1" bw="16" slack="0"/>
<pin id="224" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp2/9 "/>
</bind>
</comp>

<comp id="227" class="1007" name="grp_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="0"/>
<pin id="229" dir="0" index="1" bw="16" slack="0"/>
<pin id="230" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp3/9 "/>
</bind>
</comp>

<comp id="233" class="1005" name="tmp_s_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="7"/>
<pin id="235" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="237" class="1005" name="tmp_V_191_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="16" slack="1"/>
<pin id="239" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_191 "/>
</bind>
</comp>

<comp id="243" class="1005" name="tmp_V_192_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="1"/>
<pin id="245" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_192 "/>
</bind>
</comp>

<comp id="249" class="1005" name="tmp_V_195_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="16" slack="1"/>
<pin id="251" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_195 "/>
</bind>
</comp>

<comp id="255" class="1005" name="tmp_V_196_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="16" slack="1"/>
<pin id="257" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_196 "/>
</bind>
</comp>

<comp id="260" class="1005" name="lhs_V_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V "/>
</bind>
</comp>

<comp id="267" class="1005" name="rhs_V_4_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="1"/>
<pin id="269" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rhs_V_4 "/>
</bind>
</comp>

<comp id="272" class="1005" name="tmp_168_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="1"/>
<pin id="274" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_168 "/>
</bind>
</comp>

<comp id="278" class="1005" name="rhs_V_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rhs_V "/>
</bind>
</comp>

<comp id="284" class="1005" name="p_s_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

<comp id="289" class="1005" name="tmp4_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="294" class="1005" name="tmp5_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="299" class="1005" name="p_3_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_3 "/>
</bind>
</comp>

<comp id="304" class="1005" name="KER_bound_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_bound "/>
</bind>
</comp>

<comp id="310" class="1005" name="tmp_169_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="1"/>
<pin id="312" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_169 "/>
</bind>
</comp>

<comp id="315" class="1005" name="tmp_171_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="1"/>
<pin id="317" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_171 "/>
</bind>
</comp>

<comp id="319" class="1005" name="i_1_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="31" slack="0"/>
<pin id="321" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="324" class="1005" name="tmp_last_1_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="1"/>
<pin id="326" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_1 "/>
</bind>
</comp>

<comp id="329" class="1005" name="tmp2_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="1"/>
<pin id="331" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="334" class="1005" name="tmp3_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="1"/>
<pin id="336" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="339" class="1005" name="OFM_bound_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="OFM_bound "/>
</bind>
</comp>

<comp id="345" class="1005" name="tmp_167_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="1"/>
<pin id="347" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_167 "/>
</bind>
</comp>

<comp id="350" class="1005" name="tmp_170_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="1"/>
<pin id="352" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_170 "/>
</bind>
</comp>

<comp id="354" class="1005" name="i_30_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="31" slack="0"/>
<pin id="356" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_30 "/>
</bind>
</comp>

<comp id="359" class="1005" name="tmp_last_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="1"/>
<pin id="361" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="90"><net_src comp="74" pin="2"/><net_sink comp="80" pin=3"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="80" pin=4"/></net>

<net id="95"><net_src comp="46" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="92" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="46" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="74" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="80" pin=3"/></net>

<net id="122"><net_src comp="74" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="80" pin=3"/></net>

<net id="128"><net_src comp="114" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="133"><net_src comp="119" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="146"><net_src comp="114" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="159"><net_src comp="44" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="163"><net_src comp="96" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="96" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="48" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="160" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="188"><net_src comp="44" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="192"><net_src comp="107" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="107" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="48" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="189" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="137" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="137" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="134" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="130" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="143" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="140" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="130" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="140" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="236"><net_src comp="124" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="74" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="80" pin=3"/></net>

<net id="242"><net_src comp="237" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="246"><net_src comp="74" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="80" pin=3"/></net>

<net id="248"><net_src comp="243" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="252"><net_src comp="74" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="80" pin=3"/></net>

<net id="254"><net_src comp="249" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="258"><net_src comp="74" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="80" pin=3"/></net>

<net id="263"><net_src comp="130" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="266"><net_src comp="260" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="270"><net_src comp="134" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="275"><net_src comp="137" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="281"><net_src comp="140" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="287"><net_src comp="143" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="292"><net_src comp="209" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="297"><net_src comp="215" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="302"><net_src comp="147" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="307"><net_src comp="151" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="309"><net_src comp="304" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="313"><net_src comp="155" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="318"><net_src comp="164" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="169" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="327"><net_src comp="175" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="80" pin=4"/></net>

<net id="332"><net_src comp="221" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="337"><net_src comp="227" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="342"><net_src comp="180" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="348"><net_src comp="184" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="353"><net_src comp="193" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="198" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="362"><net_src comp="204" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="80" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_out_V_data_V | {2 3 4 5 6 7 8 9 21 33 }
	Port: stream_out_V_last | {2 3 4 5 6 7 8 9 21 33 }
 - Input state : 
	Port: AXI_DMA_MASTER : stream_in_V_V | {1 2 3 4 5 6 7 8 20 32 }
	Port: AXI_DMA_MASTER : stream_out_V_data_V | {}
	Port: AXI_DMA_MASTER : stream_out_V_last | {}
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		tmp4 : 1
		tmp5 : 1
		tmp2 : 1
		tmp3 : 1
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		i1_cast : 1
		tmp_171 : 2
		i_1 : 1
		StgValue_88 : 3
		tmp_last_1 : 2
	State 20
	State 21
		empty_158 : 1
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
		i_cast : 1
		tmp_170 : 2
		i_30 : 1
		StgValue_115 : 3
		tmp_last : 2
	State 32
	State 33
		empty : 1
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|          |     grp_fu_147    |    4    |   215   |    1    |
|          |     grp_fu_180    |    4    |   215   |    1    |
|    mul   |     grp_fu_209    |    1    |    0    |    0    |
|          |     grp_fu_215    |    1    |    0    |    0    |
|          |     grp_fu_221    |    1    |    0    |    0    |
|          |     grp_fu_227    |    1    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|          |  KER_bound_fu_151 |    0    |    0    |    39   |
|          |   tmp_169_fu_155  |    0    |    0    |    39   |
|    add   |     i_1_fu_169    |    0    |    0    |    38   |
|          |   tmp_167_fu_184  |    0    |    0    |    39   |
|          |    i_30_fu_198    |    0    |    0    |    38   |
|----------|-------------------|---------|---------|---------|
|          |    tmp_s_fu_124   |    0    |    0    |    13   |
|          |   tmp_171_fu_164  |    0    |    0    |    18   |
|   icmp   | tmp_last_1_fu_175 |    0    |    0    |    18   |
|          |   tmp_170_fu_193  |    0    |    0    |    18   |
|          |  tmp_last_fu_204  |    0    |    0    |    18   |
|----------|-------------------|---------|---------|---------|
|   read   |   grp_read_fu_74  |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   write  |  grp_write_fu_80  |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|          |    lhs_V_fu_130   |    0    |    0    |    0    |
|          |   rhs_V_4_fu_134  |    0    |    0    |    0    |
|   sext   |   tmp_168_fu_137  |    0    |    0    |    0    |
|          |    rhs_V_fu_140   |    0    |    0    |    0    |
|          |     p_s_fu_143    |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   zext   |   i1_cast_fu_160  |    0    |    0    |    0    |
|          |   i_cast_fu_189   |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    12   |   430   |   280   |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| KER_bound_reg_304|   32   |
| OFM_bound_reg_339|   32   |
|     i1_reg_92    |   31   |
|    i_1_reg_319   |   31   |
|   i_30_reg_354   |   31   |
|     i_reg_103    |   31   |
|   lhs_V_reg_260  |   32   |
|    p_3_reg_299   |   32   |
|    p_s_reg_284   |   32   |
|      reg_114     |   16   |
|      reg_119     |   16   |
|  rhs_V_4_reg_267 |   32   |
|   rhs_V_reg_278  |   32   |
|   tmp2_reg_329   |   32   |
|   tmp3_reg_334   |   32   |
|   tmp4_reg_289   |   32   |
|   tmp5_reg_294   |   32   |
|  tmp_167_reg_345 |   32   |
|  tmp_168_reg_272 |   32   |
|  tmp_169_reg_310 |   32   |
|  tmp_170_reg_350 |    1   |
|  tmp_171_reg_315 |    1   |
| tmp_V_191_reg_237|   16   |
| tmp_V_192_reg_243|   16   |
| tmp_V_195_reg_249|   16   |
| tmp_V_196_reg_255|   16   |
|tmp_last_1_reg_324|    1   |
| tmp_last_reg_359 |    1   |
|   tmp_s_reg_233  |    1   |
+------------------+--------+
|       Total      |   673  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_80 |  p3  |   7  |  16  |   112  ||    38   |
| grp_write_fu_80 |  p4  |   3  |   1  |    3   ||    15   |
|    grp_fu_209   |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_209   |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_215   |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_215   |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_221   |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_221   |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_227   |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_227   |  p1  |   2  |  16  |   32   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   371  || 17.9434 ||   125   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    -   |   430  |   280  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   17   |    -   |   125  |
|  Register |    -   |    -   |   673  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |   17   |  1103  |   405  |
+-----------+--------+--------+--------+--------+
