<?xml version="1.0"?>
<mapping>
	<map>
		<framework name="input_1" output_port_id="Func/StatefulPartitionedCall/input/_0:0" />
		<IR name="input_1" output_port_id="0" />
	</map>
	<map>
		<framework name="Func/StatefulPartitionedCall/input/_0" output_port_id="Func/StatefulPartitionedCall/input/_0:0" />
		<IR name="input_1" output_port_id="0" />
	</map>
	<map>
		<framework name="input_1" output_port_id="Func/StatefulPartitionedCall/input/_0:0" />
		<IR name="input_1" output_port_id="0" />
	</map>
	<map>
		<framework name="input_1" output_port_id="input_1:0" />
		<IR name="input_1" output_port_id="0" />
	</map>
	<map>
		<framework name="Func/StatefulPartitionedCall/input/_0" output_port_id="input_1:0" />
		<IR name="input_1" output_port_id="0" />
	</map>
	<map>
		<framework name="input_1" output_port_id="input_1:0" />
		<IR name="input_1" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d/Conv2D/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d/Conv2D/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d/Conv2D" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d/Conv2D:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d/Conv2D" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d/Conv2D:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d/BiasAdd/Add" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d/BiasAdd" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_1/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_1/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_1/Conv2D/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_1/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_1/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_1/Conv2D/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_1/Conv2D" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_1/Conv2D:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_1/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_1/Conv2D" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_1/Conv2D:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_1/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_1/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_1/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_1/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_1/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_1/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_1/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_1/BiasAdd/Add" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_1/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_1/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_1/BiasAdd" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_1/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_1/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_2/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_2/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_2/Conv2D/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_2/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_2/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_2/Conv2D/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_2/Conv2D" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_2/Conv2D:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_2/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_2/Conv2D" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_2/Conv2D:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_2/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_2/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_2/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_2/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_2/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_2/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_2/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_2/BiasAdd/Add" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_2/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_2/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_2/BiasAdd" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_2/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_2/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_3/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_3/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_3/Conv2D/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_3/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_3/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_3/Conv2D/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_3/Conv2D" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_3/Conv2D:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_3/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_3/Conv2D" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_3/Conv2D:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_3/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_3/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_3/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_3/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_3/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_3/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_3/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_3/BiasAdd/Add" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_3/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_3/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_3/BiasAdd" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_3/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_3/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_4/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_4/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_4/Conv2D/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_4/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_4/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_4/Conv2D/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_4/Conv2D" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_4/Conv2D:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_4/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_4/Conv2D" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_4/Conv2D:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_4/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_4/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_4/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_4/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_4/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_4/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_4/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_4/BiasAdd/Add" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_4/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_4/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_4/BiasAdd" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_4/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_4/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_5/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_5/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_5/Conv2D/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_5/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_5/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_5/Conv2D/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_5/Conv2D" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_5/Conv2D:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_5/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_5/Conv2D" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_5/Conv2D:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_5/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_5/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_5/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_5/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_5/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_5/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_5/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_5/BiasAdd/Add" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_5/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_5/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_5/BiasAdd" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_5/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_5/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_6/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_6/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_6/Conv2D/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_6/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_6/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_6/Conv2D/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_6/Conv2D" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_6/Conv2D:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_6/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_6/Conv2D" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_6/Conv2D:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_6/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_6/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_6/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_6/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_6/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_6/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_6/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_6/BiasAdd/Add" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_6/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_6/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_6/BiasAdd" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_6/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_6/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_7/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_7/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_7/Conv2D/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_7/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_7/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_7/Conv2D/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_7/Conv2D" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_7/Conv2D:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_7/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_7/Conv2D" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_7/Conv2D:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_7/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_7/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_7/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_7/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_7/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_7/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_7/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_7/BiasAdd/Add" output_port_id="Identity:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_7/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="Identity" output_port_id="Identity:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_7/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="Func/StatefulPartitionedCall/output/_17" output_port_id="Identity:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_7/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/Identity" output_port_id="Identity:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_7/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_7/BiasAdd" output_port_id="Identity:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_7/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_7/BiasAdd/Add" output_port_id="Func/StatefulPartitionedCall/output/_17:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_7/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="Identity" output_port_id="Func/StatefulPartitionedCall/output/_17:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_7/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="Func/StatefulPartitionedCall/output/_17" output_port_id="Func/StatefulPartitionedCall/output/_17:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_7/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/Identity" output_port_id="Func/StatefulPartitionedCall/output/_17:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_7/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_7/BiasAdd" output_port_id="Func/StatefulPartitionedCall/output/_17:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_7/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_7/BiasAdd/Add" output_port_id="StatefulPartitionedCall/Identity:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_7/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="Identity" output_port_id="StatefulPartitionedCall/Identity:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_7/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="Func/StatefulPartitionedCall/output/_17" output_port_id="StatefulPartitionedCall/Identity:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_7/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/Identity" output_port_id="StatefulPartitionedCall/Identity:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_7/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_7/BiasAdd" output_port_id="StatefulPartitionedCall/Identity:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_7/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_7/BiasAdd/Add" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_7/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_7/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="Identity" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_7/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_7/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="Func/StatefulPartitionedCall/output/_17" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_7/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_7/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/Identity" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_7/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_7/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_7/BiasAdd" output_port_id="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_7/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/simple_conv2d_stacked8/conv2d_7/BiasAdd/Add" output_port_id="2" />
	</map>
</mapping>
