$date
	Sat Mar 15 20:42:52 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module clockdiv_tb $end
$var wire 1 ! clk_out $end
$var reg 1 " clk_in $end
$var reg 1 # rst $end
$scope module uut $end
$var wire 1 " clk_in $end
$var wire 1 # rst $end
$var reg 1 ! clk_out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1#
0"
0!
$end
#10
1"
#20
0"
#30
1"
#40
0"
#50
1!
1"
0#
#60
0"
#70
0!
1"
#80
0"
#90
1!
1"
#100
0"
#110
0!
1"
#120
0"
#130
1!
1"
#140
0"
#150
0!
1"
#160
0"
#170
1!
1"
#180
0"
#190
0!
1"
#200
0"
#210
1!
1"
#220
0"
#230
0!
1"
#240
0"
#250
1!
1"
#260
0"
#270
0!
1"
#280
0"
#290
1!
1"
#300
0"
#310
0!
1"
#320
0"
#330
1!
1"
#340
0"
#350
0!
1"
#360
0"
#370
1!
1"
#380
0"
#390
0!
1"
#400
0"
#410
1!
1"
#420
0"
#430
0!
1"
#440
0"
#450
1!
1"
#460
0"
#470
0!
1"
#480
0"
#490
1!
1"
#500
0"
#510
0!
1"
#520
0"
#530
1!
1"
#540
0"
