var structMIPI__DSI__PHY__Type =
[
    [ "CLANE_DATA_PARA", "structMIPI__DSI__PHY__Type.html#ad7db6be16f8089bea0f806d7e681902d", null ],
    [ "CLANE_PARA0", "structMIPI__DSI__PHY__Type.html#a46d0968349cbfb4c07ed83bdda8cc2e6", null ],
    [ "CLANE_PARA1", "structMIPI__DSI__PHY__Type.html#a0d244987e9be8485b862a7080f6cb6a4", null ],
    [ "CLANE_PARA2", "structMIPI__DSI__PHY__Type.html#a6f06d5d49f8208f91befb4ef316001c0", null ],
    [ "CLANE_PARA3", "structMIPI__DSI__PHY__Type.html#a6db84626596a79eb82618e7492ca2a23", null ],
    [ "CLANE_PARA4", "structMIPI__DSI__PHY__Type.html#a8b9b469c3a60dacfd872d9fff95c8984", null ],
    [ "COMMON_PARA0", "structMIPI__DSI__PHY__Type.html#aabd1c359f47ee768c88f3c943c4d8395", null ],
    [ "CTRL_PARA0", "structMIPI__DSI__PHY__Type.html#ad38db135481bcc81b7fe148fe2121f0a", null ],
    [ "DLANE0_PARA0", "structMIPI__DSI__PHY__Type.html#a30a34cadee763b87f0b69e73806dfdf5", null ],
    [ "DLANE0_PARA1", "structMIPI__DSI__PHY__Type.html#a1081affc584481e0f9a2ce2dcb2455df", null ],
    [ "DLANE0_PARA2", "structMIPI__DSI__PHY__Type.html#aa174748a782a0067b9511654a0abbe17", null ],
    [ "DLANE0_PARA3", "structMIPI__DSI__PHY__Type.html#ad2727135b385443c12b4ce16d25fd510", null ],
    [ "DLANE0_PARA4", "structMIPI__DSI__PHY__Type.html#a049f84e39d0bc8991686c1c8303f8ab1", null ],
    [ "DLANE1_PARA0", "structMIPI__DSI__PHY__Type.html#a2b0ce2a7d646d969d304ff73dcb81d24", null ],
    [ "DLANE1_PARA1", "structMIPI__DSI__PHY__Type.html#a0f2ad0adf25ba3bd33bf66b7e7e04634", null ],
    [ "DLANE1_PARA2", "structMIPI__DSI__PHY__Type.html#aa2babfee9e034ff476d8544fb9e42e19", null ],
    [ "DLANE1_PARA3", "structMIPI__DSI__PHY__Type.html#aa7319aee5e2e5aeb9b4d3ba2bc78cbf2", null ],
    [ "DLANE2_PARA0", "structMIPI__DSI__PHY__Type.html#a15ba2085ea892d32c273ddb4a5f32d87", null ],
    [ "DLANE2_PARA1", "structMIPI__DSI__PHY__Type.html#ad4ee8353bbac8bb33c5a17647c278fc4", null ],
    [ "DLANE2_PARA2", "structMIPI__DSI__PHY__Type.html#a1a54017764014b85edb872c91535e8e3", null ],
    [ "DLANE2_PARA3", "structMIPI__DSI__PHY__Type.html#aa97e70f9ba5abe9a608da5b3304165af", null ],
    [ "DLANE3_PARA0", "structMIPI__DSI__PHY__Type.html#a9af800168bdafa768dc7521358f964d7", null ],
    [ "DLANE3_PARA1", "structMIPI__DSI__PHY__Type.html#ae891dc50fc0832d2bb5de0fea958719b", null ],
    [ "DLANE3_PARA2", "structMIPI__DSI__PHY__Type.html#acc004c5f527e15f24dcf6801e5d5cbc4", null ],
    [ "DLANE3_PARA3", "structMIPI__DSI__PHY__Type.html#ab3282ec859da000b80ac3909f4d01c60", null ],
    [ "INTERFACE_PARA", "structMIPI__DSI__PHY__Type.html#acc08d344ff38eafe7ac51ece34a47a67", null ],
    [ "MISC_PARA", "structMIPI__DSI__PHY__Type.html#a6fe62cc7cb44b5aaa0410c338bf359ea", null ],
    [ "PCS_RESERVED_PIN_PARA", "structMIPI__DSI__PHY__Type.html#abe37758fd93659fa8fe6e5a5beff0f8a", null ],
    [ "PLL_CTRL_PARA0", "structMIPI__DSI__PHY__Type.html#abf63483e8bfd700ddcb3f47e921e9f2f", null ],
    [ "PMA_LANE_SEL_PARA", "structMIPI__DSI__PHY__Type.html#aa22c4f134219abd4dd3986e8bfb78bef", null ],
    [ "RCAL_CTRL", "structMIPI__DSI__PHY__Type.html#a7de2357365f230b65810dfe76cea1118", null ],
    [ "RESERVED0", "structMIPI__DSI__PHY__Type.html#ad535f8eccffa2b85696f3277d33d90c5", null ],
    [ "RESERVED1", "structMIPI__DSI__PHY__Type.html#a6168fc685a8fac186d82b5074fa91caa", null ],
    [ "TEST_PARA0", "structMIPI__DSI__PHY__Type.html#a4db78c0885571b25d9d4d94e49fc3d71", null ],
    [ "TEST_PARA1", "structMIPI__DSI__PHY__Type.html#a46e83d3ec57dd91fa9b63926e8327ca5", null ],
    [ "TRIM_PARA", "structMIPI__DSI__PHY__Type.html#a7c9a8bb2df895fd6390dda39b9ed1ab5", null ]
];