**Problem 16 (Reverse bits ordering)**

Source: https://hdlbits.01xz.net/wiki/Vectorr

_TBD: using for loop and generate block_

*Exercise:
module top_module( 
    input [7:0] in,
    output [7:0] out
);
    assign {out[0], out[1], out[2], out[3], out[4], out[5], out[6], out[7]}=in;
endmodule
