
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.1 <build 99559>)
| Date         : Tue Oct 18 11:32:44 2022
| Design       : ip_2port_ram
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                 
****************************************************************************************************************************************************************
                                                                                             Clock   Non-clock                                                  
 Clock                                      Period       Waveform       Type                 Loads       Loads  Sources                                         
----------------------------------------------------------------------------------------------------------------------------------------------------------------
 clk                                        20.000       {0 10}         Declared               448           2  {sys_clk}                                       
   clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred  20.000       {0 10}         Generated (clk)         15           1  {u_pll_clk/u_pll_e1/goppll/CLKOUT0}             
   clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred  40.000       {0 20}         Generated (clk)         10           1  {u_pll_clk/u_pll_e1/goppll/CLKOUT1}             
 DebugCore_JCLK                             50.000       {0 25}         Declared               192           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER} 
 DebugCore_CAPTURE                          100.000      {25 75}        Declared                11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}    
================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk                         50.000 MHz     299.850 MHz         20.000          3.335         16.665
 clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
                             50.000 MHz     367.647 MHz         20.000          2.720         17.280
 clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
                             25.000 MHz     474.608 MHz         40.000          2.107         37.893
 DebugCore_JCLK              20.000 MHz     117.578 MHz         50.000          8.505         41.495
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                         16.665       0.000              0            865
 clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
                        clk                         16.150       0.000              0             28
 clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
                        clk                         17.610       0.000              0             28
 clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
                        clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
                                                    17.280       0.000              0             74
 clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
                        clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
                                                    37.893       0.000              0             34
 DebugCore_JCLK         DebugCore_JCLK              22.746       0.000              0            596
 DebugCore_CAPTURE      DebugCore_JCLK              19.913       0.000              0            116
 DebugCore_JCLK         DebugCore_CAPTURE           47.001       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          0.290       0.000              0            865
 clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
                        clk                          0.317       0.000              0             28
 clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
                        clk                          0.299       0.000              0             28
 clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
                        clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
                                                     0.378       0.000              0             74
 clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
                        clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
                                                     0.440       0.000              0             34
 DebugCore_JCLK         DebugCore_JCLK               0.364       0.000              0            596
 DebugCore_CAPTURE      DebugCore_JCLK              24.716       0.000              0            116
 DebugCore_JCLK         DebugCore_CAPTURE            0.454       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                         17.491       0.000              0            338
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          0.524       0.000              0            338
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                                                 9.102       0.000              0            448
 clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred             9.102       0.000              0             15
 clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred            19.102       0.000              0             10
 DebugCore_JCLK                                     24.102       0.000              0            192
 DebugCore_CAPTURE                                  49.380       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                         17.433       0.000              0            865
 clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
                        clk                         16.889       0.000              0             28
 clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
                        clk                         18.208       0.000              0             28
 clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
                        clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
                                                    17.829       0.000              0             74
 clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
                        clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
                                                    38.407       0.000              0             34
 DebugCore_JCLK         DebugCore_JCLK              23.303       0.000              0            596
 DebugCore_CAPTURE      DebugCore_JCLK              21.168       0.000              0            116
 DebugCore_JCLK         DebugCore_CAPTURE           47.579       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          0.260       0.000              0            865
 clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
                        clk                          0.318       0.000              0             28
 clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
                        clk                          0.286       0.000              0             28
 clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
                        clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
                                                     0.379       0.000              0             74
 clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
                        clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
                                                     0.358       0.000              0             34
 DebugCore_JCLK         DebugCore_JCLK               0.313       0.000              0            596
 DebugCore_CAPTURE      DebugCore_JCLK              24.932       0.000              0            116
 DebugCore_JCLK         DebugCore_CAPTURE            0.638       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                         18.015       0.000              0            338
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          0.475       0.000              0            338
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                                                 9.447       0.000              0            448
 clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred             9.447       0.000              0             15
 clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred            19.447       0.000              0             10
 DebugCore_JCLK                                     24.447       0.000              0            192
 DebugCore_CAPTURE                                  49.700       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_MUX4TO1Q/I3
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.303  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.649
  Launch Clock Delay      :  4.368
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.804       4.368         ntclkbufg_0      
 CLMS_86_189/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_86_189/Q1                    tco                   0.261       4.629 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.851       5.480         u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [5]
 CLMS_78_181/Y3                    td                    0.381       5.861 r       u_CORES/u_debug_core_0/u_Storage_Condition/N402_9/gateop_perm/Z
                                   net (fanout=1)        0.261       6.122         u_CORES/u_debug_core_0/u_Storage_Condition/_N2875
 CLMS_78_181/Y2                    td                    0.165       6.287 r       u_CORES/u_debug_core_0/u_Storage_Condition/N402_11/gateop_perm/Z
                                   net (fanout=1)        0.454       6.741         u_CORES/u_debug_core_0/u_Storage_Condition/_N2877
 CLMS_78_189/Y1                    td                    0.169       6.910 r       u_CORES/u_debug_core_0/u_Storage_Condition/N402_12/gateop_perm/Z
                                   net (fanout=1)        0.260       7.170         u_CORES/u_debug_core_0/u_Storage_Condition/N402_inv_1
 CLMS_78_189/A0                                                            r       u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                   7.170         Logic Levels: 3  
                                                                                   Logic: 0.976ns(34.832%), Route: 1.826ns(65.168%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085      22.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.501      23.649         ntclkbufg_0      
 CLMS_78_189/CLK                                                           r       u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.416      24.065                          
 clock uncertainty                                      -0.050      24.015                          

 Setup time                                             -0.180      23.835                          

 Data required time                                                 23.835                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.835                          
 Data arrival time                                                   7.170                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.665                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[11]/opit_0_inv_L5Q_perm/L4
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.308  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.654
  Launch Clock Delay      :  4.378
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.814       4.378         ntclkbufg_0      
 CLMA_86_172/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_86_172/Q1                    tco                   0.261       4.639 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.676       5.315         u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [2]
                                   td                    0.387       5.702 r       u_CORES/u_debug_core_0/u_Storage_Condition/N321_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.702         u_CORES/u_debug_core_0/u_Storage_Condition/_N70
 CLMA_86_176/COUT                  td                    0.097       5.799 r       u_CORES/u_debug_core_0/u_Storage_Condition/N321_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.799         u_CORES/u_debug_core_0/u_Storage_Condition/_N72
                                   td                    0.060       5.859 r       u_CORES/u_debug_core_0/u_Storage_Condition/N321_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.859         u_CORES/u_debug_core_0/u_Storage_Condition/_N74
 CLMA_86_180/COUT                  td                    0.097       5.956 r       u_CORES/u_debug_core_0/u_Storage_Condition/N321_1_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.956         u_CORES/u_debug_core_0/u_Storage_Condition/_N76
                                   td                    0.060       6.016 r       u_CORES/u_debug_core_0/u_Storage_Condition/N321_1_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.016         u_CORES/u_debug_core_0/u_Storage_Condition/_N78
 CLMA_86_188/Y2                    td                    0.198       6.214 r       u_CORES/u_debug_core_0/u_Storage_Condition/N321_1_11/gateop/Y
                                   net (fanout=1)        0.656       6.870         u_CORES/u_debug_core_0/u_Storage_Condition/N459 [11]
 CLMS_78_193/B4                                                            r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[11]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.870         Logic Levels: 3  
                                                                                   Logic: 1.160ns(46.549%), Route: 1.332ns(53.451%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085      22.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.506      23.654         ntclkbufg_0      
 CLMS_78_193/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.416      24.070                          
 clock uncertainty                                      -0.050      24.020                          

 Setup time                                             -0.133      23.887                          

 Data required time                                                 23.887                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.887                          
 Data arrival time                                                   6.870                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.017                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L5Q_perm/L4
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.645
  Launch Clock Delay      :  4.365
  Clock Pessimism Removal :  0.689

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.801       4.365         ntclkbufg_0      
 CLMA_70_189/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/CLK

 CLMA_70_189/Q0                    tco                   0.261       4.626 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=4)        0.449       5.075         u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [8]
 CLMA_70_180/Y1                    td                    0.169       5.244 r       u_CORES/u_debug_core_0/u_Storage_Condition/N285_5/gateop_perm/Z
                                   net (fanout=1)        0.260       5.504         u_CORES/u_debug_core_0/u_Storage_Condition/_N2788
 CLMA_70_180/Y3                    td                    0.276       5.780 r       u_CORES/u_debug_core_0/u_Storage_Condition/N285_9/gateop_perm/Z
                                   net (fanout=1)        0.449       6.229         u_CORES/u_debug_core_0/u_Storage_Condition/_N2792
 CLMA_70_188/Y0                    td                    0.164       6.393 r       u_CORES/u_debug_core_0/u_Storage_Condition/N285_12/gateop_perm/Z
                                   net (fanout=1)        0.705       7.098         u_CORES/u_debug_core_0/u_Storage_Condition/N285
 CLMA_70_192/B4                                                            r       u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.098         Logic Levels: 3  
                                                                                   Logic: 0.870ns(31.833%), Route: 1.863ns(68.167%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085      22.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.497      23.645         ntclkbufg_0      
 CLMA_70_192/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.689      24.334                          
 clock uncertainty                                      -0.050      24.284                          

 Setup time                                             -0.133      24.151                          

 Data required time                                                 24.151                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.151                          
 Data arrival time                                                   7.098                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.053                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[4][11]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/DATA_ff[0][11]/opit_0/D
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.388
  Launch Clock Delay      :  3.663
  Clock Pessimism Removal :  -0.689

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085       2.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.515       3.663         ntclkbufg_0      
 CLMA_130_217/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[4][11]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_217/Q2                   tco                   0.218       3.881 f       u_CORES/u_debug_core_0/data_pipe[4][11]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.141       4.022         u_CORES/u_debug_core_0/data_pipe[4] [11]
 CLMA_130_216/AD                                                           f       u_CORES/u_debug_core_0/DATA_ff[0][11]/opit_0/D

 Data arrival time                                                   4.022         Logic Levels: 0  
                                                                                   Logic: 0.218ns(60.724%), Route: 0.141ns(39.276%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.824       4.388         ntclkbufg_0      
 CLMA_130_216/CLK                                                          r       u_CORES/u_debug_core_0/DATA_ff[0][11]/opit_0/CLK
 clock pessimism                                        -0.689       3.699                          
 clock uncertainty                                       0.000       3.699                          

 Hold time                                               0.033       3.732                          

 Data required time                                                  3.732                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.732                          
 Data arrival time                                                   4.022                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.290                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/DATA_ff[0][12]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_0/iGopDrm/DA0[1]
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.075  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.387
  Launch Clock Delay      :  3.645
  Clock Pessimism Removal :  -0.667

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085       2.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.497       3.645         ntclkbufg_0      
 CLMA_126_204/CLK                                                          r       u_CORES/u_debug_core_0/DATA_ff[0][12]/opit_0/CLK

 CLMA_126_204/Q1                   tco                   0.218       3.863 f       u_CORES/u_debug_core_0/DATA_ff[0][12]/opit_0/Q
                                   net (fanout=1)        0.288       4.151         u_CORES/u_debug_core_0/DATA_ff[0] [12]
 DRM_122_208/DA0[1]                                                        f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_0/iGopDrm/DA0[1]

 Data arrival time                                                   4.151         Logic Levels: 0  
                                                                                   Logic: 0.218ns(43.083%), Route: 0.288ns(56.917%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.823       4.387         ntclkbufg_0      
 DRM_122_208/CLKA[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_0/iGopDrm/CLKA[0]
 clock pessimism                                        -0.667       3.720                          
 clock uncertainty                                       0.000       3.720                          

 Hold time                                               0.137       3.857                          

 Data required time                                                  3.857                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.857                          
 Data arrival time                                                   4.151                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.294                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/DATA_ff[0][13]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_0/iGopDrm/DA0[2]
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.065  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.387
  Launch Clock Delay      :  3.655
  Clock Pessimism Removal :  -0.667

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085       2.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.507       3.655         ntclkbufg_0      
 CLMA_126_212/CLK                                                          r       u_CORES/u_debug_core_0/DATA_ff[0][13]/opit_0/CLK

 CLMA_126_212/Q2                   tco                   0.218       3.873 f       u_CORES/u_debug_core_0/DATA_ff[0][13]/opit_0/Q
                                   net (fanout=1)        0.286       4.159         u_CORES/u_debug_core_0/DATA_ff[0] [13]
 DRM_122_208/DA0[2]                                                        f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_0/iGopDrm/DA0[2]

 Data arrival time                                                   4.159         Logic Levels: 0  
                                                                                   Logic: 0.218ns(43.254%), Route: 0.286ns(56.746%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.823       4.387         ntclkbufg_0      
 DRM_122_208/CLKA[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_0/iGopDrm/CLKA[0]
 clock pessimism                                        -0.667       3.720                          
 clock uncertainty                                       0.000       3.720                          

 Hold time                                               0.137       3.857                          

 Data required time                                                  3.857                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.857                          
 Data arrival time                                                   4.159                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.302                          
====================================================================================================

====================================================================================================

Startpoint  : ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[5]/opit_0/D
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.961  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.631
  Launch Clock Delay      :  4.817
  Clock Pessimism Removal :  0.225

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N0              
 PLL_82_319/CLK_OUT1               td                    0.523       2.149 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875       3.024         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       3.024 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.793       4.817         ntclkbufg_3      
 DRM_122_188/CLKB[0]                                                       r       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_122_188/QA0[0]                tco                   2.045       6.862 r       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[0]
                                   net (fanout=3)        0.727       7.589         nt_ram_rd_data[0]
 CLMS_102_181/M3                                                           r       u_CORES/u_debug_core_0/trig0_d1[5]/opit_0/D

 Data arrival time                                                   7.589         Logic Levels: 0  
                                                                                   Logic: 2.045ns(73.773%), Route: 0.727ns(26.227%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085      22.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.483      23.631         ntclkbufg_0      
 CLMS_102_181/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[5]/opit_0/CLK
 clock pessimism                                         0.225      23.856                          
 clock uncertainty                                      -0.050      23.806                          

 Setup time                                             -0.067      23.739                          

 Data required time                                                 23.739                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.739                          
 Data arrival time                                                   7.589                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.150                          
====================================================================================================

====================================================================================================

Startpoint  : ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[8]/opit_0/D
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.964  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.628
  Launch Clock Delay      :  4.817
  Clock Pessimism Removal :  0.225

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N0              
 PLL_82_319/CLK_OUT1               td                    0.523       2.149 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875       3.024         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       3.024 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.793       4.817         ntclkbufg_3      
 DRM_122_188/CLKB[0]                                                       r       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_122_188/QA0[3]                tco                   2.045       6.862 r       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[3]
                                   net (fanout=3)        0.722       7.584         nt_ram_rd_data[3]
 CLMA_106_181/M1                                                           r       u_CORES/u_debug_core_0/trig0_d1[8]/opit_0/D

 Data arrival time                                                   7.584         Logic Levels: 0  
                                                                                   Logic: 2.045ns(73.907%), Route: 0.722ns(26.093%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085      22.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.480      23.628         ntclkbufg_0      
 CLMA_106_181/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[8]/opit_0/CLK
 clock pessimism                                         0.225      23.853                          
 clock uncertainty                                      -0.050      23.803                          

 Setup time                                             -0.067      23.736                          

 Data required time                                                 23.736                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.736                          
 Data arrival time                                                   7.584                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.152                          
====================================================================================================

====================================================================================================

Startpoint  : ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[12]/opit_0/D
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.949  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.643
  Launch Clock Delay      :  4.817
  Clock Pessimism Removal :  0.225

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N0              
 PLL_82_319/CLK_OUT1               td                    0.523       2.149 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875       3.024         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       3.024 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.793       4.817         ntclkbufg_3      
 DRM_122_188/CLKB[0]                                                       r       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_122_188/QA0[7]                tco                   2.045       6.862 r       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[7]
                                   net (fanout=3)        0.725       7.587         nt_ram_rd_data[7]
 CLMA_130_201/M2                                                           r       u_CORES/u_debug_core_0/trig0_d1[12]/opit_0/D

 Data arrival time                                                   7.587         Logic Levels: 0  
                                                                                   Logic: 2.045ns(73.827%), Route: 0.725ns(26.173%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085      22.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.495      23.643         ntclkbufg_0      
 CLMA_130_201/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[12]/opit_0/CLK
 clock pessimism                                         0.225      23.868                          
 clock uncertainty                                      -0.050      23.818                          

 Setup time                                             -0.067      23.751                          

 Data required time                                                 23.751                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.751                          
 Data arrival time                                                   7.587                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.164                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rd/ram_rd_addr[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][4]/opit_0_inv/D
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.119  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.375
  Launch Clock Delay      :  4.031
  Clock Pessimism Removal :  -0.225

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N0              
 PLL_82_319/CLK_OUT1               td                    0.435       1.793 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.728       2.521         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       2.521 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.510       4.031         ntclkbufg_3      
 CLMA_130_213/CLK                                                          r       u_ram_rd/ram_rd_addr[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_213/Q1                   tco                   0.218       4.249 f       u_ram_rd/ram_rd_addr[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.252       4.501         nt_ram_rd_addr[4]
 CLMA_126_208/M1                                                           f       u_CORES/u_debug_core_0/TRIG0_ff[0][4]/opit_0_inv/D

 Data arrival time                                                   4.501         Logic Levels: 0  
                                                                                   Logic: 0.218ns(46.383%), Route: 0.252ns(53.617%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.811       4.375         ntclkbufg_0      
 CLMA_126_208/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][4]/opit_0_inv/CLK
 clock pessimism                                        -0.225       4.150                          
 clock uncertainty                                       0.050       4.200                          

 Hold time                                              -0.016       4.184                          

 Data required time                                                  4.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.184                          
 Data arrival time                                                   4.501                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.317                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rd/ram_rd_addr[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][2]/opit_0_inv/D
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.122  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.375
  Launch Clock Delay      :  4.028
  Clock Pessimism Removal :  -0.225

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N0              
 PLL_82_319/CLK_OUT1               td                    0.435       1.793 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.728       2.521         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       2.521 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.507       4.028         ntclkbufg_3      
 CLMS_126_213/CLK                                                          r       u_ram_rd/ram_rd_addr[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_126_213/Q2                   tco                   0.218       4.246 f       u_ram_rd/ram_rd_addr[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.451       4.697         nt_ram_rd_addr[2]
 CLMA_126_208/CD                                                           f       u_CORES/u_debug_core_0/TRIG0_ff[0][2]/opit_0_inv/D

 Data arrival time                                                   4.697         Logic Levels: 0  
                                                                                   Logic: 0.218ns(32.586%), Route: 0.451ns(67.414%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.811       4.375         ntclkbufg_0      
 CLMA_126_208/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][2]/opit_0_inv/CLK
 clock pessimism                                        -0.225       4.150                          
 clock uncertainty                                       0.050       4.200                          

 Hold time                                               0.033       4.233                          

 Data required time                                                  4.233                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.233                          
 Data arrival time                                                   4.697                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.464                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rd/ram_rd_addr[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][3]/opit_0_inv/D
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.116  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.369
  Launch Clock Delay      :  4.028
  Clock Pessimism Removal :  -0.225

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N0              
 PLL_82_319/CLK_OUT1               td                    0.435       1.793 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.728       2.521         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       2.521 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.507       4.028         ntclkbufg_3      
 CLMS_126_213/CLK                                                          r       u_ram_rd/ram_rd_addr[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_126_213/Q1                   tco                   0.218       4.246 f       u_ram_rd/ram_rd_addr[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.397       4.643         nt_ram_rd_addr[3]
 CLMA_118_208/M0                                                           f       u_CORES/u_debug_core_0/TRIG0_ff[0][3]/opit_0_inv/D

 Data arrival time                                                   4.643         Logic Levels: 0  
                                                                                   Logic: 0.218ns(35.447%), Route: 0.397ns(64.553%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.805       4.369         ntclkbufg_0      
 CLMA_118_208/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][3]/opit_0_inv/CLK
 clock pessimism                                        -0.225       4.144                          
 clock uncertainty                                       0.050       4.194                          

 Hold time                                              -0.016       4.178                          

 Data required time                                                  4.178                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.178                          
 Data arrival time                                                   4.643                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.465                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/ram_wr_data[6]/opit_0_inv_A2Q21/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[24]/opit_0/D
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.934  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.678
  Launch Clock Delay      :  4.837
  Clock Pessimism Removal :  0.225

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N0              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.875       3.022         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       3.022 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.815       4.837         ntclkbufg_2      
 CLMA_138_204/CLK                                                          r       u_ram_wr/ram_wr_data[6]/opit_0_inv_A2Q21/CLK

 CLMA_138_204/Q0                   tco                   0.261       5.098 r       u_ram_wr/ram_wr_data[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        1.113       6.211         nt_ram_wr_data[5]
 CLMA_98_225/AD                                                            r       u_CORES/u_debug_core_0/trig0_d1[24]/opit_0/D

 Data arrival time                                                   6.211         Logic Levels: 0  
                                                                                   Logic: 0.261ns(18.996%), Route: 1.113ns(81.004%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085      22.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.530      23.678         ntclkbufg_0      
 CLMA_98_225/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d1[24]/opit_0/CLK
 clock pessimism                                         0.225      23.903                          
 clock uncertainty                                      -0.050      23.853                          

 Setup time                                             -0.032      23.821                          

 Data required time                                                 23.821                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.821                          
 Data arrival time                                                   6.211                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.610                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/ram_wr_addr[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][14]/opit_0_inv/D
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.627
  Launch Clock Delay      :  4.857
  Clock Pessimism Removal :  0.225

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N0              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.875       3.022         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       3.022 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.835       4.857         ntclkbufg_2      
 CLMA_138_220/CLK                                                          r       u_ram_wr/ram_wr_addr[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_220/Q0                   tco                   0.261       5.118 r       u_ram_wr/ram_wr_addr[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.990       6.108         nt_ram_wr_addr[0]
 CLMS_114_177/M3                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][14]/opit_0_inv/D

 Data arrival time                                                   6.108         Logic Levels: 0  
                                                                                   Logic: 0.261ns(20.863%), Route: 0.990ns(79.137%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085      22.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.479      23.627         ntclkbufg_0      
 CLMS_114_177/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][14]/opit_0_inv/CLK
 clock pessimism                                         0.225      23.852                          
 clock uncertainty                                      -0.050      23.802                          

 Setup time                                             -0.067      23.735                          

 Data required time                                                 23.735                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.735                          
 Data arrival time                                                   6.108                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.627                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/ram_wr_data[2]/opit_0_inv_A2Q21/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][20]/opit_0_inv/D
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.959  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.648
  Launch Clock Delay      :  4.832
  Clock Pessimism Removal :  0.225

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N0              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.875       3.022         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       3.022 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.810       4.832         ntclkbufg_2      
 CLMA_138_200/CLK                                                          r       u_ram_wr/ram_wr_data[2]/opit_0_inv_A2Q21/CLK

 CLMA_138_200/Q0                   tco                   0.261       5.093 r       u_ram_wr/ram_wr_data[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=6)        1.010       6.103         nt_ram_wr_data[1]
 CLMA_106_205/M1                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][20]/opit_0_inv/D

 Data arrival time                                                   6.103         Logic Levels: 0  
                                                                                   Logic: 0.261ns(20.535%), Route: 1.010ns(79.465%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085      22.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.500      23.648         ntclkbufg_0      
 CLMA_106_205/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][20]/opit_0_inv/CLK
 clock pessimism                                         0.225      23.873                          
 clock uncertainty                                      -0.050      23.823                          

 Setup time                                             -0.067      23.756                          

 Data required time                                                 23.756                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.756                          
 Data arrival time                                                   6.103                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.653                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/wr_cnt[5]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][27]/opit_0_inv_L5Q_perm/L4
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.126  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.388
  Launch Clock Delay      :  4.037
  Clock Pessimism Removal :  -0.225

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N0              
 PLL_82_319/CLK_OUT0               td                    0.433       1.791 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.728       2.519         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       2.519 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.518       4.037         ntclkbufg_2      
 CLMS_134_217/CLK                                                          r       u_ram_wr/wr_cnt[5]/opit_0_inv_AQ_perm/CLK

 CLMS_134_217/Q0                   tco                   0.218       4.255 f       u_ram_wr/wr_cnt[5]/opit_0_inv_AQ_perm/Q
                                   net (fanout=17)       0.176       4.431         u_ram_wr/wr_cnt [5]
 CLMA_130_217/A4                                                           f       u_CORES/u_debug_core_0/TRIG0_ff[0][27]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.431         Logic Levels: 0  
                                                                                   Logic: 0.218ns(55.330%), Route: 0.176ns(44.670%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.824       4.388         ntclkbufg_0      
 CLMA_130_217/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][27]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.225       4.163                          
 clock uncertainty                                       0.050       4.213                          

 Hold time                                              -0.081       4.132                          

 Data required time                                                  4.132                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.132                          
 Data arrival time                                                   4.431                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.299                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/ram_wr_data[7]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[26]/opit_0/D
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.120  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.370
  Launch Clock Delay      :  4.025
  Clock Pessimism Removal :  -0.225

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N0              
 PLL_82_319/CLK_OUT0               td                    0.433       1.791 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.728       2.519         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       2.519 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.506       4.025         ntclkbufg_2      
 CLMA_138_204/CLK                                                          r       u_ram_wr/ram_wr_data[7]/opit_0_inv_AQ_perm/CLK

 CLMA_138_204/Q2                   tco                   0.218       4.243 f       u_ram_wr/ram_wr_data[7]/opit_0_inv_AQ_perm/Q
                                   net (fanout=5)        0.349       4.592         nt_ram_wr_data[7]
 CLMA_126_204/M1                                                           f       u_CORES/u_debug_core_0/trig0_d1[26]/opit_0/D

 Data arrival time                                                   4.592         Logic Levels: 0  
                                                                                   Logic: 0.218ns(38.448%), Route: 0.349ns(61.552%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.806       4.370         ntclkbufg_0      
 CLMA_126_204/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[26]/opit_0/CLK
 clock pessimism                                        -0.225       4.145                          
 clock uncertainty                                       0.050       4.195                          

 Hold time                                              -0.016       4.179                          

 Data required time                                                  4.179                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.179                          
 Data arrival time                                                   4.592                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.413                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/ram_wr_addr[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[14]/opit_0/D
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.115  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.384
  Launch Clock Delay      :  4.044
  Clock Pessimism Removal :  -0.225

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N0              
 PLL_82_319/CLK_OUT0               td                    0.433       1.791 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.728       2.519         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       2.519 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.525       4.044         ntclkbufg_2      
 CLMA_138_220/CLK                                                          r       u_ram_wr/ram_wr_addr[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_220/Q0                   tco                   0.218       4.262 f       u_ram_wr/ram_wr_addr[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.445       4.707         nt_ram_wr_addr[0]
 CLMA_118_220/CD                                                           f       u_CORES/u_debug_core_0/trig0_d1[14]/opit_0/D

 Data arrival time                                                   4.707         Logic Levels: 0  
                                                                                   Logic: 0.218ns(32.881%), Route: 0.445ns(67.119%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.820       4.384         ntclkbufg_0      
 CLMA_118_220/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[14]/opit_0/CLK
 clock pessimism                                        -0.225       4.159                          
 clock uncertainty                                       0.050       4.209                          

 Hold time                                               0.033       4.242                          

 Data required time                                                  4.242                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.242                          
 Data arrival time                                                   4.707                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.465                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/wr_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ram_wr/wr_cnt[5]/opit_0_inv_AQ_perm/Cin
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.037
  Launch Clock Delay      :  4.844
  Clock Pessimism Removal :  0.776

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N0              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.875       3.022         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       3.022 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.822       4.844         ntclkbufg_2      
 CLMS_134_213/CLK                                                          r       u_ram_wr/wr_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMS_134_213/Q2                   tco                   0.261       5.105 r       u_ram_wr/wr_cnt[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.426       5.531         u_ram_wr/wr_cnt [3]
 CLMA_134_204/Y0                   td                    0.282       5.813 r       u_ram_wr/N50_3/gateop_perm/Z
                                   net (fanout=2)        0.263       6.076         u_ram_wr/_N81    
 CLMA_134_204/Y1                   td                    0.169       6.245 r       u_ram_wr/N50_6/gateop_perm/Z
                                   net (fanout=5)        0.430       6.675         u_ram_wr/N50     
                                   td                    0.442       7.117 r       u_ram_wr/wr_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.117         u_ram_wr/_N72    
 CLMS_134_213/COUT                 td                    0.095       7.212 f       u_ram_wr/wr_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.212         u_ram_wr/_N74    
 CLMS_134_217/CIN                                                          f       u_ram_wr/wr_cnt[5]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                   7.212         Logic Levels: 3  
                                                                                   Logic: 1.249ns(52.745%), Route: 1.119ns(47.255%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295      21.358         _N0              
 PLL_82_319/CLK_OUT0               td                    0.433      21.791 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.728      22.519         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000      22.519 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.518      24.037         ntclkbufg_2      
 CLMS_134_217/CLK                                                          r       u_ram_wr/wr_cnt[5]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.776      24.813                          
 clock uncertainty                                      -0.150      24.663                          

 Setup time                                             -0.171      24.492                          

 Data required time                                                 24.492                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.492                          
 Data arrival time                                                   7.212                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.280                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/wr_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ram_wr/wr_cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.032
  Launch Clock Delay      :  4.844
  Clock Pessimism Removal :  0.812

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N0              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.875       3.022         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       3.022 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.822       4.844         ntclkbufg_2      
 CLMS_134_213/CLK                                                          r       u_ram_wr/wr_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMS_134_213/Q2                   tco                   0.261       5.105 r       u_ram_wr/wr_cnt[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.426       5.531         u_ram_wr/wr_cnt [3]
 CLMA_134_204/Y0                   td                    0.282       5.813 r       u_ram_wr/N50_3/gateop_perm/Z
                                   net (fanout=2)        0.263       6.076         u_ram_wr/_N81    
 CLMA_134_204/Y1                   td                    0.169       6.245 r       u_ram_wr/N50_6/gateop_perm/Z
                                   net (fanout=5)        0.430       6.675         u_ram_wr/N50     
                                   td                    0.442       7.117 r       u_ram_wr/wr_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.117         u_ram_wr/_N72    
                                                                           r       u_ram_wr/wr_cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.117         Logic Levels: 2  
                                                                                   Logic: 1.154ns(50.770%), Route: 1.119ns(49.230%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295      21.358         _N0              
 PLL_82_319/CLK_OUT0               td                    0.433      21.791 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.728      22.519         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000      22.519 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.513      24.032         ntclkbufg_2      
 CLMS_134_213/CLK                                                          r       u_ram_wr/wr_cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.812      24.844                          
 clock uncertainty                                      -0.150      24.694                          

 Setup time                                             -0.164      24.530                          

 Data required time                                                 24.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.530                          
 Data arrival time                                                   7.117                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.413                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/wr_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ram_wr/wr_cnt[5]/opit_0_inv_AQ_perm/I1
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.037
  Launch Clock Delay      :  4.844
  Clock Pessimism Removal :  0.776

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N0              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.875       3.022         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       3.022 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.822       4.844         ntclkbufg_2      
 CLMS_134_213/CLK                                                          r       u_ram_wr/wr_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMS_134_213/Q2                   tco                   0.261       5.105 r       u_ram_wr/wr_cnt[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.426       5.531         u_ram_wr/wr_cnt [3]
 CLMA_134_204/Y0                   td                    0.282       5.813 r       u_ram_wr/N50_3/gateop_perm/Z
                                   net (fanout=2)        0.263       6.076         u_ram_wr/_N81    
 CLMA_134_204/Y1                   td                    0.169       6.245 r       u_ram_wr/N50_6/gateop_perm/Z
                                   net (fanout=5)        0.577       6.822         u_ram_wr/N50     
 CLMS_134_217/A1                                                           r       u_ram_wr/wr_cnt[5]/opit_0_inv_AQ_perm/I1

 Data arrival time                                                   6.822         Logic Levels: 2  
                                                                                   Logic: 0.712ns(35.996%), Route: 1.266ns(64.004%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295      21.358         _N0              
 PLL_82_319/CLK_OUT0               td                    0.433      21.791 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.728      22.519         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000      22.519 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.518      24.037         ntclkbufg_2      
 CLMS_134_217/CLK                                                          r       u_ram_wr/wr_cnt[5]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.776      24.813                          
 clock uncertainty                                      -0.150      24.663                          

 Setup time                                             -0.248      24.415                          

 Data required time                                                 24.415                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.415                          
 Data arrival time                                                   6.822                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.593                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/ram_wr_addr[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRA[7]
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.820
  Launch Clock Delay      :  4.019
  Clock Pessimism Removal :  -0.754

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N0              
 PLL_82_319/CLK_OUT0               td                    0.433       1.791 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.728       2.519         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       2.519 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.500       4.019         ntclkbufg_2      
 CLMA_130_205/CLK                                                          r       u_ram_wr/ram_wr_addr[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_205/Q0                   tco                   0.218       4.237 f       u_ram_wr/ram_wr_addr[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.392       4.629         nt_ram_wr_addr[2]
 DRM_122_188/ADA0[7]                                                       f       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRA[7]

 Data arrival time                                                   4.629         Logic Levels: 0  
                                                                                   Logic: 0.218ns(35.738%), Route: 0.392ns(64.262%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N0              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.875       3.022         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       3.022 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.798       4.820         ntclkbufg_2      
 DRM_122_188/CLKA[0]                                                       r       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA
 clock pessimism                                        -0.754       4.066                          
 clock uncertainty                                       0.000       4.066                          

 Hold time                                               0.185       4.251                          

 Data required time                                                  4.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.251                          
 Data arrival time                                                   4.629                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.378                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/ram_wr_addr[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRA[6]
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.820
  Launch Clock Delay      :  4.037
  Clock Pessimism Removal :  -0.754

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N0              
 PLL_82_319/CLK_OUT0               td                    0.433       1.791 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.728       2.519         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       2.519 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.518       4.037         ntclkbufg_2      
 CLMS_134_217/CLK                                                          r       u_ram_wr/ram_wr_addr[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_134_217/Q3                   tco                   0.218       4.255 f       u_ram_wr/ram_wr_addr[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.399       4.654         nt_ram_wr_addr[1]
 DRM_122_188/ADA0[6]                                                       f       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRA[6]

 Data arrival time                                                   4.654         Logic Levels: 0  
                                                                                   Logic: 0.218ns(35.332%), Route: 0.399ns(64.668%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N0              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.875       3.022         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       3.022 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.798       4.820         ntclkbufg_2      
 DRM_122_188/CLKA[0]                                                       r       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA
 clock pessimism                                        -0.754       4.066                          
 clock uncertainty                                       0.000       4.066                          

 Hold time                                               0.185       4.251                          

 Data required time                                                  4.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.251                          
 Data arrival time                                                   4.654                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.403                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/ram_wr_data[7]/opit_0_inv_AQ_perm/CLK
Endpoint    : ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DIA[7]
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.820
  Launch Clock Delay      :  4.025
  Clock Pessimism Removal :  -0.754

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N0              
 PLL_82_319/CLK_OUT0               td                    0.433       1.791 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.728       2.519         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       2.519 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.506       4.025         ntclkbufg_2      
 CLMA_138_204/CLK                                                          r       u_ram_wr/ram_wr_data[7]/opit_0_inv_AQ_perm/CLK

 CLMA_138_204/Q2                   tco                   0.218       4.243 f       u_ram_wr/ram_wr_data[7]/opit_0_inv_AQ_perm/Q
                                   net (fanout=5)        0.424       4.667         nt_ram_wr_data[7]
 DRM_122_188/DA0[7]                                                        f       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DIA[7]

 Data arrival time                                                   4.667         Logic Levels: 0  
                                                                                   Logic: 0.218ns(33.956%), Route: 0.424ns(66.044%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N0              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.875       3.022         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       3.022 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.798       4.820         ntclkbufg_2      
 DRM_122_188/CLKA[0]                                                       r       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA
 clock pessimism                                        -0.754       4.066                          
 clock uncertainty                                       0.000       4.066                          

 Hold time                                               0.131       4.197                          

 Data required time                                                  4.197                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.197                          
 Data arrival time                                                   4.667                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.470                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rd/ram_rd_addr[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ram_rd/ram_rd_addr[4]/opit_0_inv_L5Q_perm/L3
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.031
  Launch Clock Delay      :  4.840
  Clock Pessimism Removal :  0.754

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N0              
 PLL_82_319/CLK_OUT1               td                    0.523       2.149 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875       3.024         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       3.024 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.816       4.840         ntclkbufg_3      
 CLMS_126_213/CLK                                                          r       u_ram_rd/ram_rd_addr[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_126_213/Q2                   tco                   0.261       5.101 r       u_ram_rd/ram_rd_addr[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.571       5.672         nt_ram_rd_addr[2]
 CLMA_134_220/Y0                   td                    0.282       5.954 r       u_ram_rd/N30_ac2/gateop_perm/Z
                                   net (fanout=1)        0.447       6.401         u_ram_rd/_N22    
 CLMA_130_213/B3                                                           r       u_ram_rd/ram_rd_addr[4]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   6.401         Logic Levels: 1  
                                                                                   Logic: 0.543ns(34.785%), Route: 1.018ns(65.215%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 B5                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      40.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      41.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      41.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295      41.358         _N0              
 PLL_82_319/CLK_OUT1               td                    0.435      41.793 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.728      42.521         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000      42.521 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.510      44.031         ntclkbufg_3      
 CLMA_130_213/CLK                                                          r       u_ram_rd/ram_rd_addr[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.754      44.785                          
 clock uncertainty                                      -0.150      44.635                          

 Setup time                                             -0.341      44.294                          

 Data required time                                                 44.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.294                          
 Data arrival time                                                   6.401                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.893                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rd/rd_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ram_rd/rd_cnt[5]/opit_0_inv_AQ/Cin
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.038
  Launch Clock Delay      :  4.840
  Clock Pessimism Removal :  0.776

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N0              
 PLL_82_319/CLK_OUT1               td                    0.523       2.149 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875       3.024         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       3.024 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.816       4.840         ntclkbufg_3      
 CLMS_126_213/CLK                                                          r       u_ram_rd/rd_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_126_213/Q0                   tco                   0.261       5.101 r       u_ram_rd/rd_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.835       5.936         u_ram_rd/rd_cnt [0]
                                   td                    0.238       6.174 f       u_ram_rd/rd_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.174         u_ram_rd/_N66    
 CLMS_126_217/COUT                 td                    0.095       6.269 f       u_ram_rd/rd_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.269         u_ram_rd/_N68    
 CLMS_126_221/CIN                                                          f       u_ram_rd/rd_cnt[5]/opit_0_inv_AQ/Cin

 Data arrival time                                                   6.269         Logic Levels: 1  
                                                                                   Logic: 0.594ns(41.568%), Route: 0.835ns(58.432%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 B5                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      40.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      41.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      41.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295      41.358         _N0              
 PLL_82_319/CLK_OUT1               td                    0.435      41.793 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.728      42.521         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000      42.521 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.517      44.038         ntclkbufg_3      
 CLMS_126_221/CLK                                                          r       u_ram_rd/rd_cnt[5]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.776      44.814                          
 clock uncertainty                                      -0.150      44.664                          

 Setup time                                             -0.171      44.493                          

 Data required time                                                 44.493                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.493                          
 Data arrival time                                                   6.269                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.224                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rd/rd_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ram_rd/rd_cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.033
  Launch Clock Delay      :  4.840
  Clock Pessimism Removal :  0.776

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N0              
 PLL_82_319/CLK_OUT1               td                    0.523       2.149 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875       3.024         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       3.024 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.816       4.840         ntclkbufg_3      
 CLMS_126_213/CLK                                                          r       u_ram_rd/rd_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_126_213/Q0                   tco                   0.261       5.101 r       u_ram_rd/rd_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.835       5.936         u_ram_rd/rd_cnt [0]
                                   td                    0.238       6.174 f       u_ram_rd/rd_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.174         u_ram_rd/_N66    
                                                                           f       u_ram_rd/rd_cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.174         Logic Levels: 0  
                                                                                   Logic: 0.499ns(37.406%), Route: 0.835ns(62.594%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 B5                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      40.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      41.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      41.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295      41.358         _N0              
 PLL_82_319/CLK_OUT1               td                    0.435      41.793 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.728      42.521         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000      42.521 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.512      44.033         ntclkbufg_3      
 CLMS_126_217/CLK                                                          r       u_ram_rd/rd_cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.776      44.809                          
 clock uncertainty                                      -0.150      44.659                          

 Setup time                                             -0.171      44.488                          

 Data required time                                                 44.488                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.488                          
 Data arrival time                                                   6.174                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rd/ram_rd_addr[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ram_rd/ram_rd_addr[0]/opit_0_inv_L5Q_perm/L4
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.843
  Launch Clock Delay      :  4.031
  Clock Pessimism Removal :  -0.812

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N0              
 PLL_82_319/CLK_OUT1               td                    0.435       1.793 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.728       2.521         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       2.521 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.510       4.031         ntclkbufg_3      
 CLMA_130_213/CLK                                                          r       u_ram_rd/ram_rd_addr[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_213/Q0                   tco                   0.218       4.249 f       u_ram_rd/ram_rd_addr[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.141       4.390         nt_ram_rd_addr[0]
 CLMA_130_213/A4                                                           f       u_ram_rd/ram_rd_addr[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.390         Logic Levels: 0  
                                                                                   Logic: 0.218ns(60.724%), Route: 0.141ns(39.276%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N0              
 PLL_82_319/CLK_OUT1               td                    0.523       2.149 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875       3.024         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       3.024 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.819       4.843         ntclkbufg_3      
 CLMA_130_213/CLK                                                          r       u_ram_rd/ram_rd_addr[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.812       4.031                          
 clock uncertainty                                       0.000       4.031                          

 Hold time                                              -0.081       3.950                          

 Data required time                                                  3.950                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.950                          
 Data arrival time                                                   4.390                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.440                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rd/rd_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ram_rd/rd_cnt[0]/opit_0_inv_L5Q_perm/L4
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.840
  Launch Clock Delay      :  4.028
  Clock Pessimism Removal :  -0.812

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N0              
 PLL_82_319/CLK_OUT1               td                    0.435       1.793 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.728       2.521         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       2.521 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.507       4.028         ntclkbufg_3      
 CLMS_126_213/CLK                                                          r       u_ram_rd/rd_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_126_213/Q0                   tco                   0.218       4.246 f       u_ram_rd/rd_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.141       4.387         u_ram_rd/rd_cnt [0]
 CLMS_126_213/A4                                                           f       u_ram_rd/rd_cnt[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.387         Logic Levels: 0  
                                                                                   Logic: 0.218ns(60.724%), Route: 0.141ns(39.276%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N0              
 PLL_82_319/CLK_OUT1               td                    0.523       2.149 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875       3.024         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       3.024 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.816       4.840         ntclkbufg_3      
 CLMS_126_213/CLK                                                          r       u_ram_rd/rd_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.812       4.028                          
 clock uncertainty                                       0.000       4.028                          

 Hold time                                              -0.081       3.947                          

 Data required time                                                  3.947                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.947                          
 Data arrival time                                                   4.387                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.440                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rd/ram_rd_addr[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ram_rd/ram_rd_addr[4]/opit_0_inv_L5Q_perm/L4
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.843
  Launch Clock Delay      :  4.031
  Clock Pessimism Removal :  -0.812

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N0              
 PLL_82_319/CLK_OUT1               td                    0.435       1.793 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.728       2.521         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       2.521 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.510       4.031         ntclkbufg_3      
 CLMA_130_213/CLK                                                          r       u_ram_rd/ram_rd_addr[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_213/Q1                   tco                   0.218       4.249 f       u_ram_rd/ram_rd_addr[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.141       4.390         nt_ram_rd_addr[4]
 CLMA_130_213/B4                                                           f       u_ram_rd/ram_rd_addr[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.390         Logic Levels: 0  
                                                                                   Logic: 0.218ns(60.724%), Route: 0.141ns(39.276%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N0              
 PLL_82_319/CLK_OUT1               td                    0.523       2.149 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875       3.024         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       3.024 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.819       4.843         ntclkbufg_3      
 CLMA_130_213/CLK                                                          r       u_ram_rd/ram_rd_addr[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.812       4.031                          
 clock uncertainty                                       0.000       4.031                          

 Hold time                                              -0.084       3.947                          

 Data required time                                                  3.947                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.947                          
 Data arrival time                                                   4.390                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.443                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.119
  Launch Clock Delay      :  3.914
  Clock Pessimism Removal :  0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.081       2.081         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       2.081 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.833       3.914         ntclkbufg_1      
 CLMS_54_285/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_54_285/Q0                    tco                   0.261       4.175 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.478       5.653         u_CORES/u_jtag_hub/data_ctrl
 CLMA_70_225/A0                                                            r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   5.653         Logic Levels: 0  
                                                                                   Logic: 0.261ns(15.009%), Route: 1.478ns(84.991%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.584      26.584         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      26.584 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.535      28.119         ntclkbufg_1      
 CLMA_70_225/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.497      28.616                          
 clock uncertainty                                      -0.050      28.566                          

 Setup time                                             -0.167      28.399                          

 Data required time                                                 28.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.399                          
 Data arrival time                                                   5.653                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.746                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.289  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.128
  Launch Clock Delay      :  3.914
  Clock Pessimism Removal :  0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.081       2.081         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       2.081 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.833       3.914         ntclkbufg_1      
 CLMS_54_285/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_54_285/Q0                    tco                   0.261       4.175 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.411       5.586         u_CORES/u_jtag_hub/data_ctrl
 CLMS_78_225/C1                                                            r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   5.586         Logic Levels: 0  
                                                                                   Logic: 0.261ns(15.610%), Route: 1.411ns(84.390%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.584      26.584         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      26.584 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.544      28.128         ntclkbufg_1      
 CLMS_78_225/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.497      28.625                          
 clock uncertainty                                      -0.050      28.575                          

 Setup time                                             -0.237      28.338                          

 Data required time                                                 28.338                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.338                          
 Data arrival time                                                   5.586                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.752                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.289  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.128
  Launch Clock Delay      :  3.914
  Clock Pessimism Removal :  0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.081       2.081         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       2.081 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.833       3.914         ntclkbufg_1      
 CLMS_54_285/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_54_285/Q0                    tco                   0.261       4.175 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.411       5.586         u_CORES/u_jtag_hub/data_ctrl
 CLMS_78_225/B1                                                            r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   5.586         Logic Levels: 0  
                                                                                   Logic: 0.261ns(15.610%), Route: 1.411ns(84.390%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.584      26.584         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      26.584 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.544      28.128         ntclkbufg_1      
 CLMS_78_225/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.497      28.625                          
 clock uncertainty                                      -0.050      28.575                          

 Setup time                                             -0.227      28.348                          

 Data required time                                                 28.348                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.348                          
 Data arrival time                                                   5.586                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.762                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.917
  Launch Clock Delay      :  3.216
  Clock Pessimism Removal :  -0.700

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.690       1.690         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       1.690 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.526       3.216         ntclkbufg_1      
 CLMA_70_216/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_MUX4TO1Q/CLK

 CLMA_70_216/Q3                    tco                   0.219       3.435 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.134       3.569         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1
 CLMA_70_216/M2                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv/D

 Data arrival time                                                   3.569         Logic Levels: 0  
                                                                                   Logic: 0.219ns(62.040%), Route: 0.134ns(37.960%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.081       2.081         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       2.081 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.836       3.917         ntclkbufg_1      
 CLMA_70_216/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv/CLK
 clock pessimism                                        -0.700       3.217                          
 clock uncertainty                                       0.000       3.217                          

 Hold time                                              -0.012       3.205                          

 Data required time                                                  3.205                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.205                          
 Data arrival time                                                   3.569                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.364                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shift_dr_d/opit_0/CLK
Endpoint    : u_CORES/u_jtag_hub/shift/opit_0/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.941
  Launch Clock Delay      :  3.240
  Clock Pessimism Removal :  -0.700

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.690       1.690         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       1.690 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.550       3.240         ntclkbufg_1      
 CLMS_78_229/CLK                                                           r       u_CORES/u_jtag_hub/shift_dr_d/opit_0/CLK

 CLMS_78_229/Q1                    tco                   0.219       3.459 r       u_CORES/u_jtag_hub/shift_dr_d/opit_0/Q
                                   net (fanout=6)        0.137       3.596         u_CORES/shift_d  
 CLMS_78_229/M0                                                            r       u_CORES/u_jtag_hub/shift/opit_0/D

 Data arrival time                                                   3.596         Logic Levels: 0  
                                                                                   Logic: 0.219ns(61.517%), Route: 0.137ns(38.483%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.081       2.081         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       2.081 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.860       3.941         ntclkbufg_1      
 CLMS_78_229/CLK                                                           r       u_CORES/u_jtag_hub/shift/opit_0/CLK
 clock pessimism                                        -0.700       3.241                          
 clock uncertainty                                       0.000       3.241                          

 Hold time                                              -0.012       3.229                          

 Data required time                                                  3.229                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.229                          
 Data arrival time                                                   3.596                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.367                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.303  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.894
  Launch Clock Delay      :  3.200
  Clock Pessimism Removal :  -0.391

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.690       1.690         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       1.690 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.510       3.200         ntclkbufg_1      
 CLMA_86_200/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_86_200/Q0                    tco                   0.218       3.418 f       u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.288       3.706         u_CORES/u_debug_core_0/conf_rden [18]
 CLMA_66_200/A1                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.706         Logic Levels: 0  
                                                                                   Logic: 0.218ns(43.083%), Route: 0.288ns(56.917%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.081       2.081         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       2.081 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.813       3.894         ntclkbufg_1      
 CLMA_66_200/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.391       3.503                          
 clock uncertainty                                       0.000       3.503                          

 Hold time                                              -0.166       3.337                          

 Data required time                                                  3.337                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.337                          
 Data arrival time                                                   3.706                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.369                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_MUX4TO1Q/I0
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.714  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.216
  Launch Clock Delay      :  3.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.088      27.088         u_CORES/capt_o   
 USCM_74_108/CLK_USCM              td                    0.000      27.088 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.842      28.930         ntclkbufg_4      
 CLMA_82_216/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_82_216/Q2                    tco                   0.261      29.191 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=11)       0.585      29.776         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [2]
 CLMA_82_208/Y0                    td                    0.387      30.163 r       u_CORES/u_debug_core_0/u_hub_data_decode/N11_1/gateop_perm/Z
                                   net (fanout=18)       0.594      30.757         u_CORES/u_debug_core_0/_N2260
 CLMA_82_204/Y1                    td                    0.276      31.033 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N132_7/gateop_perm/Z
                                   net (fanout=1)        0.627      31.660         u_CORES/u_debug_core_0/u_rd_addr_gen/N132
 CLMS_66_205/Y0                    td                    0.211      31.871 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_5/gateop/F
                                   net (fanout=1)        0.422      32.293         u_CORES/u_debug_core_0/u_rd_addr_gen/_N135
 CLMA_70_205/Y0                    td                    0.211      32.504 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_6/gateop/F
                                   net (fanout=1)        0.579      33.083         u_CORES/u_debug_core_0/u_rd_addr_gen/_N136
 CLMA_70_216/DD                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  33.083         Logic Levels: 4  
                                                                                   Logic: 1.346ns(32.410%), Route: 2.807ns(67.590%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.690      51.690         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      51.690 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.526      53.216         ntclkbufg_1      
 CLMA_70_216/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.000      53.216                          
 clock uncertainty                                      -0.050      53.166                          

 Setup time                                             -0.170      52.996                          

 Data required time                                                 52.996                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.996                          
 Data arrival time                                                  33.083                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.913                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.731  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.199
  Launch Clock Delay      :  3.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.088      27.088         u_CORES/capt_o   
 USCM_74_108/CLK_USCM              td                    0.000      27.088 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.842      28.930         ntclkbufg_4      
 CLMA_82_216/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_82_216/Q3                    tco                   0.261      29.191 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.430      29.621         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [4]
 CLMA_78_216/Y0                    td                    0.164      29.785 r       u_CORES/u_debug_core_0/u_hub_data_decode/N1210_1/gateop_perm/Z
                                   net (fanout=3)        0.421      30.206         u_CORES/u_debug_core_0/u_hub_data_decode/_N2222
 CLMS_78_213/Y2                    td                    0.284      30.490 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=6)        0.629      31.119         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_90_212/Y0                    td                    0.164      31.283 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N490_5/gateop_perm/Z
                                   net (fanout=4)        0.546      31.829         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMA_94_200/CECO                  td                    0.118      31.947 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      31.947         ntR86            
 CLMA_94_204/CECI                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  31.947         Logic Levels: 4  
                                                                                   Logic: 0.991ns(32.847%), Route: 2.026ns(67.153%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.690      51.690         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      51.690 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.509      53.199         ntclkbufg_1      
 CLMA_94_204/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.199                          
 clock uncertainty                                      -0.050      53.149                          

 Setup time                                             -0.291      52.858                          

 Data required time                                                 52.858                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.858                          
 Data arrival time                                                  31.947                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.911                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.731  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.199
  Launch Clock Delay      :  3.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.088      27.088         u_CORES/capt_o   
 USCM_74_108/CLK_USCM              td                    0.000      27.088 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.842      28.930         ntclkbufg_4      
 CLMA_82_216/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_82_216/Q3                    tco                   0.261      29.191 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.430      29.621         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [4]
 CLMA_78_216/Y0                    td                    0.164      29.785 r       u_CORES/u_debug_core_0/u_hub_data_decode/N1210_1/gateop_perm/Z
                                   net (fanout=3)        0.421      30.206         u_CORES/u_debug_core_0/u_hub_data_decode/_N2222
 CLMS_78_213/Y2                    td                    0.284      30.490 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=6)        0.629      31.119         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_90_212/Y0                    td                    0.164      31.283 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N490_5/gateop_perm/Z
                                   net (fanout=4)        0.546      31.829         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMA_94_200/CECO                  td                    0.118      31.947 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      31.947         ntR86            
 CLMA_94_204/CECI                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  31.947         Logic Levels: 4  
                                                                                   Logic: 0.991ns(32.847%), Route: 2.026ns(67.153%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.690      51.690         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      51.690 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.509      53.199         ntclkbufg_1      
 CLMA_94_204/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.199                          
 clock uncertainty                                      -0.050      53.149                          

 Setup time                                             -0.291      52.858                          

 Data required time                                                 52.858                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.858                          
 Data arrival time                                                  31.947                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.911                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.698  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.928
  Launch Clock Delay      :  3.230
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.698      26.698         u_CORES/capt_o   
 USCM_74_108/CLK_USCM              td                    0.000      26.698 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.532      28.230         ntclkbufg_4      
 CLMA_82_216/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_82_216/Q1                    tco                   0.218      28.448 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=11)       0.230      28.678         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [3]
 CLMA_82_220/M1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D

 Data arrival time                                                  28.678         Logic Levels: 0  
                                                                                   Logic: 0.218ns(48.661%), Route: 0.230ns(51.339%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.081       2.081         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       2.081 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.847       3.928         ntclkbufg_1      
 CLMA_82_220/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.928                          
 clock uncertainty                                       0.050       3.978                          

 Hold time                                              -0.016       3.962                          

 Data required time                                                  3.962                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.962                          
 Data arrival time                                                  28.678                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.716                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.688  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.918
  Launch Clock Delay      :  3.230
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.698      26.698         u_CORES/capt_o   
 USCM_74_108/CLK_USCM              td                    0.000      26.698 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.532      28.230         ntclkbufg_4      
 CLMA_82_216/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_82_216/Q2                    tco                   0.218      28.448 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=11)       0.240      28.688         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [2]
 CLMA_82_213/M3                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D

 Data arrival time                                                  28.688         Logic Levels: 0  
                                                                                   Logic: 0.218ns(47.598%), Route: 0.240ns(52.402%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.081       2.081         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       2.081 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.837       3.918         ntclkbufg_1      
 CLMA_82_213/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.918                          
 clock uncertainty                                       0.050       3.968                          

 Hold time                                              -0.016       3.952                          

 Data required time                                                  3.952                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.952                          
 Data arrival time                                                  28.688                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.736                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.698  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.928
  Launch Clock Delay      :  3.230
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.698      26.698         u_CORES/capt_o   
 USCM_74_108/CLK_USCM              td                    0.000      26.698 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.532      28.230         ntclkbufg_4      
 CLMA_82_216/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_82_216/Q3                    tco                   0.218      28.448 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.261      28.709         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [4]
 CLMA_82_220/M2                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D

 Data arrival time                                                  28.709         Logic Levels: 0  
                                                                                   Logic: 0.218ns(45.511%), Route: 0.261ns(54.489%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.081       2.081         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       2.081 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.847       3.928         ntclkbufg_1      
 CLMA_82_220/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.928                          
 clock uncertainty                                       0.050       3.978                          

 Hold time                                              -0.016       3.962                          

 Data required time                                                  3.962                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.962                          
 Data arrival time                                                  28.709                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.747                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.501  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.221
  Launch Clock Delay      :  3.722
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.900      76.900         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      76.900 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.822      78.722         ntclkbufg_1      
 CLMA_70_225/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_225/Q0                    tco                   0.241      78.963 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        2.140      81.103         u_CORES/conf_sel [0]
 CLMS_66_217/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/D

 Data arrival time                                                  81.103         Logic Levels: 0  
                                                                                   Logic: 0.241ns(10.122%), Route: 2.140ns(89.878%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.698     126.698         u_CORES/capt_o   
 USCM_74_108/CLK_USCM              td                    0.000     126.698 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.523     128.221         ntclkbufg_4      
 CLMS_66_217/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
 clock pessimism                                         0.000     128.221                          
 clock uncertainty                                      -0.050     128.171                          

 Setup time                                             -0.067     128.104                          

 Data required time                                                128.104                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.104                          
 Data arrival time                                                  81.103                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.001                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.493  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.238
  Launch Clock Delay      :  3.731
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.900      76.900         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      76.900 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.831      78.731         ntclkbufg_1      
 CLMS_78_225/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_78_225/Q0                    tco                   0.241      78.972 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.338      79.310         u_CORES/id_o [2] 
 CLMA_82_221/Y6CD                  td                    0.128      79.438 r       CLKROUTE_0/Z     
                                   net (fanout=2)        1.468      80.906         ntR110           
 CLMS_78_221/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                  80.906         Logic Levels: 1  
                                                                                   Logic: 0.369ns(16.966%), Route: 1.806ns(83.034%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.698     126.698         u_CORES/capt_o   
 USCM_74_108/CLK_USCM              td                    0.000     126.698 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.540     128.238         ntclkbufg_4      
 CLMS_78_221/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.238                          
 clock uncertainty                                      -0.050     128.188                          

 Setup time                                             -0.067     128.121                          

 Data required time                                                128.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.121                          
 Data arrival time                                                  80.906                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.215                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.501  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.230
  Launch Clock Delay      :  3.731
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.900      76.900         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      76.900 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.831      78.731         ntclkbufg_1      
 CLMS_78_225/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_78_225/Q0                    tco                   0.241      78.972 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.338      79.310         u_CORES/id_o [2] 
 CLMA_82_221/Y6CD                  td                    0.128      79.438 r       CLKROUTE_0/Z     
                                   net (fanout=2)        1.342      80.780         ntR110           
 CLMA_82_216/M1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                  80.780         Logic Levels: 1  
                                                                                   Logic: 0.369ns(18.009%), Route: 1.680ns(81.991%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.698     126.698         u_CORES/capt_o   
 USCM_74_108/CLK_USCM              td                    0.000     126.698 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.532     128.230         ntclkbufg_4      
 CLMA_82_216/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.230                          
 clock uncertainty                                      -0.050     128.180                          

 Setup time                                             -0.067     128.113                          

 Data required time                                                128.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.113                          
 Data arrival time                                                  80.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.333                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.802  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.930
  Launch Clock Delay      :  3.128
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.584     126.584         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000     126.584 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.544     128.128         ntclkbufg_1      
 CLMS_78_225/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_78_225/Q3                    tco                   0.204     128.332 r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.090     129.422         u_CORES/id_o [4] 
 CLMA_82_216/M3                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                 129.422         Logic Levels: 0  
                                                                                   Logic: 0.204ns(15.765%), Route: 1.090ns(84.235%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.088     127.088         u_CORES/capt_o   
 USCM_74_108/CLK_USCM              td                    0.000     127.088 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.842     128.930         ntclkbufg_4      
 CLMA_82_216/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.930                          
 clock uncertainty                                       0.050     128.980                          

 Hold time                                              -0.012     128.968                          

 Data required time                                                128.968                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.968                          
 Data arrival time                                                 129.422                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.454                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.811  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.930
  Launch Clock Delay      :  3.119
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.584     126.584         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000     126.584 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.535     128.119         ntclkbufg_1      
 CLMA_70_225/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_225/Q0                    tco                   0.203     128.322 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.947     129.269         u_CORES/conf_sel [0]
 CLMA_82_216/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                 129.269         Logic Levels: 0  
                                                                                   Logic: 0.203ns(17.652%), Route: 0.947ns(82.348%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.088     127.088         u_CORES/capt_o   
 USCM_74_108/CLK_USCM              td                    0.000     127.088 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.842     128.930         ntclkbufg_4      
 CLMA_82_216/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.930                          
 clock uncertainty                                       0.050     128.980                          

 Hold time                                              -0.211     128.769                          

 Data required time                                                128.769                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.769                          
 Data arrival time                                                 129.269                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.500                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.811  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.930
  Launch Clock Delay      :  3.119
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.584     126.584         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000     126.584 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.535     128.119         ntclkbufg_1      
 CLMA_70_225/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_225/Q0                    tco                   0.203     128.322 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.947     129.269         u_CORES/conf_sel [0]
 CLMA_82_216/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                 129.269         Logic Levels: 0  
                                                                                   Logic: 0.203ns(17.652%), Route: 0.947ns(82.348%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.088     127.088         u_CORES/capt_o   
 USCM_74_108/CLK_USCM              td                    0.000     127.088 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.842     128.930         ntclkbufg_4      
 CLMA_82_216/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.930                          
 clock uncertainty                                       0.050     128.980                          

 Hold time                                              -0.211     128.769                          

 Data required time                                                128.769                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.769                          
 Data arrival time                                                 129.269                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.500                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/status[2]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.343  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.645
  Launch Clock Delay      :  4.404
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.840       4.404         ntclkbufg_0      
 CLMA_98_225/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_98_225/Q3                    tco                   0.261       4.665 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=217)      1.557       6.222         u_CORES/u_debug_core_0/resetn
 CLMA_70_177/RSCO                  td                    0.128       6.350 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.350         ntR54            
 CLMA_70_181/RSCO                  td                    0.085       6.435 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.435         ntR53            
 CLMA_70_189/RSCO                  td                    0.085       6.520 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=5)        0.000       6.520         ntR52            
 CLMA_70_193/RSCI                                                          f       u_CORES/u_debug_core_0/status[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.520         Logic Levels: 3  
                                                                                   Logic: 0.559ns(26.418%), Route: 1.557ns(73.582%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085      22.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.497      23.645         ntclkbufg_0      
 CLMA_70_193/CLK                                                           r       u_CORES/u_debug_core_0/status[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.416      24.061                          
 clock uncertainty                                      -0.050      24.011                          

 Recovery time                                           0.000      24.011                          

 Data required time                                                 24.011                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.011                          
 Data arrival time                                                   6.520                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.491                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[5]/opit_0_inv/RS
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.343  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.645
  Launch Clock Delay      :  4.404
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.840       4.404         ntclkbufg_0      
 CLMA_98_225/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_98_225/Q3                    tco                   0.261       4.665 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=217)      1.557       6.222         u_CORES/u_debug_core_0/resetn
 CLMA_70_177/RSCO                  td                    0.128       6.350 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.350         ntR54            
 CLMA_70_181/RSCO                  td                    0.085       6.435 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.435         ntR53            
 CLMA_70_189/RSCO                  td                    0.085       6.520 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=5)        0.000       6.520         ntR52            
 CLMA_70_193/RSCI                                                          f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[5]/opit_0_inv/RS

 Data arrival time                                                   6.520         Logic Levels: 3  
                                                                                   Logic: 0.559ns(26.418%), Route: 1.557ns(73.582%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085      22.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.497      23.645         ntclkbufg_0      
 CLMA_70_193/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[5]/opit_0_inv/CLK
 clock pessimism                                         0.416      24.061                          
 clock uncertainty                                      -0.050      24.011                          

 Recovery time                                           0.000      24.011                          

 Data required time                                                 24.011                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.011                          
 Data arrival time                                                   6.520                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.491                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[6]/opit_0_inv/RS
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.343  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.645
  Launch Clock Delay      :  4.404
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.840       4.404         ntclkbufg_0      
 CLMA_98_225/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_98_225/Q3                    tco                   0.261       4.665 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=217)      1.557       6.222         u_CORES/u_debug_core_0/resetn
 CLMA_70_177/RSCO                  td                    0.128       6.350 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.350         ntR54            
 CLMA_70_181/RSCO                  td                    0.085       6.435 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.435         ntR53            
 CLMA_70_189/RSCO                  td                    0.085       6.520 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=5)        0.000       6.520         ntR52            
 CLMA_70_193/RSCI                                                          f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[6]/opit_0_inv/RS

 Data arrival time                                                   6.520         Logic Levels: 3  
                                                                                   Logic: 0.559ns(26.418%), Route: 1.557ns(73.582%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085      22.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.497      23.645         ntclkbufg_0      
 CLMA_70_193/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[6]/opit_0_inv/CLK
 clock pessimism                                         0.416      24.061                          
 clock uncertainty                                      -0.050      24.011                          

 Recovery time                                           0.000      24.011                          

 Data required time                                                 24.011                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.011                          
 Data arrival time                                                   6.520                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.491                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][24]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.411
  Launch Clock Delay      :  3.678
  Clock Pessimism Removal :  -0.667

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085       2.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.530       3.678         ntclkbufg_0      
 CLMA_98_225/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_98_225/Q3                    tco                   0.218       3.896 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=217)      0.271       4.167         u_CORES/u_debug_core_0/resetn
 CLMS_102_229/RSCO                 td                    0.101       4.268 r       u_CORES/u_debug_core_0/data_pipe[4][17]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.268         ntR39            
 CLMS_102_233/RSCI                                                         r       u_CORES/u_debug_core_0/data_pipe[0][24]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.268         Logic Levels: 1  
                                                                                   Logic: 0.319ns(54.068%), Route: 0.271ns(45.932%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.847       4.411         ntclkbufg_0      
 CLMS_102_233/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][24]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.667       3.744                          
 clock uncertainty                                       0.000       3.744                          

 Removal time                                            0.000       3.744                          

 Data required time                                                  3.744                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.744                          
 Data arrival time                                                   4.268                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.524                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][24]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.411
  Launch Clock Delay      :  3.678
  Clock Pessimism Removal :  -0.667

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085       2.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.530       3.678         ntclkbufg_0      
 CLMA_98_225/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_98_225/Q3                    tco                   0.218       3.896 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=217)      0.271       4.167         u_CORES/u_debug_core_0/resetn
 CLMS_102_229/RSCO                 td                    0.101       4.268 r       u_CORES/u_debug_core_0/data_pipe[4][17]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.268         ntR39            
 CLMS_102_233/RSCI                                                         r       u_CORES/u_debug_core_0/data_pipe[2][24]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.268         Logic Levels: 1  
                                                                                   Logic: 0.319ns(54.068%), Route: 0.271ns(45.932%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.847       4.411         ntclkbufg_0      
 CLMS_102_233/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[2][24]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.667       3.744                          
 clock uncertainty                                       0.000       3.744                          

 Removal time                                            0.000       3.744                          

 Data required time                                                  3.744                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.744                          
 Data arrival time                                                   4.268                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.524                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[4][20]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.411
  Launch Clock Delay      :  3.678
  Clock Pessimism Removal :  -0.667

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085       2.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.530       3.678         ntclkbufg_0      
 CLMA_98_225/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_98_225/Q3                    tco                   0.218       3.896 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=217)      0.271       4.167         u_CORES/u_debug_core_0/resetn
 CLMS_102_229/RSCO                 td                    0.101       4.268 r       u_CORES/u_debug_core_0/data_pipe[4][17]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.268         ntR39            
 CLMS_102_233/RSCI                                                         r       u_CORES/u_debug_core_0/data_pipe[4][20]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.268         Logic Levels: 1  
                                                                                   Logic: 0.319ns(54.068%), Route: 0.271ns(45.932%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.847       4.411         ntclkbufg_0      
 CLMS_102_233/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[4][20]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.667       3.744                          
 clock uncertainty                                       0.000       3.744                          

 Removal time                                            0.000       3.744                          

 Data required time                                                  3.744                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.744                          
 Data arrival time                                                   4.268                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.524                          
====================================================================================================

====================================================================================================

Startpoint  : ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : ram_rd_data[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N0              
 PLL_82_319/CLK_OUT1               td                    0.523       2.149 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875       3.024         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       3.024 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.793       4.817         ntclkbufg_3      
 DRM_122_188/CLKB[0]                                                       r       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_122_188/QA0[2]                tco                   2.045       6.862 r       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[2]
                                   net (fanout=3)        1.008       7.870         nt_ram_rd_data[2]
 IOL_151_206/DO                    td                    0.128       7.998 r       ram_rd_data_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000       7.998         ram_rd_data_obuf[2]/ntO
 IOBD_152_206/PAD                  td                    2.141      10.139 r       ram_rd_data_obuf[2]/opit_0/O
                                   net (fanout=1)        0.051      10.190         ram_rd_data[2]   
 H16                                                                       r       ram_rd_data[2] (port)

 Data arrival time                                                  10.190         Logic Levels: 2  
                                                                                   Logic: 4.314ns(80.290%), Route: 1.059ns(19.710%)
====================================================================================================

====================================================================================================

Startpoint  : ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : ram_rd_data[5] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N0              
 PLL_82_319/CLK_OUT1               td                    0.523       2.149 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875       3.024         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       3.024 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.793       4.817         ntclkbufg_3      
 DRM_122_188/CLKB[0]                                                       r       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_122_188/QA0[5]                tco                   2.045       6.862 r       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[5]
                                   net (fanout=3)        0.929       7.791         nt_ram_rd_data[5]
 IOL_151_165/DO                    td                    0.128       7.919 r       ram_rd_data_obuf[5]/opit_1/O
                                   net (fanout=1)        0.000       7.919         ram_rd_data_obuf[5]/ntO
 IOBS_152_165/PAD                  td                    2.141      10.060 r       ram_rd_data_obuf[5]/opit_0/O
                                   net (fanout=1)        0.072      10.132         ram_rd_data[5]   
 L17                                                                       r       ram_rd_data[5] (port)

 Data arrival time                                                  10.132         Logic Levels: 2  
                                                                                   Logic: 4.314ns(81.167%), Route: 1.001ns(18.833%)
====================================================================================================

====================================================================================================

Startpoint  : ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : ram_rd_data[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N0              
 PLL_82_319/CLK_OUT1               td                    0.523       2.149 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875       3.024         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       3.024 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.793       4.817         ntclkbufg_3      
 DRM_122_188/CLKB[0]                                                       r       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_122_188/QA0[0]                tco                   2.045       6.862 r       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[0]
                                   net (fanout=3)        0.971       7.833         nt_ram_rd_data[0]
 IOL_151_210/DO                    td                    0.128       7.961 r       ram_rd_data_obuf[0]/opit_1/O
                                   net (fanout=1)        0.000       7.961         ram_rd_data_obuf[0]/ntO
 IOBD_152_210/PAD                  td                    2.141      10.102 r       ram_rd_data_obuf[0]/opit_0/O
                                   net (fanout=1)        0.026      10.128         ram_rd_data[0]   
 J15                                                                       r       ram_rd_data[0] (port)

 Data arrival time                                                  10.128         Logic Levels: 2  
                                                                                   Logic: 4.314ns(81.228%), Route: 0.997ns(18.772%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/RSTA
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.787       1.829 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.829         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.092       1.921 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=19)       1.965       3.886         nt_sys_rst_n     
 DRM_122_188/RSTA[0]                                                       r       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/RSTA

 Data arrival time                                                   3.886         Logic Levels: 2  
                                                                                   Logic: 1.879ns(48.353%), Route: 2.007ns(51.647%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ram_rd/ram_rd_addr[0]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.787       1.829 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.829         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.092       1.921 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=19)       2.105       4.026         nt_sys_rst_n     
 CLMA_130_213/RS                                                           r       u_ram_rd/ram_rd_addr[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.026         Logic Levels: 2  
                                                                                   Logic: 1.879ns(46.672%), Route: 2.147ns(53.328%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ram_rd/ram_rd_addr[4]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.787       1.829 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.829         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.092       1.921 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=19)       2.105       4.026         nt_sys_rst_n     
 CLMA_130_213/RS                                                           r       u_ram_rd/ram_rd_addr[4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.026         Logic Levels: 2  
                                                                                   Logic: 1.879ns(46.672%), Route: 2.147ns(53.328%)
====================================================================================================

{clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           Low Pulse Width   DRM_62_188/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.102       10.000          0.898           High Pulse Width  DRM_62_188/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.102       10.000          0.898           Low Pulse Width   DRM_62_164/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKA[0]
====================================================================================================

{clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           High Pulse Width  DRM_122_188/CLKA[0]     ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA
 9.102       10.000          0.898           Low Pulse Width   DRM_122_188/CLKA[0]     ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA
 9.380       10.000          0.620           High Pulse Width  CLMS_134_217/CLK        u_ram_wr/ram_wr_addr[1]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.102      20.000          0.898           High Pulse Width  DRM_122_188/CLKB[0]     ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
 19.102      20.000          0.898           Low Pulse Width   DRM_122_188/CLKB[0]     ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
 19.380      20.000          0.620           High Pulse Width  CLMS_126_213/CLK        u_ram_rd/ram_rd_addr[1]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           Low Pulse Width   DRM_62_188/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           High Pulse Width  DRM_62_188/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           Low Pulse Width   DRM_62_164/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.380      50.000          0.620           Low Pulse Width   CLMS_78_221/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 49.380      50.000          0.620           High Pulse Width  CLMS_78_221/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 49.380      50.000          0.620           Low Pulse Width   CLMS_78_221/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_MUX4TO1Q/I3
Path Group  : clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.204  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.902
  Launch Clock Delay      :  3.382
  Clock Pessimism Removal :  0.276

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.401       3.382         ntclkbufg_0      
 CLMS_86_189/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_86_189/Q1                    tco                   0.200       3.582 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.642       4.224         u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [5]
 CLMS_78_181/Y3                    td                    0.292       4.516 r       u_CORES/u_debug_core_0/u_Storage_Condition/N402_9/gateop_perm/Z
                                   net (fanout=1)        0.229       4.745         u_CORES/u_debug_core_0/u_Storage_Condition/_N2875
 CLMS_78_181/Y2                    td                    0.126       4.871 r       u_CORES/u_debug_core_0/u_Storage_Condition/N402_11/gateop_perm/Z
                                   net (fanout=1)        0.363       5.234         u_CORES/u_debug_core_0/u_Storage_Condition/_N2877
 CLMS_78_189/Y1                    td                    0.129       5.363 r       u_CORES/u_debug_core_0/u_Storage_Condition/N402_12/gateop_perm/Z
                                   net (fanout=1)        0.228       5.591         u_CORES/u_debug_core_0/u_Storage_Condition/N402_inv_1
 CLMS_78_189/A0                                                            r       u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                   5.591         Logic Levels: 3  
                                                                                   Logic: 0.747ns(33.816%), Route: 1.462ns(66.184%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840      21.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.197      22.902         ntclkbufg_0      
 CLMS_78_189/CLK                                                           r       u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.276      23.178                          
 clock uncertainty                                      -0.050      23.128                          

 Setup time                                             -0.104      23.024                          

 Data required time                                                 23.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.024                          
 Data arrival time                                                   5.591                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.433                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L5Q_perm/L4
Path Group  : clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.897
  Launch Clock Delay      :  3.379
  Clock Pessimism Removal :  0.458

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.398       3.379         ntclkbufg_0      
 CLMA_70_189/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/CLK

 CLMA_70_189/Q0                    tco                   0.200       3.579 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=4)        0.364       3.943         u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [8]
 CLMA_70_180/Y1                    td                    0.129       4.072 r       u_CORES/u_debug_core_0/u_Storage_Condition/N285_5/gateop_perm/Z
                                   net (fanout=1)        0.228       4.300         u_CORES/u_debug_core_0/u_Storage_Condition/_N2788
 CLMA_70_180/Y3                    td                    0.212       4.512 r       u_CORES/u_debug_core_0/u_Storage_Condition/N285_9/gateop_perm/Z
                                   net (fanout=1)        0.360       4.872         u_CORES/u_debug_core_0/u_Storage_Condition/_N2792
 CLMA_70_188/Y0                    td                    0.125       4.997 r       u_CORES/u_debug_core_0/u_Storage_Condition/N285_12/gateop_perm/Z
                                   net (fanout=1)        0.543       5.540         u_CORES/u_debug_core_0/u_Storage_Condition/N285
 CLMA_70_192/B4                                                            r       u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.540         Logic Levels: 3  
                                                                                   Logic: 0.666ns(30.819%), Route: 1.495ns(69.181%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840      21.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.192      22.897         ntclkbufg_0      
 CLMA_70_192/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.458      23.355                          
 clock uncertainty                                      -0.050      23.305                          

 Setup time                                             -0.070      23.235                          

 Data required time                                                 23.235                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.235                          
 Data arrival time                                                   5.540                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.695                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[11]/opit_0_inv_L5Q_perm/L4
Path Group  : clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.907
  Launch Clock Delay      :  3.391
  Clock Pessimism Removal :  0.276

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.410       3.391         ntclkbufg_0      
 CLMA_86_172/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_86_172/Q1                    tco                   0.200       3.591 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.528       4.119         u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [2]
                                   td                    0.297       4.416 r       u_CORES/u_debug_core_0/u_Storage_Condition/N321_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.416         u_CORES/u_debug_core_0/u_Storage_Condition/_N70
 CLMA_86_176/COUT                  td                    0.080       4.496 r       u_CORES/u_debug_core_0/u_Storage_Condition/N321_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.496         u_CORES/u_debug_core_0/u_Storage_Condition/_N72
                                   td                    0.052       4.548 f       u_CORES/u_debug_core_0/u_Storage_Condition/N321_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.548         u_CORES/u_debug_core_0/u_Storage_Condition/_N74
 CLMA_86_180/COUT                  td                    0.080       4.628 r       u_CORES/u_debug_core_0/u_Storage_Condition/N321_1_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.628         u_CORES/u_debug_core_0/u_Storage_Condition/_N76
                                   td                    0.052       4.680 f       u_CORES/u_debug_core_0/u_Storage_Condition/N321_1_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.680         u_CORES/u_debug_core_0/u_Storage_Condition/_N78
 CLMA_86_188/Y2                    td                    0.151       4.831 r       u_CORES/u_debug_core_0/u_Storage_Condition/N321_1_11/gateop/Y
                                   net (fanout=1)        0.507       5.338         u_CORES/u_debug_core_0/u_Storage_Condition/N459 [11]
 CLMS_78_193/B4                                                            r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[11]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.338         Logic Levels: 3  
                                                                                   Logic: 0.912ns(46.841%), Route: 1.035ns(53.159%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840      21.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.202      22.907         ntclkbufg_0      
 CLMS_78_193/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.276      23.183                          
 clock uncertainty                                      -0.050      23.133                          

 Setup time                                             -0.070      23.063                          

 Data required time                                                 23.063                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.063                          
 Data arrival time                                                   5.338                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.725                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[4][11]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/DATA_ff[0][11]/opit_0/D
Path Group  : clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.396
  Launch Clock Delay      :  2.910
  Clock Pessimism Removal :  -0.459

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840       1.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.205       2.910         ntclkbufg_0      
 CLMA_130_217/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[4][11]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_217/Q2                   tco                   0.185       3.095 f       u_CORES/u_debug_core_0/data_pipe[4][11]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.129       3.224         u_CORES/u_debug_core_0/data_pipe[4] [11]
 CLMA_130_216/AD                                                           f       u_CORES/u_debug_core_0/DATA_ff[0][11]/opit_0/D

 Data arrival time                                                   3.224         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.917%), Route: 0.129ns(41.083%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.415       3.396         ntclkbufg_0      
 CLMA_130_216/CLK                                                          r       u_CORES/u_debug_core_0/DATA_ff[0][11]/opit_0/CLK
 clock pessimism                                        -0.459       2.937                          
 clock uncertainty                                       0.000       2.937                          

 Hold time                                               0.027       2.964                          

 Data required time                                                  2.964                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.964                          
 Data arrival time                                                   3.224                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d1[8]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d2[8]/opit_0/D
Path Group  : clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.369
  Launch Clock Delay      :  2.880
  Clock Pessimism Removal :  -0.446

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840       1.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.175       2.880         ntclkbufg_0      
 CLMA_106_181/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[8]/opit_0/CLK

 CLMA_106_181/Q2                   tco                   0.186       3.066 r       u_CORES/u_debug_core_0/trig0_d1[8]/opit_0/Q
                                   net (fanout=1)        0.139       3.205         u_CORES/u_debug_core_0/trig0_d1 [8]
 CLMS_102_181/M1                                                           r       u_CORES/u_debug_core_0/trig0_d2[8]/opit_0/D

 Data arrival time                                                   3.205         Logic Levels: 0  
                                                                                   Logic: 0.186ns(57.231%), Route: 0.139ns(42.769%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.388       3.369         ntclkbufg_0      
 CLMS_102_181/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d2[8]/opit_0/CLK
 clock pessimism                                        -0.446       2.923                          
 clock uncertainty                                       0.000       2.923                          

 Hold time                                              -0.002       2.921                          

 Data required time                                                  2.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.921                          
 Data arrival time                                                   3.205                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.284                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[1][14]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[14]/opit_0_inv/D
Path Group  : clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.363
  Launch Clock Delay      :  2.877
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840       1.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.172       2.877         ntclkbufg_0      
 CLMS_114_177/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][14]/opit_0_inv/CLK

 CLMS_114_177/Q2                   tco                   0.185       3.062 f       u_CORES/u_debug_core_0/TRIG0_ff[1][14]/opit_0_inv/Q
                                   net (fanout=2)        0.129       3.191         u_CORES/u_debug_core_0/TRIG0_ff[1] [14]
 CLMS_114_177/CD                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[14]/opit_0_inv/D

 Data arrival time                                                   3.191         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.917%), Route: 0.129ns(41.083%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.382       3.363         ntclkbufg_0      
 CLMS_114_177/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[14]/opit_0_inv/CLK
 clock pessimism                                        -0.485       2.878                          
 clock uncertainty                                       0.000       2.878                          

 Hold time                                               0.026       2.904                          

 Data required time                                                  2.904                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.904                          
 Data arrival time                                                   3.191                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.287                          
====================================================================================================

====================================================================================================

Startpoint  : ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[5]/opit_0/D
Path Group  : clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.669  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.883
  Launch Clock Delay      :  3.702
  Clock Pessimism Removal :  0.150

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N0              
 PLL_82_319/CLK_OUT1               td                    0.374       1.669 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.646       2.315         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       2.315 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.387       3.702         ntclkbufg_3      
 DRM_122_188/CLKB[0]                                                       r       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_122_188/QA0[0]                tco                   1.815       5.517 f       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[0]
                                   net (fanout=3)        0.543       6.060         nt_ram_rd_data[0]
 CLMS_102_181/M3                                                           f       u_CORES/u_debug_core_0/trig0_d1[5]/opit_0/D

 Data arrival time                                                   6.060         Logic Levels: 0  
                                                                                   Logic: 1.815ns(76.972%), Route: 0.543ns(23.028%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840      21.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.178      22.883         ntclkbufg_0      
 CLMS_102_181/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[5]/opit_0/CLK
 clock pessimism                                         0.150      23.033                          
 clock uncertainty                                      -0.050      22.983                          

 Setup time                                             -0.034      22.949                          

 Data required time                                                 22.949                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.949                          
 Data arrival time                                                   6.060                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.889                          
====================================================================================================

====================================================================================================

Startpoint  : ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[8]/opit_0/D
Path Group  : clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.672  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.880
  Launch Clock Delay      :  3.702
  Clock Pessimism Removal :  0.150

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N0              
 PLL_82_319/CLK_OUT1               td                    0.374       1.669 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.646       2.315         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       2.315 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.387       3.702         ntclkbufg_3      
 DRM_122_188/CLKB[0]                                                       r       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_122_188/QA0[3]                tco                   1.815       5.517 f       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[3]
                                   net (fanout=3)        0.530       6.047         nt_ram_rd_data[3]
 CLMA_106_181/M1                                                           f       u_CORES/u_debug_core_0/trig0_d1[8]/opit_0/D

 Data arrival time                                                   6.047         Logic Levels: 0  
                                                                                   Logic: 1.815ns(77.399%), Route: 0.530ns(22.601%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840      21.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.175      22.880         ntclkbufg_0      
 CLMA_106_181/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[8]/opit_0/CLK
 clock pessimism                                         0.150      23.030                          
 clock uncertainty                                      -0.050      22.980                          

 Setup time                                             -0.034      22.946                          

 Data required time                                                 22.946                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.946                          
 Data arrival time                                                   6.047                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.899                          
====================================================================================================

====================================================================================================

Startpoint  : ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[12]/opit_0/D
Path Group  : clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.659  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.893
  Launch Clock Delay      :  3.702
  Clock Pessimism Removal :  0.150

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N0              
 PLL_82_319/CLK_OUT1               td                    0.374       1.669 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.646       2.315         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       2.315 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.387       3.702         ntclkbufg_3      
 DRM_122_188/CLKB[0]                                                       r       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_122_188/QA0[7]                tco                   1.815       5.517 f       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[7]
                                   net (fanout=3)        0.543       6.060         nt_ram_rd_data[7]
 CLMA_130_201/M2                                                           f       u_CORES/u_debug_core_0/trig0_d1[12]/opit_0/D

 Data arrival time                                                   6.060         Logic Levels: 0  
                                                                                   Logic: 1.815ns(76.972%), Route: 0.543ns(23.028%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840      21.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.188      22.893         ntclkbufg_0      
 CLMA_130_201/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[12]/opit_0/CLK
 clock pessimism                                         0.150      23.043                          
 clock uncertainty                                      -0.050      22.993                          

 Setup time                                             -0.034      22.959                          

 Data required time                                                 22.959                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.959                          
 Data arrival time                                                   6.060                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.899                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rd/ram_rd_addr[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][4]/opit_0_inv/D
Path Group  : clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.384
  Launch Clock Delay      :  3.184
  Clock Pessimism Removal :  -0.150

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N0              
 PLL_82_319/CLK_OUT1               td                    0.319       1.433 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.551       1.984         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       1.984 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.200       3.184         ntclkbufg_3      
 CLMA_130_213/CLK                                                          r       u_ram_rd/ram_rd_addr[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_213/Q1                   tco                   0.186       3.370 r       u_ram_rd/ram_rd_addr[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.230       3.600         nt_ram_rd_addr[4]
 CLMA_126_208/M1                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][4]/opit_0_inv/D

 Data arrival time                                                   3.600         Logic Levels: 0  
                                                                                   Logic: 0.186ns(44.712%), Route: 0.230ns(55.288%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.403       3.384         ntclkbufg_0      
 CLMA_126_208/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][4]/opit_0_inv/CLK
 clock pessimism                                        -0.150       3.234                          
 clock uncertainty                                       0.050       3.284                          

 Hold time                                              -0.002       3.282                          

 Data required time                                                  3.282                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.282                          
 Data arrival time                                                   3.600                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.318                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rd/ram_rd_addr[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][3]/opit_0_inv/D
Path Group  : clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.378
  Launch Clock Delay      :  3.181
  Clock Pessimism Removal :  -0.150

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N0              
 PLL_82_319/CLK_OUT1               td                    0.319       1.433 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.551       1.984         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       1.984 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.197       3.181         ntclkbufg_3      
 CLMS_126_213/CLK                                                          r       u_ram_rd/ram_rd_addr[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_126_213/Q1                   tco                   0.186       3.367 r       u_ram_rd/ram_rd_addr[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.363       3.730         nt_ram_rd_addr[3]
 CLMA_118_208/M0                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][3]/opit_0_inv/D

 Data arrival time                                                   3.730         Logic Levels: 0  
                                                                                   Logic: 0.186ns(33.880%), Route: 0.363ns(66.120%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.397       3.378         ntclkbufg_0      
 CLMA_118_208/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][3]/opit_0_inv/CLK
 clock pessimism                                        -0.150       3.228                          
 clock uncertainty                                       0.050       3.278                          

 Hold time                                              -0.002       3.276                          

 Data required time                                                  3.276                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.276                          
 Data arrival time                                                   3.730                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.454                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rd/ram_rd_addr[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][2]/opit_0_inv/D
Path Group  : clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.384
  Launch Clock Delay      :  3.181
  Clock Pessimism Removal :  -0.150

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N0              
 PLL_82_319/CLK_OUT1               td                    0.319       1.433 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.551       1.984         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       1.984 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.197       3.181         ntclkbufg_3      
 CLMS_126_213/CLK                                                          r       u_ram_rd/ram_rd_addr[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_126_213/Q2                   tco                   0.185       3.366 f       u_ram_rd/ram_rd_addr[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.414       3.780         nt_ram_rd_addr[2]
 CLMA_126_208/CD                                                           f       u_CORES/u_debug_core_0/TRIG0_ff[0][2]/opit_0_inv/D

 Data arrival time                                                   3.780         Logic Levels: 0  
                                                                                   Logic: 0.185ns(30.885%), Route: 0.414ns(69.115%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.403       3.384         ntclkbufg_0      
 CLMA_126_208/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][2]/opit_0_inv/CLK
 clock pessimism                                        -0.150       3.234                          
 clock uncertainty                                       0.050       3.284                          

 Hold time                                               0.026       3.310                          

 Data required time                                                  3.310                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.310                          
 Data arrival time                                                   3.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.470                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/ram_wr_addr[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][14]/opit_0_inv/D
Path Group  : clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.712  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.877
  Launch Clock Delay      :  3.739
  Clock Pessimism Removal :  0.150

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N0              
 PLL_82_319/CLK_OUT0               td                    0.372       1.667 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.646       2.313         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       2.313 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.426       3.739         ntclkbufg_2      
 CLMA_138_220/CLK                                                          r       u_ram_wr/ram_wr_addr[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_220/Q0                   tco                   0.198       3.937 f       u_ram_wr/ram_wr_addr[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.798       4.735         nt_ram_wr_addr[0]
 CLMS_114_177/M3                                                           f       u_CORES/u_debug_core_0/TRIG0_ff[0][14]/opit_0_inv/D

 Data arrival time                                                   4.735         Logic Levels: 0  
                                                                                   Logic: 0.198ns(19.880%), Route: 0.798ns(80.120%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840      21.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.172      22.877         ntclkbufg_0      
 CLMS_114_177/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][14]/opit_0_inv/CLK
 clock pessimism                                         0.150      23.027                          
 clock uncertainty                                      -0.050      22.977                          

 Setup time                                             -0.034      22.943                          

 Data required time                                                 22.943                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.943                          
 Data arrival time                                                   4.735                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.208                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/ram_wr_data[2]/opit_0_inv_A2Q21/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[20]/opit_0/D
Path Group  : clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.649  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.918
  Launch Clock Delay      :  3.717
  Clock Pessimism Removal :  0.150

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N0              
 PLL_82_319/CLK_OUT0               td                    0.372       1.667 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.646       2.313         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       2.313 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.404       3.717         ntclkbufg_2      
 CLMA_138_200/CLK                                                          r       u_ram_wr/ram_wr_data[2]/opit_0_inv_A2Q21/CLK

 CLMA_138_200/Q0                   tco                   0.198       3.915 f       u_ram_wr/ram_wr_data[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=6)        0.812       4.727         nt_ram_wr_data[1]
 CLMA_106_224/M2                                                           f       u_CORES/u_debug_core_0/trig0_d1[20]/opit_0/D

 Data arrival time                                                   4.727         Logic Levels: 0  
                                                                                   Logic: 0.198ns(19.604%), Route: 0.812ns(80.396%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840      21.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.213      22.918         ntclkbufg_0      
 CLMA_106_224/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[20]/opit_0/CLK
 clock pessimism                                         0.150      23.068                          
 clock uncertainty                                      -0.050      23.018                          

 Setup time                                             -0.034      22.984                          

 Data required time                                                 22.984                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.984                          
 Data arrival time                                                   4.727                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.257                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/ram_wr_data[6]/opit_0_inv_A2Q21/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[24]/opit_0/D
Path Group  : clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.647  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.925
  Launch Clock Delay      :  3.722
  Clock Pessimism Removal :  0.150

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N0              
 PLL_82_319/CLK_OUT0               td                    0.372       1.667 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.646       2.313         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       2.313 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.409       3.722         ntclkbufg_2      
 CLMA_138_204/CLK                                                          r       u_ram_wr/ram_wr_data[6]/opit_0_inv_A2Q21/CLK

 CLMA_138_204/Q0                   tco                   0.198       3.920 f       u_ram_wr/ram_wr_data[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.837       4.757         nt_ram_wr_data[5]
 CLMA_98_225/AD                                                            f       u_CORES/u_debug_core_0/trig0_d1[24]/opit_0/D

 Data arrival time                                                   4.757         Logic Levels: 0  
                                                                                   Logic: 0.198ns(19.130%), Route: 0.837ns(80.870%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840      21.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.220      22.925         ntclkbufg_0      
 CLMA_98_225/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d1[24]/opit_0/CLK
 clock pessimism                                         0.150      23.075                          
 clock uncertainty                                      -0.050      23.025                          

 Setup time                                              0.001      23.026                          

 Data required time                                                 23.026                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.026                          
 Data arrival time                                                   4.757                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.269                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/wr_cnt[5]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][27]/opit_0_inv_L5Q_perm/L4
Path Group  : clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.396
  Launch Clock Delay      :  3.191
  Clock Pessimism Removal :  -0.150

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N0              
 PLL_82_319/CLK_OUT0               td                    0.318       1.432 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.551       1.983         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       1.983 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.208       3.191         ntclkbufg_2      
 CLMS_134_217/CLK                                                          r       u_ram_wr/wr_cnt[5]/opit_0_inv_AQ_perm/CLK

 CLMS_134_217/Q0                   tco                   0.185       3.376 f       u_ram_wr/wr_cnt[5]/opit_0_inv_AQ_perm/Q
                                   net (fanout=17)       0.163       3.539         u_ram_wr/wr_cnt [5]
 CLMA_130_217/A4                                                           f       u_CORES/u_debug_core_0/TRIG0_ff[0][27]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.539         Logic Levels: 0  
                                                                                   Logic: 0.185ns(53.161%), Route: 0.163ns(46.839%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.415       3.396         ntclkbufg_0      
 CLMA_130_217/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][27]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.150       3.246                          
 clock uncertainty                                       0.050       3.296                          

 Hold time                                              -0.043       3.253                          

 Data required time                                                  3.253                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.253                          
 Data arrival time                                                   3.539                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.286                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/ram_wr_data[7]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[26]/opit_0/D
Path Group  : clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.181
  Clock Pessimism Removal :  -0.150

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N0              
 PLL_82_319/CLK_OUT0               td                    0.318       1.432 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.551       1.983         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       1.983 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.198       3.181         ntclkbufg_2      
 CLMA_138_204/CLK                                                          r       u_ram_wr/ram_wr_data[7]/opit_0_inv_AQ_perm/CLK

 CLMA_138_204/Q2                   tco                   0.186       3.367 r       u_ram_wr/ram_wr_data[7]/opit_0_inv_AQ_perm/Q
                                   net (fanout=5)        0.318       3.685         nt_ram_wr_data[7]
 CLMA_126_204/M1                                                           r       u_CORES/u_debug_core_0/trig0_d1[26]/opit_0/D

 Data arrival time                                                   3.685         Logic Levels: 0  
                                                                                   Logic: 0.186ns(36.905%), Route: 0.318ns(63.095%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.399       3.380         ntclkbufg_0      
 CLMA_126_204/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[26]/opit_0/CLK
 clock pessimism                                        -0.150       3.230                          
 clock uncertainty                                       0.050       3.280                          

 Hold time                                              -0.002       3.278                          

 Data required time                                                  3.278                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.278                          
 Data arrival time                                                   3.685                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.407                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/ram_wr_addr[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[14]/opit_0/D
Path Group  : clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.391
  Launch Clock Delay      :  3.199
  Clock Pessimism Removal :  -0.150

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N0              
 PLL_82_319/CLK_OUT0               td                    0.318       1.432 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.551       1.983         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       1.983 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.216       3.199         ntclkbufg_2      
 CLMA_138_220/CLK                                                          r       u_ram_wr/ram_wr_addr[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_220/Q0                   tco                   0.185       3.384 f       u_ram_wr/ram_wr_addr[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.407       3.791         nt_ram_wr_addr[0]
 CLMA_118_220/CD                                                           f       u_CORES/u_debug_core_0/trig0_d1[14]/opit_0/D

 Data arrival time                                                   3.791         Logic Levels: 0  
                                                                                   Logic: 0.185ns(31.250%), Route: 0.407ns(68.750%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.410       3.391         ntclkbufg_0      
 CLMA_118_220/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[14]/opit_0/CLK
 clock pessimism                                        -0.150       3.241                          
 clock uncertainty                                       0.050       3.291                          

 Hold time                                               0.026       3.317                          

 Data required time                                                  3.317                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.317                          
 Data arrival time                                                   3.791                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.474                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/wr_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ram_wr/wr_cnt[5]/opit_0_inv_AQ_perm/Cin
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.191
  Launch Clock Delay      :  3.727
  Clock Pessimism Removal :  0.513

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N0              
 PLL_82_319/CLK_OUT0               td                    0.372       1.667 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.646       2.313         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       2.313 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.414       3.727         ntclkbufg_2      
 CLMS_134_213/CLK                                                          r       u_ram_wr/wr_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMS_134_213/Q2                   tco                   0.200       3.927 r       u_ram_wr/wr_cnt[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.347       4.274         u_ram_wr/wr_cnt [3]
 CLMA_134_204/Y0                   td                    0.216       4.490 r       u_ram_wr/N50_3/gateop_perm/Z
                                   net (fanout=2)        0.232       4.722         u_ram_wr/_N81    
 CLMA_134_204/Y1                   td                    0.129       4.851 r       u_ram_wr/N50_6/gateop_perm/Z
                                   net (fanout=5)        0.350       5.201         u_ram_wr/N50     
                                   td                    0.339       5.540 r       u_ram_wr/wr_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.540         u_ram_wr/_N72    
 CLMS_134_213/COUT                 td                    0.080       5.620 f       u_ram_wr/wr_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.620         u_ram_wr/_N74    
 CLMS_134_217/CIN                                                          f       u_ram_wr/wr_cnt[5]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                   5.620         Logic Levels: 3  
                                                                                   Logic: 0.964ns(50.924%), Route: 0.929ns(49.076%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249      21.114         _N0              
 PLL_82_319/CLK_OUT0               td                    0.318      21.432 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.551      21.983         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000      21.983 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.208      23.191         ntclkbufg_2      
 CLMS_134_217/CLK                                                          r       u_ram_wr/wr_cnt[5]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.513      23.704                          
 clock uncertainty                                      -0.150      23.554                          

 Setup time                                             -0.105      23.449                          

 Data required time                                                 23.449                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.449                          
 Data arrival time                                                   5.620                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.829                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/wr_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ram_wr/wr_cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.187
  Launch Clock Delay      :  3.727
  Clock Pessimism Removal :  0.540

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N0              
 PLL_82_319/CLK_OUT0               td                    0.372       1.667 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.646       2.313         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       2.313 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.414       3.727         ntclkbufg_2      
 CLMS_134_213/CLK                                                          r       u_ram_wr/wr_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMS_134_213/Q2                   tco                   0.200       3.927 r       u_ram_wr/wr_cnt[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.347       4.274         u_ram_wr/wr_cnt [3]
 CLMA_134_204/Y0                   td                    0.216       4.490 r       u_ram_wr/N50_3/gateop_perm/Z
                                   net (fanout=2)        0.232       4.722         u_ram_wr/_N81    
 CLMA_134_204/Y1                   td                    0.129       4.851 r       u_ram_wr/N50_6/gateop_perm/Z
                                   net (fanout=5)        0.350       5.201         u_ram_wr/N50     
                                   td                    0.339       5.540 r       u_ram_wr/wr_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.540         u_ram_wr/_N72    
                                                                           r       u_ram_wr/wr_cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.540         Logic Levels: 2  
                                                                                   Logic: 0.884ns(48.759%), Route: 0.929ns(51.241%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249      21.114         _N0              
 PLL_82_319/CLK_OUT0               td                    0.318      21.432 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.551      21.983         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000      21.983 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.204      23.187         ntclkbufg_2      
 CLMS_134_213/CLK                                                          r       u_ram_wr/wr_cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.540      23.727                          
 clock uncertainty                                      -0.150      23.577                          

 Setup time                                             -0.096      23.481                          

 Data required time                                                 23.481                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.481                          
 Data arrival time                                                   5.540                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.941                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/wr_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ram_wr/wr_cnt[5]/opit_0_inv_AQ_perm/I1
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.191
  Launch Clock Delay      :  3.727
  Clock Pessimism Removal :  0.513

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N0              
 PLL_82_319/CLK_OUT0               td                    0.372       1.667 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.646       2.313         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       2.313 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.414       3.727         ntclkbufg_2      
 CLMS_134_213/CLK                                                          r       u_ram_wr/wr_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMS_134_213/Q2                   tco                   0.200       3.927 r       u_ram_wr/wr_cnt[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.347       4.274         u_ram_wr/wr_cnt [3]
 CLMA_134_204/Y0                   td                    0.216       4.490 r       u_ram_wr/N50_3/gateop_perm/Z
                                   net (fanout=2)        0.232       4.722         u_ram_wr/_N81    
 CLMA_134_204/Y1                   td                    0.129       4.851 r       u_ram_wr/N50_6/gateop_perm/Z
                                   net (fanout=5)        0.453       5.304         u_ram_wr/N50     
 CLMS_134_217/A1                                                           r       u_ram_wr/wr_cnt[5]/opit_0_inv_AQ_perm/I1

 Data arrival time                                                   5.304         Logic Levels: 2  
                                                                                   Logic: 0.545ns(34.559%), Route: 1.032ns(65.441%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249      21.114         _N0              
 PLL_82_319/CLK_OUT0               td                    0.318      21.432 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.551      21.983         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000      21.983 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.208      23.191         ntclkbufg_2      
 CLMS_134_217/CLK                                                          r       u_ram_wr/wr_cnt[5]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.513      23.704                          
 clock uncertainty                                      -0.150      23.554                          

 Setup time                                             -0.143      23.411                          

 Data required time                                                 23.411                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.411                          
 Data arrival time                                                   5.304                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.107                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/ram_wr_addr[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ram_wr/ram_wr_addr[1]/opit_0_inv_L5Q_perm/L0
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.732
  Launch Clock Delay      :  3.191
  Clock Pessimism Removal :  -0.541

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N0              
 PLL_82_319/CLK_OUT0               td                    0.318       1.432 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.551       1.983         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       1.983 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.208       3.191         ntclkbufg_2      
 CLMS_134_217/CLK                                                          r       u_ram_wr/ram_wr_addr[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_134_217/Q3                   tco                   0.185       3.376 f       u_ram_wr/ram_wr_addr[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.130       3.506         nt_ram_wr_addr[1]
 CLMS_134_217/D0                                                           f       u_ram_wr/ram_wr_addr[1]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.506         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.730%), Route: 0.130ns(41.270%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N0              
 PLL_82_319/CLK_OUT0               td                    0.372       1.667 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.646       2.313         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       2.313 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.419       3.732         ntclkbufg_2      
 CLMS_134_217/CLK                                                          r       u_ram_wr/ram_wr_addr[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.541       3.191                          
 clock uncertainty                                       0.000       3.191                          

 Hold time                                              -0.064       3.127                          

 Data required time                                                  3.127                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.127                          
 Data arrival time                                                   3.506                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.379                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/ram_wr_addr[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ram_wr/ram_wr_addr[3]/opit_0_inv_L5Q_perm/L0
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.732
  Launch Clock Delay      :  3.191
  Clock Pessimism Removal :  -0.540

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N0              
 PLL_82_319/CLK_OUT0               td                    0.318       1.432 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.551       1.983         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       1.983 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.208       3.191         ntclkbufg_2      
 CLMS_134_217/CLK                                                          r       u_ram_wr/ram_wr_addr[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_134_217/Q3                   tco                   0.185       3.376 f       u_ram_wr/ram_wr_addr[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.130       3.506         nt_ram_wr_addr[1]
 CLMS_134_217/C0                                                           f       u_ram_wr/ram_wr_addr[3]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.506         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.730%), Route: 0.130ns(41.270%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N0              
 PLL_82_319/CLK_OUT0               td                    0.372       1.667 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.646       2.313         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       2.313 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.419       3.732         ntclkbufg_2      
 CLMS_134_217/CLK                                                          r       u_ram_wr/ram_wr_addr[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.540       3.192                          
 clock uncertainty                                       0.000       3.192                          

 Hold time                                              -0.065       3.127                          

 Data required time                                                  3.127                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.127                          
 Data arrival time                                                   3.506                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.379                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/wr_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ram_wr/wr_cnt[0]/opit_0_inv_L5Q_perm/L0
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.732
  Launch Clock Delay      :  3.191
  Clock Pessimism Removal :  -0.541

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N0              
 PLL_82_319/CLK_OUT0               td                    0.318       1.432 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.551       1.983         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       1.983 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.208       3.191         ntclkbufg_2      
 CLMS_134_217/CLK                                                          r       u_ram_wr/wr_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_134_217/Q1                   tco                   0.185       3.376 f       u_ram_wr/wr_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.130       3.506         u_ram_wr/wr_cnt [0]
 CLMS_134_217/B0                                                           f       u_ram_wr/wr_cnt[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.506         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.730%), Route: 0.130ns(41.270%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N0              
 PLL_82_319/CLK_OUT0               td                    0.372       1.667 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.646       2.313         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       2.313 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.419       3.732         ntclkbufg_2      
 CLMS_134_217/CLK                                                          r       u_ram_wr/wr_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.541       3.191                          
 clock uncertainty                                       0.000       3.191                          

 Hold time                                              -0.065       3.126                          

 Data required time                                                  3.126                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.126                          
 Data arrival time                                                   3.506                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rd/ram_rd_addr[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ram_rd/ram_rd_addr[4]/opit_0_inv_L5Q_perm/L3
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.184
  Launch Clock Delay      :  3.723
  Clock Pessimism Removal :  0.501

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N0              
 PLL_82_319/CLK_OUT1               td                    0.374       1.669 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.646       2.315         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       2.315 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.408       3.723         ntclkbufg_3      
 CLMS_126_213/CLK                                                          r       u_ram_rd/ram_rd_addr[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_126_213/Q2                   tco                   0.200       3.923 r       u_ram_rd/ram_rd_addr[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.449       4.372         nt_ram_rd_addr[2]
 CLMA_134_220/Y0                   td                    0.216       4.588 r       u_ram_rd/N30_ac2/gateop_perm/Z
                                   net (fanout=1)        0.333       4.921         u_ram_rd/_N22    
 CLMA_130_213/B3                                                           r       u_ram_rd/ram_rd_addr[4]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   4.921         Logic Levels: 1  
                                                                                   Logic: 0.416ns(34.725%), Route: 0.782ns(65.275%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 B5                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      40.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      40.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      40.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249      41.114         _N0              
 PLL_82_319/CLK_OUT1               td                    0.319      41.433 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.551      41.984         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000      41.984 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.200      43.184         ntclkbufg_3      
 CLMA_130_213/CLK                                                          r       u_ram_rd/ram_rd_addr[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.501      43.685                          
 clock uncertainty                                      -0.150      43.535                          

 Setup time                                             -0.207      43.328                          

 Data required time                                                 43.328                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.328                          
 Data arrival time                                                   4.921                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.407                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rd/rd_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ram_rd/rd_cnt[5]/opit_0_inv_AQ/Cin
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.190
  Launch Clock Delay      :  3.723
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N0              
 PLL_82_319/CLK_OUT1               td                    0.374       1.669 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.646       2.315         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       2.315 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.408       3.723         ntclkbufg_3      
 CLMS_126_213/CLK                                                          r       u_ram_rd/rd_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_126_213/Q0                   tco                   0.200       3.923 r       u_ram_rd/rd_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.611       4.534         u_ram_rd/rd_cnt [0]
                                   td                    0.182       4.716 f       u_ram_rd/rd_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.716         u_ram_rd/_N66    
 CLMS_126_217/COUT                 td                    0.080       4.796 f       u_ram_rd/rd_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.796         u_ram_rd/_N68    
 CLMS_126_221/CIN                                                          f       u_ram_rd/rd_cnt[5]/opit_0_inv_AQ/Cin

 Data arrival time                                                   4.796         Logic Levels: 1  
                                                                                   Logic: 0.462ns(43.057%), Route: 0.611ns(56.943%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 B5                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      40.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      40.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      40.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249      41.114         _N0              
 PLL_82_319/CLK_OUT1               td                    0.319      41.433 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.551      41.984         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000      41.984 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.206      43.190         ntclkbufg_3      
 CLMS_126_221/CLK                                                          r       u_ram_rd/rd_cnt[5]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.514      43.704                          
 clock uncertainty                                      -0.150      43.554                          

 Setup time                                             -0.105      43.449                          

 Data required time                                                 43.449                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.449                          
 Data arrival time                                                   4.796                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.653                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rd/rd_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ram_rd/rd_cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.186
  Launch Clock Delay      :  3.723
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N0              
 PLL_82_319/CLK_OUT1               td                    0.374       1.669 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.646       2.315         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       2.315 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.408       3.723         ntclkbufg_3      
 CLMS_126_213/CLK                                                          r       u_ram_rd/rd_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_126_213/Q0                   tco                   0.200       3.923 r       u_ram_rd/rd_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.611       4.534         u_ram_rd/rd_cnt [0]
                                   td                    0.182       4.716 f       u_ram_rd/rd_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.716         u_ram_rd/_N66    
                                                                           f       u_ram_rd/rd_cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   4.716         Logic Levels: 0  
                                                                                   Logic: 0.382ns(38.469%), Route: 0.611ns(61.531%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 B5                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      40.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      40.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      40.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249      41.114         _N0              
 PLL_82_319/CLK_OUT1               td                    0.319      41.433 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.551      41.984         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000      41.984 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.202      43.186         ntclkbufg_3      
 CLMS_126_217/CLK                                                          r       u_ram_rd/rd_cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.514      43.700                          
 clock uncertainty                                      -0.150      43.550                          

 Setup time                                             -0.105      43.445                          

 Data required time                                                 43.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.445                          
 Data arrival time                                                   4.716                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.729                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rd/ram_rd_addr[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ram_rd/ram_rd_addr[0]/opit_0_inv_L5Q_perm/L4
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.726
  Launch Clock Delay      :  3.184
  Clock Pessimism Removal :  -0.542

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N0              
 PLL_82_319/CLK_OUT1               td                    0.319       1.433 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.551       1.984         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       1.984 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.200       3.184         ntclkbufg_3      
 CLMA_130_213/CLK                                                          r       u_ram_rd/ram_rd_addr[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_213/Q0                   tco                   0.185       3.369 f       u_ram_rd/ram_rd_addr[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.130       3.499         nt_ram_rd_addr[0]
 CLMA_130_213/A4                                                           f       u_ram_rd/ram_rd_addr[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.499         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.730%), Route: 0.130ns(41.270%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N0              
 PLL_82_319/CLK_OUT1               td                    0.374       1.669 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.646       2.315         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       2.315 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.411       3.726         ntclkbufg_3      
 CLMA_130_213/CLK                                                          r       u_ram_rd/ram_rd_addr[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.542       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Hold time                                              -0.043       3.141                          

 Data required time                                                  3.141                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.141                          
 Data arrival time                                                   3.499                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.358                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rd/rd_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ram_rd/rd_cnt[0]/opit_0_inv_L5Q_perm/L4
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.723
  Launch Clock Delay      :  3.181
  Clock Pessimism Removal :  -0.542

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N0              
 PLL_82_319/CLK_OUT1               td                    0.319       1.433 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.551       1.984         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       1.984 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.197       3.181         ntclkbufg_3      
 CLMS_126_213/CLK                                                          r       u_ram_rd/rd_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_126_213/Q0                   tco                   0.185       3.366 f       u_ram_rd/rd_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.130       3.496         u_ram_rd/rd_cnt [0]
 CLMS_126_213/A4                                                           f       u_ram_rd/rd_cnt[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.496         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.730%), Route: 0.130ns(41.270%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N0              
 PLL_82_319/CLK_OUT1               td                    0.374       1.669 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.646       2.315         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       2.315 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.408       3.723         ntclkbufg_3      
 CLMS_126_213/CLK                                                          r       u_ram_rd/rd_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.542       3.181                          
 clock uncertainty                                       0.000       3.181                          

 Hold time                                              -0.043       3.138                          

 Data required time                                                  3.138                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.138                          
 Data arrival time                                                   3.496                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.358                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rd/ram_rd_addr[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ram_rd/ram_rd_addr[4]/opit_0_inv_L5Q_perm/L4
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.726
  Launch Clock Delay      :  3.184
  Clock Pessimism Removal :  -0.542

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N0              
 PLL_82_319/CLK_OUT1               td                    0.319       1.433 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.551       1.984         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       1.984 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.200       3.184         ntclkbufg_3      
 CLMA_130_213/CLK                                                          r       u_ram_rd/ram_rd_addr[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_213/Q1                   tco                   0.185       3.369 f       u_ram_rd/ram_rd_addr[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.130       3.499         nt_ram_rd_addr[4]
 CLMA_130_213/B4                                                           f       u_ram_rd/ram_rd_addr[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.499         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.730%), Route: 0.130ns(41.270%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N0              
 PLL_82_319/CLK_OUT1               td                    0.374       1.669 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.646       2.315         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       2.315 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.411       3.726         ntclkbufg_3      
 CLMA_130_213/CLK                                                          r       u_ram_rd/ram_rd_addr[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.542       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Hold time                                              -0.045       3.139                          

 Data required time                                                  3.139                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.139                          
 Data arrival time                                                   3.499                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.360                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.213  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.550
  Launch Clock Delay      :  2.964
  Clock Pessimism Removal :  0.201

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.431       2.964         ntclkbufg_1      
 CLMS_54_285/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_54_285/Q0                    tco                   0.198       3.162 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.133       4.295         u_CORES/u_jtag_hub/data_ctrl
 CLMA_70_225/A0                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   4.295         Logic Levels: 0  
                                                                                   Logic: 0.198ns(14.876%), Route: 1.133ns(85.124%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.332      26.332         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      26.332 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.218      27.550         ntclkbufg_1      
 CLMA_70_225/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.201      27.751                          
 clock uncertainty                                      -0.050      27.701                          

 Setup time                                             -0.103      27.598                          

 Data required time                                                 27.598                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.598                          
 Data arrival time                                                   4.295                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.303                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.207  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.556
  Launch Clock Delay      :  2.964
  Clock Pessimism Removal :  0.201

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.431       2.964         ntclkbufg_1      
 CLMS_54_285/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_54_285/Q0                    tco                   0.198       3.162 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.063       4.225         u_CORES/u_jtag_hub/data_ctrl
 CLMS_78_225/C1                                                            f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   4.225         Logic Levels: 0  
                                                                                   Logic: 0.198ns(15.702%), Route: 1.063ns(84.298%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.332      26.332         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      26.332 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.224      27.556         ntclkbufg_1      
 CLMS_78_225/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.201      27.757                          
 clock uncertainty                                      -0.050      27.707                          

 Setup time                                             -0.134      27.573                          

 Data required time                                                 27.573                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.573                          
 Data arrival time                                                   4.225                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.348                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.207  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.556
  Launch Clock Delay      :  2.964
  Clock Pessimism Removal :  0.201

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.431       2.964         ntclkbufg_1      
 CLMS_54_285/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_54_285/Q0                    tco                   0.198       3.162 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.063       4.225         u_CORES/u_jtag_hub/data_ctrl
 CLMS_78_225/B1                                                            f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   4.225         Logic Levels: 0  
                                                                                   Logic: 0.198ns(15.702%), Route: 1.063ns(84.298%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.332      26.332         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      26.332 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.224      27.556         ntclkbufg_1      
 CLMS_78_225/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.201      27.757                          
 clock uncertainty                                      -0.050      27.707                          

 Setup time                                             -0.125      27.582                          

 Data required time                                                 27.582                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.582                          
 Data arrival time                                                   4.225                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.357                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[61]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[60]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.919
  Launch Clock Delay      :  2.496
  Clock Pessimism Removal :  -0.403

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.312       1.312         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       1.312 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.184       2.496         ntclkbufg_1      
 CLMA_126_200/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[61]/opit_0_inv_L5Q_perm/CLK

 CLMA_126_200/Q2                   tco                   0.185       2.681 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[61]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.104       2.785         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [61]
 CLMA_126_192/C4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[60]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.785         Logic Levels: 0  
                                                                                   Logic: 0.185ns(64.014%), Route: 0.104ns(35.986%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.386       2.919         ntclkbufg_1      
 CLMA_126_192/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[60]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.403       2.516                          
 clock uncertainty                                       0.000       2.516                          

 Hold time                                              -0.044       2.472                          

 Data required time                                                  2.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.472                          
 Data arrival time                                                   2.785                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[14]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.931
  Launch Clock Delay      :  2.508
  Clock Pessimism Removal :  -0.403

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.312       1.312         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       1.312 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.196       2.508         ntclkbufg_1      
 CLMA_106_208/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_208/Q2                   tco                   0.185       2.693 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.105       2.798         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [15]
 CLMA_106_200/C4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[14]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.798         Logic Levels: 0  
                                                                                   Logic: 0.185ns(63.793%), Route: 0.105ns(36.207%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.398       2.931         ntclkbufg_1      
 CLMA_106_200/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.403       2.528                          
 clock uncertainty                                       0.000       2.528                          

 Hold time                                              -0.044       2.484                          

 Data required time                                                  2.484                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.484                          
 Data arrival time                                                   2.798                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.932
  Launch Clock Delay      :  2.509
  Clock Pessimism Removal :  -0.403

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.312       1.312         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       1.312 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.197       2.509         ntclkbufg_1      
 CLMA_66_200/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_200/Q0                    tco                   0.185       2.694 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.110       2.804         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [0]
 CLMA_66_192/A4                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.804         Logic Levels: 0  
                                                                                   Logic: 0.185ns(62.712%), Route: 0.110ns(37.288%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.399       2.932         ntclkbufg_1      
 CLMA_66_192/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.403       2.529                          
 clock uncertainty                                       0.000       2.529                          

 Hold time                                              -0.043       2.486                          

 Data required time                                                  2.486                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.486                          
 Data arrival time                                                   2.804                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.318                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_MUX4TO1Q/I0
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.445  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.530
  Launch Clock Delay      :  2.975
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.540      26.540         u_CORES/capt_o   
 USCM_74_108/CLK_USCM              td                    0.000      26.540 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.435      27.975         ntclkbufg_4      
 CLMA_82_216/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_82_216/Q2                    tco                   0.200      28.175 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=11)       0.457      28.632         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [2]
 CLMA_82_208/Y0                    td                    0.297      28.929 r       u_CORES/u_debug_core_0/u_hub_data_decode/N11_1/gateop_perm/Z
                                   net (fanout=18)       0.466      29.395         u_CORES/u_debug_core_0/_N2260
 CLMA_82_204/Y1                    td                    0.212      29.607 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N132_7/gateop_perm/Z
                                   net (fanout=1)        0.489      30.096         u_CORES/u_debug_core_0/u_rd_addr_gen/N132
 CLMS_66_205/Y0                    td                    0.161      30.257 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_5/gateop/F
                                   net (fanout=1)        0.341      30.598         u_CORES/u_debug_core_0/u_rd_addr_gen/_N135
 CLMA_70_205/Y0                    td                    0.161      30.759 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_6/gateop/F
                                   net (fanout=1)        0.453      31.212         u_CORES/u_debug_core_0/u_rd_addr_gen/_N136
 CLMA_70_216/DD                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  31.212         Logic Levels: 4  
                                                                                   Logic: 1.031ns(31.850%), Route: 2.206ns(68.150%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.312      51.312         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      51.312 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.218      52.530         ntclkbufg_1      
 CLMA_70_216/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.000      52.530                          
 clock uncertainty                                      -0.050      52.480                          

 Setup time                                             -0.100      52.380                          

 Data required time                                                 52.380                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.380                          
 Data arrival time                                                  31.212                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.168                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.461  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.514
  Launch Clock Delay      :  2.975
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.540      26.540         u_CORES/capt_o   
 USCM_74_108/CLK_USCM              td                    0.000      26.540 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.435      27.975         ntclkbufg_4      
 CLMA_82_216/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_82_216/Q3                    tco                   0.200      28.175 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.350      28.525         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [4]
 CLMA_78_216/Y0                    td                    0.125      28.650 r       u_CORES/u_debug_core_0/u_hub_data_decode/N1210_1/gateop_perm/Z
                                   net (fanout=3)        0.345      28.995         u_CORES/u_debug_core_0/u_hub_data_decode/_N2222
 CLMS_78_213/Y2                    td                    0.217      29.212 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=6)        0.493      29.705         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_90_212/Y0                    td                    0.125      29.830 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N490_5/gateop_perm/Z
                                   net (fanout=4)        0.425      30.255         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMA_94_200/CECO                  td                    0.090      30.345 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      30.345         ntR86            
 CLMA_94_204/CECI                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  30.345         Logic Levels: 4  
                                                                                   Logic: 0.757ns(31.941%), Route: 1.613ns(68.059%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.312      51.312         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      51.312 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.202      52.514         ntclkbufg_1      
 CLMA_94_204/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.514                          
 clock uncertainty                                      -0.050      52.464                          

 Setup time                                             -0.223      52.241                          

 Data required time                                                 52.241                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.241                          
 Data arrival time                                                  30.345                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.896                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.461  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.514
  Launch Clock Delay      :  2.975
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.540      26.540         u_CORES/capt_o   
 USCM_74_108/CLK_USCM              td                    0.000      26.540 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.435      27.975         ntclkbufg_4      
 CLMA_82_216/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_82_216/Q3                    tco                   0.200      28.175 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.350      28.525         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [4]
 CLMA_78_216/Y0                    td                    0.125      28.650 r       u_CORES/u_debug_core_0/u_hub_data_decode/N1210_1/gateop_perm/Z
                                   net (fanout=3)        0.345      28.995         u_CORES/u_debug_core_0/u_hub_data_decode/_N2222
 CLMS_78_213/Y2                    td                    0.217      29.212 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=6)        0.493      29.705         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_90_212/Y0                    td                    0.125      29.830 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N490_5/gateop_perm/Z
                                   net (fanout=4)        0.425      30.255         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMA_94_200/CECO                  td                    0.090      30.345 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      30.345         ntR86            
 CLMA_94_204/CECI                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  30.345         Logic Levels: 4  
                                                                                   Logic: 0.757ns(31.941%), Route: 1.613ns(68.059%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.312      51.312         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      51.312 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.202      52.514         ntclkbufg_1      
 CLMA_94_204/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.514                          
 clock uncertainty                                      -0.050      52.464                          

 Setup time                                             -0.223      52.241                          

 Data required time                                                 52.241                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.241                          
 Data arrival time                                                  30.345                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.896                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.431  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.972
  Launch Clock Delay      :  2.541
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.317      26.317         u_CORES/capt_o   
 USCM_74_108/CLK_USCM              td                    0.000      26.317 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.224      27.541         ntclkbufg_4      
 CLMA_82_216/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_82_216/Q1                    tco                   0.185      27.726 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=11)       0.220      27.946         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [3]
 CLMA_82_220/M1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D

 Data arrival time                                                  27.946         Logic Levels: 0  
                                                                                   Logic: 0.185ns(45.679%), Route: 0.220ns(54.321%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.439       2.972         ntclkbufg_1      
 CLMA_82_220/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK
 clock pessimism                                         0.000       2.972                          
 clock uncertainty                                       0.050       3.022                          

 Hold time                                              -0.008       3.014                          

 Data required time                                                  3.014                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.014                          
 Data arrival time                                                  27.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.932                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.423  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.964
  Launch Clock Delay      :  2.541
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.317      26.317         u_CORES/capt_o   
 USCM_74_108/CLK_USCM              td                    0.000      26.317 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.224      27.541         ntclkbufg_4      
 CLMA_82_216/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_82_216/Q2                    tco                   0.186      27.727 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=11)       0.231      27.958         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [2]
 CLMA_82_213/M3                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D

 Data arrival time                                                  27.958         Logic Levels: 0  
                                                                                   Logic: 0.186ns(44.604%), Route: 0.231ns(55.396%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.431       2.964         ntclkbufg_1      
 CLMA_82_213/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK
 clock pessimism                                         0.000       2.964                          
 clock uncertainty                                       0.050       3.014                          

 Hold time                                              -0.002       3.012                          

 Data required time                                                  3.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.012                          
 Data arrival time                                                  27.958                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.946                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.431  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.972
  Launch Clock Delay      :  2.541
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.317      26.317         u_CORES/capt_o   
 USCM_74_108/CLK_USCM              td                    0.000      26.317 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.224      27.541         ntclkbufg_4      
 CLMA_82_216/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_82_216/Q3                    tco                   0.186      27.727 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.241      27.968         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [4]
 CLMA_82_220/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D

 Data arrival time                                                  27.968         Logic Levels: 0  
                                                                                   Logic: 0.186ns(43.560%), Route: 0.241ns(56.440%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.439       2.972         ntclkbufg_1      
 CLMA_82_220/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK
 clock pessimism                                         0.000       2.972                          
 clock uncertainty                                       0.050       3.022                          

 Hold time                                              -0.002       3.020                          

 Data required time                                                  3.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.020                          
 Data arrival time                                                  27.968                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.948                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.425  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.532
  Launch Clock Delay      :  2.957
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.549      76.549         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      76.549 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.408      77.957         ntclkbufg_1      
 CLMA_70_225/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_225/Q0                    tco                   0.183      78.140 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        1.729      79.869         u_CORES/conf_sel [0]
 CLMS_66_217/M0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/D

 Data arrival time                                                  79.869         Logic Levels: 0  
                                                                                   Logic: 0.183ns(9.571%), Route: 1.729ns(90.429%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.317     126.317         u_CORES/capt_o   
 USCM_74_108/CLK_USCM              td                    0.000     126.317 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.215     127.532         ntclkbufg_4      
 CLMS_66_217/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
 clock pessimism                                         0.000     127.532                          
 clock uncertainty                                      -0.050     127.482                          

 Setup time                                             -0.034     127.448                          

 Data required time                                                127.448                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.448                          
 Data arrival time                                                  79.869                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.579                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.414  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.549
  Launch Clock Delay      :  2.963
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.549      76.549         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      76.549 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.414      77.963         ntclkbufg_1      
 CLMS_78_225/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_78_225/Q1                    tco                   0.183      78.146 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.706      79.852         u_CORES/id_o [3] 
 CLMS_78_221/M3                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                  79.852         Logic Levels: 0  
                                                                                   Logic: 0.183ns(9.688%), Route: 1.706ns(90.312%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.317     126.317         u_CORES/capt_o   
 USCM_74_108/CLK_USCM              td                    0.000     126.317 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.232     127.549         ntclkbufg_4      
 CLMS_78_221/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.549                          
 clock uncertainty                                      -0.050     127.499                          

 Setup time                                             -0.034     127.465                          

 Data required time                                                127.465                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.465                          
 Data arrival time                                                  79.852                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.613                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.414  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.549
  Launch Clock Delay      :  2.963
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.549      76.549         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      76.549 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.414      77.963         ntclkbufg_1      
 CLMS_78_225/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_78_225/Q0                    tco                   0.183      78.146 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.266      78.412         u_CORES/id_o [2] 
 CLMA_82_221/Y6CD                  td                    0.086      78.498 f       CLKROUTE_0/Z     
                                   net (fanout=2)        1.197      79.695         ntR110           
 CLMS_78_221/M2                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                  79.695         Logic Levels: 1  
                                                                                   Logic: 0.269ns(15.531%), Route: 1.463ns(84.469%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.317     126.317         u_CORES/capt_o   
 USCM_74_108/CLK_USCM              td                    0.000     126.317 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.232     127.549         ntclkbufg_4      
 CLMS_78_221/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.549                          
 clock uncertainty                                      -0.050     127.499                          

 Setup time                                             -0.034     127.465                          

 Data required time                                                127.465                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.465                          
 Data arrival time                                                  79.695                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.770                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.419  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.975
  Launch Clock Delay      :  2.556
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.332     126.332         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000     126.332 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.224     127.556         ntclkbufg_1      
 CLMS_78_225/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_78_225/Q3                    tco                   0.173     127.729 r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.932     128.661         u_CORES/id_o [4] 
 CLMA_82_216/M3                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                 128.661         Logic Levels: 0  
                                                                                   Logic: 0.173ns(15.656%), Route: 0.932ns(84.344%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.540     126.540         u_CORES/capt_o   
 USCM_74_108/CLK_USCM              td                    0.000     126.540 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.435     127.975         ntclkbufg_4      
 CLMA_82_216/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.975                          
 clock uncertainty                                       0.050     128.025                          

 Hold time                                              -0.002     128.023                          

 Data required time                                                128.023                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.023                          
 Data arrival time                                                 128.661                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.638                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.419  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.975
  Launch Clock Delay      :  2.556
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.332     126.332         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000     126.332 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.224     127.556         ntclkbufg_1      
 CLMS_78_225/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_78_225/Q1                    tco                   0.173     127.729 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.963     128.692         u_CORES/id_o [3] 
 CLMA_82_216/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D

 Data arrival time                                                 128.692         Logic Levels: 0  
                                                                                   Logic: 0.173ns(15.229%), Route: 0.963ns(84.771%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.540     126.540         u_CORES/capt_o   
 USCM_74_108/CLK_USCM              td                    0.000     126.540 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.435     127.975         ntclkbufg_4      
 CLMA_82_216/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.975                          
 clock uncertainty                                       0.050     128.025                          

 Hold time                                              -0.002     128.023                          

 Data required time                                                128.023                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.023                          
 Data arrival time                                                 128.692                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.669                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.425  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.975
  Launch Clock Delay      :  2.550
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.332     126.332         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000     126.332 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.218     127.550         ntclkbufg_1      
 CLMA_70_225/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_225/Q0                    tco                   0.173     127.723 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.821     128.544         u_CORES/conf_sel [0]
 CLMA_82_216/CE                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                 128.544         Logic Levels: 0  
                                                                                   Logic: 0.173ns(17.404%), Route: 0.821ns(82.596%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.540     126.540         u_CORES/capt_o   
 USCM_74_108/CLK_USCM              td                    0.000     126.540 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.435     127.975         ntclkbufg_4      
 CLMA_82_216/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.975                          
 clock uncertainty                                       0.050     128.025                          

 Hold time                                              -0.154     127.871                          

 Data required time                                                127.871                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.871                          
 Data arrival time                                                 128.544                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.673                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/status[2]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.239  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.897
  Launch Clock Delay      :  3.412
  Clock Pessimism Removal :  0.276

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.431       3.412         ntclkbufg_0      
 CLMA_98_225/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_98_225/Q3                    tco                   0.198       3.610 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=217)      1.260       4.870         u_CORES/u_debug_core_0/resetn
 CLMA_70_177/RSCO                  td                    0.090       4.960 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.960         ntR54            
 CLMA_70_181/RSCO                  td                    0.074       5.034 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.034         ntR53            
 CLMA_70_189/RSCO                  td                    0.074       5.108 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=5)        0.000       5.108         ntR52            
 CLMA_70_193/RSCI                                                          r       u_CORES/u_debug_core_0/status[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.108         Logic Levels: 3  
                                                                                   Logic: 0.436ns(25.708%), Route: 1.260ns(74.292%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840      21.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.192      22.897         ntclkbufg_0      
 CLMA_70_193/CLK                                                           r       u_CORES/u_debug_core_0/status[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.276      23.173                          
 clock uncertainty                                      -0.050      23.123                          

 Recovery time                                           0.000      23.123                          

 Data required time                                                 23.123                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.123                          
 Data arrival time                                                   5.108                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.015                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[5]/opit_0_inv/RS
Path Group  : clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.239  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.897
  Launch Clock Delay      :  3.412
  Clock Pessimism Removal :  0.276

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.431       3.412         ntclkbufg_0      
 CLMA_98_225/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_98_225/Q3                    tco                   0.198       3.610 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=217)      1.260       4.870         u_CORES/u_debug_core_0/resetn
 CLMA_70_177/RSCO                  td                    0.090       4.960 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.960         ntR54            
 CLMA_70_181/RSCO                  td                    0.074       5.034 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.034         ntR53            
 CLMA_70_189/RSCO                  td                    0.074       5.108 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=5)        0.000       5.108         ntR52            
 CLMA_70_193/RSCI                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[5]/opit_0_inv/RS

 Data arrival time                                                   5.108         Logic Levels: 3  
                                                                                   Logic: 0.436ns(25.708%), Route: 1.260ns(74.292%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840      21.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.192      22.897         ntclkbufg_0      
 CLMA_70_193/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[5]/opit_0_inv/CLK
 clock pessimism                                         0.276      23.173                          
 clock uncertainty                                      -0.050      23.123                          

 Recovery time                                           0.000      23.123                          

 Data required time                                                 23.123                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.123                          
 Data arrival time                                                   5.108                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.015                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[6]/opit_0_inv/RS
Path Group  : clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.239  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.897
  Launch Clock Delay      :  3.412
  Clock Pessimism Removal :  0.276

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.431       3.412         ntclkbufg_0      
 CLMA_98_225/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_98_225/Q3                    tco                   0.198       3.610 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=217)      1.260       4.870         u_CORES/u_debug_core_0/resetn
 CLMA_70_177/RSCO                  td                    0.090       4.960 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.960         ntR54            
 CLMA_70_181/RSCO                  td                    0.074       5.034 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.034         ntR53            
 CLMA_70_189/RSCO                  td                    0.074       5.108 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=5)        0.000       5.108         ntR52            
 CLMA_70_193/RSCI                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[6]/opit_0_inv/RS

 Data arrival time                                                   5.108         Logic Levels: 3  
                                                                                   Logic: 0.436ns(25.708%), Route: 1.260ns(74.292%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840      21.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.192      22.897         ntclkbufg_0      
 CLMA_70_193/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[6]/opit_0_inv/CLK
 clock pessimism                                         0.276      23.173                          
 clock uncertainty                                      -0.050      23.123                          

 Recovery time                                           0.000      23.123                          

 Data required time                                                 23.123                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.123                          
 Data arrival time                                                   5.108                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.015                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][24]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.417
  Launch Clock Delay      :  2.925
  Clock Pessimism Removal :  -0.446

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840       1.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.220       2.925         ntclkbufg_0      
 CLMA_98_225/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_98_225/Q3                    tco                   0.185       3.110 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=217)      0.250       3.360         u_CORES/u_debug_core_0/resetn
 CLMS_102_229/RSCO                 td                    0.086       3.446 r       u_CORES/u_debug_core_0/data_pipe[4][17]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.446         ntR39            
 CLMS_102_233/RSCI                                                         r       u_CORES/u_debug_core_0/data_pipe[0][24]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.446         Logic Levels: 1  
                                                                                   Logic: 0.271ns(52.015%), Route: 0.250ns(47.985%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.436       3.417         ntclkbufg_0      
 CLMS_102_233/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][24]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.446       2.971                          
 clock uncertainty                                       0.000       2.971                          

 Removal time                                            0.000       2.971                          

 Data required time                                                  2.971                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.971                          
 Data arrival time                                                   3.446                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.475                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][24]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.417
  Launch Clock Delay      :  2.925
  Clock Pessimism Removal :  -0.446

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840       1.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.220       2.925         ntclkbufg_0      
 CLMA_98_225/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_98_225/Q3                    tco                   0.185       3.110 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=217)      0.250       3.360         u_CORES/u_debug_core_0/resetn
 CLMS_102_229/RSCO                 td                    0.086       3.446 r       u_CORES/u_debug_core_0/data_pipe[4][17]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.446         ntR39            
 CLMS_102_233/RSCI                                                         r       u_CORES/u_debug_core_0/data_pipe[2][24]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.446         Logic Levels: 1  
                                                                                   Logic: 0.271ns(52.015%), Route: 0.250ns(47.985%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.436       3.417         ntclkbufg_0      
 CLMS_102_233/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[2][24]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.446       2.971                          
 clock uncertainty                                       0.000       2.971                          

 Removal time                                            0.000       2.971                          

 Data required time                                                  2.971                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.971                          
 Data arrival time                                                   3.446                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.475                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[4][20]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.417
  Launch Clock Delay      :  2.925
  Clock Pessimism Removal :  -0.446

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840       1.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.220       2.925         ntclkbufg_0      
 CLMA_98_225/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_98_225/Q3                    tco                   0.185       3.110 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=217)      0.250       3.360         u_CORES/u_debug_core_0/resetn
 CLMS_102_229/RSCO                 td                    0.086       3.446 r       u_CORES/u_debug_core_0/data_pipe[4][17]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.446         ntR39            
 CLMS_102_233/RSCI                                                         r       u_CORES/u_debug_core_0/data_pipe[4][20]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.446         Logic Levels: 1  
                                                                                   Logic: 0.271ns(52.015%), Route: 0.250ns(47.985%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=448)      1.436       3.417         ntclkbufg_0      
 CLMS_102_233/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[4][20]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.446       2.971                          
 clock uncertainty                                       0.000       2.971                          

 Removal time                                            0.000       2.971                          

 Data required time                                                  2.971                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.971                          
 Data arrival time                                                   3.446                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.475                          
====================================================================================================

====================================================================================================

Startpoint  : ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : ram_rd_data[2] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N0              
 PLL_82_319/CLK_OUT1               td                    0.374       1.669 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.646       2.315         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       2.315 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.387       3.702         ntclkbufg_3      
 DRM_122_188/CLKB[0]                                                       r       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_122_188/QA0[2]                tco                   1.815       5.517 f       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[2]
                                   net (fanout=3)        0.715       6.232         nt_ram_rd_data[2]
 IOL_151_206/DO                    td                    0.078       6.310 f       ram_rd_data_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000       6.310         ram_rd_data_obuf[2]/ntO
 IOBD_152_206/PAD                  td                    1.886       8.196 f       ram_rd_data_obuf[2]/opit_0/O
                                   net (fanout=1)        0.051       8.247         ram_rd_data[2]   
 H16                                                                       f       ram_rd_data[2] (port)

 Data arrival time                                                   8.247         Logic Levels: 2  
                                                                                   Logic: 3.779ns(83.146%), Route: 0.766ns(16.854%)
====================================================================================================

====================================================================================================

Startpoint  : ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : ram_rd_data[5] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N0              
 PLL_82_319/CLK_OUT1               td                    0.374       1.669 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.646       2.315         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       2.315 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.387       3.702         ntclkbufg_3      
 DRM_122_188/CLKB[0]                                                       r       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_122_188/QA0[5]                tco                   1.815       5.517 f       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[5]
                                   net (fanout=3)        0.672       6.189         nt_ram_rd_data[5]
 IOL_151_165/DO                    td                    0.078       6.267 f       ram_rd_data_obuf[5]/opit_1/O
                                   net (fanout=1)        0.000       6.267         ram_rd_data_obuf[5]/ntO
 IOBS_152_165/PAD                  td                    1.886       8.153 f       ram_rd_data_obuf[5]/opit_0/O
                                   net (fanout=1)        0.072       8.225         ram_rd_data[5]   
 L17                                                                       f       ram_rd_data[5] (port)

 Data arrival time                                                   8.225         Logic Levels: 2  
                                                                                   Logic: 3.779ns(83.551%), Route: 0.744ns(16.449%)
====================================================================================================

====================================================================================================

Startpoint  : ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : ram_rd_data[0] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N0              
 PLL_82_319/CLK_OUT1               td                    0.374       1.669 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.646       2.315         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       2.315 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.387       3.702         ntclkbufg_3      
 DRM_122_188/CLKB[0]                                                       r       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_122_188/QA0[0]                tco                   1.815       5.517 f       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[0]
                                   net (fanout=3)        0.702       6.219         nt_ram_rd_data[0]
 IOL_151_210/DO                    td                    0.078       6.297 f       ram_rd_data_obuf[0]/opit_1/O
                                   net (fanout=1)        0.000       6.297         ram_rd_data_obuf[0]/ntO
 IOBD_152_210/PAD                  td                    1.886       8.183 f       ram_rd_data_obuf[0]/opit_0/O
                                   net (fanout=1)        0.026       8.209         ram_rd_data[0]   
 J15                                                                       f       ram_rd_data[0] (port)

 Data arrival time                                                   8.209         Logic Levels: 2  
                                                                                   Logic: 3.779ns(83.847%), Route: 0.728ns(16.153%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/RSTA
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.462       1.504 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.504         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.066       1.570 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=19)       1.755       3.325         nt_sys_rst_n     
 DRM_122_188/RSTA[0]                                                       r       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/RSTA

 Data arrival time                                                   3.325         Logic Levels: 2  
                                                                                   Logic: 1.528ns(45.955%), Route: 1.797ns(54.045%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ram_rd/ram_rd_addr[0]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.462       1.504 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.504         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.066       1.570 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=19)       1.874       3.444         nt_sys_rst_n     
 CLMA_130_213/RS                                                           r       u_ram_rd/ram_rd_addr[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.444         Logic Levels: 2  
                                                                                   Logic: 1.528ns(44.367%), Route: 1.916ns(55.633%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ram_rd/ram_rd_addr[4]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.462       1.504 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.504         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.066       1.570 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=19)       1.874       3.444         nt_sys_rst_n     
 CLMA_130_213/RS                                                           r       u_ram_rd/ram_rd_addr[4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.444         Logic Levels: 2  
                                                                                   Logic: 1.528ns(44.367%), Route: 1.916ns(55.633%)
====================================================================================================

{clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.447       10.000          0.553           High Pulse Width  DRM_62_188/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.447       10.000          0.553           Low Pulse Width   DRM_62_188/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.447       10.000          0.553           Low Pulse Width   DRM_62_164/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKA[0]
====================================================================================================

{clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.447       10.000          0.553           High Pulse Width  DRM_122_188/CLKA[0]     ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA
 9.447       10.000          0.553           Low Pulse Width   DRM_122_188/CLKA[0]     ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA
 9.700       10.000          0.300           High Pulse Width  CLMA_138_220/CLK        u_ram_wr/ram_wr_addr[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.447      20.000          0.553           High Pulse Width  DRM_122_188/CLKB[0]     ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
 19.447      20.000          0.553           Low Pulse Width   DRM_122_188/CLKB[0]     ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
 19.700      20.000          0.300           High Pulse Width  CLMA_130_213/CLK        u_ram_rd/ram_rd_addr[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.447      25.000          0.553           High Pulse Width  DRM_62_188/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.447      25.000          0.553           Low Pulse Width   DRM_62_188/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.447      25.000          0.553           High Pulse Width  DRM_62_164/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.700      50.000          0.300           High Pulse Width  CLMA_82_216/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.700      50.000          0.300           Low Pulse Width   CLMA_82_216/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.700      50.000          0.300           High Pulse Width  CLMA_82_216/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                          
+--------------------------------------------------------------------------------------------------+
| Input      | C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/place_route/ip_2port_ram_pnr.adf       
| Output     | C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/report_timing/ip_2port_ram_rtp.adf     
|            | C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/report_timing/ip_2port_ram.rtr         
|            | C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/report_timing/rtr.db                   
+--------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 653 MB
Total CPU  time to report_timing completion : 0h:0m:4s
Process Total CPU  time to report_timing completion : 0h:0m:4s
Total real time to report_timing completion : 0h:0m:5s
