---
- register:
    name: CR
    displayName: CR
    addressOffset: 0
    size: 32
    resetValue: 131
    fields:
      - name: HSION
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: HSION
            usage: read-write
            values:
              - name: "Off"
                value: 0
              - name: "On"
                value: 1
      - name: HSIRDY
        bitOffset: 1
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: HSIRDYR
            usage: read
            values:
              - name: NotReady
                value: 0
              - name: Ready
                value: 1
      - name: HSITRIM
        bitOffset: 3
        bitWidth: 5
        access: read-write
        writeConstraint:
          Range:
            minimum: 0
            maximum: 31
      - name: HSICAL
        bitOffset: 8
        bitWidth: 8
        access: read-only
        writeConstraint:
          Range:
            minimum: 0
            maximum: 255
      - name: HSEON
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - derived_from: HSION
            values: []
      - name: HSERDY
        bitOffset: 17
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - derived_from: HSIRDYR
            values: []
      - name: HSEBYP
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: HSEBYP
            usage: read-write
            values:
              - name: NotBypassed
                value: 0
              - name: Bypassed
                value: 1
      - name: CSSON
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: CSSON
            usage: read-write
            values:
              - name: "Off"
                value: 0
              - name: "On"
                value: 1
      - name: PLLON
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - derived_from: HSION
            values: []
      - name: PLLRDY
        bitOffset: 25
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - derived_from: HSIRDYR
            values: []
      - name: PLLI2SON
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - derived_from: HSION
            values: []
      - name: PLLI2SRDY
        bitOffset: 27
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - derived_from: HSIRDYR
            values: []
      - name: PLLSAION
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - derived_from: HSION
            values: []
      - name: PLLSAIRDY
        bitOffset: 29
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - derived_from: HSIRDYR
            values: []
- register:
    name: PLLCFGR
    displayName: PLLCFGR
    addressOffset: 4
    size: 32
    access: read-write
    resetValue: 603992080
    fields:
      - name: PLLM
        bitOffset: 0
        bitWidth: 6
        writeConstraint:
          Range:
            minimum: 2
            maximum: 63
      - name: PLLN
        bitOffset: 6
        bitWidth: 9
        writeConstraint:
          Range:
            minimum: 50
            maximum: 432
      - name: PLLP
        bitOffset: 16
        bitWidth: 2
        enumeratedValues:
          - name: PLLP
            usage: read-write
            values:
              - name: Div2
                value: 0
              - name: Div4
                value: 1
              - name: Div6
                value: 2
              - name: Div8
                value: 3
      - name: PLLSRC
        bitOffset: 22
        bitWidth: 1
        enumeratedValues:
          - name: PLLSRC
            usage: read-write
            values:
              - name: HSI
                value: 0
              - name: HSE
                value: 1
      - name: PLLQ
        bitOffset: 24
        bitWidth: 4
        writeConstraint:
          Range:
            minimum: 2
            maximum: 15
- register:
    name: CFGR
    displayName: CFGR
    addressOffset: 8
    size: 32
    resetValue: 0
    fields:
      - name: SW
        bitOffset: 0
        bitWidth: 2
        enumeratedValues:
          - name: SW
            usage: read-write
            values:
              - name: HSI
                value: 0
              - name: HSE
                value: 1
              - name: PLL
                value: 2
      - name: SWS
        bitOffset: 2
        bitWidth: 2
        enumeratedValues:
          - name: SWSR
            usage: read
            values:
              - name: HSI
                value: 0
              - name: HSE
                value: 1
              - name: PLL
                value: 2
      - name: HPRE
        bitOffset: 4
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: HPRE
            usage: read-write
            values:
              - name: Div1
                value: 0
              - name: Div2
                value: 8
              - name: Div4
                value: 9
              - name: Div8
                value: 10
              - name: Div16
                value: 11
              - name: Div64
                value: 12
              - name: Div128
                value: 13
              - name: Div256
                value: 14
              - name: Div512
                value: 15
      - name: PPRE1
        bitOffset: 10
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: PPRE1
            usage: read-write
            values:
              - name: Div1
                value: 0
              - name: Div2
                value: 4
              - name: Div4
                value: 5
              - name: Div8
                value: 6
              - name: Div16
                value: 7
      - name: PPRE2
        bitOffset: 13
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - derived_from: PPRE1
            values: []
      - name: RTCPRE
        bitOffset: 16
        bitWidth: 5
        access: read-write
        writeConstraint:
          Range:
            minimum: 0
            maximum: 31
      - name: MCO1
        bitOffset: 21
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: MCO1
            usage: read-write
            values:
              - name: HSI
                value: 0
              - name: LSE
                value: 1
              - name: HSE
                value: 2
              - name: PLL
                value: 3
      - name: I2SSRC
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: I2SSRC
            usage: read-write
            values:
              - name: PLLI2S
                value: 0
              - name: CKIN
                value: 1
      - name: MCO1PRE
        bitOffset: 24
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: MCO1PRE
            usage: read-write
            values:
              - name: Div1
                value: 0
              - name: Div2
                value: 4
              - name: Div3
                value: 5
              - name: Div4
                value: 6
              - name: Div5
                value: 7
      - name: MCO2PRE
        bitOffset: 27
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - derived_from: MCO1PRE
            values: []
      - name: MCO2
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: MCO2
            usage: read-write
            values:
              - name: SYSCLK
                value: 0
              - name: PLLI2S
                value: 1
              - name: HSE
                value: 2
              - name: PLL
                value: 3
- register:
    name: CIR
    displayName: CIR
    addressOffset: 12
    size: 32
    resetValue: 0
    fields:
      - name: LSIRDYF
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: LSIRDYFR
            usage: read
            values:
              - name: NotInterrupted
                value: 0
              - name: Interrupted
                value: 1
      - name: LSERDYF
        bitOffset: 1
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - derived_from: LSIRDYFR
            values: []
      - name: HSIRDYF
        bitOffset: 2
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - derived_from: LSIRDYFR
            values: []
      - name: HSERDYF
        bitOffset: 3
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - derived_from: LSIRDYFR
            values: []
      - name: PLLRDYF
        bitOffset: 4
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - derived_from: LSIRDYFR
            values: []
      - name: PLLI2SRDYF
        bitOffset: 5
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - derived_from: LSIRDYFR
            values: []
      - name: PLLSAIRDYF
        bitOffset: 6
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - derived_from: LSIRDYFR
            values: []
      - name: CSSF
        bitOffset: 7
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: CSSFR
            usage: read
            values:
              - name: NotInterrupted
                value: 0
              - name: Interrupted
                value: 1
      - name: LSIRDYIE
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: LSIRDYIE
            usage: read-write
            values:
              - name: Disabled
                value: 0
              - name: Enabled
                value: 1
      - name: LSERDYIE
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - derived_from: LSIRDYIE
            values: []
      - name: HSIRDYIE
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - derived_from: LSIRDYIE
            values: []
      - name: HSERDYIE
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - derived_from: LSIRDYIE
            values: []
      - name: PLLRDYIE
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - derived_from: LSIRDYIE
            values: []
      - name: PLLI2SRDYIE
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - derived_from: LSIRDYIE
            values: []
      - name: PLLSAIRDYIE
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - derived_from: LSIRDYIE
            values: []
      - name: LSIRDYC
        bitOffset: 16
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: LSIRDYCW
            usage: write
            values:
              - name: Clear
                value: 1
      - name: LSERDYC
        bitOffset: 17
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - derived_from: LSIRDYCW
            values: []
      - name: HSIRDYC
        bitOffset: 18
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - derived_from: LSIRDYCW
            values: []
      - name: HSERDYC
        bitOffset: 19
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - derived_from: LSIRDYCW
            values: []
      - name: PLLRDYC
        bitOffset: 20
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - derived_from: LSIRDYCW
            values: []
      - name: PLLI2SRDYC
        bitOffset: 21
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - derived_from: LSIRDYCW
            values: []
      - name: PLLSAIRDYC
        bitOffset: 22
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - derived_from: LSIRDYCW
            values: []
      - name: CSSC
        bitOffset: 23
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: CSSCW
            usage: write
            values:
              - name: Clear
                value: 1
- register:
    name: AHB1RSTR
    displayName: AHB1RSTR
    addressOffset: 16
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: GPIOARST
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: GPIOARST
            usage: read-write
            values:
              - name: Reset
                value: 1
      - name: GPIOBRST
        bitOffset: 1
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOARST
            values: []
      - name: GPIOCRST
        bitOffset: 2
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOARST
            values: []
      - name: GPIODRST
        bitOffset: 3
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOARST
            values: []
      - name: GPIOERST
        bitOffset: 4
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOARST
            values: []
      - name: GPIOFRST
        bitOffset: 5
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOARST
            values: []
      - name: GPIOGRST
        bitOffset: 6
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOARST
            values: []
      - name: GPIOHRST
        bitOffset: 7
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOARST
            values: []
      - name: GPIOIRST
        bitOffset: 8
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOARST
            values: []
      - name: CRCRST
        bitOffset: 12
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOARST
            values: []
      - name: DMA1RST
        bitOffset: 21
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOARST
            values: []
      - name: DMA2RST
        bitOffset: 22
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOARST
            values: []
      - name: OTGHSRST
        bitOffset: 29
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOARST
            values: []
- register:
    name: AHB2RSTR
    displayName: AHB2RSTR
    addressOffset: 20
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: AESRST
        bitOffset: 4
        bitWidth: 1
        enumeratedValues:
          - name: AESRST
            usage: read-write
            values:
              - name: Reset
                value: 1
      - name: RNGRST
        bitOffset: 6
        bitWidth: 1
        enumeratedValues:
          - derived_from: AESRST
            values: []
      - name: OTGFSRST
        bitOffset: 7
        bitWidth: 1
        enumeratedValues:
          - derived_from: AESRST
            values: []
- register:
    name: AHB3RSTR
    displayName: AHB3RSTR
    addressOffset: 24
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: FMCRST
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: FMCRST
            usage: read-write
            values:
              - name: Reset
                value: 1
      - name: QSPIRST
        bitOffset: 1
        bitWidth: 1
        enumeratedValues:
          - derived_from: FMCRST
            values: []
- register:
    name: APB1RSTR
    displayName: APB1RSTR
    addressOffset: 32
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TIM2RST
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: TIM2RST
            usage: read-write
            values:
              - name: Reset
                value: 1
      - name: TIM3RST
        bitOffset: 1
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
            values: []
      - name: TIM4RST
        bitOffset: 2
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
            values: []
      - name: TIM5RST
        bitOffset: 3
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
            values: []
      - name: TIM6RST
        bitOffset: 4
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
            values: []
      - name: TIM7RST
        bitOffset: 5
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
            values: []
      - name: TIM12RST
        bitOffset: 6
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
            values: []
      - name: TIM13RST
        bitOffset: 7
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
            values: []
      - name: TIM14RST
        bitOffset: 8
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
            values: []
      - name: LPTIM1RST
        bitOffset: 9
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
            values: []
      - name: WWDGRST
        bitOffset: 11
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
            values: []
      - name: SPI2RST
        bitOffset: 14
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
            values: []
      - name: SPI3RST
        bitOffset: 15
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
            values: []
      - name: USART2RST
        bitOffset: 17
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
            values: []
      - name: USART3RST
        bitOffset: 18
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
            values: []
      - name: UART4RST
        bitOffset: 19
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
            values: []
      - name: UART5RST
        bitOffset: 20
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
            values: []
      - name: I2C1RST
        bitOffset: 21
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
            values: []
      - name: I2C2RST
        bitOffset: 22
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
            values: []
      - name: I2C3RST
        bitOffset: 23
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
            values: []
      - name: CAN1RST
        bitOffset: 25
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
            values: []
      - name: PWRRST
        bitOffset: 28
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
            values: []
      - name: DACRST
        bitOffset: 29
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
            values: []
      - name: UART7RST
        bitOffset: 30
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
            values: []
      - name: UART8RST
        bitOffset: 31
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
            values: []
- register:
    name: APB2RSTR
    displayName: APB2RSTR
    addressOffset: 36
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TIM1RST
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: TIM1RST
            usage: read-write
            values:
              - name: Reset
                value: 1
      - name: TIM8RST
        bitOffset: 1
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM1RST
            values: []
      - name: USART1RST
        bitOffset: 4
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM1RST
            values: []
      - name: USART6RST
        bitOffset: 5
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM1RST
            values: []
      - name: SDMMC2RST
        bitOffset: 7
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM1RST
            values: []
      - name: ADCRST
        bitOffset: 8
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM1RST
            values: []
      - name: SDMMC1RST
        bitOffset: 11
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM1RST
            values: []
      - name: SPI1RST
        bitOffset: 12
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM1RST
            values: []
      - name: SPI4RST
        bitOffset: 13
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM1RST
            values: []
      - name: SYSCFGRST
        bitOffset: 14
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM1RST
            values: []
      - name: TIM9RST
        bitOffset: 16
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM1RST
            values: []
      - name: TIM10RST
        bitOffset: 17
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM1RST
            values: []
      - name: TIM11RST
        bitOffset: 18
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM1RST
            values: []
      - name: SPI5RST
        bitOffset: 20
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM1RST
            values: []
      - name: SAI1RST
        bitOffset: 22
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM1RST
            values: []
      - name: SAI2RST
        bitOffset: 23
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM1RST
            values: []
      - name: USBPHYCRST
        bitOffset: 31
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM1RST
            values: []
- register:
    name: AHB1ENR
    displayName: AHB1ENR
    addressOffset: 48
    size: 32
    access: read-write
    resetValue: 1048576
    fields:
      - name: GPIOAEN
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: GPIOAEN
            usage: read-write
            values:
              - name: Disabled
                value: 0
              - name: Enabled
                value: 1
      - name: GPIOBEN
        bitOffset: 1
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOAEN
            values: []
      - name: GPIOCEN
        bitOffset: 2
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOAEN
            values: []
      - name: GPIODEN
        bitOffset: 3
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOAEN
            values: []
      - name: GPIOEEN
        bitOffset: 4
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOAEN
            values: []
      - name: GPIOFEN
        bitOffset: 5
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOAEN
            values: []
      - name: GPIOGEN
        bitOffset: 6
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOAEN
            values: []
      - name: GPIOHEN
        bitOffset: 7
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOAEN
            values: []
      - name: GPIOIEN
        bitOffset: 8
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOAEN
            values: []
      - name: CRCEN
        bitOffset: 12
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOAEN
            values: []
      - name: BKPSRAMEN
        bitOffset: 18
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOAEN
            values: []
      - name: DTCMRAMEN
        bitOffset: 20
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOAEN
            values: []
      - name: DMA1EN
        bitOffset: 21
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOAEN
            values: []
      - name: DMA2EN
        bitOffset: 22
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOAEN
            values: []
      - name: OTGHSEN
        bitOffset: 29
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOAEN
            values: []
      - name: OTGHSULPIEN
        bitOffset: 30
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOAEN
            values: []
- register:
    name: AHB2ENR
    displayName: AHB2ENR
    addressOffset: 52
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: AESEN
        bitOffset: 4
        bitWidth: 1
        enumeratedValues:
          - name: AESEN
            usage: read-write
            values:
              - name: Disabled
                value: 0
              - name: Enabled
                value: 1
      - name: RNGEN
        bitOffset: 6
        bitWidth: 1
        enumeratedValues:
          - derived_from: AESEN
            values: []
      - name: OTGFSEN
        bitOffset: 7
        bitWidth: 1
        enumeratedValues:
          - derived_from: AESEN
            values: []
- register:
    name: AHB3ENR
    displayName: AHB3ENR
    addressOffset: 56
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: FMCEN
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: FMCEN
            usage: read-write
            values:
              - name: Disabled
                value: 0
              - name: Enabled
                value: 1
      - name: QSPIEN
        bitOffset: 1
        bitWidth: 1
        enumeratedValues:
          - derived_from: FMCEN
            values: []
- register:
    name: APB1ENR
    displayName: APB1ENR
    addressOffset: 64
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TIM2EN
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: TIM2EN
            usage: read-write
            values:
              - name: Disabled
                value: 0
              - name: Enabled
                value: 1
      - name: TIM3EN
        bitOffset: 1
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: TIM4EN
        bitOffset: 2
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: TIM5EN
        bitOffset: 3
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: TIM6EN
        bitOffset: 4
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: TIM7EN
        bitOffset: 5
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: TIM12EN
        bitOffset: 6
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: TIM13EN
        bitOffset: 7
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: TIM14EN
        bitOffset: 8
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: LPTIM1EN
        bitOffset: 9
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: RTCAPBEN
        bitOffset: 10
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: WWDGEN
        bitOffset: 11
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: SPI2EN
        bitOffset: 14
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: SPI3EN
        bitOffset: 15
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: USART2EN
        bitOffset: 17
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: USART3EN
        bitOffset: 18
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: UART4EN
        bitOffset: 19
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: UART5EN
        bitOffset: 20
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: I2C1EN
        bitOffset: 21
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: I2C2EN
        bitOffset: 22
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: I2C3EN
        bitOffset: 23
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: CAN1EN
        bitOffset: 25
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: PWREN
        bitOffset: 28
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: DACEN
        bitOffset: 29
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: UART7EN
        bitOffset: 30
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: UART8EN
        bitOffset: 31
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
- register:
    name: APB2ENR
    displayName: APB2ENR
    addressOffset: 68
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TIM1EN
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: TIM1EN
            usage: read-write
            values:
              - name: Disabled
                value: 0
              - name: Enabled
                value: 1
      - name: TIM8EN
        bitOffset: 1
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM1EN
            values: []
      - name: USART1EN
        bitOffset: 4
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM1EN
            values: []
      - name: USART6EN
        bitOffset: 5
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM1EN
            values: []
      - name: SDMMC2EN
        bitOffset: 7
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM1EN
            values: []
      - name: ADC1EN
        bitOffset: 8
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM1EN
            values: []
      - name: ADC2EN
        bitOffset: 9
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM1EN
            values: []
      - name: ADC3EN
        bitOffset: 10
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM1EN
            values: []
      - name: SDMMC1EN
        bitOffset: 11
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM1EN
            values: []
      - name: SPI1EN
        bitOffset: 12
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM1EN
            values: []
      - name: SPI4EN
        bitOffset: 13
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM1EN
            values: []
      - name: SYSCFGEN
        bitOffset: 14
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM1EN
            values: []
      - name: TIM9EN
        bitOffset: 16
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM1EN
            values: []
      - name: TIM10EN
        bitOffset: 17
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM1EN
            values: []
      - name: TIM11EN
        bitOffset: 18
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM1EN
            values: []
      - name: SPI5EN
        bitOffset: 20
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM1EN
            values: []
      - name: SAI1EN
        bitOffset: 22
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM1EN
            values: []
      - name: SAI2EN
        bitOffset: 23
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM1EN
            values: []
      - name: USBPHYCEN
        bitOffset: 31
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM1EN
            values: []
- register:
    name: AHB1LPENR
    displayName: AHB1LPENR
    addressOffset: 80
    size: 32
    access: read-write
    resetValue: 2120716799
    fields:
      - name: GPIOALPEN
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: GPIOALPEN
            usage: read-write
            values:
              - name: DisabledInSleep
                value: 0
              - name: EnabledInSleep
                value: 1
      - name: GPIOBLPEN
        bitOffset: 1
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOALPEN
            values: []
      - name: GPIOCLPEN
        bitOffset: 2
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOALPEN
            values: []
      - name: GPIODLPEN
        bitOffset: 3
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOALPEN
            values: []
      - name: GPIOELPEN
        bitOffset: 4
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOALPEN
            values: []
      - name: GPIOFLPEN
        bitOffset: 5
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOALPEN
            values: []
      - name: GPIOGLPEN
        bitOffset: 6
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOALPEN
            values: []
      - name: GPIOHLPEN
        bitOffset: 7
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOALPEN
            values: []
      - name: GPIOILPEN
        bitOffset: 8
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOALPEN
            values: []
      - name: CRCLPEN
        bitOffset: 12
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOALPEN
            values: []
      - name: AXILPEN
        bitOffset: 13
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOALPEN
            values: []
      - name: FLITFLPEN
        bitOffset: 15
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOALPEN
            values: []
      - name: SRAM1LPEN
        bitOffset: 16
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOALPEN
            values: []
      - name: SRAM2LPEN
        bitOffset: 17
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOALPEN
            values: []
      - name: BKPSRAMLPEN
        bitOffset: 18
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOALPEN
            values: []
      - name: SRAM3LPEN
        bitOffset: 19
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOALPEN
            values: []
      - name: DTCMLPEN
        bitOffset: 20
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOALPEN
            values: []
      - name: DMA1LPEN
        bitOffset: 21
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOALPEN
            values: []
      - name: DMA2LPEN
        bitOffset: 22
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOALPEN
            values: []
      - name: OTGHSLPEN
        bitOffset: 29
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOALPEN
            values: []
      - name: OTGHSULPILPEN
        bitOffset: 30
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOALPEN
            values: []
- register:
    name: AHB2LPENR
    displayName: AHB2LPENR
    addressOffset: 84
    size: 32
    access: read-write
    resetValue: 241
    fields:
      - name: AESLPEN
        bitOffset: 4
        bitWidth: 1
        enumeratedValues:
          - name: AESLPEN
            usage: read-write
            values:
              - name: DisabledInSleep
                value: 0
              - name: EnabledInSleep
                value: 1
      - name: RNGLPEN
        bitOffset: 6
        bitWidth: 1
        enumeratedValues:
          - derived_from: AESLPEN
            values: []
      - name: OTGFSLPEN
        bitOffset: 7
        bitWidth: 1
        enumeratedValues:
          - derived_from: AESLPEN
            values: []
- register:
    name: AHB3LPENR
    displayName: AHB3LPENR
    addressOffset: 88
    size: 32
    access: read-write
    resetValue: 1
    fields:
      - name: FMCLPEN
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: FMCLPEN
            usage: read-write
            values:
              - name: DisabledInSleep
                value: 0
              - name: EnabledInSleep
                value: 1
      - name: QSPILPEN
        bitOffset: 1
        bitWidth: 1
        enumeratedValues:
          - derived_from: FMCLPEN
            values: []
- register:
    name: APB1LPENR
    displayName: APB1LPENR
    addressOffset: 96
    size: 32
    access: read-write
    resetValue: 922667519
    fields:
      - name: TIM2LPEN
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: TIM2LPEN
            usage: read-write
            values:
              - name: DisabledInSleep
                value: 0
              - name: EnabledInSleep
                value: 1
      - name: TIM3LPEN
        bitOffset: 1
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2LPEN
            values: []
      - name: TIM4LPEN
        bitOffset: 2
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2LPEN
            values: []
      - name: TIM5LPEN
        bitOffset: 3
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2LPEN
            values: []
      - name: TIM6LPEN
        bitOffset: 4
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2LPEN
            values: []
      - name: TIM7LPEN
        bitOffset: 5
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2LPEN
            values: []
      - name: TIM12LPEN
        bitOffset: 6
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2LPEN
            values: []
      - name: TIM13LPEN
        bitOffset: 7
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2LPEN
            values: []
      - name: TIM14LPEN
        bitOffset: 8
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2LPEN
            values: []
      - name: LPTIM1LPEN
        bitOffset: 9
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2LPEN
            values: []
      - name: RTCAPBLPEN
        bitOffset: 10
        bitWidth: 1
      - name: WWDGLPEN
        bitOffset: 11
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2LPEN
            values: []
      - name: SPI2LPEN
        bitOffset: 14
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2LPEN
            values: []
      - name: SPI3LPEN
        bitOffset: 15
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2LPEN
            values: []
      - name: USART2LPEN
        bitOffset: 17
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2LPEN
            values: []
      - name: USART3LPEN
        bitOffset: 18
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2LPEN
            values: []
      - name: UART4LPEN
        bitOffset: 19
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2LPEN
            values: []
      - name: UART5LPEN
        bitOffset: 20
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2LPEN
            values: []
      - name: I2C1LPEN
        bitOffset: 21
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2LPEN
            values: []
      - name: I2C2LPEN
        bitOffset: 22
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2LPEN
            values: []
      - name: I2C3LPEN
        bitOffset: 23
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2LPEN
            values: []
      - name: CAN1LPEN
        bitOffset: 25
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2LPEN
            values: []
      - name: PWRLPEN
        bitOffset: 28
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2LPEN
            values: []
      - name: DACLPEN
        bitOffset: 29
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2LPEN
            values: []
      - name: UART7LPEN
        bitOffset: 30
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2LPEN
            values: []
      - name: UART8LPEN
        bitOffset: 31
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2LPEN
            values: []
- register:
    name: APB2LPENR
    displayName: APB2LPENR
    addressOffset: 100
    size: 32
    access: read-write
    resetValue: 483123
    fields:
      - name: TIM1LPEN
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: TIM1LPEN
            usage: read-write
            values:
              - name: DisabledInSleep
                value: 0
              - name: EnabledInSleep
                value: 1
      - name: TIM8LPEN
        bitOffset: 1
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM1LPEN
            values: []
      - name: USART1LPEN
        bitOffset: 4
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM1LPEN
            values: []
      - name: USART6LPEN
        bitOffset: 5
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM1LPEN
            values: []
      - name: SDMMC2LPEN
        bitOffset: 7
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM1LPEN
            values: []
      - name: ADC1LPEN
        bitOffset: 8
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM1LPEN
            values: []
      - name: ADC2LPEN
        bitOffset: 9
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM1LPEN
            values: []
      - name: ADC3LPEN
        bitOffset: 10
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM1LPEN
            values: []
      - name: SDMMC1LPEN
        bitOffset: 11
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM1LPEN
            values: []
      - name: SPI1LPEN
        bitOffset: 12
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM1LPEN
            values: []
      - name: SPI4LPEN
        bitOffset: 13
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM1LPEN
            values: []
      - name: SYSCFGLPEN
        bitOffset: 14
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM1LPEN
            values: []
      - name: TIM9LPEN
        bitOffset: 16
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM1LPEN
            values: []
      - name: TIM10LPEN
        bitOffset: 17
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM1LPEN
            values: []
      - name: TIM11LPEN
        bitOffset: 18
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM1LPEN
            values: []
      - name: SPI5LPEN
        bitOffset: 20
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM1LPEN
            values: []
      - name: SAI1LPEN
        bitOffset: 22
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM1LPEN
            values: []
      - name: SAI2LPEN
        bitOffset: 23
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM1LPEN
            values: []
- register:
    name: BDCR
    displayName: BDCR
    addressOffset: 112
    size: 32
    resetValue: 0
    fields:
      - name: LSEON
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: LSEON
            usage: read-write
            values:
              - name: "Off"
                value: 0
              - name: "On"
                value: 1
      - name: LSERDY
        bitOffset: 1
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: LSERDYR
            usage: read
            values:
              - name: NotReady
                value: 0
              - name: Ready
                value: 1
      - name: LSEBYP
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: LSEBYP
            usage: read-write
            values:
              - name: NotBypassed
                value: 0
              - name: Bypassed
                value: 1
      - name: LSEDRV
        bitOffset: 3
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: LSEDRV
            usage: read-write
            values:
              - name: Low
                value: 0
              - name: MediumHigh
                value: 1
              - name: MediumLow
                value: 2
              - name: High
                value: 3
      - name: RTCSEL
        bitOffset: 8
        bitWidth: 2
        enumeratedValues:
          - name: RTCSEL
            usage: read-write
            values:
              - name: NoClock
                value: 0
              - name: LSE
                value: 1
              - name: LSI
                value: 2
              - name: HSE
                value: 3
      - name: RTCEN
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: RTCEN
            usage: read-write
            values:
              - name: Disabled
                value: 0
              - name: Enabled
                value: 1
      - name: BDRST
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: BDRST
            usage: read-write
            values:
              - name: Disabled
                value: 0
              - name: Enabled
                value: 1
- register:
    name: CSR
    displayName: CSR
    addressOffset: 116
    size: 32
    resetValue: 234881024
    fields:
      - name: LSION
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: LSION
            usage: read-write
            values:
              - name: "Off"
                value: 0
              - name: "On"
                value: 1
      - name: LSIRDY
        bitOffset: 1
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: LSIRDYR
            usage: read
            values:
              - name: NotReady
                value: 0
              - name: Ready
                value: 1
      - name: RMVF
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: RMVFW
            usage: write
            values:
              - name: Clear
                value: 1
      - name: BORRSTF
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: BORRSTFR
            usage: read
            values:
              - name: NoReset
                value: 0
              - name: Reset
                value: 1
      - name: PADRSTF
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - derived_from: BORRSTFR
            values: []
      - name: PORRSTF
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - derived_from: BORRSTFR
            values: []
      - name: SFTRSTF
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - derived_from: BORRSTFR
            values: []
      - name: WDGRSTF
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - derived_from: BORRSTFR
            values: []
      - name: WWDGRSTF
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - derived_from: BORRSTFR
            values: []
      - name: LPWRRSTF
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - derived_from: BORRSTFR
            values: []
- register:
    name: SSCGR
    displayName: SSCGR
    addressOffset: 128
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MODPER
        bitOffset: 0
        bitWidth: 13
        writeConstraint:
          Range:
            minimum: 0
            maximum: 8191
      - name: INCSTEP
        bitOffset: 13
        bitWidth: 15
        writeConstraint:
          Range:
            minimum: 0
            maximum: 32767
      - name: SPREADSEL
        bitOffset: 30
        bitWidth: 1
        enumeratedValues:
          - name: SPREADSEL
            usage: read-write
            values:
              - name: Center
                value: 0
              - name: Down
                value: 1
      - name: SSCGEN
        bitOffset: 31
        bitWidth: 1
        enumeratedValues:
          - name: SSCGEN
            usage: read-write
            values:
              - name: Disabled
                value: 0
              - name: Enabled
                value: 1
- register:
    name: PLLI2SCFGR
    displayName: PLLI2SCFGR
    addressOffset: 132
    size: 32
    access: read-write
    resetValue: 536883200
    fields:
      - name: PLLI2SN
        bitOffset: 6
        bitWidth: 9
        writeConstraint:
          Range:
            minimum: 50
            maximum: 432
      - name: PLLI2SQ
        bitOffset: 24
        bitWidth: 4
        writeConstraint:
          Range:
            minimum: 2
            maximum: 15
      - name: PLLI2SR
        bitOffset: 28
        bitWidth: 3
        writeConstraint:
          Range:
            minimum: 2
            maximum: 7
- register:
    name: PLLSAICFGR
    displayName: PLLSAICFGR
    addressOffset: 136
    size: 32
    access: read-write
    resetValue: 536883200
    fields:
      - name: PLLSAIN
        bitOffset: 6
        bitWidth: 9
        writeConstraint:
          Range:
            minimum: 50
            maximum: 432
      - name: PLLSAIP
        bitOffset: 16
        bitWidth: 2
        enumeratedValues:
          - name: PLLSAIP
            usage: read-write
            values:
              - name: Div2
                value: 0
              - name: Div4
                value: 1
              - name: Div6
                value: 2
              - name: Div8
                value: 3
      - name: PLLSAIQ
        bitOffset: 24
        bitWidth: 4
        writeConstraint:
          Range:
            minimum: 2
            maximum: 15
- register:
    name: DCKCFGR1
    displayName: DCKCFGR1
    addressOffset: 140
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: PLLI2SDIVQ
        bitOffset: 0
        bitWidth: 5
        enumeratedValues:
          - name: PLLI2SDIVQ
            usage: read-write
            values:
              - name: Div1
                value: 0
              - name: Div2
                value: 1
              - name: Div3
                value: 2
              - name: Div4
                value: 3
              - name: Div5
                value: 4
              - name: Div6
                value: 5
              - name: Div7
                value: 6
              - name: Div8
                value: 7
              - name: Div9
                value: 8
              - name: Div10
                value: 9
              - name: Div11
                value: 10
              - name: Div12
                value: 11
              - name: Div13
                value: 12
              - name: Div14
                value: 13
              - name: Div15
                value: 14
              - name: Div16
                value: 15
              - name: Div17
                value: 16
              - name: Div18
                value: 17
              - name: Div19
                value: 18
              - name: Div20
                value: 19
              - name: Div21
                value: 20
              - name: Div22
                value: 21
              - name: Div23
                value: 22
              - name: Div24
                value: 23
              - name: Div25
                value: 24
              - name: Div26
                value: 25
              - name: Div27
                value: 26
              - name: Div28
                value: 27
              - name: Div29
                value: 28
              - name: Div30
                value: 29
              - name: Div31
                value: 30
              - name: Div32
                value: 31
      - name: PLLSAIDIVQ
        bitOffset: 8
        bitWidth: 5
        enumeratedValues:
          - name: PLLSAIDIVQ
            usage: read-write
            values:
              - name: Div1
                value: 0
              - name: Div2
                value: 1
              - name: Div3
                value: 2
              - name: Div4
                value: 3
              - name: Div5
                value: 4
              - name: Div6
                value: 5
              - name: Div7
                value: 6
              - name: Div8
                value: 7
              - name: Div9
                value: 8
              - name: Div10
                value: 9
              - name: Div11
                value: 10
              - name: Div12
                value: 11
              - name: Div13
                value: 12
              - name: Div14
                value: 13
              - name: Div15
                value: 14
              - name: Div16
                value: 15
              - name: Div17
                value: 16
              - name: Div18
                value: 17
              - name: Div19
                value: 18
              - name: Div20
                value: 19
              - name: Div21
                value: 20
              - name: Div22
                value: 21
              - name: Div23
                value: 22
              - name: Div24
                value: 23
              - name: Div25
                value: 24
              - name: Div26
                value: 25
              - name: Div27
                value: 26
              - name: Div28
                value: 27
              - name: Div29
                value: 28
              - name: Div30
                value: 29
              - name: Div31
                value: 30
              - name: Div32
                value: 31
      - name: SAI1SEL
        bitOffset: 20
        bitWidth: 2
        enumeratedValues:
          - name: SAI1SEL
            usage: read-write
            values:
              - name: PLLSAI
                value: 0
              - name: PLLI2S
                value: 1
              - name: AFIF
                value: 2
              - name: HSI_HSE
                value: 3
      - name: SAI2SEL
        bitOffset: 22
        bitWidth: 2
        enumeratedValues:
          - name: SAI2SEL
            usage: read-write
            values:
              - name: PLLSAI
                value: 0
              - name: PLLI2S
                value: 1
              - name: AFIF
                value: 2
              - name: HSI_HSE
                value: 3
      - name: TIMPRE
        bitOffset: 24
        bitWidth: 1
        enumeratedValues:
          - name: TIMPRE
            usage: read-write
            values:
              - name: Mul2
                value: 0
              - name: Mul4
                value: 1
- register:
    name: DCKCFGR2
    displayName: DCKCFGR2
    addressOffset: 144
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: USART1SEL
        bitOffset: 0
        bitWidth: 2
        enumeratedValues:
          - name: USART1SEL
            usage: read-write
            values:
              - name: APB2
                value: 0
              - name: SYSCLK
                value: 1
              - name: HSI
                value: 2
              - name: LSE
                value: 3
      - name: USART2SEL
        bitOffset: 2
        bitWidth: 2
        enumeratedValues:
          - name: USART2SEL
            usage: read-write
            values:
              - name: APB1
                value: 0
              - name: SYSCLK
                value: 1
              - name: HSI
                value: 2
              - name: LSE
                value: 3
      - name: USART3SEL
        bitOffset: 4
        bitWidth: 2
        enumeratedValues:
          - derived_from: USART2SEL
            values: []
      - name: UART4SEL
        bitOffset: 6
        bitWidth: 2
        enumeratedValues:
          - derived_from: USART2SEL
            values: []
      - name: UART5SEL
        bitOffset: 8
        bitWidth: 2
        enumeratedValues:
          - derived_from: USART2SEL
            values: []
      - name: USART6SEL
        bitOffset: 10
        bitWidth: 2
        enumeratedValues:
          - derived_from: USART1SEL
            values: []
      - name: UART7SEL
        bitOffset: 12
        bitWidth: 2
        enumeratedValues:
          - derived_from: USART2SEL
            values: []
      - name: UART8SEL
        bitOffset: 14
        bitWidth: 2
        enumeratedValues:
          - derived_from: USART2SEL
            values: []
      - name: I2C1SEL
        bitOffset: 16
        bitWidth: 2
        enumeratedValues:
          - name: I2C1SEL
            usage: read-write
            values:
              - name: APB
                value: 0
              - name: SYSCLK
                value: 1
              - name: HSI
                value: 2
      - name: I2C2SEL
        bitOffset: 18
        bitWidth: 2
        enumeratedValues:
          - derived_from: I2C1SEL
            values: []
      - name: I2C3SEL
        bitOffset: 20
        bitWidth: 2
        enumeratedValues:
          - derived_from: I2C1SEL
            values: []
      - name: LPTIM1SEL
        bitOffset: 24
        bitWidth: 2
        enumeratedValues:
          - name: LPTIM1SEL
            usage: read-write
            values:
              - name: APB1
                value: 0
              - name: LSI
                value: 1
              - name: HSI
                value: 2
              - name: LSE
                value: 3
      - name: CK48MSEL
        bitOffset: 27
        bitWidth: 1
        enumeratedValues:
          - name: CK48MSEL
            usage: read-write
            values:
              - name: PLL
                value: 0
              - name: PLLSAI
                value: 1
      - name: SDMMC1SEL
        bitOffset: 28
        bitWidth: 1
        enumeratedValues:
          - name: SDMMC1SEL
            usage: read-write
            values:
              - name: CK48M
                value: 0
              - name: SYSCLK
                value: 1
      - name: SDMMC2SEL
        bitOffset: 29
        bitWidth: 1
        enumeratedValues:
          - derived_from: SDMMC1SEL
            values: []
