
SLAVE.elf:     file format elf32-littleriscv
SLAVE.elf
architecture: riscv:rv32, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000000

Program Header:
    LOAD off    0x00001000 vaddr 0x00000000 paddr 0x00000000 align 2**12
         filesz 0x000035e4 memsz 0x000035e4 flags r-x
    LOAD off    0x00005000 vaddr 0x20000000 paddr 0x000035e4 align 2**12
         filesz 0x00000080 memsz 0x000000c4 flags rw-
    LOAD off    0x00005800 vaddr 0x20004800 paddr 0x20004800 align 2**12
         filesz 0x00000000 memsz 0x00000800 flags rw-

Sections:
Idx Name           Size      VMA       LMA       File off  Algn  Flags
  0 .init          00000038  00000000  00000000  00001000  2**1  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .vector        00000108  00000038  00000038  00001038  2**1  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text          000034a4  00000140  00000140  00001140  2**2  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .fini          00000000  000035e4  000035e4  00005080  2**0  CONTENTS, ALLOC, LOAD, CODE
  4 .dalign        00000000  20000000  20000000  00005080  2**0  CONTENTS
  5 .dlalign       00000000  000035e4  000035e4  00005080  2**0  CONTENTS
  6 .data          00000080  20000000  000035e4  00005000  2**2  CONTENTS, ALLOC, LOAD, DATA
  7 .bss           00000044  20000080  00003664  00005080  2**2  ALLOC
  8 .stack         00000800  20004800  20004800  00005800  2**0  ALLOC
  9 .debug_info    00011594  00000000  00000000  00005080  2**0  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev  00002cd1  00000000  00000000  00016614  2**0  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000ac0  00000000  00000000  000192e8  2**3  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges  00000970  00000000  00000000  00019da8  2**3  CONTENTS, READONLY, DEBUGGING
 13 .debug_line    00009be6  00000000  00000000  0001a718  2**0  CONTENTS, READONLY, DEBUGGING
 14 .debug_str     0000368b  00000000  00000000  000242fe  2**0  CONTENTS, READONLY, DEBUGGING
 15 .comment       00000033  00000000  00000000  00027989  2**0  CONTENTS, READONLY
 16 .debug_frame   0000303c  00000000  00000000  000279bc  2**2  CONTENTS, READONLY, DEBUGGING
 17 .stab          000000b4  00000000  00000000  0002a9f8  2**2  CONTENTS, READONLY, DEBUGGING
 18 .stabstr       00000183  00000000  00000000  0002aaac  2**0  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
00000000 l    d  .init	00000000 .init
00000038 l    d  .vector	00000000 .vector
00000140 l    d  .text	00000000 .text
000035e4 l    d  .fini	00000000 .fini
20000000 l    d  .dalign	00000000 .dalign
000035e4 l    d  .dlalign	00000000 .dlalign
20000000 l    d  .data	00000000 .data
20000080 l    d  .bss	00000000 .bss
20004800 l    d  .stack	00000000 .stack
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .stab	00000000 .stab
00000000 l    d  .stabstr	00000000 .stabstr
00000000 l    df *ABS*	00000000 ./Libraries/wch_libraries/Startup/startup_ch32v10x.o
00000038 l       .vector	00000000 _vector_base
00000000 l    df *ABS*	00000000 isr.c
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 ch32v10x_dma.c
00000000 l    df *ABS*	00000000 ch32v10x_exti.c
00000000 l    df *ABS*	00000000 ch32v10x_gpio.c
00000000 l    df *ABS*	00000000 ch32v10x_misc.c
00000c10 l     F .text	00000032 NVIC_EnableIRQ
00000c42 l     F .text	00000032 NVIC_DisableIRQ
00000c74 l     F .text	0000002a NVIC_SetPriority
00000000 l    df *ABS*	00000000 ch32v10x_rcc.c
20000000 l     O .data	00000010 APBAHBPrescTable
20000070 l     O .data	00000004 ADCPrescTable
00000000 l    df *ABS*	00000000 ch32v10x_tim.c
00000000 l    df *ABS*	00000000 ch32v10x_usart.c
00000000 l    df *ABS*	00000000 SEEKFREE_MT9V03X.c
00000000 l    df *ABS*	00000000 SEEKFREE_UART_7725.c
00000000 l    df *ABS*	00000000 zf_gpio.c
00000000 l    df *ABS*	00000000 zf_nvic.c
00000000 l    df *ABS*	00000000 zf_pit.c
000034d0 l     O .text	00000017 __func__.3548
00000000 l    df *ABS*	00000000 zf_systick.c
00000000 l    df *ABS*	00000000 zf_uart.c
00000000 l    df *ABS*	00000000 board.c
00000000 l    df *ABS*	00000000 clock_config.c
000020a4 l     F .text	00000140 SetSysClock
00000000 l    df *ABS*	00000000 assert.c
00000000 l    df *ABS*	00000000 fprintf.c
00000000 l    df *ABS*	00000000 nano-vfprintf.c
000022c0 l     F .text	00000028 __sfputc_r
00000000 l    df *ABS*	00000000 nano-vfprintf_i.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 abort.c
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
00002cf0 l     F .text	0000006a std
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 signal.c
00000000 l    df *ABS*	00000000 signalr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 close.c
00000000 l    df *ABS*	00000000 fstat.c
00000000 l    df *ABS*	00000000 getpid.c
00000000 l    df *ABS*	00000000 isatty.c
00000000 l    df *ABS*	00000000 kill.c
00000000 l    df *ABS*	00000000 lseek.c
00000000 l    df *ABS*	00000000 read.c
00000000 l    df *ABS*	00000000 sbrk.c
200000a4 l     O .bss	00000004 heap_end.1518
00000000 l    df *ABS*	00000000 _exit.c
00000000 l    df *ABS*	00000000 zf_qtimer.c
00000000 l    df *ABS*	00000000 impure.c
20000010 l     O .data	00000060 impure_data
00000000 l    df *ABS*	00000000 common.c
00000000 l    df *ABS*	00000000 reent.c
0000023e g     F .text	00000014 EXTI2_IRQHandler
00003392 g     F .text	00000028 _isatty_r
0000342e g     F .text	0000000c _getpid
000033ba g     F .text	0000002c _lseek_r
20000080 g     O .bss	00000002 slave_encoder_left
0000322c g     F .text	0000002a _kill_r
20000870 g       .data	00000000 __global_pointer$
0000035e g     F .text	00000090 TIM1_CC_IRQHandler
000032d6 g     F .text	00000036 __sseek
00002daa g     F .text	00000066 __sinit
00002976 g     F .text	000000c0 __swbuf_r
00000516 g     F .text	00000008 HardFault_Handler
00002d64 g     F .text	00000046 __sfmoreglue
000033e8 g     F .text	00000002 __malloc_unlock
00000c9e g     F .text	000000c4 NVIC_Init
20000098 g     O .bss	00000004 sys_clk
00000506 g     F .text	00000010 NMI_Handler
00000252 g     F .text	00000010 EXTI3_IRQHandler
20000074 g     O .data	00000004 camera_type
00001528 g     F .text	00000046 USART_GetFlagStatus
00003368 g     F .text	0000002a _fstat_r
000034e8 g     O .text	00000010 TIMERN
200000c0 g     O .bss	00000004 errno
20000080 g       .bss	00000000 _sbss
00000800 g       *ABS*	00000000 __stack_size
200000a8 g     O .bss	0000000b temp_buff
20000095 g     O .bss	00000001 ov7725_uart_finish_flag
00002d5a g     F .text	0000000a _cleanup_r
00000ad4 g     F .text	0000013c GPIO_PinRemapConfig
000001e8 g     F .text	00000010 EXTI0_IRQHandler
00001102 g     F .text	00000058 TIM_Cmd
20000082 g     O .bss	00000002 slave_encoder_right
00001fa0 g     F .text	00000046 uart_putbuff
000031c0 g     F .text	00000062 _raise_r
00003422 g     F .text	0000000c _fstat
00002260 g     F .text	0000003a __assert_func
00000038 g       .init	00000000 _einit
00001ac4 g     F .text	00000028 sys_recover_irq
0000123a g     F .text	0000002e TIM_ClearITPendingBit
00000f7c g     F .text	00000046 RCC_APB2PeriphClockCmd
0000172e g     F .text	00000036 mt9v03x_vsync
00000292 g     F .text	00000010 ADC1_2_IRQHandler
00003256 g     F .text	00000002 _getpid_r
00000872 g     F .text	0000022a GPIO_Init
00001a0a g     F .text	00000098 nvic_init
0000149a g     F .text	00000060 USART_Cmd
00003198 g     F .text	00000028 _sbrk_r
000033ea g     F .text	0000002c _read_r
00001670 g     F .text	0000004e USART_ClearITPendingBit
00000fc2 g     F .text	00000046 RCC_APB1PeriphClockCmd
0000343a g     F .text	0000000c _isatty
2000007c g     O .data	00000004 _global_impure_ptr
000004c0 g     F .text	00000046 DMA1_Channel4_IRQHandler
20000084 g     O .bss	00000002 slave_position
00002b42 g     F .text	0000000e abort
00001b50 g     F .text	00000184 timer_pit_interrupt_ms
0000346a g     F .text	00000020 _sbrk
00000768 g     F .text	0000005c DMA_GetFlagStatus
000004b0 g     F .text	00000010 USART3_IRQHandler
00000852 g     F .text	00000020 EXTI_ClearITPendingBit
200000c4 g       .bss	00000000 _ebss
0000156e g     F .text	00000102 USART_GetITStatus
00001cd4 g     F .text	00000094 systick_delay
00001792 g     F .text	00000070 ov7725_cof_uart_interrupt
000034f8 g     O .text	00000010 UARTN
0000229a g     F .text	00000026 fprintf
0000062a g     F .text	00000058 TIM4_IRQHandler
00000a9c g     F .text	00000038 GPIO_WriteBit
20000093 g     O .bss	00000001 ov7725_uart_receive_num
00003584 g     O .text	00000020 __sf_fake_stderr
200000c4 g       .bss	00000000 end
000011ca g     F .text	00000070 TIM_GetITStatus
00000d62 g     F .text	0000021a RCC_GetClocksFreq
000022e8 g     F .text	00000042 __sfputs_r
00001e46 g     F .text	00000104 uart_init
0000300c g     F .text	0000001a memchr
0000051e g     F .text	00000056 get_sensor_data
00001268 g     F .text	00000232 USART_Init
00003026 g     F .text	000000a4 _free_r
00000416 g     F .text	00000030 TIM3_IRQHandler
00001b28 g     F .text	00000028 EnableGlobalIRQ
00001d68 g     F .text	000000de uart_gpio_init
00000306 g     F .text	00000058 TIM1_TRG_COM_IRQHandler
00001838 g     F .text	0000002e ov7725_uart_dma
00000000 g       .init	00000000 _start
00003452 g     F .text	0000000c _lseek
20000094 g     O .bss	00000001 ov7725_uart_receive_flag
00001aa2 g     F .text	00000022 close_all_irq
00000282 g     F .text	00000010 EXTI15_10_IRQHandler
000034c0 g     O .text	00000010 GPION
0000115a g     F .text	00000070 TIM_ITConfig
00003340 g     F .text	00000028 _close_r
20000000 g       .dalign	00000000 _data_vma
00002a36 g     F .text	0000010c __swsetup_r
00000272 g     F .text	00000010 EXTI9_5_IRQHandler
00002e10 g     F .text	0000009c __sfp
00001fe6 g     F .text	00000046 board_init
00003258 g     F .text	00000030 __sread
000033e6 g     F .text	00000002 __malloc_lock
00002c8c g     F .text	00000064 _fflush_r
000007fc g     F .text	00000056 EXTI_GetITStatus
000035a4 g     O .text	00000020 __sf_fake_stdin
00001764 g     F .text	0000002e mt9v03x_dma
00000140 g     F .text	000000a8 memset
00000682 g     F .text	0000006c main
0000330c g     F .text	00000006 __sclose
000030ca g     F .text	000000ce _malloc_r
00000262 g     F .text	00000010 EXTI4_IRQHandler
00001aec g     F .text	0000003c DisableGlobalIRQ
000021e4 g     F .text	0000007c SystemInit
00000000 g       .init	00000000 _sinit
00003312 g     F .text	0000002e _write_r
2000008b g     O .bss	00000001 receive_num
200000b4 g     O .bss	0000000c irq_status
000025c8 g     F .text	0000010c _printf_common
20000078 g     O .data	00000004 _impure_ptr
000002d6 g     F .text	00000030 TIM1_UP_IRQHandler
20000088 g     O .bss	00000003 receive
00002b50 g     F .text	0000013c __sflush_r
00001802 g     F .text	00000036 ov7725_uart_vsync
000003ee g     F .text	00000028 TIM2_IRQHandler
20005000 g       .stack	00000000 _eusrstack
2000008c g     O .bss	00000001 uart_receive_flag
000016be g     F .text	00000070 mt9v03x_uart_callback
2000008d g     O .bss	00000001 mt9v03x_finish_flag
000002a2 g     F .text	00000034 TIM1_BRK_IRQHandler
00002f18 g     F .text	00000058 __swhatbuf_r
000014fa g     F .text	0000002e USART_SendData
000001f8 g     F .text	00000046 EXTI1_IRQHandler
0000202c g     F .text	00000078 _write
20000080 g       .data	00000000 _edata
00001008 g     F .text	000000fa TIM_TimeBaseInit
000035e4 g       .dlalign	00000000 _data_lma
00000456 g     F .text	0000005a USART2_IRQHandler
00003288 g     F .text	0000004e __swrite
0000229a g     F .text	00000026 fiprintf
0000232a g     F .text	0000029e _vfiprintf_r
00002eac g     F .text	0000006c _fwalk_reent
00003446 g     F .text	0000000c _kill
000035c4 g     O .text	00000020 __sf_fake_stdout
000007c4 g     F .text	00000038 DMA_ClearFlag
0000345e g     F .text	0000000c _read
000006ee  w      .text	00000000 handle_reset
0000348a g     F .text	00000002 _exit
00000574 g     F .text	000000b6 process_data
00000446 g     F .text	00000010 USART1_IRQHandler
00002f70 g     F .text	0000009c __smakebuf_r
000026d4 g     F .text	000002a2 _printf_i
200000a0 g     O .bss	00000004 __malloc_sbrk_start
00001866 g     F .text	000001a4 gpio_init
2000009c g     O .bss	00000004 __malloc_free_list
0000232a g     F .text	0000029e _vfprintf_r
00001f4a g     F .text	00000056 uart_putchar
20000090 g     O .bss	00000003 ov7725_uart_receive
00003416 g     F .text	0000000c _close
00003222 g     F .text	0000000a raise



Disassembly of section .init:

00000000 <_sinit>:
_start():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:13

	.section	.init,"ax",@progbits
	.global	_start
	.align	1
_start:
	j	handle_reset
   0:	6ee0006f          	j	6ee <handle_reset>
   4:	00000013          	nop
   8:	00000013          	nop
   c:	00000013          	nop
  10:	00000013          	nop
  14:	00000013          	nop
  18:	00000013          	nop
  1c:	00000013          	nop
  20:	00000013          	nop
  24:	00000013          	nop
  28:	00000013          	nop
  2c:	00000013          	nop
  30:	00000013          	nop
  34:	00100073          	ebreak

Disassembly of section .vector:

00000038 <_vector_base>:
_vector_base():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:31
	.word 0x00100073
    .section    .vector,"ax",@progbits
    .align  1
_vector_base:
    .option norvc;
        j   _start
  38:	fc9ff06f          	j	0 <_sinit>
  3c:	0000                	unimp
  3e:	0000                	unimp
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:33
    .word   0
        j   NMI_Handler                 /* NMI Handler */
  40:	4c60006f          	j	506 <NMI_Handler>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:34
        j   HardFault_Handler           /* Hard Fault Handler */
  44:	4d20006f          	j	516 <HardFault_Handler>
	...
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:43
    .word   0
    .word   0
    .word   0
    .word   0
    .word   0
        j   SysTick_Handler            /* SysTick Handler */
  68:	f99ff06f          	j	0 <_sinit>
  6c:	0000                	unimp
  6e:	0000                	unimp
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:45
    .word   0
        j   SW_handler                 /* SW Handler */
  70:	f91ff06f          	j	0 <_sinit>
  74:	0000                	unimp
  76:	0000                	unimp
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:48
    .word   0
    /* External Interrupts */
        j   WWDG_IRQHandler            /* Window Watchdog */
  78:	f89ff06f          	j	0 <_sinit>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:49
        j   PVD_IRQHandler             /* PVD through EXTI Line detect */
  7c:	f85ff06f          	j	0 <_sinit>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:50
        j   TAMPER_IRQHandler          /* TAMPER */
  80:	f81ff06f          	j	0 <_sinit>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:51
        j   RTC_IRQHandler             /* RTC */
  84:	f7dff06f          	j	0 <_sinit>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:52
        j   FLASH_IRQHandler           /* Flash */
  88:	f79ff06f          	j	0 <_sinit>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:53
        j   RCC_IRQHandler             /* RCC */
  8c:	f75ff06f          	j	0 <_sinit>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:54
        j   EXTI0_IRQHandler           /* EXTI Line 0 */
  90:	1580006f          	j	1e8 <EXTI0_IRQHandler>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:55
        j   EXTI1_IRQHandler           /* EXTI Line 1 */
  94:	1640006f          	j	1f8 <EXTI1_IRQHandler>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:56
        j   EXTI2_IRQHandler           /* EXTI Line 2 */
  98:	1a60006f          	j	23e <EXTI2_IRQHandler>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:57
        j   EXTI3_IRQHandler           /* EXTI Line 3 */
  9c:	1b60006f          	j	252 <EXTI3_IRQHandler>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:58
        j   EXTI4_IRQHandler           /* EXTI Line 4 */
  a0:	1c20006f          	j	262 <EXTI4_IRQHandler>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:59
        j   DMA1_Channel1_IRQHandler   /* DMA1 Channel 1 */
  a4:	f5dff06f          	j	0 <_sinit>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:60
        j   DMA1_Channel2_IRQHandler   /* DMA1 Channel 2 */
  a8:	f59ff06f          	j	0 <_sinit>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:61
        j   DMA1_Channel3_IRQHandler   /* DMA1 Channel 3 */
  ac:	f55ff06f          	j	0 <_sinit>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:62
        j   DMA1_Channel4_IRQHandler   /* DMA1 Channel 4 */
  b0:	4100006f          	j	4c0 <DMA1_Channel4_IRQHandler>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:63
        j   DMA1_Channel5_IRQHandler   /* DMA1 Channel 5 */
  b4:	f4dff06f          	j	0 <_sinit>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:64
        j   DMA1_Channel6_IRQHandler   /* DMA1 Channel 6 */
  b8:	f49ff06f          	j	0 <_sinit>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:65
        j   DMA1_Channel7_IRQHandler   /* DMA1 Channel 7 */
  bc:	f45ff06f          	j	0 <_sinit>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:66
        j   ADC1_2_IRQHandler          /* ADC1_2 */
  c0:	1d20006f          	j	292 <ADC1_2_IRQHandler>
	...
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:71
        .word   0
        .word   0
        .word   0
        .word   0
        j   EXTI9_5_IRQHandler         /* EXTI Line 9..5 */
  d4:	19e0006f          	j	272 <EXTI9_5_IRQHandler>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:72
        j   TIM1_BRK_IRQHandler        /* TIM1 Break */
  d8:	1ca0006f          	j	2a2 <TIM1_BRK_IRQHandler>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:73
        j   TIM1_UP_IRQHandler         /* TIM1 Update */
  dc:	1fa0006f          	j	2d6 <TIM1_UP_IRQHandler>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:74
        j   TIM1_TRG_COM_IRQHandler    /* TIM1 Trigger and Commutation */
  e0:	2260006f          	j	306 <TIM1_TRG_COM_IRQHandler>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:75
        j   TIM1_CC_IRQHandler         /* TIM1 Capture Compare */
  e4:	27a0006f          	j	35e <TIM1_CC_IRQHandler>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:76
        j   TIM2_IRQHandler            /* TIM2 */
  e8:	3060006f          	j	3ee <TIM2_IRQHandler>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:77
        j   TIM3_IRQHandler            /* TIM3 */
  ec:	32a0006f          	j	416 <TIM3_IRQHandler>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:78
        j   TIM4_IRQHandler            /* TIM4 */
  f0:	53a0006f          	j	62a <TIM4_IRQHandler>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:79
        j   I2C1_EV_IRQHandler         /* I2C1 Event */
  f4:	f0dff06f          	j	0 <_sinit>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:80
        j   I2C1_ER_IRQHandler         /* I2C1 Error */
  f8:	f09ff06f          	j	0 <_sinit>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:81
        j   I2C2_EV_IRQHandler         /* I2C2 Event */
  fc:	f05ff06f          	j	0 <_sinit>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:82
        j   I2C2_ER_IRQHandler         /* I2C2 Error */
 100:	f01ff06f          	j	0 <_sinit>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:83
        j   SPI1_IRQHandler            /* SPI1 */
 104:	efdff06f          	j	0 <_sinit>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:84
        j   SPI2_IRQHandler            /* SPI2 */
 108:	ef9ff06f          	j	0 <_sinit>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:85
        j   USART1_IRQHandler          /* USART1 */
 10c:	33a0006f          	j	446 <USART1_IRQHandler>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:86
        j   USART2_IRQHandler          /* USART2 */
 110:	3460006f          	j	456 <USART2_IRQHandler>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:87
        j   USART3_IRQHandler          /* USART3 */
 114:	39c0006f          	j	4b0 <USART3_IRQHandler>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:88
        j   EXTI15_10_IRQHandler       /* EXTI Line 15..10 */
 118:	16a0006f          	j	282 <EXTI15_10_IRQHandler>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:89
        j   RTCAlarm_IRQHandler        /* RTC Alarm through EXTI Line */
 11c:	ee5ff06f          	j	0 <_sinit>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:90
        j   USBWakeUp_IRQHandler       /* USB Wakeup from suspend */
 120:	ee1ff06f          	j	0 <_sinit>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:91
        j   USBHD_IRQHandler           /* USBHD */
 124:	eddff06f          	j	0 <_sinit>
	...

Disassembly of section .text:

00000140 <memset>:
memset():
     140:	433d                	li	t1,15
     142:	872a                	mv	a4,a0
     144:	02c37363          	bgeu	t1,a2,16a <memset+0x2a>
     148:	00f77793          	andi	a5,a4,15
     14c:	efbd                	bnez	a5,1ca <memset+0x8a>
     14e:	e5ad                	bnez	a1,1b8 <memset+0x78>
     150:	ff067693          	andi	a3,a2,-16
     154:	8a3d                	andi	a2,a2,15
     156:	96ba                	add	a3,a3,a4
     158:	c30c                	sw	a1,0(a4)
     15a:	c34c                	sw	a1,4(a4)
     15c:	c70c                	sw	a1,8(a4)
     15e:	c74c                	sw	a1,12(a4)
     160:	0741                	addi	a4,a4,16
     162:	fed76be3          	bltu	a4,a3,158 <memset+0x18>
     166:	e211                	bnez	a2,16a <memset+0x2a>
     168:	8082                	ret
     16a:	40c306b3          	sub	a3,t1,a2
     16e:	068a                	slli	a3,a3,0x2
     170:	00000297          	auipc	t0,0x0
     174:	9696                	add	a3,a3,t0
     176:	00a68067          	jr	10(a3)
     17a:	00b70723          	sb	a1,14(a4)
     17e:	00b706a3          	sb	a1,13(a4)
     182:	00b70623          	sb	a1,12(a4)
     186:	00b705a3          	sb	a1,11(a4)
     18a:	00b70523          	sb	a1,10(a4)
     18e:	00b704a3          	sb	a1,9(a4)
     192:	00b70423          	sb	a1,8(a4)
     196:	00b703a3          	sb	a1,7(a4)
     19a:	00b70323          	sb	a1,6(a4)
     19e:	00b702a3          	sb	a1,5(a4)
     1a2:	00b70223          	sb	a1,4(a4)
     1a6:	00b701a3          	sb	a1,3(a4)
     1aa:	00b70123          	sb	a1,2(a4)
     1ae:	00b700a3          	sb	a1,1(a4)
     1b2:	00b70023          	sb	a1,0(a4)
     1b6:	8082                	ret
     1b8:	0ff5f593          	andi	a1,a1,255
     1bc:	00859693          	slli	a3,a1,0x8
     1c0:	8dd5                	or	a1,a1,a3
     1c2:	01059693          	slli	a3,a1,0x10
     1c6:	8dd5                	or	a1,a1,a3
     1c8:	b761                	j	150 <memset+0x10>
     1ca:	00279693          	slli	a3,a5,0x2
     1ce:	00000297          	auipc	t0,0x0
     1d2:	9696                	add	a3,a3,t0
     1d4:	8286                	mv	t0,ra
     1d6:	fa8680e7          	jalr	-88(a3)
     1da:	8096                	mv	ra,t0
     1dc:	17c1                	addi	a5,a5,-16
     1de:	8f1d                	sub	a4,a4,a5
     1e0:	963e                	add	a2,a2,a5
     1e2:	f8c374e3          	bgeu	t1,a2,16a <memset+0x2a>
     1e6:	b7a5                	j	14e <memset+0xe>

000001e8 <EXTI0_IRQHandler>:
EXTI0_IRQHandler():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:63
//void RTCAlarm_IRQHandler(void) __attribute__((interrupt("WCH-Interrupt-fast")));
//void USBWakeUp_IRQHandler(void) __attribute__((interrupt("WCH-Interrupt-fast")));
//void USBHD_IRQHandler(void) __attribute__((interrupt("WCH-Interrupt-fast")));

void EXTI0_IRQHandler(void)
{
     1e8:	1141                	addi	sp,sp,-16
     1ea:	c622                	sw	s0,12(sp)
     1ec:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:66


}
     1ee:	0001                	nop
     1f0:	4432                	lw	s0,12(sp)
     1f2:	0141                	addi	sp,sp,16
     1f4:	30200073          	mret

000001f8 <EXTI1_IRQHandler>:
EXTI1_IRQHandler():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:69

void EXTI1_IRQHandler(void)
{
     1f8:	1141                	addi	sp,sp,-16
     1fa:	c622                	sw	s0,12(sp)
     1fc:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:70
    if(SET == EXTI_GetITStatus(EXTI_Line1))
     1fe:	4509                	li	a0,2
     200:	2bf5                	jal	7fc <EXTI_GetITStatus>
     202:	872a                	mv	a4,a0
     204:	4785                	li	a5,1
     206:	02f71763          	bne	a4,a5,234 <EXTI1_IRQHandler+0x3c>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:72
    {
        if(camera_type == CAMERA_BIN_UART)
     20a:	200007b7          	lui	a5,0x20000
     20e:	0747a703          	lw	a4,116(a5) # 20000074 <camera_type>
     212:	4789                	li	a5,2
     214:	00f71563          	bne	a4,a5,21e <EXTI1_IRQHandler+0x26>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:73
            ov7725_uart_vsync();
     218:	5ea010ef          	jal	ra,1802 <ov7725_uart_vsync>
     21c:	a811                	j	230 <EXTI1_IRQHandler+0x38>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:74
        else if(camera_type == CAMERA_GRAYSCALE)
     21e:	200007b7          	lui	a5,0x20000
     222:	0747a703          	lw	a4,116(a5) # 20000074 <camera_type>
     226:	4785                	li	a5,1
     228:	00f71463          	bne	a4,a5,230 <EXTI1_IRQHandler+0x38>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:75
            mt9v03x_vsync();
     22c:	502010ef          	jal	ra,172e <mt9v03x_vsync>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:76
        EXTI_ClearITPendingBit(EXTI_Line1);
     230:	4509                	li	a0,2
     232:	2505                	jal	852 <EXTI_ClearITPendingBit>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:79
    }

}
     234:	0001                	nop
     236:	4432                	lw	s0,12(sp)
     238:	0141                	addi	sp,sp,16
     23a:	30200073          	mret

0000023e <EXTI2_IRQHandler>:
EXTI2_IRQHandler():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:82

void EXTI2_IRQHandler(void)
{
     23e:	1141                	addi	sp,sp,-16
     240:	c622                	sw	s0,12(sp)
     242:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:83
    EXTI_ClearITPendingBit(EXTI_Line2);
     244:	4511                	li	a0,4
     246:	2531                	jal	852 <EXTI_ClearITPendingBit>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:84
}
     248:	0001                	nop
     24a:	4432                	lw	s0,12(sp)
     24c:	0141                	addi	sp,sp,16
     24e:	30200073          	mret

00000252 <EXTI3_IRQHandler>:
EXTI3_IRQHandler():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:87

void EXTI3_IRQHandler(void)
{
     252:	1141                	addi	sp,sp,-16
     254:	c622                	sw	s0,12(sp)
     256:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:90


}
     258:	0001                	nop
     25a:	4432                	lw	s0,12(sp)
     25c:	0141                	addi	sp,sp,16
     25e:	30200073          	mret

00000262 <EXTI4_IRQHandler>:
EXTI4_IRQHandler():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:93

void EXTI4_IRQHandler(void)
{
     262:	1141                	addi	sp,sp,-16
     264:	c622                	sw	s0,12(sp)
     266:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:96


}
     268:	0001                	nop
     26a:	4432                	lw	s0,12(sp)
     26c:	0141                	addi	sp,sp,16
     26e:	30200073          	mret

00000272 <EXTI9_5_IRQHandler>:
EXTI9_5_IRQHandler():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:99

void EXTI9_5_IRQHandler(void)
{
     272:	1141                	addi	sp,sp,-16
     274:	c622                	sw	s0,12(sp)
     276:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:102


}
     278:	0001                	nop
     27a:	4432                	lw	s0,12(sp)
     27c:	0141                	addi	sp,sp,16
     27e:	30200073          	mret

00000282 <EXTI15_10_IRQHandler>:
EXTI15_10_IRQHandler():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:105

void EXTI15_10_IRQHandler(void)
{
     282:	1141                	addi	sp,sp,-16
     284:	c622                	sw	s0,12(sp)
     286:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:107

}
     288:	0001                	nop
     28a:	4432                	lw	s0,12(sp)
     28c:	0141                	addi	sp,sp,16
     28e:	30200073          	mret

00000292 <ADC1_2_IRQHandler>:
ADC1_2_IRQHandler():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:110

void ADC1_2_IRQHandler(void)
{
     292:	1141                	addi	sp,sp,-16
     294:	c622                	sw	s0,12(sp)
     296:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:113


}
     298:	0001                	nop
     29a:	4432                	lw	s0,12(sp)
     29c:	0141                	addi	sp,sp,16
     29e:	30200073          	mret

000002a2 <TIM1_BRK_IRQHandler>:
TIM1_BRK_IRQHandler():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:116

void TIM1_BRK_IRQHandler(void)
{
     2a2:	1141                	addi	sp,sp,-16
     2a4:	c622                	sw	s0,12(sp)
     2a6:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:117
    if(TIM_GetITStatus(TIM1, TIM_IT_Break) != RESET)
     2a8:	08000593          	li	a1,128
     2ac:	400137b7          	lui	a5,0x40013
     2b0:	c0078513          	addi	a0,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
     2b4:	717000ef          	jal	ra,11ca <TIM_GetITStatus>
     2b8:	87aa                	mv	a5,a0
     2ba:	cb89                	beqz	a5,2cc <TIM1_BRK_IRQHandler+0x2a>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:119
    {
        TIM_ClearITPendingBit(TIM1, TIM_IT_Break);
     2bc:	08000593          	li	a1,128
     2c0:	400137b7          	lui	a5,0x40013
     2c4:	c0078513          	addi	a0,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
     2c8:	773000ef          	jal	ra,123a <TIM_ClearITPendingBit>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:122

    }
}
     2cc:	0001                	nop
     2ce:	4432                	lw	s0,12(sp)
     2d0:	0141                	addi	sp,sp,16
     2d2:	30200073          	mret

000002d6 <TIM1_UP_IRQHandler>:
TIM1_UP_IRQHandler():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:125

void TIM1_UP_IRQHandler(void)
{
     2d6:	1141                	addi	sp,sp,-16
     2d8:	c622                	sw	s0,12(sp)
     2da:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:126
    if(TIM_GetITStatus(TIM1, TIM_IT_Update) != RESET)
     2dc:	4585                	li	a1,1
     2de:	400137b7          	lui	a5,0x40013
     2e2:	c0078513          	addi	a0,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
     2e6:	6e5000ef          	jal	ra,11ca <TIM_GetITStatus>
     2ea:	87aa                	mv	a5,a0
     2ec:	cb81                	beqz	a5,2fc <TIM1_UP_IRQHandler+0x26>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:128
    {
        TIM_ClearITPendingBit(TIM1, TIM_IT_Update);
     2ee:	4585                	li	a1,1
     2f0:	400137b7          	lui	a5,0x40013
     2f4:	c0078513          	addi	a0,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
     2f8:	743000ef          	jal	ra,123a <TIM_ClearITPendingBit>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:131

    }
}
     2fc:	0001                	nop
     2fe:	4432                	lw	s0,12(sp)
     300:	0141                	addi	sp,sp,16
     302:	30200073          	mret

00000306 <TIM1_TRG_COM_IRQHandler>:
TIM1_TRG_COM_IRQHandler():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:134

void TIM1_TRG_COM_IRQHandler(void)
{
     306:	1141                	addi	sp,sp,-16
     308:	c622                	sw	s0,12(sp)
     30a:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:135
    if(TIM_GetITStatus(TIM1, TIM_IT_Trigger) != RESET)
     30c:	04000593          	li	a1,64
     310:	400137b7          	lui	a5,0x40013
     314:	c0078513          	addi	a0,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
     318:	6b3000ef          	jal	ra,11ca <TIM_GetITStatus>
     31c:	87aa                	mv	a5,a0
     31e:	cb89                	beqz	a5,330 <TIM1_TRG_COM_IRQHandler+0x2a>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:137
    {
        TIM_ClearITPendingBit(TIM1, TIM_IT_Trigger);
     320:	04000593          	li	a1,64
     324:	400137b7          	lui	a5,0x40013
     328:	c0078513          	addi	a0,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
     32c:	70f000ef          	jal	ra,123a <TIM_ClearITPendingBit>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:140

    }
    if(TIM_GetITStatus(TIM1, TIM_IT_COM) != RESET)
     330:	02000593          	li	a1,32
     334:	400137b7          	lui	a5,0x40013
     338:	c0078513          	addi	a0,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
     33c:	68f000ef          	jal	ra,11ca <TIM_GetITStatus>
     340:	87aa                	mv	a5,a0
     342:	cb89                	beqz	a5,354 <TIM1_TRG_COM_IRQHandler+0x4e>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:142
    {
        TIM_ClearITPendingBit(TIM1, TIM_IT_COM);
     344:	02000593          	li	a1,32
     348:	400137b7          	lui	a5,0x40013
     34c:	c0078513          	addi	a0,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
     350:	6eb000ef          	jal	ra,123a <TIM_ClearITPendingBit>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:145

    }
}
     354:	0001                	nop
     356:	4432                	lw	s0,12(sp)
     358:	0141                	addi	sp,sp,16
     35a:	30200073          	mret

0000035e <TIM1_CC_IRQHandler>:
TIM1_CC_IRQHandler():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:148

void TIM1_CC_IRQHandler(void)
{
     35e:	1141                	addi	sp,sp,-16
     360:	c622                	sw	s0,12(sp)
     362:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:149
    if(TIM_GetITStatus(TIM1, TIM_IT_CC1) != RESET)
     364:	4589                	li	a1,2
     366:	400137b7          	lui	a5,0x40013
     36a:	c0078513          	addi	a0,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
     36e:	65d000ef          	jal	ra,11ca <TIM_GetITStatus>
     372:	87aa                	mv	a5,a0
     374:	cb81                	beqz	a5,384 <TIM1_CC_IRQHandler+0x26>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:151
    {
        TIM_ClearITPendingBit(TIM1, TIM_IT_CC1);
     376:	4589                	li	a1,2
     378:	400137b7          	lui	a5,0x40013
     37c:	c0078513          	addi	a0,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
     380:	6bb000ef          	jal	ra,123a <TIM_ClearITPendingBit>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:154

    }
    if(TIM_GetITStatus(TIM1, TIM_IT_CC2) != RESET)
     384:	4591                	li	a1,4
     386:	400137b7          	lui	a5,0x40013
     38a:	c0078513          	addi	a0,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
     38e:	63d000ef          	jal	ra,11ca <TIM_GetITStatus>
     392:	87aa                	mv	a5,a0
     394:	cb81                	beqz	a5,3a4 <TIM1_CC_IRQHandler+0x46>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:156
    {
        TIM_ClearITPendingBit(TIM1, TIM_IT_CC2);
     396:	4591                	li	a1,4
     398:	400137b7          	lui	a5,0x40013
     39c:	c0078513          	addi	a0,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
     3a0:	69b000ef          	jal	ra,123a <TIM_ClearITPendingBit>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:159

    }
    if(TIM_GetITStatus(TIM1, TIM_IT_CC3) != RESET)
     3a4:	45a1                	li	a1,8
     3a6:	400137b7          	lui	a5,0x40013
     3aa:	c0078513          	addi	a0,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
     3ae:	61d000ef          	jal	ra,11ca <TIM_GetITStatus>
     3b2:	87aa                	mv	a5,a0
     3b4:	cb81                	beqz	a5,3c4 <TIM1_CC_IRQHandler+0x66>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:161
    {
        TIM_ClearITPendingBit(TIM1, TIM_IT_CC3);
     3b6:	45a1                	li	a1,8
     3b8:	400137b7          	lui	a5,0x40013
     3bc:	c0078513          	addi	a0,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
     3c0:	67b000ef          	jal	ra,123a <TIM_ClearITPendingBit>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:164

    }
    if(TIM_GetITStatus(TIM1, TIM_IT_CC4) != RESET)
     3c4:	45c1                	li	a1,16
     3c6:	400137b7          	lui	a5,0x40013
     3ca:	c0078513          	addi	a0,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
     3ce:	5fd000ef          	jal	ra,11ca <TIM_GetITStatus>
     3d2:	87aa                	mv	a5,a0
     3d4:	cb81                	beqz	a5,3e4 <TIM1_CC_IRQHandler+0x86>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:166
    {
        TIM_ClearITPendingBit(TIM1, TIM_IT_CC4);
     3d6:	45c1                	li	a1,16
     3d8:	400137b7          	lui	a5,0x40013
     3dc:	c0078513          	addi	a0,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
     3e0:	65b000ef          	jal	ra,123a <TIM_ClearITPendingBit>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:169

    }
}
     3e4:	0001                	nop
     3e6:	4432                	lw	s0,12(sp)
     3e8:	0141                	addi	sp,sp,16
     3ea:	30200073          	mret

000003ee <TIM2_IRQHandler>:
TIM2_IRQHandler():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:172

void TIM2_IRQHandler(void)
{
     3ee:	1141                	addi	sp,sp,-16
     3f0:	c622                	sw	s0,12(sp)
     3f2:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:174

    if(TIM_GetITStatus(TIM2, TIM_IT_Update) != RESET)
     3f4:	4585                	li	a1,1
     3f6:	40000537          	lui	a0,0x40000
     3fa:	5d1000ef          	jal	ra,11ca <TIM_GetITStatus>
     3fe:	87aa                	mv	a5,a0
     400:	c791                	beqz	a5,40c <TIM2_IRQHandler+0x1e>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:176
    {
        TIM_ClearITPendingBit(TIM2, TIM_IT_Update );
     402:	4585                	li	a1,1
     404:	40000537          	lui	a0,0x40000
     408:	633000ef          	jal	ra,123a <TIM_ClearITPendingBit>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:182
        //ccd_collect();//CCD数据采集
        //gpio_toggle(B5);
        //GPIO_PIN_RESET(B5);
        //GPIO_PIN_SET(B5);
    }
}
     40c:	0001                	nop
     40e:	4432                	lw	s0,12(sp)
     410:	0141                	addi	sp,sp,16
     412:	30200073          	mret

00000416 <TIM3_IRQHandler>:
TIM3_IRQHandler():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:185

void TIM3_IRQHandler(void)
{
     416:	1141                	addi	sp,sp,-16
     418:	c622                	sw	s0,12(sp)
     41a:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:186
    if(TIM_GetITStatus(TIM3, TIM_IT_Update) != RESET)
     41c:	4585                	li	a1,1
     41e:	400007b7          	lui	a5,0x40000
     422:	40078513          	addi	a0,a5,1024 # 40000400 <_eusrstack+0x1fffb400>
     426:	5a5000ef          	jal	ra,11ca <TIM_GetITStatus>
     42a:	87aa                	mv	a5,a0
     42c:	cb81                	beqz	a5,43c <TIM3_IRQHandler+0x26>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:188
    {
        TIM_ClearITPendingBit(TIM3, TIM_IT_Update );
     42e:	4585                	li	a1,1
     430:	400007b7          	lui	a5,0x40000
     434:	40078513          	addi	a0,a5,1024 # 40000400 <_eusrstack+0x1fffb400>
     438:	603000ef          	jal	ra,123a <TIM_ClearITPendingBit>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:191

    }
}
     43c:	0001                	nop
     43e:	4432                	lw	s0,12(sp)
     440:	0141                	addi	sp,sp,16
     442:	30200073          	mret

00000446 <USART1_IRQHandler>:
USART1_IRQHandler():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:203
//
//    }
//}

void USART1_IRQHandler(void)
{
     446:	1141                	addi	sp,sp,-16
     448:	c622                	sw	s0,12(sp)
     44a:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:205

}
     44c:	0001                	nop
     44e:	4432                	lw	s0,12(sp)
     450:	0141                	addi	sp,sp,16
     452:	30200073          	mret

00000456 <USART2_IRQHandler>:
USART2_IRQHandler():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:208

void USART2_IRQHandler(void)
{
     456:	1141                	addi	sp,sp,-16
     458:	c622                	sw	s0,12(sp)
     45a:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:209
    if(USART_GetITStatus(USART2, USART_IT_RXNE) != RESET)
     45c:	52500593          	li	a1,1317
     460:	400047b7          	lui	a5,0x40004
     464:	40078513          	addi	a0,a5,1024 # 40004400 <_eusrstack+0x1ffff400>
     468:	106010ef          	jal	ra,156e <USART_GetITStatus>
     46c:	87aa                	mv	a5,a0
     46e:	cf85                	beqz	a5,4a6 <USART2_IRQHandler+0x50>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:211
    {
        USART_ClearITPendingBit(USART2, USART_IT_RXNE);
     470:	52500593          	li	a1,1317
     474:	400047b7          	lui	a5,0x40004
     478:	40078513          	addi	a0,a5,1024 # 40004400 <_eusrstack+0x1ffff400>
     47c:	1f4010ef          	jal	ra,1670 <USART_ClearITPendingBit>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:212
        if(camera_type == CAMERA_BIN_UART)
     480:	200007b7          	lui	a5,0x20000
     484:	0747a703          	lw	a4,116(a5) # 20000074 <camera_type>
     488:	4789                	li	a5,2
     48a:	00f71563          	bne	a4,a5,494 <USART2_IRQHandler+0x3e>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:213
            ov7725_cof_uart_interrupt();
     48e:	304010ef          	jal	ra,1792 <ov7725_cof_uart_interrupt>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:217
        else if(camera_type == CAMERA_GRAYSCALE)
            mt9v03x_uart_callback();
    }
}
     492:	a811                	j	4a6 <USART2_IRQHandler+0x50>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:214
        else if(camera_type == CAMERA_GRAYSCALE)
     494:	200007b7          	lui	a5,0x20000
     498:	0747a703          	lw	a4,116(a5) # 20000074 <camera_type>
     49c:	4785                	li	a5,1
     49e:	00f71463          	bne	a4,a5,4a6 <USART2_IRQHandler+0x50>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:215
            mt9v03x_uart_callback();
     4a2:	21c010ef          	jal	ra,16be <mt9v03x_uart_callback>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:217
}
     4a6:	0001                	nop
     4a8:	4432                	lw	s0,12(sp)
     4aa:	0141                	addi	sp,sp,16
     4ac:	30200073          	mret

000004b0 <USART3_IRQHandler>:
USART3_IRQHandler():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:220

void USART3_IRQHandler(void)
{
     4b0:	1141                	addi	sp,sp,-16
     4b2:	c622                	sw	s0,12(sp)
     4b4:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:222

}
     4b6:	0001                	nop
     4b8:	4432                	lw	s0,12(sp)
     4ba:	0141                	addi	sp,sp,16
     4bc:	30200073          	mret

000004c0 <DMA1_Channel4_IRQHandler>:
DMA1_Channel4_IRQHandler():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:225

void DMA1_Channel4_IRQHandler(void)
{
     4c0:	1141                	addi	sp,sp,-16
     4c2:	c622                	sw	s0,12(sp)
     4c4:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:226
    if(SET == DMA_GetFlagStatus(DMA1_FLAG_TC4))
     4c6:	6509                	lui	a0,0x2
     4c8:	2445                	jal	768 <DMA_GetFlagStatus>
     4ca:	872a                	mv	a4,a0
     4cc:	4785                	li	a5,1
     4ce:	02f71763          	bne	a4,a5,4fc <DMA1_Channel4_IRQHandler+0x3c>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:228
    {
        DMA_ClearFlag(DMA1_FLAG_TC4);
     4d2:	6509                	lui	a0,0x2
     4d4:	2cc5                	jal	7c4 <DMA_ClearFlag>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:229
        if(camera_type == CAMERA_BIN_UART)
     4d6:	200007b7          	lui	a5,0x20000
     4da:	0747a703          	lw	a4,116(a5) # 20000074 <camera_type>
     4de:	4789                	li	a5,2
     4e0:	00f71563          	bne	a4,a5,4ea <DMA1_Channel4_IRQHandler+0x2a>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:230
            ov7725_uart_dma();
     4e4:	354010ef          	jal	ra,1838 <ov7725_uart_dma>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:234
        else if(camera_type == CAMERA_GRAYSCALE)
            mt9v03x_dma();
    }
}
     4e8:	a811                	j	4fc <DMA1_Channel4_IRQHandler+0x3c>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:231
        else if(camera_type == CAMERA_GRAYSCALE)
     4ea:	200007b7          	lui	a5,0x20000
     4ee:	0747a703          	lw	a4,116(a5) # 20000074 <camera_type>
     4f2:	4785                	li	a5,1
     4f4:	00f71463          	bne	a4,a5,4fc <DMA1_Channel4_IRQHandler+0x3c>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:232
            mt9v03x_dma();
     4f8:	26c010ef          	jal	ra,1764 <mt9v03x_dma>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:234
}
     4fc:	0001                	nop
     4fe:	4432                	lw	s0,12(sp)
     500:	0141                	addi	sp,sp,16
     502:	30200073          	mret

00000506 <NMI_Handler>:
NMI_Handler():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:243
* Description    : This function handles NMI exception.
* Input          : None
* Return         : None
*******************************************************************************/
void NMI_Handler(void)
{
     506:	1141                	addi	sp,sp,-16
     508:	c622                	sw	s0,12(sp)
     50a:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:245

}
     50c:	0001                	nop
     50e:	4432                	lw	s0,12(sp)
     510:	0141                	addi	sp,sp,16
     512:	30200073          	mret

00000516 <HardFault_Handler>:
HardFault_Handler():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:254
* Description    : This function handles Hard Fault exception.
* Input          : None
* Return         : None
*******************************************************************************/
void HardFault_Handler(void)
{
     516:	1141                	addi	sp,sp,-16
     518:	c622                	sw	s0,12(sp)
     51a:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/isr.c:256 (discriminator 1)

  while (1)
     51c:	a001                	j	51c <HardFault_Handler+0x6>

0000051e <get_sensor_data>:
get_sensor_data():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/main.c:41
//  @return     void
//  @since      v1.0
//  Sample usage:
//-------------------------------------------------------------------------------------------------------------------
void get_sensor_data(void)
{
     51e:	1141                	addi	sp,sp,-16
     520:	c622                	sw	s0,12(sp)
     522:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/main.c:43
    //这里仅仅是提供一个模拟数据
    slave_encoder_left++;
     524:	81019783          	lh	a5,-2032(gp) # 20000080 <_edata>
     528:	07c2                	slli	a5,a5,0x10
     52a:	83c1                	srli	a5,a5,0x10
     52c:	0785                	addi	a5,a5,1
     52e:	07c2                	slli	a5,a5,0x10
     530:	83c1                	srli	a5,a5,0x10
     532:	01079713          	slli	a4,a5,0x10
     536:	8741                	srai	a4,a4,0x10
     538:	80e19823          	sh	a4,-2032(gp) # 20000080 <_edata>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/main.c:44
    slave_encoder_right--;
     53c:	81219783          	lh	a5,-2030(gp) # 20000082 <slave_encoder_right>
     540:	07c2                	slli	a5,a5,0x10
     542:	83c1                	srli	a5,a5,0x10
     544:	17fd                	addi	a5,a5,-1
     546:	07c2                	slli	a5,a5,0x10
     548:	83c1                	srli	a5,a5,0x10
     54a:	01079713          	slli	a4,a5,0x10
     54e:	8741                	srai	a4,a4,0x10
     550:	80e19923          	sh	a4,-2030(gp) # 20000082 <slave_encoder_right>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/main.c:45
    slave_position += 10;
     554:	81419783          	lh	a5,-2028(gp) # 20000084 <slave_position>
     558:	07c2                	slli	a5,a5,0x10
     55a:	83c1                	srli	a5,a5,0x10
     55c:	07a9                	addi	a5,a5,10
     55e:	07c2                	slli	a5,a5,0x10
     560:	83c1                	srli	a5,a5,0x10
     562:	01079713          	slli	a4,a5,0x10
     566:	8741                	srai	a4,a4,0x10
     568:	80e19a23          	sh	a4,-2028(gp) # 20000084 <slave_position>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/main.c:46
}
     56c:	0001                	nop
     56e:	4432                	lw	s0,12(sp)
     570:	0141                	addi	sp,sp,16
     572:	8082                	ret

00000574 <process_data>:
process_data():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/main.c:56
//  @return     void
//  @since      v1.0
//  Sample usage:
//-------------------------------------------------------------------------------------------------------------------
void process_data(void)
{
     574:	1141                	addi	sp,sp,-16
     576:	c622                	sw	s0,12(sp)
     578:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/main.c:57
    temp_buff[0] = 0xD8;                         //帧头
     57a:	fd800713          	li	a4,-40
     57e:	82e18c23          	sb	a4,-1992(gp) # 200000a8 <temp_buff>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/main.c:58
    temp_buff[1] = 0xB0;                         //功能字
     582:	83818793          	addi	a5,gp,-1992 # 200000a8 <temp_buff>
     586:	fb000713          	li	a4,-80
     58a:	00e780a3          	sb	a4,1(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/main.c:59
    temp_buff[2] = slave_encoder_left>>8;        //数据高8位
     58e:	81019783          	lh	a5,-2032(gp) # 20000080 <_edata>
     592:	87a1                	srai	a5,a5,0x8
     594:	07c2                	slli	a5,a5,0x10
     596:	87c1                	srai	a5,a5,0x10
     598:	0ff7f713          	andi	a4,a5,255
     59c:	83818793          	addi	a5,gp,-1992 # 200000a8 <temp_buff>
     5a0:	00e78123          	sb	a4,2(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/main.c:60
    temp_buff[3] = slave_encoder_left&0xFF;      //数据低8位
     5a4:	81019783          	lh	a5,-2032(gp) # 20000080 <_edata>
     5a8:	0ff7f713          	andi	a4,a5,255
     5ac:	83818793          	addi	a5,gp,-1992 # 200000a8 <temp_buff>
     5b0:	00e781a3          	sb	a4,3(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/main.c:62

    temp_buff[4] = 0xB1;                         //功能字
     5b4:	83818793          	addi	a5,gp,-1992 # 200000a8 <temp_buff>
     5b8:	fb100713          	li	a4,-79
     5bc:	00e78223          	sb	a4,4(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/main.c:63
    temp_buff[5] = slave_encoder_right>>8;       //数据高8位
     5c0:	81219783          	lh	a5,-2030(gp) # 20000082 <slave_encoder_right>
     5c4:	87a1                	srai	a5,a5,0x8
     5c6:	07c2                	slli	a5,a5,0x10
     5c8:	87c1                	srai	a5,a5,0x10
     5ca:	0ff7f713          	andi	a4,a5,255
     5ce:	83818793          	addi	a5,gp,-1992 # 200000a8 <temp_buff>
     5d2:	00e782a3          	sb	a4,5(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/main.c:64
    temp_buff[6] = slave_encoder_right&0xFF;     //数据低8位
     5d6:	81219783          	lh	a5,-2030(gp) # 20000082 <slave_encoder_right>
     5da:	0ff7f713          	andi	a4,a5,255
     5de:	83818793          	addi	a5,gp,-1992 # 200000a8 <temp_buff>
     5e2:	00e78323          	sb	a4,6(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/main.c:66

    temp_buff[7] = 0xB2;                         //功能字
     5e6:	83818793          	addi	a5,gp,-1992 # 200000a8 <temp_buff>
     5ea:	fb200713          	li	a4,-78
     5ee:	00e783a3          	sb	a4,7(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/main.c:67
    temp_buff[8] = slave_position>>8;            //数据高8位
     5f2:	81419783          	lh	a5,-2028(gp) # 20000084 <slave_position>
     5f6:	87a1                	srai	a5,a5,0x8
     5f8:	07c2                	slli	a5,a5,0x10
     5fa:	87c1                	srai	a5,a5,0x10
     5fc:	0ff7f713          	andi	a4,a5,255
     600:	83818793          	addi	a5,gp,-1992 # 200000a8 <temp_buff>
     604:	00e78423          	sb	a4,8(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/main.c:68
    temp_buff[9] = slave_position&0xFF;          //数据低8位
     608:	81419783          	lh	a5,-2028(gp) # 20000084 <slave_position>
     60c:	0ff7f713          	andi	a4,a5,255
     610:	83818793          	addi	a5,gp,-1992 # 200000a8 <temp_buff>
     614:	00e784a3          	sb	a4,9(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/main.c:70

    temp_buff[10] = 0xEE;                        //帧尾
     618:	83818793          	addi	a5,gp,-1992 # 200000a8 <temp_buff>
     61c:	5739                	li	a4,-18
     61e:	00e78523          	sb	a4,10(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/main.c:71
}
     622:	0001                	nop
     624:	4432                	lw	s0,12(sp)
     626:	0141                	addi	sp,sp,16
     628:	8082                	ret

0000062a <TIM4_IRQHandler>:
TIM4_IRQHandler():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/main.c:82
//  @since      v1.0
//  Sample usage:
//-------------------------------------------------------------------------------------------------------------------
void TIM4_IRQHandler(void) __attribute__((interrupt("WCH-Interrupt-fast")));
void TIM4_IRQHandler(void)
{
     62a:	1141                	addi	sp,sp,-16
     62c:	c622                	sw	s0,12(sp)
     62e:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/main.c:83
    if(TIM_GetITStatus(TIM4, TIM_IT_Update) != RESET)
     630:	4585                	li	a1,1
     632:	400017b7          	lui	a5,0x40001
     636:	80078513          	addi	a0,a5,-2048 # 40000800 <_eusrstack+0x1fffb800>
     63a:	391000ef          	jal	ra,11ca <TIM_GetITStatus>
     63e:	87aa                	mv	a5,a0
     640:	cf85                	beqz	a5,678 <TIM4_IRQHandler+0x4e>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/main.c:85
    {
        get_sensor_data();                          //获取传感器数据。
     642:	3df1                	jal	51e <get_sensor_data>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/main.c:86
        process_data();                             //根据协议处理数据，并存入temp_buff中。
     644:	3f05                	jal	574 <process_data>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/main.c:88

        uart_putbuff(UART_3, temp_buff, LINE_LEN);  //通过串口3将数据发送出去。
     646:	462d                	li	a2,11
     648:	83818593          	addi	a1,gp,-1992 # 200000a8 <temp_buff>
     64c:	4509                	li	a0,2
     64e:	153010ef          	jal	ra,1fa0 <uart_putbuff>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/main.c:90

        GPIO_PIN_SET(A0);                           //A0引脚拉高
     652:	678d                	lui	a5,0x3
     654:	4c07a783          	lw	a5,1216(a5) # 34c0 <GPION>
     658:	873e                	mv	a4,a5
     65a:	4785                	li	a5,1
     65c:	cb1c                	sw	a5,16(a4)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/main.c:94



        GPIO_PIN_RESET(A0);                         //A0引脚拉低
     65e:	678d                	lui	a5,0x3
     660:	4c07a783          	lw	a5,1216(a5) # 34c0 <GPION>
     664:	873e                	mv	a4,a5
     666:	4785                	li	a5,1
     668:	cb5c                	sw	a5,20(a4)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/main.c:95
        TIM_ClearITPendingBit(TIM4, TIM_IT_Update); //清除中断标志位
     66a:	4585                	li	a1,1
     66c:	400017b7          	lui	a5,0x40001
     670:	80078513          	addi	a0,a5,-2048 # 40000800 <_eusrstack+0x1fffb800>
     674:	3c7000ef          	jal	ra,123a <TIM_ClearITPendingBit>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/main.c:97
    }
}
     678:	0001                	nop
     67a:	4432                	lw	s0,12(sp)
     67c:	0141                	addi	sp,sp,16
     67e:	30200073          	mret

00000682 <main>:
main():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/main.c:100

int main(void)
{
     682:	1141                	addi	sp,sp,-16
     684:	c606                	sw	ra,12(sp)
     686:	c422                	sw	s0,8(sp)
     688:	c24a                	sw	s2,4(sp)
     68a:	c04e                	sw	s3,0(sp)
     68c:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/main.c:101
    DisableGlobalIRQ();
     68e:	45e010ef          	jal	ra,1aec <DisableGlobalIRQ>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/main.c:102
    board_init();           //务必保留，本函数用于初始化MPU 时钟 调试串口
     692:	155010ef          	jal	ra,1fe6 <board_init>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/main.c:104

    systick_delay_ms(3000);                                 //从机延时3秒钟，等待主机初始化成功。
     696:	8281a703          	lw	a4,-2008(gp) # 20000098 <sys_clk>
     69a:	6789                	lui	a5,0x2
     69c:	f4078793          	addi	a5,a5,-192 # 1f40 <uart_init+0xfa>
     6a0:	02f75733          	divu	a4,a4,a5
     6a4:	6785                	lui	a5,0x1
     6a6:	bb878793          	addi	a5,a5,-1096 # bb8 <GPIO_PinRemapConfig+0xe4>
     6aa:	02f707b3          	mul	a5,a4,a5
     6ae:	893e                	mv	s2,a5
     6b0:	4981                	li	s3,0
     6b2:	854a                	mv	a0,s2
     6b4:	85ce                	mv	a1,s3
     6b6:	61e010ef          	jal	ra,1cd4 <systick_delay>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/main.c:105
    gpio_init(A0, GPO, 0, GPIO_PIN_CONFIG);                 //同步引脚初始化
     6ba:	31000693          	li	a3,784
     6be:	4601                	li	a2,0
     6c0:	4585                	li	a1,1
     6c2:	4501                	li	a0,0
     6c4:	1a2010ef          	jal	ra,1866 <gpio_init>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/main.c:106
    uart_init(UART_3, 460800, UART3_TX_B10, UART3_RX_B11);  //串口3初始化，波特率460800
     6c8:	02100693          	li	a3,33
     6cc:	02000613          	li	a2,32
     6d0:	000717b7          	lui	a5,0x71
     6d4:	80078593          	addi	a1,a5,-2048 # 70800 <_data_lma+0x6d21c>
     6d8:	4509                	li	a0,2
     6da:	76c010ef          	jal	ra,1e46 <uart_init>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/main.c:107
    timer_pit_interrupt_ms(TIMER_4, 5);                     //定时器4初始化
     6de:	4595                	li	a1,5
     6e0:	450d                	li	a0,3
     6e2:	46e010ef          	jal	ra,1b50 <timer_pit_interrupt_ms>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/main.c:109

    EnableGlobalIRQ(0);
     6e6:	4501                	li	a0,0
     6e8:	440010ef          	jal	ra,1b28 <EnableGlobalIRQ>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../USER/main.c:110 (discriminator 1)
    while(1)
     6ec:	a001                	j	6ec <main+0x6a>

000006ee <handle_reset>:
handle_reset():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:147
	.weak	handle_reset
	.align	1
handle_reset:
.option push 
.option	norelax 
	la gp, __global_pointer$
     6ee:	20000197          	auipc	gp,0x20000
     6f2:	18218193          	addi	gp,gp,386 # 20000870 <__global_pointer$>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:150
.option	pop 
1:
	la sp, _eusrstack 
     6f6:	20005117          	auipc	sp,0x20005
     6fa:	90a10113          	addi	sp,sp,-1782 # 20005000 <_eusrstack>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:153
2:
	/* Load data section from flash to RAM */
	la a0, _data_lma
     6fe:	00003517          	auipc	a0,0x3
     702:	ee650513          	addi	a0,a0,-282 # 35e4 <_data_lma>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:154
	la a1, _data_vma
     706:	20000597          	auipc	a1,0x20000
     70a:	8fa58593          	addi	a1,a1,-1798 # 20000000 <_data_vma>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:155
	la a2, _edata
     70e:	81018613          	addi	a2,gp,-2032 # 20000080 <_edata>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:156
	bgeu a1, a2, 2f
     712:	00c5fa63          	bgeu	a1,a2,726 <handle_reset+0x38>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:158
1:
	lw t0, (a0)
     716:	00052283          	lw	t0,0(a0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:159
	sw t0, (a1)
     71a:	0055a023          	sw	t0,0(a1)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:160
	addi a0, a0, 4
     71e:	0511                	addi	a0,a0,4
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:161
	addi a1, a1, 4
     720:	0591                	addi	a1,a1,4
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:162
	bltu a1, a2, 1b
     722:	fec5eae3          	bltu	a1,a2,716 <handle_reset+0x28>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:165
2:
	/* clear bss section */
	la a0, _sbss
     726:	81018513          	addi	a0,gp,-2032 # 20000080 <_edata>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:166
	la a1, _ebss
     72a:	85418593          	addi	a1,gp,-1964 # 200000c4 <_ebss>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:167
	bgeu a0, a1, 2f
     72e:	00b57763          	bgeu	a0,a1,73c <handle_reset+0x4e>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:169
1:
	sw zero, (a0)
     732:	00052023          	sw	zero,0(a0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:170
	addi a0, a0, 4
     736:	0511                	addi	a0,a0,4
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:171
	bltu a0, a1, 1b
     738:	feb56de3          	bltu	a0,a1,732 <handle_reset+0x44>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:174
2:
	/* enable all interrupt */
  li t0, 0x88
     73c:	08800293          	li	t0,136
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:175
  csrs mstatus, t0
     740:	3002a073          	csrs	mstatus,t0
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:176
	la t0, _vector_base
     744:	00000297          	auipc	t0,0x0
     748:	8f428293          	addi	t0,t0,-1804 # 38 <_einit>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:177
  ori t0, t0, 1
     74c:	0012e293          	ori	t0,t0,1
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:178
	csrw mtvec, t0
     750:	30529073          	csrw	mtvec,t0
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:180

  jal  SystemInit
     754:	291010ef          	jal	ra,21e4 <SystemInit>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:181
	la t0, main
     758:	00000297          	auipc	t0,0x0
     75c:	f2a28293          	addi	t0,t0,-214 # 682 <main>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:182
	csrw mepc, t0
     760:	34129073          	csrw	mepc,t0
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:183
	mret
     764:	30200073          	mret

00000768 <DMA_GetFlagStatus>:
DMA_GetFlagStatus():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_dma.c:290
*                      DMA2_FLAG_HT5: DMA2 Channel5 half transfer flag.
*                      DMA2_FLAG_TE5: DMA2 Channel5 transfer error flag.
* Return         : The new state of DMAy_FLAG (SET or RESET). 
*********************************************************************************/
FlagStatus DMA_GetFlagStatus(uint32_t DMAy_FLAG)
{
     768:	7179                	addi	sp,sp,-48
     76a:	d622                	sw	s0,44(sp)
     76c:	1800                	addi	s0,sp,48
     76e:	fca42e23          	sw	a0,-36(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_dma.c:291
  FlagStatus bitstatus = RESET;
     772:	fe042623          	sw	zero,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_dma.c:292
  uint32_t tmpreg = 0;
     776:	fe042423          	sw	zero,-24(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_dma.c:294
  
  if ((DMAy_FLAG & FLAG_Mask) != (uint32_t)RESET)
     77a:	fdc42703          	lw	a4,-36(s0)
     77e:	100007b7          	lui	a5,0x10000
     782:	8ff9                	and	a5,a5,a4
     784:	cb89                	beqz	a5,796 <DMA_GetFlagStatus+0x2e>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_dma.c:296
  {
    tmpreg = DMA2->INTFR ;
     786:	400207b7          	lui	a5,0x40020
     78a:	40078793          	addi	a5,a5,1024 # 40020400 <_eusrstack+0x2001b400>
     78e:	439c                	lw	a5,0(a5)
     790:	fef42423          	sw	a5,-24(s0)
     794:	a031                	j	7a0 <DMA_GetFlagStatus+0x38>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_dma.c:300
  }
  else
  {
    tmpreg = DMA1->INTFR ;
     796:	400207b7          	lui	a5,0x40020
     79a:	439c                	lw	a5,0(a5)
     79c:	fef42423          	sw	a5,-24(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_dma.c:303
  }

  if ((tmpreg & DMAy_FLAG) != (uint32_t)RESET)
     7a0:	fe842703          	lw	a4,-24(s0)
     7a4:	fdc42783          	lw	a5,-36(s0)
     7a8:	8ff9                	and	a5,a5,a4
     7aa:	c789                	beqz	a5,7b4 <DMA_GetFlagStatus+0x4c>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_dma.c:305
  {
    bitstatus = SET;
     7ac:	4785                	li	a5,1
     7ae:	fef42623          	sw	a5,-20(s0)
     7b2:	a019                	j	7b8 <DMA_GetFlagStatus+0x50>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_dma.c:309
  }
  else
  {
    bitstatus = RESET;
     7b4:	fe042623          	sw	zero,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_dma.c:312
  }
  
  return  bitstatus;
     7b8:	fec42783          	lw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_dma.c:313
}
     7bc:	853e                	mv	a0,a5
     7be:	5432                	lw	s0,44(sp)
     7c0:	6145                	addi	sp,sp,48
     7c2:	8082                	ret

000007c4 <DMA_ClearFlag>:
DMA_ClearFlag():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_dma.c:371
*                      DMA2_FLAG_HT5: DMA2 Channel5 half transfer flag.
*                      DMA2_FLAG_TE5: DMA2 Channel5 transfer error flag.
* Return         : None 
*********************************************************************************/
void DMA_ClearFlag(uint32_t DMAy_FLAG)
{
     7c4:	1101                	addi	sp,sp,-32
     7c6:	ce22                	sw	s0,28(sp)
     7c8:	1000                	addi	s0,sp,32
     7ca:	fea42623          	sw	a0,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_dma.c:372
  if ((DMAy_FLAG & FLAG_Mask) != (uint32_t)RESET)
     7ce:	fec42703          	lw	a4,-20(s0)
     7d2:	100007b7          	lui	a5,0x10000
     7d6:	8ff9                	and	a5,a5,a4
     7d8:	cb89                	beqz	a5,7ea <DMA_ClearFlag+0x26>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_dma.c:374
  {
    DMA2->INTFCR = DMAy_FLAG;
     7da:	400207b7          	lui	a5,0x40020
     7de:	40078793          	addi	a5,a5,1024 # 40020400 <_eusrstack+0x2001b400>
     7e2:	fec42703          	lw	a4,-20(s0)
     7e6:	c3d8                	sw	a4,4(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_dma.c:380
  }
  else
  {
    DMA1->INTFCR = DMAy_FLAG;
  }
}
     7e8:	a031                	j	7f4 <DMA_ClearFlag+0x30>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_dma.c:378
    DMA1->INTFCR = DMAy_FLAG;
     7ea:	400207b7          	lui	a5,0x40020
     7ee:	fec42703          	lw	a4,-20(s0)
     7f2:	c3d8                	sw	a4,4(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_dma.c:380
}
     7f4:	0001                	nop
     7f6:	4472                	lw	s0,28(sp)
     7f8:	6105                	addi	sp,sp,32
     7fa:	8082                	ret

000007fc <EXTI_GetITStatus>:
EXTI_GetITStatus():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:131
* Description    : Checks whether the specified EXTI line is asserted or not.
* Input          : EXTI_Line: specifies the EXTI lines to be enabled or disabled.
* Return         : The new state of EXTI_Line (SET or RESET).
*********************************************************************************/	
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
     7fc:	7179                	addi	sp,sp,-48
     7fe:	d622                	sw	s0,44(sp)
     800:	1800                	addi	s0,sp,48
     802:	fca42e23          	sw	a0,-36(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:132
  ITStatus bitstatus = RESET;
     806:	fe042623          	sw	zero,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:133
  uint32_t enablestatus = 0;
     80a:	fe042423          	sw	zero,-24(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:135
  
  enablestatus =  EXTI->INTENR & EXTI_Line;
     80e:	400107b7          	lui	a5,0x40010
     812:	40078793          	addi	a5,a5,1024 # 40010400 <_eusrstack+0x2000b400>
     816:	439c                	lw	a5,0(a5)
     818:	fdc42703          	lw	a4,-36(s0)
     81c:	8ff9                	and	a5,a5,a4
     81e:	fef42423          	sw	a5,-24(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:136
  if (((EXTI->INTFR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
     822:	400107b7          	lui	a5,0x40010
     826:	40078793          	addi	a5,a5,1024 # 40010400 <_eusrstack+0x2000b400>
     82a:	4bd8                	lw	a4,20(a5)
     82c:	fdc42783          	lw	a5,-36(s0)
     830:	8ff9                	and	a5,a5,a4
     832:	cb81                	beqz	a5,842 <__stack_size+0x42>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:136 (discriminator 1)
     834:	fe842783          	lw	a5,-24(s0)
     838:	c789                	beqz	a5,842 <__stack_size+0x42>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:138
  {
    bitstatus = SET;
     83a:	4785                	li	a5,1
     83c:	fef42623          	sw	a5,-20(s0)
     840:	a019                	j	846 <__stack_size+0x46>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:142
  }
  else
  {
    bitstatus = RESET;
     842:	fe042623          	sw	zero,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:144
  }
  return bitstatus;
     846:	fec42783          	lw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:145
}
     84a:	853e                	mv	a0,a5
     84c:	5432                	lw	s0,44(sp)
     84e:	6145                	addi	sp,sp,48
     850:	8082                	ret

00000852 <EXTI_ClearITPendingBit>:
EXTI_ClearITPendingBit():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:154
* Description    : Clears the EXTI's line pending bits.
* Input          : EXTI_Line: specifies the EXTI lines to be enabled or disabled.
* Return         : None
*********************************************************************************/
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{  
     852:	1101                	addi	sp,sp,-32
     854:	ce22                	sw	s0,28(sp)
     856:	1000                	addi	s0,sp,32
     858:	fea42623          	sw	a0,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:155
  EXTI->INTFR = EXTI_Line;
     85c:	400107b7          	lui	a5,0x40010
     860:	40078793          	addi	a5,a5,1024 # 40010400 <_eusrstack+0x2000b400>
     864:	fec42703          	lw	a4,-20(s0)
     868:	cbd8                	sw	a4,20(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:156
}
     86a:	0001                	nop
     86c:	4472                	lw	s0,28(sp)
     86e:	6105                	addi	sp,sp,32
     870:	8082                	ret

00000872 <GPIO_Init>:
GPIO_Init():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:88
* Input          : GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
*      contains the configuration information for the specified GPIO peripheral.
* Return         : None
*******************************************************************************/
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
     872:	7139                	addi	sp,sp,-64
     874:	de22                	sw	s0,60(sp)
     876:	0080                	addi	s0,sp,64
     878:	fca42623          	sw	a0,-52(s0)
     87c:	fcb42423          	sw	a1,-56(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:89
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
     880:	fe042623          	sw	zero,-20(s0)
     884:	fe042023          	sw	zero,-32(s0)
     888:	fe042423          	sw	zero,-24(s0)
     88c:	fc042e23          	sw	zero,-36(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:90
  uint32_t tmpreg = 0x00, pinmask = 0x00;
     890:	fe042223          	sw	zero,-28(s0)
     894:	fc042c23          	sw	zero,-40(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:92

  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
     898:	fc842783          	lw	a5,-56(s0)
     89c:	479c                	lw	a5,8(a5)
     89e:	8bbd                	andi	a5,a5,15
     8a0:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:94
	
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
     8a4:	fc842783          	lw	a5,-56(s0)
     8a8:	479c                	lw	a5,8(a5)
     8aa:	8bc1                	andi	a5,a5,16
     8ac:	cb89                	beqz	a5,8be <GPIO_Init+0x4c>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:96
  { 
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
     8ae:	fc842783          	lw	a5,-56(s0)
     8b2:	43dc                	lw	a5,4(a5)
     8b4:	fec42703          	lw	a4,-20(s0)
     8b8:	8fd9                	or	a5,a5,a4
     8ba:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:99
  }

  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
     8be:	fc842783          	lw	a5,-56(s0)
     8c2:	0007d783          	lhu	a5,0(a5)
     8c6:	0ff7f793          	andi	a5,a5,255
     8ca:	cff1                	beqz	a5,9a6 <GPIO_Init+0x134>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:101
  {
    tmpreg = GPIOx->CFGLR;
     8cc:	fcc42783          	lw	a5,-52(s0)
     8d0:	439c                	lw	a5,0(a5)
     8d2:	fef42223          	sw	a5,-28(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:103
		
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
     8d6:	fe042423          	sw	zero,-24(s0)
     8da:	a865                	j	992 <GPIO_Init+0x120>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:105
    {
      pos = ((uint32_t)0x01) << pinpos;
     8dc:	fe842783          	lw	a5,-24(s0)
     8e0:	4705                	li	a4,1
     8e2:	00f717b3          	sll	a5,a4,a5
     8e6:	fcf42e23          	sw	a5,-36(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:106
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
     8ea:	fc842783          	lw	a5,-56(s0)
     8ee:	0007d783          	lhu	a5,0(a5)
     8f2:	873e                	mv	a4,a5
     8f4:	fdc42783          	lw	a5,-36(s0)
     8f8:	8ff9                	and	a5,a5,a4
     8fa:	fef42023          	sw	a5,-32(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:108
			
      if (currentpin == pos)
     8fe:	fe042703          	lw	a4,-32(s0)
     902:	fdc42783          	lw	a5,-36(s0)
     906:	08f71163          	bne	a4,a5,988 <GPIO_Init+0x116>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:110
      {
        pos = pinpos << 2;
     90a:	fe842783          	lw	a5,-24(s0)
     90e:	078a                	slli	a5,a5,0x2
     910:	fcf42e23          	sw	a5,-36(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:111
        pinmask = ((uint32_t)0x0F) << pos;
     914:	fdc42783          	lw	a5,-36(s0)
     918:	473d                	li	a4,15
     91a:	00f717b3          	sll	a5,a4,a5
     91e:	fcf42c23          	sw	a5,-40(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:112
        tmpreg &= ~pinmask;
     922:	fd842783          	lw	a5,-40(s0)
     926:	fff7c793          	not	a5,a5
     92a:	fe442703          	lw	a4,-28(s0)
     92e:	8ff9                	and	a5,a5,a4
     930:	fef42223          	sw	a5,-28(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:113
        tmpreg |= (currentmode << pos);
     934:	fdc42783          	lw	a5,-36(s0)
     938:	fec42703          	lw	a4,-20(s0)
     93c:	00f717b3          	sll	a5,a4,a5
     940:	fe442703          	lw	a4,-28(s0)
     944:	8fd9                	or	a5,a5,a4
     946:	fef42223          	sw	a5,-28(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:115

        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
     94a:	fc842783          	lw	a5,-56(s0)
     94e:	4798                	lw	a4,8(a5)
     950:	02800793          	li	a5,40
     954:	00f71b63          	bne	a4,a5,96a <GPIO_Init+0xf8>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:117
        {
          GPIOx->BCR = (((uint32_t)0x01) << pinpos);
     958:	fe842783          	lw	a5,-24(s0)
     95c:	4705                	li	a4,1
     95e:	00f71733          	sll	a4,a4,a5
     962:	fcc42783          	lw	a5,-52(s0)
     966:	cbd8                	sw	a4,20(a5)
     968:	a005                	j	988 <GPIO_Init+0x116>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:121
        }
        else
        {
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
     96a:	fc842783          	lw	a5,-56(s0)
     96e:	4798                	lw	a4,8(a5)
     970:	04800793          	li	a5,72
     974:	00f71a63          	bne	a4,a5,988 <GPIO_Init+0x116>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:123
          {
            GPIOx->BSHR = (((uint32_t)0x01) << pinpos);
     978:	fe842783          	lw	a5,-24(s0)
     97c:	4705                	li	a4,1
     97e:	00f71733          	sll	a4,a4,a5
     982:	fcc42783          	lw	a5,-52(s0)
     986:	cb98                	sw	a4,16(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:103 (discriminator 2)
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
     988:	fe842783          	lw	a5,-24(s0)
     98c:	0785                	addi	a5,a5,1
     98e:	fef42423          	sw	a5,-24(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:103 (discriminator 1)
     992:	fe842703          	lw	a4,-24(s0)
     996:	479d                	li	a5,7
     998:	f4e7f2e3          	bgeu	a5,a4,8dc <GPIO_Init+0x6a>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:128
          }
        }
      }
    }
    GPIOx->CFGLR = tmpreg;
     99c:	fcc42783          	lw	a5,-52(s0)
     9a0:	fe442703          	lw	a4,-28(s0)
     9a4:	c398                	sw	a4,0(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:131
  }

  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
     9a6:	fc842783          	lw	a5,-56(s0)
     9aa:	0007d703          	lhu	a4,0(a5)
     9ae:	0ff00793          	li	a5,255
     9b2:	0ee7f163          	bgeu	a5,a4,a94 <GPIO_Init+0x222>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:133
  {
    tmpreg = GPIOx->CFGHR;
     9b6:	fcc42783          	lw	a5,-52(s0)
     9ba:	43dc                	lw	a5,4(a5)
     9bc:	fef42223          	sw	a5,-28(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:135
		
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
     9c0:	fe042423          	sw	zero,-24(s0)
     9c4:	a875                	j	a80 <GPIO_Init+0x20e>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:137
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
     9c6:	fe842783          	lw	a5,-24(s0)
     9ca:	07a1                	addi	a5,a5,8
     9cc:	4705                	li	a4,1
     9ce:	00f717b3          	sll	a5,a4,a5
     9d2:	fcf42e23          	sw	a5,-36(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:138
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
     9d6:	fc842783          	lw	a5,-56(s0)
     9da:	0007d783          	lhu	a5,0(a5)
     9de:	873e                	mv	a4,a5
     9e0:	fdc42783          	lw	a5,-36(s0)
     9e4:	8ff9                	and	a5,a5,a4
     9e6:	fef42023          	sw	a5,-32(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:140
			
      if (currentpin == pos)
     9ea:	fe042703          	lw	a4,-32(s0)
     9ee:	fdc42783          	lw	a5,-36(s0)
     9f2:	08f71263          	bne	a4,a5,a76 <GPIO_Init+0x204>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:142
      {
        pos = pinpos << 2;
     9f6:	fe842783          	lw	a5,-24(s0)
     9fa:	078a                	slli	a5,a5,0x2
     9fc:	fcf42e23          	sw	a5,-36(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:143
        pinmask = ((uint32_t)0x0F) << pos;
     a00:	fdc42783          	lw	a5,-36(s0)
     a04:	473d                	li	a4,15
     a06:	00f717b3          	sll	a5,a4,a5
     a0a:	fcf42c23          	sw	a5,-40(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:144
        tmpreg &= ~pinmask;
     a0e:	fd842783          	lw	a5,-40(s0)
     a12:	fff7c793          	not	a5,a5
     a16:	fe442703          	lw	a4,-28(s0)
     a1a:	8ff9                	and	a5,a5,a4
     a1c:	fef42223          	sw	a5,-28(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:145
        tmpreg |= (currentmode << pos);
     a20:	fdc42783          	lw	a5,-36(s0)
     a24:	fec42703          	lw	a4,-20(s0)
     a28:	00f717b3          	sll	a5,a4,a5
     a2c:	fe442703          	lw	a4,-28(s0)
     a30:	8fd9                	or	a5,a5,a4
     a32:	fef42223          	sw	a5,-28(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:147

        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
     a36:	fc842783          	lw	a5,-56(s0)
     a3a:	4798                	lw	a4,8(a5)
     a3c:	02800793          	li	a5,40
     a40:	00f71b63          	bne	a4,a5,a56 <GPIO_Init+0x1e4>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:149
        {
          GPIOx->BCR = (((uint32_t)0x01) << (pinpos + 0x08));
     a44:	fe842783          	lw	a5,-24(s0)
     a48:	07a1                	addi	a5,a5,8
     a4a:	4705                	li	a4,1
     a4c:	00f71733          	sll	a4,a4,a5
     a50:	fcc42783          	lw	a5,-52(s0)
     a54:	cbd8                	sw	a4,20(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:152
        }

        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
     a56:	fc842783          	lw	a5,-56(s0)
     a5a:	4798                	lw	a4,8(a5)
     a5c:	04800793          	li	a5,72
     a60:	00f71b63          	bne	a4,a5,a76 <GPIO_Init+0x204>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:154
        {
          GPIOx->BSHR = (((uint32_t)0x01) << (pinpos + 0x08));
     a64:	fe842783          	lw	a5,-24(s0)
     a68:	07a1                	addi	a5,a5,8
     a6a:	4705                	li	a4,1
     a6c:	00f71733          	sll	a4,a4,a5
     a70:	fcc42783          	lw	a5,-52(s0)
     a74:	cb98                	sw	a4,16(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:135 (discriminator 2)
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
     a76:	fe842783          	lw	a5,-24(s0)
     a7a:	0785                	addi	a5,a5,1
     a7c:	fef42423          	sw	a5,-24(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:135 (discriminator 1)
     a80:	fe842703          	lw	a4,-24(s0)
     a84:	479d                	li	a5,7
     a86:	f4e7f0e3          	bgeu	a5,a4,9c6 <GPIO_Init+0x154>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:158
        }
      }
    }
    GPIOx->CFGHR = tmpreg;
     a8a:	fcc42783          	lw	a5,-52(s0)
     a8e:	fe442703          	lw	a4,-28(s0)
     a92:	c3d8                	sw	a4,4(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:160
  }
}
     a94:	0001                	nop
     a96:	5472                	lw	s0,60(sp)
     a98:	6121                	addi	sp,sp,64
     a9a:	8082                	ret

00000a9c <GPIO_WriteBit>:
GPIO_WriteBit():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:282
*                    Bit_SetL: to clear the port pin.
*                    Bit_SetH: to set the port pin.                  
* Return         : None
*******************************************************************************/
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
     a9c:	1101                	addi	sp,sp,-32
     a9e:	ce22                	sw	s0,28(sp)
     aa0:	1000                	addi	s0,sp,32
     aa2:	fea42623          	sw	a0,-20(s0)
     aa6:	87ae                	mv	a5,a1
     aa8:	fec42223          	sw	a2,-28(s0)
     aac:	fef41523          	sh	a5,-22(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:283
  if (BitVal != Bit_RESET)
     ab0:	fe442783          	lw	a5,-28(s0)
     ab4:	c799                	beqz	a5,ac2 <GPIO_WriteBit+0x26>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:285
  {
    GPIOx->BSHR = GPIO_Pin;
     ab6:	fea45703          	lhu	a4,-22(s0)
     aba:	fec42783          	lw	a5,-20(s0)
     abe:	cb98                	sw	a4,16(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:291
  }
  else
  {
    GPIOx->BCR = GPIO_Pin;
  }
}
     ac0:	a031                	j	acc <GPIO_WriteBit+0x30>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:289
    GPIOx->BCR = GPIO_Pin;
     ac2:	fea45703          	lhu	a4,-22(s0)
     ac6:	fec42783          	lw	a5,-20(s0)
     aca:	cbd8                	sw	a4,20(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:291
}
     acc:	0001                	nop
     ace:	4472                	lw	s0,28(sp)
     ad0:	6105                	addi	sp,sp,32
     ad2:	8082                	ret

00000ad4 <GPIO_PinRemapConfig>:
GPIO_PinRemapConfig():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:402
*      only for High density Value line devices)     
*                  NewState: ENABLE or DISABLE.             
* Return         : None
*******************************************************************************/
void GPIO_PinRemapConfig(uint32_t GPIO_Remap, FunctionalState NewState)
{
     ad4:	7179                	addi	sp,sp,-48
     ad6:	d622                	sw	s0,44(sp)
     ad8:	1800                	addi	s0,sp,48
     ada:	fca42e23          	sw	a0,-36(s0)
     ade:	fcb42c23          	sw	a1,-40(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:403
  uint32_t tmp = 0x00, tmp1 = 0x00, tmpreg = 0x00, tmpmask = 0x00;
     ae2:	fe042423          	sw	zero,-24(s0)
     ae6:	fe042223          	sw	zero,-28(s0)
     aea:	fe042623          	sw	zero,-20(s0)
     aee:	fe042023          	sw	zero,-32(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:405

  if((GPIO_Remap & 0x80000000) == 0x80000000)
     af2:	fdc42783          	lw	a5,-36(s0)
     af6:	0007d863          	bgez	a5,b06 <GPIO_PinRemapConfig+0x32>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:407
  {
    tmpreg = AFIO->PCFR2;
     afa:	400107b7          	lui	a5,0x40010
     afe:	4fdc                	lw	a5,28(a5)
     b00:	fef42623          	sw	a5,-20(s0)
     b04:	a031                	j	b10 <GPIO_PinRemapConfig+0x3c>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:411
  }
  else
  {
    tmpreg = AFIO->PCFR1;
     b06:	400107b7          	lui	a5,0x40010
     b0a:	43dc                	lw	a5,4(a5)
     b0c:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:414
  }

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
     b10:	fdc42783          	lw	a5,-36(s0)
     b14:	83c1                	srli	a5,a5,0x10
     b16:	8bbd                	andi	a5,a5,15
     b18:	fef42023          	sw	a5,-32(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:415
  tmp = GPIO_Remap & LSB_MASK;
     b1c:	fdc42703          	lw	a4,-36(s0)
     b20:	67c1                	lui	a5,0x10
     b22:	17fd                	addi	a5,a5,-1
     b24:	8ff9                	and	a5,a5,a4
     b26:	fef42423          	sw	a5,-24(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:417

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
     b2a:	fdc42703          	lw	a4,-36(s0)
     b2e:	003007b7          	lui	a5,0x300
     b32:	8f7d                	and	a4,a4,a5
     b34:	003007b7          	lui	a5,0x300
     b38:	02f71563          	bne	a4,a5,b62 <GPIO_PinRemapConfig+0x8e>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:419
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
     b3c:	fec42703          	lw	a4,-20(s0)
     b40:	f10007b7          	lui	a5,0xf1000
     b44:	17fd                	addi	a5,a5,-1
     b46:	8ff9                	and	a5,a5,a4
     b48:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:420
    AFIO->PCFR1 &= DBGAFR_SWJCFG_MASK;
     b4c:	400107b7          	lui	a5,0x40010
     b50:	43d4                	lw	a3,4(a5)
     b52:	400107b7          	lui	a5,0x40010
     b56:	f1000737          	lui	a4,0xf1000
     b5a:	177d                	addi	a4,a4,-1
     b5c:	8f75                	and	a4,a4,a3
     b5e:	c3d8                	sw	a4,4(a5)
     b60:	a0ad                	j	bca <GPIO_PinRemapConfig+0xf6>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:422
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
     b62:	fdc42703          	lw	a4,-36(s0)
     b66:	001007b7          	lui	a5,0x100
     b6a:	8ff9                	and	a5,a5,a4
     b6c:	cb8d                	beqz	a5,b9e <GPIO_PinRemapConfig+0xca>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:424
  {
    tmp1 = ((uint32_t)0x03) << tmpmask;
     b6e:	fe042783          	lw	a5,-32(s0)
     b72:	470d                	li	a4,3
     b74:	00f717b3          	sll	a5,a4,a5
     b78:	fef42223          	sw	a5,-28(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:425
    tmpreg &= ~tmp1;
     b7c:	fe442783          	lw	a5,-28(s0)
     b80:	fff7c793          	not	a5,a5
     b84:	fec42703          	lw	a4,-20(s0)
     b88:	8ff9                	and	a5,a5,a4
     b8a:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:426
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
     b8e:	fec42703          	lw	a4,-20(s0)
     b92:	0f0007b7          	lui	a5,0xf000
     b96:	8fd9                	or	a5,a5,a4
     b98:	fef42623          	sw	a5,-20(s0)
     b9c:	a03d                	j	bca <GPIO_PinRemapConfig+0xf6>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:430
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
     b9e:	fdc42783          	lw	a5,-36(s0)
     ba2:	83d5                	srli	a5,a5,0x15
     ba4:	0792                	slli	a5,a5,0x4
     ba6:	fe842703          	lw	a4,-24(s0)
     baa:	00f717b3          	sll	a5,a4,a5
     bae:	fff7c793          	not	a5,a5
     bb2:	fec42703          	lw	a4,-20(s0)
     bb6:	8ff9                	and	a5,a5,a4
     bb8:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:431
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
     bbc:	fec42703          	lw	a4,-20(s0)
     bc0:	0f0007b7          	lui	a5,0xf000
     bc4:	8fd9                	or	a5,a5,a4
     bc6:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:434
  }

  if (NewState != DISABLE)
     bca:	fd842783          	lw	a5,-40(s0)
     bce:	cf91                	beqz	a5,bea <GPIO_PinRemapConfig+0x116>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:436
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
     bd0:	fdc42783          	lw	a5,-36(s0)
     bd4:	83d5                	srli	a5,a5,0x15
     bd6:	0792                	slli	a5,a5,0x4
     bd8:	fe842703          	lw	a4,-24(s0)
     bdc:	00f717b3          	sll	a5,a4,a5
     be0:	fec42703          	lw	a4,-20(s0)
     be4:	8fd9                	or	a5,a5,a4
     be6:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:439
  }

  if((GPIO_Remap & 0x80000000) == 0x80000000)
     bea:	fdc42783          	lw	a5,-36(s0)
     bee:	0007d863          	bgez	a5,bfe <GPIO_PinRemapConfig+0x12a>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:441
  {
    AFIO->PCFR2 = tmpreg;
     bf2:	400107b7          	lui	a5,0x40010
     bf6:	fec42703          	lw	a4,-20(s0)
     bfa:	cfd8                	sw	a4,28(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:447
  }
  else
  {
    AFIO->PCFR1 = tmpreg;
  }  
}
     bfc:	a031                	j	c08 <GPIO_PinRemapConfig+0x134>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:445
    AFIO->PCFR1 = tmpreg;
     bfe:	400107b7          	lui	a5,0x40010
     c02:	fec42703          	lw	a4,-20(s0)
     c06:	c3d8                	sw	a4,4(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:447
}
     c08:	0001                	nop
     c0a:	5432                	lw	s0,44(sp)
     c0c:	6145                	addi	sp,sp,48
     c0e:	8082                	ret

00000c10 <NVIC_EnableIRQ>:
NVIC_EnableIRQ():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Core/core_riscv.h:126
* Function Name  : NVIC_EnableIRQ
* Description    : Enable Interrupt
* Input          : IRQn: Interrupt Numbers
* Return         : None
*******************************************************************************/
RV_STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn){
     c10:	1101                	addi	sp,sp,-32
     c12:	ce22                	sw	s0,28(sp)
     c14:	1000                	addi	s0,sp,32
     c16:	fea42623          	sw	a0,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Core/core_riscv.h:127
  NVIC->IENR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));
     c1a:	fec42783          	lw	a5,-20(s0)
     c1e:	8bfd                	andi	a5,a5,31
     c20:	4705                	li	a4,1
     c22:	00f716b3          	sll	a3,a4,a5
     c26:	e000e737          	lui	a4,0xe000e
     c2a:	fec42783          	lw	a5,-20(s0)
     c2e:	8395                	srli	a5,a5,0x5
     c30:	04078793          	addi	a5,a5,64 # 40010040 <_eusrstack+0x2000b040>
     c34:	078a                	slli	a5,a5,0x2
     c36:	97ba                	add	a5,a5,a4
     c38:	c394                	sw	a3,0(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Core/core_riscv.h:128
}
     c3a:	0001                	nop
     c3c:	4472                	lw	s0,28(sp)
     c3e:	6105                	addi	sp,sp,32
     c40:	8082                	ret

00000c42 <NVIC_DisableIRQ>:
NVIC_DisableIRQ():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Core/core_riscv.h:137
* Description    : Disable Interrupt
* Input          : IRQn: Interrupt Numbers
* Return         : None
*******************************************************************************/
RV_STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
     c42:	1101                	addi	sp,sp,-32
     c44:	ce22                	sw	s0,28(sp)
     c46:	1000                	addi	s0,sp,32
     c48:	fea42623          	sw	a0,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Core/core_riscv.h:138
  NVIC->IRER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));
     c4c:	fec42783          	lw	a5,-20(s0)
     c50:	8bfd                	andi	a5,a5,31
     c52:	4705                	li	a4,1
     c54:	00f716b3          	sll	a3,a4,a5
     c58:	e000e737          	lui	a4,0xe000e
     c5c:	fec42783          	lw	a5,-20(s0)
     c60:	8395                	srli	a5,a5,0x5
     c62:	06078793          	addi	a5,a5,96
     c66:	078a                	slli	a5,a5,0x2
     c68:	97ba                	add	a5,a5,a4
     c6a:	c394                	sw	a3,0(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Core/core_riscv.h:139
}
     c6c:	0001                	nop
     c6e:	4472                	lw	s0,28(sp)
     c70:	6105                	addi	sp,sp,32
     c72:	8082                	ret

00000c74 <NVIC_SetPriority>:
NVIC_SetPriority():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Core/core_riscv.h:208
*                  priority: bit7:pre-emption priority
*                            bit6-bit4: subpriority
* Return         : None
*******************************************************************************/
RV_STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint8_t priority)
{
     c74:	1101                	addi	sp,sp,-32
     c76:	ce22                	sw	s0,28(sp)
     c78:	1000                	addi	s0,sp,32
     c7a:	fea42623          	sw	a0,-20(s0)
     c7e:	87ae                	mv	a5,a1
     c80:	fef405a3          	sb	a5,-21(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Core/core_riscv.h:209
  NVIC->IPRIOR[(uint32_t)(IRQn)] = priority;
     c84:	e000e737          	lui	a4,0xe000e
     c88:	fec42783          	lw	a5,-20(s0)
     c8c:	97ba                	add	a5,a5,a4
     c8e:	feb44703          	lbu	a4,-21(s0)
     c92:	40e78023          	sb	a4,1024(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Core/core_riscv.h:210
}
     c96:	0001                	nop
     c98:	4472                	lw	s0,28(sp)
     c9a:	6105                	addi	sp,sp,32
     c9c:	8082                	ret

00000c9e <NVIC_Init>:
NVIC_Init():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_misc.c:44
* Input          : NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains the
*                                   configuration information for the specified NVIC peripheral.                 
* Return         : None
*******************************************************************************************/
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
     c9e:	1101                	addi	sp,sp,-32
     ca0:	ce06                	sw	ra,28(sp)
     ca2:	cc22                	sw	s0,24(sp)
     ca4:	1000                	addi	s0,sp,32
     ca6:	fea42623          	sw	a0,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_misc.c:47
	//uint8_t tmppre = 0;

	if((PFIC->CFGR&(1<<1)) != 0)                    //中断嵌套标志位：1为关闭
     caa:	e000e7b7          	lui	a5,0xe000e
     cae:	47bc                	lw	a5,72(a5)
     cb0:	8b89                	andi	a5,a5,2
     cb2:	c38d                	beqz	a5,cd4 <NVIC_Init+0x36>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_misc.c:49
	{
		NVIC_SetPriority( NVIC_InitStruct->NVIC_IRQChannel, NVIC_InitStruct->NVIC_IRQChannelSubPriority<<4);
     cb4:	fec42783          	lw	a5,-20(s0)
     cb8:	0007c783          	lbu	a5,0(a5) # e000e000 <_eusrstack+0xc0009000>
     cbc:	873e                	mv	a4,a5
     cbe:	fec42783          	lw	a5,-20(s0)
     cc2:	0027c783          	lbu	a5,2(a5)
     cc6:	0792                	slli	a5,a5,0x4
     cc8:	0ff7f793          	andi	a5,a5,255
     ccc:	85be                	mv	a1,a5
     cce:	853a                	mv	a0,a4
     cd0:	3755                	jal	c74 <NVIC_SetPriority>
     cd2:	a095                	j	d36 <NVIC_Init+0x98>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_misc.c:51
	}
	else if((PFIC->CFGR&(1<<1)) == 0)               //中断嵌套标志位：0为打开
     cd4:	e000e7b7          	lui	a5,0xe000e
     cd8:	47bc                	lw	a5,72(a5)
     cda:	8b89                	andi	a5,a5,2
     cdc:	efa9                	bnez	a5,d36 <NVIC_Init+0x98>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_misc.c:53
	{
        if(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority == 1)
     cde:	fec42783          	lw	a5,-20(s0)
     ce2:	0017c703          	lbu	a4,1(a5) # e000e001 <_eusrstack+0xc0009001>
     ce6:	4785                	li	a5,1
     ce8:	02f71863          	bne	a4,a5,d18 <NVIC_Init+0x7a>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_misc.c:55
        {
            NVIC_SetPriority( NVIC_InitStruct->NVIC_IRQChannel, (1<<7)|(NVIC_InitStruct->NVIC_IRQChannelSubPriority<<4));
     cec:	fec42783          	lw	a5,-20(s0)
     cf0:	0007c783          	lbu	a5,0(a5)
     cf4:	873e                	mv	a4,a5
     cf6:	fec42783          	lw	a5,-20(s0)
     cfa:	0027c783          	lbu	a5,2(a5)
     cfe:	0792                	slli	a5,a5,0x4
     d00:	07e2                	slli	a5,a5,0x18
     d02:	87e1                	srai	a5,a5,0x18
     d04:	f807e793          	ori	a5,a5,-128
     d08:	07e2                	slli	a5,a5,0x18
     d0a:	87e1                	srai	a5,a5,0x18
     d0c:	0ff7f793          	andi	a5,a5,255
     d10:	85be                	mv	a1,a5
     d12:	853a                	mv	a0,a4
     d14:	3785                	jal	c74 <NVIC_SetPriority>
     d16:	a005                	j	d36 <NVIC_Init+0x98>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_misc.c:59
        }
        else
        {
            NVIC_SetPriority( NVIC_InitStruct->NVIC_IRQChannel, (0<<7)|(NVIC_InitStruct->NVIC_IRQChannelSubPriority<<4));
     d18:	fec42783          	lw	a5,-20(s0)
     d1c:	0007c783          	lbu	a5,0(a5)
     d20:	873e                	mv	a4,a5
     d22:	fec42783          	lw	a5,-20(s0)
     d26:	0027c783          	lbu	a5,2(a5)
     d2a:	0792                	slli	a5,a5,0x4
     d2c:	0ff7f793          	andi	a5,a5,255
     d30:	85be                	mv	a1,a5
     d32:	853a                	mv	a0,a4
     d34:	3781                	jal	c74 <NVIC_SetPriority>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_misc.c:93
//	else if(NVIC_Priority_Group == NVIC_PriorityGroup_4)
//	{
//		NVIC_SetPriority( NVIC_InitStruct->NVIC_IRQChannel, NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority<<4);
//	}

  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
     d36:	fec42783          	lw	a5,-20(s0)
     d3a:	43dc                	lw	a5,4(a5)
     d3c:	cb81                	beqz	a5,d4c <NVIC_Init+0xae>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_misc.c:95
  {
  	NVIC_EnableIRQ(NVIC_InitStruct->NVIC_IRQChannel);
     d3e:	fec42783          	lw	a5,-20(s0)
     d42:	0007c783          	lbu	a5,0(a5)
     d46:	853e                	mv	a0,a5
     d48:	35e1                	jal	c10 <NVIC_EnableIRQ>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_misc.c:101
  }
  else
  {
  	NVIC_DisableIRQ(NVIC_InitStruct->NVIC_IRQChannel);
  }
}
     d4a:	a039                	j	d58 <NVIC_Init+0xba>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_misc.c:99
  	NVIC_DisableIRQ(NVIC_InitStruct->NVIC_IRQChannel);
     d4c:	fec42783          	lw	a5,-20(s0)
     d50:	0007c783          	lbu	a5,0(a5)
     d54:	853e                	mv	a0,a5
     d56:	35f5                	jal	c42 <NVIC_DisableIRQ>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_misc.c:101
}
     d58:	0001                	nop
     d5a:	40f2                	lw	ra,28(sp)
     d5c:	4462                	lw	s0,24(sp)
     d5e:	6105                	addi	sp,sp,32
     d60:	8082                	ret

00000d62 <RCC_GetClocksFreq>:
RCC_GetClocksFreq():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:469
* Input          : The result of this function could be not correct when using
*      fractional value for HSE crystal.
* Return         : None
********************************************************************************/
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
     d62:	7179                	addi	sp,sp,-48
     d64:	d622                	sw	s0,44(sp)
     d66:	1800                	addi	s0,sp,48
     d68:	fca42e23          	sw	a0,-36(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:470
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
     d6c:	fe042623          	sw	zero,-20(s0)
     d70:	fe042423          	sw	zero,-24(s0)
     d74:	fe042223          	sw	zero,-28(s0)
     d78:	fe042023          	sw	zero,-32(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:472
  
  tmp = RCC->CFGR0 & CFGR0_SWS_Mask;
     d7c:	400217b7          	lui	a5,0x40021
     d80:	43dc                	lw	a5,4(a5)
     d82:	8bb1                	andi	a5,a5,12
     d84:	fef42623          	sw	a5,-20(s0)
     d88:	fec42703          	lw	a4,-20(s0)
     d8c:	4791                	li	a5,4
     d8e:	02f70263          	beq	a4,a5,db2 <RCC_GetClocksFreq+0x50>
     d92:	fec42703          	lw	a4,-20(s0)
     d96:	47a1                	li	a5,8
     d98:	02f70563          	beq	a4,a5,dc2 <RCC_GetClocksFreq+0x60>
     d9c:	fec42783          	lw	a5,-20(s0)
     da0:	e7c5                	bnez	a5,e48 <RCC_GetClocksFreq+0xe6>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:477
  
  switch (tmp)
  {
    case 0x00: 
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
     da2:	fdc42783          	lw	a5,-36(s0)
     da6:	007a1737          	lui	a4,0x7a1
     daa:	20070713          	addi	a4,a4,512 # 7a1200 <_data_lma+0x79dc1c>
     dae:	c398                	sw	a4,0(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:478
      break;
     db0:	a065                	j	e58 <RCC_GetClocksFreq+0xf6>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:481
		
    case 0x04:
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
     db2:	fdc42783          	lw	a5,-36(s0)
     db6:	007a1737          	lui	a4,0x7a1
     dba:	20070713          	addi	a4,a4,512 # 7a1200 <_data_lma+0x79dc1c>
     dbe:	c398                	sw	a4,0(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:482
      break;
     dc0:	a861                	j	e58 <RCC_GetClocksFreq+0xf6>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:485
		
    case 0x08:
      pllmull = RCC->CFGR0 & CFGR0_PLLMull_Mask;
     dc2:	400217b7          	lui	a5,0x40021
     dc6:	43d8                	lw	a4,4(a5)
     dc8:	003c07b7          	lui	a5,0x3c0
     dcc:	8ff9                	and	a5,a5,a4
     dce:	fef42423          	sw	a5,-24(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:486
      pllsource = RCC->CFGR0 & CFGR0_PLLSRC_Mask;    
     dd2:	400217b7          	lui	a5,0x40021
     dd6:	43d8                	lw	a4,4(a5)
     dd8:	67c1                	lui	a5,0x10
     dda:	8ff9                	and	a5,a5,a4
     ddc:	fef42223          	sw	a5,-28(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:487
      pllmull = ( pllmull >> 18) + 2;
     de0:	fe842783          	lw	a5,-24(s0)
     de4:	83c9                	srli	a5,a5,0x12
     de6:	0789                	addi	a5,a5,2
     de8:	fef42423          	sw	a5,-24(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:489
      
      if (pllsource == 0x00)
     dec:	fe442783          	lw	a5,-28(s0)
     df0:	ef89                	bnez	a5,e0a <RCC_GetClocksFreq+0xa8>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:491
      {
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
     df2:	fe842703          	lw	a4,-24(s0)
     df6:	003d17b7          	lui	a5,0x3d1
     dfa:	90078793          	addi	a5,a5,-1792 # 3d0900 <_data_lma+0x3cd31c>
     dfe:	02f70733          	mul	a4,a4,a5
     e02:	fdc42783          	lw	a5,-36(s0)
     e06:	c398                	sw	a4,0(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:504
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
        }
      } 
      break;
     e08:	a881                	j	e58 <RCC_GetClocksFreq+0xf6>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:495
        if ((RCC->CFGR0 & CFGR0_PLLXTPRE_Mask) != (uint32_t)RESET)
     e0a:	400217b7          	lui	a5,0x40021
     e0e:	43d8                	lw	a4,4(a5)
     e10:	000207b7          	lui	a5,0x20
     e14:	8ff9                	and	a5,a5,a4
     e16:	cf89                	beqz	a5,e30 <RCC_GetClocksFreq+0xce>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:497
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
     e18:	fe842703          	lw	a4,-24(s0)
     e1c:	003d17b7          	lui	a5,0x3d1
     e20:	90078793          	addi	a5,a5,-1792 # 3d0900 <_data_lma+0x3cd31c>
     e24:	02f70733          	mul	a4,a4,a5
     e28:	fdc42783          	lw	a5,-36(s0)
     e2c:	c398                	sw	a4,0(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:504
      break;
     e2e:	a02d                	j	e58 <RCC_GetClocksFreq+0xf6>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:501
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
     e30:	fe842703          	lw	a4,-24(s0)
     e34:	007a17b7          	lui	a5,0x7a1
     e38:	20078793          	addi	a5,a5,512 # 7a1200 <_data_lma+0x79dc1c>
     e3c:	02f70733          	mul	a4,a4,a5
     e40:	fdc42783          	lw	a5,-36(s0)
     e44:	c398                	sw	a4,0(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:504
      break;
     e46:	a809                	j	e58 <RCC_GetClocksFreq+0xf6>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:507

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
     e48:	fdc42783          	lw	a5,-36(s0)
     e4c:	007a1737          	lui	a4,0x7a1
     e50:	20070713          	addi	a4,a4,512 # 7a1200 <_data_lma+0x79dc1c>
     e54:	c398                	sw	a4,0(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:508
      break;
     e56:	0001                	nop
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:511
  }

  tmp = RCC->CFGR0 & CFGR0_HPRE_Set_Mask;
     e58:	400217b7          	lui	a5,0x40021
     e5c:	43dc                	lw	a5,4(a5)
     e5e:	0f07f793          	andi	a5,a5,240
     e62:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:512
  tmp = tmp >> 4;
     e66:	fec42783          	lw	a5,-20(s0)
     e6a:	8391                	srli	a5,a5,0x4
     e6c:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:513
  presc = APBAHBPrescTable[tmp];
     e70:	200007b7          	lui	a5,0x20000
     e74:	00078713          	mv	a4,a5
     e78:	fec42783          	lw	a5,-20(s0)
     e7c:	97ba                	add	a5,a5,a4
     e7e:	0007c783          	lbu	a5,0(a5) # 20000000 <_data_vma>
     e82:	0ff7f793          	andi	a5,a5,255
     e86:	fef42023          	sw	a5,-32(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:514
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
     e8a:	fdc42783          	lw	a5,-36(s0)
     e8e:	4398                	lw	a4,0(a5)
     e90:	fe042783          	lw	a5,-32(s0)
     e94:	00f75733          	srl	a4,a4,a5
     e98:	fdc42783          	lw	a5,-36(s0)
     e9c:	c3d8                	sw	a4,4(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:515
  tmp = RCC->CFGR0 & CFGR0_PPRE1_Set_Mask;
     e9e:	400217b7          	lui	a5,0x40021
     ea2:	43dc                	lw	a5,4(a5)
     ea4:	7007f793          	andi	a5,a5,1792
     ea8:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:516
  tmp = tmp >> 8;
     eac:	fec42783          	lw	a5,-20(s0)
     eb0:	83a1                	srli	a5,a5,0x8
     eb2:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:517
  presc = APBAHBPrescTable[tmp];
     eb6:	200007b7          	lui	a5,0x20000
     eba:	00078713          	mv	a4,a5
     ebe:	fec42783          	lw	a5,-20(s0)
     ec2:	97ba                	add	a5,a5,a4
     ec4:	0007c783          	lbu	a5,0(a5) # 20000000 <_data_vma>
     ec8:	0ff7f793          	andi	a5,a5,255
     ecc:	fef42023          	sw	a5,-32(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:518
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
     ed0:	fdc42783          	lw	a5,-36(s0)
     ed4:	43d8                	lw	a4,4(a5)
     ed6:	fe042783          	lw	a5,-32(s0)
     eda:	00f75733          	srl	a4,a4,a5
     ede:	fdc42783          	lw	a5,-36(s0)
     ee2:	c798                	sw	a4,8(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:519
  tmp = RCC->CFGR0 & CFGR0_PPRE2_Set_Mask;
     ee4:	400217b7          	lui	a5,0x40021
     ee8:	43d8                	lw	a4,4(a5)
     eea:	6791                	lui	a5,0x4
     eec:	80078793          	addi	a5,a5,-2048 # 3800 <_data_lma+0x21c>
     ef0:	8ff9                	and	a5,a5,a4
     ef2:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:520
  tmp = tmp >> 11;
     ef6:	fec42783          	lw	a5,-20(s0)
     efa:	83ad                	srli	a5,a5,0xb
     efc:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:521
  presc = APBAHBPrescTable[tmp];
     f00:	200007b7          	lui	a5,0x20000
     f04:	00078713          	mv	a4,a5
     f08:	fec42783          	lw	a5,-20(s0)
     f0c:	97ba                	add	a5,a5,a4
     f0e:	0007c783          	lbu	a5,0(a5) # 20000000 <_data_vma>
     f12:	0ff7f793          	andi	a5,a5,255
     f16:	fef42023          	sw	a5,-32(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:522
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
     f1a:	fdc42783          	lw	a5,-36(s0)
     f1e:	43d8                	lw	a4,4(a5)
     f20:	fe042783          	lw	a5,-32(s0)
     f24:	00f75733          	srl	a4,a4,a5
     f28:	fdc42783          	lw	a5,-36(s0)
     f2c:	c7d8                	sw	a4,12(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:523
  tmp = RCC->CFGR0 & CFGR0_ADCPRE_Set_Mask;
     f2e:	400217b7          	lui	a5,0x40021
     f32:	43d8                	lw	a4,4(a5)
     f34:	67b1                	lui	a5,0xc
     f36:	8ff9                	and	a5,a5,a4
     f38:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:524
  tmp = tmp >> 14;
     f3c:	fec42783          	lw	a5,-20(s0)
     f40:	83b9                	srli	a5,a5,0xe
     f42:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:525
  presc = ADCPrescTable[tmp];
     f46:	200007b7          	lui	a5,0x20000
     f4a:	07078713          	addi	a4,a5,112 # 20000070 <ADCPrescTable>
     f4e:	fec42783          	lw	a5,-20(s0)
     f52:	97ba                	add	a5,a5,a4
     f54:	0007c783          	lbu	a5,0(a5)
     f58:	0ff7f793          	andi	a5,a5,255
     f5c:	fef42023          	sw	a5,-32(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:526
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
     f60:	fdc42783          	lw	a5,-36(s0)
     f64:	47d8                	lw	a4,12(a5)
     f66:	fe042783          	lw	a5,-32(s0)
     f6a:	02f75733          	divu	a4,a4,a5
     f6e:	fdc42783          	lw	a5,-36(s0)
     f72:	cb98                	sw	a4,16(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:527
}
     f74:	0001                	nop
     f76:	5432                	lw	s0,44(sp)
     f78:	6145                	addi	sp,sp,48
     f7a:	8082                	ret

00000f7c <RCC_APB2PeriphClockCmd>:
RCC_APB2PeriphClockCmd():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:570
*                    RCC_APB2Periph_USART1.
*                  NewState: ENABLE or DISABLE
* Return         : None
*******************************************************************************/	
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
     f7c:	1101                	addi	sp,sp,-32
     f7e:	ce22                	sw	s0,28(sp)
     f80:	1000                	addi	s0,sp,32
     f82:	fea42623          	sw	a0,-20(s0)
     f86:	feb42423          	sw	a1,-24(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:571
  if (NewState != DISABLE)
     f8a:	fe842783          	lw	a5,-24(s0)
     f8e:	cb99                	beqz	a5,fa4 <RCC_APB2PeriphClockCmd+0x28>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:573
  {
    RCC->APB2PCENR |= RCC_APB2Periph;
     f90:	400217b7          	lui	a5,0x40021
     f94:	4f94                	lw	a3,24(a5)
     f96:	400217b7          	lui	a5,0x40021
     f9a:	fec42703          	lw	a4,-20(s0)
     f9e:	8f55                	or	a4,a4,a3
     fa0:	cf98                	sw	a4,24(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:579
  }
  else
  {
    RCC->APB2PCENR &= ~RCC_APB2Periph;
  }
}
     fa2:	a821                	j	fba <RCC_APB2PeriphClockCmd+0x3e>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:577
    RCC->APB2PCENR &= ~RCC_APB2Periph;
     fa4:	400217b7          	lui	a5,0x40021
     fa8:	4f94                	lw	a3,24(a5)
     faa:	fec42783          	lw	a5,-20(s0)
     fae:	fff7c713          	not	a4,a5
     fb2:	400217b7          	lui	a5,0x40021
     fb6:	8f75                	and	a4,a4,a3
     fb8:	cf98                	sw	a4,24(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:579
}
     fba:	0001                	nop
     fbc:	4472                	lw	s0,28(sp)
     fbe:	6105                	addi	sp,sp,32
     fc0:	8082                	ret

00000fc2 <RCC_APB1PeriphClockCmd>:
RCC_APB1PeriphClockCmd():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:603
*                    RCC_APB1Periph_DAC.                
*                  NewState: ENABLE or DISABLE.
* Return         : None
*******************************************************************************/	
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
     fc2:	1101                	addi	sp,sp,-32
     fc4:	ce22                	sw	s0,28(sp)
     fc6:	1000                	addi	s0,sp,32
     fc8:	fea42623          	sw	a0,-20(s0)
     fcc:	feb42423          	sw	a1,-24(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:604
  if (NewState != DISABLE)
     fd0:	fe842783          	lw	a5,-24(s0)
     fd4:	cb99                	beqz	a5,fea <RCC_APB1PeriphClockCmd+0x28>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:606
  {
    RCC->APB1PCENR |= RCC_APB1Periph;
     fd6:	400217b7          	lui	a5,0x40021
     fda:	4fd4                	lw	a3,28(a5)
     fdc:	400217b7          	lui	a5,0x40021
     fe0:	fec42703          	lw	a4,-20(s0)
     fe4:	8f55                	or	a4,a4,a3
     fe6:	cfd8                	sw	a4,28(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:612
  }
  else
  {
    RCC->APB1PCENR &= ~RCC_APB1Periph;
  }
}
     fe8:	a821                	j	1000 <RCC_APB1PeriphClockCmd+0x3e>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:610
    RCC->APB1PCENR &= ~RCC_APB1Periph;
     fea:	400217b7          	lui	a5,0x40021
     fee:	4fd4                	lw	a3,28(a5)
     ff0:	fec42783          	lw	a5,-20(s0)
     ff4:	fff7c713          	not	a4,a5
     ff8:	400217b7          	lui	a5,0x40021
     ffc:	8f75                	and	a4,a4,a3
     ffe:	cfd8                	sw	a4,28(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:612
}
    1000:	0001                	nop
    1002:	4472                	lw	s0,28(sp)
    1004:	6105                	addi	sp,sp,32
    1006:	8082                	ret

00001008 <TIM_TimeBaseInit>:
TIM_TimeBaseInit():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:67
*                  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef
*      structure.
* Return         : None
*******************************************************************************/
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
    1008:	7179                	addi	sp,sp,-48
    100a:	d622                	sw	s0,44(sp)
    100c:	1800                	addi	s0,sp,48
    100e:	fca42e23          	sw	a0,-36(s0)
    1012:	fcb42c23          	sw	a1,-40(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:68
  uint16_t tmpcr1 = 0;
    1016:	fe041723          	sh	zero,-18(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:70

  tmpcr1 = TIMx->CTLR1;  
    101a:	fdc42783          	lw	a5,-36(s0)
    101e:	0007d783          	lhu	a5,0(a5) # 40021000 <_eusrstack+0x2001c000>
    1022:	fef41723          	sh	a5,-18(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:72

  if((TIMx == TIM1) || (TIMx == TIM2) || (TIMx == TIM3)|| (TIMx == TIM4)) 
    1026:	fdc42703          	lw	a4,-36(s0)
    102a:	400137b7          	lui	a5,0x40013
    102e:	c0078793          	addi	a5,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
    1032:	02f70863          	beq	a4,a5,1062 <TIM_TimeBaseInit+0x5a>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:72 (discriminator 1)
    1036:	fdc42703          	lw	a4,-36(s0)
    103a:	400007b7          	lui	a5,0x40000
    103e:	02f70263          	beq	a4,a5,1062 <TIM_TimeBaseInit+0x5a>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:72 (discriminator 2)
    1042:	fdc42703          	lw	a4,-36(s0)
    1046:	400007b7          	lui	a5,0x40000
    104a:	40078793          	addi	a5,a5,1024 # 40000400 <_eusrstack+0x1fffb400>
    104e:	00f70a63          	beq	a4,a5,1062 <TIM_TimeBaseInit+0x5a>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:72 (discriminator 3)
    1052:	fdc42703          	lw	a4,-36(s0)
    1056:	400017b7          	lui	a5,0x40001
    105a:	80078793          	addi	a5,a5,-2048 # 40000800 <_eusrstack+0x1fffb800>
    105e:	02f71163          	bne	a4,a5,1080 <TIM_TimeBaseInit+0x78>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:74
  {
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_DIR | TIM_CMS)));
    1062:	fee45783          	lhu	a5,-18(s0)
    1066:	f8f7f793          	andi	a5,a5,-113
    106a:	fef41723          	sh	a5,-18(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:75
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
    106e:	fd842783          	lw	a5,-40(s0)
    1072:	0027d703          	lhu	a4,2(a5)
    1076:	fee45783          	lhu	a5,-18(s0)
    107a:	8fd9                	or	a5,a5,a4
    107c:	fef41723          	sh	a5,-18(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:78
  }

  tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CTLR1_CKD));
    1080:	fee45783          	lhu	a5,-18(s0)
    1084:	cff7f793          	andi	a5,a5,-769
    1088:	fef41723          	sh	a5,-18(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:79
  tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
    108c:	fd842783          	lw	a5,-40(s0)
    1090:	0067d703          	lhu	a4,6(a5)
    1094:	fee45783          	lhu	a5,-18(s0)
    1098:	8fd9                	or	a5,a5,a4
    109a:	fef41723          	sh	a5,-18(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:81

  TIMx->CTLR1 = tmpcr1;
    109e:	fdc42783          	lw	a5,-36(s0)
    10a2:	fee45703          	lhu	a4,-18(s0)
    10a6:	00e79023          	sh	a4,0(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:82
  TIMx->ATRLR = TIM_TimeBaseInitStruct->TIM_Period ;
    10aa:	fd842783          	lw	a5,-40(s0)
    10ae:	0047d703          	lhu	a4,4(a5)
    10b2:	fdc42783          	lw	a5,-36(s0)
    10b6:	02e79623          	sh	a4,44(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:83
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
    10ba:	fd842783          	lw	a5,-40(s0)
    10be:	0007d703          	lhu	a4,0(a5)
    10c2:	fdc42783          	lw	a5,-36(s0)
    10c6:	02e79423          	sh	a4,40(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:85
    
  if (TIMx == TIM1)  
    10ca:	fdc42703          	lw	a4,-36(s0)
    10ce:	400137b7          	lui	a5,0x40013
    10d2:	c0078793          	addi	a5,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
    10d6:	00f71d63          	bne	a4,a5,10f0 <TIM_TimeBaseInit+0xe8>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:87
  {
    TIMx->RPTCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
    10da:	fd842783          	lw	a5,-40(s0)
    10de:	0087c783          	lbu	a5,8(a5)
    10e2:	01079713          	slli	a4,a5,0x10
    10e6:	8341                	srli	a4,a4,0x10
    10e8:	fdc42783          	lw	a5,-36(s0)
    10ec:	02e79823          	sh	a4,48(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:90
  }

  TIMx->SWEVGR = TIM_PSCReloadMode_Immediate;           
    10f0:	fdc42783          	lw	a5,-36(s0)
    10f4:	4705                	li	a4,1
    10f6:	00e79a23          	sh	a4,20(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:91
}
    10fa:	0001                	nop
    10fc:	5432                	lw	s0,44(sp)
    10fe:	6145                	addi	sp,sp,48
    1100:	8082                	ret

00001102 <TIM_Cmd>:
TIM_Cmd():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:433
* Input          : TIMx: where x can be 1 to 4 to select the TIM peripheral.
*                  NewState: ENABLE or DISABLE.
* Return         : None
*******************************************************************************/
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{ 
    1102:	1101                	addi	sp,sp,-32
    1104:	ce22                	sw	s0,28(sp)
    1106:	1000                	addi	s0,sp,32
    1108:	fea42623          	sw	a0,-20(s0)
    110c:	feb42423          	sw	a1,-24(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:434
  if (NewState != DISABLE)
    1110:	fe842783          	lw	a5,-24(s0)
    1114:	c38d                	beqz	a5,1136 <TIM_Cmd+0x34>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:436
  {
    TIMx->CTLR1 |= TIM_CEN;
    1116:	fec42783          	lw	a5,-20(s0)
    111a:	0007d783          	lhu	a5,0(a5)
    111e:	07c2                	slli	a5,a5,0x10
    1120:	83c1                	srli	a5,a5,0x10
    1122:	0017e793          	ori	a5,a5,1
    1126:	01079713          	slli	a4,a5,0x10
    112a:	8341                	srli	a4,a4,0x10
    112c:	fec42783          	lw	a5,-20(s0)
    1130:	00e79023          	sh	a4,0(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:442
  }
  else
  {
    TIMx->CTLR1 &= (uint16_t)(~((uint16_t)TIM_CEN));
  }
}
    1134:	a839                	j	1152 <TIM_Cmd+0x50>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:440
    TIMx->CTLR1 &= (uint16_t)(~((uint16_t)TIM_CEN));
    1136:	fec42783          	lw	a5,-20(s0)
    113a:	0007d783          	lhu	a5,0(a5)
    113e:	07c2                	slli	a5,a5,0x10
    1140:	83c1                	srli	a5,a5,0x10
    1142:	9bf9                	andi	a5,a5,-2
    1144:	01079713          	slli	a4,a5,0x10
    1148:	8341                	srli	a4,a4,0x10
    114a:	fec42783          	lw	a5,-20(s0)
    114e:	00e79023          	sh	a4,0(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:442
}
    1152:	0001                	nop
    1154:	4472                	lw	s0,28(sp)
    1156:	6105                	addi	sp,sp,32
    1158:	8082                	ret

0000115a <TIM_ITConfig>:
TIM_ITConfig():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:480
*                    TIM_IT_Break: TIM Break Interrupt source.
*                  NewState: ENABLE or DISABLE.
* Return         : None
*******************************************************************************/
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
    115a:	1101                	addi	sp,sp,-32
    115c:	ce22                	sw	s0,28(sp)
    115e:	1000                	addi	s0,sp,32
    1160:	fea42623          	sw	a0,-20(s0)
    1164:	87ae                	mv	a5,a1
    1166:	fec42223          	sw	a2,-28(s0)
    116a:	fef41523          	sh	a5,-22(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:481
  if (NewState != DISABLE)
    116e:	fe442783          	lw	a5,-28(s0)
    1172:	c39d                	beqz	a5,1198 <TIM_ITConfig+0x3e>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:483
  {
    TIMx->DMAINTENR |= TIM_IT;
    1174:	fec42783          	lw	a5,-20(s0)
    1178:	00c7d783          	lhu	a5,12(a5)
    117c:	01079713          	slli	a4,a5,0x10
    1180:	8341                	srli	a4,a4,0x10
    1182:	fea45783          	lhu	a5,-22(s0)
    1186:	8fd9                	or	a5,a5,a4
    1188:	01079713          	slli	a4,a5,0x10
    118c:	8341                	srli	a4,a4,0x10
    118e:	fec42783          	lw	a5,-20(s0)
    1192:	00e79623          	sh	a4,12(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:489
  }
  else
  {
    TIMx->DMAINTENR &= (uint16_t)~TIM_IT;
  }
}
    1196:	a035                	j	11c2 <TIM_ITConfig+0x68>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:487
    TIMx->DMAINTENR &= (uint16_t)~TIM_IT;
    1198:	fec42783          	lw	a5,-20(s0)
    119c:	00c7d783          	lhu	a5,12(a5)
    11a0:	01079713          	slli	a4,a5,0x10
    11a4:	8341                	srli	a4,a4,0x10
    11a6:	fea45783          	lhu	a5,-22(s0)
    11aa:	fff7c793          	not	a5,a5
    11ae:	07c2                	slli	a5,a5,0x10
    11b0:	83c1                	srli	a5,a5,0x10
    11b2:	8ff9                	and	a5,a5,a4
    11b4:	01079713          	slli	a4,a5,0x10
    11b8:	8341                	srli	a4,a4,0x10
    11ba:	fec42783          	lw	a5,-20(s0)
    11be:	00e79623          	sh	a4,12(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:489
}
    11c2:	0001                	nop
    11c4:	4472                	lw	s0,28(sp)
    11c6:	6105                	addi	sp,sp,32
    11c8:	8082                	ret

000011ca <TIM_GetITStatus>:
TIM_GetITStatus():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1853
*                    TIM_IT_Trigger: TIM Trigger Interrupt source.
*                    TIM_IT_Break: TIM Break Interrupt source.
* Return         : bitstatus: SET or RESET.
*******************************************************************************/
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
    11ca:	7179                	addi	sp,sp,-48
    11cc:	d622                	sw	s0,44(sp)
    11ce:	1800                	addi	s0,sp,48
    11d0:	fca42e23          	sw	a0,-36(s0)
    11d4:	87ae                	mv	a5,a1
    11d6:	fcf41d23          	sh	a5,-38(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1854
  ITStatus bitstatus = RESET;  
    11da:	fe042623          	sw	zero,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1855
  uint16_t itstatus = 0x0, itenable = 0x0;
    11de:	fe041523          	sh	zero,-22(s0)
    11e2:	fe041423          	sh	zero,-24(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1857
   
  itstatus = TIMx->INTFR & TIM_IT;
    11e6:	fdc42783          	lw	a5,-36(s0)
    11ea:	0107d783          	lhu	a5,16(a5)
    11ee:	01079713          	slli	a4,a5,0x10
    11f2:	8341                	srli	a4,a4,0x10
    11f4:	fda45783          	lhu	a5,-38(s0)
    11f8:	8ff9                	and	a5,a5,a4
    11fa:	fef41523          	sh	a5,-22(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1859
  
  itenable = TIMx->DMAINTENR & TIM_IT;
    11fe:	fdc42783          	lw	a5,-36(s0)
    1202:	00c7d783          	lhu	a5,12(a5)
    1206:	01079713          	slli	a4,a5,0x10
    120a:	8341                	srli	a4,a4,0x10
    120c:	fda45783          	lhu	a5,-38(s0)
    1210:	8ff9                	and	a5,a5,a4
    1212:	fef41423          	sh	a5,-24(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1860
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
    1216:	fea45783          	lhu	a5,-22(s0)
    121a:	cb81                	beqz	a5,122a <TIM_GetITStatus+0x60>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1860 (discriminator 1)
    121c:	fe845783          	lhu	a5,-24(s0)
    1220:	c789                	beqz	a5,122a <TIM_GetITStatus+0x60>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1862
  {
    bitstatus = SET;
    1222:	4785                	li	a5,1
    1224:	fef42623          	sw	a5,-20(s0)
    1228:	a019                	j	122e <TIM_GetITStatus+0x64>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1866
  }
  else
  {
    bitstatus = RESET;
    122a:	fe042623          	sw	zero,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1869
  }
	
  return bitstatus;
    122e:	fec42783          	lw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1870
}
    1232:	853e                	mv	a0,a5
    1234:	5432                	lw	s0,44(sp)
    1236:	6145                	addi	sp,sp,48
    1238:	8082                	ret

0000123a <TIM_ClearITPendingBit>:
TIM_ClearITPendingBit():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1888
*                    TIM_IT_Trigger: TIM Trigger Interrupt source.
*                    TIM_IT_Break: TIM Break Interrupt source.
* Return         : None
*******************************************************************************/
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
    123a:	1101                	addi	sp,sp,-32
    123c:	ce22                	sw	s0,28(sp)
    123e:	1000                	addi	s0,sp,32
    1240:	fea42623          	sw	a0,-20(s0)
    1244:	87ae                	mv	a5,a1
    1246:	fef41523          	sh	a5,-22(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1889
  TIMx->INTFR = (uint16_t)~TIM_IT;
    124a:	fea45783          	lhu	a5,-22(s0)
    124e:	fff7c793          	not	a5,a5
    1252:	01079713          	slli	a4,a5,0x10
    1256:	8341                	srli	a4,a4,0x10
    1258:	fec42783          	lw	a5,-20(s0)
    125c:	00e79823          	sh	a4,16(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1890
}
    1260:	0001                	nop
    1262:	4472                	lw	s0,28(sp)
    1264:	6105                	addi	sp,sp,32
    1266:	8082                	ret

00001268 <USART_Init>:
USART_Init():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:105
*                  USART_InitStruct: pointer to a USART_InitTypeDef structure
*      that contains the configuration information for the specified USART peripheral. 
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
    1268:	715d                	addi	sp,sp,-80
    126a:	c686                	sw	ra,76(sp)
    126c:	c4a2                	sw	s0,72(sp)
    126e:	0880                	addi	s0,sp,80
    1270:	faa42e23          	sw	a0,-68(s0)
    1274:	fab42c23          	sw	a1,-72(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:106
  uint32_t tmpreg = 0x00, apbclock = 0x00;
    1278:	fe042623          	sw	zero,-20(s0)
    127c:	fe042423          	sw	zero,-24(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:107
  uint32_t integerdivider = 0x00;
    1280:	fe042223          	sw	zero,-28(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:108
  uint32_t fractionaldivider = 0x00;
    1284:	fe042023          	sw	zero,-32(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:109
  uint32_t usartxbase = 0;
    1288:	fc042e23          	sw	zero,-36(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:116

  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
  {
  }

  usartxbase = (uint32_t)USARTx;
    128c:	fbc42783          	lw	a5,-68(s0)
    1290:	fcf42e23          	sw	a5,-36(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:117
  tmpreg = USARTx->CTLR2;
    1294:	fbc42783          	lw	a5,-68(s0)
    1298:	0107d783          	lhu	a5,16(a5)
    129c:	07c2                	slli	a5,a5,0x10
    129e:	83c1                	srli	a5,a5,0x10
    12a0:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:118
  tmpreg &= CTLR2_STOP_CLEAR_Mask;
    12a4:	fec42703          	lw	a4,-20(s0)
    12a8:	67b5                	lui	a5,0xd
    12aa:	17fd                	addi	a5,a5,-1
    12ac:	8ff9                	and	a5,a5,a4
    12ae:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:119
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;  
    12b2:	fb842783          	lw	a5,-72(s0)
    12b6:	0067d783          	lhu	a5,6(a5) # d006 <_data_lma+0x9a22>
    12ba:	873e                	mv	a4,a5
    12bc:	fec42783          	lw	a5,-20(s0)
    12c0:	8fd9                	or	a5,a5,a4
    12c2:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:121
	
  USARTx->CTLR2 = (uint16_t)tmpreg;
    12c6:	fec42783          	lw	a5,-20(s0)
    12ca:	01079713          	slli	a4,a5,0x10
    12ce:	8341                	srli	a4,a4,0x10
    12d0:	fbc42783          	lw	a5,-68(s0)
    12d4:	00e79823          	sh	a4,16(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:122
  tmpreg = USARTx->CTLR1;
    12d8:	fbc42783          	lw	a5,-68(s0)
    12dc:	00c7d783          	lhu	a5,12(a5)
    12e0:	07c2                	slli	a5,a5,0x10
    12e2:	83c1                	srli	a5,a5,0x10
    12e4:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:123
  tmpreg &= CTLR1_CLEAR_Mask;
    12e8:	fec42703          	lw	a4,-20(s0)
    12ec:	67bd                	lui	a5,0xf
    12ee:	9f378793          	addi	a5,a5,-1549 # e9f3 <_data_lma+0xb40f>
    12f2:	8ff9                	and	a5,a5,a4
    12f4:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:124
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
    12f8:	fb842783          	lw	a5,-72(s0)
    12fc:	0047d703          	lhu	a4,4(a5)
    1300:	fb842783          	lw	a5,-72(s0)
    1304:	0087d783          	lhu	a5,8(a5)
    1308:	8fd9                	or	a5,a5,a4
    130a:	01079713          	slli	a4,a5,0x10
    130e:	8341                	srli	a4,a4,0x10
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:125
            USART_InitStruct->USART_Mode;
    1310:	fb842783          	lw	a5,-72(s0)
    1314:	00a7d783          	lhu	a5,10(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:124
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
    1318:	8fd9                	or	a5,a5,a4
    131a:	07c2                	slli	a5,a5,0x10
    131c:	83c1                	srli	a5,a5,0x10
    131e:	873e                	mv	a4,a5
    1320:	fec42783          	lw	a5,-20(s0)
    1324:	8fd9                	or	a5,a5,a4
    1326:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:126
  USARTx->CTLR1 = (uint16_t)tmpreg;
    132a:	fec42783          	lw	a5,-20(s0)
    132e:	01079713          	slli	a4,a5,0x10
    1332:	8341                	srli	a4,a4,0x10
    1334:	fbc42783          	lw	a5,-68(s0)
    1338:	00e79623          	sh	a4,12(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:128
 
  tmpreg = USARTx->CTLR3;
    133c:	fbc42783          	lw	a5,-68(s0)
    1340:	0147d783          	lhu	a5,20(a5)
    1344:	07c2                	slli	a5,a5,0x10
    1346:	83c1                	srli	a5,a5,0x10
    1348:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:129
  tmpreg &= CTLR3_CLEAR_Mask;
    134c:	fec42703          	lw	a4,-20(s0)
    1350:	67c1                	lui	a5,0x10
    1352:	cff78793          	addi	a5,a5,-769 # fcff <_data_lma+0xc71b>
    1356:	8ff9                	and	a5,a5,a4
    1358:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:130
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
    135c:	fb842783          	lw	a5,-72(s0)
    1360:	00c7d783          	lhu	a5,12(a5)
    1364:	873e                	mv	a4,a5
    1366:	fec42783          	lw	a5,-20(s0)
    136a:	8fd9                	or	a5,a5,a4
    136c:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:131
  USARTx->CTLR3 = (uint16_t)tmpreg;
    1370:	fec42783          	lw	a5,-20(s0)
    1374:	01079713          	slli	a4,a5,0x10
    1378:	8341                	srli	a4,a4,0x10
    137a:	fbc42783          	lw	a5,-68(s0)
    137e:	00e79a23          	sh	a4,20(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:133

  RCC_GetClocksFreq(&RCC_ClocksStatus);
    1382:	fc840793          	addi	a5,s0,-56
    1386:	853e                	mv	a0,a5
    1388:	3ae9                	jal	d62 <RCC_GetClocksFreq>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:135
	
  if (usartxbase == USART1_BASE)
    138a:	fdc42703          	lw	a4,-36(s0)
    138e:	400147b7          	lui	a5,0x40014
    1392:	80078793          	addi	a5,a5,-2048 # 40013800 <_eusrstack+0x2000e800>
    1396:	00f71763          	bne	a4,a5,13a4 <USART_Init+0x13c>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:137
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
    139a:	fd442783          	lw	a5,-44(s0)
    139e:	fef42423          	sw	a5,-24(s0)
    13a2:	a029                	j	13ac <USART_Init+0x144>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:141
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
    13a4:	fd042783          	lw	a5,-48(s0)
    13a8:	fef42423          	sw	a5,-24(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:144
  }
  
  if ((USARTx->CTLR1 & CTLR1_OVER8_Set) != 0)
    13ac:	fbc42783          	lw	a5,-68(s0)
    13b0:	00c7d783          	lhu	a5,12(a5)
    13b4:	07c2                	slli	a5,a5,0x10
    13b6:	83c1                	srli	a5,a5,0x10
    13b8:	07c2                	slli	a5,a5,0x10
    13ba:	87c1                	srai	a5,a5,0x10
    13bc:	0207d263          	bgez	a5,13e0 <USART_Init+0x178>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:146
  {
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
    13c0:	fe842703          	lw	a4,-24(s0)
    13c4:	87ba                	mv	a5,a4
    13c6:	0786                	slli	a5,a5,0x1
    13c8:	97ba                	add	a5,a5,a4
    13ca:	078e                	slli	a5,a5,0x3
    13cc:	973e                	add	a4,a4,a5
    13ce:	fb842783          	lw	a5,-72(s0)
    13d2:	439c                	lw	a5,0(a5)
    13d4:	0786                	slli	a5,a5,0x1
    13d6:	02f757b3          	divu	a5,a4,a5
    13da:	fef42223          	sw	a5,-28(s0)
    13de:	a005                	j	13fe <USART_Init+0x196>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:150
  }
  else 
  {
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
    13e0:	fe842703          	lw	a4,-24(s0)
    13e4:	87ba                	mv	a5,a4
    13e6:	0786                	slli	a5,a5,0x1
    13e8:	97ba                	add	a5,a5,a4
    13ea:	078e                	slli	a5,a5,0x3
    13ec:	973e                	add	a4,a4,a5
    13ee:	fb842783          	lw	a5,-72(s0)
    13f2:	439c                	lw	a5,0(a5)
    13f4:	078a                	slli	a5,a5,0x2
    13f6:	02f757b3          	divu	a5,a4,a5
    13fa:	fef42223          	sw	a5,-28(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:152
  }
  tmpreg = (integerdivider / 100) << 4;
    13fe:	fe442703          	lw	a4,-28(s0)
    1402:	06400793          	li	a5,100
    1406:	02f757b3          	divu	a5,a4,a5
    140a:	0792                	slli	a5,a5,0x4
    140c:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:154

  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
    1410:	fec42783          	lw	a5,-20(s0)
    1414:	0047d713          	srli	a4,a5,0x4
    1418:	06400793          	li	a5,100
    141c:	02f707b3          	mul	a5,a4,a5
    1420:	fe442703          	lw	a4,-28(s0)
    1424:	40f707b3          	sub	a5,a4,a5
    1428:	fef42023          	sw	a5,-32(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:156

  if ((USARTx->CTLR1 & CTLR1_OVER8_Set) != 0)
    142c:	fbc42783          	lw	a5,-68(s0)
    1430:	00c7d783          	lhu	a5,12(a5)
    1434:	07c2                	slli	a5,a5,0x10
    1436:	83c1                	srli	a5,a5,0x10
    1438:	07c2                	slli	a5,a5,0x10
    143a:	87c1                	srai	a5,a5,0x10
    143c:	0207d263          	bgez	a5,1460 <USART_Init+0x1f8>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:158
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
    1440:	fe042783          	lw	a5,-32(s0)
    1444:	078e                	slli	a5,a5,0x3
    1446:	03278713          	addi	a4,a5,50
    144a:	06400793          	li	a5,100
    144e:	02f757b3          	divu	a5,a4,a5
    1452:	8b9d                	andi	a5,a5,7
    1454:	fec42703          	lw	a4,-20(s0)
    1458:	8fd9                	or	a5,a5,a4
    145a:	fef42623          	sw	a5,-20(s0)
    145e:	a005                	j	147e <USART_Init+0x216>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:162
  }
  else 
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
    1460:	fe042783          	lw	a5,-32(s0)
    1464:	0792                	slli	a5,a5,0x4
    1466:	03278713          	addi	a4,a5,50
    146a:	06400793          	li	a5,100
    146e:	02f757b3          	divu	a5,a4,a5
    1472:	8bbd                	andi	a5,a5,15
    1474:	fec42703          	lw	a4,-20(s0)
    1478:	8fd9                	or	a5,a5,a4
    147a:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:165
  }
  
  USARTx->BRR = (uint16_t)tmpreg;
    147e:	fec42783          	lw	a5,-20(s0)
    1482:	01079713          	slli	a4,a5,0x10
    1486:	8341                	srli	a4,a4,0x10
    1488:	fbc42783          	lw	a5,-68(s0)
    148c:	00e79423          	sh	a4,8(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:166
}
    1490:	0001                	nop
    1492:	40b6                	lw	ra,76(sp)
    1494:	4426                	lw	s0,72(sp)
    1496:	6161                	addi	sp,sp,80
    1498:	8082                	ret

0000149a <USART_Cmd>:
USART_Cmd():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:229
* Input          : USARTx: where x can be 1, 2, 3 to select the USART peripheral.
*                  NewState: ENABLE or DISABLE.
* Return         : None
*******************************************************************************/
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    149a:	1101                	addi	sp,sp,-32
    149c:	ce22                	sw	s0,28(sp)
    149e:	1000                	addi	s0,sp,32
    14a0:	fea42623          	sw	a0,-20(s0)
    14a4:	feb42423          	sw	a1,-24(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:230
  if (NewState != DISABLE)
    14a8:	fe842783          	lw	a5,-24(s0)
    14ac:	c395                	beqz	a5,14d0 <USART_Cmd+0x36>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:232
  {
    USARTx->CTLR1 |= CTLR1_UE_Set;
    14ae:	fec42783          	lw	a5,-20(s0)
    14b2:	00c7d783          	lhu	a5,12(a5)
    14b6:	01079713          	slli	a4,a5,0x10
    14ba:	8341                	srli	a4,a4,0x10
    14bc:	6789                	lui	a5,0x2
    14be:	8fd9                	or	a5,a5,a4
    14c0:	01079713          	slli	a4,a5,0x10
    14c4:	8341                	srli	a4,a4,0x10
    14c6:	fec42783          	lw	a5,-20(s0)
    14ca:	00e79623          	sh	a4,12(a5) # 200c <board_init+0x26>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:238
  }
  else
  {
    USARTx->CTLR1 &= CTLR1_UE_Reset;
  }
}
    14ce:	a015                	j	14f2 <USART_Cmd+0x58>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:236
    USARTx->CTLR1 &= CTLR1_UE_Reset;
    14d0:	fec42783          	lw	a5,-20(s0)
    14d4:	00c7d783          	lhu	a5,12(a5)
    14d8:	01079713          	slli	a4,a5,0x10
    14dc:	8341                	srli	a4,a4,0x10
    14de:	77f9                	lui	a5,0xffffe
    14e0:	17fd                	addi	a5,a5,-1
    14e2:	8ff9                	and	a5,a5,a4
    14e4:	01079713          	slli	a4,a5,0x10
    14e8:	8341                	srli	a4,a4,0x10
    14ea:	fec42783          	lw	a5,-20(s0)
    14ee:	00e79623          	sh	a4,12(a5) # ffffe00c <_eusrstack+0xdfff900c>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:238
}
    14f2:	0001                	nop
    14f4:	4472                	lw	s0,28(sp)
    14f6:	6105                	addi	sp,sp,32
    14f8:	8082                	ret

000014fa <USART_SendData>:
USART_SendData():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:404
* Input          : USARTx: where x can be 1, 2, 3 to select the USART peripheral.
*                  Data: the data to transmit..
* Return         : None
*******************************************************************************/
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
    14fa:	1101                	addi	sp,sp,-32
    14fc:	ce22                	sw	s0,28(sp)
    14fe:	1000                	addi	s0,sp,32
    1500:	fea42623          	sw	a0,-20(s0)
    1504:	87ae                	mv	a5,a1
    1506:	fef41523          	sh	a5,-22(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:405
  USARTx->DATAR = (Data & (uint16_t)0x01FF);
    150a:	fea45783          	lhu	a5,-22(s0)
    150e:	1ff7f793          	andi	a5,a5,511
    1512:	01079713          	slli	a4,a5,0x10
    1516:	8341                	srli	a4,a4,0x10
    1518:	fec42783          	lw	a5,-20(s0)
    151c:	00e79223          	sh	a4,4(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:406
}
    1520:	0001                	nop
    1522:	4472                	lw	s0,28(sp)
    1524:	6105                	addi	sp,sp,32
    1526:	8082                	ret

00001528 <USART_GetFlagStatus>:
USART_GetFlagStatus():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:603
*                    USART_FLAG_FE: Framing Error flag.
*                    USART_FLAG_PE: Parity Error flag.
* Return         : bitstatus: SET or RESET.
*******************************************************************************/
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
    1528:	7179                	addi	sp,sp,-48
    152a:	d622                	sw	s0,44(sp)
    152c:	1800                	addi	s0,sp,48
    152e:	fca42e23          	sw	a0,-36(s0)
    1532:	87ae                	mv	a5,a1
    1534:	fcf41d23          	sh	a5,-38(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:604
  FlagStatus bitstatus = RESET;
    1538:	fe042623          	sw	zero,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:610

  if (USART_FLAG == USART_FLAG_CTS)
  {
  }  
  
  if ((USARTx->STATR & USART_FLAG) != (uint16_t)RESET)
    153c:	fdc42783          	lw	a5,-36(s0)
    1540:	0007d783          	lhu	a5,0(a5)
    1544:	01079713          	slli	a4,a5,0x10
    1548:	8341                	srli	a4,a4,0x10
    154a:	fda45783          	lhu	a5,-38(s0)
    154e:	8ff9                	and	a5,a5,a4
    1550:	07c2                	slli	a5,a5,0x10
    1552:	83c1                	srli	a5,a5,0x10
    1554:	c789                	beqz	a5,155e <USART_GetFlagStatus+0x36>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:612
  {
    bitstatus = SET;
    1556:	4785                	li	a5,1
    1558:	fef42623          	sw	a5,-20(s0)
    155c:	a019                	j	1562 <USART_GetFlagStatus+0x3a>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:616
  }
  else
  {
    bitstatus = RESET;
    155e:	fe042623          	sw	zero,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:618
  }
  return bitstatus;
    1562:	fec42783          	lw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:619
}
    1566:	853e                	mv	a0,a5
    1568:	5432                	lw	s0,44(sp)
    156a:	6145                	addi	sp,sp,48
    156c:	8082                	ret

0000156e <USART_GetITStatus>:
USART_GetITStatus():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:660
*                    USART_IT_FE: Framing Error interrupt.
*                    USART_IT_PE: Parity Error interrupt.
* Return         : bitstatus: SET or RESET.
*******************************************************************************/
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
    156e:	7179                	addi	sp,sp,-48
    1570:	d622                	sw	s0,44(sp)
    1572:	1800                	addi	s0,sp,48
    1574:	fca42e23          	sw	a0,-36(s0)
    1578:	87ae                	mv	a5,a1
    157a:	fcf41d23          	sh	a5,-38(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:661
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
    157e:	fe042223          	sw	zero,-28(s0)
    1582:	fe042623          	sw	zero,-20(s0)
    1586:	fe042023          	sw	zero,-32(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:662
  ITStatus bitstatus = RESET;
    158a:	fe042423          	sw	zero,-24(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:668

  if (USART_IT == USART_IT_CTS)
  {
  }   
  
  usartreg = (((uint8_t)USART_IT) >> 0x05);
    158e:	fda45783          	lhu	a5,-38(s0)
    1592:	0ff7f793          	andi	a5,a5,255
    1596:	8395                	srli	a5,a5,0x5
    1598:	0ff7f793          	andi	a5,a5,255
    159c:	fef42023          	sw	a5,-32(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:669
  itmask = USART_IT & IT_Mask;
    15a0:	fda45783          	lhu	a5,-38(s0)
    15a4:	8bfd                	andi	a5,a5,31
    15a6:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:670
  itmask = (uint32_t)0x01 << itmask;
    15aa:	fec42783          	lw	a5,-20(s0)
    15ae:	4705                	li	a4,1
    15b0:	00f717b3          	sll	a5,a4,a5
    15b4:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:672
  
  if (usartreg == 0x01) 
    15b8:	fe042703          	lw	a4,-32(s0)
    15bc:	4785                	li	a5,1
    15be:	00f71f63          	bne	a4,a5,15dc <USART_GetITStatus+0x6e>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:674
  {
    itmask &= USARTx->CTLR1;
    15c2:	fdc42783          	lw	a5,-36(s0)
    15c6:	00c7d783          	lhu	a5,12(a5)
    15ca:	07c2                	slli	a5,a5,0x10
    15cc:	83c1                	srli	a5,a5,0x10
    15ce:	873e                	mv	a4,a5
    15d0:	fec42783          	lw	a5,-20(s0)
    15d4:	8ff9                	and	a5,a5,a4
    15d6:	fef42623          	sw	a5,-20(s0)
    15da:	a83d                	j	1618 <USART_GetITStatus+0xaa>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:676
  }
  else if (usartreg == 0x02) 
    15dc:	fe042703          	lw	a4,-32(s0)
    15e0:	4789                	li	a5,2
    15e2:	00f71f63          	bne	a4,a5,1600 <USART_GetITStatus+0x92>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:678
  {
    itmask &= USARTx->CTLR2;
    15e6:	fdc42783          	lw	a5,-36(s0)
    15ea:	0107d783          	lhu	a5,16(a5)
    15ee:	07c2                	slli	a5,a5,0x10
    15f0:	83c1                	srli	a5,a5,0x10
    15f2:	873e                	mv	a4,a5
    15f4:	fec42783          	lw	a5,-20(s0)
    15f8:	8ff9                	and	a5,a5,a4
    15fa:	fef42623          	sw	a5,-20(s0)
    15fe:	a829                	j	1618 <USART_GetITStatus+0xaa>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:682
  }
  else 
  {
    itmask &= USARTx->CTLR3;
    1600:	fdc42783          	lw	a5,-36(s0)
    1604:	0147d783          	lhu	a5,20(a5)
    1608:	07c2                	slli	a5,a5,0x10
    160a:	83c1                	srli	a5,a5,0x10
    160c:	873e                	mv	a4,a5
    160e:	fec42783          	lw	a5,-20(s0)
    1612:	8ff9                	and	a5,a5,a4
    1614:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:685
  }
  
  bitpos = USART_IT >> 0x08;
    1618:	fda45783          	lhu	a5,-38(s0)
    161c:	83a1                	srli	a5,a5,0x8
    161e:	07c2                	slli	a5,a5,0x10
    1620:	83c1                	srli	a5,a5,0x10
    1622:	fef42223          	sw	a5,-28(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:686
  bitpos = (uint32_t)0x01 << bitpos;
    1626:	fe442783          	lw	a5,-28(s0)
    162a:	4705                	li	a4,1
    162c:	00f717b3          	sll	a5,a4,a5
    1630:	fef42223          	sw	a5,-28(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:687
  bitpos &= USARTx->STATR;
    1634:	fdc42783          	lw	a5,-36(s0)
    1638:	0007d783          	lhu	a5,0(a5)
    163c:	07c2                	slli	a5,a5,0x10
    163e:	83c1                	srli	a5,a5,0x10
    1640:	873e                	mv	a4,a5
    1642:	fe442783          	lw	a5,-28(s0)
    1646:	8ff9                	and	a5,a5,a4
    1648:	fef42223          	sw	a5,-28(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:689
	
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
    164c:	fec42783          	lw	a5,-20(s0)
    1650:	cb81                	beqz	a5,1660 <USART_GetITStatus+0xf2>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:689 (discriminator 1)
    1652:	fe442783          	lw	a5,-28(s0)
    1656:	c789                	beqz	a5,1660 <USART_GetITStatus+0xf2>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:691
  {
    bitstatus = SET;
    1658:	4785                	li	a5,1
    165a:	fef42423          	sw	a5,-24(s0)
    165e:	a019                	j	1664 <USART_GetITStatus+0xf6>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:695
  }
  else
  {
    bitstatus = RESET;
    1660:	fe042423          	sw	zero,-24(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:698
  }
  
  return bitstatus;  
    1664:	fe842783          	lw	a5,-24(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:699
}
    1668:	853e                	mv	a0,a5
    166a:	5432                	lw	s0,44(sp)
    166c:	6145                	addi	sp,sp,48
    166e:	8082                	ret

00001670 <USART_ClearITPendingBit>:
USART_ClearITPendingBit():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:713
*                    USART_IT_TC:   Transmission complete interrupt.
*                    USART_IT_RXNE: Receive Data register not empty interrupt.
* Return         : None
*******************************************************************************/
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
    1670:	7179                	addi	sp,sp,-48
    1672:	d622                	sw	s0,44(sp)
    1674:	1800                	addi	s0,sp,48
    1676:	fca42e23          	sw	a0,-36(s0)
    167a:	87ae                	mv	a5,a1
    167c:	fcf41d23          	sh	a5,-38(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:714
  uint16_t bitpos = 0x00, itmask = 0x00;
    1680:	fe041723          	sh	zero,-18(s0)
    1684:	fe041623          	sh	zero,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:720

  if (USART_IT == USART_IT_CTS)
  {
  }   
  
  bitpos = USART_IT >> 0x08;
    1688:	fda45783          	lhu	a5,-38(s0)
    168c:	83a1                	srli	a5,a5,0x8
    168e:	fef41723          	sh	a5,-18(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:721
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
    1692:	fee45783          	lhu	a5,-18(s0)
    1696:	4705                	li	a4,1
    1698:	00f717b3          	sll	a5,a4,a5
    169c:	fef41623          	sh	a5,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:722
  USARTx->STATR = (uint16_t)~itmask;
    16a0:	fec45783          	lhu	a5,-20(s0)
    16a4:	fff7c793          	not	a5,a5
    16a8:	01079713          	slli	a4,a5,0x10
    16ac:	8341                	srli	a4,a4,0x10
    16ae:	fdc42783          	lw	a5,-36(s0)
    16b2:	00e79023          	sh	a4,0(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:723
}
    16b6:	0001                	nop
    16b8:	5432                	lw	s0,44(sp)
    16ba:	6145                	addi	sp,sp,48
    16bc:	8082                	ret

000016be <mt9v03x_uart_callback>:
mt9v03x_uart_callback():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:90
//  @since      v1.0
//  Sample usage:
//  @note       
//-------------------------------------------------------------------------------------------------------------------
void mt9v03x_uart_callback(void)
{
    16be:	1141                	addi	sp,sp,-16
    16c0:	c622                	sw	s0,12(sp)
    16c2:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:91
    receive[receive_num] = ((USART_TypeDef*)UARTN[MT9V03X_COF_UART])->DATAR & 0x01FF;;
    16c4:	678d                	lui	a5,0x3
    16c6:	4f878793          	addi	a5,a5,1272 # 34f8 <UARTN>
    16ca:	43dc                	lw	a5,4(a5)
    16cc:	0047d783          	lhu	a5,4(a5)
    16d0:	01079713          	slli	a4,a5,0x10
    16d4:	8341                	srli	a4,a4,0x10
    16d6:	81b1c783          	lbu	a5,-2021(gp) # 2000008b <receive_num>
    16da:	86be                	mv	a3,a5
    16dc:	0ff77713          	andi	a4,a4,255
    16e0:	81818793          	addi	a5,gp,-2024 # 20000088 <receive>
    16e4:	97b6                	add	a5,a5,a3
    16e6:	00e78023          	sb	a4,0(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:92
    receive_num++;
    16ea:	81b1c783          	lbu	a5,-2021(gp) # 2000008b <receive_num>
    16ee:	0785                	addi	a5,a5,1
    16f0:	0ff7f713          	andi	a4,a5,255
    16f4:	80e18da3          	sb	a4,-2021(gp) # 2000008b <receive_num>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:94

    if(1==receive_num && 0XA5!=receive[0])  receive_num = 0;
    16f8:	81b1c703          	lbu	a4,-2021(gp) # 2000008b <receive_num>
    16fc:	4785                	li	a5,1
    16fe:	00f71a63          	bne	a4,a5,1712 <mt9v03x_uart_callback+0x54>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:94 (discriminator 1)
    1702:	8181c703          	lbu	a4,-2024(gp) # 20000088 <receive>
    1706:	0a500793          	li	a5,165
    170a:	00f70463          	beq	a4,a5,1712 <mt9v03x_uart_callback+0x54>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:94 (discriminator 2)
    170e:	80018da3          	sb	zero,-2021(gp) # 2000008b <receive_num>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:95
    if(3 == receive_num)
    1712:	81b1c703          	lbu	a4,-2021(gp) # 2000008b <receive_num>
    1716:	478d                	li	a5,3
    1718:	00f71763          	bne	a4,a5,1726 <mt9v03x_uart_callback+0x68>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:97
    {
        receive_num = 0;
    171c:	80018da3          	sb	zero,-2021(gp) # 2000008b <receive_num>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:98
        uart_receive_flag = 1;
    1720:	4705                	li	a4,1
    1722:	80e18e23          	sb	a4,-2020(gp) # 2000008c <uart_receive_flag>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:101
    }
    
}
    1726:	0001                	nop
    1728:	4432                	lw	s0,12(sp)
    172a:	0141                	addi	sp,sp,16
    172c:	8082                	ret

0000172e <mt9v03x_vsync>:
mt9v03x_vsync():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:376
//  @return     void
//  @since      v1.0
//  Sample usage:               在isr.c里面先创建对应的中断函数，然后调用该函数(之后别忘记清除中断标志位)
//-------------------------------------------------------------------------------------------------------------------
void mt9v03x_vsync(void)
{
    172e:	1141                	addi	sp,sp,-16
    1730:	c622                	sw	s0,12(sp)
    1732:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:377
    MT9V03X_DMA_CH->CNTR = MT9V03X_H*MT9V03X_W;             //设置当前DMA传输的剩余数量，向下递减，该寄存器只能在DMA不工作时更改。
    1734:	400207b7          	lui	a5,0x40020
    1738:	04478793          	addi	a5,a5,68 # 40020044 <_eusrstack+0x2001b044>
    173c:	6709                	lui	a4,0x2
    173e:	4b870713          	addi	a4,a4,1208 # 24b8 <_vfiprintf_r+0x18e>
    1742:	c3d8                	sw	a4,4(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:378
    MT9V03X_DMA_CH->CFGR |= DMA_CFGR1_EN;
    1744:	400207b7          	lui	a5,0x40020
    1748:	04478793          	addi	a5,a5,68 # 40020044 <_eusrstack+0x2001b044>
    174c:	4398                	lw	a4,0(a5)
    174e:	400207b7          	lui	a5,0x40020
    1752:	04478793          	addi	a5,a5,68 # 40020044 <_eusrstack+0x2001b044>
    1756:	00176713          	ori	a4,a4,1
    175a:	c398                	sw	a4,0(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:379
}
    175c:	0001                	nop
    175e:	4432                	lw	s0,12(sp)
    1760:	0141                	addi	sp,sp,16
    1762:	8082                	ret

00001764 <mt9v03x_dma>:
mt9v03x_dma():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:389
//  @return     void
//  @since      v1.0
//  Sample usage:
//-------------------------------------------------------------------------------------------------------------------
void mt9v03x_dma(void)
{
    1764:	1141                	addi	sp,sp,-16
    1766:	c622                	sw	s0,12(sp)
    1768:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:390
    mt9v03x_finish_flag = 1;//一副图像从采集开始到采集结束耗时3.8MS左右(50FPS、188*120分辨率)
    176a:	4705                	li	a4,1
    176c:	80e18ea3          	sb	a4,-2019(gp) # 2000008d <mt9v03x_finish_flag>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:391
    MT9V03X_DMA_CH->CFGR &= (uint16)(~DMA_CFGR1_EN);   //关闭DMA1
    1770:	400207b7          	lui	a5,0x40020
    1774:	04478793          	addi	a5,a5,68 # 40020044 <_eusrstack+0x2001b044>
    1778:	4394                	lw	a3,0(a5)
    177a:	400207b7          	lui	a5,0x40020
    177e:	04478793          	addi	a5,a5,68 # 40020044 <_eusrstack+0x2001b044>
    1782:	6741                	lui	a4,0x10
    1784:	1779                	addi	a4,a4,-2
    1786:	8f75                	and	a4,a4,a3
    1788:	c398                	sw	a4,0(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:392
}
    178a:	0001                	nop
    178c:	4432                	lw	s0,12(sp)
    178e:	0141                	addi	sp,sp,16
    1790:	8082                	ret

00001792 <ov7725_cof_uart_interrupt>:
ov7725_cof_uart_interrupt():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:81
//  Sample usage:
//  @note       该函数在ISR文件 串口3中断程序被调用
//-------------------------------------------------------------------------------------------------------------------

void ov7725_cof_uart_interrupt(void)
{
    1792:	1141                	addi	sp,sp,-16
    1794:	c622                	sw	s0,12(sp)
    1796:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:83

    ov7725_uart_receive[ov7725_uart_receive_num] = ((USART_TypeDef*)UARTN[OV7725_UART_COF_UART])->DATAR & 0x01FF;
    1798:	678d                	lui	a5,0x3
    179a:	4f878793          	addi	a5,a5,1272 # 34f8 <UARTN>
    179e:	43dc                	lw	a5,4(a5)
    17a0:	0047d783          	lhu	a5,4(a5)
    17a4:	01079713          	slli	a4,a5,0x10
    17a8:	8341                	srli	a4,a4,0x10
    17aa:	8231c783          	lbu	a5,-2013(gp) # 20000093 <ov7725_uart_receive_num>
    17ae:	86be                	mv	a3,a5
    17b0:	0ff77713          	andi	a4,a4,255
    17b4:	82018793          	addi	a5,gp,-2016 # 20000090 <ov7725_uart_receive>
    17b8:	97b6                	add	a5,a5,a3
    17ba:	00e78023          	sb	a4,0(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:84
    ov7725_uart_receive_num++;
    17be:	8231c783          	lbu	a5,-2013(gp) # 20000093 <ov7725_uart_receive_num>
    17c2:	0785                	addi	a5,a5,1
    17c4:	0ff7f713          	andi	a4,a5,255
    17c8:	82e181a3          	sb	a4,-2013(gp) # 20000093 <ov7725_uart_receive_num>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:86

    if(1==ov7725_uart_receive_num && 0XA5!=ov7725_uart_receive[0])  ov7725_uart_receive_num = 0;
    17cc:	8231c703          	lbu	a4,-2013(gp) # 20000093 <ov7725_uart_receive_num>
    17d0:	4785                	li	a5,1
    17d2:	00f71a63          	bne	a4,a5,17e6 <ov7725_cof_uart_interrupt+0x54>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:86 (discriminator 1)
    17d6:	8201c703          	lbu	a4,-2016(gp) # 20000090 <ov7725_uart_receive>
    17da:	0a500793          	li	a5,165
    17de:	00f70463          	beq	a4,a5,17e6 <ov7725_cof_uart_interrupt+0x54>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:86 (discriminator 2)
    17e2:	820181a3          	sb	zero,-2013(gp) # 20000093 <ov7725_uart_receive_num>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:87
    if(3 == ov7725_uart_receive_num)
    17e6:	8231c703          	lbu	a4,-2013(gp) # 20000093 <ov7725_uart_receive_num>
    17ea:	478d                	li	a5,3
    17ec:	00f71763          	bne	a4,a5,17fa <ov7725_cof_uart_interrupt+0x68>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:89
    {
        ov7725_uart_receive_num = 0;
    17f0:	820181a3          	sb	zero,-2013(gp) # 20000093 <ov7725_uart_receive_num>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:90
        ov7725_uart_receive_flag = 1;
    17f4:	4705                	li	a4,1
    17f6:	82e18223          	sb	a4,-2012(gp) # 20000094 <ov7725_uart_receive_flag>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:92
    }
}
    17fa:	0001                	nop
    17fc:	4432                	lw	s0,12(sp)
    17fe:	0141                	addi	sp,sp,16
    1800:	8082                	ret

00001802 <ov7725_uart_vsync>:
ov7725_uart_vsync():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:103
//  @since      v1.0
//  Sample usage:                   在isr.c里面先创建对应的中断函数，然后调用该函数(之后别忘记清除中断标志位)
//-------------------------------------------------------------------------------------------------------------------

void ov7725_uart_vsync(void)
{
    1802:	1141                	addi	sp,sp,-16
    1804:	c622                	sw	s0,12(sp)
    1806:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:104
    OV7725_UART_DMA_CH->CNTR = OV7725_UART_SIZE;             //设置当前DMA传输的剩余数量，向下递减，该寄存器只能在DMA不工作时更改。
    1808:	400207b7          	lui	a5,0x40020
    180c:	04478793          	addi	a5,a5,68 # 40020044 <_eusrstack+0x2001b044>
    1810:	6705                	lui	a4,0x1
    1812:	96070713          	addi	a4,a4,-1696 # 960 <GPIO_Init+0xee>
    1816:	c3d8                	sw	a4,4(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:105
    OV7725_UART_DMA_CH->CFGR |= DMA_CFGR1_EN;                //开启DMA1
    1818:	400207b7          	lui	a5,0x40020
    181c:	04478793          	addi	a5,a5,68 # 40020044 <_eusrstack+0x2001b044>
    1820:	4398                	lw	a4,0(a5)
    1822:	400207b7          	lui	a5,0x40020
    1826:	04478793          	addi	a5,a5,68 # 40020044 <_eusrstack+0x2001b044>
    182a:	00176713          	ori	a4,a4,1
    182e:	c398                	sw	a4,0(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:106
}
    1830:	0001                	nop
    1832:	4432                	lw	s0,12(sp)
    1834:	0141                	addi	sp,sp,16
    1836:	8082                	ret

00001838 <ov7725_uart_dma>:
ov7725_uart_dma():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:117
//  @return     void
//  @since      v1.0
//  Sample usage:                   在isr.c里面先创建对应的中断函数，然后调用该函数(之后别忘记清除中断标志位)
//-------------------------------------------------------------------------------------------------------------------
void ov7725_uart_dma(void)
{
    1838:	1141                	addi	sp,sp,-16
    183a:	c622                	sw	s0,12(sp)
    183c:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:118
    ov7725_uart_finish_flag = 1;                             //摄像头数据采集置1
    183e:	4705                	li	a4,1
    1840:	82e182a3          	sb	a4,-2011(gp) # 20000095 <ov7725_uart_finish_flag>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:119
    OV7725_UART_DMA_CH->CFGR &= (uint16)(~DMA_CFGR1_EN);     //关闭DMA1
    1844:	400207b7          	lui	a5,0x40020
    1848:	04478793          	addi	a5,a5,68 # 40020044 <_eusrstack+0x2001b044>
    184c:	4394                	lw	a3,0(a5)
    184e:	400207b7          	lui	a5,0x40020
    1852:	04478793          	addi	a5,a5,68 # 40020044 <_eusrstack+0x2001b044>
    1856:	6741                	lui	a4,0x10
    1858:	1779                	addi	a4,a4,-2
    185a:	8f75                	and	a4,a4,a3
    185c:	c398                	sw	a4,0(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:120
}
    185e:	0001                	nop
    1860:	4432                	lw	s0,12(sp)
    1862:	0141                	addi	sp,sp,16
    1864:	8082                	ret

00001866 <gpio_init>:
gpio_init():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_gpio.c:40
//  @param      pinconf     引脚配置（可设置参数由zf_gpio.h文件内GPIOSPEED_enum与GPIOMODE_enum枚举值确定，多个条件使用 | 相或）
//  @return     void
//  Sample usage:           gpio_init(D0, GPO, 1, GPIO_PIN_CONFIG);//D0初始化为GPIO功能、输出模式、输出高电平、速度100MHZ 推挽输出
//-------------------------------------------------------------------------------------------------------------------
void gpio_init(PIN_enum pin, GPIODIR_enum dir, uint8 dat, uint32 pinconf)
{
    1866:	7179                	addi	sp,sp,-48
    1868:	d606                	sw	ra,44(sp)
    186a:	d422                	sw	s0,40(sp)
    186c:	1800                	addi	s0,sp,48
    186e:	fca42e23          	sw	a0,-36(s0)
    1872:	fcb42c23          	sw	a1,-40(s0)
    1876:	87b2                	mv	a5,a2
    1878:	fcd42823          	sw	a3,-48(s0)
    187c:	fcf40ba3          	sb	a5,-41(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_gpio.c:42
    GPIO_InitTypeDef GPIO_InitStructure;
    uint8 io_group = (pin & 0xE0) >> 5;
    1880:	fdc42783          	lw	a5,-36(s0)
    1884:	8395                	srli	a5,a5,0x5
    1886:	0ff7f793          	andi	a5,a5,255
    188a:	8b9d                	andi	a5,a5,7
    188c:	fef407a3          	sb	a5,-17(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_gpio.c:43
    uint8 io_pin = pin & 0x1F;
    1890:	fdc42783          	lw	a5,-36(s0)
    1894:	0ff7f793          	andi	a5,a5,255
    1898:	8bfd                	andi	a5,a5,31
    189a:	fef40723          	sb	a5,-18(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_gpio.c:46


    if(PIN_NULL == pin) return;
    189e:	fdc42703          	lw	a4,-36(s0)
    18a2:	08000793          	li	a5,128
    18a6:	14f70d63          	beq	a4,a5,1a00 <gpio_init+0x19a>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_gpio.c:48
    //GPIO总线使能
    if(0 == (pin >> 5))      RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
    18aa:	fdc42783          	lw	a5,-36(s0)
    18ae:	8395                	srli	a5,a5,0x5
    18b0:	e791                	bnez	a5,18bc <gpio_init+0x56>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_gpio.c:48 (discriminator 1)
    18b2:	4585                	li	a1,1
    18b4:	4511                	li	a0,4
    18b6:	ec6ff0ef          	jal	ra,f7c <RCC_APB2PeriphClockCmd>
    18ba:	a861                	j	1952 <gpio_init+0xec>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_gpio.c:49
    else if(1 == (pin >> 5)) RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
    18bc:	fdc42783          	lw	a5,-36(s0)
    18c0:	0057d713          	srli	a4,a5,0x5
    18c4:	4785                	li	a5,1
    18c6:	00f71763          	bne	a4,a5,18d4 <gpio_init+0x6e>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_gpio.c:49 (discriminator 1)
    18ca:	4585                	li	a1,1
    18cc:	4521                	li	a0,8
    18ce:	eaeff0ef          	jal	ra,f7c <RCC_APB2PeriphClockCmd>
    18d2:	a041                	j	1952 <gpio_init+0xec>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_gpio.c:50
    else if(2 == (pin >> 5)) RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
    18d4:	fdc42783          	lw	a5,-36(s0)
    18d8:	0057d713          	srli	a4,a5,0x5
    18dc:	4789                	li	a5,2
    18de:	00f71763          	bne	a4,a5,18ec <gpio_init+0x86>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_gpio.c:50 (discriminator 1)
    18e2:	4585                	li	a1,1
    18e4:	4541                	li	a0,16
    18e6:	e96ff0ef          	jal	ra,f7c <RCC_APB2PeriphClockCmd>
    18ea:	a0a5                	j	1952 <gpio_init+0xec>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_gpio.c:51
    else if(3 == (pin >> 5)) RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOD, ENABLE);
    18ec:	fdc42783          	lw	a5,-36(s0)
    18f0:	0057d713          	srli	a4,a5,0x5
    18f4:	478d                	li	a5,3
    18f6:	00f71863          	bne	a4,a5,1906 <gpio_init+0xa0>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_gpio.c:51 (discriminator 1)
    18fa:	4585                	li	a1,1
    18fc:	02000513          	li	a0,32
    1900:	e7cff0ef          	jal	ra,f7c <RCC_APB2PeriphClockCmd>
    1904:	a0b9                	j	1952 <gpio_init+0xec>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_gpio.c:52
    else if(4 == (pin >> 5)) RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOE, ENABLE);
    1906:	fdc42783          	lw	a5,-36(s0)
    190a:	0057d713          	srli	a4,a5,0x5
    190e:	4791                	li	a5,4
    1910:	00f71863          	bne	a4,a5,1920 <gpio_init+0xba>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_gpio.c:52 (discriminator 1)
    1914:	4585                	li	a1,1
    1916:	04000513          	li	a0,64
    191a:	e62ff0ef          	jal	ra,f7c <RCC_APB2PeriphClockCmd>
    191e:	a815                	j	1952 <gpio_init+0xec>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_gpio.c:53
    else if(5 == (pin >> 5)) RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOF, ENABLE);
    1920:	fdc42783          	lw	a5,-36(s0)
    1924:	0057d713          	srli	a4,a5,0x5
    1928:	4795                	li	a5,5
    192a:	00f71863          	bne	a4,a5,193a <gpio_init+0xd4>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_gpio.c:53 (discriminator 1)
    192e:	4585                	li	a1,1
    1930:	08000513          	li	a0,128
    1934:	e48ff0ef          	jal	ra,f7c <RCC_APB2PeriphClockCmd>
    1938:	a829                	j	1952 <gpio_init+0xec>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_gpio.c:54
    else if(6 == (pin >> 5)) RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOG, ENABLE);
    193a:	fdc42783          	lw	a5,-36(s0)
    193e:	0057d713          	srli	a4,a5,0x5
    1942:	4799                	li	a5,6
    1944:	00f71763          	bne	a4,a5,1952 <gpio_init+0xec>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_gpio.c:54 (discriminator 1)
    1948:	4585                	li	a1,1
    194a:	10000513          	li	a0,256
    194e:	e2eff0ef          	jal	ra,f7c <RCC_APB2PeriphClockCmd>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_gpio.c:58


    //设置引脚号
    GPIO_InitStructure.GPIO_Pin = (uint16)(1 << io_pin);
    1952:	fee44783          	lbu	a5,-18(s0)
    1956:	4705                	li	a4,1
    1958:	00f717b3          	sll	a5,a4,a5
    195c:	07c2                	slli	a5,a5,0x10
    195e:	83c1                	srli	a5,a5,0x10
    1960:	fef41023          	sh	a5,-32(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_gpio.c:60

    if(GPO == dir)
    1964:	fd842703          	lw	a4,-40(s0)
    1968:	4785                	li	a5,1
    196a:	02f71763          	bne	a4,a5,1998 <gpio_init+0x132>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_gpio.c:63
    {
        //只有输出需要设置速度
        if((uint16)pinconf >> 8 == 0) GPIO_InitStructure.GPIO_Speed = (GPIOSpeed_TypeDef)(GPIO_Speed_50MHz);  //防止没有填写这个参数,默认设置50Mhz
    196e:	fd042783          	lw	a5,-48(s0)
    1972:	07c2                	slli	a5,a5,0x10
    1974:	83c1                	srli	a5,a5,0x10
    1976:	83a1                	srli	a5,a5,0x8
    1978:	07c2                	slli	a5,a5,0x10
    197a:	83c1                	srli	a5,a5,0x10
    197c:	e789                	bnez	a5,1986 <gpio_init+0x120>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_gpio.c:63 (discriminator 1)
    197e:	478d                	li	a5,3
    1980:	fef42223          	sw	a5,-28(s0)
    1984:	a811                	j	1998 <gpio_init+0x132>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_gpio.c:64
        else GPIO_InitStructure.GPIO_Speed = (GPIOSpeed_TypeDef)((uint16)pinconf >> 8);                       //已经填写了该参数。根据值来设置
    1986:	fd042783          	lw	a5,-48(s0)
    198a:	07c2                	slli	a5,a5,0x10
    198c:	83c1                	srli	a5,a5,0x10
    198e:	83a1                	srli	a5,a5,0x8
    1990:	07c2                	slli	a5,a5,0x10
    1992:	83c1                	srli	a5,a5,0x10
    1994:	fef42223          	sw	a5,-28(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_gpio.c:68
    }

    //设置模式
    GPIO_InitStructure.GPIO_Mode = (GPIOMode_TypeDef)((uint16)pinconf & 0xff);
    1998:	fd042783          	lw	a5,-48(s0)
    199c:	07c2                	slli	a5,a5,0x10
    199e:	83c1                	srli	a5,a5,0x10
    19a0:	0ff7f793          	andi	a5,a5,255
    19a4:	fef42423          	sw	a5,-24(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_gpio.c:69
    GPIO_Init((GPIO_TypeDef *)(GPION[io_group]), &GPIO_InitStructure);
    19a8:	fef44703          	lbu	a4,-17(s0)
    19ac:	678d                	lui	a5,0x3
    19ae:	070a                	slli	a4,a4,0x2
    19b0:	4c078793          	addi	a5,a5,1216 # 34c0 <GPION>
    19b4:	97ba                	add	a5,a5,a4
    19b6:	439c                	lw	a5,0(a5)
    19b8:	873e                	mv	a4,a5
    19ba:	fe040793          	addi	a5,s0,-32
    19be:	85be                	mv	a1,a5
    19c0:	853a                	mv	a0,a4
    19c2:	eb1fe0ef          	jal	ra,872 <GPIO_Init>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_gpio.c:71

    if(GPO == dir)
    19c6:	fd842703          	lw	a4,-40(s0)
    19ca:	4785                	li	a5,1
    19cc:	02f71b63          	bne	a4,a5,1a02 <gpio_init+0x19c>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_gpio.c:74
    {
        //只有输出需要设置引脚状态
        GPIO_WriteBit((GPIO_TypeDef *)(GPION[io_group]), (uint16)(1 << io_pin), dat);
    19d0:	fef44703          	lbu	a4,-17(s0)
    19d4:	678d                	lui	a5,0x3
    19d6:	070a                	slli	a4,a4,0x2
    19d8:	4c078793          	addi	a5,a5,1216 # 34c0 <GPION>
    19dc:	97ba                	add	a5,a5,a4
    19de:	439c                	lw	a5,0(a5)
    19e0:	86be                	mv	a3,a5
    19e2:	fee44783          	lbu	a5,-18(s0)
    19e6:	4705                	li	a4,1
    19e8:	00f717b3          	sll	a5,a4,a5
    19ec:	07c2                	slli	a5,a5,0x10
    19ee:	83c1                	srli	a5,a5,0x10
    19f0:	fd744703          	lbu	a4,-41(s0)
    19f4:	863a                	mv	a2,a4
    19f6:	85be                	mv	a1,a5
    19f8:	8536                	mv	a0,a3
    19fa:	8a2ff0ef          	jal	ra,a9c <GPIO_WriteBit>
    19fe:	a011                	j	1a02 <gpio_init+0x19c>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_gpio.c:46
    if(PIN_NULL == pin) return;
    1a00:	0001                	nop
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_gpio.c:76
    }
}
    1a02:	50b2                	lw	ra,44(sp)
    1a04:	5422                	lw	s0,40(sp)
    1a06:	6145                	addi	sp,sp,48
    1a08:	8082                	ret

00001a0a <nvic_init>:
nvic_init():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_nvic.c:38
//  @param      status                      使能或者失能
//  @return     void
//  Sample usage:                           nvic_init(EXTI0_IRQn,0, 0, ENABLE); //外部中断0使能,抢占优先级最高，次优先级最高。
//-------------------------------------------------------------------------------------------------------------------
void nvic_init(IRQn_Type irqn,uint8 preemption_priority, uint8 sub_priority,uint8 status)
{
    1a0a:	7179                	addi	sp,sp,-48
    1a0c:	d606                	sw	ra,44(sp)
    1a0e:	d422                	sw	s0,40(sp)
    1a10:	1800                	addi	s0,sp,48
    1a12:	fca42e23          	sw	a0,-36(s0)
    1a16:	87ae                	mv	a5,a1
    1a18:	8736                	mv	a4,a3
    1a1a:	fcf40da3          	sb	a5,-37(s0)
    1a1e:	87b2                	mv	a5,a2
    1a20:	fcf40d23          	sb	a5,-38(s0)
    1a24:	87ba                	mv	a5,a4
    1a26:	fcf40ca3          	sb	a5,-39(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_nvic.c:41
    NVIC_InitTypeDef NVIC_InitStructure;

    NVIC_InitStructure.NVIC_IRQChannel = irqn;                                  //中断号设置
    1a2a:	fdc42783          	lw	a5,-36(s0)
    1a2e:	0ff7f793          	andi	a5,a5,255
    1a32:	fef40423          	sb	a5,-24(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_nvic.c:42
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority=preemption_priority;   //抢占优先级值越小，优先级越高
    1a36:	fdb44783          	lbu	a5,-37(s0)
    1a3a:	fef404a3          	sb	a5,-23(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_nvic.c:43
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = sub_priority;               //次优先级值越小，优先级越高
    1a3e:	fda44783          	lbu	a5,-38(s0)
    1a42:	fef40523          	sb	a5,-22(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_nvic.c:44
    NVIC_InitStructure.NVIC_IRQChannelCmd = status;                             //使能
    1a46:	fd944783          	lbu	a5,-39(s0)
    1a4a:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_nvic.c:45
    NVIC_Init(&NVIC_InitStructure);
    1a4e:	fe840793          	addi	a5,s0,-24
    1a52:	853e                	mv	a0,a5
    1a54:	a4aff0ef          	jal	ra,c9e <NVIC_Init>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_nvic.c:48

    //保存状态值
    irq_status.ienr0 |= (PFIC->ISR[0] & 0xFFFFF000);    //[31:12]
    1a58:	e000e7b7          	lui	a5,0xe000e
    1a5c:	4398                	lw	a4,0(a5)
    1a5e:	77fd                	lui	a5,0xfffff
    1a60:	8f7d                	and	a4,a4,a5
    1a62:	8441a783          	lw	a5,-1980(gp) # 200000b4 <irq_status>
    1a66:	8f5d                	or	a4,a4,a5
    1a68:	84e1a223          	sw	a4,-1980(gp) # 200000b4 <irq_status>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_nvic.c:49
    irq_status.ienr1 |= (PFIC->ISR[1] & 0x0FFFFFFF);    //[27:0]
    1a6c:	e000e7b7          	lui	a5,0xe000e
    1a70:	43d8                	lw	a4,4(a5)
    1a72:	100007b7          	lui	a5,0x10000
    1a76:	17fd                	addi	a5,a5,-1
    1a78:	8f7d                	and	a4,a4,a5
    1a7a:	84418793          	addi	a5,gp,-1980 # 200000b4 <irq_status>
    1a7e:	43dc                	lw	a5,4(a5)
    1a80:	8f5d                	or	a4,a4,a5
    1a82:	84418793          	addi	a5,gp,-1980 # 200000b4 <irq_status>
    1a86:	c3d8                	sw	a4,4(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_nvic.c:50
    if(irq_status.flag == 1)
    1a88:	84418793          	addi	a5,gp,-1980 # 200000b4 <irq_status>
    1a8c:	0087c703          	lbu	a4,8(a5) # 10000008 <_data_lma+0xfffca24>
    1a90:	4785                	li	a5,1
    1a92:	00f71363          	bne	a4,a5,1a98 <nvic_init+0x8e>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_nvic.c:52
    {
        close_all_irq();
    1a96:	2031                	jal	1aa2 <close_all_irq>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_nvic.c:54
    }
}
    1a98:	0001                	nop
    1a9a:	50b2                	lw	ra,44(sp)
    1a9c:	5422                	lw	s0,40(sp)
    1a9e:	6145                	addi	sp,sp,48
    1aa0:	8082                	ret

00001aa2 <close_all_irq>:
close_all_irq():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_nvic.c:63
//  @return     void
//  @since      v1.0
//  Sample usage:
//-------------------------------------------------------------------------------------------------------------------
void close_all_irq(void)
{
    1aa2:	1141                	addi	sp,sp,-16
    1aa4:	c622                	sw	s0,12(sp)
    1aa6:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_nvic.c:65
    //写1，清空状态
    PFIC->IRER[0] = 0xffffffff;
    1aa8:	e000e7b7          	lui	a5,0xe000e
    1aac:	577d                	li	a4,-1
    1aae:	18e7a023          	sw	a4,384(a5) # e000e180 <_eusrstack+0xc0009180>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_nvic.c:66
    PFIC->IRER[1] = 0xffffffff;
    1ab2:	e000e7b7          	lui	a5,0xe000e
    1ab6:	577d                	li	a4,-1
    1ab8:	18e7a223          	sw	a4,388(a5) # e000e184 <_eusrstack+0xc0009184>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_nvic.c:67
}
    1abc:	0001                	nop
    1abe:	4432                	lw	s0,12(sp)
    1ac0:	0141                	addi	sp,sp,16
    1ac2:	8082                	ret

00001ac4 <sys_recover_irq>:
sys_recover_irq():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_nvic.c:77
//  @return     void
//  @since      v1.0
//  Sample usage:
//-------------------------------------------------------------------------------------------------------------------
void sys_recover_irq(void)
{
    1ac4:	1141                	addi	sp,sp,-16
    1ac6:	c622                	sw	s0,12(sp)
    1ac8:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_nvic.c:78
    PFIC->IENR[0] = irq_status.ienr0;
    1aca:	e000e7b7          	lui	a5,0xe000e
    1ace:	8441a703          	lw	a4,-1980(gp) # 200000b4 <irq_status>
    1ad2:	10e7a023          	sw	a4,256(a5) # e000e100 <_eusrstack+0xc0009100>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_nvic.c:79
    PFIC->IENR[1] = irq_status.ienr1;
    1ad6:	e000e7b7          	lui	a5,0xe000e
    1ada:	84418713          	addi	a4,gp,-1980 # 200000b4 <irq_status>
    1ade:	4358                	lw	a4,4(a4)
    1ae0:	10e7a223          	sw	a4,260(a5) # e000e104 <_eusrstack+0xc0009104>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_nvic.c:80
}
    1ae4:	0001                	nop
    1ae6:	4432                	lw	s0,12(sp)
    1ae8:	0141                	addi	sp,sp,16
    1aea:	8082                	ret

00001aec <DisableGlobalIRQ>:
DisableGlobalIRQ():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_nvic.c:90
//  @return     void
//  @since      v1.0
//  Sample usage:
//-------------------------------------------------------------------------------------------------------------------
uint8 DisableGlobalIRQ(void)
{
    1aec:	1101                	addi	sp,sp,-32
    1aee:	ce06                	sw	ra,28(sp)
    1af0:	cc22                	sw	s0,24(sp)
    1af2:	1000                	addi	s0,sp,32
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_nvic.c:92
    uint8 state;
    irq_status.flag = 1;
    1af4:	84418793          	addi	a5,gp,-1980 # 200000b4 <irq_status>
    1af8:	4705                	li	a4,1
    1afa:	00e78423          	sb	a4,8(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_nvic.c:93
    if((irq_status.ienr0 == 0) && (irq_status.ienr1 == 0))   state = 0;  //没有就返回0
    1afe:	8441a783          	lw	a5,-1980(gp) # 200000b4 <irq_status>
    1b02:	eb81                	bnez	a5,1b12 <DisableGlobalIRQ+0x26>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_nvic.c:93 (discriminator 1)
    1b04:	84418793          	addi	a5,gp,-1980 # 200000b4 <irq_status>
    1b08:	43dc                	lw	a5,4(a5)
    1b0a:	e781                	bnez	a5,1b12 <DisableGlobalIRQ+0x26>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_nvic.c:93 (discriminator 2)
    1b0c:	fe0407a3          	sb	zero,-17(s0)
    1b10:	a021                	j	1b18 <DisableGlobalIRQ+0x2c>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_nvic.c:94
    else state = 1;  //有中断就返回1
    1b12:	4785                	li	a5,1
    1b14:	fef407a3          	sb	a5,-17(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_nvic.c:95
    close_all_irq();
    1b18:	3769                	jal	1aa2 <close_all_irq>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_nvic.c:96
    return state;
    1b1a:	fef44783          	lbu	a5,-17(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_nvic.c:97
}
    1b1e:	853e                	mv	a0,a5
    1b20:	40f2                	lw	ra,28(sp)
    1b22:	4462                	lw	s0,24(sp)
    1b24:	6105                	addi	sp,sp,32
    1b26:	8082                	ret

00001b28 <EnableGlobalIRQ>:
EnableGlobalIRQ():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_nvic.c:107
//  @return     void
//  @since      v1.0
//  Sample usage:
//-------------------------------------------------------------------------------------------------------------------
void EnableGlobalIRQ(uint8 state)
{
    1b28:	1101                	addi	sp,sp,-32
    1b2a:	ce06                	sw	ra,28(sp)
    1b2c:	cc22                	sw	s0,24(sp)
    1b2e:	1000                	addi	s0,sp,32
    1b30:	87aa                	mv	a5,a0
    1b32:	fef407a3          	sb	a5,-17(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_nvic.c:108
    if(state == 0)
    1b36:	fef44783          	lbu	a5,-17(s0)
    1b3a:	e791                	bnez	a5,1b46 <EnableGlobalIRQ+0x1e>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_nvic.c:110
    {
        irq_status.flag = 0;
    1b3c:	84418793          	addi	a5,gp,-1980 # 200000b4 <irq_status>
    1b40:	00078423          	sb	zero,8(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_nvic.c:111
        sys_recover_irq();
    1b44:	3741                	jal	1ac4 <sys_recover_irq>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_nvic.c:113
    }
}
    1b46:	0001                	nop
    1b48:	40f2                	lw	ra,28(sp)
    1b4a:	4462                	lw	s0,24(sp)
    1b4c:	6105                	addi	sp,sp,32
    1b4e:	8082                	ret

00001b50 <timer_pit_interrupt_ms>:
timer_pit_interrupt_ms():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_pit.c:36
//  @param      ms          定时周期(1-32767)
//  @return     void
//  Sample usage:           timer_pit_interrupt(TIMER_1, 5); 使用定时器1作为5ms一次的周期中断
//-------------------------------------------------------------------------------------------------------------------
void timer_pit_interrupt_ms(TIMERN_enum timern, uint16 ms)
{
    1b50:	7179                	addi	sp,sp,-48
    1b52:	d606                	sw	ra,44(sp)
    1b54:	d422                	sw	s0,40(sp)
    1b56:	1800                	addi	s0,sp,48
    1b58:	fca42e23          	sw	a0,-36(s0)
    1b5c:	87ae                	mv	a5,a1
    1b5e:	fcf41d23          	sh	a5,-38(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_pit.c:39
    TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;

    if(TIMER_1 == timern)
    1b62:	fdc42783          	lw	a5,-36(s0)
    1b66:	eb81                	bnez	a5,1b76 <timer_pit_interrupt_ms+0x26>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_pit.c:40
        RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);                //时钟使能
    1b68:	4585                	li	a1,1
    1b6a:	6785                	lui	a5,0x1
    1b6c:	80078513          	addi	a0,a5,-2048 # 800 <__stack_size>
    1b70:	c0cff0ef          	jal	ra,f7c <RCC_APB2PeriphClockCmd>
    1b74:	a835                	j	1bb0 <timer_pit_interrupt_ms+0x60>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_pit.c:41
    else if(TIMER_2 == timern)
    1b76:	fdc42703          	lw	a4,-36(s0)
    1b7a:	4785                	li	a5,1
    1b7c:	00f71763          	bne	a4,a5,1b8a <timer_pit_interrupt_ms+0x3a>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_pit.c:42
        RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);                //时钟使能
    1b80:	4585                	li	a1,1
    1b82:	4505                	li	a0,1
    1b84:	c3eff0ef          	jal	ra,fc2 <RCC_APB1PeriphClockCmd>
    1b88:	a025                	j	1bb0 <timer_pit_interrupt_ms+0x60>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_pit.c:43
    else if(TIMER_3 == timern)
    1b8a:	fdc42703          	lw	a4,-36(s0)
    1b8e:	4789                	li	a5,2
    1b90:	00f71763          	bne	a4,a5,1b9e <timer_pit_interrupt_ms+0x4e>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_pit.c:44
        RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);                //时钟使能
    1b94:	4585                	li	a1,1
    1b96:	4509                	li	a0,2
    1b98:	c2aff0ef          	jal	ra,fc2 <RCC_APB1PeriphClockCmd>
    1b9c:	a811                	j	1bb0 <timer_pit_interrupt_ms+0x60>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_pit.c:45
    else if(TIMER_4 == timern)
    1b9e:	fdc42703          	lw	a4,-36(s0)
    1ba2:	478d                	li	a5,3
    1ba4:	00f71663          	bne	a4,a5,1bb0 <timer_pit_interrupt_ms+0x60>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_pit.c:46
        RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);                //时钟使能
    1ba8:	4585                	li	a1,1
    1baa:	4511                	li	a0,4
    1bac:	c16ff0ef          	jal	ra,fc2 <RCC_APB1PeriphClockCmd>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_pit.c:50

    //定时器TIM3初始化,计数器
    //ATRLR寄存器设置为1 ，则计数0和1，一共2次
    assert(ms);
    1bb0:	fda45783          	lhu	a5,-38(s0)
    1bb4:	ef89                	bnez	a5,1bce <timer_pit_interrupt_ms+0x7e>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_pit.c:50 (discriminator 1)
    1bb6:	678d                	lui	a5,0x3
    1bb8:	48c78693          	addi	a3,a5,1164 # 348c <_exit+0x2>
    1bbc:	678d                	lui	a5,0x3
    1bbe:	4d078613          	addi	a2,a5,1232 # 34d0 <__func__.3548>
    1bc2:	03200593          	li	a1,50
    1bc6:	678d                	lui	a5,0x3
    1bc8:	49078513          	addi	a0,a5,1168 # 3490 <_exit+0x6>
    1bcc:	2d51                	jal	2260 <__assert_func>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_pit.c:53


    TIM_TimeBaseStructure.TIM_Period = sys_clk/2000 - 1;                    //计数44000
    1bce:	8281a703          	lw	a4,-2008(gp) # 20000098 <sys_clk>
    1bd2:	7d000793          	li	a5,2000
    1bd6:	02f757b3          	divu	a5,a4,a5
    1bda:	07c2                	slli	a5,a5,0x10
    1bdc:	83c1                	srli	a5,a5,0x10
    1bde:	17fd                	addi	a5,a5,-1
    1be0:	07c2                	slli	a5,a5,0x10
    1be2:	83c1                	srli	a5,a5,0x10
    1be4:	fef41423          	sh	a5,-24(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_pit.c:54
    TIM_TimeBaseStructure.TIM_Prescaler = 2*ms - 1;                      //设置为1MHZ计数一次,也就是1us计数一次
    1be8:	fda45783          	lhu	a5,-38(s0)
    1bec:	0786                	slli	a5,a5,0x1
    1bee:	07c2                	slli	a5,a5,0x10
    1bf0:	83c1                	srli	a5,a5,0x10
    1bf2:	17fd                	addi	a5,a5,-1
    1bf4:	07c2                	slli	a5,a5,0x10
    1bf6:	83c1                	srli	a5,a5,0x10
    1bf8:	fef41223          	sh	a5,-28(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_pit.c:56

    TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;                 //设置时钟分割:TDTS = Tck_tim
    1bfc:	fe041523          	sh	zero,-22(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_pit.c:57
    TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;             //TIM向上计数模式
    1c00:	fe041323          	sh	zero,-26(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_pit.c:58
    TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;                        //重复计数器设置为0
    1c04:	fe040623          	sb	zero,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_pit.c:59
    TIM_TimeBaseInit((TIM_TypeDef *)TIMERN[timern], &TIM_TimeBaseStructure);//根据指定的参数初始化TIMx的时间基数单位
    1c08:	678d                	lui	a5,0x3
    1c0a:	fdc42703          	lw	a4,-36(s0)
    1c0e:	070a                	slli	a4,a4,0x2
    1c10:	4e878793          	addi	a5,a5,1256 # 34e8 <TIMERN>
    1c14:	97ba                	add	a5,a5,a4
    1c16:	439c                	lw	a5,0(a5)
    1c18:	873e                	mv	a4,a5
    1c1a:	fe440793          	addi	a5,s0,-28
    1c1e:	85be                	mv	a1,a5
    1c20:	853a                	mv	a0,a4
    1c22:	be6ff0ef          	jal	ra,1008 <TIM_TimeBaseInit>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_pit.c:61

    TIM_ITConfig((TIM_TypeDef *)TIMERN[timern],TIM_IT_Update,ENABLE );      //使能指定的TIM中断,允许更新中断
    1c26:	678d                	lui	a5,0x3
    1c28:	fdc42703          	lw	a4,-36(s0)
    1c2c:	070a                	slli	a4,a4,0x2
    1c2e:	4e878793          	addi	a5,a5,1256 # 34e8 <TIMERN>
    1c32:	97ba                	add	a5,a5,a4
    1c34:	439c                	lw	a5,0(a5)
    1c36:	4605                	li	a2,1
    1c38:	4585                	li	a1,1
    1c3a:	853e                	mv	a0,a5
    1c3c:	d1eff0ef          	jal	ra,115a <TIM_ITConfig>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_pit.c:62
    TIM_ClearITPendingBit((TIM_TypeDef *)TIMERN[timern], TIM_IT_Update);
    1c40:	678d                	lui	a5,0x3
    1c42:	fdc42703          	lw	a4,-36(s0)
    1c46:	070a                	slli	a4,a4,0x2
    1c48:	4e878793          	addi	a5,a5,1256 # 34e8 <TIMERN>
    1c4c:	97ba                	add	a5,a5,a4
    1c4e:	439c                	lw	a5,0(a5)
    1c50:	4585                	li	a1,1
    1c52:	853e                	mv	a0,a5
    1c54:	de6ff0ef          	jal	ra,123a <TIM_ClearITPendingBit>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_pit.c:65

    //中断优先级NVIC设置
    if(TIMER_1 == timern)
    1c58:	fdc42783          	lw	a5,-36(s0)
    1c5c:	eb81                	bnez	a5,1c6c <timer_pit_interrupt_ms+0x11c>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_pit.c:66
        nvic_init(TIM1_UP_IRQn, 1, 2, ENABLE);
    1c5e:	4685                	li	a3,1
    1c60:	4609                	li	a2,2
    1c62:	4585                	li	a1,1
    1c64:	02900513          	li	a0,41
    1c68:	334d                	jal	1a0a <nvic_init>
    1c6a:	a0a1                	j	1cb2 <timer_pit_interrupt_ms+0x162>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_pit.c:67
    else if(TIMER_2 == timern)
    1c6c:	fdc42703          	lw	a4,-36(s0)
    1c70:	4785                	li	a5,1
    1c72:	00f71963          	bne	a4,a5,1c84 <timer_pit_interrupt_ms+0x134>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_pit.c:68
        nvic_init(TIM2_IRQn, 1, 2, ENABLE);
    1c76:	4685                	li	a3,1
    1c78:	4609                	li	a2,2
    1c7a:	4585                	li	a1,1
    1c7c:	02c00513          	li	a0,44
    1c80:	3369                	jal	1a0a <nvic_init>
    1c82:	a805                	j	1cb2 <timer_pit_interrupt_ms+0x162>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_pit.c:69
    else if(TIMER_3 == timern)
    1c84:	fdc42703          	lw	a4,-36(s0)
    1c88:	4789                	li	a5,2
    1c8a:	00f71963          	bne	a4,a5,1c9c <timer_pit_interrupt_ms+0x14c>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_pit.c:70
        nvic_init(TIM3_IRQn, 1, 2, ENABLE);
    1c8e:	4685                	li	a3,1
    1c90:	4609                	li	a2,2
    1c92:	4585                	li	a1,1
    1c94:	02d00513          	li	a0,45
    1c98:	3b8d                	jal	1a0a <nvic_init>
    1c9a:	a821                	j	1cb2 <timer_pit_interrupt_ms+0x162>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_pit.c:71
    else if(TIMER_4 == timern)
    1c9c:	fdc42703          	lw	a4,-36(s0)
    1ca0:	478d                	li	a5,3
    1ca2:	00f71863          	bne	a4,a5,1cb2 <timer_pit_interrupt_ms+0x162>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_pit.c:72
        nvic_init(TIM4_IRQn, 1, 2, ENABLE);
    1ca6:	4685                	li	a3,1
    1ca8:	4609                	li	a2,2
    1caa:	4585                	li	a1,1
    1cac:	02e00513          	li	a0,46
    1cb0:	3ba9                	jal	1a0a <nvic_init>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_pit.c:74

    TIM_Cmd((TIM_TypeDef *)TIMERN[timern], ENABLE);  //使能TIMx
    1cb2:	678d                	lui	a5,0x3
    1cb4:	fdc42703          	lw	a4,-36(s0)
    1cb8:	070a                	slli	a4,a4,0x2
    1cba:	4e878793          	addi	a5,a5,1256 # 34e8 <TIMERN>
    1cbe:	97ba                	add	a5,a5,a4
    1cc0:	439c                	lw	a5,0(a5)
    1cc2:	4585                	li	a1,1
    1cc4:	853e                	mv	a0,a5
    1cc6:	c3cff0ef          	jal	ra,1102 <TIM_Cmd>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_pit.c:76

}
    1cca:	0001                	nop
    1ccc:	50b2                	lw	ra,44(sp)
    1cce:	5422                	lw	s0,40(sp)
    1cd0:	6145                	addi	sp,sp,48
    1cd2:	8082                	ret

00001cd4 <systick_delay>:
systick_delay():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_systick.c:29
//  @param      time                us
//  @return     void
//  Sample usage:                   内部使用，用户无需关心
//-------------------------------------------------------------------------------------------------------------------
void systick_delay(uint64 time)
{
    1cd4:	1101                	addi	sp,sp,-32
    1cd6:	ce22                	sw	s0,28(sp)
    1cd8:	1000                	addi	s0,sp,32
    1cda:	fea42423          	sw	a0,-24(s0)
    1cde:	feb42623          	sw	a1,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_systick.c:30
    SysTick->CTLR = 0;
    1ce2:	e000f737          	lui	a4,0xe000f
    1ce6:	00072023          	sw	zero,0(a4) # e000f000 <_eusrstack+0xc000a000>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_systick.c:31
    SysTick->CNTL0 = 0;
    1cea:	e000f737          	lui	a4,0xe000f
    1cee:	00070223          	sb	zero,4(a4) # e000f004 <_eusrstack+0xc000a004>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_systick.c:32
    SysTick->CNTL1 = 0;
    1cf2:	e000f737          	lui	a4,0xe000f
    1cf6:	000702a3          	sb	zero,5(a4) # e000f005 <_eusrstack+0xc000a005>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_systick.c:33
    SysTick->CNTL2 = 0;
    1cfa:	e000f737          	lui	a4,0xe000f
    1cfe:	00070323          	sb	zero,6(a4) # e000f006 <_eusrstack+0xc000a006>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_systick.c:34
    SysTick->CNTL3 = 0;
    1d02:	e000f737          	lui	a4,0xe000f
    1d06:	000703a3          	sb	zero,7(a4) # e000f007 <_eusrstack+0xc000a007>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_systick.c:35
    SysTick->CNTH0 = 0;
    1d0a:	e000f737          	lui	a4,0xe000f
    1d0e:	00070423          	sb	zero,8(a4) # e000f008 <_eusrstack+0xc000a008>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_systick.c:36
    SysTick->CNTH1 = 0;
    1d12:	e000f737          	lui	a4,0xe000f
    1d16:	000704a3          	sb	zero,9(a4) # e000f009 <_eusrstack+0xc000a009>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_systick.c:37
    SysTick->CNTH2 = 0;
    1d1a:	e000f737          	lui	a4,0xe000f
    1d1e:	00070523          	sb	zero,10(a4) # e000f00a <_eusrstack+0xc000a00a>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_systick.c:38
    SysTick->CNTH3 = 0;
    1d22:	e000f737          	lui	a4,0xe000f
    1d26:	000705a3          	sb	zero,11(a4) # e000f00b <_eusrstack+0xc000a00b>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_systick.c:39
    SysTick->CTLR = 1;          //启动系统计数器 systick（HCLK/8 时基） us
    1d2a:	e000f737          	lui	a4,0xe000f
    1d2e:	4685                	li	a3,1
    1d30:	c314                	sw	a3,0(a4)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_systick.c:41

    while((*(volatile uint32*)0xE000F004) <= time);
    1d32:	0001                	nop
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_systick.c:41 (discriminator 1)
    1d34:	e000f737          	lui	a4,0xe000f
    1d38:	0711                	addi	a4,a4,4
    1d3a:	4318                	lw	a4,0(a4)
    1d3c:	87ba                	mv	a5,a4
    1d3e:	4801                	li	a6,0
    1d40:	fec42703          	lw	a4,-20(s0)
    1d44:	86c2                	mv	a3,a6
    1d46:	00d76d63          	bltu	a4,a3,1d60 <systick_delay+0x8c>
    1d4a:	fec42703          	lw	a4,-20(s0)
    1d4e:	86c2                	mv	a3,a6
    1d50:	fed712e3          	bne	a4,a3,1d34 <systick_delay+0x60>
    1d54:	fe842703          	lw	a4,-24(s0)
    1d58:	86be                	mv	a3,a5
    1d5a:	00d76363          	bltu	a4,a3,1d60 <systick_delay+0x8c>
    1d5e:	bfd9                	j	1d34 <systick_delay+0x60>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_systick.c:42
}
    1d60:	0001                	nop
    1d62:	4472                	lw	s0,28(sp)
    1d64:	6105                	addi	sp,sp,32
    1d66:	8082                	ret

00001d68 <uart_gpio_init>:
uart_gpio_init():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:38
//  @param      rx_pin      串口接收引脚号
//  @return     void
//  Sample usage:           内部使用，用户无需关心
//-------------------------------------------------------------------------------------------------------------------
void uart_gpio_init(UARTPIN_enum tx_pin, UARTPIN_enum rx_pin)
{
    1d68:	1101                	addi	sp,sp,-32
    1d6a:	ce06                	sw	ra,28(sp)
    1d6c:	cc22                	sw	s0,24(sp)
    1d6e:	1000                	addi	s0,sp,32
    1d70:	fea42623          	sw	a0,-20(s0)
    1d74:	feb42423          	sw	a1,-24(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:39
    if(tx_pin == UART1_TX_A9 && rx_pin == UART1_RX_A10)
    1d78:	fec42783          	lw	a5,-20(s0)
    1d7c:	e395                	bnez	a5,1da0 <uart_gpio_init+0x38>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:39 (discriminator 1)
    1d7e:	fe842703          	lw	a4,-24(s0)
    1d82:	4785                	li	a5,1
    1d84:	00f71e63          	bne	a4,a5,1da0 <uart_gpio_init+0x38>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:41
    {
        gpio_init(A9, GPO, 0, SPEED_50MHZ|OUT_AF_PP);
    1d88:	31800693          	li	a3,792
    1d8c:	4601                	li	a2,0
    1d8e:	4585                	li	a1,1
    1d90:	4525                	li	a0,9
    1d92:	3cd1                	jal	1866 <gpio_init>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:42
        gpio_init(A10, GPI, 0, IN_FLOAT);
    1d94:	4691                	li	a3,4
    1d96:	4601                	li	a2,0
    1d98:	4581                	li	a1,0
    1d9a:	4529                	li	a0,10
    1d9c:	34e9                	jal	1866 <gpio_init>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:67
    else if(tx_pin == UART3_TX_C10)
    {
        gpio_init(C10, GPO, 0, SPEED_50MHZ|OUT_AF_PP);
        gpio_init(C11, GPI, 0, IN_FLOAT);
    }
}
    1d9e:	a879                	j	1e3c <uart_gpio_init+0xd4>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:44
    else if(tx_pin == UART1_TX_B6)
    1da0:	fec42703          	lw	a4,-20(s0)
    1da4:	4789                	li	a5,2
    1da6:	02f71063          	bne	a4,a5,1dc6 <uart_gpio_init+0x5e>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:46
        gpio_init(B6, GPO, 0, SPEED_50MHZ|OUT_AF_PP);
    1daa:	31800693          	li	a3,792
    1dae:	4601                	li	a2,0
    1db0:	4585                	li	a1,1
    1db2:	02600513          	li	a0,38
    1db6:	3c45                	jal	1866 <gpio_init>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:47
        gpio_init(B7, GPI, 0, IN_FLOAT);
    1db8:	4691                	li	a3,4
    1dba:	4601                	li	a2,0
    1dbc:	4581                	li	a1,0
    1dbe:	02700513          	li	a0,39
    1dc2:	3455                	jal	1866 <gpio_init>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:67
}
    1dc4:	a8a5                	j	1e3c <uart_gpio_init+0xd4>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:50
    else if(tx_pin == UART2_TX_A2)
    1dc6:	fec42703          	lw	a4,-20(s0)
    1dca:	47c1                	li	a5,16
    1dcc:	00f71e63          	bne	a4,a5,1de8 <uart_gpio_init+0x80>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:52
        gpio_init(A2, GPO, 0, SPEED_50MHZ|OUT_AF_PP);
    1dd0:	31800693          	li	a3,792
    1dd4:	4601                	li	a2,0
    1dd6:	4585                	li	a1,1
    1dd8:	4509                	li	a0,2
    1dda:	3471                	jal	1866 <gpio_init>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:53
        gpio_init(A3, GPI, 0, IN_FLOAT);
    1ddc:	4691                	li	a3,4
    1dde:	4601                	li	a2,0
    1de0:	4581                	li	a1,0
    1de2:	450d                	li	a0,3
    1de4:	3449                	jal	1866 <gpio_init>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:67
}
    1de6:	a899                	j	1e3c <uart_gpio_init+0xd4>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:56
    else if(tx_pin == UART3_TX_B10)
    1de8:	fec42703          	lw	a4,-20(s0)
    1dec:	02000793          	li	a5,32
    1df0:	02f71163          	bne	a4,a5,1e12 <uart_gpio_init+0xaa>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:58
        gpio_init(B10, GPO, 0, SPEED_50MHZ|OUT_AF_PP);
    1df4:	31800693          	li	a3,792
    1df8:	4601                	li	a2,0
    1dfa:	4585                	li	a1,1
    1dfc:	02a00513          	li	a0,42
    1e00:	349d                	jal	1866 <gpio_init>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:59
        gpio_init(B11, GPI, 0, IN_FLOAT);
    1e02:	4691                	li	a3,4
    1e04:	4601                	li	a2,0
    1e06:	4581                	li	a1,0
    1e08:	02b00513          	li	a0,43
    1e0c:	a5bff0ef          	jal	ra,1866 <gpio_init>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:67
}
    1e10:	a035                	j	1e3c <uart_gpio_init+0xd4>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:62
    else if(tx_pin == UART3_TX_C10)
    1e12:	fec42703          	lw	a4,-20(s0)
    1e16:	02200793          	li	a5,34
    1e1a:	02f71163          	bne	a4,a5,1e3c <uart_gpio_init+0xd4>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:64
        gpio_init(C10, GPO, 0, SPEED_50MHZ|OUT_AF_PP);
    1e1e:	31800693          	li	a3,792
    1e22:	4601                	li	a2,0
    1e24:	4585                	li	a1,1
    1e26:	04a00513          	li	a0,74
    1e2a:	a3dff0ef          	jal	ra,1866 <gpio_init>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:65
        gpio_init(C11, GPI, 0, IN_FLOAT);
    1e2e:	4691                	li	a3,4
    1e30:	4601                	li	a2,0
    1e32:	4581                	li	a1,0
    1e34:	04b00513          	li	a0,75
    1e38:	a2fff0ef          	jal	ra,1866 <gpio_init>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:67
}
    1e3c:	0001                	nop
    1e3e:	40f2                	lw	ra,28(sp)
    1e40:	4462                	lw	s0,24(sp)
    1e42:	6105                	addi	sp,sp,32
    1e44:	8082                	ret

00001e46 <uart_init>:
uart_init():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:79
//  @param      rx_pin      串口接收引脚号
//  @return     void
//  Sample usage:           uart_init(UART_1, 115200, UART1_TX_A9, UART1_RX_A10); //串口1初始化引脚号,TX为A9,RX为A10
//-------------------------------------------------------------------------------------------------------------------
void uart_init(UARTN_enum uartn, uint32 baud, UARTPIN_enum tx_pin, UARTPIN_enum rx_pin)
{
    1e46:	7179                	addi	sp,sp,-48
    1e48:	d606                	sw	ra,44(sp)
    1e4a:	d422                	sw	s0,40(sp)
    1e4c:	1800                	addi	s0,sp,48
    1e4e:	fca42e23          	sw	a0,-36(s0)
    1e52:	fcb42c23          	sw	a1,-40(s0)
    1e56:	fcc42a23          	sw	a2,-44(s0)
    1e5a:	fcd42823          	sw	a3,-48(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:83
    USART_InitTypeDef USART_InitStructure;


    RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);
    1e5e:	4585                	li	a1,1
    1e60:	4505                	li	a0,1
    1e62:	91aff0ef          	jal	ra,f7c <RCC_APB2PeriphClockCmd>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:86

    //引脚初始化
    uart_gpio_init(tx_pin, rx_pin);
    1e66:	fd042583          	lw	a1,-48(s0)
    1e6a:	fd442503          	lw	a0,-44(s0)
    1e6e:	3ded                	jal	1d68 <uart_gpio_init>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:88

    if(UART1_TX_B6 == tx_pin && UART1_RX_B7 == rx_pin)                         //引脚重映射
    1e70:	fd442703          	lw	a4,-44(s0)
    1e74:	4789                	li	a5,2
    1e76:	00f71b63          	bne	a4,a5,1e8c <uart_init+0x46>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:88 (discriminator 1)
    1e7a:	fd042703          	lw	a4,-48(s0)
    1e7e:	478d                	li	a5,3
    1e80:	00f71663          	bne	a4,a5,1e8c <uart_init+0x46>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:89
        GPIO_PinRemapConfig(GPIO_Remap_USART1, ENABLE);
    1e84:	4585                	li	a1,1
    1e86:	4511                	li	a0,4
    1e88:	c4dfe0ef          	jal	ra,ad4 <GPIO_PinRemapConfig>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:90
    if(UART3_TX_C10 == tx_pin && UART3_RX_C11 == rx_pin)
    1e8c:	fd442703          	lw	a4,-44(s0)
    1e90:	02200793          	li	a5,34
    1e94:	00f71f63          	bne	a4,a5,1eb2 <uart_init+0x6c>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:90 (discriminator 1)
    1e98:	fd042703          	lw	a4,-48(s0)
    1e9c:	02300793          	li	a5,35
    1ea0:	00f71963          	bne	a4,a5,1eb2 <uart_init+0x6c>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:91
        GPIO_PinRemapConfig(GPIO_PartialRemap_USART3, ENABLE);
    1ea4:	4585                	li	a1,1
    1ea6:	001407b7          	lui	a5,0x140
    1eaa:	01078513          	addi	a0,a5,16 # 140010 <_data_lma+0x13ca2c>
    1eae:	c27fe0ef          	jal	ra,ad4 <GPIO_PinRemapConfig>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:94

    //串口总线使能
    if(UART_1 == uartn) RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
    1eb2:	fdc42783          	lw	a5,-36(s0)
    1eb6:	e791                	bnez	a5,1ec2 <uart_init+0x7c>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:94 (discriminator 1)
    1eb8:	4585                	li	a1,1
    1eba:	6511                	lui	a0,0x4
    1ebc:	8c0ff0ef          	jal	ra,f7c <RCC_APB2PeriphClockCmd>
    1ec0:	a035                	j	1eec <uart_init+0xa6>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:95
    else if(UART_2 == uartn) RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
    1ec2:	fdc42703          	lw	a4,-36(s0)
    1ec6:	4785                	li	a5,1
    1ec8:	00f71863          	bne	a4,a5,1ed8 <uart_init+0x92>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:95 (discriminator 1)
    1ecc:	4585                	li	a1,1
    1ece:	00020537          	lui	a0,0x20
    1ed2:	8f0ff0ef          	jal	ra,fc2 <RCC_APB1PeriphClockCmd>
    1ed6:	a819                	j	1eec <uart_init+0xa6>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:96
    else if(UART_3 == uartn) RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, ENABLE);
    1ed8:	fdc42703          	lw	a4,-36(s0)
    1edc:	4789                	li	a5,2
    1ede:	00f71763          	bne	a4,a5,1eec <uart_init+0xa6>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:96 (discriminator 1)
    1ee2:	4585                	li	a1,1
    1ee4:	00040537          	lui	a0,0x40
    1ee8:	8daff0ef          	jal	ra,fc2 <RCC_APB1PeriphClockCmd>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:99

    //串口参数配置
    USART_InitStructure.USART_BaudRate = baud;
    1eec:	fd842783          	lw	a5,-40(s0)
    1ef0:	fef42023          	sw	a5,-32(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:100
    USART_InitStructure.USART_WordLength = USART_WordLength_8b;
    1ef4:	fe041223          	sh	zero,-28(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:101
    USART_InitStructure.USART_StopBits = USART_StopBits_1;
    1ef8:	fe041323          	sh	zero,-26(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:102
    USART_InitStructure.USART_Parity = USART_Parity_No;
    1efc:	fe041423          	sh	zero,-24(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:103
    USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
    1f00:	fe041623          	sh	zero,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:104
    USART_InitStructure.USART_Mode = USART_Mode_Tx | USART_Mode_Rx;
    1f04:	47b1                	li	a5,12
    1f06:	fef41523          	sh	a5,-22(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:107

    //使能串口
    USART_Init((USART_TypeDef*)UARTN[uartn], &USART_InitStructure);
    1f0a:	678d                	lui	a5,0x3
    1f0c:	fdc42703          	lw	a4,-36(s0)
    1f10:	070a                	slli	a4,a4,0x2
    1f12:	4f878793          	addi	a5,a5,1272 # 34f8 <UARTN>
    1f16:	97ba                	add	a5,a5,a4
    1f18:	439c                	lw	a5,0(a5)
    1f1a:	873e                	mv	a4,a5
    1f1c:	fe040793          	addi	a5,s0,-32
    1f20:	85be                	mv	a1,a5
    1f22:	853a                	mv	a0,a4
    1f24:	b44ff0ef          	jal	ra,1268 <USART_Init>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:108
    USART_Cmd((USART_TypeDef*)UARTN[uartn], ENABLE);
    1f28:	678d                	lui	a5,0x3
    1f2a:	fdc42703          	lw	a4,-36(s0)
    1f2e:	070a                	slli	a4,a4,0x2
    1f30:	4f878793          	addi	a5,a5,1272 # 34f8 <UARTN>
    1f34:	97ba                	add	a5,a5,a4
    1f36:	439c                	lw	a5,0(a5)
    1f38:	4585                	li	a1,1
    1f3a:	853e                	mv	a0,a5
    1f3c:	d5eff0ef          	jal	ra,149a <USART_Cmd>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:111


}
    1f40:	0001                	nop
    1f42:	50b2                	lw	ra,44(sp)
    1f44:	5422                	lw	s0,40(sp)
    1f46:	6145                	addi	sp,sp,48
    1f48:	8082                	ret

00001f4a <uart_putchar>:
uart_putchar():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:122
//  @param      dat         串口数据
//  @return     void
//  Sample usage:           uart_putchar(UART_1, 0x43);        //串口1发送0x43。
//-------------------------------------------------------------------------------------------------------------------
void uart_putchar(UARTN_enum uartn, uint8 dat)
{
    1f4a:	1101                	addi	sp,sp,-32
    1f4c:	ce22                	sw	s0,28(sp)
    1f4e:	1000                	addi	s0,sp,32
    1f50:	fea42623          	sw	a0,-20(s0)
    1f54:	87ae                	mv	a5,a1
    1f56:	fef405a3          	sb	a5,-21(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:123
    while((((USART_TypeDef*)UARTN[uartn])->STATR & USART_FLAG_TXE)==0);
    1f5a:	0001                	nop
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:123 (discriminator 1)
    1f5c:	678d                	lui	a5,0x3
    1f5e:	fec42703          	lw	a4,-20(s0)
    1f62:	070a                	slli	a4,a4,0x2
    1f64:	4f878793          	addi	a5,a5,1272 # 34f8 <UARTN>
    1f68:	97ba                	add	a5,a5,a4
    1f6a:	439c                	lw	a5,0(a5)
    1f6c:	0007d783          	lhu	a5,0(a5)
    1f70:	07c2                	slli	a5,a5,0x10
    1f72:	83c1                	srli	a5,a5,0x10
    1f74:	0807f793          	andi	a5,a5,128
    1f78:	d3f5                	beqz	a5,1f5c <uart_putchar+0x12>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:124
    ((USART_TypeDef*)UARTN[uartn])->DATAR = dat;
    1f7a:	678d                	lui	a5,0x3
    1f7c:	fec42703          	lw	a4,-20(s0)
    1f80:	070a                	slli	a4,a4,0x2
    1f82:	4f878793          	addi	a5,a5,1272 # 34f8 <UARTN>
    1f86:	97ba                	add	a5,a5,a4
    1f88:	439c                	lw	a5,0(a5)
    1f8a:	873e                	mv	a4,a5
    1f8c:	feb44783          	lbu	a5,-21(s0)
    1f90:	07c2                	slli	a5,a5,0x10
    1f92:	83c1                	srli	a5,a5,0x10
    1f94:	00f71223          	sh	a5,4(a4) # e000f004 <_eusrstack+0xc000a004>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:125
}
    1f98:	0001                	nop
    1f9a:	4472                	lw	s0,28(sp)
    1f9c:	6105                	addi	sp,sp,32
    1f9e:	8082                	ret

00001fa0 <uart_putbuff>:
uart_putbuff():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:136
//  @param      len         数据长度
//  @return     void
//  Sample usage:           uart_putbuff(UART_1, buff, 10);     //串口1发送10个buff数组。
//-------------------------------------------------------------------------------------------------------------------
void uart_putbuff(UARTN_enum uartn, uint8 *buff, uint32 len)
{
    1fa0:	1101                	addi	sp,sp,-32
    1fa2:	ce06                	sw	ra,28(sp)
    1fa4:	cc22                	sw	s0,24(sp)
    1fa6:	1000                	addi	s0,sp,32
    1fa8:	fea42623          	sw	a0,-20(s0)
    1fac:	feb42423          	sw	a1,-24(s0)
    1fb0:	fec42223          	sw	a2,-28(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:137
    while(len--)
    1fb4:	a829                	j	1fce <uart_putbuff+0x2e>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:138
        uart_putchar(uartn, *buff++);
    1fb6:	fe842783          	lw	a5,-24(s0)
    1fba:	00178713          	addi	a4,a5,1
    1fbe:	fee42423          	sw	a4,-24(s0)
    1fc2:	0007c783          	lbu	a5,0(a5)
    1fc6:	85be                	mv	a1,a5
    1fc8:	fec42503          	lw	a0,-20(s0)
    1fcc:	3fbd                	jal	1f4a <uart_putchar>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:137
    while(len--)
    1fce:	fe442783          	lw	a5,-28(s0)
    1fd2:	fff78713          	addi	a4,a5,-1
    1fd6:	fee42223          	sw	a4,-28(s0)
    1fda:	fff1                	bnez	a5,1fb6 <uart_putbuff+0x16>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/seekfree_libraries/zf_uart.c:139
}
    1fdc:	0001                	nop
    1fde:	40f2                	lw	ra,28(sp)
    1fe0:	4462                	lw	s0,24(sp)
    1fe2:	6105                	addi	sp,sp,32
    1fe4:	8082                	ret

00001fe6 <board_init>:
board_init():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/board/board.c:9




void board_init(void)
{
    1fe6:	1141                	addi	sp,sp,-16
    1fe8:	c606                	sw	ra,12(sp)
    1fea:	c422                	sw	s0,8(sp)
    1fec:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/board/board.c:11
    //获取系统主频
    sys_clk = 8000000 * (((RCC->CFGR0 >> 18)&0x0F) + 2);
    1fee:	400217b7          	lui	a5,0x40021
    1ff2:	43dc                	lw	a5,4(a5)
    1ff4:	83c9                	srli	a5,a5,0x12
    1ff6:	00f7f713          	andi	a4,a5,15
    1ffa:	007a17b7          	lui	a5,0x7a1
    1ffe:	20078793          	addi	a5,a5,512 # 7a1200 <_data_lma+0x79dc1c>
    2002:	02f70733          	mul	a4,a4,a5
    2006:	00f427b7          	lui	a5,0xf42
    200a:	40078793          	addi	a5,a5,1024 # f42400 <_data_lma+0xf3ee1c>
    200e:	973e                	add	a4,a4,a5
    2010:	82e1a423          	sw	a4,-2008(gp) # 20000098 <sys_clk>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/board/board.c:13
    //初始化DEBUG串口
    uart_init(DEBUG_UART, DEBUG_UART_BAUD, DEBUG_UART_TX_PIN, DEBUG_UART_RX_PIN);
    2014:	4685                	li	a3,1
    2016:	4601                	li	a2,0
    2018:	67f1                	lui	a5,0x1c
    201a:	20078593          	addi	a1,a5,512 # 1c200 <_data_lma+0x18c1c>
    201e:	4501                	li	a0,0
    2020:	351d                	jal	1e46 <uart_init>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/board/board.c:14
}
    2022:	0001                	nop
    2024:	40b2                	lw	ra,12(sp)
    2026:	4422                	lw	s0,8(sp)
    2028:	0141                	addi	sp,sp,16
    202a:	8082                	ret

0000202c <_write>:
_write():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/board/board.c:25
//  @since      v1.0
//  Sample usage:              重定向printf到DEBUG串口上
//-------------------------------------------------------------------------------------------------------------------
#if (1 == PRINTF_ENABLE)
int _write(int fd, char *buf, int size)
{
    202c:	7179                	addi	sp,sp,-48
    202e:	d606                	sw	ra,44(sp)
    2030:	d422                	sw	s0,40(sp)
    2032:	1800                	addi	s0,sp,48
    2034:	fca42e23          	sw	a0,-36(s0)
    2038:	fcb42c23          	sw	a1,-40(s0)
    203c:	fcc42a23          	sw	a2,-44(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/board/board.c:27
    int i;
    for(i=0; i<size; i++)
    2040:	fe042623          	sw	zero,-20(s0)
    2044:	a099                	j	208a <_write+0x5e>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/board/board.c:29
    {
        while (USART_GetFlagStatus((USART_TypeDef*)UARTN[DEBUG_UART], USART_FLAG_TC) == RESET);
    2046:	0001                	nop
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/board/board.c:29 (discriminator 1)
    2048:	678d                	lui	a5,0x3
    204a:	4f87a783          	lw	a5,1272(a5) # 34f8 <UARTN>
    204e:	04000593          	li	a1,64
    2052:	853e                	mv	a0,a5
    2054:	cd4ff0ef          	jal	ra,1528 <USART_GetFlagStatus>
    2058:	87aa                	mv	a5,a0
    205a:	d7fd                	beqz	a5,2048 <_write+0x1c>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/board/board.c:30 (discriminator 2)
        USART_SendData((USART_TypeDef*)UARTN[DEBUG_UART], *buf++);
    205c:	678d                	lui	a5,0x3
    205e:	4f87a783          	lw	a5,1272(a5) # 34f8 <UARTN>
    2062:	86be                	mv	a3,a5
    2064:	fd842783          	lw	a5,-40(s0)
    2068:	00178713          	addi	a4,a5,1
    206c:	fce42c23          	sw	a4,-40(s0)
    2070:	00078783          	lb	a5,0(a5)
    2074:	07c2                	slli	a5,a5,0x10
    2076:	83c1                	srli	a5,a5,0x10
    2078:	85be                	mv	a1,a5
    207a:	8536                	mv	a0,a3
    207c:	c7eff0ef          	jal	ra,14fa <USART_SendData>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/board/board.c:27 (discriminator 2)
    for(i=0; i<size; i++)
    2080:	fec42783          	lw	a5,-20(s0)
    2084:	0785                	addi	a5,a5,1
    2086:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/board/board.c:27 (discriminator 1)
    208a:	fec42703          	lw	a4,-20(s0)
    208e:	fd442783          	lw	a5,-44(s0)
    2092:	faf74ae3          	blt	a4,a5,2046 <_write+0x1a>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/board/board.c:32
    }
    return size;
    2096:	fd442783          	lw	a5,-44(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/board/board.c:33
}
    209a:	853e                	mv	a0,a5
    209c:	50b2                	lw	ra,44(sp)
    209e:	5422                	lw	s0,40(sp)
    20a0:	6145                	addi	sp,sp,48
    20a2:	8082                	ret

000020a4 <SetSysClock>:
SetSysClock():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/board/clock_config.c:11
* Description    : Sets System clock frequency to 72MHz and configure HCLK, PCLK2 and PCLK1 prescalers.
* Input          : None
* Return         : None
*******************************************************************************************/
static void SetSysClock(void)
{
    20a4:	1101                	addi	sp,sp,-32
    20a6:	ce22                	sw	s0,28(sp)
    20a8:	1000                	addi	s0,sp,32
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/board/clock_config.c:12
    __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
    20aa:	fe042623          	sw	zero,-20(s0)
    20ae:	fe042423          	sw	zero,-24(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/board/clock_config.c:14

    RCC->CTLR |= ((uint32_t)RCC_HSEON);
    20b2:	400217b7          	lui	a5,0x40021
    20b6:	4394                	lw	a3,0(a5)
    20b8:	400217b7          	lui	a5,0x40021
    20bc:	6741                	lui	a4,0x10
    20be:	8f55                	or	a4,a4,a3
    20c0:	c398                	sw	a4,0(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/board/clock_config.c:19 (discriminator 2)

    /* Wait till HSE is ready and if Time out is reached exit */
    do
    {
        HSEStatus = RCC->CTLR & RCC_HSERDY;
    20c2:	400217b7          	lui	a5,0x40021
    20c6:	4398                	lw	a4,0(a5)
    20c8:	000207b7          	lui	a5,0x20
    20cc:	8ff9                	and	a5,a5,a4
    20ce:	fef42423          	sw	a5,-24(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/board/clock_config.c:20 (discriminator 2)
        StartUpCounter++;
    20d2:	fec42783          	lw	a5,-20(s0)
    20d6:	0785                	addi	a5,a5,1
    20d8:	fef42623          	sw	a5,-20(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/board/clock_config.c:21 (discriminator 2)
    } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
    20dc:	fe842783          	lw	a5,-24(s0)
    20e0:	e799                	bnez	a5,20ee <SetSysClock+0x4a>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/board/clock_config.c:21 (discriminator 1)
    20e2:	fec42703          	lw	a4,-20(s0)
    20e6:	50000793          	li	a5,1280
    20ea:	fcf71ce3          	bne	a4,a5,20c2 <SetSysClock+0x1e>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/board/clock_config.c:23

    if ((RCC->CTLR & RCC_HSERDY) != RESET)
    20ee:	400217b7          	lui	a5,0x40021
    20f2:	4398                	lw	a4,0(a5)
    20f4:	000207b7          	lui	a5,0x20
    20f8:	8ff9                	and	a5,a5,a4
    20fa:	c789                	beqz	a5,2104 <SetSysClock+0x60>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/board/clock_config.c:25
    {
        HSEStatus = (uint32_t)0x01;
    20fc:	4785                	li	a5,1
    20fe:	fef42423          	sw	a5,-24(s0)
    2102:	a019                	j	2108 <SetSysClock+0x64>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/board/clock_config.c:29
    }
    else
    {
        HSEStatus = (uint32_t)0x00;
    2104:	fe042423          	sw	zero,-24(s0)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/board/clock_config.c:32
    }

    if (HSEStatus == (uint32_t)0x01)
    2108:	fe842703          	lw	a4,-24(s0)
    210c:	4785                	li	a5,1
    210e:	0cf71763          	bne	a4,a5,21dc <SetSysClock+0x138>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/board/clock_config.c:35
    {
        /* Enable Prefetch Buffer */
        FLASH->ACTLR |= FLASH_ACTLR_PRFTBE;
    2112:	400227b7          	lui	a5,0x40022
    2116:	4398                	lw	a4,0(a5)
    2118:	400227b7          	lui	a5,0x40022
    211c:	01076713          	ori	a4,a4,16
    2120:	c398                	sw	a4,0(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/board/clock_config.c:38

        /* Flash 2 wait state */
        FLASH->ACTLR &= (uint32_t)((uint32_t)~FLASH_ACTLR_LATENCY);
    2122:	400227b7          	lui	a5,0x40022
    2126:	4398                	lw	a4,0(a5)
    2128:	400227b7          	lui	a5,0x40022
    212c:	9b71                	andi	a4,a4,-4
    212e:	c398                	sw	a4,0(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/board/clock_config.c:39
        FLASH->ACTLR |= (uint32_t)FLASH_ACTLR_LATENCY_2;
    2130:	400227b7          	lui	a5,0x40022
    2134:	4398                	lw	a4,0(a5)
    2136:	400227b7          	lui	a5,0x40022
    213a:	00276713          	ori	a4,a4,2
    213e:	c398                	sw	a4,0(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/board/clock_config.c:42

        /* HCLK = SYSCLK */
        RCC->CFGR0 |= (uint32_t)RCC_HPRE_DIV1;
    2140:	40021737          	lui	a4,0x40021
    2144:	400217b7          	lui	a5,0x40021
    2148:	4358                	lw	a4,4(a4)
    214a:	c3d8                	sw	a4,4(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/board/clock_config.c:44
        /* PCLK2 = HCLK */
        RCC->CFGR0 |= (uint32_t)RCC_PPRE2_DIV1;
    214c:	40021737          	lui	a4,0x40021
    2150:	400217b7          	lui	a5,0x40021
    2154:	4358                	lw	a4,4(a4)
    2156:	c3d8                	sw	a4,4(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/board/clock_config.c:46
        /* PCLK1 = HCLK */
        RCC->CFGR0 |= (uint32_t)RCC_PPRE1_DIV1;
    2158:	40021737          	lui	a4,0x40021
    215c:	400217b7          	lui	a5,0x40021
    2160:	4358                	lw	a4,4(a4)
    2162:	c3d8                	sw	a4,4(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/board/clock_config.c:49


        RCC->CFGR0 &= (uint32_t)((uint32_t)~(RCC_PLLSRC | RCC_PLLXTPRE |
    2164:	400217b7          	lui	a5,0x40021
    2168:	43d4                	lw	a3,4(a5)
    216a:	400217b7          	lui	a5,0x40021
    216e:	ffc10737          	lui	a4,0xffc10
    2172:	177d                	addi	a4,a4,-1
    2174:	8f75                	and	a4,a4,a3
    2176:	c3d8                	sw	a4,4(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/board/clock_config.c:52
                                            RCC_PLLMULL));
        /*  PLL configuration: PLLCLK = HSE * ?  */
        RCC->CFGR0 |= (uint32_t)(RCC_PLLSRC_HSE | RCC_PLLMULL11);
    2178:	400217b7          	lui	a5,0x40021
    217c:	43d4                	lw	a3,4(a5)
    217e:	400217b7          	lui	a5,0x40021
    2182:	00250737          	lui	a4,0x250
    2186:	8f55                	or	a4,a4,a3
    2188:	c3d8                	sw	a4,4(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/board/clock_config.c:54
        /* Enable PLL */
        RCC->CTLR |= RCC_PLLON;
    218a:	400217b7          	lui	a5,0x40021
    218e:	4394                	lw	a3,0(a5)
    2190:	400217b7          	lui	a5,0x40021
    2194:	01000737          	lui	a4,0x1000
    2198:	8f55                	or	a4,a4,a3
    219a:	c398                	sw	a4,0(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/board/clock_config.c:56
        /* Wait till PLL is ready */
        while((RCC->CTLR & RCC_PLLRDY) == 0)
    219c:	0001                	nop
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/board/clock_config.c:56 (discriminator 1)
    219e:	400217b7          	lui	a5,0x40021
    21a2:	4398                	lw	a4,0(a5)
    21a4:	020007b7          	lui	a5,0x2000
    21a8:	8ff9                	and	a5,a5,a4
    21aa:	dbf5                	beqz	a5,219e <SetSysClock+0xfa>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/board/clock_config.c:60
        {
        }
        /* Select PLL as system clock source */
        RCC->CFGR0 &= (uint32_t)((uint32_t)~(RCC_SW));
    21ac:	400217b7          	lui	a5,0x40021
    21b0:	43d8                	lw	a4,4(a5)
    21b2:	400217b7          	lui	a5,0x40021
    21b6:	9b71                	andi	a4,a4,-4
    21b8:	c3d8                	sw	a4,4(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/board/clock_config.c:61
        RCC->CFGR0 |= (uint32_t)RCC_SW_PLL;
    21ba:	400217b7          	lui	a5,0x40021
    21be:	43d8                	lw	a4,4(a5)
    21c0:	400217b7          	lui	a5,0x40021
    21c4:	00276713          	ori	a4,a4,2
    21c8:	c3d8                	sw	a4,4(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/board/clock_config.c:63
        /* Wait till PLL is used as system clock source */
        while ((RCC->CFGR0 & (uint32_t)RCC_SWS) != (uint32_t)0x08)
    21ca:	0001                	nop
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/board/clock_config.c:63 (discriminator 1)
    21cc:	400217b7          	lui	a5,0x40021
    21d0:	43dc                	lw	a5,4(a5)
    21d2:	00c7f713          	andi	a4,a5,12
    21d6:	47a1                	li	a5,8
    21d8:	fef71ae3          	bne	a4,a5,21cc <SetSysClock+0x128>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/board/clock_config.c:74
        /*
         * If HSE fails to start-up, the application will have wrong clock
     * configuration. User can add here some code to deal with this error
         */
    }
}
    21dc:	0001                	nop
    21de:	4472                	lw	s0,28(sp)
    21e0:	6105                	addi	sp,sp,32
    21e2:	8082                	ret

000021e4 <SystemInit>:
SystemInit():
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/board/clock_config.c:84
*                  the PLL and update the SystemCoreClock variable.
* Input          : None
* Return         : None
*******************************************************************************************/
void SystemInit (void)
{
    21e4:	1141                	addi	sp,sp,-16
    21e6:	c606                	sw	ra,12(sp)
    21e8:	c422                	sw	s0,8(sp)
    21ea:	0800                	addi	s0,sp,16
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/board/clock_config.c:85
    RCC->CTLR |= (uint32_t)0x00000001;
    21ec:	400217b7          	lui	a5,0x40021
    21f0:	4398                	lw	a4,0(a5)
    21f2:	400217b7          	lui	a5,0x40021
    21f6:	00176713          	ori	a4,a4,1
    21fa:	c398                	sw	a4,0(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/board/clock_config.c:86
    RCC->CFGR0 &= (uint32_t)0xF8FF0000;
    21fc:	400217b7          	lui	a5,0x40021
    2200:	43d4                	lw	a3,4(a5)
    2202:	400217b7          	lui	a5,0x40021
    2206:	f8ff0737          	lui	a4,0xf8ff0
    220a:	8f75                	and	a4,a4,a3
    220c:	c3d8                	sw	a4,4(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/board/clock_config.c:87
    RCC->CTLR &= (uint32_t)0xFEF6FFFF;
    220e:	400217b7          	lui	a5,0x40021
    2212:	4394                	lw	a3,0(a5)
    2214:	400217b7          	lui	a5,0x40021
    2218:	fef70737          	lui	a4,0xfef70
    221c:	177d                	addi	a4,a4,-1
    221e:	8f75                	and	a4,a4,a3
    2220:	c398                	sw	a4,0(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/board/clock_config.c:88
    RCC->CTLR &= (uint32_t)0xFFFBFFFF;
    2222:	400217b7          	lui	a5,0x40021
    2226:	4394                	lw	a3,0(a5)
    2228:	400217b7          	lui	a5,0x40021
    222c:	fffc0737          	lui	a4,0xfffc0
    2230:	177d                	addi	a4,a4,-1
    2232:	8f75                	and	a4,a4,a3
    2234:	c398                	sw	a4,0(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/board/clock_config.c:89
    RCC->CFGR0 &= (uint32_t)0xFF80FFFF;
    2236:	400217b7          	lui	a5,0x40021
    223a:	43d4                	lw	a3,4(a5)
    223c:	400217b7          	lui	a5,0x40021
    2240:	ff810737          	lui	a4,0xff810
    2244:	177d                	addi	a4,a4,-1
    2246:	8f75                	and	a4,a4,a3
    2248:	c3d8                	sw	a4,4(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/board/clock_config.c:90
    RCC->INTR = 0x009F0000;
    224a:	400217b7          	lui	a5,0x40021
    224e:	009f0737          	lui	a4,0x9f0
    2252:	c798                	sw	a4,8(a5)
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/board/clock_config.c:91
    SetSysClock();
    2254:	3d81                	jal	20a4 <SetSysClock>
D:\1.intelligent vehicle\seefree\Dual-core_Communication_Demo(1.0.3)\Dual-core_Communication_Demo(1.0.3)\SLAVE\obj/../Libraries/board/clock_config.c:92
}
    2256:	0001                	nop
    2258:	40b2                	lw	ra,12(sp)
    225a:	4422                	lw	s0,8(sp)
    225c:	0141                	addi	sp,sp,16
    225e:	8082                	ret

00002260 <__assert_func>:
__assert_func():
    2260:	80818793          	addi	a5,gp,-2040 # 20000078 <_impure_ptr>
    2264:	439c                	lw	a5,0(a5)
    2266:	1141                	addi	sp,sp,-16
    2268:	8832                	mv	a6,a2
    226a:	c606                	sw	ra,12(sp)
    226c:	88aa                	mv	a7,a0
    226e:	872e                	mv	a4,a1
    2270:	47c8                	lw	a0,12(a5)
    2272:	8636                	mv	a2,a3
    2274:	00001797          	auipc	a5,0x1
    2278:	29478793          	addi	a5,a5,660 # 3508 <UARTN+0x10>
    227c:	00081763          	bnez	a6,228a <__assert_func+0x2a>
    2280:	00001797          	auipc	a5,0x1
    2284:	29478793          	addi	a5,a5,660 # 3514 <UARTN+0x1c>
    2288:	883e                	mv	a6,a5
    228a:	86c6                	mv	a3,a7
    228c:	00001597          	auipc	a1,0x1
    2290:	28c58593          	addi	a1,a1,652 # 3518 <UARTN+0x20>
    2294:	2019                	jal	229a <fiprintf>
    2296:	0ad000ef          	jal	ra,2b42 <abort>

0000229a <fiprintf>:
fprintf():
    229a:	7139                	addi	sp,sp,-64
    229c:	d432                	sw	a2,40(sp)
    229e:	d636                	sw	a3,44(sp)
    22a0:	da3e                	sw	a5,52(sp)
    22a2:	d83a                	sw	a4,48(sp)
    22a4:	dc42                	sw	a6,56(sp)
    22a6:	de46                	sw	a7,60(sp)
    22a8:	80818793          	addi	a5,gp,-2040 # 20000078 <_impure_ptr>
    22ac:	862e                	mv	a2,a1
    22ae:	85aa                	mv	a1,a0
    22b0:	4388                	lw	a0,0(a5)
    22b2:	1034                	addi	a3,sp,40
    22b4:	ce06                	sw	ra,28(sp)
    22b6:	c636                	sw	a3,12(sp)
    22b8:	288d                	jal	232a <_vfiprintf_r>
    22ba:	40f2                	lw	ra,28(sp)
    22bc:	6121                	addi	sp,sp,64
    22be:	8082                	ret

000022c0 <__sfputc_r>:
__sfputc_r():
    22c0:	461c                	lw	a5,8(a2)
    22c2:	17fd                	addi	a5,a5,-1
    22c4:	c61c                	sw	a5,8(a2)
    22c6:	0007d963          	bgez	a5,22d8 <__sfputc_r+0x18>
    22ca:	4e18                	lw	a4,24(a2)
    22cc:	00e7c563          	blt	a5,a4,22d6 <__sfputc_r+0x16>
    22d0:	47a9                	li	a5,10
    22d2:	00f59363          	bne	a1,a5,22d8 <__sfputc_r+0x18>
    22d6:	a545                	j	2976 <__swbuf_r>
    22d8:	421c                	lw	a5,0(a2)
    22da:	852e                	mv	a0,a1
    22dc:	00178713          	addi	a4,a5,1
    22e0:	c218                	sw	a4,0(a2)
    22e2:	00b78023          	sb	a1,0(a5)
    22e6:	8082                	ret

000022e8 <__sfputs_r>:
__sfputs_r():
    22e8:	1101                	addi	sp,sp,-32
    22ea:	cc22                	sw	s0,24(sp)
    22ec:	ca26                	sw	s1,20(sp)
    22ee:	c84a                	sw	s2,16(sp)
    22f0:	c64e                	sw	s3,12(sp)
    22f2:	c452                	sw	s4,8(sp)
    22f4:	ce06                	sw	ra,28(sp)
    22f6:	892a                	mv	s2,a0
    22f8:	89ae                	mv	s3,a1
    22fa:	8432                	mv	s0,a2
    22fc:	00d604b3          	add	s1,a2,a3
    2300:	5a7d                	li	s4,-1
    2302:	00941463          	bne	s0,s1,230a <__sfputs_r+0x22>
    2306:	4501                	li	a0,0
    2308:	a809                	j	231a <__sfputs_r+0x32>
    230a:	00044583          	lbu	a1,0(s0)
    230e:	864e                	mv	a2,s3
    2310:	854a                	mv	a0,s2
    2312:	377d                	jal	22c0 <__sfputc_r>
    2314:	0405                	addi	s0,s0,1
    2316:	ff4516e3          	bne	a0,s4,2302 <__sfputs_r+0x1a>
    231a:	40f2                	lw	ra,28(sp)
    231c:	4462                	lw	s0,24(sp)
    231e:	44d2                	lw	s1,20(sp)
    2320:	4942                	lw	s2,16(sp)
    2322:	49b2                	lw	s3,12(sp)
    2324:	4a22                	lw	s4,8(sp)
    2326:	6105                	addi	sp,sp,32
    2328:	8082                	ret

0000232a <_vfiprintf_r>:
_vfiprintf_r():
    232a:	7135                	addi	sp,sp,-160
    232c:	cd22                	sw	s0,152(sp)
    232e:	cb26                	sw	s1,148(sp)
    2330:	c94a                	sw	s2,144(sp)
    2332:	c74e                	sw	s3,140(sp)
    2334:	cf06                	sw	ra,156(sp)
    2336:	c552                	sw	s4,136(sp)
    2338:	c356                	sw	s5,132(sp)
    233a:	c15a                	sw	s6,128(sp)
    233c:	dede                	sw	s7,124(sp)
    233e:	dce2                	sw	s8,120(sp)
    2340:	dae6                	sw	s9,116(sp)
    2342:	89aa                	mv	s3,a0
    2344:	84ae                	mv	s1,a1
    2346:	8932                	mv	s2,a2
    2348:	8436                	mv	s0,a3
    234a:	c509                	beqz	a0,2354 <_vfiprintf_r+0x2a>
    234c:	4d1c                	lw	a5,24(a0)
    234e:	e399                	bnez	a5,2354 <_vfiprintf_r+0x2a>
    2350:	25b000ef          	jal	ra,2daa <__sinit>
    2354:	00001797          	auipc	a5,0x1
    2358:	25078793          	addi	a5,a5,592 # 35a4 <__sf_fake_stdin>
    235c:	0cf49c63          	bne	s1,a5,2434 <_vfiprintf_r+0x10a>
    2360:	0049a483          	lw	s1,4(s3)
    2364:	00c4d783          	lhu	a5,12(s1)
    2368:	8ba1                	andi	a5,a5,8
    236a:	c7fd                	beqz	a5,2458 <_vfiprintf_r+0x12e>
    236c:	489c                	lw	a5,16(s1)
    236e:	c7ed                	beqz	a5,2458 <_vfiprintf_r+0x12e>
    2370:	02000793          	li	a5,32
    2374:	02f104a3          	sb	a5,41(sp)
    2378:	03000793          	li	a5,48
    237c:	d202                	sw	zero,36(sp)
    237e:	02f10523          	sb	a5,42(sp)
    2382:	c622                	sw	s0,12(sp)
    2384:	02500b93          	li	s7,37
    2388:	00001a97          	auipc	s5,0x1
    238c:	1c0a8a93          	addi	s5,s5,448 # 3548 <UARTN+0x50>
    2390:	4c05                	li	s8,1
    2392:	4b29                	li	s6,10
    2394:	844a                	mv	s0,s2
    2396:	00044783          	lbu	a5,0(s0)
    239a:	c399                	beqz	a5,23a0 <_vfiprintf_r+0x76>
    239c:	0f779063          	bne	a5,s7,247c <_vfiprintf_r+0x152>
    23a0:	41240cb3          	sub	s9,s0,s2
    23a4:	000c8d63          	beqz	s9,23be <_vfiprintf_r+0x94>
    23a8:	86e6                	mv	a3,s9
    23aa:	864a                	mv	a2,s2
    23ac:	85a6                	mv	a1,s1
    23ae:	854e                	mv	a0,s3
    23b0:	3f25                	jal	22e8 <__sfputs_r>
    23b2:	57fd                	li	a5,-1
    23b4:	1ef50863          	beq	a0,a5,25a4 <_vfiprintf_r+0x27a>
    23b8:	5692                	lw	a3,36(sp)
    23ba:	96e6                	add	a3,a3,s9
    23bc:	d236                	sw	a3,36(sp)
    23be:	00044783          	lbu	a5,0(s0)
    23c2:	1e078163          	beqz	a5,25a4 <_vfiprintf_r+0x27a>
    23c6:	57fd                	li	a5,-1
    23c8:	00140913          	addi	s2,s0,1
    23cc:	c802                	sw	zero,16(sp)
    23ce:	ce02                	sw	zero,28(sp)
    23d0:	ca3e                	sw	a5,20(sp)
    23d2:	cc02                	sw	zero,24(sp)
    23d4:	040109a3          	sb	zero,83(sp)
    23d8:	d482                	sw	zero,104(sp)
    23da:	00094583          	lbu	a1,0(s2)
    23de:	4615                	li	a2,5
    23e0:	8556                	mv	a0,s5
    23e2:	42b000ef          	jal	ra,300c <memchr>
    23e6:	00190413          	addi	s0,s2,1
    23ea:	47c2                	lw	a5,16(sp)
    23ec:	e951                	bnez	a0,2480 <_vfiprintf_r+0x156>
    23ee:	0107f713          	andi	a4,a5,16
    23f2:	c709                	beqz	a4,23fc <_vfiprintf_r+0xd2>
    23f4:	02000713          	li	a4,32
    23f8:	04e109a3          	sb	a4,83(sp)
    23fc:	0087f713          	andi	a4,a5,8
    2400:	c709                	beqz	a4,240a <_vfiprintf_r+0xe0>
    2402:	02b00713          	li	a4,43
    2406:	04e109a3          	sb	a4,83(sp)
    240a:	00094683          	lbu	a3,0(s2)
    240e:	02a00713          	li	a4,42
    2412:	06e68f63          	beq	a3,a4,2490 <_vfiprintf_r+0x166>
    2416:	47f2                	lw	a5,28(sp)
    2418:	844a                	mv	s0,s2
    241a:	4681                	li	a3,0
    241c:	4625                	li	a2,9
    241e:	00044703          	lbu	a4,0(s0)
    2422:	00140593          	addi	a1,s0,1
    2426:	fd070713          	addi	a4,a4,-48 # 9effd0 <_data_lma+0x9ec9ec>
    242a:	0ae67863          	bgeu	a2,a4,24da <_vfiprintf_r+0x1b0>
    242e:	caad                	beqz	a3,24a0 <_vfiprintf_r+0x176>
    2430:	ce3e                	sw	a5,28(sp)
    2432:	a0bd                	j	24a0 <_vfiprintf_r+0x176>
    2434:	00001797          	auipc	a5,0x1
    2438:	19078793          	addi	a5,a5,400 # 35c4 <__sf_fake_stdout>
    243c:	00f49563          	bne	s1,a5,2446 <_vfiprintf_r+0x11c>
    2440:	0089a483          	lw	s1,8(s3)
    2444:	b705                	j	2364 <_vfiprintf_r+0x3a>
    2446:	00001797          	auipc	a5,0x1
    244a:	13e78793          	addi	a5,a5,318 # 3584 <__sf_fake_stderr>
    244e:	f0f49be3          	bne	s1,a5,2364 <_vfiprintf_r+0x3a>
    2452:	00c9a483          	lw	s1,12(s3)
    2456:	b739                	j	2364 <_vfiprintf_r+0x3a>
    2458:	85a6                	mv	a1,s1
    245a:	854e                	mv	a0,s3
    245c:	2be9                	jal	2a36 <__swsetup_r>
    245e:	d909                	beqz	a0,2370 <_vfiprintf_r+0x46>
    2460:	557d                	li	a0,-1
    2462:	40fa                	lw	ra,156(sp)
    2464:	446a                	lw	s0,152(sp)
    2466:	44da                	lw	s1,148(sp)
    2468:	494a                	lw	s2,144(sp)
    246a:	49ba                	lw	s3,140(sp)
    246c:	4a2a                	lw	s4,136(sp)
    246e:	4a9a                	lw	s5,132(sp)
    2470:	4b0a                	lw	s6,128(sp)
    2472:	5bf6                	lw	s7,124(sp)
    2474:	5c66                	lw	s8,120(sp)
    2476:	5cd6                	lw	s9,116(sp)
    2478:	610d                	addi	sp,sp,160
    247a:	8082                	ret
    247c:	0405                	addi	s0,s0,1
    247e:	bf21                	j	2396 <_vfiprintf_r+0x6c>
    2480:	41550533          	sub	a0,a0,s5
    2484:	00ac1533          	sll	a0,s8,a0
    2488:	8fc9                	or	a5,a5,a0
    248a:	c83e                	sw	a5,16(sp)
    248c:	8922                	mv	s2,s0
    248e:	b7b1                	j	23da <_vfiprintf_r+0xb0>
    2490:	4732                	lw	a4,12(sp)
    2492:	00470693          	addi	a3,a4,4
    2496:	4318                	lw	a4,0(a4)
    2498:	c636                	sw	a3,12(sp)
    249a:	02074963          	bltz	a4,24cc <_vfiprintf_r+0x1a2>
    249e:	ce3a                	sw	a4,28(sp)
    24a0:	00044703          	lbu	a4,0(s0)
    24a4:	02e00793          	li	a5,46
    24a8:	04f71f63          	bne	a4,a5,2506 <_vfiprintf_r+0x1dc>
    24ac:	00144703          	lbu	a4,1(s0)
    24b0:	02a00793          	li	a5,42
    24b4:	02f71b63          	bne	a4,a5,24ea <_vfiprintf_r+0x1c0>
    24b8:	47b2                	lw	a5,12(sp)
    24ba:	0409                	addi	s0,s0,2
    24bc:	00478713          	addi	a4,a5,4
    24c0:	439c                	lw	a5,0(a5)
    24c2:	c63a                	sw	a4,12(sp)
    24c4:	0207c163          	bltz	a5,24e6 <_vfiprintf_r+0x1bc>
    24c8:	ca3e                	sw	a5,20(sp)
    24ca:	a835                	j	2506 <_vfiprintf_r+0x1dc>
    24cc:	40e00733          	neg	a4,a4
    24d0:	0027e793          	ori	a5,a5,2
    24d4:	ce3a                	sw	a4,28(sp)
    24d6:	c83e                	sw	a5,16(sp)
    24d8:	b7e1                	j	24a0 <_vfiprintf_r+0x176>
    24da:	036787b3          	mul	a5,a5,s6
    24de:	4685                	li	a3,1
    24e0:	842e                	mv	s0,a1
    24e2:	97ba                	add	a5,a5,a4
    24e4:	bf2d                	j	241e <_vfiprintf_r+0xf4>
    24e6:	57fd                	li	a5,-1
    24e8:	b7c5                	j	24c8 <_vfiprintf_r+0x19e>
    24ea:	0405                	addi	s0,s0,1
    24ec:	ca02                	sw	zero,20(sp)
    24ee:	4681                	li	a3,0
    24f0:	4781                	li	a5,0
    24f2:	4625                	li	a2,9
    24f4:	00044703          	lbu	a4,0(s0)
    24f8:	00140593          	addi	a1,s0,1
    24fc:	fd070713          	addi	a4,a4,-48
    2500:	06e67863          	bgeu	a2,a4,2570 <_vfiprintf_r+0x246>
    2504:	f2f1                	bnez	a3,24c8 <_vfiprintf_r+0x19e>
    2506:	00044583          	lbu	a1,0(s0)
    250a:	460d                	li	a2,3
    250c:	00001517          	auipc	a0,0x1
    2510:	04450513          	addi	a0,a0,68 # 3550 <UARTN+0x58>
    2514:	2f9000ef          	jal	ra,300c <memchr>
    2518:	cd11                	beqz	a0,2534 <_vfiprintf_r+0x20a>
    251a:	00001797          	auipc	a5,0x1
    251e:	03678793          	addi	a5,a5,54 # 3550 <UARTN+0x58>
    2522:	8d1d                	sub	a0,a0,a5
    2524:	04000793          	li	a5,64
    2528:	00a797b3          	sll	a5,a5,a0
    252c:	4542                	lw	a0,16(sp)
    252e:	0405                	addi	s0,s0,1
    2530:	8d5d                	or	a0,a0,a5
    2532:	c82a                	sw	a0,16(sp)
    2534:	00044583          	lbu	a1,0(s0)
    2538:	4619                	li	a2,6
    253a:	00001517          	auipc	a0,0x1
    253e:	01a50513          	addi	a0,a0,26 # 3554 <UARTN+0x5c>
    2542:	00140913          	addi	s2,s0,1
    2546:	02b10423          	sb	a1,40(sp)
    254a:	2c3000ef          	jal	ra,300c <memchr>
    254e:	c13d                	beqz	a0,25b4 <_vfiprintf_r+0x28a>
    2550:	ffffe797          	auipc	a5,0xffffe
    2554:	ab078793          	addi	a5,a5,-1360 # 0 <_sinit>
    2558:	e795                	bnez	a5,2584 <_vfiprintf_r+0x25a>
    255a:	4742                	lw	a4,16(sp)
    255c:	47b2                	lw	a5,12(sp)
    255e:	10077713          	andi	a4,a4,256
    2562:	cf09                	beqz	a4,257c <_vfiprintf_r+0x252>
    2564:	0791                	addi	a5,a5,4
    2566:	c63e                	sw	a5,12(sp)
    2568:	5792                	lw	a5,36(sp)
    256a:	97d2                	add	a5,a5,s4
    256c:	d23e                	sw	a5,36(sp)
    256e:	b51d                	j	2394 <_vfiprintf_r+0x6a>
    2570:	036787b3          	mul	a5,a5,s6
    2574:	4685                	li	a3,1
    2576:	842e                	mv	s0,a1
    2578:	97ba                	add	a5,a5,a4
    257a:	bfad                	j	24f4 <_vfiprintf_r+0x1ca>
    257c:	079d                	addi	a5,a5,7
    257e:	9be1                	andi	a5,a5,-8
    2580:	07a1                	addi	a5,a5,8
    2582:	b7d5                	j	2566 <_vfiprintf_r+0x23c>
    2584:	0078                	addi	a4,sp,12
    2586:	00000697          	auipc	a3,0x0
    258a:	d6268693          	addi	a3,a3,-670 # 22e8 <__sfputs_r>
    258e:	8626                	mv	a2,s1
    2590:	080c                	addi	a1,sp,16
    2592:	854e                	mv	a0,s3
    2594:	00000097          	auipc	ra,0x0
    2598:	000000e7          	jalr	zero # 0 <_sinit>
    259c:	57fd                	li	a5,-1
    259e:	8a2a                	mv	s4,a0
    25a0:	fcf514e3          	bne	a0,a5,2568 <_vfiprintf_r+0x23e>
    25a4:	00c4d783          	lhu	a5,12(s1)
    25a8:	0407f793          	andi	a5,a5,64
    25ac:	ea079ae3          	bnez	a5,2460 <_vfiprintf_r+0x136>
    25b0:	5512                	lw	a0,36(sp)
    25b2:	bd45                	j	2462 <_vfiprintf_r+0x138>
    25b4:	0078                	addi	a4,sp,12
    25b6:	00000697          	auipc	a3,0x0
    25ba:	d3268693          	addi	a3,a3,-718 # 22e8 <__sfputs_r>
    25be:	8626                	mv	a2,s1
    25c0:	080c                	addi	a1,sp,16
    25c2:	854e                	mv	a0,s3
    25c4:	2a01                	jal	26d4 <_printf_i>
    25c6:	bfd9                	j	259c <_vfiprintf_r+0x272>

000025c8 <_printf_common>:
_printf_common():
    25c8:	7179                	addi	sp,sp,-48
    25ca:	ca56                	sw	s5,20(sp)
    25cc:	499c                	lw	a5,16(a1)
    25ce:	8aba                	mv	s5,a4
    25d0:	4598                	lw	a4,8(a1)
    25d2:	d422                	sw	s0,40(sp)
    25d4:	d226                	sw	s1,36(sp)
    25d6:	ce4e                	sw	s3,28(sp)
    25d8:	cc52                	sw	s4,24(sp)
    25da:	d606                	sw	ra,44(sp)
    25dc:	d04a                	sw	s2,32(sp)
    25de:	c85a                	sw	s6,16(sp)
    25e0:	c65e                	sw	s7,12(sp)
    25e2:	89aa                	mv	s3,a0
    25e4:	842e                	mv	s0,a1
    25e6:	84b2                	mv	s1,a2
    25e8:	8a36                	mv	s4,a3
    25ea:	00e7d363          	bge	a5,a4,25f0 <_printf_common+0x28>
    25ee:	87ba                	mv	a5,a4
    25f0:	c09c                	sw	a5,0(s1)
    25f2:	04344703          	lbu	a4,67(s0)
    25f6:	c319                	beqz	a4,25fc <_printf_common+0x34>
    25f8:	0785                	addi	a5,a5,1
    25fa:	c09c                	sw	a5,0(s1)
    25fc:	401c                	lw	a5,0(s0)
    25fe:	0207f793          	andi	a5,a5,32
    2602:	c781                	beqz	a5,260a <_printf_common+0x42>
    2604:	409c                	lw	a5,0(s1)
    2606:	0789                	addi	a5,a5,2
    2608:	c09c                	sw	a5,0(s1)
    260a:	00042903          	lw	s2,0(s0)
    260e:	00697913          	andi	s2,s2,6
    2612:	00091a63          	bnez	s2,2626 <_printf_common+0x5e>
    2616:	01940b13          	addi	s6,s0,25
    261a:	5bfd                	li	s7,-1
    261c:	445c                	lw	a5,12(s0)
    261e:	4098                	lw	a4,0(s1)
    2620:	8f99                	sub	a5,a5,a4
    2622:	04f94c63          	blt	s2,a5,267a <_printf_common+0xb2>
    2626:	401c                	lw	a5,0(s0)
    2628:	04344683          	lbu	a3,67(s0)
    262c:	0207f793          	andi	a5,a5,32
    2630:	00d036b3          	snez	a3,a3
    2634:	eba5                	bnez	a5,26a4 <_printf_common+0xdc>
    2636:	04340613          	addi	a2,s0,67
    263a:	85d2                	mv	a1,s4
    263c:	854e                	mv	a0,s3
    263e:	9a82                	jalr	s5
    2640:	57fd                	li	a5,-1
    2642:	04f50363          	beq	a0,a5,2688 <_printf_common+0xc0>
    2646:	401c                	lw	a5,0(s0)
    2648:	4611                	li	a2,4
    264a:	4098                	lw	a4,0(s1)
    264c:	8b99                	andi	a5,a5,6
    264e:	4454                	lw	a3,12(s0)
    2650:	4481                	li	s1,0
    2652:	00c79763          	bne	a5,a2,2660 <_printf_common+0x98>
    2656:	40e684b3          	sub	s1,a3,a4
    265a:	0004d363          	bgez	s1,2660 <_printf_common+0x98>
    265e:	4481                	li	s1,0
    2660:	441c                	lw	a5,8(s0)
    2662:	4818                	lw	a4,16(s0)
    2664:	00f75463          	bge	a4,a5,266c <_printf_common+0xa4>
    2668:	8f99                	sub	a5,a5,a4
    266a:	94be                	add	s1,s1,a5
    266c:	4901                	li	s2,0
    266e:	0469                	addi	s0,s0,26
    2670:	5b7d                	li	s6,-1
    2672:	05249863          	bne	s1,s2,26c2 <_printf_common+0xfa>
    2676:	4501                	li	a0,0
    2678:	a809                	j	268a <_printf_common+0xc2>
    267a:	4685                	li	a3,1
    267c:	865a                	mv	a2,s6
    267e:	85d2                	mv	a1,s4
    2680:	854e                	mv	a0,s3
    2682:	9a82                	jalr	s5
    2684:	01751e63          	bne	a0,s7,26a0 <_printf_common+0xd8>
    2688:	557d                	li	a0,-1
    268a:	50b2                	lw	ra,44(sp)
    268c:	5422                	lw	s0,40(sp)
    268e:	5492                	lw	s1,36(sp)
    2690:	5902                	lw	s2,32(sp)
    2692:	49f2                	lw	s3,28(sp)
    2694:	4a62                	lw	s4,24(sp)
    2696:	4ad2                	lw	s5,20(sp)
    2698:	4b42                	lw	s6,16(sp)
    269a:	4bb2                	lw	s7,12(sp)
    269c:	6145                	addi	sp,sp,48
    269e:	8082                	ret
    26a0:	0905                	addi	s2,s2,1
    26a2:	bfad                	j	261c <_printf_common+0x54>
    26a4:	00d40733          	add	a4,s0,a3
    26a8:	03000613          	li	a2,48
    26ac:	04c701a3          	sb	a2,67(a4)
    26b0:	04544703          	lbu	a4,69(s0)
    26b4:	00168793          	addi	a5,a3,1
    26b8:	97a2                	add	a5,a5,s0
    26ba:	0689                	addi	a3,a3,2
    26bc:	04e781a3          	sb	a4,67(a5)
    26c0:	bf9d                	j	2636 <_printf_common+0x6e>
    26c2:	4685                	li	a3,1
    26c4:	8622                	mv	a2,s0
    26c6:	85d2                	mv	a1,s4
    26c8:	854e                	mv	a0,s3
    26ca:	9a82                	jalr	s5
    26cc:	fb650ee3          	beq	a0,s6,2688 <_printf_common+0xc0>
    26d0:	0905                	addi	s2,s2,1
    26d2:	b745                	j	2672 <_printf_common+0xaa>

000026d4 <_printf_i>:
_printf_i():
    26d4:	7179                	addi	sp,sp,-48
    26d6:	d422                	sw	s0,40(sp)
    26d8:	d226                	sw	s1,36(sp)
    26da:	d04a                	sw	s2,32(sp)
    26dc:	ce4e                	sw	s3,28(sp)
    26de:	d606                	sw	ra,44(sp)
    26e0:	cc52                	sw	s4,24(sp)
    26e2:	ca56                	sw	s5,20(sp)
    26e4:	c85a                	sw	s6,16(sp)
    26e6:	89b6                	mv	s3,a3
    26e8:	0185c683          	lbu	a3,24(a1)
    26ec:	06e00793          	li	a5,110
    26f0:	8932                	mv	s2,a2
    26f2:	84aa                	mv	s1,a0
    26f4:	842e                	mv	s0,a1
    26f6:	04358613          	addi	a2,a1,67
    26fa:	1ef68063          	beq	a3,a5,28da <_printf_i+0x206>
    26fe:	06d7e263          	bltu	a5,a3,2762 <_printf_i+0x8e>
    2702:	06300793          	li	a5,99
    2706:	0af68263          	beq	a3,a5,27aa <_printf_i+0xd6>
    270a:	00d7ed63          	bltu	a5,a3,2724 <_printf_i+0x50>
    270e:	1e068a63          	beqz	a3,2902 <_printf_i+0x22e>
    2712:	05800793          	li	a5,88
    2716:	16f68663          	beq	a3,a5,2882 <_printf_i+0x1ae>
    271a:	04240a93          	addi	s5,s0,66
    271e:	04d40123          	sb	a3,66(s0)
    2722:	a869                	j	27bc <_printf_i+0xe8>
    2724:	06400793          	li	a5,100
    2728:	00f68663          	beq	a3,a5,2734 <_printf_i+0x60>
    272c:	06900793          	li	a5,105
    2730:	fef695e3          	bne	a3,a5,271a <_printf_i+0x46>
    2734:	401c                	lw	a5,0(s0)
    2736:	4308                	lw	a0,0(a4)
    2738:	0807f693          	andi	a3,a5,128
    273c:	00450593          	addi	a1,a0,4
    2740:	c2c1                	beqz	a3,27c0 <_printf_i+0xec>
    2742:	411c                	lw	a5,0(a0)
    2744:	c30c                	sw	a1,0(a4)
    2746:	0007d863          	bgez	a5,2756 <_printf_i+0x82>
    274a:	02d00713          	li	a4,45
    274e:	40f007b3          	neg	a5,a5
    2752:	04e401a3          	sb	a4,67(s0)
    2756:	00001697          	auipc	a3,0x1
    275a:	e0668693          	addi	a3,a3,-506 # 355c <UARTN+0x64>
    275e:	4729                	li	a4,10
    2760:	a065                	j	2808 <_printf_i+0x134>
    2762:	07300793          	li	a5,115
    2766:	1af68263          	beq	a3,a5,290a <_printf_i+0x236>
    276a:	00d7ef63          	bltu	a5,a3,2788 <_printf_i+0xb4>
    276e:	06f00793          	li	a5,111
    2772:	04f68f63          	beq	a3,a5,27d0 <_printf_i+0xfc>
    2776:	07000793          	li	a5,112
    277a:	faf690e3          	bne	a3,a5,271a <_printf_i+0x46>
    277e:	419c                	lw	a5,0(a1)
    2780:	0207e793          	ori	a5,a5,32
    2784:	c19c                	sw	a5,0(a1)
    2786:	a809                	j	2798 <_printf_i+0xc4>
    2788:	07500793          	li	a5,117
    278c:	04f68263          	beq	a3,a5,27d0 <_printf_i+0xfc>
    2790:	07800793          	li	a5,120
    2794:	f8f693e3          	bne	a3,a5,271a <_printf_i+0x46>
    2798:	07800793          	li	a5,120
    279c:	04f402a3          	sb	a5,69(s0)
    27a0:	00001697          	auipc	a3,0x1
    27a4:	dd068693          	addi	a3,a3,-560 # 3570 <UARTN+0x78>
    27a8:	a0dd                	j	288e <_printf_i+0x1ba>
    27aa:	431c                	lw	a5,0(a4)
    27ac:	04258a93          	addi	s5,a1,66
    27b0:	00478693          	addi	a3,a5,4
    27b4:	439c                	lw	a5,0(a5)
    27b6:	c314                	sw	a3,0(a4)
    27b8:	04f58123          	sb	a5,66(a1)
    27bc:	4785                	li	a5,1
    27be:	a2ad                	j	2928 <_printf_i+0x254>
    27c0:	0407f693          	andi	a3,a5,64
    27c4:	411c                	lw	a5,0(a0)
    27c6:	c30c                	sw	a1,0(a4)
    27c8:	debd                	beqz	a3,2746 <_printf_i+0x72>
    27ca:	07c2                	slli	a5,a5,0x10
    27cc:	87c1                	srai	a5,a5,0x10
    27ce:	bfa5                	j	2746 <_printf_i+0x72>
    27d0:	400c                	lw	a1,0(s0)
    27d2:	431c                	lw	a5,0(a4)
    27d4:	0805f813          	andi	a6,a1,128
    27d8:	00478513          	addi	a0,a5,4
    27dc:	00080563          	beqz	a6,27e6 <_printf_i+0x112>
    27e0:	c308                	sw	a0,0(a4)
    27e2:	439c                	lw	a5,0(a5)
    27e4:	a039                	j	27f2 <_printf_i+0x11e>
    27e6:	0405f593          	andi	a1,a1,64
    27ea:	c308                	sw	a0,0(a4)
    27ec:	d9fd                	beqz	a1,27e2 <_printf_i+0x10e>
    27ee:	0007d783          	lhu	a5,0(a5)
    27f2:	06f00713          	li	a4,111
    27f6:	0ce68a63          	beq	a3,a4,28ca <_printf_i+0x1f6>
    27fa:	00001697          	auipc	a3,0x1
    27fe:	d6268693          	addi	a3,a3,-670 # 355c <UARTN+0x64>
    2802:	4729                	li	a4,10
    2804:	040401a3          	sb	zero,67(s0)
    2808:	404c                	lw	a1,4(s0)
    280a:	c40c                	sw	a1,8(s0)
    280c:	0005c563          	bltz	a1,2816 <_printf_i+0x142>
    2810:	4008                	lw	a0,0(s0)
    2812:	996d                	andi	a0,a0,-5
    2814:	c008                	sw	a0,0(s0)
    2816:	e399                	bnez	a5,281c <_printf_i+0x148>
    2818:	8ab2                	mv	s5,a2
    281a:	cd91                	beqz	a1,2836 <_printf_i+0x162>
    281c:	8ab2                	mv	s5,a2
    281e:	02e7f5b3          	remu	a1,a5,a4
    2822:	1afd                	addi	s5,s5,-1
    2824:	95b6                	add	a1,a1,a3
    2826:	0005c583          	lbu	a1,0(a1)
    282a:	00ba8023          	sb	a1,0(s5)
    282e:	02e7d5b3          	divu	a1,a5,a4
    2832:	0ae7f263          	bgeu	a5,a4,28d6 <_printf_i+0x202>
    2836:	47a1                	li	a5,8
    2838:	00f71e63          	bne	a4,a5,2854 <_printf_i+0x180>
    283c:	401c                	lw	a5,0(s0)
    283e:	8b85                	andi	a5,a5,1
    2840:	cb91                	beqz	a5,2854 <_printf_i+0x180>
    2842:	4058                	lw	a4,4(s0)
    2844:	481c                	lw	a5,16(s0)
    2846:	00e7c763          	blt	a5,a4,2854 <_printf_i+0x180>
    284a:	03000793          	li	a5,48
    284e:	fefa8fa3          	sb	a5,-1(s5)
    2852:	1afd                	addi	s5,s5,-1
    2854:	41560633          	sub	a2,a2,s5
    2858:	c810                	sw	a2,16(s0)
    285a:	874e                	mv	a4,s3
    285c:	86ca                	mv	a3,s2
    285e:	0070                	addi	a2,sp,12
    2860:	85a2                	mv	a1,s0
    2862:	8526                	mv	a0,s1
    2864:	3395                	jal	25c8 <_printf_common>
    2866:	5a7d                	li	s4,-1
    2868:	0d451463          	bne	a0,s4,2930 <_printf_i+0x25c>
    286c:	557d                	li	a0,-1
    286e:	50b2                	lw	ra,44(sp)
    2870:	5422                	lw	s0,40(sp)
    2872:	5492                	lw	s1,36(sp)
    2874:	5902                	lw	s2,32(sp)
    2876:	49f2                	lw	s3,28(sp)
    2878:	4a62                	lw	s4,24(sp)
    287a:	4ad2                	lw	s5,20(sp)
    287c:	4b42                	lw	s6,16(sp)
    287e:	6145                	addi	sp,sp,48
    2880:	8082                	ret
    2882:	04d582a3          	sb	a3,69(a1)
    2886:	00001697          	auipc	a3,0x1
    288a:	cd668693          	addi	a3,a3,-810 # 355c <UARTN+0x64>
    288e:	400c                	lw	a1,0(s0)
    2890:	4308                	lw	a0,0(a4)
    2892:	0805f813          	andi	a6,a1,128
    2896:	411c                	lw	a5,0(a0)
    2898:	0511                	addi	a0,a0,4
    289a:	02080063          	beqz	a6,28ba <_printf_i+0x1e6>
    289e:	c308                	sw	a0,0(a4)
    28a0:	0015f713          	andi	a4,a1,1
    28a4:	c701                	beqz	a4,28ac <_printf_i+0x1d8>
    28a6:	0205e593          	ori	a1,a1,32
    28aa:	c00c                	sw	a1,0(s0)
    28ac:	4741                	li	a4,16
    28ae:	fbb9                	bnez	a5,2804 <_printf_i+0x130>
    28b0:	400c                	lw	a1,0(s0)
    28b2:	fdf5f593          	andi	a1,a1,-33
    28b6:	c00c                	sw	a1,0(s0)
    28b8:	b7b1                	j	2804 <_printf_i+0x130>
    28ba:	0405f813          	andi	a6,a1,64
    28be:	c308                	sw	a0,0(a4)
    28c0:	fe0800e3          	beqz	a6,28a0 <_printf_i+0x1cc>
    28c4:	07c2                	slli	a5,a5,0x10
    28c6:	83c1                	srli	a5,a5,0x10
    28c8:	bfe1                	j	28a0 <_printf_i+0x1cc>
    28ca:	00001697          	auipc	a3,0x1
    28ce:	c9268693          	addi	a3,a3,-878 # 355c <UARTN+0x64>
    28d2:	4721                	li	a4,8
    28d4:	bf05                	j	2804 <_printf_i+0x130>
    28d6:	87ae                	mv	a5,a1
    28d8:	b799                	j	281e <_printf_i+0x14a>
    28da:	4194                	lw	a3,0(a1)
    28dc:	431c                	lw	a5,0(a4)
    28de:	49cc                	lw	a1,20(a1)
    28e0:	0806f813          	andi	a6,a3,128
    28e4:	00478513          	addi	a0,a5,4
    28e8:	00080663          	beqz	a6,28f4 <_printf_i+0x220>
    28ec:	c308                	sw	a0,0(a4)
    28ee:	439c                	lw	a5,0(a5)
    28f0:	c38c                	sw	a1,0(a5)
    28f2:	a801                	j	2902 <_printf_i+0x22e>
    28f4:	c308                	sw	a0,0(a4)
    28f6:	0406f693          	andi	a3,a3,64
    28fa:	439c                	lw	a5,0(a5)
    28fc:	daf5                	beqz	a3,28f0 <_printf_i+0x21c>
    28fe:	00b79023          	sh	a1,0(a5)
    2902:	00042823          	sw	zero,16(s0)
    2906:	8ab2                	mv	s5,a2
    2908:	bf89                	j	285a <_printf_i+0x186>
    290a:	431c                	lw	a5,0(a4)
    290c:	41d0                	lw	a2,4(a1)
    290e:	4581                	li	a1,0
    2910:	00478693          	addi	a3,a5,4
    2914:	c314                	sw	a3,0(a4)
    2916:	0007aa83          	lw	s5,0(a5)
    291a:	8556                	mv	a0,s5
    291c:	2dc5                	jal	300c <memchr>
    291e:	c501                	beqz	a0,2926 <_printf_i+0x252>
    2920:	41550533          	sub	a0,a0,s5
    2924:	c048                	sw	a0,4(s0)
    2926:	405c                	lw	a5,4(s0)
    2928:	c81c                	sw	a5,16(s0)
    292a:	040401a3          	sb	zero,67(s0)
    292e:	b735                	j	285a <_printf_i+0x186>
    2930:	4814                	lw	a3,16(s0)
    2932:	8656                	mv	a2,s5
    2934:	85ca                	mv	a1,s2
    2936:	8526                	mv	a0,s1
    2938:	9982                	jalr	s3
    293a:	f34509e3          	beq	a0,s4,286c <_printf_i+0x198>
    293e:	401c                	lw	a5,0(s0)
    2940:	8b89                	andi	a5,a5,2
    2942:	e78d                	bnez	a5,296c <_printf_i+0x298>
    2944:	47b2                	lw	a5,12(sp)
    2946:	4448                	lw	a0,12(s0)
    2948:	f2f553e3          	bge	a0,a5,286e <_printf_i+0x19a>
    294c:	853e                	mv	a0,a5
    294e:	b705                	j	286e <_printf_i+0x19a>
    2950:	4685                	li	a3,1
    2952:	8656                	mv	a2,s5
    2954:	85ca                	mv	a1,s2
    2956:	8526                	mv	a0,s1
    2958:	9982                	jalr	s3
    295a:	f16509e3          	beq	a0,s6,286c <_printf_i+0x198>
    295e:	0a05                	addi	s4,s4,1
    2960:	445c                	lw	a5,12(s0)
    2962:	4732                	lw	a4,12(sp)
    2964:	8f99                	sub	a5,a5,a4
    2966:	fefa45e3          	blt	s4,a5,2950 <_printf_i+0x27c>
    296a:	bfe9                	j	2944 <_printf_i+0x270>
    296c:	4a01                	li	s4,0
    296e:	01940a93          	addi	s5,s0,25
    2972:	5b7d                	li	s6,-1
    2974:	b7f5                	j	2960 <_printf_i+0x28c>

00002976 <__swbuf_r>:
__swbuf_r():
    2976:	1101                	addi	sp,sp,-32
    2978:	cc22                	sw	s0,24(sp)
    297a:	ca26                	sw	s1,20(sp)
    297c:	c84a                	sw	s2,16(sp)
    297e:	ce06                	sw	ra,28(sp)
    2980:	c64e                	sw	s3,12(sp)
    2982:	84aa                	mv	s1,a0
    2984:	892e                	mv	s2,a1
    2986:	8432                	mv	s0,a2
    2988:	c501                	beqz	a0,2990 <__swbuf_r+0x1a>
    298a:	4d1c                	lw	a5,24(a0)
    298c:	e391                	bnez	a5,2990 <__swbuf_r+0x1a>
    298e:	2931                	jal	2daa <__sinit>
    2990:	00001797          	auipc	a5,0x1
    2994:	c1478793          	addi	a5,a5,-1004 # 35a4 <__sf_fake_stdin>
    2998:	06f41963          	bne	s0,a5,2a0a <__swbuf_r+0x94>
    299c:	40c0                	lw	s0,4(s1)
    299e:	4c1c                	lw	a5,24(s0)
    29a0:	c41c                	sw	a5,8(s0)
    29a2:	00c45783          	lhu	a5,12(s0)
    29a6:	8ba1                	andi	a5,a5,8
    29a8:	c3c9                	beqz	a5,2a2a <__swbuf_r+0xb4>
    29aa:	481c                	lw	a5,16(s0)
    29ac:	cfbd                	beqz	a5,2a2a <__swbuf_r+0xb4>
    29ae:	481c                	lw	a5,16(s0)
    29b0:	4008                	lw	a0,0(s0)
    29b2:	0ff97993          	andi	s3,s2,255
    29b6:	0ff97913          	andi	s2,s2,255
    29ba:	8d1d                	sub	a0,a0,a5
    29bc:	485c                	lw	a5,20(s0)
    29be:	00f54663          	blt	a0,a5,29ca <__swbuf_r+0x54>
    29c2:	85a2                	mv	a1,s0
    29c4:	8526                	mv	a0,s1
    29c6:	24d9                	jal	2c8c <_fflush_r>
    29c8:	e52d                	bnez	a0,2a32 <__swbuf_r+0xbc>
    29ca:	441c                	lw	a5,8(s0)
    29cc:	0505                	addi	a0,a0,1
    29ce:	17fd                	addi	a5,a5,-1
    29d0:	c41c                	sw	a5,8(s0)
    29d2:	401c                	lw	a5,0(s0)
    29d4:	00178713          	addi	a4,a5,1
    29d8:	c018                	sw	a4,0(s0)
    29da:	01378023          	sb	s3,0(a5)
    29de:	485c                	lw	a5,20(s0)
    29e0:	00a78963          	beq	a5,a0,29f2 <__swbuf_r+0x7c>
    29e4:	00c45783          	lhu	a5,12(s0)
    29e8:	8b85                	andi	a5,a5,1
    29ea:	cb81                	beqz	a5,29fa <__swbuf_r+0x84>
    29ec:	47a9                	li	a5,10
    29ee:	00f91663          	bne	s2,a5,29fa <__swbuf_r+0x84>
    29f2:	85a2                	mv	a1,s0
    29f4:	8526                	mv	a0,s1
    29f6:	2c59                	jal	2c8c <_fflush_r>
    29f8:	ed0d                	bnez	a0,2a32 <__swbuf_r+0xbc>
    29fa:	40f2                	lw	ra,28(sp)
    29fc:	4462                	lw	s0,24(sp)
    29fe:	854a                	mv	a0,s2
    2a00:	44d2                	lw	s1,20(sp)
    2a02:	4942                	lw	s2,16(sp)
    2a04:	49b2                	lw	s3,12(sp)
    2a06:	6105                	addi	sp,sp,32
    2a08:	8082                	ret
    2a0a:	00001797          	auipc	a5,0x1
    2a0e:	bba78793          	addi	a5,a5,-1094 # 35c4 <__sf_fake_stdout>
    2a12:	00f41463          	bne	s0,a5,2a1a <__swbuf_r+0xa4>
    2a16:	4480                	lw	s0,8(s1)
    2a18:	b759                	j	299e <__swbuf_r+0x28>
    2a1a:	00001797          	auipc	a5,0x1
    2a1e:	b6a78793          	addi	a5,a5,-1174 # 3584 <__sf_fake_stderr>
    2a22:	f6f41ee3          	bne	s0,a5,299e <__swbuf_r+0x28>
    2a26:	44c0                	lw	s0,12(s1)
    2a28:	bf9d                	j	299e <__swbuf_r+0x28>
    2a2a:	85a2                	mv	a1,s0
    2a2c:	8526                	mv	a0,s1
    2a2e:	2021                	jal	2a36 <__swsetup_r>
    2a30:	dd3d                	beqz	a0,29ae <__swbuf_r+0x38>
    2a32:	597d                	li	s2,-1
    2a34:	b7d9                	j	29fa <__swbuf_r+0x84>

00002a36 <__swsetup_r>:
__swsetup_r():
    2a36:	1141                	addi	sp,sp,-16
    2a38:	80818793          	addi	a5,gp,-2040 # 20000078 <_impure_ptr>
    2a3c:	c226                	sw	s1,4(sp)
    2a3e:	4384                	lw	s1,0(a5)
    2a40:	c422                	sw	s0,8(sp)
    2a42:	c04a                	sw	s2,0(sp)
    2a44:	c606                	sw	ra,12(sp)
    2a46:	892a                	mv	s2,a0
    2a48:	842e                	mv	s0,a1
    2a4a:	c489                	beqz	s1,2a54 <__swsetup_r+0x1e>
    2a4c:	4c9c                	lw	a5,24(s1)
    2a4e:	e399                	bnez	a5,2a54 <__swsetup_r+0x1e>
    2a50:	8526                	mv	a0,s1
    2a52:	2ea1                	jal	2daa <__sinit>
    2a54:	00001797          	auipc	a5,0x1
    2a58:	b5078793          	addi	a5,a5,-1200 # 35a4 <__sf_fake_stdin>
    2a5c:	02f41c63          	bne	s0,a5,2a94 <__swsetup_r+0x5e>
    2a60:	40c0                	lw	s0,4(s1)
    2a62:	00c41703          	lh	a4,12(s0)
    2a66:	01071793          	slli	a5,a4,0x10
    2a6a:	83c1                	srli	a5,a5,0x10
    2a6c:	0087f693          	andi	a3,a5,8
    2a70:	eeb5                	bnez	a3,2aec <__swsetup_r+0xb6>
    2a72:	0107f693          	andi	a3,a5,16
    2a76:	ee9d                	bnez	a3,2ab4 <__swsetup_r+0x7e>
    2a78:	47a5                	li	a5,9
    2a7a:	00f92023          	sw	a5,0(s2)
    2a7e:	04076713          	ori	a4,a4,64
    2a82:	00e41623          	sh	a4,12(s0)
    2a86:	557d                	li	a0,-1
    2a88:	40b2                	lw	ra,12(sp)
    2a8a:	4422                	lw	s0,8(sp)
    2a8c:	4492                	lw	s1,4(sp)
    2a8e:	4902                	lw	s2,0(sp)
    2a90:	0141                	addi	sp,sp,16
    2a92:	8082                	ret
    2a94:	00001797          	auipc	a5,0x1
    2a98:	b3078793          	addi	a5,a5,-1232 # 35c4 <__sf_fake_stdout>
    2a9c:	00f41463          	bne	s0,a5,2aa4 <__swsetup_r+0x6e>
    2aa0:	4480                	lw	s0,8(s1)
    2aa2:	b7c1                	j	2a62 <__swsetup_r+0x2c>
    2aa4:	00001797          	auipc	a5,0x1
    2aa8:	ae078793          	addi	a5,a5,-1312 # 3584 <__sf_fake_stderr>
    2aac:	faf41be3          	bne	s0,a5,2a62 <__swsetup_r+0x2c>
    2ab0:	44c0                	lw	s0,12(s1)
    2ab2:	bf45                	j	2a62 <__swsetup_r+0x2c>
    2ab4:	8b91                	andi	a5,a5,4
    2ab6:	c78d                	beqz	a5,2ae0 <__swsetup_r+0xaa>
    2ab8:	584c                	lw	a1,52(s0)
    2aba:	c989                	beqz	a1,2acc <__swsetup_r+0x96>
    2abc:	04440793          	addi	a5,s0,68
    2ac0:	00f58463          	beq	a1,a5,2ac8 <__swsetup_r+0x92>
    2ac4:	854a                	mv	a0,s2
    2ac6:	2385                	jal	3026 <_free_r>
    2ac8:	02042a23          	sw	zero,52(s0)
    2acc:	00c45783          	lhu	a5,12(s0)
    2ad0:	00042223          	sw	zero,4(s0)
    2ad4:	fdb7f793          	andi	a5,a5,-37
    2ad8:	00f41623          	sh	a5,12(s0)
    2adc:	481c                	lw	a5,16(s0)
    2ade:	c01c                	sw	a5,0(s0)
    2ae0:	00c45783          	lhu	a5,12(s0)
    2ae4:	0087e793          	ori	a5,a5,8
    2ae8:	00f41623          	sh	a5,12(s0)
    2aec:	481c                	lw	a5,16(s0)
    2aee:	ef81                	bnez	a5,2b06 <__swsetup_r+0xd0>
    2af0:	00c45783          	lhu	a5,12(s0)
    2af4:	20000713          	li	a4,512
    2af8:	2807f793          	andi	a5,a5,640
    2afc:	00e78563          	beq	a5,a4,2b06 <__swsetup_r+0xd0>
    2b00:	85a2                	mv	a1,s0
    2b02:	854a                	mv	a0,s2
    2b04:	21b5                	jal	2f70 <__smakebuf_r>
    2b06:	00c45783          	lhu	a5,12(s0)
    2b0a:	0017f713          	andi	a4,a5,1
    2b0e:	c705                	beqz	a4,2b36 <__swsetup_r+0x100>
    2b10:	485c                	lw	a5,20(s0)
    2b12:	00042423          	sw	zero,8(s0)
    2b16:	40f007b3          	neg	a5,a5
    2b1a:	cc1c                	sw	a5,24(s0)
    2b1c:	481c                	lw	a5,16(s0)
    2b1e:	4501                	li	a0,0
    2b20:	f7a5                	bnez	a5,2a88 <__swsetup_r+0x52>
    2b22:	00c41783          	lh	a5,12(s0)
    2b26:	0807f713          	andi	a4,a5,128
    2b2a:	df39                	beqz	a4,2a88 <__swsetup_r+0x52>
    2b2c:	0407e793          	ori	a5,a5,64
    2b30:	00f41623          	sh	a5,12(s0)
    2b34:	bf89                	j	2a86 <__swsetup_r+0x50>
    2b36:	8b89                	andi	a5,a5,2
    2b38:	4701                	li	a4,0
    2b3a:	e391                	bnez	a5,2b3e <__swsetup_r+0x108>
    2b3c:	4858                	lw	a4,20(s0)
    2b3e:	c418                	sw	a4,8(s0)
    2b40:	bff1                	j	2b1c <__swsetup_r+0xe6>

00002b42 <abort>:
abort():
    2b42:	1141                	addi	sp,sp,-16
    2b44:	4519                	li	a0,6
    2b46:	c606                	sw	ra,12(sp)
    2b48:	2de9                	jal	3222 <raise>
    2b4a:	4505                	li	a0,1
    2b4c:	13f000ef          	jal	ra,348a <_exit>

00002b50 <__sflush_r>:
__sflush_r():
    2b50:	00c5d783          	lhu	a5,12(a1)
    2b54:	1101                	addi	sp,sp,-32
    2b56:	cc22                	sw	s0,24(sp)
    2b58:	ca26                	sw	s1,20(sp)
    2b5a:	ce06                	sw	ra,28(sp)
    2b5c:	c84a                	sw	s2,16(sp)
    2b5e:	c64e                	sw	s3,12(sp)
    2b60:	0087f713          	andi	a4,a5,8
    2b64:	84aa                	mv	s1,a0
    2b66:	842e                	mv	s0,a1
    2b68:	ef71                	bnez	a4,2c44 <__sflush_r+0xf4>
    2b6a:	41d8                	lw	a4,4(a1)
    2b6c:	00e04d63          	bgtz	a4,2b86 <__sflush_r+0x36>
    2b70:	41b8                	lw	a4,64(a1)
    2b72:	00e04a63          	bgtz	a4,2b86 <__sflush_r+0x36>
    2b76:	4501                	li	a0,0
    2b78:	40f2                	lw	ra,28(sp)
    2b7a:	4462                	lw	s0,24(sp)
    2b7c:	44d2                	lw	s1,20(sp)
    2b7e:	4942                	lw	s2,16(sp)
    2b80:	49b2                	lw	s3,12(sp)
    2b82:	6105                	addi	sp,sp,32
    2b84:	8082                	ret
    2b86:	5458                	lw	a4,44(s0)
    2b88:	d77d                	beqz	a4,2b76 <__sflush_r+0x26>
    2b8a:	0004a903          	lw	s2,0(s1)
    2b8e:	01379693          	slli	a3,a5,0x13
    2b92:	0004a023          	sw	zero,0(s1)
    2b96:	0606dd63          	bgez	a3,2c10 <__sflush_r+0xc0>
    2b9a:	4870                	lw	a2,84(s0)
    2b9c:	00c45783          	lhu	a5,12(s0)
    2ba0:	8b91                	andi	a5,a5,4
    2ba2:	c799                	beqz	a5,2bb0 <__sflush_r+0x60>
    2ba4:	405c                	lw	a5,4(s0)
    2ba6:	8e1d                	sub	a2,a2,a5
    2ba8:	585c                	lw	a5,52(s0)
    2baa:	c399                	beqz	a5,2bb0 <__sflush_r+0x60>
    2bac:	403c                	lw	a5,64(s0)
    2bae:	8e1d                	sub	a2,a2,a5
    2bb0:	545c                	lw	a5,44(s0)
    2bb2:	500c                	lw	a1,32(s0)
    2bb4:	4681                	li	a3,0
    2bb6:	8526                	mv	a0,s1
    2bb8:	9782                	jalr	a5
    2bba:	57fd                	li	a5,-1
    2bbc:	00c45703          	lhu	a4,12(s0)
    2bc0:	00f51d63          	bne	a0,a5,2bda <__sflush_r+0x8a>
    2bc4:	4094                	lw	a3,0(s1)
    2bc6:	47f5                	li	a5,29
    2bc8:	06d7e863          	bltu	a5,a3,2c38 <__sflush_r+0xe8>
    2bcc:	204007b7          	lui	a5,0x20400
    2bd0:	0785                	addi	a5,a5,1
    2bd2:	00d7d7b3          	srl	a5,a5,a3
    2bd6:	8b85                	andi	a5,a5,1
    2bd8:	c3a5                	beqz	a5,2c38 <__sflush_r+0xe8>
    2bda:	481c                	lw	a5,16(s0)
    2bdc:	00042223          	sw	zero,4(s0)
    2be0:	c01c                	sw	a5,0(s0)
    2be2:	01371793          	slli	a5,a4,0x13
    2be6:	0007d863          	bgez	a5,2bf6 <__sflush_r+0xa6>
    2bea:	57fd                	li	a5,-1
    2bec:	00f51463          	bne	a0,a5,2bf4 <__sflush_r+0xa4>
    2bf0:	409c                	lw	a5,0(s1)
    2bf2:	e391                	bnez	a5,2bf6 <__sflush_r+0xa6>
    2bf4:	c868                	sw	a0,84(s0)
    2bf6:	584c                	lw	a1,52(s0)
    2bf8:	0124a023          	sw	s2,0(s1)
    2bfc:	ddad                	beqz	a1,2b76 <__sflush_r+0x26>
    2bfe:	04440793          	addi	a5,s0,68
    2c02:	00f58463          	beq	a1,a5,2c0a <__sflush_r+0xba>
    2c06:	8526                	mv	a0,s1
    2c08:	2939                	jal	3026 <_free_r>
    2c0a:	02042a23          	sw	zero,52(s0)
    2c0e:	b7a5                	j	2b76 <__sflush_r+0x26>
    2c10:	500c                	lw	a1,32(s0)
    2c12:	4601                	li	a2,0
    2c14:	4685                	li	a3,1
    2c16:	8526                	mv	a0,s1
    2c18:	9702                	jalr	a4
    2c1a:	57fd                	li	a5,-1
    2c1c:	862a                	mv	a2,a0
    2c1e:	f6f51fe3          	bne	a0,a5,2b9c <__sflush_r+0x4c>
    2c22:	409c                	lw	a5,0(s1)
    2c24:	dfa5                	beqz	a5,2b9c <__sflush_r+0x4c>
    2c26:	4775                	li	a4,29
    2c28:	00e78563          	beq	a5,a4,2c32 <__sflush_r+0xe2>
    2c2c:	4759                	li	a4,22
    2c2e:	04e79463          	bne	a5,a4,2c76 <__sflush_r+0x126>
    2c32:	0124a023          	sw	s2,0(s1)
    2c36:	b781                	j	2b76 <__sflush_r+0x26>
    2c38:	04076713          	ori	a4,a4,64
    2c3c:	00e41623          	sh	a4,12(s0)
    2c40:	557d                	li	a0,-1
    2c42:	bf1d                	j	2b78 <__sflush_r+0x28>
    2c44:	0105a983          	lw	s3,16(a1)
    2c48:	f20987e3          	beqz	s3,2b76 <__sflush_r+0x26>
    2c4c:	0005a903          	lw	s2,0(a1)
    2c50:	8b8d                	andi	a5,a5,3
    2c52:	0135a023          	sw	s3,0(a1)
    2c56:	41390933          	sub	s2,s2,s3
    2c5a:	4701                	li	a4,0
    2c5c:	e391                	bnez	a5,2c60 <__sflush_r+0x110>
    2c5e:	49d8                	lw	a4,20(a1)
    2c60:	c418                	sw	a4,8(s0)
    2c62:	f1205ae3          	blez	s2,2b76 <__sflush_r+0x26>
    2c66:	541c                	lw	a5,40(s0)
    2c68:	500c                	lw	a1,32(s0)
    2c6a:	86ca                	mv	a3,s2
    2c6c:	864e                	mv	a2,s3
    2c6e:	8526                	mv	a0,s1
    2c70:	9782                	jalr	a5
    2c72:	00a04963          	bgtz	a0,2c84 <__sflush_r+0x134>
    2c76:	00c45783          	lhu	a5,12(s0)
    2c7a:	0407e793          	ori	a5,a5,64
    2c7e:	00f41623          	sh	a5,12(s0)
    2c82:	bf7d                	j	2c40 <__sflush_r+0xf0>
    2c84:	99aa                	add	s3,s3,a0
    2c86:	40a90933          	sub	s2,s2,a0
    2c8a:	bfe1                	j	2c62 <__sflush_r+0x112>

00002c8c <_fflush_r>:
_fflush_r():
    2c8c:	499c                	lw	a5,16(a1)
    2c8e:	cfb9                	beqz	a5,2cec <_fflush_r+0x60>
    2c90:	1101                	addi	sp,sp,-32
    2c92:	cc22                	sw	s0,24(sp)
    2c94:	ce06                	sw	ra,28(sp)
    2c96:	842a                	mv	s0,a0
    2c98:	c511                	beqz	a0,2ca4 <_fflush_r+0x18>
    2c9a:	4d1c                	lw	a5,24(a0)
    2c9c:	e781                	bnez	a5,2ca4 <_fflush_r+0x18>
    2c9e:	c62e                	sw	a1,12(sp)
    2ca0:	2229                	jal	2daa <__sinit>
    2ca2:	45b2                	lw	a1,12(sp)
    2ca4:	00001797          	auipc	a5,0x1
    2ca8:	90078793          	addi	a5,a5,-1792 # 35a4 <__sf_fake_stdin>
    2cac:	00f59b63          	bne	a1,a5,2cc2 <_fflush_r+0x36>
    2cb0:	404c                	lw	a1,4(s0)
    2cb2:	00c59783          	lh	a5,12(a1)
    2cb6:	c795                	beqz	a5,2ce2 <_fflush_r+0x56>
    2cb8:	8522                	mv	a0,s0
    2cba:	4462                	lw	s0,24(sp)
    2cbc:	40f2                	lw	ra,28(sp)
    2cbe:	6105                	addi	sp,sp,32
    2cc0:	bd41                	j	2b50 <__sflush_r>
    2cc2:	00001797          	auipc	a5,0x1
    2cc6:	90278793          	addi	a5,a5,-1790 # 35c4 <__sf_fake_stdout>
    2cca:	00f59463          	bne	a1,a5,2cd2 <_fflush_r+0x46>
    2cce:	440c                	lw	a1,8(s0)
    2cd0:	b7cd                	j	2cb2 <_fflush_r+0x26>
    2cd2:	00001797          	auipc	a5,0x1
    2cd6:	8b278793          	addi	a5,a5,-1870 # 3584 <__sf_fake_stderr>
    2cda:	fcf59ce3          	bne	a1,a5,2cb2 <_fflush_r+0x26>
    2cde:	444c                	lw	a1,12(s0)
    2ce0:	bfc9                	j	2cb2 <_fflush_r+0x26>
    2ce2:	40f2                	lw	ra,28(sp)
    2ce4:	4462                	lw	s0,24(sp)
    2ce6:	4501                	li	a0,0
    2ce8:	6105                	addi	sp,sp,32
    2cea:	8082                	ret
    2cec:	4501                	li	a0,0
    2cee:	8082                	ret

00002cf0 <std>:
std():
    2cf0:	1141                	addi	sp,sp,-16
    2cf2:	c422                	sw	s0,8(sp)
    2cf4:	c606                	sw	ra,12(sp)
    2cf6:	842a                	mv	s0,a0
    2cf8:	00b51623          	sh	a1,12(a0)
    2cfc:	00c51723          	sh	a2,14(a0)
    2d00:	00052023          	sw	zero,0(a0)
    2d04:	00052223          	sw	zero,4(a0)
    2d08:	00052423          	sw	zero,8(a0)
    2d0c:	06052223          	sw	zero,100(a0)
    2d10:	00052823          	sw	zero,16(a0)
    2d14:	00052a23          	sw	zero,20(a0)
    2d18:	00052c23          	sw	zero,24(a0)
    2d1c:	4621                	li	a2,8
    2d1e:	4581                	li	a1,0
    2d20:	05c50513          	addi	a0,a0,92
    2d24:	c1cfd0ef          	jal	ra,140 <memset>
    2d28:	00000797          	auipc	a5,0x0
    2d2c:	53078793          	addi	a5,a5,1328 # 3258 <__sread>
    2d30:	d05c                	sw	a5,36(s0)
    2d32:	00000797          	auipc	a5,0x0
    2d36:	55678793          	addi	a5,a5,1366 # 3288 <__swrite>
    2d3a:	d41c                	sw	a5,40(s0)
    2d3c:	00000797          	auipc	a5,0x0
    2d40:	59a78793          	addi	a5,a5,1434 # 32d6 <__sseek>
    2d44:	d45c                	sw	a5,44(s0)
    2d46:	00000797          	auipc	a5,0x0
    2d4a:	5c678793          	addi	a5,a5,1478 # 330c <__sclose>
    2d4e:	d000                	sw	s0,32(s0)
    2d50:	d81c                	sw	a5,48(s0)
    2d52:	40b2                	lw	ra,12(sp)
    2d54:	4422                	lw	s0,8(sp)
    2d56:	0141                	addi	sp,sp,16
    2d58:	8082                	ret

00002d5a <_cleanup_r>:
_cleanup_r():
    2d5a:	00000597          	auipc	a1,0x0
    2d5e:	f3258593          	addi	a1,a1,-206 # 2c8c <_fflush_r>
    2d62:	a2a9                	j	2eac <_fwalk_reent>

00002d64 <__sfmoreglue>:
__sfmoreglue():
    2d64:	1141                	addi	sp,sp,-16
    2d66:	c226                	sw	s1,4(sp)
    2d68:	06800613          	li	a2,104
    2d6c:	fff58493          	addi	s1,a1,-1
    2d70:	02c484b3          	mul	s1,s1,a2
    2d74:	c04a                	sw	s2,0(sp)
    2d76:	892e                	mv	s2,a1
    2d78:	c422                	sw	s0,8(sp)
    2d7a:	c606                	sw	ra,12(sp)
    2d7c:	07448593          	addi	a1,s1,116
    2d80:	26a9                	jal	30ca <_malloc_r>
    2d82:	842a                	mv	s0,a0
    2d84:	cd01                	beqz	a0,2d9c <__sfmoreglue+0x38>
    2d86:	00052023          	sw	zero,0(a0)
    2d8a:	01252223          	sw	s2,4(a0)
    2d8e:	0531                	addi	a0,a0,12
    2d90:	c408                	sw	a0,8(s0)
    2d92:	06848613          	addi	a2,s1,104
    2d96:	4581                	li	a1,0
    2d98:	ba8fd0ef          	jal	ra,140 <memset>
    2d9c:	8522                	mv	a0,s0
    2d9e:	40b2                	lw	ra,12(sp)
    2da0:	4422                	lw	s0,8(sp)
    2da2:	4492                	lw	s1,4(sp)
    2da4:	4902                	lw	s2,0(sp)
    2da6:	0141                	addi	sp,sp,16
    2da8:	8082                	ret

00002daa <__sinit>:
__sinit():
    2daa:	4d1c                	lw	a5,24(a0)
    2dac:	e3ad                	bnez	a5,2e0e <__sinit+0x64>
    2dae:	1141                	addi	sp,sp,-16
    2db0:	c606                	sw	ra,12(sp)
    2db2:	c422                	sw	s0,8(sp)
    2db4:	00000797          	auipc	a5,0x0
    2db8:	fa678793          	addi	a5,a5,-90 # 2d5a <_cleanup_r>
    2dbc:	d51c                	sw	a5,40(a0)
    2dbe:	80c18793          	addi	a5,gp,-2036 # 2000007c <_global_impure_ptr>
    2dc2:	439c                	lw	a5,0(a5)
    2dc4:	04052423          	sw	zero,72(a0)
    2dc8:	04052623          	sw	zero,76(a0)
    2dcc:	04052823          	sw	zero,80(a0)
    2dd0:	00f51463          	bne	a0,a5,2dd8 <__sinit+0x2e>
    2dd4:	4785                	li	a5,1
    2dd6:	cd1c                	sw	a5,24(a0)
    2dd8:	842a                	mv	s0,a0
    2dda:	281d                	jal	2e10 <__sfp>
    2ddc:	c048                	sw	a0,4(s0)
    2dde:	8522                	mv	a0,s0
    2de0:	2805                	jal	2e10 <__sfp>
    2de2:	c408                	sw	a0,8(s0)
    2de4:	8522                	mv	a0,s0
    2de6:	202d                	jal	2e10 <__sfp>
    2de8:	c448                	sw	a0,12(s0)
    2dea:	4048                	lw	a0,4(s0)
    2dec:	4601                	li	a2,0
    2dee:	4591                	li	a1,4
    2df0:	3701                	jal	2cf0 <std>
    2df2:	4408                	lw	a0,8(s0)
    2df4:	4605                	li	a2,1
    2df6:	45a5                	li	a1,9
    2df8:	3de5                	jal	2cf0 <std>
    2dfa:	4448                	lw	a0,12(s0)
    2dfc:	4609                	li	a2,2
    2dfe:	45c9                	li	a1,18
    2e00:	3dc5                	jal	2cf0 <std>
    2e02:	4785                	li	a5,1
    2e04:	cc1c                	sw	a5,24(s0)
    2e06:	40b2                	lw	ra,12(sp)
    2e08:	4422                	lw	s0,8(sp)
    2e0a:	0141                	addi	sp,sp,16
    2e0c:	8082                	ret
    2e0e:	8082                	ret

00002e10 <__sfp>:
__sfp():
    2e10:	1141                	addi	sp,sp,-16
    2e12:	80c18793          	addi	a5,gp,-2036 # 2000007c <_global_impure_ptr>
    2e16:	c226                	sw	s1,4(sp)
    2e18:	4384                	lw	s1,0(a5)
    2e1a:	c04a                	sw	s2,0(sp)
    2e1c:	c606                	sw	ra,12(sp)
    2e1e:	4c9c                	lw	a5,24(s1)
    2e20:	c422                	sw	s0,8(sp)
    2e22:	892a                	mv	s2,a0
    2e24:	e399                	bnez	a5,2e2a <__sfp+0x1a>
    2e26:	8526                	mv	a0,s1
    2e28:	3749                	jal	2daa <__sinit>
    2e2a:	04848493          	addi	s1,s1,72
    2e2e:	4480                	lw	s0,8(s1)
    2e30:	40dc                	lw	a5,4(s1)
    2e32:	17fd                	addi	a5,a5,-1
    2e34:	0007d663          	bgez	a5,2e40 <__sfp+0x30>
    2e38:	409c                	lw	a5,0(s1)
    2e3a:	cfb9                	beqz	a5,2e98 <__sfp+0x88>
    2e3c:	4084                	lw	s1,0(s1)
    2e3e:	bfc5                	j	2e2e <__sfp+0x1e>
    2e40:	00c41703          	lh	a4,12(s0)
    2e44:	e739                	bnez	a4,2e92 <__sfp+0x82>
    2e46:	77c1                	lui	a5,0xffff0
    2e48:	0785                	addi	a5,a5,1
    2e4a:	06042223          	sw	zero,100(s0)
    2e4e:	00042023          	sw	zero,0(s0)
    2e52:	00042223          	sw	zero,4(s0)
    2e56:	00042423          	sw	zero,8(s0)
    2e5a:	c45c                	sw	a5,12(s0)
    2e5c:	00042823          	sw	zero,16(s0)
    2e60:	00042a23          	sw	zero,20(s0)
    2e64:	00042c23          	sw	zero,24(s0)
    2e68:	4621                	li	a2,8
    2e6a:	4581                	li	a1,0
    2e6c:	05c40513          	addi	a0,s0,92
    2e70:	ad0fd0ef          	jal	ra,140 <memset>
    2e74:	02042a23          	sw	zero,52(s0)
    2e78:	02042c23          	sw	zero,56(s0)
    2e7c:	04042423          	sw	zero,72(s0)
    2e80:	04042623          	sw	zero,76(s0)
    2e84:	8522                	mv	a0,s0
    2e86:	40b2                	lw	ra,12(sp)
    2e88:	4422                	lw	s0,8(sp)
    2e8a:	4492                	lw	s1,4(sp)
    2e8c:	4902                	lw	s2,0(sp)
    2e8e:	0141                	addi	sp,sp,16
    2e90:	8082                	ret
    2e92:	06840413          	addi	s0,s0,104
    2e96:	bf71                	j	2e32 <__sfp+0x22>
    2e98:	4591                	li	a1,4
    2e9a:	854a                	mv	a0,s2
    2e9c:	35e1                	jal	2d64 <__sfmoreglue>
    2e9e:	c088                	sw	a0,0(s1)
    2ea0:	fd51                	bnez	a0,2e3c <__sfp+0x2c>
    2ea2:	47b1                	li	a5,12
    2ea4:	00f92023          	sw	a5,0(s2)
    2ea8:	4401                	li	s0,0
    2eaa:	bfe9                	j	2e84 <__sfp+0x74>

00002eac <_fwalk_reent>:
_fwalk_reent():
    2eac:	7179                	addi	sp,sp,-48
    2eae:	d422                	sw	s0,40(sp)
    2eb0:	d04a                	sw	s2,32(sp)
    2eb2:	cc52                	sw	s4,24(sp)
    2eb4:	ca56                	sw	s5,20(sp)
    2eb6:	c85a                	sw	s6,16(sp)
    2eb8:	c65e                	sw	s7,12(sp)
    2eba:	d606                	sw	ra,44(sp)
    2ebc:	d226                	sw	s1,36(sp)
    2ebe:	ce4e                	sw	s3,28(sp)
    2ec0:	8a2a                	mv	s4,a0
    2ec2:	8aae                	mv	s5,a1
    2ec4:	04850413          	addi	s0,a0,72
    2ec8:	4901                	li	s2,0
    2eca:	4b05                	li	s6,1
    2ecc:	5bfd                	li	s7,-1
    2ece:	ec09                	bnez	s0,2ee8 <_fwalk_reent+0x3c>
    2ed0:	50b2                	lw	ra,44(sp)
    2ed2:	5422                	lw	s0,40(sp)
    2ed4:	854a                	mv	a0,s2
    2ed6:	5492                	lw	s1,36(sp)
    2ed8:	5902                	lw	s2,32(sp)
    2eda:	49f2                	lw	s3,28(sp)
    2edc:	4a62                	lw	s4,24(sp)
    2ede:	4ad2                	lw	s5,20(sp)
    2ee0:	4b42                	lw	s6,16(sp)
    2ee2:	4bb2                	lw	s7,12(sp)
    2ee4:	6145                	addi	sp,sp,48
    2ee6:	8082                	ret
    2ee8:	4404                	lw	s1,8(s0)
    2eea:	00442983          	lw	s3,4(s0)
    2eee:	19fd                	addi	s3,s3,-1
    2ef0:	0009d463          	bgez	s3,2ef8 <_fwalk_reent+0x4c>
    2ef4:	4000                	lw	s0,0(s0)
    2ef6:	bfe1                	j	2ece <_fwalk_reent+0x22>
    2ef8:	00c4d783          	lhu	a5,12(s1)
    2efc:	00fb7b63          	bgeu	s6,a5,2f12 <_fwalk_reent+0x66>
    2f00:	00e49783          	lh	a5,14(s1)
    2f04:	01778763          	beq	a5,s7,2f12 <_fwalk_reent+0x66>
    2f08:	85a6                	mv	a1,s1
    2f0a:	8552                	mv	a0,s4
    2f0c:	9a82                	jalr	s5
    2f0e:	00a96933          	or	s2,s2,a0
    2f12:	06848493          	addi	s1,s1,104
    2f16:	bfe1                	j	2eee <_fwalk_reent+0x42>

00002f18 <__swhatbuf_r>:
__swhatbuf_r():
    2f18:	7119                	addi	sp,sp,-128
    2f1a:	daa6                	sw	s1,116(sp)
    2f1c:	84ae                	mv	s1,a1
    2f1e:	00e59583          	lh	a1,14(a1)
    2f22:	dca2                	sw	s0,120(sp)
    2f24:	de86                	sw	ra,124(sp)
    2f26:	8432                	mv	s0,a2
    2f28:	0005dc63          	bgez	a1,2f40 <__swhatbuf_r+0x28>
    2f2c:	00c4d783          	lhu	a5,12(s1)
    2f30:	0006a023          	sw	zero,0(a3)
    2f34:	0807f793          	andi	a5,a5,128
    2f38:	e39d                	bnez	a5,2f5e <__swhatbuf_r+0x46>
    2f3a:	40000793          	li	a5,1024
    2f3e:	a015                	j	2f62 <__swhatbuf_r+0x4a>
    2f40:	0830                	addi	a2,sp,24
    2f42:	c636                	sw	a3,12(sp)
    2f44:	2115                	jal	3368 <_fstat_r>
    2f46:	46b2                	lw	a3,12(sp)
    2f48:	fe0542e3          	bltz	a0,2f2c <__swhatbuf_r+0x14>
    2f4c:	4772                	lw	a4,28(sp)
    2f4e:	67bd                	lui	a5,0xf
    2f50:	8ff9                	and	a5,a5,a4
    2f52:	7779                	lui	a4,0xffffe
    2f54:	97ba                	add	a5,a5,a4
    2f56:	0017b793          	seqz	a5,a5
    2f5a:	c29c                	sw	a5,0(a3)
    2f5c:	bff9                	j	2f3a <__swhatbuf_r+0x22>
    2f5e:	04000793          	li	a5,64
    2f62:	c01c                	sw	a5,0(s0)
    2f64:	50f6                	lw	ra,124(sp)
    2f66:	5466                	lw	s0,120(sp)
    2f68:	54d6                	lw	s1,116(sp)
    2f6a:	4501                	li	a0,0
    2f6c:	6109                	addi	sp,sp,128
    2f6e:	8082                	ret

00002f70 <__smakebuf_r>:
__smakebuf_r():
    2f70:	00c5d783          	lhu	a5,12(a1)
    2f74:	1101                	addi	sp,sp,-32
    2f76:	cc22                	sw	s0,24(sp)
    2f78:	ce06                	sw	ra,28(sp)
    2f7a:	ca26                	sw	s1,20(sp)
    2f7c:	c84a                	sw	s2,16(sp)
    2f7e:	8b89                	andi	a5,a5,2
    2f80:	842e                	mv	s0,a1
    2f82:	cf89                	beqz	a5,2f9c <__smakebuf_r+0x2c>
    2f84:	04740793          	addi	a5,s0,71
    2f88:	c01c                	sw	a5,0(s0)
    2f8a:	c81c                	sw	a5,16(s0)
    2f8c:	4785                	li	a5,1
    2f8e:	c85c                	sw	a5,20(s0)
    2f90:	40f2                	lw	ra,28(sp)
    2f92:	4462                	lw	s0,24(sp)
    2f94:	44d2                	lw	s1,20(sp)
    2f96:	4942                	lw	s2,16(sp)
    2f98:	6105                	addi	sp,sp,32
    2f9a:	8082                	ret
    2f9c:	0074                	addi	a3,sp,12
    2f9e:	0030                	addi	a2,sp,8
    2fa0:	84aa                	mv	s1,a0
    2fa2:	3f9d                	jal	2f18 <__swhatbuf_r>
    2fa4:	45a2                	lw	a1,8(sp)
    2fa6:	892a                	mv	s2,a0
    2fa8:	8526                	mv	a0,s1
    2faa:	2205                	jal	30ca <_malloc_r>
    2fac:	ed01                	bnez	a0,2fc4 <__smakebuf_r+0x54>
    2fae:	00c41783          	lh	a5,12(s0)
    2fb2:	2007f713          	andi	a4,a5,512
    2fb6:	ff69                	bnez	a4,2f90 <__smakebuf_r+0x20>
    2fb8:	9bf1                	andi	a5,a5,-4
    2fba:	0027e793          	ori	a5,a5,2
    2fbe:	00f41623          	sh	a5,12(s0)
    2fc2:	b7c9                	j	2f84 <__smakebuf_r+0x14>
    2fc4:	00000797          	auipc	a5,0x0
    2fc8:	d9678793          	addi	a5,a5,-618 # 2d5a <_cleanup_r>
    2fcc:	d49c                	sw	a5,40(s1)
    2fce:	00c45783          	lhu	a5,12(s0)
    2fd2:	c008                	sw	a0,0(s0)
    2fd4:	c808                	sw	a0,16(s0)
    2fd6:	0807e793          	ori	a5,a5,128
    2fda:	00f41623          	sh	a5,12(s0)
    2fde:	47a2                	lw	a5,8(sp)
    2fe0:	c85c                	sw	a5,20(s0)
    2fe2:	47b2                	lw	a5,12(sp)
    2fe4:	cf89                	beqz	a5,2ffe <__smakebuf_r+0x8e>
    2fe6:	00e41583          	lh	a1,14(s0)
    2fea:	8526                	mv	a0,s1
    2fec:	265d                	jal	3392 <_isatty_r>
    2fee:	c901                	beqz	a0,2ffe <__smakebuf_r+0x8e>
    2ff0:	00c45783          	lhu	a5,12(s0)
    2ff4:	9bf1                	andi	a5,a5,-4
    2ff6:	0017e793          	ori	a5,a5,1
    2ffa:	00f41623          	sh	a5,12(s0)
    2ffe:	00c45783          	lhu	a5,12(s0)
    3002:	00f96933          	or	s2,s2,a5
    3006:	01241623          	sh	s2,12(s0)
    300a:	b759                	j	2f90 <__smakebuf_r+0x20>

0000300c <memchr>:
memchr():
    300c:	0ff5f593          	andi	a1,a1,255
    3010:	962a                	add	a2,a2,a0
    3012:	00c51463          	bne	a0,a2,301a <memchr+0xe>
    3016:	4501                	li	a0,0
    3018:	8082                	ret
    301a:	00054783          	lbu	a5,0(a0)
    301e:	feb78de3          	beq	a5,a1,3018 <memchr+0xc>
    3022:	0505                	addi	a0,a0,1
    3024:	b7fd                	j	3012 <memchr+0x6>

00003026 <_free_r>:
_free_r():
    3026:	c1cd                	beqz	a1,30c8 <_free_r+0xa2>
    3028:	ffc5a783          	lw	a5,-4(a1)
    302c:	1141                	addi	sp,sp,-16
    302e:	c422                	sw	s0,8(sp)
    3030:	c606                	sw	ra,12(sp)
    3032:	c226                	sw	s1,4(sp)
    3034:	ffc58413          	addi	s0,a1,-4
    3038:	0007d363          	bgez	a5,303e <_free_r+0x18>
    303c:	943e                	add	s0,s0,a5
    303e:	84aa                	mv	s1,a0
    3040:	265d                	jal	33e6 <__malloc_lock>
    3042:	82c18793          	addi	a5,gp,-2004 # 2000009c <__malloc_free_list>
    3046:	439c                	lw	a5,0(a5)
    3048:	eb99                	bnez	a5,305e <_free_r+0x38>
    304a:	00042223          	sw	zero,4(s0)
    304e:	8281a623          	sw	s0,-2004(gp) # 2000009c <__malloc_free_list>
    3052:	4422                	lw	s0,8(sp)
    3054:	40b2                	lw	ra,12(sp)
    3056:	8526                	mv	a0,s1
    3058:	4492                	lw	s1,4(sp)
    305a:	0141                	addi	sp,sp,16
    305c:	a671                	j	33e8 <__malloc_unlock>
    305e:	00f47e63          	bgeu	s0,a5,307a <_free_r+0x54>
    3062:	4014                	lw	a3,0(s0)
    3064:	00d40733          	add	a4,s0,a3
    3068:	00e79663          	bne	a5,a4,3074 <_free_r+0x4e>
    306c:	4398                	lw	a4,0(a5)
    306e:	43dc                	lw	a5,4(a5)
    3070:	9736                	add	a4,a4,a3
    3072:	c018                	sw	a4,0(s0)
    3074:	c05c                	sw	a5,4(s0)
    3076:	bfe1                	j	304e <_free_r+0x28>
    3078:	87ba                	mv	a5,a4
    307a:	43d8                	lw	a4,4(a5)
    307c:	c319                	beqz	a4,3082 <_free_r+0x5c>
    307e:	fee47de3          	bgeu	s0,a4,3078 <_free_r+0x52>
    3082:	4394                	lw	a3,0(a5)
    3084:	00d78633          	add	a2,a5,a3
    3088:	00861f63          	bne	a2,s0,30a6 <_free_r+0x80>
    308c:	4010                	lw	a2,0(s0)
    308e:	96b2                	add	a3,a3,a2
    3090:	c394                	sw	a3,0(a5)
    3092:	00d78633          	add	a2,a5,a3
    3096:	fac71ee3          	bne	a4,a2,3052 <_free_r+0x2c>
    309a:	4310                	lw	a2,0(a4)
    309c:	4358                	lw	a4,4(a4)
    309e:	96b2                	add	a3,a3,a2
    30a0:	c394                	sw	a3,0(a5)
    30a2:	c3d8                	sw	a4,4(a5)
    30a4:	b77d                	j	3052 <_free_r+0x2c>
    30a6:	00c47563          	bgeu	s0,a2,30b0 <_free_r+0x8a>
    30aa:	47b1                	li	a5,12
    30ac:	c09c                	sw	a5,0(s1)
    30ae:	b755                	j	3052 <_free_r+0x2c>
    30b0:	4010                	lw	a2,0(s0)
    30b2:	00c406b3          	add	a3,s0,a2
    30b6:	00d71663          	bne	a4,a3,30c2 <_free_r+0x9c>
    30ba:	4314                	lw	a3,0(a4)
    30bc:	4358                	lw	a4,4(a4)
    30be:	96b2                	add	a3,a3,a2
    30c0:	c014                	sw	a3,0(s0)
    30c2:	c058                	sw	a4,4(s0)
    30c4:	c3c0                	sw	s0,4(a5)
    30c6:	b771                	j	3052 <_free_r+0x2c>
    30c8:	8082                	ret

000030ca <_malloc_r>:
_malloc_r():
    30ca:	1101                	addi	sp,sp,-32
    30cc:	ca26                	sw	s1,20(sp)
    30ce:	00358493          	addi	s1,a1,3
    30d2:	98f1                	andi	s1,s1,-4
    30d4:	ce06                	sw	ra,28(sp)
    30d6:	cc22                	sw	s0,24(sp)
    30d8:	c84a                	sw	s2,16(sp)
    30da:	c64e                	sw	s3,12(sp)
    30dc:	04a1                	addi	s1,s1,8
    30de:	47b1                	li	a5,12
    30e0:	04f4f163          	bgeu	s1,a5,3122 <_malloc_r+0x58>
    30e4:	44b1                	li	s1,12
    30e6:	04b4e063          	bltu	s1,a1,3126 <_malloc_r+0x5c>
    30ea:	892a                	mv	s2,a0
    30ec:	2ced                	jal	33e6 <__malloc_lock>
    30ee:	82c18793          	addi	a5,gp,-2004 # 2000009c <__malloc_free_list>
    30f2:	4398                	lw	a4,0(a5)
    30f4:	843a                	mv	s0,a4
    30f6:	e031                	bnez	s0,313a <_malloc_r+0x70>
    30f8:	83018793          	addi	a5,gp,-2000 # 200000a0 <__malloc_sbrk_start>
    30fc:	439c                	lw	a5,0(a5)
    30fe:	e791                	bnez	a5,310a <_malloc_r+0x40>
    3100:	4581                	li	a1,0
    3102:	854a                	mv	a0,s2
    3104:	2851                	jal	3198 <_sbrk_r>
    3106:	82a1a823          	sw	a0,-2000(gp) # 200000a0 <__malloc_sbrk_start>
    310a:	85a6                	mv	a1,s1
    310c:	854a                	mv	a0,s2
    310e:	2069                	jal	3198 <_sbrk_r>
    3110:	59fd                	li	s3,-1
    3112:	07351763          	bne	a0,s3,3180 <_malloc_r+0xb6>
    3116:	47b1                	li	a5,12
    3118:	00f92023          	sw	a5,0(s2)
    311c:	854a                	mv	a0,s2
    311e:	24e9                	jal	33e8 <__malloc_unlock>
    3120:	a029                	j	312a <_malloc_r+0x60>
    3122:	fc04d2e3          	bgez	s1,30e6 <_malloc_r+0x1c>
    3126:	47b1                	li	a5,12
    3128:	c11c                	sw	a5,0(a0)
    312a:	4501                	li	a0,0
    312c:	40f2                	lw	ra,28(sp)
    312e:	4462                	lw	s0,24(sp)
    3130:	44d2                	lw	s1,20(sp)
    3132:	4942                	lw	s2,16(sp)
    3134:	49b2                	lw	s3,12(sp)
    3136:	6105                	addi	sp,sp,32
    3138:	8082                	ret
    313a:	401c                	lw	a5,0(s0)
    313c:	8f85                	sub	a5,a5,s1
    313e:	0207ce63          	bltz	a5,317a <_malloc_r+0xb0>
    3142:	46ad                	li	a3,11
    3144:	00f6f663          	bgeu	a3,a5,3150 <_malloc_r+0x86>
    3148:	c01c                	sw	a5,0(s0)
    314a:	943e                	add	s0,s0,a5
    314c:	c004                	sw	s1,0(s0)
    314e:	a031                	j	315a <_malloc_r+0x90>
    3150:	405c                	lw	a5,4(s0)
    3152:	02871263          	bne	a4,s0,3176 <_malloc_r+0xac>
    3156:	82f1a623          	sw	a5,-2004(gp) # 2000009c <__malloc_free_list>
    315a:	854a                	mv	a0,s2
    315c:	2471                	jal	33e8 <__malloc_unlock>
    315e:	00b40513          	addi	a0,s0,11
    3162:	00440793          	addi	a5,s0,4
    3166:	9961                	andi	a0,a0,-8
    3168:	40f50733          	sub	a4,a0,a5
    316c:	d361                	beqz	a4,312c <_malloc_r+0x62>
    316e:	943a                	add	s0,s0,a4
    3170:	8f89                	sub	a5,a5,a0
    3172:	c01c                	sw	a5,0(s0)
    3174:	bf65                	j	312c <_malloc_r+0x62>
    3176:	c35c                	sw	a5,4(a4)
    3178:	b7cd                	j	315a <_malloc_r+0x90>
    317a:	8722                	mv	a4,s0
    317c:	4040                	lw	s0,4(s0)
    317e:	bfa5                	j	30f6 <_malloc_r+0x2c>
    3180:	00350413          	addi	s0,a0,3
    3184:	9871                	andi	s0,s0,-4
    3186:	fc8503e3          	beq	a0,s0,314c <_malloc_r+0x82>
    318a:	40a405b3          	sub	a1,s0,a0
    318e:	854a                	mv	a0,s2
    3190:	2021                	jal	3198 <_sbrk_r>
    3192:	fb351de3          	bne	a0,s3,314c <_malloc_r+0x82>
    3196:	b741                	j	3116 <_malloc_r+0x4c>

00003198 <_sbrk_r>:
_sbrk_r():
    3198:	1141                	addi	sp,sp,-16
    319a:	c422                	sw	s0,8(sp)
    319c:	842a                	mv	s0,a0
    319e:	852e                	mv	a0,a1
    31a0:	8401a823          	sw	zero,-1968(gp) # 200000c0 <errno>
    31a4:	c606                	sw	ra,12(sp)
    31a6:	24d1                	jal	346a <_sbrk>
    31a8:	57fd                	li	a5,-1
    31aa:	00f51763          	bne	a0,a5,31b8 <_sbrk_r+0x20>
    31ae:	85018793          	addi	a5,gp,-1968 # 200000c0 <errno>
    31b2:	439c                	lw	a5,0(a5)
    31b4:	c391                	beqz	a5,31b8 <_sbrk_r+0x20>
    31b6:	c01c                	sw	a5,0(s0)
    31b8:	40b2                	lw	ra,12(sp)
    31ba:	4422                	lw	s0,8(sp)
    31bc:	0141                	addi	sp,sp,16
    31be:	8082                	ret

000031c0 <_raise_r>:
_raise_r():
    31c0:	47fd                	li	a5,31
    31c2:	00b7f663          	bgeu	a5,a1,31ce <_raise_r+0xe>
    31c6:	47d9                	li	a5,22
    31c8:	c11c                	sw	a5,0(a0)
    31ca:	557d                	li	a0,-1
    31cc:	8082                	ret
    31ce:	417c                	lw	a5,68(a0)
    31d0:	1101                	addi	sp,sp,-32
    31d2:	cc22                	sw	s0,24(sp)
    31d4:	ce06                	sw	ra,28(sp)
    31d6:	862e                	mv	a2,a1
    31d8:	842a                	mv	s0,a0
    31da:	c791                	beqz	a5,31e6 <_raise_r+0x26>
    31dc:	00259713          	slli	a4,a1,0x2
    31e0:	97ba                	add	a5,a5,a4
    31e2:	4398                	lw	a4,0(a5)
    31e4:	eb19                	bnez	a4,31fa <_raise_r+0x3a>
    31e6:	8522                	mv	a0,s0
    31e8:	c632                	sw	a2,12(sp)
    31ea:	20b5                	jal	3256 <_getpid_r>
    31ec:	85aa                	mv	a1,a0
    31ee:	8522                	mv	a0,s0
    31f0:	4462                	lw	s0,24(sp)
    31f2:	4632                	lw	a2,12(sp)
    31f4:	40f2                	lw	ra,28(sp)
    31f6:	6105                	addi	sp,sp,32
    31f8:	a815                	j	322c <_kill_r>
    31fa:	4685                	li	a3,1
    31fc:	4501                	li	a0,0
    31fe:	00d70863          	beq	a4,a3,320e <_raise_r+0x4e>
    3202:	56fd                	li	a3,-1
    3204:	00d71963          	bne	a4,a3,3216 <_raise_r+0x56>
    3208:	47d9                	li	a5,22
    320a:	c01c                	sw	a5,0(s0)
    320c:	4505                	li	a0,1
    320e:	40f2                	lw	ra,28(sp)
    3210:	4462                	lw	s0,24(sp)
    3212:	6105                	addi	sp,sp,32
    3214:	8082                	ret
    3216:	852e                	mv	a0,a1
    3218:	0007a023          	sw	zero,0(a5)
    321c:	9702                	jalr	a4
    321e:	4501                	li	a0,0
    3220:	b7fd                	j	320e <_raise_r+0x4e>

00003222 <raise>:
raise():
    3222:	80818793          	addi	a5,gp,-2040 # 20000078 <_impure_ptr>
    3226:	85aa                	mv	a1,a0
    3228:	4388                	lw	a0,0(a5)
    322a:	bf59                	j	31c0 <_raise_r>

0000322c <_kill_r>:
_kill_r():
    322c:	1141                	addi	sp,sp,-16
    322e:	c422                	sw	s0,8(sp)
    3230:	842a                	mv	s0,a0
    3232:	852e                	mv	a0,a1
    3234:	85b2                	mv	a1,a2
    3236:	8401a823          	sw	zero,-1968(gp) # 200000c0 <errno>
    323a:	c606                	sw	ra,12(sp)
    323c:	2429                	jal	3446 <_kill>
    323e:	57fd                	li	a5,-1
    3240:	00f51763          	bne	a0,a5,324e <_kill_r+0x22>
    3244:	85018793          	addi	a5,gp,-1968 # 200000c0 <errno>
    3248:	439c                	lw	a5,0(a5)
    324a:	c391                	beqz	a5,324e <_kill_r+0x22>
    324c:	c01c                	sw	a5,0(s0)
    324e:	40b2                	lw	ra,12(sp)
    3250:	4422                	lw	s0,8(sp)
    3252:	0141                	addi	sp,sp,16
    3254:	8082                	ret

00003256 <_getpid_r>:
_getpid_r():
    3256:	aae1                	j	342e <_getpid>

00003258 <__sread>:
__sread():
    3258:	1141                	addi	sp,sp,-16
    325a:	c422                	sw	s0,8(sp)
    325c:	842e                	mv	s0,a1
    325e:	00e59583          	lh	a1,14(a1)
    3262:	c606                	sw	ra,12(sp)
    3264:	2259                	jal	33ea <_read_r>
    3266:	00054963          	bltz	a0,3278 <__sread+0x20>
    326a:	487c                	lw	a5,84(s0)
    326c:	97aa                	add	a5,a5,a0
    326e:	c87c                	sw	a5,84(s0)
    3270:	40b2                	lw	ra,12(sp)
    3272:	4422                	lw	s0,8(sp)
    3274:	0141                	addi	sp,sp,16
    3276:	8082                	ret
    3278:	00c45783          	lhu	a5,12(s0)
    327c:	777d                	lui	a4,0xfffff
    327e:	177d                	addi	a4,a4,-1
    3280:	8ff9                	and	a5,a5,a4
    3282:	00f41623          	sh	a5,12(s0)
    3286:	b7ed                	j	3270 <__sread+0x18>

00003288 <__swrite>:
__swrite():
    3288:	00c5d783          	lhu	a5,12(a1)
    328c:	1101                	addi	sp,sp,-32
    328e:	cc22                	sw	s0,24(sp)
    3290:	ca26                	sw	s1,20(sp)
    3292:	c84a                	sw	s2,16(sp)
    3294:	c64e                	sw	s3,12(sp)
    3296:	ce06                	sw	ra,28(sp)
    3298:	1007f793          	andi	a5,a5,256
    329c:	84aa                	mv	s1,a0
    329e:	842e                	mv	s0,a1
    32a0:	8932                	mv	s2,a2
    32a2:	89b6                	mv	s3,a3
    32a4:	c791                	beqz	a5,32b0 <__swrite+0x28>
    32a6:	00e59583          	lh	a1,14(a1)
    32aa:	4689                	li	a3,2
    32ac:	4601                	li	a2,0
    32ae:	2231                	jal	33ba <_lseek_r>
    32b0:	00c45783          	lhu	a5,12(s0)
    32b4:	777d                	lui	a4,0xfffff
    32b6:	177d                	addi	a4,a4,-1
    32b8:	8ff9                	and	a5,a5,a4
    32ba:	00f41623          	sh	a5,12(s0)
    32be:	00e41583          	lh	a1,14(s0)
    32c2:	4462                	lw	s0,24(sp)
    32c4:	40f2                	lw	ra,28(sp)
    32c6:	86ce                	mv	a3,s3
    32c8:	864a                	mv	a2,s2
    32ca:	49b2                	lw	s3,12(sp)
    32cc:	4942                	lw	s2,16(sp)
    32ce:	8526                	mv	a0,s1
    32d0:	44d2                	lw	s1,20(sp)
    32d2:	6105                	addi	sp,sp,32
    32d4:	a83d                	j	3312 <_write_r>

000032d6 <__sseek>:
__sseek():
    32d6:	1141                	addi	sp,sp,-16
    32d8:	c422                	sw	s0,8(sp)
    32da:	842e                	mv	s0,a1
    32dc:	00e59583          	lh	a1,14(a1)
    32e0:	c606                	sw	ra,12(sp)
    32e2:	28e1                	jal	33ba <_lseek_r>
    32e4:	57fd                	li	a5,-1
    32e6:	00c45703          	lhu	a4,12(s0)
    32ea:	00f51b63          	bne	a0,a5,3300 <__sseek+0x2a>
    32ee:	77fd                	lui	a5,0xfffff
    32f0:	17fd                	addi	a5,a5,-1
    32f2:	8ff9                	and	a5,a5,a4
    32f4:	00f41623          	sh	a5,12(s0)
    32f8:	40b2                	lw	ra,12(sp)
    32fa:	4422                	lw	s0,8(sp)
    32fc:	0141                	addi	sp,sp,16
    32fe:	8082                	ret
    3300:	6785                	lui	a5,0x1
    3302:	8fd9                	or	a5,a5,a4
    3304:	00f41623          	sh	a5,12(s0)
    3308:	c868                	sw	a0,84(s0)
    330a:	b7fd                	j	32f8 <__sseek+0x22>

0000330c <__sclose>:
__sclose():
    330c:	00e59583          	lh	a1,14(a1)
    3310:	a805                	j	3340 <_close_r>

00003312 <_write_r>:
_write_r():
    3312:	1141                	addi	sp,sp,-16
    3314:	c422                	sw	s0,8(sp)
    3316:	842a                	mv	s0,a0
    3318:	852e                	mv	a0,a1
    331a:	85b2                	mv	a1,a2
    331c:	8636                	mv	a2,a3
    331e:	8401a823          	sw	zero,-1968(gp) # 200000c0 <errno>
    3322:	c606                	sw	ra,12(sp)
    3324:	d09fe0ef          	jal	ra,202c <_write>
    3328:	57fd                	li	a5,-1
    332a:	00f51763          	bne	a0,a5,3338 <_write_r+0x26>
    332e:	85018793          	addi	a5,gp,-1968 # 200000c0 <errno>
    3332:	439c                	lw	a5,0(a5)
    3334:	c391                	beqz	a5,3338 <_write_r+0x26>
    3336:	c01c                	sw	a5,0(s0)
    3338:	40b2                	lw	ra,12(sp)
    333a:	4422                	lw	s0,8(sp)
    333c:	0141                	addi	sp,sp,16
    333e:	8082                	ret

00003340 <_close_r>:
_close_r():
    3340:	1141                	addi	sp,sp,-16
    3342:	c422                	sw	s0,8(sp)
    3344:	842a                	mv	s0,a0
    3346:	852e                	mv	a0,a1
    3348:	8401a823          	sw	zero,-1968(gp) # 200000c0 <errno>
    334c:	c606                	sw	ra,12(sp)
    334e:	20e1                	jal	3416 <_close>
    3350:	57fd                	li	a5,-1
    3352:	00f51763          	bne	a0,a5,3360 <_close_r+0x20>
    3356:	85018793          	addi	a5,gp,-1968 # 200000c0 <errno>
    335a:	439c                	lw	a5,0(a5)
    335c:	c391                	beqz	a5,3360 <_close_r+0x20>
    335e:	c01c                	sw	a5,0(s0)
    3360:	40b2                	lw	ra,12(sp)
    3362:	4422                	lw	s0,8(sp)
    3364:	0141                	addi	sp,sp,16
    3366:	8082                	ret

00003368 <_fstat_r>:
_fstat_r():
    3368:	1141                	addi	sp,sp,-16
    336a:	c422                	sw	s0,8(sp)
    336c:	842a                	mv	s0,a0
    336e:	852e                	mv	a0,a1
    3370:	85b2                	mv	a1,a2
    3372:	8401a823          	sw	zero,-1968(gp) # 200000c0 <errno>
    3376:	c606                	sw	ra,12(sp)
    3378:	206d                	jal	3422 <_fstat>
    337a:	57fd                	li	a5,-1
    337c:	00f51763          	bne	a0,a5,338a <_fstat_r+0x22>
    3380:	85018793          	addi	a5,gp,-1968 # 200000c0 <errno>
    3384:	439c                	lw	a5,0(a5)
    3386:	c391                	beqz	a5,338a <_fstat_r+0x22>
    3388:	c01c                	sw	a5,0(s0)
    338a:	40b2                	lw	ra,12(sp)
    338c:	4422                	lw	s0,8(sp)
    338e:	0141                	addi	sp,sp,16
    3390:	8082                	ret

00003392 <_isatty_r>:
_isatty_r():
    3392:	1141                	addi	sp,sp,-16
    3394:	c422                	sw	s0,8(sp)
    3396:	842a                	mv	s0,a0
    3398:	852e                	mv	a0,a1
    339a:	8401a823          	sw	zero,-1968(gp) # 200000c0 <errno>
    339e:	c606                	sw	ra,12(sp)
    33a0:	2869                	jal	343a <_isatty>
    33a2:	57fd                	li	a5,-1
    33a4:	00f51763          	bne	a0,a5,33b2 <_isatty_r+0x20>
    33a8:	85018793          	addi	a5,gp,-1968 # 200000c0 <errno>
    33ac:	439c                	lw	a5,0(a5)
    33ae:	c391                	beqz	a5,33b2 <_isatty_r+0x20>
    33b0:	c01c                	sw	a5,0(s0)
    33b2:	40b2                	lw	ra,12(sp)
    33b4:	4422                	lw	s0,8(sp)
    33b6:	0141                	addi	sp,sp,16
    33b8:	8082                	ret

000033ba <_lseek_r>:
_lseek_r():
    33ba:	1141                	addi	sp,sp,-16
    33bc:	c422                	sw	s0,8(sp)
    33be:	842a                	mv	s0,a0
    33c0:	852e                	mv	a0,a1
    33c2:	85b2                	mv	a1,a2
    33c4:	8636                	mv	a2,a3
    33c6:	8401a823          	sw	zero,-1968(gp) # 200000c0 <errno>
    33ca:	c606                	sw	ra,12(sp)
    33cc:	2059                	jal	3452 <_lseek>
    33ce:	57fd                	li	a5,-1
    33d0:	00f51763          	bne	a0,a5,33de <_lseek_r+0x24>
    33d4:	85018793          	addi	a5,gp,-1968 # 200000c0 <errno>
    33d8:	439c                	lw	a5,0(a5)
    33da:	c391                	beqz	a5,33de <_lseek_r+0x24>
    33dc:	c01c                	sw	a5,0(s0)
    33de:	40b2                	lw	ra,12(sp)
    33e0:	4422                	lw	s0,8(sp)
    33e2:	0141                	addi	sp,sp,16
    33e4:	8082                	ret

000033e6 <__malloc_lock>:
__malloc_lock():
    33e6:	8082                	ret

000033e8 <__malloc_unlock>:
__malloc_unlock():
    33e8:	8082                	ret

000033ea <_read_r>:
_read_r():
    33ea:	1141                	addi	sp,sp,-16
    33ec:	c422                	sw	s0,8(sp)
    33ee:	842a                	mv	s0,a0
    33f0:	852e                	mv	a0,a1
    33f2:	85b2                	mv	a1,a2
    33f4:	8636                	mv	a2,a3
    33f6:	8401a823          	sw	zero,-1968(gp) # 200000c0 <errno>
    33fa:	c606                	sw	ra,12(sp)
    33fc:	208d                	jal	345e <_read>
    33fe:	57fd                	li	a5,-1
    3400:	00f51763          	bne	a0,a5,340e <_read_r+0x24>
    3404:	85018793          	addi	a5,gp,-1968 # 200000c0 <errno>
    3408:	439c                	lw	a5,0(a5)
    340a:	c391                	beqz	a5,340e <_read_r+0x24>
    340c:	c01c                	sw	a5,0(s0)
    340e:	40b2                	lw	ra,12(sp)
    3410:	4422                	lw	s0,8(sp)
    3412:	0141                	addi	sp,sp,16
    3414:	8082                	ret

00003416 <_close>:
_close():
    3416:	05800793          	li	a5,88
    341a:	84f1a823          	sw	a5,-1968(gp) # 200000c0 <errno>
    341e:	557d                	li	a0,-1
    3420:	8082                	ret

00003422 <_fstat>:
_fstat():
    3422:	05800793          	li	a5,88
    3426:	84f1a823          	sw	a5,-1968(gp) # 200000c0 <errno>
    342a:	557d                	li	a0,-1
    342c:	8082                	ret

0000342e <_getpid>:
_getpid():
    342e:	05800793          	li	a5,88
    3432:	84f1a823          	sw	a5,-1968(gp) # 200000c0 <errno>
    3436:	557d                	li	a0,-1
    3438:	8082                	ret

0000343a <_isatty>:
_isatty():
    343a:	05800793          	li	a5,88
    343e:	84f1a823          	sw	a5,-1968(gp) # 200000c0 <errno>
    3442:	4501                	li	a0,0
    3444:	8082                	ret

00003446 <_kill>:
_kill():
    3446:	05800793          	li	a5,88
    344a:	84f1a823          	sw	a5,-1968(gp) # 200000c0 <errno>
    344e:	557d                	li	a0,-1
    3450:	8082                	ret

00003452 <_lseek>:
_lseek():
    3452:	05800793          	li	a5,88
    3456:	84f1a823          	sw	a5,-1968(gp) # 200000c0 <errno>
    345a:	557d                	li	a0,-1
    345c:	8082                	ret

0000345e <_read>:
_read():
    345e:	05800793          	li	a5,88
    3462:	84f1a823          	sw	a5,-1968(gp) # 200000c0 <errno>
    3466:	557d                	li	a0,-1
    3468:	8082                	ret

0000346a <_sbrk>:
_sbrk():
    346a:	83418793          	addi	a5,gp,-1996 # 200000a4 <heap_end.1518>
    346e:	439c                	lw	a5,0(a5)
    3470:	c791                	beqz	a5,347c <_sbrk+0x12>
    3472:	953e                	add	a0,a0,a5
    3474:	82a1aa23          	sw	a0,-1996(gp) # 200000a4 <heap_end.1518>
    3478:	853e                	mv	a0,a5
    347a:	8082                	ret
    347c:	85418793          	addi	a5,gp,-1964 # 200000c4 <_ebss>
    3480:	953e                	add	a0,a0,a5
    3482:	82a1aa23          	sw	a0,-1996(gp) # 200000a4 <heap_end.1518>
    3486:	853e                	mv	a0,a5
    3488:	8082                	ret

0000348a <_exit>:
_exit():
    348a:	a001                	j	348a <_exit>
    348c:	736d                	lui	t1,0xffffb
    348e:	0000                	unimp
    3490:	2e2e                	fld	ft8,200(sp)
    3492:	62694c2f          	0x62694c2f
    3496:	6172                	flw	ft2,28(sp)
    3498:	6972                	flw	fs2,28(sp)
    349a:	7365                	lui	t1,0xffff9
    349c:	6565732f          	0x6565732f
    34a0:	6572666b          	0x6572666b
    34a4:	5f65                	li	t5,-7
    34a6:	696c                	flw	fa1,84(a0)
    34a8:	7262                	flw	ft4,56(sp)
    34aa:	7261                	lui	tp,0xffff8
    34ac:	6569                	lui	a0,0x1a
    34ae:	667a2f73          	csrrs	t5,0x667,s4
    34b2:	705f 7469 632e      	0x632e7469705f
    34b8:	0000                	unimp
    34ba:	0000                	unimp
    34bc:	7375                	lui	t1,0xffffd
	...

000034c0 <GPION>:
    34c0:	0800 4001 0c00 4001 1000 4001 1400 4001     ...@...@...@...@

000034d0 <__func__.3548>:
    34d0:	6974 656d 5f72 6970 5f74 6e69 6574 7272     timer_pit_interr
    34e0:	7075 5f74 736d 0000                         upt_ms..

000034e8 <TIMERN>:
    34e8:	2c00 4001 0000 4000 0400 4000 0800 4000     .,.@...@...@...@

000034f8 <UARTN>:
    34f8:	3800 4001 4400 4000 4800 4000 4c00 4000     .8.@.D.@.H.@.L.@
    3508:	202c 7566 636e 6974 6e6f 203a 0000 0000     , function: ....
    3518:	7361 6573 7472 6f69 206e 2522 2273 6620     assertion "%s" f
    3528:	6961 656c 3a64 6620 6c69 2065 2522 2273     ailed: file "%s"
    3538:	202c 696c 656e 2520 2564 2573 0a73 0000     , line %d%s%s...
    3548:	2d23 2b30 0020 0000 6c68 004c 6665 4567     #-0+ ...hlL.efgE
    3558:	4746 0000 3130 3332 3534 3736 3938 4241     FG..0123456789AB
    3568:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
    3578:	3938 6261 6463 6665 0000 0000               89abcdef....

00003584 <__sf_fake_stderr>:
	...

000035a4 <__sf_fake_stdin>:
	...

000035c4 <__sf_fake_stdout>:
	...
