verilog xil_defaultlib --include "../../../../TAREA_2_UART.gen/sources_1/ip/ila_0_1/hdl/verilog" \
"../../../../TAREA_2_UART.gen/sources_1/ip/ila_0_1/sim/ila_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
