m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/questasim64_10.7c/examples/VERILOG CODES/GRAND TEST/GATE
T_opt
!s110 1760350272
VSDSB97GH4iMKb[;fHZiQl3
04 7 4 work GATE_tb fast 0
=1-84144d0ea3d5-68ecd040-130-29cc
o-quiet -auto_acc_if_foreign -work work
Z1 tCvgOpt 0
n@_opt
OL;O;10.7c;67
vGATE
Z2 !s110 1760350271
!i10b 1
!s100 H;N^BN1VZ9Zkjh0=nBeFW0
Ia;oYR1PVTl_og=eHzXNUB1
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
Z4 w1760350267
Z5 8GATE.v
Z6 FGATE.v
L0 1
Z7 OL;L;10.7c;67
r1
!s85 0
31
Z8 !s108 1760350271.000000
Z9 !s107 GATE.v|
Z10 !s90 -reportprogress|300|GATE.v|+acc|
!i113 0
Z11 o+acc -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
n@g@a@t@e
vGATE_tb
R2
!i10b 1
!s100 WRFjV<oPLcnm5b@VEzKAA2
INKKge<PV]=b5bSC[9AZ=o1
R3
R0
R4
R5
R6
L0 12
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
n@g@a@t@e_tb
