Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Sep 12 02:29:28 2019
| Host         : Danielitoh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wave_Selector_timing_summary_routed.rpt -pb Wave_Selector_timing_summary_routed.pb -rpx Wave_Selector_timing_summary_routed.rpx -warn_on_violation
| Design       : Wave_Selector
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 26 register/latch pins with no clock driven by root clock pin: clk_sel[0] (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: clk_sel[1] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[12]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[13]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[14]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[15]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[16]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[17]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[18]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[19]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[20]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[21]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[22]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[23]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[24]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[25]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[26]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[27]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[12]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[13]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[14]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[15]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[16]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[17]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[18]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[19]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[20]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[21]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[22]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[23]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[24]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[25]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[26]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[27]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[12]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[13]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[14]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[15]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[16]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[17]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[18]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[19]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[20]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[21]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[22]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[23]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[24]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[25]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[26]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[27]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[12]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[13]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[14]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[15]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[16]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[17]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[18]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[19]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[20]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[21]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[22]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[23]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[24]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[25]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[26]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[27]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[12]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[13]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[14]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[15]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[16]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[17]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[18]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[19]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[20]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[21]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[22]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[23]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[24]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[25]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[26]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[27]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[12]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[13]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[14]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[15]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[16]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[17]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[18]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[19]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[20]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[21]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[22]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[23]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[24]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[25]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[26]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[27]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[12]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[13]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[14]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[15]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[16]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[17]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[18]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[19]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[20]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[21]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[22]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[23]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[24]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[25]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[26]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[27]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[12]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[13]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[14]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[15]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[16]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[17]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[18]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[19]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[20]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[21]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[22]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[23]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[24]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[25]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[26]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[27]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line30/u1/slow_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 68 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.593        0.000                      0                  729        0.152        0.000                      0                  729        4.500        0.000                       0                   367  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.593        0.000                      0                  729        0.152        0.000                      0                  729        4.500        0.000                       0                   367  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.593ns  (required time - arrival time)
  Source:                 nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 0.952ns (19.261%)  route 3.991ns (80.739%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.633     5.154    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/clk_IBUF_BUFG
    SLICE_X58Y12         FDRE                                         r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[3]/Q
                         net (fo=2, routed)           0.960     6.570    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[3]
    SLICE_X60Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.694 f  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_8__6/O
                         net (fo=1, routed)           0.590     7.284    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_8__6_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.408 r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_6__0/O
                         net (fo=1, routed)           1.191     8.599    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_6__0_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I2_O)        0.124     8.723 f  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_3__3/O
                         net (fo=1, routed)           0.151     8.874    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_3__3_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.998 r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_1__3/O
                         net (fo=28, routed)          1.099    10.097    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_1__3_n_0
    SLICE_X58Y12         FDRE                                         r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.514    14.855    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/clk_IBUF_BUFG
    SLICE_X58Y12         FDRE                                         r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[0]/C
                         clock pessimism              0.299    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X58Y12         FDRE (Setup_fdre_C_R)       -0.429    14.690    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                         -10.097    
  -------------------------------------------------------------------
                         slack                                  4.593    

Slack (MET) :             4.593ns  (required time - arrival time)
  Source:                 nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 0.952ns (19.261%)  route 3.991ns (80.739%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.633     5.154    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/clk_IBUF_BUFG
    SLICE_X58Y12         FDRE                                         r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[3]/Q
                         net (fo=2, routed)           0.960     6.570    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[3]
    SLICE_X60Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.694 f  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_8__6/O
                         net (fo=1, routed)           0.590     7.284    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_8__6_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.408 r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_6__0/O
                         net (fo=1, routed)           1.191     8.599    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_6__0_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I2_O)        0.124     8.723 f  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_3__3/O
                         net (fo=1, routed)           0.151     8.874    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_3__3_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.998 r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_1__3/O
                         net (fo=28, routed)          1.099    10.097    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_1__3_n_0
    SLICE_X58Y12         FDRE                                         r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.514    14.855    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/clk_IBUF_BUFG
    SLICE_X58Y12         FDRE                                         r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[1]/C
                         clock pessimism              0.299    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X58Y12         FDRE (Setup_fdre_C_R)       -0.429    14.690    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                         -10.097    
  -------------------------------------------------------------------
                         slack                                  4.593    

Slack (MET) :             4.593ns  (required time - arrival time)
  Source:                 nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 0.952ns (19.261%)  route 3.991ns (80.739%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.633     5.154    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/clk_IBUF_BUFG
    SLICE_X58Y12         FDRE                                         r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[3]/Q
                         net (fo=2, routed)           0.960     6.570    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[3]
    SLICE_X60Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.694 f  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_8__6/O
                         net (fo=1, routed)           0.590     7.284    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_8__6_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.408 r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_6__0/O
                         net (fo=1, routed)           1.191     8.599    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_6__0_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I2_O)        0.124     8.723 f  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_3__3/O
                         net (fo=1, routed)           0.151     8.874    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_3__3_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.998 r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_1__3/O
                         net (fo=28, routed)          1.099    10.097    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_1__3_n_0
    SLICE_X58Y12         FDRE                                         r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.514    14.855    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/clk_IBUF_BUFG
    SLICE_X58Y12         FDRE                                         r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[2]/C
                         clock pessimism              0.299    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X58Y12         FDRE (Setup_fdre_C_R)       -0.429    14.690    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                         -10.097    
  -------------------------------------------------------------------
                         slack                                  4.593    

Slack (MET) :             4.593ns  (required time - arrival time)
  Source:                 nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 0.952ns (19.261%)  route 3.991ns (80.739%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.633     5.154    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/clk_IBUF_BUFG
    SLICE_X58Y12         FDRE                                         r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[3]/Q
                         net (fo=2, routed)           0.960     6.570    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[3]
    SLICE_X60Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.694 f  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_8__6/O
                         net (fo=1, routed)           0.590     7.284    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_8__6_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.408 r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_6__0/O
                         net (fo=1, routed)           1.191     8.599    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_6__0_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I2_O)        0.124     8.723 f  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_3__3/O
                         net (fo=1, routed)           0.151     8.874    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_3__3_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.998 r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_1__3/O
                         net (fo=28, routed)          1.099    10.097    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_1__3_n_0
    SLICE_X58Y12         FDRE                                         r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.514    14.855    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/clk_IBUF_BUFG
    SLICE_X58Y12         FDRE                                         r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[3]/C
                         clock pessimism              0.299    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X58Y12         FDRE (Setup_fdre_C_R)       -0.429    14.690    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                         -10.097    
  -------------------------------------------------------------------
                         slack                                  4.593    

Slack (MET) :             4.708ns  (required time - arrival time)
  Source:                 nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 0.952ns (19.827%)  route 3.850ns (80.173%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.633     5.154    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/clk_IBUF_BUFG
    SLICE_X58Y12         FDRE                                         r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[3]/Q
                         net (fo=2, routed)           0.960     6.570    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[3]
    SLICE_X60Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.694 f  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_8__6/O
                         net (fo=1, routed)           0.590     7.284    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_8__6_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.408 r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_6__0/O
                         net (fo=1, routed)           1.191     8.599    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_6__0_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I2_O)        0.124     8.723 f  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_3__3/O
                         net (fo=1, routed)           0.151     8.874    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_3__3_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.998 r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_1__3/O
                         net (fo=28, routed)          0.958     9.956    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_1__3_n_0
    SLICE_X58Y13         FDRE                                         r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.513    14.854    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/clk_IBUF_BUFG
    SLICE_X58Y13         FDRE                                         r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[4]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X58Y13         FDRE (Setup_fdre_C_R)       -0.429    14.664    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  4.708    

Slack (MET) :             4.708ns  (required time - arrival time)
  Source:                 nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 0.952ns (19.827%)  route 3.850ns (80.173%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.633     5.154    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/clk_IBUF_BUFG
    SLICE_X58Y12         FDRE                                         r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[3]/Q
                         net (fo=2, routed)           0.960     6.570    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[3]
    SLICE_X60Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.694 f  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_8__6/O
                         net (fo=1, routed)           0.590     7.284    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_8__6_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.408 r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_6__0/O
                         net (fo=1, routed)           1.191     8.599    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_6__0_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I2_O)        0.124     8.723 f  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_3__3/O
                         net (fo=1, routed)           0.151     8.874    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_3__3_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.998 r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_1__3/O
                         net (fo=28, routed)          0.958     9.956    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_1__3_n_0
    SLICE_X58Y13         FDRE                                         r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.513    14.854    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/clk_IBUF_BUFG
    SLICE_X58Y13         FDRE                                         r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[5]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X58Y13         FDRE (Setup_fdre_C_R)       -0.429    14.664    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  4.708    

Slack (MET) :             4.708ns  (required time - arrival time)
  Source:                 nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 0.952ns (19.827%)  route 3.850ns (80.173%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.633     5.154    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/clk_IBUF_BUFG
    SLICE_X58Y12         FDRE                                         r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[3]/Q
                         net (fo=2, routed)           0.960     6.570    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[3]
    SLICE_X60Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.694 f  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_8__6/O
                         net (fo=1, routed)           0.590     7.284    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_8__6_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.408 r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_6__0/O
                         net (fo=1, routed)           1.191     8.599    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_6__0_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I2_O)        0.124     8.723 f  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_3__3/O
                         net (fo=1, routed)           0.151     8.874    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_3__3_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.998 r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_1__3/O
                         net (fo=28, routed)          0.958     9.956    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_1__3_n_0
    SLICE_X58Y13         FDRE                                         r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.513    14.854    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/clk_IBUF_BUFG
    SLICE_X58Y13         FDRE                                         r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[6]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X58Y13         FDRE (Setup_fdre_C_R)       -0.429    14.664    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  4.708    

Slack (MET) :             4.708ns  (required time - arrival time)
  Source:                 nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 0.952ns (19.827%)  route 3.850ns (80.173%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.633     5.154    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/clk_IBUF_BUFG
    SLICE_X58Y12         FDRE                                         r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[3]/Q
                         net (fo=2, routed)           0.960     6.570    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[3]
    SLICE_X60Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.694 f  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_8__6/O
                         net (fo=1, routed)           0.590     7.284    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_8__6_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.408 r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_6__0/O
                         net (fo=1, routed)           1.191     8.599    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_6__0_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I2_O)        0.124     8.723 f  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_3__3/O
                         net (fo=1, routed)           0.151     8.874    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_3__3_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.998 r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_1__3/O
                         net (fo=28, routed)          0.958     9.956    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_1__3_n_0
    SLICE_X58Y13         FDRE                                         r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.513    14.854    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/clk_IBUF_BUFG
    SLICE_X58Y13         FDRE                                         r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[7]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X58Y13         FDRE (Setup_fdre_C_R)       -0.429    14.664    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  4.708    

Slack (MET) :             4.786ns  (required time - arrival time)
  Source:                 nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.727ns  (logic 0.952ns (20.141%)  route 3.775ns (79.859%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.563     5.084    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/clk_IBUF_BUFG
    SLICE_X48Y15         FDRE                                         r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[8]/Q
                         net (fo=2, routed)           0.655     6.195    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[8]
    SLICE_X49Y14         LUT4 (Prop_lut4_I3_O)        0.124     6.319 r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_8__3/O
                         net (fo=2, routed)           0.445     6.764    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_8__3_n_0
    SLICE_X49Y14         LUT6 (Prop_lut6_I0_O)        0.124     6.888 r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_6__2/O
                         net (fo=1, routed)           0.949     7.838    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_6__2_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I2_O)        0.124     7.962 f  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_3__11/O
                         net (fo=1, routed)           0.459     8.420    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_3__11_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.544 r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_1__11/O
                         net (fo=28, routed)          1.267     9.811    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_1__11_n_0
    SLICE_X48Y13         FDRE                                         r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.446    14.787    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/clk_IBUF_BUFG
    SLICE_X48Y13         FDRE                                         r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[0]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X48Y13         FDRE (Setup_fdre_C_R)       -0.429    14.597    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.811    
  -------------------------------------------------------------------
                         slack                                  4.786    

Slack (MET) :             4.786ns  (required time - arrival time)
  Source:                 nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.727ns  (logic 0.952ns (20.141%)  route 3.775ns (79.859%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.563     5.084    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/clk_IBUF_BUFG
    SLICE_X48Y15         FDRE                                         r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[8]/Q
                         net (fo=2, routed)           0.655     6.195    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[8]
    SLICE_X49Y14         LUT4 (Prop_lut4_I3_O)        0.124     6.319 r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_8__3/O
                         net (fo=2, routed)           0.445     6.764    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_8__3_n_0
    SLICE_X49Y14         LUT6 (Prop_lut6_I0_O)        0.124     6.888 r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_6__2/O
                         net (fo=1, routed)           0.949     7.838    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_6__2_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I2_O)        0.124     7.962 f  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_3__11/O
                         net (fo=1, routed)           0.459     8.420    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_3__11_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.544 r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_1__11/O
                         net (fo=28, routed)          1.267     9.811    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter[0]_i_1__11_n_0
    SLICE_X48Y13         FDRE                                         r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.446    14.787    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/clk_IBUF_BUFG
    SLICE_X48Y13         FDRE                                         r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[1]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X48Y13         FDRE (Setup_fdre_C_R)       -0.429    14.597    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.811    
  -------------------------------------------------------------------
                         slack                                  4.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 nolabel_line38/nolabel_line30/u1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line38/nolabel_line30/u1/slow_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.554     1.437    nolabel_line38/nolabel_line30/u1/clk_IBUF_BUFG
    SLICE_X47Y21         FDRE                                         r  nolabel_line38/nolabel_line30/u1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  nolabel_line38/nolabel_line30/u1/counter_reg[12]/Q
                         net (fo=3, routed)           0.099     1.677    nolabel_line38/nolabel_line30/u1/counter_reg[12]
    SLICE_X46Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.722 r  nolabel_line38/nolabel_line30/u1/slow_clk_i_1/O
                         net (fo=1, routed)           0.000     1.722    nolabel_line38/nolabel_line30/u1/slow_clk_i_1_n_0
    SLICE_X46Y21         FDRE                                         r  nolabel_line38/nolabel_line30/u1/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.822     1.949    nolabel_line38/nolabel_line30/u1/clk_IBUF_BUFG
    SLICE_X46Y21         FDRE                                         r  nolabel_line38/nolabel_line30/u1/slow_clk_reg/C
                         clock pessimism             -0.499     1.450    
    SLICE_X46Y21         FDRE (Hold_fdre_C_D)         0.120     1.570    nolabel_line38/nolabel_line30/u1/slow_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.588     1.471    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line29/clk_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[27]/Q
                         net (fo=3, routed)           0.117     1.729    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[27]
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[24]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.837    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[24]_i_1__1_n_4
    SLICE_X63Y18         FDRE                                         r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.857     1.984    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line29/clk_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[27]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.105     1.576    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.560     1.443    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/clk_IBUF_BUFG
    SLICE_X45Y15         FDRE                                         r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[11]/Q
                         net (fo=2, routed)           0.117     1.701    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[11]
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[8]_i_1__9/O[3]
                         net (fo=1, routed)           0.000     1.809    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[8]_i_1__9_n_4
    SLICE_X45Y15         FDRE                                         r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.828     1.955    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/clk_IBUF_BUFG
    SLICE_X45Y15         FDRE                                         r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[11]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X45Y15         FDRE (Hold_fdre_C_D)         0.105     1.548    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line38/nolabel_line30/u1/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line38/nolabel_line30/u1/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.552     1.435    nolabel_line38/nolabel_line30/u1/clk_IBUF_BUFG
    SLICE_X47Y23         FDRE                                         r  nolabel_line38/nolabel_line30/u1/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  nolabel_line38/nolabel_line30/u1/counter_reg[23]/Q
                         net (fo=2, routed)           0.117     1.693    nolabel_line38/nolabel_line30/u1/counter_reg[23]
    SLICE_X47Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.801 r  nolabel_line38/nolabel_line30/u1/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.801    nolabel_line38/nolabel_line30/u1/counter_reg[20]_i_1_n_4
    SLICE_X47Y23         FDRE                                         r  nolabel_line38/nolabel_line30/u1/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.819     1.946    nolabel_line38/nolabel_line30/u1/clk_IBUF_BUFG
    SLICE_X47Y23         FDRE                                         r  nolabel_line38/nolabel_line30/u1/counter_reg[23]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X47Y23         FDRE (Hold_fdre_C_D)         0.105     1.540    nolabel_line38/nolabel_line30/u1/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.554     1.437    nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line28/clk_IBUF_BUFG
    SLICE_X41Y20         FDRE                                         r  nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[27]/Q
                         net (fo=3, routed)           0.118     1.696    nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[27]
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[24]_i_1__4/O[3]
                         net (fo=1, routed)           0.000     1.804    nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[24]_i_1__4_n_4
    SLICE_X41Y20         FDRE                                         r  nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.822     1.949    nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line28/clk_IBUF_BUFG
    SLICE_X41Y20         FDRE                                         r  nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[27]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X41Y20         FDRE (Hold_fdre_C_D)         0.105     1.542    nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.559     1.442    nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line30/clk_IBUF_BUFG
    SLICE_X37Y14         FDRE                                         r  nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[11]/Q
                         net (fo=3, routed)           0.118     1.701    nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[11]
    SLICE_X37Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[8]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     1.809    nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[8]_i_1__6_n_4
    SLICE_X37Y14         FDRE                                         r  nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.827     1.954    nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line30/clk_IBUF_BUFG
    SLICE_X37Y14         FDRE                                         r  nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[11]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X37Y14         FDRE (Hold_fdre_C_D)         0.105     1.547    nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 nolabel_line38/nolabel_line30/u1/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line38/nolabel_line30/u1/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.554     1.437    nolabel_line38/nolabel_line30/u1/clk_IBUF_BUFG
    SLICE_X47Y21         FDRE                                         r  nolabel_line38/nolabel_line30/u1/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  nolabel_line38/nolabel_line30/u1/counter_reg[15]/Q
                         net (fo=2, routed)           0.118     1.696    nolabel_line38/nolabel_line30/u1/counter_reg[15]
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  nolabel_line38/nolabel_line30/u1/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    nolabel_line38/nolabel_line30/u1/counter_reg[12]_i_1_n_4
    SLICE_X47Y21         FDRE                                         r  nolabel_line38/nolabel_line30/u1/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.822     1.949    nolabel_line38/nolabel_line30/u1/clk_IBUF_BUFG
    SLICE_X47Y21         FDRE                                         r  nolabel_line38/nolabel_line30/u1/counter_reg[15]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X47Y21         FDRE (Hold_fdre_C_D)         0.105     1.542    nolabel_line38/nolabel_line30/u1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.559     1.442    nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line30/clk_IBUF_BUFG
    SLICE_X37Y15         FDRE                                         r  nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[15]/Q
                         net (fo=3, routed)           0.118     1.701    nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[15]
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[12]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     1.809    nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[12]_i_1__6_n_4
    SLICE_X37Y15         FDRE                                         r  nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.826     1.953    nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line30/clk_IBUF_BUFG
    SLICE_X37Y15         FDRE                                         r  nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[15]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X37Y15         FDRE (Hold_fdre_C_D)         0.105     1.547    nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.591     1.474    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line30/clk_IBUF_BUFG
    SLICE_X59Y12         FDRE                                         r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[7]/Q
                         net (fo=2, routed)           0.118     1.733    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[7]
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[4]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.841    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[4]_i_1__2_n_4
    SLICE_X59Y12         FDRE                                         r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.860     1.987    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line30/clk_IBUF_BUFG
    SLICE_X59Y12         FDRE                                         r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[7]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X59Y12         FDRE (Hold_fdre_C_D)         0.105     1.579    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.588     1.471    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line30/clk_IBUF_BUFG
    SLICE_X59Y17         FDRE                                         r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[27]/Q
                         net (fo=3, routed)           0.118     1.730    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[27]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[24]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.838    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[24]_i_1__2_n_4
    SLICE_X59Y17         FDRE                                         r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.856     1.983    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line30/clk_IBUF_BUFG
    SLICE_X59Y17         FDRE                                         r  nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[27]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X59Y17         FDRE (Hold_fdre_C_D)         0.105     1.576    nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y12   nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y12   nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y11   nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y13   nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y12   nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y14   nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y16   nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y13   nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y14   nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y15   nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y15   nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y15   nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y15   nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y15   nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y15   nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y14   nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y14   nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y14   nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y14   nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y16   nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y13   nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y14   nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y14   nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y16   nolabel_line36/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y15   nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y15   nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y15   nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y15   nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   nolabel_line35/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[12]/C



