[{"DBLP title": "Diagnosis of Cell Internal Defects with Multi-cycle Test Patterns.", "DBLP authors": ["Xiaoxin Fan", "Manish Sharma", "Wu-Tung Cheng", "Sudhakar M. Reddy"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.62", "OA papers": [{"PaperId": "https://openalex.org/W2007796286", "PaperTitle": "Diagnosis of Cell Internal Defects with Multi-cycle Test Patterns", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Iowa": 2.0, "Mentor Graphics Corporation , Wilsonville, OR, USA": 2.0}, "Authors": ["Xiaoxin Fan", "Manish Sharma", "Wu-Tung Cheng", "Sudhakar M. Reddy"]}]}, {"DBLP title": "Automated Post-Silicon Debugging of Failing Speedpaths.", "DBLP authors": ["Mehdi Dehbashi", "G\u00f6rschwin Fey"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.42", "OA papers": [{"PaperId": "https://openalex.org/W2080997801", "PaperTitle": "Automated Post-Silicon Debugging of Failing Speedpaths", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Bremen": 1.0, "German Aerosp. Center, Inst. of Space Syst., Bremen, Germany": 1.0}, "Authors": ["Mehdi Dehbashi", "G\u00f6rschwin Fey"]}]}, {"DBLP title": "SAT-Based Automatic Rectification and Debugging of Combinational Circuits with LUT Insertions.", "DBLP authors": ["Satoshi Jo", "Takeshi Matsumoto", "Masahiro Fujita"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.55", "OA papers": [{"PaperId": "https://openalex.org/W1985685974", "PaperTitle": "SAT-Based Automatic Rectification and Debugging of Combinational Circuits with LUT Insertions", "Year": 2012, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"The University of Tokyo": 3.0}, "Authors": ["Satoshi Jo", "Takeshi Matsumoto", "Masahiro Fujita"]}]}, {"DBLP title": "A New Look Ahead Technique for Customized Testing in Digital Microfluidic Biochips.", "DBLP authors": ["Pranab Roy", "Hafizur Rahaman", "Parthasarathi Dasgupta", "Bhargab B. Bhattacharya"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.51", "OA papers": [{"PaperId": "https://openalex.org/W2064848314", "PaperTitle": "A New Look Ahead Technique for Customized Testing in Digital Microfluidic Biochips", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Indian Institute of Engineering Science and Technology, Shibpur": 2.0, "Indian Institute of Management Calcutta": 1.0, "Indian Statistical Institute": 1.0}, "Authors": ["Pranab Roy", "Hafizur Rahaman", "Parthasarthi Dasgupta", "Bhargab B. Bhattacharya"]}]}, {"DBLP title": "TSV Stress-Aware ATPG for 3D Stacked ICs.", "DBLP authors": ["Sergej Deutsch", "Krishnendu Chakrabarty", "Shreepad Panth", "Sung Kyu Lim"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.61", "OA papers": [{"PaperId": "https://openalex.org/W1965882232", "PaperTitle": "TSV Stress-Aware ATPG for 3D Stacked ICs", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Duke University": 2.0, "Georgia Institute of Technology": 2.0}, "Authors": ["Sergej Deutsch", "Krishnendu Chakrabarty", "Shreepad Panth", "Sung Kyu Lim"]}]}, {"DBLP title": "Linear Programming Formulations for Thermal-Aware Test Scheduling of 3D-Stacked Integrated Circuits.", "DBLP authors": ["Spencer K. Millican", "Kewal K. Saluja"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.28", "OA papers": [{"PaperId": "https://openalex.org/W2075723387", "PaperTitle": "Linear Programming Formulations for Thermal-Aware Test Scheduling of 3D-Stacked Integrated Circuits", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0}, "Authors": ["Spencer K. Millican", "Kewal K. Saluja"]}]}, {"DBLP title": "Programmable Leakage Test and Binning for TSVs.", "DBLP authors": ["Yu-Hsiang Lin", "Shi-Yu Huang", "Kun-Han Tsai", "Wu-Tung Cheng"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.13", "OA papers": [{"PaperId": "https://openalex.org/W2048127563", "PaperTitle": "Programmable Leakage Test and Binning for TSVs", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Tsing Hua University": 2.0, "Siemens (Hungary)": 2.0}, "Authors": ["Yu-Sheng Lin", "Shi-Yu Huang", "Kun-Han Tsai", "Wu-Tung Cheng"]}]}, {"DBLP title": "Counting Gates, Moving Qubits: Evaluating the Execution Cost of Quantum Circuits.", "DBLP authors": ["Rodney Van Meter"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.67", "OA papers": [{"PaperId": "https://openalex.org/W2123435451", "PaperTitle": "Counting Gates, Moving Qubits: Evaluating the Execution Cost of Quantum Circuits", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Keio University Shonan Fujisawa": 1.0}, "Authors": ["Rodney Van Meter"]}]}, {"DBLP title": "Programming a Topological Quantum Computer.", "DBLP authors": ["Simon J. Devitt", "Kae Nemoto"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.52", "OA papers": [{"PaperId": "https://openalex.org/W2095525326", "PaperTitle": "Programming a Topological Quantum Computer", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"National Institute of Informatics": 2.0}, "Authors": ["Simon J. Devitt", "Kae Nemoto"]}]}, {"DBLP title": "An Optimization Problem for Topological Quantum Computation.", "DBLP authors": ["Shigeru Yamashita"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.45", "OA papers": [{"PaperId": "https://openalex.org/W2054658103", "PaperTitle": "An Optimization Problem for Topological Quantum Computation", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Ritsumeikan University": 1.0}, "Authors": ["Shigeru Yamashita"]}]}, {"DBLP title": "Accessing Embedded DfT Instruments with IEEE P1687.", "DBLP authors": ["Erik Larsson", "Farrokh Ghani Zadegan"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.74", "OA papers": [{"PaperId": "https://openalex.org/W2033041531", "PaperTitle": "Accessing Embedded DfT Instruments with IEEE P1687", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Lund University": 1.0, "Link\u00f6ping University": 1.0}, "Authors": ["Erik G. Larsson", "Farrokh Ghani Zadegan"]}]}, {"DBLP title": "Multi-level EDT to Reduce Scan Channels in SoC Designs.", "DBLP authors": ["Guoliang Li", "Jun Qian", "Peter Li", "Greg Zuo"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.70", "OA papers": [{"PaperId": "https://openalex.org/W2031499833", "PaperTitle": "Multi-level EDT to Reduce Scan Channels in SoC Designs", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Advanced Micro Devices, Shanghai, China": 4.0}, "Authors": ["Guoliang Li", "Jun Qian", "Peter Ping Li", "Greg Zuo"]}]}, {"DBLP title": "On Utilizing Test Cube Properties to Reduce Test Data Volume Further.", "DBLP authors": ["Xijiang Lin", "Janusz Rajski"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.41", "OA papers": [{"PaperId": "https://openalex.org/W2041513506", "PaperTitle": "On Utilizing Test Cube Properties to Reduce Test Data Volume Further", "Year": 2012, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Mentor Technologies": 2.0}, "Authors": ["Xijiang Lin", "Jansuz Rajski"]}]}, {"DBLP title": "Note on Layout-Aware Weighted Probabilistic Bridge Fault Coverage.", "DBLP authors": ["Masayuki Arai", "Yoshihiro Shimizu", "Kazuhiko Iwasaki"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.53", "OA papers": [{"PaperId": "https://openalex.org/W2046067413", "PaperTitle": "Note on Layout-Aware Weighted Probabilistic Bridge Fault Coverage", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Tokyo Metropolitan University": 3.0}, "Authors": ["Masayuki Arai", "Yoshihiro Shimizu", "Kazuhiko Iwasaki"]}]}, {"DBLP title": "Tailoring Tests for Functional Binning of Integrated Circuits.", "DBLP authors": ["Suraj Sindia", "Vishwani D. Agrawal"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.78", "OA papers": [{"PaperId": "https://openalex.org/W2086475147", "PaperTitle": "Tailoring Tests for Functional Binning of Integrated Circuits", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Auburn University": 2.0}, "Authors": ["Suraj Sindia", "Vishwani D. Agrawal"]}]}, {"DBLP title": "A Thermal-Driven Test Application Scheme for 3-Dimensional ICs.", "DBLP authors": ["Dong Xiang", "Kele Shen", "Yangdong Deng"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.26", "OA papers": [{"PaperId": "https://openalex.org/W2030011223", "PaperTitle": "A Thermal-Driven Test Application Scheme for 3-Dimensional ICs", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Tsinghua University": 3.0}, "Authors": ["Dong Xiang", "Kele Shen", "Yangdong Deng"]}]}, {"DBLP title": "A Transition Isolation Scan Cell Design for Low Shift and Capture Power.", "DBLP authors": ["Yi-Tsung Lin", "Jiun-Lang Huang", "Xiaoqing Wen"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.29", "OA papers": [{"PaperId": "https://openalex.org/W2114018023", "PaperTitle": "A Transition Isolation Scan Cell Design for Low Shift and Capture Power", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"National Taiwan University": 2.0, "Kyushu Institute of Technology": 1.0}, "Authors": ["Yi Lin", "Jiun-Lang Huang", "Xiaoqing Wen"]}]}, {"DBLP title": "A Probabilistic and Constraint Based Approach for Low Power Test Generation.", "DBLP authors": ["Hossein Sabaghian Bidgoli", "Majid Namaki-Shoushtari", "Zainalabedin Navabi"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.38", "OA papers": [{"PaperId": "https://openalex.org/W2136039660", "PaperTitle": "A Probabilistic and Constraint Based Approach for Low Power Test Generation", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Tehran": 3.0}, "Authors": ["Hossein Sabaghian-Bidgoli", "Majid Namaki-Shoushtari", "Zainalabedin Navabi"]}]}, {"DBLP title": "Dual Edge Triggered Flip-Flops for Noise Blocking and Application to Signal Delay Detection.", "DBLP authors": ["Yoshihiro Ohkawa", "Yukiya Miura"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.31", "OA papers": [{"PaperId": "https://openalex.org/W1971904653", "PaperTitle": "Dual Edge Triggered Flip-Flops for Noise Blocking and Application to Signal Delay Detection", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tokyo Metropolitan University": 2.0}, "Authors": ["Yoshihiro Ohkawa", "Yukiya Miura"]}]}, {"DBLP title": "Impact of Resistive-Bridge Defects in TAS-MRAM Architectures.", "DBLP authors": ["Joao Azevedo", "Arnaud Virazel", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Aida Todri", "Guillaume Prenat", "J\u00e9r\u00e9my Alvarez-Herault", "Ken Mackay"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.37", "OA papers": [{"PaperId": "https://openalex.org/W2015551626", "PaperTitle": "Impact of Resistive-Bridge Defects in TAS-MRAM Architectures", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"LIRMM, Univ. Montpellier 2, Montpellier, France": 6.0, "Spintronique et Technologie des Composants": 1.0, "Crocus Technology (France)": 2.0}, "Authors": ["J. Azevedo", "Arnaud Virazel", "Alessio Bosio", "Luigi Dilillo", "Patrick Girard", "A. Todri", "Guillaume Prenat", "J\u00e9r\u00e9my Alvarez-H\u00e9rault", "K. Mackay"]}]}, {"DBLP title": "SoftPCM: Enhancing Energy Efficiency and Lifetime of Phase Change Memory in Video Applications via Approximate Write.", "DBLP authors": ["Yuntan Fang", "Huawei Li", "Xiaowei Li"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.57", "OA papers": [{"PaperId": "https://openalex.org/W2075695768", "PaperTitle": "SoftPCM: Enhancing Energy Efficiency and Lifetime of Phase Change Memory in Video Applications via Approximate Write", "Year": 2012, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"State Key Lab. of Comput. Archit., Inst. of Comput. Technol., Beijing, China": 3.0}, "Authors": ["Yuntan Fang", "Huawei Li", "Xiaowei Li"]}]}, {"DBLP title": "A Generalized Theory for Formal Assertion Coverage.", "DBLP authors": ["Sourasis Das", "Ansuman Banerjee", "Pallab Dasgupta"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.20", "OA papers": [{"PaperId": "https://openalex.org/W2025939866", "PaperTitle": "A Generalized Theory for Formal Assertion Coverage", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Indian Institute of Technology Kharagpur": 2.0, "Indian Statistical Institute": 1.0}, "Authors": ["S. Das", "Ansuman Banerjee", "Pallab Dasgupta"]}]}, {"DBLP title": "Error Model Free Automatic Design Error Correction of Complex Processors Using Formal Methods.", "DBLP authors": ["Amir Masoud Gharehbaghi", "Masahiro Fujita"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.44", "OA papers": [{"PaperId": "https://openalex.org/W1965646191", "PaperTitle": "Error Model Free Automatic Design Error Correction of Complex Processors Using Formal Methods", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"The University of Tokyo": 2.0}, "Authors": ["Amir Masoud Gharehbaghi", "Masahiro Fujita"]}]}, {"DBLP title": "Hardware-Accelerated Workload Characterization for Power Modeling and Fault Injection.", "DBLP authors": ["Armin Krieg", "Johannes Grinschgl", "Christian Steger", "Reinhold Weiss", "Holger Bock", "Josef Haid"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.19", "OA papers": [{"PaperId": "https://openalex.org/W1982292464", "PaperTitle": "Hardware-Accelerated Workload Characterization for Power Modeling and Fault Injection", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Graz University of Technology": 6.0}, "Authors": ["Armin Krieg", "Johannes Grinschgl", "Christian Steger", "Reinhold Weiss", "Holger Bock", "Josef Haid"]}]}, {"DBLP title": "Scan Test Power Simulation on GPGPUs.", "DBLP authors": ["Stefan Holst", "Eric Schneider", "Hans-Joachim Wunderlich"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.23", "OA papers": [{"PaperId": "https://openalex.org/W1984485372", "PaperTitle": "Scan Test Power Simulation on GPGPUs", "Year": 2012, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Stuttgart": 3.0}, "Authors": ["Stefan Holst", "Eric C. Schneider", "Hans-Joachim Wunderlich"]}]}, {"DBLP title": "Power Supply Noise Sensor Based on Timing Uncertainty Measurements.", "DBLP authors": ["Miroslav Valka", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Aida Todri", "Arnaud Virazel", "P. Debaud", "S. Guilhot"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.46", "OA papers": [{"PaperId": "https://openalex.org/W1986905388", "PaperTitle": "Power Supply Noise Sensor Based on Timing Uncertainty Measurements", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Montpellier": 3.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 3.0, "ST-Ericsson , Grenoble, France": 2.0}, "Authors": ["Miroslav Valka", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "A. Todri", "Arnaud Virazel", "Philippe Debaud", "Stephane Guilhot"]}]}, {"DBLP title": "Peak Power Estimation: A Case Study on CPU Cores.", "DBLP authors": ["Paolo Bernardi", "Mauricio de Carvalho", "Ernesto S\u00e1nchez", "Matteo Sonza Reorda", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Miroslav Valka"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.58", "OA papers": [{"PaperId": "https://openalex.org/W1970806862", "PaperTitle": "Peak Power Estimation: A Case Study on CPU Cores", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Polytechnic University of Turin": 4.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 2.0, "University of Montpellier": 2.0}, "Authors": ["Paolo Bernardi", "M. A. A. Pinheiro de Carvalho", "E. J. Sanchez", "M. Sonza Reorda", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Miroslav Valka"]}]}, {"DBLP title": "Low Power BIST for Scan-Shift and Capture Power.", "DBLP authors": ["Yasuo Sato", "Senling Wang", "Takaaki Kato", "Kohei Miyase", "Seiji Kajihara"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.27", "OA papers": [{"PaperId": "https://openalex.org/W2119521940", "PaperTitle": "Low Power BIST for Scan-Shift and Capture Power", "Year": 2012, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Japan Science and Technology Agency": 2.5, "Kyushu Institute of Technology": 2.5}, "Authors": ["Yasuo Sato", "Senling Wang", "Takaaki Kato", "Kohei Miyase", "Seiji Kajihara"]}]}, {"DBLP title": "Two-Tone Signal Generation for Communication Application ADC Testing.", "DBLP authors": ["Keisuke Kato", "Fumitaka Abe", "Kazuyuki Wakabayashi", "Chuan Gao", "Takafumi Yamada", "Haruo Kobayashi", "Osamu Kobayashi", "Kiichi Niitsu"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.12", "OA papers": [{"PaperId": "https://openalex.org/W2058678348", "PaperTitle": "Two-Tone Signal Generation for Communication Application ADC Testing", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Gunma University": 7.5, "Semiconductor Energy Laboratory (Japan)": 0.5}, "Authors": ["Keisuke Kato", "Fumitaka Abe", "Kazuyuki Wakabayashi", "Nicholette D. Palmer", "Takafumi Yamada", "Haruo Kobayashi", "Osamu Kobayashi", "Kiichi Niitsu"]}]}, {"DBLP title": "A New Procedure for Measuring High-Accuracy Probability Density Functions.", "DBLP authors": ["Takahiro J. Yamaguchi", "Kunihiro Asada", "Kiichi Niitsu", "Mohamed Abbas", "Satoshi Komatsu", "Haruo Kobayashi", "Jose A. Moreira"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.25", "OA papers": [{"PaperId": "https://openalex.org/W1984863679", "PaperTitle": "A New Procedure for Measuring High-Accuracy Probability Density Functions", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Kiryu University": 1.25, "Gunma University": 1.25, "The University of Tokyo": 3.25, "Advantest (Japan)": 0.25, "Advantest Eur. GmbH, Boblingen, Germany": 1.0}, "Authors": ["Takahiro Yamaguchi", "Kunihiro Asada", "Kiichi Niitsu", "Mohamed Abbas", "Satoshi Komatsu", "Haruo Kobayashi", "Jose Moreira"]}]}, {"DBLP title": "Design of a High Bandwidth Interposer for Performance Evaluation of ATE Test Fixtures at the DUT Socket.", "DBLP authors": ["Jose Moreira"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.34", "OA papers": [{"PaperId": "https://openalex.org/W1993656359", "PaperTitle": "Design of a High Bandwidth Interposer for Performance Evaluation of ATE Test Fixtures at the DUT Socket", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Advantest, Boeblingen, Germany": 1.0}, "Authors": ["Jos\u00e9 Cl\u00e1udio Fonseca Moreira"]}]}, {"DBLP title": "Spectral Estimation Based Acquisition of Incoherently Under-sampled Periodic Signals: Application to Bandwidth Interleaving.", "DBLP authors": ["Debesh Bhatta", "Nicholas Tzou", "Hyun Woo Choi", "Abhijit Chatterjee"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.65", "OA papers": [{"PaperId": "https://openalex.org/W2061832681", "PaperTitle": "Spectral Estimation Based Acquisition of Incoherently Under-sampled Periodic Signals: Application to Bandwidth Interleaving", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Georgia Institute of Technology": 3.0, "Samsung (United States)": 1.0}, "Authors": ["Debesh Bhatta", "Nicholas Tzou", "Jong Ho Moon", "Abhijit Chatterjee"]}]}, {"DBLP title": "Adaptive Board-Level Functional Fault Diagnosis Using Decision Trees.", "DBLP authors": ["Fangming Ye", "Zhaobo Zhang", "Krishnendu Chakrabarty", "Xinli Gu"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.48", "OA papers": [{"PaperId": "https://openalex.org/W2006246460", "PaperTitle": "Adaptive Board-Level Functional Fault Diagnosis Using Decision Trees", "Year": 2012, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Duke University": 2.0, "Huawei Technologies (United States)": 2.0}, "Authors": ["Fangming Ye", "Zhaobo Zhang", "Krishnendu Chakrabarty", "Xinli Gu"]}]}, {"DBLP title": "Board-Level Functional Fault Diagnosis Using Learning Based on Incremental Support-Vector Machines.", "DBLP authors": ["Fangming Ye", "Zhaobo Zhang", "Krishnendu Chakrabarty", "Xinli Gu"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.49", "OA papers": [{"PaperId": "https://openalex.org/W2076907444", "PaperTitle": "Board-Level Functional Fault Diagnosis Using Learning Based on Incremental Support-Vector Machines", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Durham University": 2.0, "Huawei Technologies (United States)": 2.0}, "Authors": ["Fangming Ye", "Zhaobo Zhang", "Krishnendu Chakrabarty", "Xinli Gu"]}]}, {"DBLP title": "Reuse of Structural Volume Test Methods for In-System Testing of Automotive ASICs.", "DBLP authors": ["Alejandro Cook", "Dominik Ull", "Melanie Elm", "Hans-Joachim Wunderlich", "Helmut Randoll", "Stefan Dohren"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.32", "OA papers": [{"PaperId": "https://openalex.org/W2095423241", "PaperTitle": "Reuse of Structural Volume Test Methods for In-System Testing of Automotive ASICs", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Stuttgart": 4.0, "DGS-EC/EPQ & DGS-EC/EHM, Stuttgart, Germany": 2.0}, "Authors": ["Alejandro Cook", "Dominik Ull", "Melanie Elm", "Hans-Joachim Wunderlich", "H. Randoll", "Stefan Dohren"]}]}, {"DBLP title": "Why and How Controlling Power Consumption during Test: A Survey.", "DBLP authors": ["Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Aida Todri", "Arnaud Virazel"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.30", "OA papers": [{"PaperId": "https://openalex.org/W2080274997", "PaperTitle": "Why and How Controlling Power Consumption during Test: A Survey", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Montpellier": 2.5, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 2.5}, "Authors": ["Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "A. Todri", "Arnaud Virazel"]}]}, {"DBLP title": "PowerMAX: Fast Power Analysis during Test.", "DBLP authors": ["Wei Zhao", "Mohammad Tehranipoor"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.60", "OA papers": [{"PaperId": "https://openalex.org/W2051391684", "PaperTitle": "PowerMAX: Fast Power Analysis during Test", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Connecticut": 2.0}, "Authors": ["Wei Zhao", "Mohammad Tehranipoor"]}]}, {"DBLP title": "Current and Future Directions in Automatic Test Pattern Generation for Power Delivery Network Validation.", "DBLP authors": ["Prab Varma"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.68", "OA papers": [{"PaperId": "https://openalex.org/W2072330676", "PaperTitle": "Current and Future Directions in Automatic Test Pattern Generation for Power Delivery Network Validation", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"A Subsidiary of Ansys, Inc., Apache Design, Inc., San Jose, CA, USA": 1.0}, "Authors": ["Prab Varma"]}]}, {"DBLP title": "Power Supply Droop and Its Impacts on Structural At-Speed Testing.", "DBLP authors": ["Xijiang Lin"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.63", "OA papers": [{"PaperId": "https://openalex.org/W2020750654", "PaperTitle": "Power Supply Droop and Its Impacts on Structural At-Speed Testing", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Mentor Graphics Corporation , Wilsonville, OR, USA": 1.0}, "Authors": ["Xijiang Lin"]}]}, {"DBLP title": "A Test Screening Method for 28 nm HK/MG Single-Port and Dual-Port SRAMs Considering with Dynamic Stability and Read/Write Disturb Issues.", "DBLP authors": ["Koji Nii", "Yasumasa Tsukamoto", "Yuichiro Ishii", "Makoto Yabuuchi", "Hidehiro Fujiwara", "Kazuyoshi Okamoto"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.59", "OA papers": [{"PaperId": "https://openalex.org/W2024601697", "PaperTitle": "A Test Screening Method for 28 nm HK/MG Single-Port and Dual-Port SRAMs Considering with Dynamic Stability and Read/Write Disturb Issues", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Renesas Electronics (Japan)": 6.0}, "Authors": ["Koji Nii", "Yasumasa Tsukamoto", "Yuichiro Ishii", "Makoto Yabuuchi", "Hidehiro Fujiwara", "Kazuyoshi Okamoto"]}]}, {"DBLP title": "Impact of All-Digital PLL on SoC Testing.", "DBLP authors": ["Toru Nakura", "Tetsuya Iizuka", "Kunihiro Asada"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.22", "OA papers": [{"PaperId": "https://openalex.org/W1972051079", "PaperTitle": "Impact of All-Digital PLL on SoC Testing", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"The University of Tokyo": 3.0}, "Authors": ["Toru Nakura", "Tetsuya Iizuka", "Kunihiro Asada"]}]}, {"DBLP title": "Post-Silicon Jitter Measurements.", "DBLP authors": ["Kiichi Niitsu", "Takahiro J. Yamaguchi", "Masahiro Ishida", "Haruo Kobayashi"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.15", "OA papers": [{"PaperId": "https://openalex.org/W2012196758", "PaperTitle": "Post-Silicon Jitter Measurements", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Kiryu University": 1.5, "Gunma University": 1.5, "Advantest (Japan)": 1.0}, "Authors": ["Kiichi Niitsu", "Takahiro Yamaguchi", "Masahiro Ishida", "Haruo Kobayashi"]}]}, {"DBLP title": "An Active Test Fixture Approach for Testing 28 Gbps Applications Using a Lower Data Rate ATE System.", "DBLP authors": ["Jose Moreira", "Bernhard Roth", "Callum McCowan"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.33", "OA papers": [{"PaperId": "https://openalex.org/W1986352996", "PaperTitle": "An Active Test Fixture Approach for Testing 28 Gbps Applications Using a Lower Data Rate ATE System", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Advantest, Boeblingen, Germany": 2.0, "Advantest, Portland, OR, USA": 1.0}, "Authors": ["Jos\u00e9 Cl\u00e1udio Fonseca Moreira", "Bernhard Roth", "Callum McCowan"]}]}, {"DBLP title": "A Scan-Out Power Reduction Method for Multi-cycle BIST.", "DBLP authors": ["Senling Wang", "Yasuo Sato", "Kohei Miyase", "Seiji Kajihara"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.50", "OA papers": [{"PaperId": "https://openalex.org/W1977644651", "PaperTitle": "A Scan-Out Power Reduction Method for Multi-cycle BIST", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Japan Science and Technology Agency": 2.0, "Kyushu Institute of Technology": 2.0}, "Authors": ["Senling Wang", "Yasuo Sato", "Kohei Miyase", "Seiji Kajihara"]}]}, {"DBLP title": "A Test-Per-Clock LFSR Reseeding Algorithm for Concurrent Reduction on Test Sequence Length and Test Data Volume.", "DBLP authors": ["Wei-Cheng Lien", "Kuen-Jong Lee", "Tong-Yu Hsieh"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.11", "OA papers": [{"PaperId": "https://openalex.org/W2128232480", "PaperTitle": "A Test-Per-Clock LFSR Reseeding Algorithm for Concurrent Reduction on Test Sequence Length and Test Data Volume", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"National Cheng Kung University": 2.0, "National Sun Yat-sen University": 1.0}, "Authors": ["Wei-Cheng Lien", "Kuen-Jong Lee", "Tong-Yu Hsieh"]}]}, {"DBLP title": "A Built-In Characterization Technique for 1-Bit/Stage Pipelined ADC.", "DBLP authors": ["Y.-H. Chou", "J.-L. Huang", "X.-L. Huang"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.21", "OA papers": [{"PaperId": "https://openalex.org/W2003436165", "PaperTitle": "A Built-In Characterization Technique for 1-Bit/Stage Pipelined ADC", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Taiwan University": 1.0, "ITRI International": 1.0}, "Authors": ["Y.C. Chou", "J.C. Huang", "X. T. Huang"]}]}, {"DBLP title": "Robust Timing-Aware Test Generation Using Pseudo-Boolean Optimization.", "DBLP authors": ["Stephan Eggersgl\u00fc\u00df", "Mahmut Yilmaz", "Krishnendu Chakrabarty"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.35", "OA papers": [{"PaperId": "https://openalex.org/W2033908843", "PaperTitle": "Robust Timing-Aware Test Generation Using Pseudo-Boolean Optimization", "Year": 2012, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"University of Bremen": 1.0, "Nvidia (United States)": 1.0, "Duke University": 1.0}, "Authors": ["Stephan Eggersgluss", "Mahmut Ilker Yilmaz", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Functional Pattern Generation for Asynchronous Designs in a Test Processor Environment.", "DBLP authors": ["Steffen Zeidler", "Christoph Wolf", "Milos Krstic", "Rolf Kraemer"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.40", "OA papers": [{"PaperId": "https://openalex.org/W2047176855", "PaperTitle": "Functional Pattern Generation for Asynchronous Designs in a Test Processor Environment", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Innovations for High Performance Microelectronics": 4.0}, "Authors": ["Steffen Zeidler", "Christoph Wolf", "Milo Krstic", "Rolf Kraemer"]}]}, {"DBLP title": "Reduced-Complexity Transition-Fault Test Generation for Non-scan Circuits through High-Level Mutant Injection.", "DBLP authors": ["Valerio Guarnieri", "Franco Fummi", "Krishnendu Chakrabarty"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.47", "OA papers": [{"PaperId": "https://openalex.org/W2072282005", "PaperTitle": "Reduced-Complexity Transition-Fault Test Generation for Non-scan Circuits through High-Level Mutant Injection", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Verona": 2.0, "Duke University": 1.0}, "Authors": ["Valerio Guarnieri", "Franco Fummi", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Scrambling and Data Inversion Techniques for Yield Enhancement of NROM-Based ROMs.", "DBLP authors": ["Shyue-Kung Lu", "Tsu-Lin Li", "Pony Ning"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.36", "OA papers": [{"PaperId": "https://openalex.org/W1987041652", "PaperTitle": "Scrambling and Data Inversion Techniques for Yield Enhancement of NROM-Based ROMs", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Taiwan University of Science and Technology": 1.0}, "Authors": ["Shyue-Kung Lu", "Tsu-Lin Li", "Pony Ning"]}]}, {"DBLP title": "A Hybrid Flow for Memory Failure Bitmap Classification.", "DBLP authors": ["Jianbo Li", "Yu Huang", "Wu-Tung Cheng", "Chris Schuermyer", "Dong Xiang", "Eric Faehn", "Ruth Farrugia"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.16", "OA papers": [{"PaperId": "https://openalex.org/W2049453308", "PaperTitle": "A Hybrid Flow for Memory Failure Bitmap Classification", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Tsinghua University": 2.0, "Mentor Technologies": 3.0, "STMicroelectronics (France)": 1.0, "ST-Ericsson , Grenoble, France": 1.0}, "Authors": ["Jianbo Li", "Yu Huang", "Wu-Tung Cheng", "C. Schuermyer", "Dong Xiang", "Eric Faehn", "Ruth Farrugia"]}]}, {"DBLP title": "Test Cost Reduction for Performance Yield Recovery by Classification of Multiple-Clock Test Data.", "DBLP authors": ["Jun-Hua Kuo", "Ting-Shuo Hsu", "Jing-Jia Liou"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.54", "OA papers": [{"PaperId": "https://openalex.org/W1972820500", "PaperTitle": "Test Cost Reduction for Performance Yield Recovery by Classification of Multiple-Clock Test Data", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Tsing Hua University": 3.0}, "Authors": ["Jun-Hua Kuo", "Ting-Shuo Hsu", "Jing-Jia Liou"]}]}, {"DBLP title": "NoC Dynamically Reconfigurable as TAM.", "DBLP authors": ["Takieddine Sbiai", "Kazuteru Namba"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.18", "OA papers": [{"PaperId": "https://openalex.org/W2093084378", "PaperTitle": "NoC Dynamically Reconfigurable as TAM", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Chiba University": 2.0}, "Authors": ["Takieddine Sbiai", "Kazuteru Namba"]}]}, {"DBLP title": "On-Line Error Detection in Digital Microfluidic Biochips.", "DBLP authors": ["Debasis Mitra", "Sarmishtha Ghoshal", "Hafizur Rahaman", "Krishnendu Chakrabarty", "Bhargab B. Bhattacharya"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.56", "OA papers": [{"PaperId": "https://openalex.org/W1988544935", "PaperTitle": "On-Line Error Detection in Digital Microfluidic Biochips", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National Institute of Technology Durgapur": 1.0, "Indian Institute of Engineering Science and Technology, Shibpur": 2.0, "Duke University": 1.0, "Indian Statistical Institute": 1.0}, "Authors": ["Debasis Mitra", "Sarmishtha Ghoshal", "Hafizur Rahaman", "Krishnendu Chakrabarty", "Bhargab B. Bhattacharya"]}]}, {"DBLP title": "Automatic Test Program Generation for Out-of-Order Superscalar Processors.", "DBLP authors": ["Ying Zhang", "Ahmed Rezine", "Petru Eles", "Zebo Peng"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.43", "OA papers": [{"PaperId": "https://openalex.org/W2057694122", "PaperTitle": "Automatic Test Program Generation for Out-of-Order Superscalar Processors", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Link\u00f6ping University": 4.0}, "Authors": ["Ying Zhang", "Ahmed Rezine", "Petru Eles", "Zebo Peng"]}]}, {"DBLP title": "Variation-Aware Fault Grading.", "DBLP authors": ["Alexander Czutro", "Michael E. Imhof", "J. Jiang", "Abdullah Mumtaz", "Matthias Sauer", "Bernd Becker", "Ilia Polian", "Hans-Joachim Wunderlich"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.14", "OA papers": [{"PaperId": "https://openalex.org/W1998560100", "PaperTitle": "Variation-Aware Fault Grading", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Freiburg": 3.0, "University of Stuttgart": 3.0, "University of Passau": 2.0}, "Authors": ["Alejandro Czutro", "Michael E. Imhof", "Jiechao Jiang", "Abdullah Mumtaz", "Mark V. Sauer", "Bernd Becker", "Ilia Polian", "Heiko Wunderlich"]}]}, {"DBLP title": "On-Chip Detection of Process Shift and Process Spread for Silicon Debugging and Model-Hardware Correlation.", "DBLP authors": ["Islam A. K. M. Mahfuzul", "Hidetoshi Onodera"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.66", "OA papers": [{"PaperId": "https://openalex.org/W2018128395", "PaperTitle": "On-Chip Detection of Process Shift and Process Spread for Silicon Debugging and Model-Hardware Correlation", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Kyoto University": 1.0, "JST, CREST, Japan": 1.0}, "Authors": ["Islam A. K. M. Mahfuzul", "Hidetoshi Onodera"]}]}, {"DBLP title": "Efficient Trojan Detection via Calibration of Process Variations.", "DBLP authors": ["Byeongju Cha", "Sandeep K. Gupta"], "year": 2012, "doi": "https://doi.org/10.1109/ATS.2012.64", "OA papers": [{"PaperId": "https://openalex.org/W2021238380", "PaperTitle": "Efficient Trojan Detection via Calibration of Process Variations", "Year": 2012, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"University of Southern California": 2.0}, "Authors": ["Byeongju Cha", "Sandeep K. S. Gupta"]}]}]