
fc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d1fc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000300  0800d390  0800d390  0001d390  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d690  0800d690  00020358  2**0
                  CONTENTS
  4 .ARM          00000008  0800d690  0800d690  0001d690  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d698  0800d698  00020358  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d698  0800d698  0001d698  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d69c  0800d69c  0001d69c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000358  20000000  0800d6a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c7c  20000358  0800d9f8  00020358  2**2
                  ALLOC
 10 ._user_heap_stack 00001404  20001fd4  0800d9f8  00021fd4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020358  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001dcc5  00000000  00000000  00020388  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003b5a  00000000  00000000  0003e04d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000014a8  00000000  00000000  00041ba8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001318  00000000  00000000  00043050  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00023860  00000000  00000000  00044368  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000132d1  00000000  00000000  00067bc8  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c40c2  00000000  00000000  0007ae99  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0013ef5b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000614c  00000000  00000000  0013efd8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000358 	.word	0x20000358
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d374 	.word	0x0800d374

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000035c 	.word	0x2000035c
 80001cc:	0800d374 	.word	0x0800d374

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b972 	b.w	8000f44 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9e08      	ldr	r6, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	4688      	mov	r8, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d14b      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c86:	428a      	cmp	r2, r1
 8000c88:	4615      	mov	r5, r2
 8000c8a:	d967      	bls.n	8000d5c <__udivmoddi4+0xe4>
 8000c8c:	fab2 f282 	clz	r2, r2
 8000c90:	b14a      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c92:	f1c2 0720 	rsb	r7, r2, #32
 8000c96:	fa01 f302 	lsl.w	r3, r1, r2
 8000c9a:	fa20 f707 	lsr.w	r7, r0, r7
 8000c9e:	4095      	lsls	r5, r2
 8000ca0:	ea47 0803 	orr.w	r8, r7, r3
 8000ca4:	4094      	lsls	r4, r2
 8000ca6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000caa:	0c23      	lsrs	r3, r4, #16
 8000cac:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cb0:	fa1f fc85 	uxth.w	ip, r5
 8000cb4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cb8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbc:	fb07 f10c 	mul.w	r1, r7, ip
 8000cc0:	4299      	cmp	r1, r3
 8000cc2:	d909      	bls.n	8000cd8 <__udivmoddi4+0x60>
 8000cc4:	18eb      	adds	r3, r5, r3
 8000cc6:	f107 30ff 	add.w	r0, r7, #4294967295
 8000cca:	f080 811b 	bcs.w	8000f04 <__udivmoddi4+0x28c>
 8000cce:	4299      	cmp	r1, r3
 8000cd0:	f240 8118 	bls.w	8000f04 <__udivmoddi4+0x28c>
 8000cd4:	3f02      	subs	r7, #2
 8000cd6:	442b      	add	r3, r5
 8000cd8:	1a5b      	subs	r3, r3, r1
 8000cda:	b2a4      	uxth	r4, r4
 8000cdc:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ce0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ce4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ce8:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cec:	45a4      	cmp	ip, r4
 8000cee:	d909      	bls.n	8000d04 <__udivmoddi4+0x8c>
 8000cf0:	192c      	adds	r4, r5, r4
 8000cf2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cf6:	f080 8107 	bcs.w	8000f08 <__udivmoddi4+0x290>
 8000cfa:	45a4      	cmp	ip, r4
 8000cfc:	f240 8104 	bls.w	8000f08 <__udivmoddi4+0x290>
 8000d00:	3802      	subs	r0, #2
 8000d02:	442c      	add	r4, r5
 8000d04:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d08:	eba4 040c 	sub.w	r4, r4, ip
 8000d0c:	2700      	movs	r7, #0
 8000d0e:	b11e      	cbz	r6, 8000d18 <__udivmoddi4+0xa0>
 8000d10:	40d4      	lsrs	r4, r2
 8000d12:	2300      	movs	r3, #0
 8000d14:	e9c6 4300 	strd	r4, r3, [r6]
 8000d18:	4639      	mov	r1, r7
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d909      	bls.n	8000d36 <__udivmoddi4+0xbe>
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	f000 80eb 	beq.w	8000efe <__udivmoddi4+0x286>
 8000d28:	2700      	movs	r7, #0
 8000d2a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d2e:	4638      	mov	r0, r7
 8000d30:	4639      	mov	r1, r7
 8000d32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d36:	fab3 f783 	clz	r7, r3
 8000d3a:	2f00      	cmp	r7, #0
 8000d3c:	d147      	bne.n	8000dce <__udivmoddi4+0x156>
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d302      	bcc.n	8000d48 <__udivmoddi4+0xd0>
 8000d42:	4282      	cmp	r2, r0
 8000d44:	f200 80fa 	bhi.w	8000f3c <__udivmoddi4+0x2c4>
 8000d48:	1a84      	subs	r4, r0, r2
 8000d4a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d4e:	2001      	movs	r0, #1
 8000d50:	4698      	mov	r8, r3
 8000d52:	2e00      	cmp	r6, #0
 8000d54:	d0e0      	beq.n	8000d18 <__udivmoddi4+0xa0>
 8000d56:	e9c6 4800 	strd	r4, r8, [r6]
 8000d5a:	e7dd      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000d5c:	b902      	cbnz	r2, 8000d60 <__udivmoddi4+0xe8>
 8000d5e:	deff      	udf	#255	; 0xff
 8000d60:	fab2 f282 	clz	r2, r2
 8000d64:	2a00      	cmp	r2, #0
 8000d66:	f040 808f 	bne.w	8000e88 <__udivmoddi4+0x210>
 8000d6a:	1b49      	subs	r1, r1, r5
 8000d6c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d70:	fa1f f885 	uxth.w	r8, r5
 8000d74:	2701      	movs	r7, #1
 8000d76:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d7a:	0c23      	lsrs	r3, r4, #16
 8000d7c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d80:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d84:	fb08 f10c 	mul.w	r1, r8, ip
 8000d88:	4299      	cmp	r1, r3
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x124>
 8000d8c:	18eb      	adds	r3, r5, r3
 8000d8e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x122>
 8000d94:	4299      	cmp	r1, r3
 8000d96:	f200 80cd 	bhi.w	8000f34 <__udivmoddi4+0x2bc>
 8000d9a:	4684      	mov	ip, r0
 8000d9c:	1a59      	subs	r1, r3, r1
 8000d9e:	b2a3      	uxth	r3, r4
 8000da0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000da4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000da8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dac:	fb08 f800 	mul.w	r8, r8, r0
 8000db0:	45a0      	cmp	r8, r4
 8000db2:	d907      	bls.n	8000dc4 <__udivmoddi4+0x14c>
 8000db4:	192c      	adds	r4, r5, r4
 8000db6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x14a>
 8000dbc:	45a0      	cmp	r8, r4
 8000dbe:	f200 80b6 	bhi.w	8000f2e <__udivmoddi4+0x2b6>
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	eba4 0408 	sub.w	r4, r4, r8
 8000dc8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dcc:	e79f      	b.n	8000d0e <__udivmoddi4+0x96>
 8000dce:	f1c7 0c20 	rsb	ip, r7, #32
 8000dd2:	40bb      	lsls	r3, r7
 8000dd4:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000dd8:	ea4e 0e03 	orr.w	lr, lr, r3
 8000ddc:	fa01 f407 	lsl.w	r4, r1, r7
 8000de0:	fa20 f50c 	lsr.w	r5, r0, ip
 8000de4:	fa21 f30c 	lsr.w	r3, r1, ip
 8000de8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000dec:	4325      	orrs	r5, r4
 8000dee:	fbb3 f9f8 	udiv	r9, r3, r8
 8000df2:	0c2c      	lsrs	r4, r5, #16
 8000df4:	fb08 3319 	mls	r3, r8, r9, r3
 8000df8:	fa1f fa8e 	uxth.w	sl, lr
 8000dfc:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e00:	fb09 f40a 	mul.w	r4, r9, sl
 8000e04:	429c      	cmp	r4, r3
 8000e06:	fa02 f207 	lsl.w	r2, r2, r7
 8000e0a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e0e:	d90b      	bls.n	8000e28 <__udivmoddi4+0x1b0>
 8000e10:	eb1e 0303 	adds.w	r3, lr, r3
 8000e14:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e18:	f080 8087 	bcs.w	8000f2a <__udivmoddi4+0x2b2>
 8000e1c:	429c      	cmp	r4, r3
 8000e1e:	f240 8084 	bls.w	8000f2a <__udivmoddi4+0x2b2>
 8000e22:	f1a9 0902 	sub.w	r9, r9, #2
 8000e26:	4473      	add	r3, lr
 8000e28:	1b1b      	subs	r3, r3, r4
 8000e2a:	b2ad      	uxth	r5, r5
 8000e2c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e30:	fb08 3310 	mls	r3, r8, r0, r3
 8000e34:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e38:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e3c:	45a2      	cmp	sl, r4
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x1da>
 8000e40:	eb1e 0404 	adds.w	r4, lr, r4
 8000e44:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e48:	d26b      	bcs.n	8000f22 <__udivmoddi4+0x2aa>
 8000e4a:	45a2      	cmp	sl, r4
 8000e4c:	d969      	bls.n	8000f22 <__udivmoddi4+0x2aa>
 8000e4e:	3802      	subs	r0, #2
 8000e50:	4474      	add	r4, lr
 8000e52:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e56:	fba0 8902 	umull	r8, r9, r0, r2
 8000e5a:	eba4 040a 	sub.w	r4, r4, sl
 8000e5e:	454c      	cmp	r4, r9
 8000e60:	46c2      	mov	sl, r8
 8000e62:	464b      	mov	r3, r9
 8000e64:	d354      	bcc.n	8000f10 <__udivmoddi4+0x298>
 8000e66:	d051      	beq.n	8000f0c <__udivmoddi4+0x294>
 8000e68:	2e00      	cmp	r6, #0
 8000e6a:	d069      	beq.n	8000f40 <__udivmoddi4+0x2c8>
 8000e6c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e70:	eb64 0403 	sbc.w	r4, r4, r3
 8000e74:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e78:	40fd      	lsrs	r5, r7
 8000e7a:	40fc      	lsrs	r4, r7
 8000e7c:	ea4c 0505 	orr.w	r5, ip, r5
 8000e80:	e9c6 5400 	strd	r5, r4, [r6]
 8000e84:	2700      	movs	r7, #0
 8000e86:	e747      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000e88:	f1c2 0320 	rsb	r3, r2, #32
 8000e8c:	fa20 f703 	lsr.w	r7, r0, r3
 8000e90:	4095      	lsls	r5, r2
 8000e92:	fa01 f002 	lsl.w	r0, r1, r2
 8000e96:	fa21 f303 	lsr.w	r3, r1, r3
 8000e9a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e9e:	4338      	orrs	r0, r7
 8000ea0:	0c01      	lsrs	r1, r0, #16
 8000ea2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ea6:	fa1f f885 	uxth.w	r8, r5
 8000eaa:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eb2:	fb07 f308 	mul.w	r3, r7, r8
 8000eb6:	428b      	cmp	r3, r1
 8000eb8:	fa04 f402 	lsl.w	r4, r4, r2
 8000ebc:	d907      	bls.n	8000ece <__udivmoddi4+0x256>
 8000ebe:	1869      	adds	r1, r5, r1
 8000ec0:	f107 3cff 	add.w	ip, r7, #4294967295
 8000ec4:	d22f      	bcs.n	8000f26 <__udivmoddi4+0x2ae>
 8000ec6:	428b      	cmp	r3, r1
 8000ec8:	d92d      	bls.n	8000f26 <__udivmoddi4+0x2ae>
 8000eca:	3f02      	subs	r7, #2
 8000ecc:	4429      	add	r1, r5
 8000ece:	1acb      	subs	r3, r1, r3
 8000ed0:	b281      	uxth	r1, r0
 8000ed2:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ed6:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eda:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ede:	fb00 f308 	mul.w	r3, r0, r8
 8000ee2:	428b      	cmp	r3, r1
 8000ee4:	d907      	bls.n	8000ef6 <__udivmoddi4+0x27e>
 8000ee6:	1869      	adds	r1, r5, r1
 8000ee8:	f100 3cff 	add.w	ip, r0, #4294967295
 8000eec:	d217      	bcs.n	8000f1e <__udivmoddi4+0x2a6>
 8000eee:	428b      	cmp	r3, r1
 8000ef0:	d915      	bls.n	8000f1e <__udivmoddi4+0x2a6>
 8000ef2:	3802      	subs	r0, #2
 8000ef4:	4429      	add	r1, r5
 8000ef6:	1ac9      	subs	r1, r1, r3
 8000ef8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000efc:	e73b      	b.n	8000d76 <__udivmoddi4+0xfe>
 8000efe:	4637      	mov	r7, r6
 8000f00:	4630      	mov	r0, r6
 8000f02:	e709      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000f04:	4607      	mov	r7, r0
 8000f06:	e6e7      	b.n	8000cd8 <__udivmoddi4+0x60>
 8000f08:	4618      	mov	r0, r3
 8000f0a:	e6fb      	b.n	8000d04 <__udivmoddi4+0x8c>
 8000f0c:	4541      	cmp	r1, r8
 8000f0e:	d2ab      	bcs.n	8000e68 <__udivmoddi4+0x1f0>
 8000f10:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f14:	eb69 020e 	sbc.w	r2, r9, lr
 8000f18:	3801      	subs	r0, #1
 8000f1a:	4613      	mov	r3, r2
 8000f1c:	e7a4      	b.n	8000e68 <__udivmoddi4+0x1f0>
 8000f1e:	4660      	mov	r0, ip
 8000f20:	e7e9      	b.n	8000ef6 <__udivmoddi4+0x27e>
 8000f22:	4618      	mov	r0, r3
 8000f24:	e795      	b.n	8000e52 <__udivmoddi4+0x1da>
 8000f26:	4667      	mov	r7, ip
 8000f28:	e7d1      	b.n	8000ece <__udivmoddi4+0x256>
 8000f2a:	4681      	mov	r9, r0
 8000f2c:	e77c      	b.n	8000e28 <__udivmoddi4+0x1b0>
 8000f2e:	3802      	subs	r0, #2
 8000f30:	442c      	add	r4, r5
 8000f32:	e747      	b.n	8000dc4 <__udivmoddi4+0x14c>
 8000f34:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f38:	442b      	add	r3, r5
 8000f3a:	e72f      	b.n	8000d9c <__udivmoddi4+0x124>
 8000f3c:	4638      	mov	r0, r7
 8000f3e:	e708      	b.n	8000d52 <__udivmoddi4+0xda>
 8000f40:	4637      	mov	r7, r6
 8000f42:	e6e9      	b.n	8000d18 <__udivmoddi4+0xa0>

08000f44 <__aeabi_idiv0>:
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop

08000f48 <BMI088_I2C_Read_CHIP_IDS>:

#include "BMI088.h"

/* READ ACCEL AND GYRO CHIP IDS */
HAL_StatusTypeDef BMI088_I2C_Read_CHIP_IDS(I2C_HandleTypeDef *hi2c)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b088      	sub	sp, #32
 8000f4c:	af04      	add	r7, sp, #16
 8000f4e:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef ret; // HAL Status Value
	uint8_t buf[4];        // Rx Buffer

	ret    = HAL_OK;
 8000f50:	2300      	movs	r3, #0
 8000f52:	73fb      	strb	r3, [r7, #15]
    ret = (ret | HAL_I2C_Mem_Read(hi2c, BMI088_ACC_ADDR << 1, ACC_CHIP_ID, I2C_MEMADD_SIZE_8BIT, buf, 1, HAL_MAX_DELAY));
 8000f54:	f04f 33ff 	mov.w	r3, #4294967295
 8000f58:	9302      	str	r3, [sp, #8]
 8000f5a:	2301      	movs	r3, #1
 8000f5c:	9301      	str	r3, [sp, #4]
 8000f5e:	f107 0308 	add.w	r3, r7, #8
 8000f62:	9300      	str	r3, [sp, #0]
 8000f64:	2301      	movs	r3, #1
 8000f66:	2200      	movs	r2, #0
 8000f68:	2130      	movs	r1, #48	; 0x30
 8000f6a:	6878      	ldr	r0, [r7, #4]
 8000f6c:	f002 ffb4 	bl	8003ed8 <HAL_I2C_Mem_Read>
 8000f70:	4603      	mov	r3, r0
 8000f72:	461a      	mov	r2, r3
 8000f74:	7bfb      	ldrb	r3, [r7, #15]
 8000f76:	4313      	orrs	r3, r2
 8000f78:	73fb      	strb	r3, [r7, #15]
	if ( buf[0] != BMI088_ACC_ID ){ ret = HAL_ERROR; }
 8000f7a:	7a3b      	ldrb	r3, [r7, #8]
 8000f7c:	2b1e      	cmp	r3, #30
 8000f7e:	d001      	beq.n	8000f84 <BMI088_I2C_Read_CHIP_IDS+0x3c>
 8000f80:	2301      	movs	r3, #1
 8000f82:	73fb      	strb	r3, [r7, #15]
	ret = (ret | HAL_I2C_Mem_Read(hi2c, BMI088_GYRO_ADDR << 1, GYRO_CHIP_ID, I2C_MEMADD_SIZE_8BIT, buf, 1, HAL_MAX_DELAY));
 8000f84:	f04f 33ff 	mov.w	r3, #4294967295
 8000f88:	9302      	str	r3, [sp, #8]
 8000f8a:	2301      	movs	r3, #1
 8000f8c:	9301      	str	r3, [sp, #4]
 8000f8e:	f107 0308 	add.w	r3, r7, #8
 8000f92:	9300      	str	r3, [sp, #0]
 8000f94:	2301      	movs	r3, #1
 8000f96:	2200      	movs	r2, #0
 8000f98:	21d0      	movs	r1, #208	; 0xd0
 8000f9a:	6878      	ldr	r0, [r7, #4]
 8000f9c:	f002 ff9c 	bl	8003ed8 <HAL_I2C_Mem_Read>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	461a      	mov	r2, r3
 8000fa4:	7bfb      	ldrb	r3, [r7, #15]
 8000fa6:	4313      	orrs	r3, r2
 8000fa8:	73fb      	strb	r3, [r7, #15]
	if ( buf[0] != BMI088_GYRO_ID ){ ret = HAL_ERROR; }
 8000faa:	7a3b      	ldrb	r3, [r7, #8]
 8000fac:	2b0f      	cmp	r3, #15
 8000fae:	d001      	beq.n	8000fb4 <BMI088_I2C_Read_CHIP_IDS+0x6c>
 8000fb0:	2301      	movs	r3, #1
 8000fb2:	73fb      	strb	r3, [r7, #15]

	return ret;
 8000fb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	3710      	adds	r7, #16
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}

08000fbe <BMI088_I2C_GYRO_INIT>:

/* CUSTOM GYROSCOPE SETTING INITIALIZATION */
HAL_StatusTypeDef BMI088_I2C_GYRO_INIT(I2C_HandleTypeDef *hi2c)
{
 8000fbe:	b580      	push	{r7, lr}
 8000fc0:	b084      	sub	sp, #16
 8000fc2:	af00      	add	r7, sp, #0
 8000fc4:	6078      	str	r0, [r7, #4]
	 * WRITING BACK TO THE REGISTER
	 */

	HAL_StatusTypeDef ret;
	uint8_t buf[1]; // Tx/Rx Buffer
	ret = HAL_OK;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	73fb      	strb	r3, [r7, #15]
	// ret = (ret | BMI088_I2C_Reg_Write(hi2c, BMI088_GYRO_ADDR, GYRO_RANGE, buf));

	// SET GYROSCOPE DATA RATE AND BANDWIDTH
	// DATA RATE: [1000 HZ]    400 HZ
	// BANDWIDTH: [116 Hz]     47 HZ
	buf[0] = 0x82;
 8000fca:	2382      	movs	r3, #130	; 0x82
 8000fcc:	733b      	strb	r3, [r7, #12]
	ret    |= BMI088_I2C_Reg_Write(hi2c, BMI088_GYRO_ADDR, GYRO_BANDWIDTH, buf);
 8000fce:	f107 030c 	add.w	r3, r7, #12
 8000fd2:	2210      	movs	r2, #16
 8000fd4:	2168      	movs	r1, #104	; 0x68
 8000fd6:	6878      	ldr	r0, [r7, #4]
 8000fd8:	f000 f878 	bl	80010cc <BMI088_I2C_Reg_Write>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	461a      	mov	r2, r3
 8000fe0:	7bfb      	ldrb	r3, [r7, #15]
 8000fe2:	4313      	orrs	r3, r2
 8000fe4:	73fb      	strb	r3, [r7, #15]

	// SET GYROSCOPE INT3 MODE TO PUSH-PULL
	ret    |= BMI088_I2C_Reg_Read(hi2c, BMI088_GYRO_ADDR, INT3_INT4_IO_CONF, buf);
 8000fe6:	f107 030c 	add.w	r3, r7, #12
 8000fea:	2216      	movs	r2, #22
 8000fec:	2168      	movs	r1, #104	; 0x68
 8000fee:	6878      	ldr	r0, [r7, #4]
 8000ff0:	f000 f88b 	bl	800110a <BMI088_I2C_Reg_Read>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	461a      	mov	r2, r3
 8000ff8:	7bfb      	ldrb	r3, [r7, #15]
 8000ffa:	4313      	orrs	r3, r2
 8000ffc:	73fb      	strb	r3, [r7, #15]
	buf[0] &= 0xFD;
 8000ffe:	7b3b      	ldrb	r3, [r7, #12]
 8001000:	f023 0302 	bic.w	r3, r3, #2
 8001004:	b2db      	uxtb	r3, r3
 8001006:	733b      	strb	r3, [r7, #12]
	ret    |= BMI088_I2C_Reg_Write(hi2c, BMI088_GYRO_ADDR, INT3_INT4_IO_CONF, buf);
 8001008:	f107 030c 	add.w	r3, r7, #12
 800100c:	2216      	movs	r2, #22
 800100e:	2168      	movs	r1, #104	; 0x68
 8001010:	6878      	ldr	r0, [r7, #4]
 8001012:	f000 f85b 	bl	80010cc <BMI088_I2C_Reg_Write>
 8001016:	4603      	mov	r3, r0
 8001018:	461a      	mov	r2, r3
 800101a:	7bfb      	ldrb	r3, [r7, #15]
 800101c:	4313      	orrs	r3, r2
 800101e:	73fb      	strb	r3, [r7, #15]

	// MAP GYROSCOPE DATA-READY INTERRUPT TO INT3
	ret    |= BMI088_I2C_Reg_Read(hi2c, BMI088_GYRO_ADDR, INT3_INT4_IO_MAP, buf);
 8001020:	f107 030c 	add.w	r3, r7, #12
 8001024:	2218      	movs	r2, #24
 8001026:	2168      	movs	r1, #104	; 0x68
 8001028:	6878      	ldr	r0, [r7, #4]
 800102a:	f000 f86e 	bl	800110a <BMI088_I2C_Reg_Read>
 800102e:	4603      	mov	r3, r0
 8001030:	461a      	mov	r2, r3
 8001032:	7bfb      	ldrb	r3, [r7, #15]
 8001034:	4313      	orrs	r3, r2
 8001036:	73fb      	strb	r3, [r7, #15]
	buf[0] |= 0x01;
 8001038:	7b3b      	ldrb	r3, [r7, #12]
 800103a:	f043 0301 	orr.w	r3, r3, #1
 800103e:	b2db      	uxtb	r3, r3
 8001040:	733b      	strb	r3, [r7, #12]
	ret    |= BMI088_I2C_Reg_Write(hi2c, BMI088_GYRO_ADDR, INT3_INT4_IO_MAP, buf);
 8001042:	f107 030c 	add.w	r3, r7, #12
 8001046:	2218      	movs	r2, #24
 8001048:	2168      	movs	r1, #104	; 0x68
 800104a:	6878      	ldr	r0, [r7, #4]
 800104c:	f000 f83e 	bl	80010cc <BMI088_I2C_Reg_Write>
 8001050:	4603      	mov	r3, r0
 8001052:	461a      	mov	r2, r3
 8001054:	7bfb      	ldrb	r3, [r7, #15]
 8001056:	4313      	orrs	r3, r2
 8001058:	73fb      	strb	r3, [r7, #15]

	// ENABLE GYROSCOPE DATA-READY INTERRUPT
	ret    |= BMI088_I2C_Reg_Read(hi2c, BMI088_GYRO_ADDR, GYRO_INT_CTRL, buf);
 800105a:	f107 030c 	add.w	r3, r7, #12
 800105e:	2215      	movs	r2, #21
 8001060:	2168      	movs	r1, #104	; 0x68
 8001062:	6878      	ldr	r0, [r7, #4]
 8001064:	f000 f851 	bl	800110a <BMI088_I2C_Reg_Read>
 8001068:	4603      	mov	r3, r0
 800106a:	461a      	mov	r2, r3
 800106c:	7bfb      	ldrb	r3, [r7, #15]
 800106e:	4313      	orrs	r3, r2
 8001070:	73fb      	strb	r3, [r7, #15]
	buf[0] |= 0x80;
 8001072:	7b3b      	ldrb	r3, [r7, #12]
 8001074:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001078:	b2db      	uxtb	r3, r3
 800107a:	733b      	strb	r3, [r7, #12]
	ret    |= BMI088_I2C_Reg_Write(hi2c, BMI088_GYRO_ADDR, GYRO_INT_CTRL, buf);
 800107c:	f107 030c 	add.w	r3, r7, #12
 8001080:	2215      	movs	r2, #21
 8001082:	2168      	movs	r1, #104	; 0x68
 8001084:	6878      	ldr	r0, [r7, #4]
 8001086:	f000 f821 	bl	80010cc <BMI088_I2C_Reg_Write>
 800108a:	4603      	mov	r3, r0
 800108c:	461a      	mov	r2, r3
 800108e:	7bfb      	ldrb	r3, [r7, #15]
 8001090:	4313      	orrs	r3, r2
 8001092:	73fb      	strb	r3, [r7, #15]

	return ret;
 8001094:	7bfb      	ldrb	r3, [r7, #15]
}
 8001096:	4618      	mov	r0, r3
 8001098:	3710      	adds	r7, #16
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}

0800109e <BMI088_I2C_Read_Gyro>:
	return HAL_I2C_Mem_Read_IT(hi2c, BMI088_ACC_ADDR << 1, ACC_DATA, I2C_MEMADD_SIZE_8BIT, pData, 6);
}

/* READ ALL GYROSCOPE DATA IN POLLING MODE */
HAL_StatusTypeDef BMI088_I2C_Read_Gyro(I2C_HandleTypeDef *hi2c, uint8_t *pData)
{
 800109e:	b580      	push	{r7, lr}
 80010a0:	b086      	sub	sp, #24
 80010a2:	af04      	add	r7, sp, #16
 80010a4:	6078      	str	r0, [r7, #4]
 80010a6:	6039      	str	r1, [r7, #0]
	return HAL_I2C_Mem_Read(hi2c, BMI088_GYRO_ADDR << 1, GYRO_DATA, I2C_MEMADD_SIZE_8BIT, pData, 6, HAL_MAX_DELAY);
 80010a8:	f04f 33ff 	mov.w	r3, #4294967295
 80010ac:	9302      	str	r3, [sp, #8]
 80010ae:	2306      	movs	r3, #6
 80010b0:	9301      	str	r3, [sp, #4]
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	9300      	str	r3, [sp, #0]
 80010b6:	2301      	movs	r3, #1
 80010b8:	2202      	movs	r2, #2
 80010ba:	21d0      	movs	r1, #208	; 0xd0
 80010bc:	6878      	ldr	r0, [r7, #4]
 80010be:	f002 ff0b 	bl	8003ed8 <HAL_I2C_Mem_Read>
 80010c2:	4603      	mov	r3, r0
}
 80010c4:	4618      	mov	r0, r3
 80010c6:	3708      	adds	r7, #8
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}

080010cc <BMI088_I2C_Reg_Write>:
	return HAL_I2C_Mem_Read_IT(hi2c, BMI088_GYRO_ADDR << 1, GYRO_DATA, I2C_MEMADD_SIZE_8BIT, pData, 6);
}

/* WRITE REGISTER */
HAL_StatusTypeDef BMI088_I2C_Reg_Write(I2C_HandleTypeDef *hi2c, uint8_t dev_addr, uint8_t mem_addr, uint8_t *pData)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b088      	sub	sp, #32
 80010d0:	af04      	add	r7, sp, #16
 80010d2:	60f8      	str	r0, [r7, #12]
 80010d4:	607b      	str	r3, [r7, #4]
 80010d6:	460b      	mov	r3, r1
 80010d8:	72fb      	strb	r3, [r7, #11]
 80010da:	4613      	mov	r3, r2
 80010dc:	72bb      	strb	r3, [r7, #10]
	return HAL_I2C_Mem_Write(hi2c, dev_addr << 1, mem_addr, I2C_MEMADD_SIZE_8BIT, pData, 1, HAL_MAX_DELAY);
 80010de:	7afb      	ldrb	r3, [r7, #11]
 80010e0:	b29b      	uxth	r3, r3
 80010e2:	005b      	lsls	r3, r3, #1
 80010e4:	b299      	uxth	r1, r3
 80010e6:	7abb      	ldrb	r3, [r7, #10]
 80010e8:	b29a      	uxth	r2, r3
 80010ea:	f04f 33ff 	mov.w	r3, #4294967295
 80010ee:	9302      	str	r3, [sp, #8]
 80010f0:	2301      	movs	r3, #1
 80010f2:	9301      	str	r3, [sp, #4]
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	9300      	str	r3, [sp, #0]
 80010f8:	2301      	movs	r3, #1
 80010fa:	68f8      	ldr	r0, [r7, #12]
 80010fc:	f002 fdf2 	bl	8003ce4 <HAL_I2C_Mem_Write>
 8001100:	4603      	mov	r3, r0
}
 8001102:	4618      	mov	r0, r3
 8001104:	3710      	adds	r7, #16
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}

0800110a <BMI088_I2C_Reg_Read>:

/* READ REGISTER */
HAL_StatusTypeDef BMI088_I2C_Reg_Read(I2C_HandleTypeDef *hi2c, uint8_t dev_addr, uint8_t mem_addr, uint8_t *pData)
{
 800110a:	b580      	push	{r7, lr}
 800110c:	b088      	sub	sp, #32
 800110e:	af04      	add	r7, sp, #16
 8001110:	60f8      	str	r0, [r7, #12]
 8001112:	607b      	str	r3, [r7, #4]
 8001114:	460b      	mov	r3, r1
 8001116:	72fb      	strb	r3, [r7, #11]
 8001118:	4613      	mov	r3, r2
 800111a:	72bb      	strb	r3, [r7, #10]
	return HAL_I2C_Mem_Read(hi2c, dev_addr << 1, mem_addr, I2C_MEMADD_SIZE_8BIT, pData, 1, HAL_MAX_DELAY);
 800111c:	7afb      	ldrb	r3, [r7, #11]
 800111e:	b29b      	uxth	r3, r3
 8001120:	005b      	lsls	r3, r3, #1
 8001122:	b299      	uxth	r1, r3
 8001124:	7abb      	ldrb	r3, [r7, #10]
 8001126:	b29a      	uxth	r2, r3
 8001128:	f04f 33ff 	mov.w	r3, #4294967295
 800112c:	9302      	str	r3, [sp, #8]
 800112e:	2301      	movs	r3, #1
 8001130:	9301      	str	r3, [sp, #4]
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	9300      	str	r3, [sp, #0]
 8001136:	2301      	movs	r3, #1
 8001138:	68f8      	ldr	r0, [r7, #12]
 800113a:	f002 fecd 	bl	8003ed8 <HAL_I2C_Mem_Read>
 800113e:	4603      	mov	r3, r0
}
 8001140:	4618      	mov	r0, r3
 8001142:	3710      	adds	r7, #16
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}

08001148 <PID3_Init>:

#include "PID3.h"

/* INITIALIZATION FUNCTION */
PID_StatusTypeDef PID3_Init(PID3 *pid, const float *p, const float *i, const float*d)
{
 8001148:	b480      	push	{r7}
 800114a:	b085      	sub	sp, #20
 800114c:	af00      	add	r7, sp, #0
 800114e:	60f8      	str	r0, [r7, #12]
 8001150:	60b9      	str	r1, [r7, #8]
 8001152:	607a      	str	r2, [r7, #4]
 8001154:	603b      	str	r3, [r7, #0]
	/* SET PID GAINS */
	pid->Kp[0] = p[0]; pid->Kp[1] = p[1]; pid->Kp[2] = p[2];
 8001156:	68bb      	ldr	r3, [r7, #8]
 8001158:	681a      	ldr	r2, [r3, #0]
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	60da      	str	r2, [r3, #12]
 800115e:	68bb      	ldr	r3, [r7, #8]
 8001160:	685a      	ldr	r2, [r3, #4]
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	611a      	str	r2, [r3, #16]
 8001166:	68bb      	ldr	r3, [r7, #8]
 8001168:	689a      	ldr	r2, [r3, #8]
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	615a      	str	r2, [r3, #20]

	pid->Ki[0] = i[0]; pid->Ki[1] = i[1]; pid->Ki[2] = i[2];
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	681a      	ldr	r2, [r3, #0]
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	619a      	str	r2, [r3, #24]
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	685a      	ldr	r2, [r3, #4]
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	61da      	str	r2, [r3, #28]
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	689a      	ldr	r2, [r3, #8]
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	621a      	str	r2, [r3, #32]

	pid->Kd[0] = d[0]; pid->Kd[1] = d[1]; pid->Kd[2] = d[2];
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	681a      	ldr	r2, [r3, #0]
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	625a      	str	r2, [r3, #36]	; 0x24
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	685a      	ldr	r2, [r3, #4]
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	629a      	str	r2, [r3, #40]	; 0x28
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	689a      	ldr	r2, [r3, #8]
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	62da      	str	r2, [r3, #44]	; 0x2c

	/* CLEAR IMPORTANT VARIABLES */
	pid->out[0] = 0.0; pid->out[1] = 0.0; pid->out[2] = 0.0;
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	f04f 0200 	mov.w	r2, #0
 80011a4:	601a      	str	r2, [r3, #0]
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	f04f 0200 	mov.w	r2, #0
 80011ac:	605a      	str	r2, [r3, #4]
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	f04f 0200 	mov.w	r2, #0
 80011b4:	609a      	str	r2, [r3, #8]

	pid->integral[0] = 0.0; pid->integral[1] = 0.0; pid->integral[2] = 0.0;
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	f04f 0200 	mov.w	r2, #0
 80011bc:	65da      	str	r2, [r3, #92]	; 0x5c
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	f04f 0200 	mov.w	r2, #0
 80011c4:	661a      	str	r2, [r3, #96]	; 0x60
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	f04f 0200 	mov.w	r2, #0
 80011cc:	665a      	str	r2, [r3, #100]	; 0x64

	pid->prevError[0] = 0.0; pid->prevError[1] = 0.0; pid->prevError[2] = 0.0;
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	f04f 0200 	mov.w	r2, #0
 80011d4:	669a      	str	r2, [r3, #104]	; 0x68
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	f04f 0200 	mov.w	r2, #0
 80011dc:	66da      	str	r2, [r3, #108]	; 0x6c
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	f04f 0200 	mov.w	r2, #0
 80011e4:	671a      	str	r2, [r3, #112]	; 0x70

	pid->prevRot[0] = 0.0; pid->prevRot[1] = 0.0; pid->prevRot[2] = 0.0;
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	f04f 0200 	mov.w	r2, #0
 80011ec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	f04f 0200 	mov.w	r2, #0
 80011f6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	f04f 0200 	mov.w	r2, #0
 8001200:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

	/* SET CLAMPS */
	pid->intLimMax = PID_MAXINT;
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	4a09      	ldr	r2, [pc, #36]	; (800122c <PID3_Init+0xe4>)
 8001208:	631a      	str	r2, [r3, #48]	; 0x30
	pid->intLimMin = PID_MININT;
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	4a08      	ldr	r2, [pc, #32]	; (8001230 <PID3_Init+0xe8>)
 800120e:	635a      	str	r2, [r3, #52]	; 0x34
	pid->outLimMax = PID_MAXOUT;
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	4a06      	ldr	r2, [pc, #24]	; (800122c <PID3_Init+0xe4>)
 8001214:	639a      	str	r2, [r3, #56]	; 0x38
	pid->outLimMin = PID_MINOUT;
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	4a05      	ldr	r2, [pc, #20]	; (8001230 <PID3_Init+0xe8>)
 800121a:	63da      	str	r2, [r3, #60]	; 0x3c

	return PID_OK;
 800121c:	2300      	movs	r3, #0
}
 800121e:	4618      	mov	r0, r3
 8001220:	3714      	adds	r7, #20
 8001222:	46bd      	mov	sp, r7
 8001224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001228:	4770      	bx	lr
 800122a:	bf00      	nop
 800122c:	447a0000 	.word	0x447a0000
 8001230:	c47a0000 	.word	0xc47a0000

08001234 <PID3_Clear>:

/* CLEAR STATE FUNCTION */
PID_StatusTypeDef PID3_Clear(PID3 *pid)
{
 8001234:	b480      	push	{r7}
 8001236:	b083      	sub	sp, #12
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
	/* CLEAR IMPORTANT VARIABLES */
	pid->out[0] = 0.0; pid->out[1] = 0.0; pid->out[2] = 0.0;
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	f04f 0200 	mov.w	r2, #0
 8001242:	601a      	str	r2, [r3, #0]
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	f04f 0200 	mov.w	r2, #0
 800124a:	605a      	str	r2, [r3, #4]
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	f04f 0200 	mov.w	r2, #0
 8001252:	609a      	str	r2, [r3, #8]

	pid->integral[0] = 0.0; pid->integral[1] = 0.0; pid->integral[2] = 0.0;
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	f04f 0200 	mov.w	r2, #0
 800125a:	65da      	str	r2, [r3, #92]	; 0x5c
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	f04f 0200 	mov.w	r2, #0
 8001262:	661a      	str	r2, [r3, #96]	; 0x60
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	f04f 0200 	mov.w	r2, #0
 800126a:	665a      	str	r2, [r3, #100]	; 0x64

	pid->prevError[0] = 0.0; pid->prevError[1] = 0.0; pid->prevError[2] = 0.0;
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	f04f 0200 	mov.w	r2, #0
 8001272:	669a      	str	r2, [r3, #104]	; 0x68
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	f04f 0200 	mov.w	r2, #0
 800127a:	66da      	str	r2, [r3, #108]	; 0x6c
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	f04f 0200 	mov.w	r2, #0
 8001282:	671a      	str	r2, [r3, #112]	; 0x70

	pid->prevRot[0] = 0.0; pid->prevRot[1] = 0.0; pid->prevRot[2] = 0.0;
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	f04f 0200 	mov.w	r2, #0
 800128a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	f04f 0200 	mov.w	r2, #0
 8001294:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	f04f 0200 	mov.w	r2, #0
 800129e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

	return PID_OK;
 80012a2:	2300      	movs	r3, #0
}
 80012a4:	4618      	mov	r0, r3
 80012a6:	370c      	adds	r7, #12
 80012a8:	46bd      	mov	sp, r7
 80012aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ae:	4770      	bx	lr

080012b0 <PID3_Set_Tau>:

/* SET FILTER TIME CONSTANT */
PID_StatusTypeDef PID3_Set_Tau(PID3 *pid, float t)
{
 80012b0:	b480      	push	{r7}
 80012b2:	b083      	sub	sp, #12
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
 80012b8:	ed87 0a00 	vstr	s0, [r7]
	if (t < 0.0) { return PID_ERROR; }
 80012bc:	edd7 7a00 	vldr	s15, [r7]
 80012c0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012c8:	d501      	bpl.n	80012ce <PID3_Set_Tau+0x1e>
 80012ca:	2301      	movs	r3, #1
 80012cc:	e003      	b.n	80012d6 <PID3_Set_Tau+0x26>

	pid->tau = t;
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	683a      	ldr	r2, [r7, #0]
 80012d2:	641a      	str	r2, [r3, #64]	; 0x40

	return PID_OK;
 80012d4:	2300      	movs	r3, #0
}
 80012d6:	4618      	mov	r0, r3
 80012d8:	370c      	adds	r7, #12
 80012da:	46bd      	mov	sp, r7
 80012dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e0:	4770      	bx	lr

080012e2 <PID3_Set_Integrator_Limit>:

/* SET INTEGRATOR LIMIT */
PID_StatusTypeDef PID3_Set_Integrator_Limit(PID3 *pid, float min, float max)
{
 80012e2:	b480      	push	{r7}
 80012e4:	b085      	sub	sp, #20
 80012e6:	af00      	add	r7, sp, #0
 80012e8:	60f8      	str	r0, [r7, #12]
 80012ea:	ed87 0a02 	vstr	s0, [r7, #8]
 80012ee:	edc7 0a01 	vstr	s1, [r7, #4]
	if ((min >= 0.0) | (max <= 0.0)) { return PID_ERROR; }
 80012f2:	edd7 7a02 	vldr	s15, [r7, #8]
 80012f6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012fe:	bfac      	ite	ge
 8001300:	2301      	movge	r3, #1
 8001302:	2300      	movlt	r3, #0
 8001304:	b2da      	uxtb	r2, r3
 8001306:	edd7 7a01 	vldr	s15, [r7, #4]
 800130a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800130e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001312:	bf94      	ite	ls
 8001314:	2301      	movls	r3, #1
 8001316:	2300      	movhi	r3, #0
 8001318:	b2db      	uxtb	r3, r3
 800131a:	4313      	orrs	r3, r2
 800131c:	b2db      	uxtb	r3, r3
 800131e:	2b00      	cmp	r3, #0
 8001320:	d001      	beq.n	8001326 <PID3_Set_Integrator_Limit+0x44>
 8001322:	2301      	movs	r3, #1
 8001324:	e006      	b.n	8001334 <PID3_Set_Integrator_Limit+0x52>

	pid->intLimMax = max;
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	687a      	ldr	r2, [r7, #4]
 800132a:	631a      	str	r2, [r3, #48]	; 0x30
	pid->intLimMin = min;
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	68ba      	ldr	r2, [r7, #8]
 8001330:	635a      	str	r2, [r3, #52]	; 0x34

	return PID_OK;
 8001332:	2300      	movs	r3, #0
}
 8001334:	4618      	mov	r0, r3
 8001336:	3714      	adds	r7, #20
 8001338:	46bd      	mov	sp, r7
 800133a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133e:	4770      	bx	lr

08001340 <PID3_Set_Output_Limit>:


/* SET OUTPUT LIMIT */
PID_StatusTypeDef PID3_Set_Output_Limit(PID3 *pid, float min, float max)
{
 8001340:	b480      	push	{r7}
 8001342:	b085      	sub	sp, #20
 8001344:	af00      	add	r7, sp, #0
 8001346:	60f8      	str	r0, [r7, #12]
 8001348:	ed87 0a02 	vstr	s0, [r7, #8]
 800134c:	edc7 0a01 	vstr	s1, [r7, #4]
	if ((min >= 0.0) | (max <= 0.0)) { return PID_ERROR; }
 8001350:	edd7 7a02 	vldr	s15, [r7, #8]
 8001354:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001358:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800135c:	bfac      	ite	ge
 800135e:	2301      	movge	r3, #1
 8001360:	2300      	movlt	r3, #0
 8001362:	b2da      	uxtb	r2, r3
 8001364:	edd7 7a01 	vldr	s15, [r7, #4]
 8001368:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800136c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001370:	bf94      	ite	ls
 8001372:	2301      	movls	r3, #1
 8001374:	2300      	movhi	r3, #0
 8001376:	b2db      	uxtb	r3, r3
 8001378:	4313      	orrs	r3, r2
 800137a:	b2db      	uxtb	r3, r3
 800137c:	2b00      	cmp	r3, #0
 800137e:	d001      	beq.n	8001384 <PID3_Set_Output_Limit+0x44>
 8001380:	2301      	movs	r3, #1
 8001382:	e006      	b.n	8001392 <PID3_Set_Output_Limit+0x52>

	pid->outLimMax = max;
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	687a      	ldr	r2, [r7, #4]
 8001388:	639a      	str	r2, [r3, #56]	; 0x38
	pid->outLimMin = min;
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	68ba      	ldr	r2, [r7, #8]
 800138e:	63da      	str	r2, [r3, #60]	; 0x3c

	return PID_OK;
 8001390:	2300      	movs	r3, #0
}
 8001392:	4618      	mov	r0, r3
 8001394:	3714      	adds	r7, #20
 8001396:	46bd      	mov	sp, r7
 8001398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139c:	4770      	bx	lr
	...

080013a0 <PID3_Update>:

/* ADVANCE TIMESTEP FUNCTION */
PID_StatusTypeDef PID3_Update(PID3 *pid, float *set, float *rot, float T)
{
 80013a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80013a4:	b086      	sub	sp, #24
 80013a6:	af00      	add	r7, sp, #0
 80013a8:	60f8      	str	r0, [r7, #12]
 80013aa:	60b9      	str	r1, [r7, #8]
 80013ac:	607a      	str	r2, [r7, #4]
 80013ae:	ed87 0a00 	vstr	s0, [r7]
	// FOR EACH AXIS
	for (int i = 0; i < 3; i++)
 80013b2:	2300      	movs	r3, #0
 80013b4:	617b      	str	r3, [r7, #20]
 80013b6:	e1f1      	b.n	800179c <PID3_Update+0x3fc>
	{
		// CALCULATE ERROR
		pid->error[i] = set[i] - rot[i];
 80013b8:	697b      	ldr	r3, [r7, #20]
 80013ba:	009b      	lsls	r3, r3, #2
 80013bc:	68ba      	ldr	r2, [r7, #8]
 80013be:	4413      	add	r3, r2
 80013c0:	ed93 7a00 	vldr	s14, [r3]
 80013c4:	697b      	ldr	r3, [r7, #20]
 80013c6:	009b      	lsls	r3, r3, #2
 80013c8:	687a      	ldr	r2, [r7, #4]
 80013ca:	4413      	add	r3, r2
 80013cc:	edd3 7a00 	vldr	s15, [r3]
 80013d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013d4:	68fa      	ldr	r2, [r7, #12]
 80013d6:	697b      	ldr	r3, [r7, #20]
 80013d8:	3310      	adds	r3, #16
 80013da:	009b      	lsls	r3, r3, #2
 80013dc:	4413      	add	r3, r2
 80013de:	3304      	adds	r3, #4
 80013e0:	edc3 7a00 	vstr	s15, [r3]

		// CALCULATE PROPORTIONAL TERM
		pid->proportional[i] = pid->Kp[i] * pid->error[i];
 80013e4:	68fa      	ldr	r2, [r7, #12]
 80013e6:	697b      	ldr	r3, [r7, #20]
 80013e8:	3302      	adds	r3, #2
 80013ea:	009b      	lsls	r3, r3, #2
 80013ec:	4413      	add	r3, r2
 80013ee:	3304      	adds	r3, #4
 80013f0:	ed93 7a00 	vldr	s14, [r3]
 80013f4:	68fa      	ldr	r2, [r7, #12]
 80013f6:	697b      	ldr	r3, [r7, #20]
 80013f8:	3310      	adds	r3, #16
 80013fa:	009b      	lsls	r3, r3, #2
 80013fc:	4413      	add	r3, r2
 80013fe:	3304      	adds	r3, #4
 8001400:	edd3 7a00 	vldr	s15, [r3]
 8001404:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001408:	68fa      	ldr	r2, [r7, #12]
 800140a:	697b      	ldr	r3, [r7, #20]
 800140c:	3314      	adds	r3, #20
 800140e:	009b      	lsls	r3, r3, #2
 8001410:	4413      	add	r3, r2
 8001412:	edc3 7a00 	vstr	s15, [r3]

		// CALCULATE INTEGRAL TERM AND CLAMP
		pid->integral[i] += 0.5*(pid->Ki[i])*T*(pid->error[i] + pid->prevError[i]);
 8001416:	68fa      	ldr	r2, [r7, #12]
 8001418:	697b      	ldr	r3, [r7, #20]
 800141a:	3316      	adds	r3, #22
 800141c:	009b      	lsls	r3, r3, #2
 800141e:	4413      	add	r3, r2
 8001420:	3304      	adds	r3, #4
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	4618      	mov	r0, r3
 8001426:	f7ff f88f 	bl	8000548 <__aeabi_f2d>
 800142a:	4680      	mov	r8, r0
 800142c:	4689      	mov	r9, r1
 800142e:	68fa      	ldr	r2, [r7, #12]
 8001430:	697b      	ldr	r3, [r7, #20]
 8001432:	3306      	adds	r3, #6
 8001434:	009b      	lsls	r3, r3, #2
 8001436:	4413      	add	r3, r2
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	4618      	mov	r0, r3
 800143c:	f7ff f884 	bl	8000548 <__aeabi_f2d>
 8001440:	f04f 0200 	mov.w	r2, #0
 8001444:	4b4c      	ldr	r3, [pc, #304]	; (8001578 <PID3_Update+0x1d8>)
 8001446:	f7ff f8d7 	bl	80005f8 <__aeabi_dmul>
 800144a:	4602      	mov	r2, r0
 800144c:	460b      	mov	r3, r1
 800144e:	4692      	mov	sl, r2
 8001450:	469b      	mov	fp, r3
 8001452:	6838      	ldr	r0, [r7, #0]
 8001454:	f7ff f878 	bl	8000548 <__aeabi_f2d>
 8001458:	4602      	mov	r2, r0
 800145a:	460b      	mov	r3, r1
 800145c:	4650      	mov	r0, sl
 800145e:	4659      	mov	r1, fp
 8001460:	f7ff f8ca 	bl	80005f8 <__aeabi_dmul>
 8001464:	4602      	mov	r2, r0
 8001466:	460b      	mov	r3, r1
 8001468:	4692      	mov	sl, r2
 800146a:	469b      	mov	fp, r3
 800146c:	68fa      	ldr	r2, [r7, #12]
 800146e:	697b      	ldr	r3, [r7, #20]
 8001470:	3310      	adds	r3, #16
 8001472:	009b      	lsls	r3, r3, #2
 8001474:	4413      	add	r3, r2
 8001476:	3304      	adds	r3, #4
 8001478:	ed93 7a00 	vldr	s14, [r3]
 800147c:	68fa      	ldr	r2, [r7, #12]
 800147e:	697b      	ldr	r3, [r7, #20]
 8001480:	331a      	adds	r3, #26
 8001482:	009b      	lsls	r3, r3, #2
 8001484:	4413      	add	r3, r2
 8001486:	edd3 7a00 	vldr	s15, [r3]
 800148a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800148e:	ee17 0a90 	vmov	r0, s15
 8001492:	f7ff f859 	bl	8000548 <__aeabi_f2d>
 8001496:	4602      	mov	r2, r0
 8001498:	460b      	mov	r3, r1
 800149a:	4650      	mov	r0, sl
 800149c:	4659      	mov	r1, fp
 800149e:	f7ff f8ab 	bl	80005f8 <__aeabi_dmul>
 80014a2:	4602      	mov	r2, r0
 80014a4:	460b      	mov	r3, r1
 80014a6:	4640      	mov	r0, r8
 80014a8:	4649      	mov	r1, r9
 80014aa:	f7fe feef 	bl	800028c <__adddf3>
 80014ae:	4602      	mov	r2, r0
 80014b0:	460b      	mov	r3, r1
 80014b2:	4610      	mov	r0, r2
 80014b4:	4619      	mov	r1, r3
 80014b6:	f7ff fb77 	bl	8000ba8 <__aeabi_d2f>
 80014ba:	4601      	mov	r1, r0
 80014bc:	68fa      	ldr	r2, [r7, #12]
 80014be:	697b      	ldr	r3, [r7, #20]
 80014c0:	3316      	adds	r3, #22
 80014c2:	009b      	lsls	r3, r3, #2
 80014c4:	4413      	add	r3, r2
 80014c6:	3304      	adds	r3, #4
 80014c8:	6019      	str	r1, [r3, #0]
		pid->integral[i] = fmax(pid->integral[i], pid->intLimMin);
 80014ca:	68fa      	ldr	r2, [r7, #12]
 80014cc:	697b      	ldr	r3, [r7, #20]
 80014ce:	3316      	adds	r3, #22
 80014d0:	009b      	lsls	r3, r3, #2
 80014d2:	4413      	add	r3, r2
 80014d4:	3304      	adds	r3, #4
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	4618      	mov	r0, r3
 80014da:	f7ff f835 	bl	8000548 <__aeabi_f2d>
 80014de:	4680      	mov	r8, r0
 80014e0:	4689      	mov	r9, r1
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80014e6:	4618      	mov	r0, r3
 80014e8:	f7ff f82e 	bl	8000548 <__aeabi_f2d>
 80014ec:	4602      	mov	r2, r0
 80014ee:	460b      	mov	r3, r1
 80014f0:	ec43 2b11 	vmov	d1, r2, r3
 80014f4:	ec49 8b10 	vmov	d0, r8, r9
 80014f8:	f00b fec2 	bl	800d280 <fmax>
 80014fc:	ec53 2b10 	vmov	r2, r3, d0
 8001500:	4610      	mov	r0, r2
 8001502:	4619      	mov	r1, r3
 8001504:	f7ff fb50 	bl	8000ba8 <__aeabi_d2f>
 8001508:	4601      	mov	r1, r0
 800150a:	68fa      	ldr	r2, [r7, #12]
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	3316      	adds	r3, #22
 8001510:	009b      	lsls	r3, r3, #2
 8001512:	4413      	add	r3, r2
 8001514:	3304      	adds	r3, #4
 8001516:	6019      	str	r1, [r3, #0]
	    pid->integral[i] = fmin(pid->integral[i], pid->intLimMax);
 8001518:	68fa      	ldr	r2, [r7, #12]
 800151a:	697b      	ldr	r3, [r7, #20]
 800151c:	3316      	adds	r3, #22
 800151e:	009b      	lsls	r3, r3, #2
 8001520:	4413      	add	r3, r2
 8001522:	3304      	adds	r3, #4
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	4618      	mov	r0, r3
 8001528:	f7ff f80e 	bl	8000548 <__aeabi_f2d>
 800152c:	4680      	mov	r8, r0
 800152e:	4689      	mov	r9, r1
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001534:	4618      	mov	r0, r3
 8001536:	f7ff f807 	bl	8000548 <__aeabi_f2d>
 800153a:	4602      	mov	r2, r0
 800153c:	460b      	mov	r3, r1
 800153e:	ec43 2b11 	vmov	d1, r2, r3
 8001542:	ec49 8b10 	vmov	d0, r8, r9
 8001546:	f00b fec2 	bl	800d2ce <fmin>
 800154a:	ec53 2b10 	vmov	r2, r3, d0
 800154e:	4610      	mov	r0, r2
 8001550:	4619      	mov	r1, r3
 8001552:	f7ff fb29 	bl	8000ba8 <__aeabi_d2f>
 8001556:	4601      	mov	r1, r0
 8001558:	68fa      	ldr	r2, [r7, #12]
 800155a:	697b      	ldr	r3, [r7, #20]
 800155c:	3316      	adds	r3, #22
 800155e:	009b      	lsls	r3, r3, #2
 8001560:	4413      	add	r3, r2
 8001562:	3304      	adds	r3, #4
 8001564:	6019      	str	r1, [r3, #0]

		// CALCULATE DERIVATIVE TERM (ON MEASUREMENT)
		if (T == 0) { return PID_ERROR; }
 8001566:	edd7 7a00 	vldr	s15, [r7]
 800156a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800156e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001572:	d103      	bne.n	800157c <PID3_Update+0x1dc>
 8001574:	2301      	movs	r3, #1
 8001576:	e116      	b.n	80017a6 <PID3_Update+0x406>
 8001578:	3fe00000 	.word	0x3fe00000
		pid->derivative[i] = -(2.0*(pid->Kd[i])*(rot[i] - pid->prevRot[i]) + (2.0*pid->tau - T)*pid->derivative[i])/(2.0*pid->tau + T);
 800157c:	68fa      	ldr	r2, [r7, #12]
 800157e:	697b      	ldr	r3, [r7, #20]
 8001580:	3308      	adds	r3, #8
 8001582:	009b      	lsls	r3, r3, #2
 8001584:	4413      	add	r3, r2
 8001586:	3304      	adds	r3, #4
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	4618      	mov	r0, r3
 800158c:	f7fe ffdc 	bl	8000548 <__aeabi_f2d>
 8001590:	4602      	mov	r2, r0
 8001592:	460b      	mov	r3, r1
 8001594:	f7fe fe7a 	bl	800028c <__adddf3>
 8001598:	4602      	mov	r2, r0
 800159a:	460b      	mov	r3, r1
 800159c:	4690      	mov	r8, r2
 800159e:	4699      	mov	r9, r3
 80015a0:	697b      	ldr	r3, [r7, #20]
 80015a2:	009b      	lsls	r3, r3, #2
 80015a4:	687a      	ldr	r2, [r7, #4]
 80015a6:	4413      	add	r3, r2
 80015a8:	ed93 7a00 	vldr	s14, [r3]
 80015ac:	68fa      	ldr	r2, [r7, #12]
 80015ae:	697b      	ldr	r3, [r7, #20]
 80015b0:	3320      	adds	r3, #32
 80015b2:	009b      	lsls	r3, r3, #2
 80015b4:	4413      	add	r3, r2
 80015b6:	edd3 7a00 	vldr	s15, [r3]
 80015ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015be:	ee17 0a90 	vmov	r0, s15
 80015c2:	f7fe ffc1 	bl	8000548 <__aeabi_f2d>
 80015c6:	4602      	mov	r2, r0
 80015c8:	460b      	mov	r3, r1
 80015ca:	4640      	mov	r0, r8
 80015cc:	4649      	mov	r1, r9
 80015ce:	f7ff f813 	bl	80005f8 <__aeabi_dmul>
 80015d2:	4602      	mov	r2, r0
 80015d4:	460b      	mov	r3, r1
 80015d6:	4690      	mov	r8, r2
 80015d8:	4699      	mov	r9, r3
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015de:	4618      	mov	r0, r3
 80015e0:	f7fe ffb2 	bl	8000548 <__aeabi_f2d>
 80015e4:	4602      	mov	r2, r0
 80015e6:	460b      	mov	r3, r1
 80015e8:	f7fe fe50 	bl	800028c <__adddf3>
 80015ec:	4602      	mov	r2, r0
 80015ee:	460b      	mov	r3, r1
 80015f0:	4692      	mov	sl, r2
 80015f2:	469b      	mov	fp, r3
 80015f4:	6838      	ldr	r0, [r7, #0]
 80015f6:	f7fe ffa7 	bl	8000548 <__aeabi_f2d>
 80015fa:	4602      	mov	r2, r0
 80015fc:	460b      	mov	r3, r1
 80015fe:	4650      	mov	r0, sl
 8001600:	4659      	mov	r1, fp
 8001602:	f7fe fe41 	bl	8000288 <__aeabi_dsub>
 8001606:	4602      	mov	r2, r0
 8001608:	460b      	mov	r3, r1
 800160a:	4692      	mov	sl, r2
 800160c:	469b      	mov	fp, r3
 800160e:	68fa      	ldr	r2, [r7, #12]
 8001610:	697b      	ldr	r3, [r7, #20]
 8001612:	331c      	adds	r3, #28
 8001614:	009b      	lsls	r3, r3, #2
 8001616:	4413      	add	r3, r2
 8001618:	3304      	adds	r3, #4
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	4618      	mov	r0, r3
 800161e:	f7fe ff93 	bl	8000548 <__aeabi_f2d>
 8001622:	4602      	mov	r2, r0
 8001624:	460b      	mov	r3, r1
 8001626:	4650      	mov	r0, sl
 8001628:	4659      	mov	r1, fp
 800162a:	f7fe ffe5 	bl	80005f8 <__aeabi_dmul>
 800162e:	4602      	mov	r2, r0
 8001630:	460b      	mov	r3, r1
 8001632:	4640      	mov	r0, r8
 8001634:	4649      	mov	r1, r9
 8001636:	f7fe fe29 	bl	800028c <__adddf3>
 800163a:	4602      	mov	r2, r0
 800163c:	460b      	mov	r3, r1
 800163e:	4614      	mov	r4, r2
 8001640:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001648:	4618      	mov	r0, r3
 800164a:	f7fe ff7d 	bl	8000548 <__aeabi_f2d>
 800164e:	4602      	mov	r2, r0
 8001650:	460b      	mov	r3, r1
 8001652:	f7fe fe1b 	bl	800028c <__adddf3>
 8001656:	4602      	mov	r2, r0
 8001658:	460b      	mov	r3, r1
 800165a:	4690      	mov	r8, r2
 800165c:	4699      	mov	r9, r3
 800165e:	6838      	ldr	r0, [r7, #0]
 8001660:	f7fe ff72 	bl	8000548 <__aeabi_f2d>
 8001664:	4602      	mov	r2, r0
 8001666:	460b      	mov	r3, r1
 8001668:	4640      	mov	r0, r8
 800166a:	4649      	mov	r1, r9
 800166c:	f7fe fe0e 	bl	800028c <__adddf3>
 8001670:	4602      	mov	r2, r0
 8001672:	460b      	mov	r3, r1
 8001674:	4620      	mov	r0, r4
 8001676:	4629      	mov	r1, r5
 8001678:	f7ff f8e8 	bl	800084c <__aeabi_ddiv>
 800167c:	4602      	mov	r2, r0
 800167e:	460b      	mov	r3, r1
 8001680:	4610      	mov	r0, r2
 8001682:	4619      	mov	r1, r3
 8001684:	f7ff fa90 	bl	8000ba8 <__aeabi_d2f>
 8001688:	4601      	mov	r1, r0
 800168a:	68fa      	ldr	r2, [r7, #12]
 800168c:	697b      	ldr	r3, [r7, #20]
 800168e:	331c      	adds	r3, #28
 8001690:	009b      	lsls	r3, r3, #2
 8001692:	4413      	add	r3, r2
 8001694:	3304      	adds	r3, #4
 8001696:	6019      	str	r1, [r3, #0]

		// CALCULATE OUTPUT AND CLAMP
		pid->out[i] = pid->proportional[i] + pid->integral[i] + pid->derivative[i];
 8001698:	68fa      	ldr	r2, [r7, #12]
 800169a:	697b      	ldr	r3, [r7, #20]
 800169c:	3314      	adds	r3, #20
 800169e:	009b      	lsls	r3, r3, #2
 80016a0:	4413      	add	r3, r2
 80016a2:	ed93 7a00 	vldr	s14, [r3]
 80016a6:	68fa      	ldr	r2, [r7, #12]
 80016a8:	697b      	ldr	r3, [r7, #20]
 80016aa:	3316      	adds	r3, #22
 80016ac:	009b      	lsls	r3, r3, #2
 80016ae:	4413      	add	r3, r2
 80016b0:	3304      	adds	r3, #4
 80016b2:	edd3 7a00 	vldr	s15, [r3]
 80016b6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80016ba:	68fa      	ldr	r2, [r7, #12]
 80016bc:	697b      	ldr	r3, [r7, #20]
 80016be:	331c      	adds	r3, #28
 80016c0:	009b      	lsls	r3, r3, #2
 80016c2:	4413      	add	r3, r2
 80016c4:	3304      	adds	r3, #4
 80016c6:	edd3 7a00 	vldr	s15, [r3]
 80016ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016ce:	68fa      	ldr	r2, [r7, #12]
 80016d0:	697b      	ldr	r3, [r7, #20]
 80016d2:	009b      	lsls	r3, r3, #2
 80016d4:	4413      	add	r3, r2
 80016d6:	edc3 7a00 	vstr	s15, [r3]
		pid->out[i] = fmax(pid->out[i], pid->outLimMin);
 80016da:	68fa      	ldr	r2, [r7, #12]
 80016dc:	697b      	ldr	r3, [r7, #20]
 80016de:	009b      	lsls	r3, r3, #2
 80016e0:	4413      	add	r3, r2
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	4618      	mov	r0, r3
 80016e6:	f7fe ff2f 	bl	8000548 <__aeabi_f2d>
 80016ea:	4680      	mov	r8, r0
 80016ec:	4689      	mov	r9, r1
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80016f2:	4618      	mov	r0, r3
 80016f4:	f7fe ff28 	bl	8000548 <__aeabi_f2d>
 80016f8:	4602      	mov	r2, r0
 80016fa:	460b      	mov	r3, r1
 80016fc:	ec43 2b11 	vmov	d1, r2, r3
 8001700:	ec49 8b10 	vmov	d0, r8, r9
 8001704:	f00b fdbc 	bl	800d280 <fmax>
 8001708:	ec53 2b10 	vmov	r2, r3, d0
 800170c:	4610      	mov	r0, r2
 800170e:	4619      	mov	r1, r3
 8001710:	f7ff fa4a 	bl	8000ba8 <__aeabi_d2f>
 8001714:	4601      	mov	r1, r0
 8001716:	68fa      	ldr	r2, [r7, #12]
 8001718:	697b      	ldr	r3, [r7, #20]
 800171a:	009b      	lsls	r3, r3, #2
 800171c:	4413      	add	r3, r2
 800171e:	6019      	str	r1, [r3, #0]
		pid->out[i] = fmin(pid->out[i], pid->outLimMax);
 8001720:	68fa      	ldr	r2, [r7, #12]
 8001722:	697b      	ldr	r3, [r7, #20]
 8001724:	009b      	lsls	r3, r3, #2
 8001726:	4413      	add	r3, r2
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	4618      	mov	r0, r3
 800172c:	f7fe ff0c 	bl	8000548 <__aeabi_f2d>
 8001730:	4680      	mov	r8, r0
 8001732:	4689      	mov	r9, r1
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001738:	4618      	mov	r0, r3
 800173a:	f7fe ff05 	bl	8000548 <__aeabi_f2d>
 800173e:	4602      	mov	r2, r0
 8001740:	460b      	mov	r3, r1
 8001742:	ec43 2b11 	vmov	d1, r2, r3
 8001746:	ec49 8b10 	vmov	d0, r8, r9
 800174a:	f00b fdc0 	bl	800d2ce <fmin>
 800174e:	ec53 2b10 	vmov	r2, r3, d0
 8001752:	4610      	mov	r0, r2
 8001754:	4619      	mov	r1, r3
 8001756:	f7ff fa27 	bl	8000ba8 <__aeabi_d2f>
 800175a:	4601      	mov	r1, r0
 800175c:	68fa      	ldr	r2, [r7, #12]
 800175e:	697b      	ldr	r3, [r7, #20]
 8001760:	009b      	lsls	r3, r3, #2
 8001762:	4413      	add	r3, r2
 8001764:	6019      	str	r1, [r3, #0]
		// OLD CLAMPING METHOD
		//pid->out[i] = (pid->out[i] > pid->outLimMax) ? pid->outLimMax : pid->out[i];
		//pid->out[i] = (pid->out[i] < pid->outLimMin) ? pid->outLimMin : pid->out[i];

		// UPDATE TEMPVARS
		pid->prevError[i] = pid->error[i];
 8001766:	68fa      	ldr	r2, [r7, #12]
 8001768:	697b      	ldr	r3, [r7, #20]
 800176a:	3310      	adds	r3, #16
 800176c:	009b      	lsls	r3, r3, #2
 800176e:	4413      	add	r3, r2
 8001770:	3304      	adds	r3, #4
 8001772:	681a      	ldr	r2, [r3, #0]
 8001774:	68f9      	ldr	r1, [r7, #12]
 8001776:	697b      	ldr	r3, [r7, #20]
 8001778:	331a      	adds	r3, #26
 800177a:	009b      	lsls	r3, r3, #2
 800177c:	440b      	add	r3, r1
 800177e:	601a      	str	r2, [r3, #0]
		pid->prevRot[i]   = rot[i];
 8001780:	697b      	ldr	r3, [r7, #20]
 8001782:	009b      	lsls	r3, r3, #2
 8001784:	687a      	ldr	r2, [r7, #4]
 8001786:	4413      	add	r3, r2
 8001788:	681a      	ldr	r2, [r3, #0]
 800178a:	68f9      	ldr	r1, [r7, #12]
 800178c:	697b      	ldr	r3, [r7, #20]
 800178e:	3320      	adds	r3, #32
 8001790:	009b      	lsls	r3, r3, #2
 8001792:	440b      	add	r3, r1
 8001794:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < 3; i++)
 8001796:	697b      	ldr	r3, [r7, #20]
 8001798:	3301      	adds	r3, #1
 800179a:	617b      	str	r3, [r7, #20]
 800179c:	697b      	ldr	r3, [r7, #20]
 800179e:	2b02      	cmp	r3, #2
 80017a0:	f77f ae0a 	ble.w	80013b8 <PID3_Update+0x18>
	}

	return PID_OK;
 80017a4:	2300      	movs	r3, #0
}
 80017a6:	4618      	mov	r0, r3
 80017a8:	3718      	adds	r7, #24
 80017aa:	46bd      	mov	sp, r7
 80017ac:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080017b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017b4:	f001 fdec 	bl	8003390 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017b8:	f000 f84e 	bl	8001858 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017bc:	f000 fa9c 	bl	8001cf8 <MX_GPIO_Init>
  MX_I2C1_Init();
 80017c0:	f000 f8b4 	bl	800192c <MX_I2C1_Init>
  MX_USB_DEVICE_Init();
 80017c4:	f008 fece 	bl	800a564 <MX_USB_DEVICE_Init>
  MX_TIM7_Init();
 80017c8:	f000 fa60 	bl	8001c8c <MX_TIM7_Init>
  MX_TIM6_Init();
 80017cc:	f000 fa28 	bl	8001c20 <MX_TIM6_Init>
  MX_TIM2_Init();
 80017d0:	f000 f8da 	bl	8001988 <MX_TIM2_Init>
  MX_TIM3_Init();
 80017d4:	f000 f952 	bl	8001a7c <MX_TIM3_Init>
  MX_TIM4_Init();
 80017d8:	f000 f9c4 	bl	8001b64 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim7);	// START 50Hz SERIAL UPDATE TIMER
 80017dc:	4817      	ldr	r0, [pc, #92]	; (800183c <main+0x8c>)
 80017de:	f004 ff1a 	bl	8006616 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim6);    	// START TIMEKEEPING TIMER
 80017e2:	4817      	ldr	r0, [pc, #92]	; (8001840 <main+0x90>)
 80017e4:	f004 fef3 	bl	80065ce <HAL_TIM_Base_Start>

  BMI088_Wrapper_Init();			// INITIALIZE GYROSCOPE
 80017e8:	f000 fd64 	bl	80022b4 <BMI088_Wrapper_Init>
  OS125_Wrapper_Init();				// INITIALIZE ONESHOT125 OUTPUT DRIVER
 80017ec:	f000 fd78 	bl	80022e0 <OS125_Wrapper_Init>
  PID3_Wrapper_Init();				// INITALIZE PID CONTROLLER
 80017f0:	f000 fd9c 	bl	800232c <PID3_Wrapper_Init>
  QUAD_Wrapper_Init();				// INITIALIZE QUAD STRUCTURE
 80017f4:	f000 fd40 	bl	8002278 <QUAD_Wrapper_Init>

  PWM_INPUT_START();             	// START RX INPUT CAPTURE TIMERS
 80017f8:	f000 fdd8 	bl	80023ac <PWM_INPUT_START>
  PWM_OUTPUT_START();				// START PWM OUTPUT TIMERS
 80017fc:	f000 fdf6 	bl	80023ec <PWM_OUTPUT_START>

  // TURN ON STATUS LED
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 8001800:	2201      	movs	r2, #1
 8001802:	2140      	movs	r1, #64	; 0x40
 8001804:	480f      	ldr	r0, [pc, #60]	; (8001844 <main+0x94>)
 8001806:	f002 f903 	bl	8003a10 <HAL_GPIO_WritePin>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  // CHECK IF DATA_READY FLAG IS SET
	  if (DATA_STATUS == DATA_READY)
 800180a:	4b0f      	ldr	r3, [pc, #60]	; (8001848 <main+0x98>)
 800180c:	781b      	ldrb	r3, [r3, #0]
 800180e:	b2db      	uxtb	r3, r3
 8001810:	2b01      	cmp	r3, #1
 8001812:	d106      	bne.n	8001822 <main+0x72>
	  {
		  QUAD_UPDATE(&quad, IC_Elapsed);
 8001814:	490d      	ldr	r1, [pc, #52]	; (800184c <main+0x9c>)
 8001816:	480e      	ldr	r0, [pc, #56]	; (8001850 <main+0xa0>)
 8001818:	f001 f912 	bl	8002a40 <QUAD_UPDATE>

		  // RESET DATA_READY FLAG
		  DATA_STATUS = DATA_RESET;
 800181c:	4b0a      	ldr	r3, [pc, #40]	; (8001848 <main+0x98>)
 800181e:	2200      	movs	r2, #0
 8001820:	701a      	strb	r2, [r3, #0]
	  }

	  // CHECK IF UPDATE_READY FLAG IS SET
	  if (UPDATE_STATUS == UPDATE_READY)
 8001822:	4b0c      	ldr	r3, [pc, #48]	; (8001854 <main+0xa4>)
 8001824:	781b      	ldrb	r3, [r3, #0]
 8001826:	b2db      	uxtb	r3, r3
 8001828:	2b01      	cmp	r3, #1
 800182a:	d1ee      	bne.n	800180a <main+0x5a>
	  {
		  QUAD_SEND_ORIENTATION(&quad);
 800182c:	4808      	ldr	r0, [pc, #32]	; (8001850 <main+0xa0>)
 800182e:	f001 fabb 	bl	8002da8 <QUAD_SEND_ORIENTATION>
		  //sprintf(buf, "%i\t%i\t%i\t%i\t%i\t%i\t\n", IC_Elapsed[0], IC_Elapsed[1], IC_Elapsed[2], IC_Elapsed[3], IC_Elapsed[4], IC_Elapsed[5]);
		  //CDC_Transmit_FS((uint8_t*)(buf), strlen(buf));

		  // RESET UPDATE_READY FLAG
		  UPDATE_STATUS = UPDATE_RESET;
 8001832:	4b08      	ldr	r3, [pc, #32]	; (8001854 <main+0xa4>)
 8001834:	2200      	movs	r2, #0
 8001836:	701a      	strb	r2, [r3, #0]
	  if (DATA_STATUS == DATA_READY)
 8001838:	e7e7      	b.n	800180a <main+0x5a>
 800183a:	bf00      	nop
 800183c:	200006b4 	.word	0x200006b4
 8001840:	20000558 	.word	0x20000558
 8001844:	40020800 	.word	0x40020800
 8001848:	200003a0 	.word	0x200003a0
 800184c:	20000394 	.word	0x20000394
 8001850:	20000598 	.word	0x20000598
 8001854:	200003a1 	.word	0x200003a1

08001858 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b094      	sub	sp, #80	; 0x50
 800185c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800185e:	f107 0320 	add.w	r3, r7, #32
 8001862:	2230      	movs	r2, #48	; 0x30
 8001864:	2100      	movs	r1, #0
 8001866:	4618      	mov	r0, r3
 8001868:	f009 fbca 	bl	800b000 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800186c:	f107 030c 	add.w	r3, r7, #12
 8001870:	2200      	movs	r2, #0
 8001872:	601a      	str	r2, [r3, #0]
 8001874:	605a      	str	r2, [r3, #4]
 8001876:	609a      	str	r2, [r3, #8]
 8001878:	60da      	str	r2, [r3, #12]
 800187a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800187c:	2300      	movs	r3, #0
 800187e:	60bb      	str	r3, [r7, #8]
 8001880:	4b28      	ldr	r3, [pc, #160]	; (8001924 <SystemClock_Config+0xcc>)
 8001882:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001884:	4a27      	ldr	r2, [pc, #156]	; (8001924 <SystemClock_Config+0xcc>)
 8001886:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800188a:	6413      	str	r3, [r2, #64]	; 0x40
 800188c:	4b25      	ldr	r3, [pc, #148]	; (8001924 <SystemClock_Config+0xcc>)
 800188e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001890:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001894:	60bb      	str	r3, [r7, #8]
 8001896:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001898:	2300      	movs	r3, #0
 800189a:	607b      	str	r3, [r7, #4]
 800189c:	4b22      	ldr	r3, [pc, #136]	; (8001928 <SystemClock_Config+0xd0>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	4a21      	ldr	r2, [pc, #132]	; (8001928 <SystemClock_Config+0xd0>)
 80018a2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018a6:	6013      	str	r3, [r2, #0]
 80018a8:	4b1f      	ldr	r3, [pc, #124]	; (8001928 <SystemClock_Config+0xd0>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018b0:	607b      	str	r3, [r7, #4]
 80018b2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80018b4:	2301      	movs	r3, #1
 80018b6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80018b8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80018bc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018be:	2302      	movs	r3, #2
 80018c0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80018c2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80018c6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80018c8:	2310      	movs	r3, #16
 80018ca:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 288;
 80018cc:	f44f 7390 	mov.w	r3, #288	; 0x120
 80018d0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80018d2:	2302      	movs	r3, #2
 80018d4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 6;
 80018d6:	2306      	movs	r3, #6
 80018d8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018da:	f107 0320 	add.w	r3, r7, #32
 80018de:	4618      	mov	r0, r3
 80018e0:	f004 f9fe 	bl	8005ce0 <HAL_RCC_OscConfig>
 80018e4:	4603      	mov	r3, r0
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d001      	beq.n	80018ee <SystemClock_Config+0x96>
  {
    Error_Handler();
 80018ea:	f000 fd95 	bl	8002418 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018ee:	230f      	movs	r3, #15
 80018f0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018f2:	2302      	movs	r3, #2
 80018f4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018f6:	2300      	movs	r3, #0
 80018f8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80018fa:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80018fe:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8001900:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001904:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001906:	f107 030c 	add.w	r3, r7, #12
 800190a:	2104      	movs	r1, #4
 800190c:	4618      	mov	r0, r3
 800190e:	f004 fc57 	bl	80061c0 <HAL_RCC_ClockConfig>
 8001912:	4603      	mov	r3, r0
 8001914:	2b00      	cmp	r3, #0
 8001916:	d001      	beq.n	800191c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001918:	f000 fd7e 	bl	8002418 <Error_Handler>
  }
}
 800191c:	bf00      	nop
 800191e:	3750      	adds	r7, #80	; 0x50
 8001920:	46bd      	mov	sp, r7
 8001922:	bd80      	pop	{r7, pc}
 8001924:	40023800 	.word	0x40023800
 8001928:	40007000 	.word	0x40007000

0800192c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001930:	4b12      	ldr	r3, [pc, #72]	; (800197c <MX_I2C1_Init+0x50>)
 8001932:	4a13      	ldr	r2, [pc, #76]	; (8001980 <MX_I2C1_Init+0x54>)
 8001934:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001936:	4b11      	ldr	r3, [pc, #68]	; (800197c <MX_I2C1_Init+0x50>)
 8001938:	4a12      	ldr	r2, [pc, #72]	; (8001984 <MX_I2C1_Init+0x58>)
 800193a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800193c:	4b0f      	ldr	r3, [pc, #60]	; (800197c <MX_I2C1_Init+0x50>)
 800193e:	2200      	movs	r2, #0
 8001940:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001942:	4b0e      	ldr	r3, [pc, #56]	; (800197c <MX_I2C1_Init+0x50>)
 8001944:	2200      	movs	r2, #0
 8001946:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001948:	4b0c      	ldr	r3, [pc, #48]	; (800197c <MX_I2C1_Init+0x50>)
 800194a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800194e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001950:	4b0a      	ldr	r3, [pc, #40]	; (800197c <MX_I2C1_Init+0x50>)
 8001952:	2200      	movs	r2, #0
 8001954:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001956:	4b09      	ldr	r3, [pc, #36]	; (800197c <MX_I2C1_Init+0x50>)
 8001958:	2200      	movs	r2, #0
 800195a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800195c:	4b07      	ldr	r3, [pc, #28]	; (800197c <MX_I2C1_Init+0x50>)
 800195e:	2200      	movs	r2, #0
 8001960:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001962:	4b06      	ldr	r3, [pc, #24]	; (800197c <MX_I2C1_Init+0x50>)
 8001964:	2200      	movs	r2, #0
 8001966:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001968:	4804      	ldr	r0, [pc, #16]	; (800197c <MX_I2C1_Init+0x50>)
 800196a:	f002 f883 	bl	8003a74 <HAL_I2C_Init>
 800196e:	4603      	mov	r3, r0
 8001970:	2b00      	cmp	r3, #0
 8001972:	d001      	beq.n	8001978 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001974:	f000 fd50 	bl	8002418 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001978:	bf00      	nop
 800197a:	bd80      	pop	{r7, pc}
 800197c:	20000438 	.word	0x20000438
 8001980:	40005400 	.word	0x40005400
 8001984:	00061a80 	.word	0x00061a80

08001988 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b08a      	sub	sp, #40	; 0x28
 800198c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800198e:	f107 0320 	add.w	r3, r7, #32
 8001992:	2200      	movs	r2, #0
 8001994:	601a      	str	r2, [r3, #0]
 8001996:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001998:	1d3b      	adds	r3, r7, #4
 800199a:	2200      	movs	r2, #0
 800199c:	601a      	str	r2, [r3, #0]
 800199e:	605a      	str	r2, [r3, #4]
 80019a0:	609a      	str	r2, [r3, #8]
 80019a2:	60da      	str	r2, [r3, #12]
 80019a4:	611a      	str	r2, [r3, #16]
 80019a6:	615a      	str	r2, [r3, #20]
 80019a8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80019aa:	4b33      	ldr	r3, [pc, #204]	; (8001a78 <MX_TIM2_Init+0xf0>)
 80019ac:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80019b0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1 - 1;
 80019b2:	4b31      	ldr	r3, [pc, #196]	; (8001a78 <MX_TIM2_Init+0xf0>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019b8:	4b2f      	ldr	r3, [pc, #188]	; (8001a78 <MX_TIM2_Init+0xf0>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 36000 - 1;
 80019be:	4b2e      	ldr	r3, [pc, #184]	; (8001a78 <MX_TIM2_Init+0xf0>)
 80019c0:	f648 429f 	movw	r2, #35999	; 0x8c9f
 80019c4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019c6:	4b2c      	ldr	r3, [pc, #176]	; (8001a78 <MX_TIM2_Init+0xf0>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019cc:	4b2a      	ldr	r3, [pc, #168]	; (8001a78 <MX_TIM2_Init+0xf0>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80019d2:	4829      	ldr	r0, [pc, #164]	; (8001a78 <MX_TIM2_Init+0xf0>)
 80019d4:	f004 fe43 	bl	800665e <HAL_TIM_PWM_Init>
 80019d8:	4603      	mov	r3, r0
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d001      	beq.n	80019e2 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 80019de:	f000 fd1b 	bl	8002418 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019e2:	2300      	movs	r3, #0
 80019e4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019e6:	2300      	movs	r3, #0
 80019e8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80019ea:	f107 0320 	add.w	r3, r7, #32
 80019ee:	4619      	mov	r1, r3
 80019f0:	4821      	ldr	r0, [pc, #132]	; (8001a78 <MX_TIM2_Init+0xf0>)
 80019f2:	f005 fdf5 	bl	80075e0 <HAL_TIMEx_MasterConfigSynchronization>
 80019f6:	4603      	mov	r3, r0
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d001      	beq.n	8001a00 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 80019fc:	f000 fd0c 	bl	8002418 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a00:	2360      	movs	r3, #96	; 0x60
 8001a02:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001a04:	2300      	movs	r3, #0
 8001a06:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a10:	1d3b      	adds	r3, r7, #4
 8001a12:	2200      	movs	r2, #0
 8001a14:	4619      	mov	r1, r3
 8001a16:	4818      	ldr	r0, [pc, #96]	; (8001a78 <MX_TIM2_Init+0xf0>)
 8001a18:	f005 f91a 	bl	8006c50 <HAL_TIM_PWM_ConfigChannel>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d001      	beq.n	8001a26 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8001a22:	f000 fcf9 	bl	8002418 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001a26:	1d3b      	adds	r3, r7, #4
 8001a28:	2204      	movs	r2, #4
 8001a2a:	4619      	mov	r1, r3
 8001a2c:	4812      	ldr	r0, [pc, #72]	; (8001a78 <MX_TIM2_Init+0xf0>)
 8001a2e:	f005 f90f 	bl	8006c50 <HAL_TIM_PWM_ConfigChannel>
 8001a32:	4603      	mov	r3, r0
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d001      	beq.n	8001a3c <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001a38:	f000 fcee 	bl	8002418 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001a3c:	1d3b      	adds	r3, r7, #4
 8001a3e:	2208      	movs	r2, #8
 8001a40:	4619      	mov	r1, r3
 8001a42:	480d      	ldr	r0, [pc, #52]	; (8001a78 <MX_TIM2_Init+0xf0>)
 8001a44:	f005 f904 	bl	8006c50 <HAL_TIM_PWM_ConfigChannel>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d001      	beq.n	8001a52 <MX_TIM2_Init+0xca>
  {
    Error_Handler();
 8001a4e:	f000 fce3 	bl	8002418 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001a52:	1d3b      	adds	r3, r7, #4
 8001a54:	220c      	movs	r2, #12
 8001a56:	4619      	mov	r1, r3
 8001a58:	4807      	ldr	r0, [pc, #28]	; (8001a78 <MX_TIM2_Init+0xf0>)
 8001a5a:	f005 f8f9 	bl	8006c50 <HAL_TIM_PWM_ConfigChannel>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d001      	beq.n	8001a68 <MX_TIM2_Init+0xe0>
  {
    Error_Handler();
 8001a64:	f000 fcd8 	bl	8002418 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001a68:	4803      	ldr	r0, [pc, #12]	; (8001a78 <MX_TIM2_Init+0xf0>)
 8001a6a:	f001 fb89 	bl	8003180 <HAL_TIM_MspPostInit>

}
 8001a6e:	bf00      	nop
 8001a70:	3728      	adds	r7, #40	; 0x28
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	20000674 	.word	0x20000674

08001a7c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b086      	sub	sp, #24
 8001a80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a82:	f107 0310 	add.w	r3, r7, #16
 8001a86:	2200      	movs	r2, #0
 8001a88:	601a      	str	r2, [r3, #0]
 8001a8a:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001a8c:	463b      	mov	r3, r7
 8001a8e:	2200      	movs	r2, #0
 8001a90:	601a      	str	r2, [r3, #0]
 8001a92:	605a      	str	r2, [r3, #4]
 8001a94:	609a      	str	r2, [r3, #8]
 8001a96:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001a98:	4b30      	ldr	r3, [pc, #192]	; (8001b5c <MX_TIM3_Init+0xe0>)
 8001a9a:	4a31      	ldr	r2, [pc, #196]	; (8001b60 <MX_TIM3_Init+0xe4>)
 8001a9c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72 - 1;
 8001a9e:	4b2f      	ldr	r3, [pc, #188]	; (8001b5c <MX_TIM3_Init+0xe0>)
 8001aa0:	2247      	movs	r2, #71	; 0x47
 8001aa2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001aa4:	4b2d      	ldr	r3, [pc, #180]	; (8001b5c <MX_TIM3_Init+0xe0>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65536 - 1;
 8001aaa:	4b2c      	ldr	r3, [pc, #176]	; (8001b5c <MX_TIM3_Init+0xe0>)
 8001aac:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001ab0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ab2:	4b2a      	ldr	r3, [pc, #168]	; (8001b5c <MX_TIM3_Init+0xe0>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ab8:	4b28      	ldr	r3, [pc, #160]	; (8001b5c <MX_TIM3_Init+0xe0>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8001abe:	4827      	ldr	r0, [pc, #156]	; (8001b5c <MX_TIM3_Init+0xe0>)
 8001ac0:	f004 fe8e 	bl	80067e0 <HAL_TIM_IC_Init>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d001      	beq.n	8001ace <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001aca:	f000 fca5 	bl	8002418 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001ad6:	f107 0310 	add.w	r3, r7, #16
 8001ada:	4619      	mov	r1, r3
 8001adc:	481f      	ldr	r0, [pc, #124]	; (8001b5c <MX_TIM3_Init+0xe0>)
 8001ade:	f005 fd7f 	bl	80075e0 <HAL_TIMEx_MasterConfigSynchronization>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d001      	beq.n	8001aec <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001ae8:	f000 fc96 	bl	8002418 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001aec:	2300      	movs	r3, #0
 8001aee:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001af0:	2301      	movs	r3, #1
 8001af2:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001af4:	2300      	movs	r3, #0
 8001af6:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001af8:	2300      	movs	r3, #0
 8001afa:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001afc:	463b      	mov	r3, r7
 8001afe:	2200      	movs	r2, #0
 8001b00:	4619      	mov	r1, r3
 8001b02:	4816      	ldr	r0, [pc, #88]	; (8001b5c <MX_TIM3_Init+0xe0>)
 8001b04:	f005 f808 	bl	8006b18 <HAL_TIM_IC_ConfigChannel>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d001      	beq.n	8001b12 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8001b0e:	f000 fc83 	bl	8002418 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001b12:	463b      	mov	r3, r7
 8001b14:	2204      	movs	r2, #4
 8001b16:	4619      	mov	r1, r3
 8001b18:	4810      	ldr	r0, [pc, #64]	; (8001b5c <MX_TIM3_Init+0xe0>)
 8001b1a:	f004 fffd 	bl	8006b18 <HAL_TIM_IC_ConfigChannel>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d001      	beq.n	8001b28 <MX_TIM3_Init+0xac>
  {
    Error_Handler();
 8001b24:	f000 fc78 	bl	8002418 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8001b28:	463b      	mov	r3, r7
 8001b2a:	2208      	movs	r2, #8
 8001b2c:	4619      	mov	r1, r3
 8001b2e:	480b      	ldr	r0, [pc, #44]	; (8001b5c <MX_TIM3_Init+0xe0>)
 8001b30:	f004 fff2 	bl	8006b18 <HAL_TIM_IC_ConfigChannel>
 8001b34:	4603      	mov	r3, r0
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d001      	beq.n	8001b3e <MX_TIM3_Init+0xc2>
  {
    Error_Handler();
 8001b3a:	f000 fc6d 	bl	8002418 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8001b3e:	463b      	mov	r3, r7
 8001b40:	220c      	movs	r2, #12
 8001b42:	4619      	mov	r1, r3
 8001b44:	4805      	ldr	r0, [pc, #20]	; (8001b5c <MX_TIM3_Init+0xe0>)
 8001b46:	f004 ffe7 	bl	8006b18 <HAL_TIM_IC_ConfigChannel>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d001      	beq.n	8001b54 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001b50:	f000 fc62 	bl	8002418 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001b54:	bf00      	nop
 8001b56:	3718      	adds	r7, #24
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}
 8001b5c:	20000518 	.word	0x20000518
 8001b60:	40000400 	.word	0x40000400

08001b64 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b086      	sub	sp, #24
 8001b68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b6a:	f107 0310 	add.w	r3, r7, #16
 8001b6e:	2200      	movs	r2, #0
 8001b70:	601a      	str	r2, [r3, #0]
 8001b72:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001b74:	463b      	mov	r3, r7
 8001b76:	2200      	movs	r2, #0
 8001b78:	601a      	str	r2, [r3, #0]
 8001b7a:	605a      	str	r2, [r3, #4]
 8001b7c:	609a      	str	r2, [r3, #8]
 8001b7e:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001b80:	4b25      	ldr	r3, [pc, #148]	; (8001c18 <MX_TIM4_Init+0xb4>)
 8001b82:	4a26      	ldr	r2, [pc, #152]	; (8001c1c <MX_TIM4_Init+0xb8>)
 8001b84:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 72 - 1;
 8001b86:	4b24      	ldr	r3, [pc, #144]	; (8001c18 <MX_TIM4_Init+0xb4>)
 8001b88:	2247      	movs	r2, #71	; 0x47
 8001b8a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b8c:	4b22      	ldr	r3, [pc, #136]	; (8001c18 <MX_TIM4_Init+0xb4>)
 8001b8e:	2200      	movs	r2, #0
 8001b90:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65536 - 1;
 8001b92:	4b21      	ldr	r3, [pc, #132]	; (8001c18 <MX_TIM4_Init+0xb4>)
 8001b94:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b98:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b9a:	4b1f      	ldr	r3, [pc, #124]	; (8001c18 <MX_TIM4_Init+0xb4>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ba0:	4b1d      	ldr	r3, [pc, #116]	; (8001c18 <MX_TIM4_Init+0xb4>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8001ba6:	481c      	ldr	r0, [pc, #112]	; (8001c18 <MX_TIM4_Init+0xb4>)
 8001ba8:	f004 fe1a 	bl	80067e0 <HAL_TIM_IC_Init>
 8001bac:	4603      	mov	r3, r0
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d001      	beq.n	8001bb6 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8001bb2:	f000 fc31 	bl	8002418 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001bbe:	f107 0310 	add.w	r3, r7, #16
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	4814      	ldr	r0, [pc, #80]	; (8001c18 <MX_TIM4_Init+0xb4>)
 8001bc6:	f005 fd0b 	bl	80075e0 <HAL_TIMEx_MasterConfigSynchronization>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d001      	beq.n	8001bd4 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8001bd0:	f000 fc22 	bl	8002418 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001bd8:	2301      	movs	r3, #1
 8001bda:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001be0:	2300      	movs	r3, #0
 8001be2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001be4:	463b      	mov	r3, r7
 8001be6:	2200      	movs	r2, #0
 8001be8:	4619      	mov	r1, r3
 8001bea:	480b      	ldr	r0, [pc, #44]	; (8001c18 <MX_TIM4_Init+0xb4>)
 8001bec:	f004 ff94 	bl	8006b18 <HAL_TIM_IC_ConfigChannel>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d001      	beq.n	8001bfa <MX_TIM4_Init+0x96>
  {
    Error_Handler();
 8001bf6:	f000 fc0f 	bl	8002418 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001bfa:	463b      	mov	r3, r7
 8001bfc:	2204      	movs	r2, #4
 8001bfe:	4619      	mov	r1, r3
 8001c00:	4805      	ldr	r0, [pc, #20]	; (8001c18 <MX_TIM4_Init+0xb4>)
 8001c02:	f004 ff89 	bl	8006b18 <HAL_TIM_IC_ConfigChannel>
 8001c06:	4603      	mov	r3, r0
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d001      	beq.n	8001c10 <MX_TIM4_Init+0xac>
  {
    Error_Handler();
 8001c0c:	f000 fc04 	bl	8002418 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001c10:	bf00      	nop
 8001c12:	3718      	adds	r7, #24
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}
 8001c18:	200003f8 	.word	0x200003f8
 8001c1c:	40000800 	.word	0x40000800

08001c20 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b082      	sub	sp, #8
 8001c24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c26:	463b      	mov	r3, r7
 8001c28:	2200      	movs	r2, #0
 8001c2a:	601a      	str	r2, [r3, #0]
 8001c2c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001c2e:	4b15      	ldr	r3, [pc, #84]	; (8001c84 <MX_TIM6_Init+0x64>)
 8001c30:	4a15      	ldr	r2, [pc, #84]	; (8001c88 <MX_TIM6_Init+0x68>)
 8001c32:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 72 - 1;
 8001c34:	4b13      	ldr	r3, [pc, #76]	; (8001c84 <MX_TIM6_Init+0x64>)
 8001c36:	2247      	movs	r2, #71	; 0x47
 8001c38:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c3a:	4b12      	ldr	r3, [pc, #72]	; (8001c84 <MX_TIM6_Init+0x64>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65536 - 1;
 8001c40:	4b10      	ldr	r3, [pc, #64]	; (8001c84 <MX_TIM6_Init+0x64>)
 8001c42:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001c46:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c48:	4b0e      	ldr	r3, [pc, #56]	; (8001c84 <MX_TIM6_Init+0x64>)
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001c4e:	480d      	ldr	r0, [pc, #52]	; (8001c84 <MX_TIM6_Init+0x64>)
 8001c50:	f004 fc92 	bl	8006578 <HAL_TIM_Base_Init>
 8001c54:	4603      	mov	r3, r0
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d001      	beq.n	8001c5e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8001c5a:	f000 fbdd 	bl	8002418 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c62:	2300      	movs	r3, #0
 8001c64:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001c66:	463b      	mov	r3, r7
 8001c68:	4619      	mov	r1, r3
 8001c6a:	4806      	ldr	r0, [pc, #24]	; (8001c84 <MX_TIM6_Init+0x64>)
 8001c6c:	f005 fcb8 	bl	80075e0 <HAL_TIMEx_MasterConfigSynchronization>
 8001c70:	4603      	mov	r3, r0
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d001      	beq.n	8001c7a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8001c76:	f000 fbcf 	bl	8002418 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001c7a:	bf00      	nop
 8001c7c:	3708      	adds	r7, #8
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	20000558 	.word	0x20000558
 8001c88:	40001000 	.word	0x40001000

08001c8c <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b082      	sub	sp, #8
 8001c90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c92:	463b      	mov	r3, r7
 8001c94:	2200      	movs	r2, #0
 8001c96:	601a      	str	r2, [r3, #0]
 8001c98:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001c9a:	4b15      	ldr	r3, [pc, #84]	; (8001cf0 <MX_TIM7_Init+0x64>)
 8001c9c:	4a15      	ldr	r2, [pc, #84]	; (8001cf4 <MX_TIM7_Init+0x68>)
 8001c9e:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 72 - 1;
 8001ca0:	4b13      	ldr	r3, [pc, #76]	; (8001cf0 <MX_TIM7_Init+0x64>)
 8001ca2:	2247      	movs	r2, #71	; 0x47
 8001ca4:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ca6:	4b12      	ldr	r3, [pc, #72]	; (8001cf0 <MX_TIM7_Init+0x64>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 20000 - 1;
 8001cac:	4b10      	ldr	r3, [pc, #64]	; (8001cf0 <MX_TIM7_Init+0x64>)
 8001cae:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8001cb2:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cb4:	4b0e      	ldr	r3, [pc, #56]	; (8001cf0 <MX_TIM7_Init+0x64>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001cba:	480d      	ldr	r0, [pc, #52]	; (8001cf0 <MX_TIM7_Init+0x64>)
 8001cbc:	f004 fc5c 	bl	8006578 <HAL_TIM_Base_Init>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d001      	beq.n	8001cca <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8001cc6:	f000 fba7 	bl	8002418 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001cd2:	463b      	mov	r3, r7
 8001cd4:	4619      	mov	r1, r3
 8001cd6:	4806      	ldr	r0, [pc, #24]	; (8001cf0 <MX_TIM7_Init+0x64>)
 8001cd8:	f005 fc82 	bl	80075e0 <HAL_TIMEx_MasterConfigSynchronization>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d001      	beq.n	8001ce6 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8001ce2:	f000 fb99 	bl	8002418 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001ce6:	bf00      	nop
 8001ce8:	3708      	adds	r7, #8
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	200006b4 	.word	0x200006b4
 8001cf4:	40001400 	.word	0x40001400

08001cf8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b08a      	sub	sp, #40	; 0x28
 8001cfc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cfe:	f107 0314 	add.w	r3, r7, #20
 8001d02:	2200      	movs	r2, #0
 8001d04:	601a      	str	r2, [r3, #0]
 8001d06:	605a      	str	r2, [r3, #4]
 8001d08:	609a      	str	r2, [r3, #8]
 8001d0a:	60da      	str	r2, [r3, #12]
 8001d0c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d0e:	2300      	movs	r3, #0
 8001d10:	613b      	str	r3, [r7, #16]
 8001d12:	4b31      	ldr	r3, [pc, #196]	; (8001dd8 <MX_GPIO_Init+0xe0>)
 8001d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d16:	4a30      	ldr	r2, [pc, #192]	; (8001dd8 <MX_GPIO_Init+0xe0>)
 8001d18:	f043 0304 	orr.w	r3, r3, #4
 8001d1c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d1e:	4b2e      	ldr	r3, [pc, #184]	; (8001dd8 <MX_GPIO_Init+0xe0>)
 8001d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d22:	f003 0304 	and.w	r3, r3, #4
 8001d26:	613b      	str	r3, [r7, #16]
 8001d28:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	60fb      	str	r3, [r7, #12]
 8001d2e:	4b2a      	ldr	r3, [pc, #168]	; (8001dd8 <MX_GPIO_Init+0xe0>)
 8001d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d32:	4a29      	ldr	r2, [pc, #164]	; (8001dd8 <MX_GPIO_Init+0xe0>)
 8001d34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001d38:	6313      	str	r3, [r2, #48]	; 0x30
 8001d3a:	4b27      	ldr	r3, [pc, #156]	; (8001dd8 <MX_GPIO_Init+0xe0>)
 8001d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d42:	60fb      	str	r3, [r7, #12]
 8001d44:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d46:	2300      	movs	r3, #0
 8001d48:	60bb      	str	r3, [r7, #8]
 8001d4a:	4b23      	ldr	r3, [pc, #140]	; (8001dd8 <MX_GPIO_Init+0xe0>)
 8001d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d4e:	4a22      	ldr	r2, [pc, #136]	; (8001dd8 <MX_GPIO_Init+0xe0>)
 8001d50:	f043 0301 	orr.w	r3, r3, #1
 8001d54:	6313      	str	r3, [r2, #48]	; 0x30
 8001d56:	4b20      	ldr	r3, [pc, #128]	; (8001dd8 <MX_GPIO_Init+0xe0>)
 8001d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d5a:	f003 0301 	and.w	r3, r3, #1
 8001d5e:	60bb      	str	r3, [r7, #8]
 8001d60:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d62:	2300      	movs	r3, #0
 8001d64:	607b      	str	r3, [r7, #4]
 8001d66:	4b1c      	ldr	r3, [pc, #112]	; (8001dd8 <MX_GPIO_Init+0xe0>)
 8001d68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d6a:	4a1b      	ldr	r2, [pc, #108]	; (8001dd8 <MX_GPIO_Init+0xe0>)
 8001d6c:	f043 0302 	orr.w	r3, r3, #2
 8001d70:	6313      	str	r3, [r2, #48]	; 0x30
 8001d72:	4b19      	ldr	r3, [pc, #100]	; (8001dd8 <MX_GPIO_Init+0xe0>)
 8001d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d76:	f003 0302 	and.w	r3, r3, #2
 8001d7a:	607b      	str	r3, [r7, #4]
 8001d7c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8001d7e:	2200      	movs	r2, #0
 8001d80:	21c0      	movs	r1, #192	; 0xc0
 8001d82:	4816      	ldr	r0, [pc, #88]	; (8001ddc <MX_GPIO_Init+0xe4>)
 8001d84:	f001 fe44 	bl	8003a10 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : GYRO_INT_Pin */
  GPIO_InitStruct.Pin = GYRO_INT_Pin;
 8001d88:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001d8c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001d8e:	4b14      	ldr	r3, [pc, #80]	; (8001de0 <MX_GPIO_Init+0xe8>)
 8001d90:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d92:	2300      	movs	r3, #0
 8001d94:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GYRO_INT_GPIO_Port, &GPIO_InitStruct);
 8001d96:	f107 0314 	add.w	r3, r7, #20
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	480f      	ldr	r0, [pc, #60]	; (8001ddc <MX_GPIO_Init+0xe4>)
 8001d9e:	f001 fc9d 	bl	80036dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PC6 PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001da2:	23c0      	movs	r3, #192	; 0xc0
 8001da4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001da6:	2301      	movs	r3, #1
 8001da8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001daa:	2300      	movs	r3, #0
 8001dac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dae:	2300      	movs	r3, #0
 8001db0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001db2:	f107 0314 	add.w	r3, r7, #20
 8001db6:	4619      	mov	r1, r3
 8001db8:	4808      	ldr	r0, [pc, #32]	; (8001ddc <MX_GPIO_Init+0xe4>)
 8001dba:	f001 fc8f 	bl	80036dc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	2100      	movs	r1, #0
 8001dc2:	2028      	movs	r0, #40	; 0x28
 8001dc4:	f001 fc53 	bl	800366e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001dc8:	2028      	movs	r0, #40	; 0x28
 8001dca:	f001 fc6c 	bl	80036a6 <HAL_NVIC_EnableIRQ>

}
 8001dce:	bf00      	nop
 8001dd0:	3728      	adds	r7, #40	; 0x28
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	40023800 	.word	0x40023800
 8001ddc:	40020800 	.word	0x40020800
 8001de0:	10110000 	.word	0x10110000

08001de4 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

/* GYROSCOPE DATA READY INTERRUPT CALLBACK */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001de4:	b480      	push	{r7}
 8001de6:	b083      	sub	sp, #12
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	4603      	mov	r3, r0
 8001dec:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_14) { DATA_STATUS = DATA_READY; }    // SET DATA_READY FLAG
 8001dee:	88fb      	ldrh	r3, [r7, #6]
 8001df0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001df4:	d102      	bne.n	8001dfc <HAL_GPIO_EXTI_Callback+0x18>
 8001df6:	4b04      	ldr	r3, [pc, #16]	; (8001e08 <HAL_GPIO_EXTI_Callback+0x24>)
 8001df8:	2201      	movs	r2, #1
 8001dfa:	701a      	strb	r2, [r3, #0]
}
 8001dfc:	bf00      	nop
 8001dfe:	370c      	adds	r7, #12
 8001e00:	46bd      	mov	sp, r7
 8001e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e06:	4770      	bx	lr
 8001e08:	200003a0 	.word	0x200003a0

08001e0c <HAL_TIM_PeriodElapsedCallback>:

/* TIMER INTERRUPT CALLBACK FOR 50Hz UPDATE OVER SERIAL */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b083      	sub	sp, #12
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM7) { UPDATE_STATUS = UPDATE_READY; } // SET UPDATE_READY FLAG
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4a05      	ldr	r2, [pc, #20]	; (8001e30 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d102      	bne.n	8001e24 <HAL_TIM_PeriodElapsedCallback+0x18>
 8001e1e:	4b05      	ldr	r3, [pc, #20]	; (8001e34 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001e20:	2201      	movs	r2, #1
 8001e22:	701a      	strb	r2, [r3, #0]
}
 8001e24:	bf00      	nop
 8001e26:	370c      	adds	r7, #12
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2e:	4770      	bx	lr
 8001e30:	40001400 	.word	0x40001400
 8001e34:	200003a1 	.word	0x200003a1

08001e38 <HAL_TIM_IC_CaptureCallback>:
 * Measures pulse widths on the following channels:
 * TIM3: CH1, CH2, CH3, CH4
 * TIM4: CH1, CH2
 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b084      	sub	sp, #16
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
	uint8_t idx     = 0; // CHANNEL INDEX
 8001e40:	2300      	movs	r3, #0
 8001e42:	73fb      	strb	r3, [r7, #15]
	uint8_t channel = 0; // TIMER CHANNEL
 8001e44:	2300      	movs	r3, #0
 8001e46:	73bb      	strb	r3, [r7, #14]

	// TIMER 3: 4 CHANNELS
	if (htim == &htim3)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	4a7e      	ldr	r2, [pc, #504]	; (8002044 <HAL_TIM_IC_CaptureCallback+0x20c>)
 8001e4c:	4293      	cmp	r3, r2
 8001e4e:	f040 810d 	bne.w	800206c <HAL_TIM_IC_CaptureCallback+0x234>
	{
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	7f1b      	ldrb	r3, [r3, #28]
 8001e56:	2b01      	cmp	r3, #1
 8001e58:	d103      	bne.n	8001e62 <HAL_TIM_IC_CaptureCallback+0x2a>
		{
			idx     = 4;
 8001e5a:	2304      	movs	r3, #4
 8001e5c:	73fb      	strb	r3, [r7, #15]
			channel = TIM_CHANNEL_1;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	73bb      	strb	r3, [r7, #14]
		}
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	7f1b      	ldrb	r3, [r3, #28]
 8001e66:	2b02      	cmp	r3, #2
 8001e68:	d103      	bne.n	8001e72 <HAL_TIM_IC_CaptureCallback+0x3a>
		{
			idx     = 5;
 8001e6a:	2305      	movs	r3, #5
 8001e6c:	73fb      	strb	r3, [r7, #15]
			channel = TIM_CHANNEL_2;
 8001e6e:	2304      	movs	r3, #4
 8001e70:	73bb      	strb	r3, [r7, #14]
		}
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	7f1b      	ldrb	r3, [r3, #28]
 8001e76:	2b04      	cmp	r3, #4
 8001e78:	d103      	bne.n	8001e82 <HAL_TIM_IC_CaptureCallback+0x4a>
		{
			idx     = 3;
 8001e7a:	2303      	movs	r3, #3
 8001e7c:	73fb      	strb	r3, [r7, #15]
			channel = TIM_CHANNEL_3;
 8001e7e:	2308      	movs	r3, #8
 8001e80:	73bb      	strb	r3, [r7, #14]
		}
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	7f1b      	ldrb	r3, [r3, #28]
 8001e86:	2b08      	cmp	r3, #8
 8001e88:	d103      	bne.n	8001e92 <HAL_TIM_IC_CaptureCallback+0x5a>
		{
			idx     = 2;
 8001e8a:	2302      	movs	r3, #2
 8001e8c:	73fb      	strb	r3, [r7, #15]
			channel = TIM_CHANNEL_4;
 8001e8e:	230c      	movs	r3, #12
 8001e90:	73bb      	strb	r3, [r7, #14]
		}

		//  PULSE WIDTH CAPTURE
		if (IC_Started[idx] == 0x0) {
 8001e92:	7bfb      	ldrb	r3, [r7, #15]
 8001e94:	4a6c      	ldr	r2, [pc, #432]	; (8002048 <HAL_TIM_IC_CaptureCallback+0x210>)
 8001e96:	5cd3      	ldrb	r3, [r2, r3]
 8001e98:	b2db      	uxtb	r3, r3
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d167      	bne.n	8001f6e <HAL_TIM_IC_CaptureCallback+0x136>
			IC_ts1[idx] = HAL_TIM_ReadCapturedValue(htim, channel);							// GET FIRST TIMESTAMP
 8001e9e:	7bbb      	ldrb	r3, [r7, #14]
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	6878      	ldr	r0, [r7, #4]
 8001ea4:	f004 ff9a 	bl	8006ddc <HAL_TIM_ReadCapturedValue>
 8001ea8:	4602      	mov	r2, r0
 8001eaa:	7bfb      	ldrb	r3, [r7, #15]
 8001eac:	b291      	uxth	r1, r2
 8001eae:	4a67      	ldr	r2, [pc, #412]	; (800204c <HAL_TIM_IC_CaptureCallback+0x214>)
 8001eb0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, channel, TIM_INPUTCHANNELPOLARITY_FALLING);	// FLIP POLARITY
 8001eb4:	7bbb      	ldrb	r3, [r7, #14]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d108      	bne.n	8001ecc <HAL_TIM_IC_CaptureCallback+0x94>
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	6a1a      	ldr	r2, [r3, #32]
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f022 020a 	bic.w	r2, r2, #10
 8001ec8:	621a      	str	r2, [r3, #32]
 8001eca:	e01f      	b.n	8001f0c <HAL_TIM_IC_CaptureCallback+0xd4>
 8001ecc:	7bbb      	ldrb	r3, [r7, #14]
 8001ece:	2b04      	cmp	r3, #4
 8001ed0:	d108      	bne.n	8001ee4 <HAL_TIM_IC_CaptureCallback+0xac>
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	6a1a      	ldr	r2, [r3, #32]
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8001ee0:	621a      	str	r2, [r3, #32]
 8001ee2:	e013      	b.n	8001f0c <HAL_TIM_IC_CaptureCallback+0xd4>
 8001ee4:	7bbb      	ldrb	r3, [r7, #14]
 8001ee6:	2b08      	cmp	r3, #8
 8001ee8:	d108      	bne.n	8001efc <HAL_TIM_IC_CaptureCallback+0xc4>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	6a1a      	ldr	r2, [r3, #32]
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f422 6220 	bic.w	r2, r2, #2560	; 0xa00
 8001ef8:	621a      	str	r2, [r3, #32]
 8001efa:	e007      	b.n	8001f0c <HAL_TIM_IC_CaptureCallback+0xd4>
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	6a1a      	ldr	r2, [r3, #32]
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f422 4220 	bic.w	r2, r2, #40960	; 0xa000
 8001f0a:	621a      	str	r2, [r3, #32]
 8001f0c:	7bbb      	ldrb	r3, [r7, #14]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d108      	bne.n	8001f24 <HAL_TIM_IC_CaptureCallback+0xec>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	6a1a      	ldr	r2, [r3, #32]
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f042 0202 	orr.w	r2, r2, #2
 8001f20:	621a      	str	r2, [r3, #32]
 8001f22:	e01f      	b.n	8001f64 <HAL_TIM_IC_CaptureCallback+0x12c>
 8001f24:	7bbb      	ldrb	r3, [r7, #14]
 8001f26:	2b04      	cmp	r3, #4
 8001f28:	d108      	bne.n	8001f3c <HAL_TIM_IC_CaptureCallback+0x104>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	6a1a      	ldr	r2, [r3, #32]
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f042 0220 	orr.w	r2, r2, #32
 8001f38:	621a      	str	r2, [r3, #32]
 8001f3a:	e013      	b.n	8001f64 <HAL_TIM_IC_CaptureCallback+0x12c>
 8001f3c:	7bbb      	ldrb	r3, [r7, #14]
 8001f3e:	2b08      	cmp	r3, #8
 8001f40:	d108      	bne.n	8001f54 <HAL_TIM_IC_CaptureCallback+0x11c>
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	6a1a      	ldr	r2, [r3, #32]
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001f50:	621a      	str	r2, [r3, #32]
 8001f52:	e007      	b.n	8001f64 <HAL_TIM_IC_CaptureCallback+0x12c>
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	6a1a      	ldr	r2, [r3, #32]
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001f62:	621a      	str	r2, [r3, #32]
			IC_Started[idx] = 0x1;															// UPDATE STATUS
 8001f64:	7bfb      	ldrb	r3, [r7, #15]
 8001f66:	4a38      	ldr	r2, [pc, #224]	; (8002048 <HAL_TIM_IC_CaptureCallback+0x210>)
 8001f68:	2101      	movs	r1, #1
 8001f6a:	54d1      	strb	r1, [r2, r3]
 8001f6c:	e07e      	b.n	800206c <HAL_TIM_IC_CaptureCallback+0x234>
		} else if (IC_Started[idx] == 0x1) {
 8001f6e:	7bfb      	ldrb	r3, [r7, #15]
 8001f70:	4a35      	ldr	r2, [pc, #212]	; (8002048 <HAL_TIM_IC_CaptureCallback+0x210>)
 8001f72:	5cd3      	ldrb	r3, [r2, r3]
 8001f74:	b2db      	uxtb	r3, r3
 8001f76:	2b01      	cmp	r3, #1
 8001f78:	d178      	bne.n	800206c <HAL_TIM_IC_CaptureCallback+0x234>
			IC_ts2[idx] = HAL_TIM_ReadCapturedValue(htim, channel);							// GET SECOND TIMESTAMP
 8001f7a:	7bbb      	ldrb	r3, [r7, #14]
 8001f7c:	4619      	mov	r1, r3
 8001f7e:	6878      	ldr	r0, [r7, #4]
 8001f80:	f004 ff2c 	bl	8006ddc <HAL_TIM_ReadCapturedValue>
 8001f84:	4602      	mov	r2, r0
 8001f86:	7bfb      	ldrb	r3, [r7, #15]
 8001f88:	b291      	uxth	r1, r2
 8001f8a:	4a31      	ldr	r2, [pc, #196]	; (8002050 <HAL_TIM_IC_CaptureCallback+0x218>)
 8001f8c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			IC_Elapsed[idx] = IC_ts2[idx] - IC_ts1[idx];									// CALCULATE PULSE WIDTH
 8001f90:	7bfb      	ldrb	r3, [r7, #15]
 8001f92:	4a2f      	ldr	r2, [pc, #188]	; (8002050 <HAL_TIM_IC_CaptureCallback+0x218>)
 8001f94:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001f98:	b299      	uxth	r1, r3
 8001f9a:	7bfb      	ldrb	r3, [r7, #15]
 8001f9c:	4a2b      	ldr	r2, [pc, #172]	; (800204c <HAL_TIM_IC_CaptureCallback+0x214>)
 8001f9e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001fa2:	b29a      	uxth	r2, r3
 8001fa4:	7bfb      	ldrb	r3, [r7, #15]
 8001fa6:	1a8a      	subs	r2, r1, r2
 8001fa8:	b291      	uxth	r1, r2
 8001faa:	4a2a      	ldr	r2, [pc, #168]	; (8002054 <HAL_TIM_IC_CaptureCallback+0x21c>)
 8001fac:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, channel, TIM_INPUTCHANNELPOLARITY_RISING);	// FLIP POLARITY
 8001fb0:	7bbb      	ldrb	r3, [r7, #14]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d108      	bne.n	8001fc8 <HAL_TIM_IC_CaptureCallback+0x190>
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	6a1a      	ldr	r2, [r3, #32]
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f022 020a 	bic.w	r2, r2, #10
 8001fc4:	621a      	str	r2, [r3, #32]
 8001fc6:	e01f      	b.n	8002008 <HAL_TIM_IC_CaptureCallback+0x1d0>
 8001fc8:	7bbb      	ldrb	r3, [r7, #14]
 8001fca:	2b04      	cmp	r3, #4
 8001fcc:	d108      	bne.n	8001fe0 <HAL_TIM_IC_CaptureCallback+0x1a8>
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	6a1a      	ldr	r2, [r3, #32]
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8001fdc:	621a      	str	r2, [r3, #32]
 8001fde:	e013      	b.n	8002008 <HAL_TIM_IC_CaptureCallback+0x1d0>
 8001fe0:	7bbb      	ldrb	r3, [r7, #14]
 8001fe2:	2b08      	cmp	r3, #8
 8001fe4:	d108      	bne.n	8001ff8 <HAL_TIM_IC_CaptureCallback+0x1c0>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	6a1a      	ldr	r2, [r3, #32]
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f422 6220 	bic.w	r2, r2, #2560	; 0xa00
 8001ff4:	621a      	str	r2, [r3, #32]
 8001ff6:	e007      	b.n	8002008 <HAL_TIM_IC_CaptureCallback+0x1d0>
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	6a1a      	ldr	r2, [r3, #32]
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f422 4220 	bic.w	r2, r2, #40960	; 0xa000
 8002006:	621a      	str	r2, [r3, #32]
 8002008:	7bbb      	ldrb	r3, [r7, #14]
 800200a:	2b00      	cmp	r3, #0
 800200c:	d106      	bne.n	800201c <HAL_TIM_IC_CaptureCallback+0x1e4>
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681a      	ldr	r2, [r3, #0]
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	6a12      	ldr	r2, [r2, #32]
 8002018:	621a      	str	r2, [r3, #32]
 800201a:	e023      	b.n	8002064 <HAL_TIM_IC_CaptureCallback+0x22c>
 800201c:	7bbb      	ldrb	r3, [r7, #14]
 800201e:	2b04      	cmp	r3, #4
 8002020:	d106      	bne.n	8002030 <HAL_TIM_IC_CaptureCallback+0x1f8>
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681a      	ldr	r2, [r3, #0]
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	6a12      	ldr	r2, [r2, #32]
 800202c:	621a      	str	r2, [r3, #32]
 800202e:	e019      	b.n	8002064 <HAL_TIM_IC_CaptureCallback+0x22c>
 8002030:	7bbb      	ldrb	r3, [r7, #14]
 8002032:	2b08      	cmp	r3, #8
 8002034:	d110      	bne.n	8002058 <HAL_TIM_IC_CaptureCallback+0x220>
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681a      	ldr	r2, [r3, #0]
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	6a12      	ldr	r2, [r2, #32]
 8002040:	621a      	str	r2, [r3, #32]
 8002042:	e00f      	b.n	8002064 <HAL_TIM_IC_CaptureCallback+0x22c>
 8002044:	20000518 	.word	0x20000518
 8002048:	20000374 	.word	0x20000374
 800204c:	2000037c 	.word	0x2000037c
 8002050:	20000388 	.word	0x20000388
 8002054:	20000394 	.word	0x20000394
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681a      	ldr	r2, [r3, #0]
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	6a12      	ldr	r2, [r2, #32]
 8002062:	621a      	str	r2, [r3, #32]
			IC_Started[idx] = 0x0;															// UPDATE STATUS
 8002064:	7bfb      	ldrb	r3, [r7, #15]
 8002066:	4a7f      	ldr	r2, [pc, #508]	; (8002264 <HAL_TIM_IC_CaptureCallback+0x42c>)
 8002068:	2100      	movs	r1, #0
 800206a:	54d1      	strb	r1, [r2, r3]
		}
	}
	// TIMER 4: 2 CHANNELS
	if (htim == &htim4)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	4a7e      	ldr	r2, [pc, #504]	; (8002268 <HAL_TIM_IC_CaptureCallback+0x430>)
 8002070:	4293      	cmp	r3, r2
 8002072:	f040 80f3 	bne.w	800225c <HAL_TIM_IC_CaptureCallback+0x424>
	{
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	7f1b      	ldrb	r3, [r3, #28]
 800207a:	2b01      	cmp	r3, #1
 800207c:	d103      	bne.n	8002086 <HAL_TIM_IC_CaptureCallback+0x24e>
		{
			idx     = 1;
 800207e:	2301      	movs	r3, #1
 8002080:	73fb      	strb	r3, [r7, #15]
			channel = TIM_CHANNEL_1;
 8002082:	2300      	movs	r3, #0
 8002084:	73bb      	strb	r3, [r7, #14]
		}
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	7f1b      	ldrb	r3, [r3, #28]
 800208a:	2b02      	cmp	r3, #2
 800208c:	d103      	bne.n	8002096 <HAL_TIM_IC_CaptureCallback+0x25e>
		{
			idx     = 0;
 800208e:	2300      	movs	r3, #0
 8002090:	73fb      	strb	r3, [r7, #15]
			channel = TIM_CHANNEL_2;
 8002092:	2304      	movs	r3, #4
 8002094:	73bb      	strb	r3, [r7, #14]
		}

		//  PULSE WIDTH CAPTURE
		if (IC_Started[idx] == 0x0) {
 8002096:	7bfb      	ldrb	r3, [r7, #15]
 8002098:	4a72      	ldr	r2, [pc, #456]	; (8002264 <HAL_TIM_IC_CaptureCallback+0x42c>)
 800209a:	5cd3      	ldrb	r3, [r2, r3]
 800209c:	b2db      	uxtb	r3, r3
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d167      	bne.n	8002172 <HAL_TIM_IC_CaptureCallback+0x33a>
			IC_ts1[idx] = HAL_TIM_ReadCapturedValue(htim, channel);							// GET FIRST TIMESTAMP
 80020a2:	7bbb      	ldrb	r3, [r7, #14]
 80020a4:	4619      	mov	r1, r3
 80020a6:	6878      	ldr	r0, [r7, #4]
 80020a8:	f004 fe98 	bl	8006ddc <HAL_TIM_ReadCapturedValue>
 80020ac:	4602      	mov	r2, r0
 80020ae:	7bfb      	ldrb	r3, [r7, #15]
 80020b0:	b291      	uxth	r1, r2
 80020b2:	4a6e      	ldr	r2, [pc, #440]	; (800226c <HAL_TIM_IC_CaptureCallback+0x434>)
 80020b4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, channel, TIM_INPUTCHANNELPOLARITY_FALLING);	// FLIP POLARITY
 80020b8:	7bbb      	ldrb	r3, [r7, #14]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d108      	bne.n	80020d0 <HAL_TIM_IC_CaptureCallback+0x298>
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	6a1a      	ldr	r2, [r3, #32]
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f022 020a 	bic.w	r2, r2, #10
 80020cc:	621a      	str	r2, [r3, #32]
 80020ce:	e01f      	b.n	8002110 <HAL_TIM_IC_CaptureCallback+0x2d8>
 80020d0:	7bbb      	ldrb	r3, [r7, #14]
 80020d2:	2b04      	cmp	r3, #4
 80020d4:	d108      	bne.n	80020e8 <HAL_TIM_IC_CaptureCallback+0x2b0>
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	6a1a      	ldr	r2, [r3, #32]
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80020e4:	621a      	str	r2, [r3, #32]
 80020e6:	e013      	b.n	8002110 <HAL_TIM_IC_CaptureCallback+0x2d8>
 80020e8:	7bbb      	ldrb	r3, [r7, #14]
 80020ea:	2b08      	cmp	r3, #8
 80020ec:	d108      	bne.n	8002100 <HAL_TIM_IC_CaptureCallback+0x2c8>
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	6a1a      	ldr	r2, [r3, #32]
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f422 6220 	bic.w	r2, r2, #2560	; 0xa00
 80020fc:	621a      	str	r2, [r3, #32]
 80020fe:	e007      	b.n	8002110 <HAL_TIM_IC_CaptureCallback+0x2d8>
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	6a1a      	ldr	r2, [r3, #32]
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f422 4220 	bic.w	r2, r2, #40960	; 0xa000
 800210e:	621a      	str	r2, [r3, #32]
 8002110:	7bbb      	ldrb	r3, [r7, #14]
 8002112:	2b00      	cmp	r3, #0
 8002114:	d108      	bne.n	8002128 <HAL_TIM_IC_CaptureCallback+0x2f0>
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	6a1a      	ldr	r2, [r3, #32]
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f042 0202 	orr.w	r2, r2, #2
 8002124:	621a      	str	r2, [r3, #32]
 8002126:	e01f      	b.n	8002168 <HAL_TIM_IC_CaptureCallback+0x330>
 8002128:	7bbb      	ldrb	r3, [r7, #14]
 800212a:	2b04      	cmp	r3, #4
 800212c:	d108      	bne.n	8002140 <HAL_TIM_IC_CaptureCallback+0x308>
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	6a1a      	ldr	r2, [r3, #32]
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f042 0220 	orr.w	r2, r2, #32
 800213c:	621a      	str	r2, [r3, #32]
 800213e:	e013      	b.n	8002168 <HAL_TIM_IC_CaptureCallback+0x330>
 8002140:	7bbb      	ldrb	r3, [r7, #14]
 8002142:	2b08      	cmp	r3, #8
 8002144:	d108      	bne.n	8002158 <HAL_TIM_IC_CaptureCallback+0x320>
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	6a1a      	ldr	r2, [r3, #32]
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002154:	621a      	str	r2, [r3, #32]
 8002156:	e007      	b.n	8002168 <HAL_TIM_IC_CaptureCallback+0x330>
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	6a1a      	ldr	r2, [r3, #32]
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002166:	621a      	str	r2, [r3, #32]
			IC_Started[idx] = 0x1;															// UPDATE STATUS
 8002168:	7bfb      	ldrb	r3, [r7, #15]
 800216a:	4a3e      	ldr	r2, [pc, #248]	; (8002264 <HAL_TIM_IC_CaptureCallback+0x42c>)
 800216c:	2101      	movs	r1, #1
 800216e:	54d1      	strb	r1, [r2, r3]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, channel, TIM_INPUTCHANNELPOLARITY_RISING);	// FLIP POLARITY
			IC_Started[idx] = 0x0;															// UPDATE STATUS
		}
	}

}
 8002170:	e074      	b.n	800225c <HAL_TIM_IC_CaptureCallback+0x424>
		} else if (IC_Started[idx] == 0x1) {
 8002172:	7bfb      	ldrb	r3, [r7, #15]
 8002174:	4a3b      	ldr	r2, [pc, #236]	; (8002264 <HAL_TIM_IC_CaptureCallback+0x42c>)
 8002176:	5cd3      	ldrb	r3, [r2, r3]
 8002178:	b2db      	uxtb	r3, r3
 800217a:	2b01      	cmp	r3, #1
 800217c:	d16e      	bne.n	800225c <HAL_TIM_IC_CaptureCallback+0x424>
			IC_ts2[idx] = HAL_TIM_ReadCapturedValue(htim, channel);							// GET SECOND TIMESTAMP
 800217e:	7bbb      	ldrb	r3, [r7, #14]
 8002180:	4619      	mov	r1, r3
 8002182:	6878      	ldr	r0, [r7, #4]
 8002184:	f004 fe2a 	bl	8006ddc <HAL_TIM_ReadCapturedValue>
 8002188:	4602      	mov	r2, r0
 800218a:	7bfb      	ldrb	r3, [r7, #15]
 800218c:	b291      	uxth	r1, r2
 800218e:	4a38      	ldr	r2, [pc, #224]	; (8002270 <HAL_TIM_IC_CaptureCallback+0x438>)
 8002190:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			IC_Elapsed[idx] = IC_ts2[idx] - IC_ts1[idx];									// CALCULATE PULSE WIDTH
 8002194:	7bfb      	ldrb	r3, [r7, #15]
 8002196:	4a36      	ldr	r2, [pc, #216]	; (8002270 <HAL_TIM_IC_CaptureCallback+0x438>)
 8002198:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800219c:	b299      	uxth	r1, r3
 800219e:	7bfb      	ldrb	r3, [r7, #15]
 80021a0:	4a32      	ldr	r2, [pc, #200]	; (800226c <HAL_TIM_IC_CaptureCallback+0x434>)
 80021a2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80021a6:	b29a      	uxth	r2, r3
 80021a8:	7bfb      	ldrb	r3, [r7, #15]
 80021aa:	1a8a      	subs	r2, r1, r2
 80021ac:	b291      	uxth	r1, r2
 80021ae:	4a31      	ldr	r2, [pc, #196]	; (8002274 <HAL_TIM_IC_CaptureCallback+0x43c>)
 80021b0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, channel, TIM_INPUTCHANNELPOLARITY_RISING);	// FLIP POLARITY
 80021b4:	7bbb      	ldrb	r3, [r7, #14]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d108      	bne.n	80021cc <HAL_TIM_IC_CaptureCallback+0x394>
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	6a1a      	ldr	r2, [r3, #32]
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f022 020a 	bic.w	r2, r2, #10
 80021c8:	621a      	str	r2, [r3, #32]
 80021ca:	e01f      	b.n	800220c <HAL_TIM_IC_CaptureCallback+0x3d4>
 80021cc:	7bbb      	ldrb	r3, [r7, #14]
 80021ce:	2b04      	cmp	r3, #4
 80021d0:	d108      	bne.n	80021e4 <HAL_TIM_IC_CaptureCallback+0x3ac>
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	6a1a      	ldr	r2, [r3, #32]
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80021e0:	621a      	str	r2, [r3, #32]
 80021e2:	e013      	b.n	800220c <HAL_TIM_IC_CaptureCallback+0x3d4>
 80021e4:	7bbb      	ldrb	r3, [r7, #14]
 80021e6:	2b08      	cmp	r3, #8
 80021e8:	d108      	bne.n	80021fc <HAL_TIM_IC_CaptureCallback+0x3c4>
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	6a1a      	ldr	r2, [r3, #32]
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f422 6220 	bic.w	r2, r2, #2560	; 0xa00
 80021f8:	621a      	str	r2, [r3, #32]
 80021fa:	e007      	b.n	800220c <HAL_TIM_IC_CaptureCallback+0x3d4>
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	6a1a      	ldr	r2, [r3, #32]
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f422 4220 	bic.w	r2, r2, #40960	; 0xa000
 800220a:	621a      	str	r2, [r3, #32]
 800220c:	7bbb      	ldrb	r3, [r7, #14]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d106      	bne.n	8002220 <HAL_TIM_IC_CaptureCallback+0x3e8>
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681a      	ldr	r2, [r3, #0]
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	6a12      	ldr	r2, [r2, #32]
 800221c:	621a      	str	r2, [r3, #32]
 800221e:	e019      	b.n	8002254 <HAL_TIM_IC_CaptureCallback+0x41c>
 8002220:	7bbb      	ldrb	r3, [r7, #14]
 8002222:	2b04      	cmp	r3, #4
 8002224:	d106      	bne.n	8002234 <HAL_TIM_IC_CaptureCallback+0x3fc>
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681a      	ldr	r2, [r3, #0]
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	6a12      	ldr	r2, [r2, #32]
 8002230:	621a      	str	r2, [r3, #32]
 8002232:	e00f      	b.n	8002254 <HAL_TIM_IC_CaptureCallback+0x41c>
 8002234:	7bbb      	ldrb	r3, [r7, #14]
 8002236:	2b08      	cmp	r3, #8
 8002238:	d106      	bne.n	8002248 <HAL_TIM_IC_CaptureCallback+0x410>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681a      	ldr	r2, [r3, #0]
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	6a12      	ldr	r2, [r2, #32]
 8002244:	621a      	str	r2, [r3, #32]
 8002246:	e005      	b.n	8002254 <HAL_TIM_IC_CaptureCallback+0x41c>
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681a      	ldr	r2, [r3, #0]
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	6a12      	ldr	r2, [r2, #32]
 8002252:	621a      	str	r2, [r3, #32]
			IC_Started[idx] = 0x0;															// UPDATE STATUS
 8002254:	7bfb      	ldrb	r3, [r7, #15]
 8002256:	4a03      	ldr	r2, [pc, #12]	; (8002264 <HAL_TIM_IC_CaptureCallback+0x42c>)
 8002258:	2100      	movs	r1, #0
 800225a:	54d1      	strb	r1, [r2, r3]
}
 800225c:	bf00      	nop
 800225e:	3710      	adds	r7, #16
 8002260:	46bd      	mov	sp, r7
 8002262:	bd80      	pop	{r7, pc}
 8002264:	20000374 	.word	0x20000374
 8002268:	200003f8 	.word	0x200003f8
 800226c:	2000037c 	.word	0x2000037c
 8002270:	20000388 	.word	0x20000388
 8002274:	20000394 	.word	0x20000394

08002278 <QUAD_Wrapper_Init>:

static void QUAD_Wrapper_Init(void)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	af00      	add	r7, sp, #0
	quad.hi2c = &hi2c1;
 800227c:	4b08      	ldr	r3, [pc, #32]	; (80022a0 <QUAD_Wrapper_Init+0x28>)
 800227e:	4a09      	ldr	r2, [pc, #36]	; (80022a4 <QUAD_Wrapper_Init+0x2c>)
 8002280:	601a      	str	r2, [r3, #0]
	quad.htim = &htim6;
 8002282:	4b07      	ldr	r3, [pc, #28]	; (80022a0 <QUAD_Wrapper_Init+0x28>)
 8002284:	4a08      	ldr	r2, [pc, #32]	; (80022a8 <QUAD_Wrapper_Init+0x30>)
 8002286:	605a      	str	r2, [r3, #4]
	quad.OS   = &OSHOT;
 8002288:	4b05      	ldr	r3, [pc, #20]	; (80022a0 <QUAD_Wrapper_Init+0x28>)
 800228a:	4a08      	ldr	r2, [pc, #32]	; (80022ac <QUAD_Wrapper_Init+0x34>)
 800228c:	609a      	str	r2, [r3, #8]
	quad.PID  = &PID;
 800228e:	4b04      	ldr	r3, [pc, #16]	; (80022a0 <QUAD_Wrapper_Init+0x28>)
 8002290:	4a07      	ldr	r2, [pc, #28]	; (80022b0 <QUAD_Wrapper_Init+0x38>)
 8002292:	60da      	str	r2, [r3, #12]

	QUAD_Init(&quad);
 8002294:	4802      	ldr	r0, [pc, #8]	; (80022a0 <QUAD_Wrapper_Init+0x28>)
 8002296:	f000 fb7b 	bl	8002990 <QUAD_Init>
}
 800229a:	bf00      	nop
 800229c:	bd80      	pop	{r7, pc}
 800229e:	bf00      	nop
 80022a0:	20000598 	.word	0x20000598
 80022a4:	20000438 	.word	0x20000438
 80022a8:	20000558 	.word	0x20000558
 80022ac:	200003b4 	.word	0x200003b4
 80022b0:	2000048c 	.word	0x2000048c

080022b4 <BMI088_Wrapper_Init>:

static void BMI088_Wrapper_Init(void)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	af00      	add	r7, sp, #0
	// CHECK DEVICE IDENTIFIERS
	if ( BMI088_I2C_Read_CHIP_IDS(&hi2c1) != HAL_OK ) { Error_Handler(); }
 80022b8:	4808      	ldr	r0, [pc, #32]	; (80022dc <BMI088_Wrapper_Init+0x28>)
 80022ba:	f7fe fe45 	bl	8000f48 <BMI088_I2C_Read_CHIP_IDS>
 80022be:	4603      	mov	r3, r0
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d001      	beq.n	80022c8 <BMI088_Wrapper_Init+0x14>
 80022c4:	f000 f8a8 	bl	8002418 <Error_Handler>
	// RUN BMI088 GYROSCOPE INITIALIZATION
	if ( BMI088_I2C_GYRO_INIT(&hi2c1) != HAL_OK )     { Error_Handler(); };
 80022c8:	4804      	ldr	r0, [pc, #16]	; (80022dc <BMI088_Wrapper_Init+0x28>)
 80022ca:	f7fe fe78 	bl	8000fbe <BMI088_I2C_GYRO_INIT>
 80022ce:	4603      	mov	r3, r0
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d001      	beq.n	80022d8 <BMI088_Wrapper_Init+0x24>
 80022d4:	f000 f8a0 	bl	8002418 <Error_Handler>
}
 80022d8:	bf00      	nop
 80022da:	bd80      	pop	{r7, pc}
 80022dc:	20000438 	.word	0x20000438

080022e0 <OS125_Wrapper_Init>:

/* ONESHOT125 INTIALIZATION FUNCTION */
static void OS125_Wrapper_Init(void)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	af00      	add	r7, sp, #0
	OSHOT.htim     = &htim2;
 80022e4:	4b0c      	ldr	r3, [pc, #48]	; (8002318 <OS125_Wrapper_Init+0x38>)
 80022e6:	4a0d      	ldr	r2, [pc, #52]	; (800231c <OS125_Wrapper_Init+0x3c>)
 80022e8:	601a      	str	r2, [r3, #0]
	OSHOT.com      = PID.out;
 80022ea:	4b0b      	ldr	r3, [pc, #44]	; (8002318 <OS125_Wrapper_Init+0x38>)
 80022ec:	4a0c      	ldr	r2, [pc, #48]	; (8002320 <OS125_Wrapper_Init+0x40>)
 80022ee:	609a      	str	r2, [r3, #8]
	OSHOT.IC       = IC_Elapsed;
 80022f0:	4b09      	ldr	r3, [pc, #36]	; (8002318 <OS125_Wrapper_Init+0x38>)
 80022f2:	4a0c      	ldr	r2, [pc, #48]	; (8002324 <OS125_Wrapper_Init+0x44>)
 80022f4:	60da      	str	r2, [r3, #12]
	OSHOT.fclk     = 72000000;
 80022f6:	4b08      	ldr	r3, [pc, #32]	; (8002318 <OS125_Wrapper_Init+0x38>)
 80022f8:	4a0b      	ldr	r2, [pc, #44]	; (8002328 <OS125_Wrapper_Init+0x48>)
 80022fa:	625a      	str	r2, [r3, #36]	; 0x24
	OSHOT.fclk_psc = 1 - 1;
 80022fc:	4b06      	ldr	r3, [pc, #24]	; (8002318 <OS125_Wrapper_Init+0x38>)
 80022fe:	2200      	movs	r2, #0
 8002300:	629a      	str	r2, [r3, #40]	; 0x28

	if (OS125_Init(&OSHOT) != OS125_OK) { Error_Handler(); };
 8002302:	4805      	ldr	r0, [pc, #20]	; (8002318 <OS125_Wrapper_Init+0x38>)
 8002304:	f000 f8b0 	bl	8002468 <OS125_Init>
 8002308:	4603      	mov	r3, r0
 800230a:	2b00      	cmp	r3, #0
 800230c:	d001      	beq.n	8002312 <OS125_Wrapper_Init+0x32>
 800230e:	f000 f883 	bl	8002418 <Error_Handler>
}
 8002312:	bf00      	nop
 8002314:	bd80      	pop	{r7, pc}
 8002316:	bf00      	nop
 8002318:	200003b4 	.word	0x200003b4
 800231c:	20000674 	.word	0x20000674
 8002320:	2000048c 	.word	0x2000048c
 8002324:	20000394 	.word	0x20000394
 8002328:	044aa200 	.word	0x044aa200

0800232c <PID3_Wrapper_Init>:

/* PID INITIALIZATION FUNCTION */
static void PID3_Wrapper_Init(void)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	af00      	add	r7, sp, #0
	if ( PID3_Init(&PID, Kp, Ki, Kd) != PID_OK )                   { Error_Handler(); }
 8002330:	4b17      	ldr	r3, [pc, #92]	; (8002390 <PID3_Wrapper_Init+0x64>)
 8002332:	4a18      	ldr	r2, [pc, #96]	; (8002394 <PID3_Wrapper_Init+0x68>)
 8002334:	4918      	ldr	r1, [pc, #96]	; (8002398 <PID3_Wrapper_Init+0x6c>)
 8002336:	4819      	ldr	r0, [pc, #100]	; (800239c <PID3_Wrapper_Init+0x70>)
 8002338:	f7fe ff06 	bl	8001148 <PID3_Init>
 800233c:	4603      	mov	r3, r0
 800233e:	2b00      	cmp	r3, #0
 8002340:	d001      	beq.n	8002346 <PID3_Wrapper_Init+0x1a>
 8002342:	f000 f869 	bl	8002418 <Error_Handler>
	if ( PID3_Set_Tau(&PID, 0.02) != PID_OK)                       { Error_Handler(); }
 8002346:	ed9f 0a16 	vldr	s0, [pc, #88]	; 80023a0 <PID3_Wrapper_Init+0x74>
 800234a:	4814      	ldr	r0, [pc, #80]	; (800239c <PID3_Wrapper_Init+0x70>)
 800234c:	f7fe ffb0 	bl	80012b0 <PID3_Set_Tau>
 8002350:	4603      	mov	r3, r0
 8002352:	2b00      	cmp	r3, #0
 8002354:	d001      	beq.n	800235a <PID3_Wrapper_Init+0x2e>
 8002356:	f000 f85f 	bl	8002418 <Error_Handler>
	if ( PID3_Set_Integrator_Limit(&PID, -100.0, 100.0) != PID_OK) { Error_Handler(); }
 800235a:	eddf 0a12 	vldr	s1, [pc, #72]	; 80023a4 <PID3_Wrapper_Init+0x78>
 800235e:	ed9f 0a12 	vldr	s0, [pc, #72]	; 80023a8 <PID3_Wrapper_Init+0x7c>
 8002362:	480e      	ldr	r0, [pc, #56]	; (800239c <PID3_Wrapper_Init+0x70>)
 8002364:	f7fe ffbd 	bl	80012e2 <PID3_Set_Integrator_Limit>
 8002368:	4603      	mov	r3, r0
 800236a:	2b00      	cmp	r3, #0
 800236c:	d001      	beq.n	8002372 <PID3_Wrapper_Init+0x46>
 800236e:	f000 f853 	bl	8002418 <Error_Handler>
	if ( PID3_Set_Output_Limit(&PID, -100.0, 100.0) != PID_OK)     { Error_Handler(); }
 8002372:	eddf 0a0c 	vldr	s1, [pc, #48]	; 80023a4 <PID3_Wrapper_Init+0x78>
 8002376:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 80023a8 <PID3_Wrapper_Init+0x7c>
 800237a:	4808      	ldr	r0, [pc, #32]	; (800239c <PID3_Wrapper_Init+0x70>)
 800237c:	f7fe ffe0 	bl	8001340 <PID3_Set_Output_Limit>
 8002380:	4603      	mov	r3, r0
 8002382:	2b00      	cmp	r3, #0
 8002384:	d001      	beq.n	800238a <PID3_Wrapper_Init+0x5e>
 8002386:	f000 f847 	bl	8002418 <Error_Handler>
}
 800238a:	bf00      	nop
 800238c:	bd80      	pop	{r7, pc}
 800238e:	bf00      	nop
 8002390:	0800d410 	.word	0x0800d410
 8002394:	0800d404 	.word	0x0800d404
 8002398:	0800d3f8 	.word	0x0800d3f8
 800239c:	2000048c 	.word	0x2000048c
 80023a0:	3ca3d70a 	.word	0x3ca3d70a
 80023a4:	42c80000 	.word	0x42c80000
 80023a8:	c2c80000 	.word	0xc2c80000

080023ac <PWM_INPUT_START>:

/* START INPUT CAPTURE */
static void PWM_INPUT_START(void)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	af00      	add	r7, sp, #0
	HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 80023b0:	2100      	movs	r1, #0
 80023b2:	480c      	ldr	r0, [pc, #48]	; (80023e4 <PWM_INPUT_START+0x38>)
 80023b4:	f004 fa40 	bl	8006838 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
 80023b8:	2104      	movs	r1, #4
 80023ba:	480a      	ldr	r0, [pc, #40]	; (80023e4 <PWM_INPUT_START+0x38>)
 80023bc:	f004 fa3c 	bl	8006838 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_3);
 80023c0:	2108      	movs	r1, #8
 80023c2:	4808      	ldr	r0, [pc, #32]	; (80023e4 <PWM_INPUT_START+0x38>)
 80023c4:	f004 fa38 	bl	8006838 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_4);
 80023c8:	210c      	movs	r1, #12
 80023ca:	4806      	ldr	r0, [pc, #24]	; (80023e4 <PWM_INPUT_START+0x38>)
 80023cc:	f004 fa34 	bl	8006838 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_1);
 80023d0:	2100      	movs	r1, #0
 80023d2:	4805      	ldr	r0, [pc, #20]	; (80023e8 <PWM_INPUT_START+0x3c>)
 80023d4:	f004 fa30 	bl	8006838 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_2);
 80023d8:	2104      	movs	r1, #4
 80023da:	4803      	ldr	r0, [pc, #12]	; (80023e8 <PWM_INPUT_START+0x3c>)
 80023dc:	f004 fa2c 	bl	8006838 <HAL_TIM_IC_Start_IT>
}
 80023e0:	bf00      	nop
 80023e2:	bd80      	pop	{r7, pc}
 80023e4:	20000518 	.word	0x20000518
 80023e8:	200003f8 	.word	0x200003f8

080023ec <PWM_OUTPUT_START>:

/* START PWM OUTPUT */
static void PWM_OUTPUT_START(void)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80023f0:	2100      	movs	r1, #0
 80023f2:	4808      	ldr	r0, [pc, #32]	; (8002414 <PWM_OUTPUT_START+0x28>)
 80023f4:	f004 f95e 	bl	80066b4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80023f8:	2104      	movs	r1, #4
 80023fa:	4806      	ldr	r0, [pc, #24]	; (8002414 <PWM_OUTPUT_START+0x28>)
 80023fc:	f004 f95a 	bl	80066b4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8002400:	2108      	movs	r1, #8
 8002402:	4804      	ldr	r0, [pc, #16]	; (8002414 <PWM_OUTPUT_START+0x28>)
 8002404:	f004 f956 	bl	80066b4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8002408:	210c      	movs	r1, #12
 800240a:	4802      	ldr	r0, [pc, #8]	; (8002414 <PWM_OUTPUT_START+0x28>)
 800240c:	f004 f952 	bl	80066b4 <HAL_TIM_PWM_Start>
}
 8002410:	bf00      	nop
 8002412:	bd80      	pop	{r7, pc}
 8002414:	20000674 	.word	0x20000674

08002418 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800241c:	b672      	cpsid	i
  /* User can add his own implementation to report the HAL error return state */

  __disable_irq();

  // DISABLE PWM OUTPUT
  HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 800241e:	2100      	movs	r1, #0
 8002420:	480e      	ldr	r0, [pc, #56]	; (800245c <Error_Handler+0x44>)
 8002422:	f004 f985 	bl	8006730 <HAL_TIM_PWM_Stop>
  HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_2);
 8002426:	2104      	movs	r1, #4
 8002428:	480c      	ldr	r0, [pc, #48]	; (800245c <Error_Handler+0x44>)
 800242a:	f004 f981 	bl	8006730 <HAL_TIM_PWM_Stop>
  HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
 800242e:	2108      	movs	r1, #8
 8002430:	480a      	ldr	r0, [pc, #40]	; (800245c <Error_Handler+0x44>)
 8002432:	f004 f97d 	bl	8006730 <HAL_TIM_PWM_Stop>
  HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);
 8002436:	210c      	movs	r1, #12
 8002438:	4808      	ldr	r0, [pc, #32]	; (800245c <Error_Handler+0x44>)
 800243a:	f004 f979 	bl	8006730 <HAL_TIM_PWM_Stop>

  // SET STATUS LEDS
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 800243e:	2200      	movs	r2, #0
 8002440:	2140      	movs	r1, #64	; 0x40
 8002442:	4807      	ldr	r0, [pc, #28]	; (8002460 <Error_Handler+0x48>)
 8002444:	f001 fae4 	bl	8003a10 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);
 8002448:	2201      	movs	r2, #1
 800244a:	2180      	movs	r1, #128	; 0x80
 800244c:	4804      	ldr	r0, [pc, #16]	; (8002460 <Error_Handler+0x48>)
 800244e:	f001 fadf 	bl	8003a10 <HAL_GPIO_WritePin>

  CDC_Transmit_FS((uint8_t*)"ERROR\n", 6);
 8002452:	2106      	movs	r1, #6
 8002454:	4803      	ldr	r0, [pc, #12]	; (8002464 <Error_Handler+0x4c>)
 8002456:	f008 f957 	bl	800a708 <CDC_Transmit_FS>

  while (1)
 800245a:	e7fe      	b.n	800245a <Error_Handler+0x42>
 800245c:	20000674 	.word	0x20000674
 8002460:	40020800 	.word	0x40020800
 8002464:	0800d390 	.word	0x0800d390

08002468 <OS125_Init>:
 * 2) Set OS.command
 * 3) Set OS.fclk
 * 4) Set OS.fclk_psc
 */
OS125_StatusTypeDef OS125_Init(ONESHOT125 *OS)
{
 8002468:	b590      	push	{r4, r7, lr}
 800246a:	b085      	sub	sp, #20
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
	// GET TIMER INSTANCE
	OS->TIM = OS->htim->Instance;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	681a      	ldr	r2, [r3, #0]
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	605a      	str	r2, [r3, #4]
	// CALCULATE TIMER CLOCK FREQUENCY
	OS->tim_clk = (float)OS->fclk / ((float)OS->fclk_psc + 1);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800247e:	ee07 3a90 	vmov	s15, r3
 8002482:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800248a:	ee07 3a90 	vmov	s15, r3
 800248e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002492:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002496:	ee37 7a87 	vadd.f32	s14, s15, s14
 800249a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
	// CALCULATE TIMER CLOCK PERIOD
	OS->dt = 1.0/OS->tim_clk;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 80024aa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80024ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
	// CALCULATE MAXIMUM CCR VALUE (100% Power)
	OS->CCR_MAX = (int)ceil(0.000250 / OS->dt);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024bc:	4618      	mov	r0, r3
 80024be:	f7fe f843 	bl	8000548 <__aeabi_f2d>
 80024c2:	4603      	mov	r3, r0
 80024c4:	460c      	mov	r4, r1
 80024c6:	461a      	mov	r2, r3
 80024c8:	4623      	mov	r3, r4
 80024ca:	a137      	add	r1, pc, #220	; (adr r1, 80025a8 <OS125_Init+0x140>)
 80024cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80024d0:	f7fe f9bc 	bl	800084c <__aeabi_ddiv>
 80024d4:	4603      	mov	r3, r0
 80024d6:	460c      	mov	r4, r1
 80024d8:	ec44 3b17 	vmov	d7, r3, r4
 80024dc:	eeb0 0a47 	vmov.f32	s0, s14
 80024e0:	eef0 0a67 	vmov.f32	s1, s15
 80024e4:	f00a fdc8 	bl	800d078 <ceil>
 80024e8:	ec54 3b10 	vmov	r3, r4, d0
 80024ec:	4618      	mov	r0, r3
 80024ee:	4621      	mov	r1, r4
 80024f0:	f7fe fb32 	bl	8000b58 <__aeabi_d2iz>
 80024f4:	4602      	mov	r2, r0
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	635a      	str	r2, [r3, #52]	; 0x34
	// CALCULATE MINIMUM CCR VALUE (0% Power)
	OS->CCR_MIN = (int)floor(0.000125 / OS->dt);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024fe:	4618      	mov	r0, r3
 8002500:	f7fe f822 	bl	8000548 <__aeabi_f2d>
 8002504:	4603      	mov	r3, r0
 8002506:	460c      	mov	r4, r1
 8002508:	461a      	mov	r2, r3
 800250a:	4623      	mov	r3, r4
 800250c:	a128      	add	r1, pc, #160	; (adr r1, 80025b0 <OS125_Init+0x148>)
 800250e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002512:	f7fe f99b 	bl	800084c <__aeabi_ddiv>
 8002516:	4603      	mov	r3, r0
 8002518:	460c      	mov	r4, r1
 800251a:	ec44 3b17 	vmov	d7, r3, r4
 800251e:	eeb0 0a47 	vmov.f32	s0, s14
 8002522:	eef0 0a67 	vmov.f32	s1, s15
 8002526:	f00a fe27 	bl	800d178 <floor>
 800252a:	ec54 3b10 	vmov	r3, r4, d0
 800252e:	4618      	mov	r0, r3
 8002530:	4621      	mov	r1, r4
 8002532:	f7fe fb11 	bl	8000b58 <__aeabi_d2iz>
 8002536:	4602      	mov	r2, r0
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	639a      	str	r2, [r3, #56]	; 0x38
	// MINIMUM IDLE CCR VALUE
	OS->CCR_MIN_ON = (int)OS->CCR_MIN*(1.0 + MIN_ON_MULTIPLIER);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002540:	4618      	mov	r0, r3
 8002542:	f7fd ffef 	bl	8000524 <__aeabi_i2d>
 8002546:	a31c      	add	r3, pc, #112	; (adr r3, 80025b8 <OS125_Init+0x150>)
 8002548:	e9d3 2300 	ldrd	r2, r3, [r3]
 800254c:	f7fe f854 	bl	80005f8 <__aeabi_dmul>
 8002550:	4603      	mov	r3, r0
 8002552:	460c      	mov	r4, r1
 8002554:	4618      	mov	r0, r3
 8002556:	4621      	mov	r1, r4
 8002558:	f7fe fafe 	bl	8000b58 <__aeabi_d2iz>
 800255c:	4602      	mov	r2, r0
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	63da      	str	r2, [r3, #60]	; 0x3c
	// CALCULATE NUMBER OF CCR STEPS
	OS->CCR_STEPS = OS->CCR_MAX - OS->CCR_MIN;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800256a:	1ad2      	subs	r2, r2, r3
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	641a      	str	r2, [r3, #64]	; 0x40

	// SET ALL OUTPUTS TO 0
	for (int i = 0; i < 4; i++) { OS->CCR[i] = OS->CCR_MIN; }
 8002570:	2300      	movs	r3, #0
 8002572:	60fb      	str	r3, [r7, #12]
 8002574:	e00a      	b.n	800258c <OS125_Init+0x124>
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800257a:	6879      	ldr	r1, [r7, #4]
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	3304      	adds	r3, #4
 8002580:	009b      	lsls	r3, r3, #2
 8002582:	440b      	add	r3, r1
 8002584:	605a      	str	r2, [r3, #4]
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	3301      	adds	r3, #1
 800258a:	60fb      	str	r3, [r7, #12]
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	2b03      	cmp	r3, #3
 8002590:	ddf1      	ble.n	8002576 <OS125_Init+0x10e>
	OS125_UpdateCCR(OS);
 8002592:	6878      	ldr	r0, [r7, #4]
 8002594:	f000 f9be 	bl	8002914 <OS125_UpdateCCR>

	return OS125_OK;
 8002598:	2300      	movs	r3, #0
}
 800259a:	4618      	mov	r0, r3
 800259c:	3714      	adds	r7, #20
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd90      	pop	{r4, r7, pc}
 80025a2:	bf00      	nop
 80025a4:	f3af 8000 	nop.w
 80025a8:	d2f1a9fc 	.word	0xd2f1a9fc
 80025ac:	3f30624d 	.word	0x3f30624d
 80025b0:	d2f1a9fc 	.word	0xd2f1a9fc
 80025b4:	3f20624d 	.word	0x3f20624d
 80025b8:	9999999a 	.word	0x9999999a
 80025bc:	3ff19999 	.word	0x3ff19999

080025c0 <OS125_CommandFromSetpoint>:
/*
 * ONESHOT125 OUTPUT UPDATE FUNCTION
 * Converts PID controller output to PWM motor commands
 */
OS125_StatusTypeDef OS125_CommandFromSetpoint(ONESHOT125 *OS)
{
 80025c0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80025c4:	b082      	sub	sp, #8
 80025c6:	af00      	add	r7, sp, #0
 80025c8:	6078      	str	r0, [r7, #4]
	// {TODO}: TAKE IN INPUT CAPTURE DATA AND PID OUTPUT AND
	//         CONVERT TO CCR VALUES (PWM OUTPUTS)

	// READ THROTTLE VALUE (MIN_ON - 1 scale)
	OS->throttle = fmin(1.0, fmax(MIN_ON_MULTIPLIER, ((float)OS->IC[0]-1000.0)/1000.0));
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	68db      	ldr	r3, [r3, #12]
 80025ce:	881b      	ldrh	r3, [r3, #0]
 80025d0:	ee07 3a90 	vmov	s15, r3
 80025d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80025d8:	ee17 0a90 	vmov	r0, s15
 80025dc:	f7fd ffb4 	bl	8000548 <__aeabi_f2d>
 80025e0:	f04f 0200 	mov.w	r2, #0
 80025e4:	4bca      	ldr	r3, [pc, #808]	; (8002910 <OS125_CommandFromSetpoint+0x350>)
 80025e6:	f7fd fe4f 	bl	8000288 <__aeabi_dsub>
 80025ea:	4603      	mov	r3, r0
 80025ec:	460c      	mov	r4, r1
 80025ee:	4618      	mov	r0, r3
 80025f0:	4621      	mov	r1, r4
 80025f2:	f04f 0200 	mov.w	r2, #0
 80025f6:	4bc6      	ldr	r3, [pc, #792]	; (8002910 <OS125_CommandFromSetpoint+0x350>)
 80025f8:	f7fe f928 	bl	800084c <__aeabi_ddiv>
 80025fc:	4603      	mov	r3, r0
 80025fe:	460c      	mov	r4, r1
 8002600:	ec44 3b17 	vmov	d7, r3, r4
 8002604:	eeb0 1a47 	vmov.f32	s2, s14
 8002608:	eef0 1a67 	vmov.f32	s3, s15
 800260c:	ed9f 0bbc 	vldr	d0, [pc, #752]	; 8002900 <OS125_CommandFromSetpoint+0x340>
 8002610:	f00a fe36 	bl	800d280 <fmax>
 8002614:	eeb0 7a40 	vmov.f32	s14, s0
 8002618:	eef0 7a60 	vmov.f32	s15, s1
 800261c:	eeb0 1a47 	vmov.f32	s2, s14
 8002620:	eef0 1a67 	vmov.f32	s3, s15
 8002624:	ed9f 0bb8 	vldr	d0, [pc, #736]	; 8002908 <OS125_CommandFromSetpoint+0x348>
 8002628:	f00a fe51 	bl	800d2ce <fmin>
 800262c:	ec54 3b10 	vmov	r3, r4, d0
 8002630:	4618      	mov	r0, r3
 8002632:	4621      	mov	r1, r4
 8002634:	f7fe fab8 	bl	8000ba8 <__aeabi_d2f>
 8002638:	4602      	mov	r2, r0
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	611a      	str	r2, [r3, #16]

	// CALCULATE MOTOR SPEEDS AND CONVERT TO CCR
	// MOTOR 1 (TOP RIGHT)
	OS->CCR[0] = fmin(OS->CCR_MAX, fmax(OS->CCR_MIN_ON, OS->CCR_MIN + (int)OS->CCR_STEPS*(OS->throttle - OS->com[0] - OS->com[1] - OS->com[2])));
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002642:	4618      	mov	r0, r3
 8002644:	f7fd ff6e 	bl	8000524 <__aeabi_i2d>
 8002648:	4604      	mov	r4, r0
 800264a:	460d      	mov	r5, r1
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002650:	4618      	mov	r0, r3
 8002652:	f7fd ff67 	bl	8000524 <__aeabi_i2d>
 8002656:	4680      	mov	r8, r0
 8002658:	4689      	mov	r9, r1
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800265e:	ee07 3a90 	vmov	s15, r3
 8002662:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800266a:	ee07 3a90 	vmov	s15, r3
 800266e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	ed93 6a04 	vldr	s12, [r3, #16]
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	689b      	ldr	r3, [r3, #8]
 800267c:	edd3 7a00 	vldr	s15, [r3]
 8002680:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	689b      	ldr	r3, [r3, #8]
 8002688:	3304      	adds	r3, #4
 800268a:	edd3 7a00 	vldr	s15, [r3]
 800268e:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	689b      	ldr	r3, [r3, #8]
 8002696:	3308      	adds	r3, #8
 8002698:	edd3 7a00 	vldr	s15, [r3]
 800269c:	ee76 7a67 	vsub.f32	s15, s12, s15
 80026a0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026a8:	ee17 0a90 	vmov	r0, s15
 80026ac:	f7fd ff4c 	bl	8000548 <__aeabi_f2d>
 80026b0:	4602      	mov	r2, r0
 80026b2:	460b      	mov	r3, r1
 80026b4:	ec43 2b11 	vmov	d1, r2, r3
 80026b8:	ec49 8b10 	vmov	d0, r8, r9
 80026bc:	f00a fde0 	bl	800d280 <fmax>
 80026c0:	eeb0 7a40 	vmov.f32	s14, s0
 80026c4:	eef0 7a60 	vmov.f32	s15, s1
 80026c8:	eeb0 1a47 	vmov.f32	s2, s14
 80026cc:	eef0 1a67 	vmov.f32	s3, s15
 80026d0:	ec45 4b10 	vmov	d0, r4, r5
 80026d4:	f00a fdfb 	bl	800d2ce <fmin>
 80026d8:	ec54 3b10 	vmov	r3, r4, d0
 80026dc:	4618      	mov	r0, r3
 80026de:	4621      	mov	r1, r4
 80026e0:	f7fe fa3a 	bl	8000b58 <__aeabi_d2iz>
 80026e4:	4602      	mov	r2, r0
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	615a      	str	r2, [r3, #20]
	// MOTOR 2 (TOP LEFT)
	OS->CCR[1] = fmin(OS->CCR_MAX, fmax(OS->CCR_MIN_ON, OS->CCR_MIN + (int)OS->CCR_STEPS*(OS->throttle + OS->com[0] - OS->com[1] + OS->com[2])));
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026ee:	4618      	mov	r0, r3
 80026f0:	f7fd ff18 	bl	8000524 <__aeabi_i2d>
 80026f4:	4604      	mov	r4, r0
 80026f6:	460d      	mov	r5, r1
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026fc:	4618      	mov	r0, r3
 80026fe:	f7fd ff11 	bl	8000524 <__aeabi_i2d>
 8002702:	4680      	mov	r8, r0
 8002704:	4689      	mov	r9, r1
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800270a:	ee07 3a90 	vmov	s15, r3
 800270e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002716:	ee07 3a90 	vmov	s15, r3
 800271a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	ed93 6a04 	vldr	s12, [r3, #16]
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	689b      	ldr	r3, [r3, #8]
 8002728:	edd3 7a00 	vldr	s15, [r3]
 800272c:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	689b      	ldr	r3, [r3, #8]
 8002734:	3304      	adds	r3, #4
 8002736:	edd3 7a00 	vldr	s15, [r3]
 800273a:	ee36 6a67 	vsub.f32	s12, s12, s15
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	689b      	ldr	r3, [r3, #8]
 8002742:	3308      	adds	r3, #8
 8002744:	edd3 7a00 	vldr	s15, [r3]
 8002748:	ee76 7a27 	vadd.f32	s15, s12, s15
 800274c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002750:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002754:	ee17 0a90 	vmov	r0, s15
 8002758:	f7fd fef6 	bl	8000548 <__aeabi_f2d>
 800275c:	4602      	mov	r2, r0
 800275e:	460b      	mov	r3, r1
 8002760:	ec43 2b11 	vmov	d1, r2, r3
 8002764:	ec49 8b10 	vmov	d0, r8, r9
 8002768:	f00a fd8a 	bl	800d280 <fmax>
 800276c:	eeb0 7a40 	vmov.f32	s14, s0
 8002770:	eef0 7a60 	vmov.f32	s15, s1
 8002774:	eeb0 1a47 	vmov.f32	s2, s14
 8002778:	eef0 1a67 	vmov.f32	s3, s15
 800277c:	ec45 4b10 	vmov	d0, r4, r5
 8002780:	f00a fda5 	bl	800d2ce <fmin>
 8002784:	ec54 3b10 	vmov	r3, r4, d0
 8002788:	4618      	mov	r0, r3
 800278a:	4621      	mov	r1, r4
 800278c:	f7fe f9e4 	bl	8000b58 <__aeabi_d2iz>
 8002790:	4602      	mov	r2, r0
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	619a      	str	r2, [r3, #24]
	// MOTOR 3 (BOTTOM LEFT)
	OS->CCR[2] = fmin(OS->CCR_MAX, fmax(OS->CCR_MIN_ON, OS->CCR_MIN + (int)OS->CCR_STEPS*(OS->throttle + OS->com[0] + OS->com[1] - OS->com[2])));
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800279a:	4618      	mov	r0, r3
 800279c:	f7fd fec2 	bl	8000524 <__aeabi_i2d>
 80027a0:	4604      	mov	r4, r0
 80027a2:	460d      	mov	r5, r1
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027a8:	4618      	mov	r0, r3
 80027aa:	f7fd febb 	bl	8000524 <__aeabi_i2d>
 80027ae:	4680      	mov	r8, r0
 80027b0:	4689      	mov	r9, r1
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027b6:	ee07 3a90 	vmov	s15, r3
 80027ba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027c2:	ee07 3a90 	vmov	s15, r3
 80027c6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	ed93 6a04 	vldr	s12, [r3, #16]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	689b      	ldr	r3, [r3, #8]
 80027d4:	edd3 7a00 	vldr	s15, [r3]
 80027d8:	ee36 6a27 	vadd.f32	s12, s12, s15
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	689b      	ldr	r3, [r3, #8]
 80027e0:	3304      	adds	r3, #4
 80027e2:	edd3 7a00 	vldr	s15, [r3]
 80027e6:	ee36 6a27 	vadd.f32	s12, s12, s15
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	689b      	ldr	r3, [r3, #8]
 80027ee:	3308      	adds	r3, #8
 80027f0:	edd3 7a00 	vldr	s15, [r3]
 80027f4:	ee76 7a67 	vsub.f32	s15, s12, s15
 80027f8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002800:	ee17 0a90 	vmov	r0, s15
 8002804:	f7fd fea0 	bl	8000548 <__aeabi_f2d>
 8002808:	4602      	mov	r2, r0
 800280a:	460b      	mov	r3, r1
 800280c:	ec43 2b11 	vmov	d1, r2, r3
 8002810:	ec49 8b10 	vmov	d0, r8, r9
 8002814:	f00a fd34 	bl	800d280 <fmax>
 8002818:	eeb0 7a40 	vmov.f32	s14, s0
 800281c:	eef0 7a60 	vmov.f32	s15, s1
 8002820:	eeb0 1a47 	vmov.f32	s2, s14
 8002824:	eef0 1a67 	vmov.f32	s3, s15
 8002828:	ec45 4b10 	vmov	d0, r4, r5
 800282c:	f00a fd4f 	bl	800d2ce <fmin>
 8002830:	ec54 3b10 	vmov	r3, r4, d0
 8002834:	4618      	mov	r0, r3
 8002836:	4621      	mov	r1, r4
 8002838:	f7fe f98e 	bl	8000b58 <__aeabi_d2iz>
 800283c:	4602      	mov	r2, r0
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	61da      	str	r2, [r3, #28]
	// MOTOR 4 (BOTTOM RIGHT)
	OS->CCR[3] = fmin(OS->CCR_MAX, fmax(OS->CCR_MIN_ON, OS->CCR_MIN + (int)OS->CCR_STEPS*(OS->throttle - OS->com[0] + OS->com[1] + OS->com[2])));
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002846:	4618      	mov	r0, r3
 8002848:	f7fd fe6c 	bl	8000524 <__aeabi_i2d>
 800284c:	4604      	mov	r4, r0
 800284e:	460d      	mov	r5, r1
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002854:	4618      	mov	r0, r3
 8002856:	f7fd fe65 	bl	8000524 <__aeabi_i2d>
 800285a:	4680      	mov	r8, r0
 800285c:	4689      	mov	r9, r1
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002862:	ee07 3a90 	vmov	s15, r3
 8002866:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800286e:	ee07 3a90 	vmov	s15, r3
 8002872:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	ed93 6a04 	vldr	s12, [r3, #16]
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	689b      	ldr	r3, [r3, #8]
 8002880:	edd3 7a00 	vldr	s15, [r3]
 8002884:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	689b      	ldr	r3, [r3, #8]
 800288c:	3304      	adds	r3, #4
 800288e:	edd3 7a00 	vldr	s15, [r3]
 8002892:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	689b      	ldr	r3, [r3, #8]
 800289a:	3308      	adds	r3, #8
 800289c:	edd3 7a00 	vldr	s15, [r3]
 80028a0:	ee76 7a27 	vadd.f32	s15, s12, s15
 80028a4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80028ac:	ee17 0a90 	vmov	r0, s15
 80028b0:	f7fd fe4a 	bl	8000548 <__aeabi_f2d>
 80028b4:	4602      	mov	r2, r0
 80028b6:	460b      	mov	r3, r1
 80028b8:	ec43 2b11 	vmov	d1, r2, r3
 80028bc:	ec49 8b10 	vmov	d0, r8, r9
 80028c0:	f00a fcde 	bl	800d280 <fmax>
 80028c4:	eeb0 7a40 	vmov.f32	s14, s0
 80028c8:	eef0 7a60 	vmov.f32	s15, s1
 80028cc:	eeb0 1a47 	vmov.f32	s2, s14
 80028d0:	eef0 1a67 	vmov.f32	s3, s15
 80028d4:	ec45 4b10 	vmov	d0, r4, r5
 80028d8:	f00a fcf9 	bl	800d2ce <fmin>
 80028dc:	ec54 3b10 	vmov	r3, r4, d0
 80028e0:	4618      	mov	r0, r3
 80028e2:	4621      	mov	r1, r4
 80028e4:	f7fe f938 	bl	8000b58 <__aeabi_d2iz>
 80028e8:	4602      	mov	r2, r0
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	621a      	str	r2, [r3, #32]

	return OS125_OK;
 80028ee:	2300      	movs	r3, #0
}
 80028f0:	4618      	mov	r0, r3
 80028f2:	3708      	adds	r7, #8
 80028f4:	46bd      	mov	sp, r7
 80028f6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80028fa:	bf00      	nop
 80028fc:	f3af 8000 	nop.w
 8002900:	9999999a 	.word	0x9999999a
 8002904:	3fb99999 	.word	0x3fb99999
 8002908:	00000000 	.word	0x00000000
 800290c:	3ff00000 	.word	0x3ff00000
 8002910:	408f4000 	.word	0x408f4000

08002914 <OS125_UpdateCCR>:
/*
 * ONESHOT125 SET OUTPUT DIRECT FUNCTION
 * Updates timer CCR registers according to internal CCR array
 */
OS125_StatusTypeDef OS125_UpdateCCR(ONESHOT125 *OS)
{
 8002914:	b480      	push	{r7}
 8002916:	b083      	sub	sp, #12
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
	OS->TIM->CCR1 = OS->CCR[0];
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	695a      	ldr	r2, [r3, #20]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	635a      	str	r2, [r3, #52]	; 0x34
	OS->TIM->CCR2 = OS->CCR[1];
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	699a      	ldr	r2, [r3, #24]
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	685b      	ldr	r3, [r3, #4]
 800292e:	639a      	str	r2, [r3, #56]	; 0x38
	OS->TIM->CCR3 = OS->CCR[2];
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	69da      	ldr	r2, [r3, #28]
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	63da      	str	r2, [r3, #60]	; 0x3c
	OS->TIM->CCR4 = OS->CCR[3];
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6a1a      	ldr	r2, [r3, #32]
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	685b      	ldr	r3, [r3, #4]
 8002942:	641a      	str	r2, [r3, #64]	; 0x40

	return OS125_OK;
 8002944:	2300      	movs	r3, #0
}
 8002946:	4618      	mov	r0, r3
 8002948:	370c      	adds	r7, #12
 800294a:	46bd      	mov	sp, r7
 800294c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002950:	4770      	bx	lr

08002952 <OS125_Disarm>:
/*
 * ONESHOT125 ALL OUTPUTS OFF FUNCTION
 * ENSURES THAT ALL MOTORS ARE OFF
 */
OS125_StatusTypeDef OS125_Disarm(ONESHOT125 *OS)
{
 8002952:	b480      	push	{r7}
 8002954:	b083      	sub	sp, #12
 8002956:	af00      	add	r7, sp, #0
 8002958:	6078      	str	r0, [r7, #4]
	OS->TIM->CCR1 = OS->CCR_MIN;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	635a      	str	r2, [r3, #52]	; 0x34
	OS->TIM->CCR2 = OS->CCR_MIN;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	639a      	str	r2, [r3, #56]	; 0x38
	OS->TIM->CCR3 = OS->CCR_MIN;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	685b      	ldr	r3, [r3, #4]
 8002976:	63da      	str	r2, [r3, #60]	; 0x3c
	OS->TIM->CCR4 = OS->CCR_MIN;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	641a      	str	r2, [r3, #64]	; 0x40

	return OS125_OK;
 8002982:	2300      	movs	r3, #0
}
 8002984:	4618      	mov	r0, r3
 8002986:	370c      	adds	r7, #12
 8002988:	46bd      	mov	sp, r7
 800298a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298e:	4770      	bx	lr

08002990 <QUAD_Init>:

#include "quad.h"

/* INITIALIZE QUAD ROTOR STRUCT */
void QUAD_Init(QUAD *quad)
{
 8002990:	b480      	push	{r7}
 8002992:	b083      	sub	sp, #12
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
	// SET DEFAULT RATES
	quad->RATES[0] = X_DEFAULT_RATE; quad->RATES[1] = Y_DEFAULT_RATE; quad->RATES[2] = Z_DEFAULT_RATE;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	4a16      	ldr	r2, [pc, #88]	; (80029f4 <QUAD_Init+0x64>)
 800299c:	615a      	str	r2, [r3, #20]
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	4a14      	ldr	r2, [pc, #80]	; (80029f4 <QUAD_Init+0x64>)
 80029a2:	619a      	str	r2, [r3, #24]
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	4a14      	ldr	r2, [pc, #80]	; (80029f8 <QUAD_Init+0x68>)
 80029a8:	61da      	str	r2, [r3, #28]

	// CLEAR MEASURED ROTATION
	quad->rot[0] = 0.0; quad->rot[1] = 0.0; quad->rot[2] = 0.0;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	f04f 0200 	mov.w	r2, #0
 80029b0:	621a      	str	r2, [r3, #32]
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	f04f 0200 	mov.w	r2, #0
 80029b8:	625a      	str	r2, [r3, #36]	; 0x24
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	f04f 0200 	mov.w	r2, #0
 80029c0:	629a      	str	r2, [r3, #40]	; 0x28

	// CLEAR SETPOINT
	quad->set[0] = 0.0; quad->set[1] = 0.0; quad->set[2] = 0.0;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	f04f 0200 	mov.w	r2, #0
 80029c8:	62da      	str	r2, [r3, #44]	; 0x2c
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	f04f 0200 	mov.w	r2, #0
 80029d0:	631a      	str	r2, [r3, #48]	; 0x30
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	f04f 0200 	mov.w	r2, #0
 80029d8:	635a      	str	r2, [r3, #52]	; 0x34

	// GET FIRST TIME MEASUREMENT
	quad->tprev = __HAL_TIM_GET_COUNTER(quad->htim);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029e2:	b29a      	uxth	r2, r3
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	821a      	strh	r2, [r3, #16]
}
 80029e8:	bf00      	nop
 80029ea:	370c      	adds	r7, #12
 80029ec:	46bd      	mov	sp, r7
 80029ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f2:	4770      	bx	lr
 80029f4:	40a00000 	.word	0x40a00000
 80029f8:	40400000 	.word	0x40400000

080029fc <QUAD_Clear>:

/* CLEAR STATE FUNCTION */
void QUAD_Clear(QUAD *quad)
{
 80029fc:	b480      	push	{r7}
 80029fe:	b083      	sub	sp, #12
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
	// CLEAR MEASURED ROTATION
	quad->rot[0] = 0.0; quad->rot[1] = 0.0; quad->rot[2] = 0.0;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	f04f 0200 	mov.w	r2, #0
 8002a0a:	621a      	str	r2, [r3, #32]
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	f04f 0200 	mov.w	r2, #0
 8002a12:	625a      	str	r2, [r3, #36]	; 0x24
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	f04f 0200 	mov.w	r2, #0
 8002a1a:	629a      	str	r2, [r3, #40]	; 0x28

	// CLEAR SETPOINT
	quad->set[0] = 0.0; quad->set[1] = 0.0; quad->set[2] = 0.0;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	f04f 0200 	mov.w	r2, #0
 8002a22:	62da      	str	r2, [r3, #44]	; 0x2c
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	f04f 0200 	mov.w	r2, #0
 8002a2a:	631a      	str	r2, [r3, #48]	; 0x30
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	f04f 0200 	mov.w	r2, #0
 8002a32:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002a34:	bf00      	nop
 8002a36:	370c      	adds	r7, #12
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3e:	4770      	bx	lr

08002a40 <QUAD_UPDATE>:

/* UPDATE PROCEDURE */
void QUAD_UPDATE(QUAD *quad, volatile uint16_t *IC)
{
 8002a40:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002a44:	b085      	sub	sp, #20
 8002a46:	af00      	add	r7, sp, #0
 8002a48:	6078      	str	r0, [r7, #4]
 8002a4a:	6039      	str	r1, [r7, #0]
	// UPDATE TIMER
	quad->telapsed = __HAL_TIM_GET_COUNTER(quad->htim) - quad->tprev;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	685b      	ldr	r3, [r3, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a54:	b29a      	uxth	r2, r3
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	8a1b      	ldrh	r3, [r3, #16]
 8002a5a:	1ad3      	subs	r3, r2, r3
 8002a5c:	b29a      	uxth	r2, r3
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	825a      	strh	r2, [r3, #18]
	quad->tprev    = quad->tprev + quad->telapsed;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	8a1a      	ldrh	r2, [r3, #16]
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	8a5b      	ldrh	r3, [r3, #18]
 8002a6a:	4413      	add	r3, r2
 8002a6c:	b29a      	uxth	r2, r3
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	821a      	strh	r2, [r3, #16]

	// CHECK IF ARMED
	if (IC[ARM_CHANNEL] > 1500)
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	3308      	adds	r3, #8
 8002a76:	881b      	ldrh	r3, [r3, #0]
 8002a78:	b29b      	uxth	r3, r3
 8002a7a:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	f240 8168 	bls.w	8002d54 <QUAD_UPDATE+0x314>
	{
		// SET ARM_STATUS FLAG
		quad->ARM_STATUS = 0x1;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2201      	movs	r2, #1
 8002a88:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

		// READ GYROSCOPE
		if ( BMI088_I2C_Read_Gyro(quad->hi2c, quad->gyro_buf) != HAL_OK ) { Error_Handler(); }
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681a      	ldr	r2, [r3, #0]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	3339      	adds	r3, #57	; 0x39
 8002a94:	4619      	mov	r1, r3
 8002a96:	4610      	mov	r0, r2
 8002a98:	f7fe fb01 	bl	800109e <BMI088_I2C_Read_Gyro>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d001      	beq.n	8002aa6 <QUAD_UPDATE+0x66>
 8002aa2:	f7ff fcb9 	bl	8002418 <Error_Handler>

		// CONVERT TO SIGNED INTEGER, SCALE, AND INTEGRATE
		for (int i = 0; i < 3; i++)
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	60fb      	str	r3, [r7, #12]
 8002aaa:	e086      	b.n	8002bba <QUAD_UPDATE+0x17a>
		{
			quad->temp_i       = quad->gyro_buf[2*i + 1] << 8 | quad->gyro_buf[2*i];
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	005b      	lsls	r3, r3, #1
 8002ab0:	3301      	adds	r3, #1
 8002ab2:	687a      	ldr	r2, [r7, #4]
 8002ab4:	4413      	add	r3, r2
 8002ab6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002aba:	021b      	lsls	r3, r3, #8
 8002abc:	b21a      	sxth	r2, r3
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	005b      	lsls	r3, r3, #1
 8002ac2:	6879      	ldr	r1, [r7, #4]
 8002ac4:	440b      	add	r3, r1
 8002ac6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002aca:	b21b      	sxth	r3, r3
 8002acc:	4313      	orrs	r3, r2
 8002ace:	b21a      	sxth	r2, r3
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	f8a3 2098 	strh.w	r2, [r3, #152]	; 0x98
			quad->gyro_rate[i] = ((float)quad->temp_i*GYRO_RATE*M_PI)/(32767.0*180.0);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	f9b3 3098 	ldrsh.w	r3, [r3, #152]	; 0x98
 8002adc:	ee07 3a90 	vmov	s15, r3
 8002ae0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ae4:	ee17 0a90 	vmov	r0, s15
 8002ae8:	f7fd fd2e 	bl	8000548 <__aeabi_f2d>
 8002aec:	f04f 0200 	mov.w	r2, #0
 8002af0:	4bab      	ldr	r3, [pc, #684]	; (8002da0 <QUAD_UPDATE+0x360>)
 8002af2:	f7fd fd81 	bl	80005f8 <__aeabi_dmul>
 8002af6:	4603      	mov	r3, r0
 8002af8:	460c      	mov	r4, r1
 8002afa:	4618      	mov	r0, r3
 8002afc:	4621      	mov	r1, r4
 8002afe:	a3a0      	add	r3, pc, #640	; (adr r3, 8002d80 <QUAD_UPDATE+0x340>)
 8002b00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b04:	f7fd fd78 	bl	80005f8 <__aeabi_dmul>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	460c      	mov	r4, r1
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	4621      	mov	r1, r4
 8002b10:	a39d      	add	r3, pc, #628	; (adr r3, 8002d88 <QUAD_UPDATE+0x348>)
 8002b12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b16:	f7fd fe99 	bl	800084c <__aeabi_ddiv>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	460c      	mov	r4, r1
 8002b1e:	4618      	mov	r0, r3
 8002b20:	4621      	mov	r1, r4
 8002b22:	f7fe f841 	bl	8000ba8 <__aeabi_d2f>
 8002b26:	4601      	mov	r1, r0
 8002b28:	687a      	ldr	r2, [r7, #4]
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	3320      	adds	r3, #32
 8002b2e:	009b      	lsls	r3, r3, #2
 8002b30:	4413      	add	r3, r2
 8002b32:	6019      	str	r1, [r3, #0]
			quad->rot[i]       = quad->rot[i] + 0.000001*(float)quad->telapsed*quad->gyro_rate[i];
 8002b34:	687a      	ldr	r2, [r7, #4]
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	3308      	adds	r3, #8
 8002b3a:	009b      	lsls	r3, r3, #2
 8002b3c:	4413      	add	r3, r2
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4618      	mov	r0, r3
 8002b42:	f7fd fd01 	bl	8000548 <__aeabi_f2d>
 8002b46:	4604      	mov	r4, r0
 8002b48:	460d      	mov	r5, r1
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	8a5b      	ldrh	r3, [r3, #18]
 8002b4e:	ee07 3a90 	vmov	s15, r3
 8002b52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b56:	ee17 0a90 	vmov	r0, s15
 8002b5a:	f7fd fcf5 	bl	8000548 <__aeabi_f2d>
 8002b5e:	a38c      	add	r3, pc, #560	; (adr r3, 8002d90 <QUAD_UPDATE+0x350>)
 8002b60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b64:	f7fd fd48 	bl	80005f8 <__aeabi_dmul>
 8002b68:	4602      	mov	r2, r0
 8002b6a:	460b      	mov	r3, r1
 8002b6c:	4690      	mov	r8, r2
 8002b6e:	4699      	mov	r9, r3
 8002b70:	687a      	ldr	r2, [r7, #4]
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	3320      	adds	r3, #32
 8002b76:	009b      	lsls	r3, r3, #2
 8002b78:	4413      	add	r3, r2
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	f7fd fce3 	bl	8000548 <__aeabi_f2d>
 8002b82:	4602      	mov	r2, r0
 8002b84:	460b      	mov	r3, r1
 8002b86:	4640      	mov	r0, r8
 8002b88:	4649      	mov	r1, r9
 8002b8a:	f7fd fd35 	bl	80005f8 <__aeabi_dmul>
 8002b8e:	4602      	mov	r2, r0
 8002b90:	460b      	mov	r3, r1
 8002b92:	4620      	mov	r0, r4
 8002b94:	4629      	mov	r1, r5
 8002b96:	f7fd fb79 	bl	800028c <__adddf3>
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	460c      	mov	r4, r1
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	4621      	mov	r1, r4
 8002ba2:	f7fe f801 	bl	8000ba8 <__aeabi_d2f>
 8002ba6:	4601      	mov	r1, r0
 8002ba8:	687a      	ldr	r2, [r7, #4]
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	3308      	adds	r3, #8
 8002bae:	009b      	lsls	r3, r3, #2
 8002bb0:	4413      	add	r3, r2
 8002bb2:	6019      	str	r1, [r3, #0]
		for (int i = 0; i < 3; i++)
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	3301      	adds	r3, #1
 8002bb8:	60fb      	str	r3, [r7, #12]
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	2b02      	cmp	r3, #2
 8002bbe:	f77f af75 	ble.w	8002aac <QUAD_UPDATE+0x6c>
		}

		// UPDATE ROTATION SETPOINT
		for (int i = 0; i < 3; i++)
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	60bb      	str	r3, [r7, #8]
 8002bc6:	e082      	b.n	8002cce <QUAD_UPDATE+0x28e>
		{
			quad->stick_rate[i] = quad->RATES[i]*((float)IC[i+1] - 1500.0)/500.0;
 8002bc8:	687a      	ldr	r2, [r7, #4]
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	3304      	adds	r3, #4
 8002bce:	009b      	lsls	r3, r3, #2
 8002bd0:	4413      	add	r3, r2
 8002bd2:	3304      	adds	r3, #4
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	f7fd fcb6 	bl	8000548 <__aeabi_f2d>
 8002bdc:	4604      	mov	r4, r0
 8002bde:	460d      	mov	r5, r1
 8002be0:	68bb      	ldr	r3, [r7, #8]
 8002be2:	3301      	adds	r3, #1
 8002be4:	005b      	lsls	r3, r3, #1
 8002be6:	683a      	ldr	r2, [r7, #0]
 8002be8:	4413      	add	r3, r2
 8002bea:	881b      	ldrh	r3, [r3, #0]
 8002bec:	b29b      	uxth	r3, r3
 8002bee:	ee07 3a90 	vmov	s15, r3
 8002bf2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002bf6:	ee17 0a90 	vmov	r0, s15
 8002bfa:	f7fd fca5 	bl	8000548 <__aeabi_f2d>
 8002bfe:	a366      	add	r3, pc, #408	; (adr r3, 8002d98 <QUAD_UPDATE+0x358>)
 8002c00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c04:	f7fd fb40 	bl	8000288 <__aeabi_dsub>
 8002c08:	4602      	mov	r2, r0
 8002c0a:	460b      	mov	r3, r1
 8002c0c:	4620      	mov	r0, r4
 8002c0e:	4629      	mov	r1, r5
 8002c10:	f7fd fcf2 	bl	80005f8 <__aeabi_dmul>
 8002c14:	4603      	mov	r3, r0
 8002c16:	460c      	mov	r4, r1
 8002c18:	4618      	mov	r0, r3
 8002c1a:	4621      	mov	r1, r4
 8002c1c:	f04f 0200 	mov.w	r2, #0
 8002c20:	4b60      	ldr	r3, [pc, #384]	; (8002da4 <QUAD_UPDATE+0x364>)
 8002c22:	f7fd fe13 	bl	800084c <__aeabi_ddiv>
 8002c26:	4603      	mov	r3, r0
 8002c28:	460c      	mov	r4, r1
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	4621      	mov	r1, r4
 8002c2e:	f7fd ffbb 	bl	8000ba8 <__aeabi_d2f>
 8002c32:	4601      	mov	r1, r0
 8002c34:	687a      	ldr	r2, [r7, #4]
 8002c36:	68bb      	ldr	r3, [r7, #8]
 8002c38:	3322      	adds	r3, #34	; 0x22
 8002c3a:	009b      	lsls	r3, r3, #2
 8002c3c:	4413      	add	r3, r2
 8002c3e:	3304      	adds	r3, #4
 8002c40:	6019      	str	r1, [r3, #0]
			quad->set[i]        = quad->set[i] + 0.000001*(float)quad->telapsed*quad->stick_rate[i];
 8002c42:	687a      	ldr	r2, [r7, #4]
 8002c44:	68bb      	ldr	r3, [r7, #8]
 8002c46:	330a      	adds	r3, #10
 8002c48:	009b      	lsls	r3, r3, #2
 8002c4a:	4413      	add	r3, r2
 8002c4c:	3304      	adds	r3, #4
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4618      	mov	r0, r3
 8002c52:	f7fd fc79 	bl	8000548 <__aeabi_f2d>
 8002c56:	4604      	mov	r4, r0
 8002c58:	460d      	mov	r5, r1
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	8a5b      	ldrh	r3, [r3, #18]
 8002c5e:	ee07 3a90 	vmov	s15, r3
 8002c62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c66:	ee17 0a90 	vmov	r0, s15
 8002c6a:	f7fd fc6d 	bl	8000548 <__aeabi_f2d>
 8002c6e:	a348      	add	r3, pc, #288	; (adr r3, 8002d90 <QUAD_UPDATE+0x350>)
 8002c70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c74:	f7fd fcc0 	bl	80005f8 <__aeabi_dmul>
 8002c78:	4602      	mov	r2, r0
 8002c7a:	460b      	mov	r3, r1
 8002c7c:	4690      	mov	r8, r2
 8002c7e:	4699      	mov	r9, r3
 8002c80:	687a      	ldr	r2, [r7, #4]
 8002c82:	68bb      	ldr	r3, [r7, #8]
 8002c84:	3322      	adds	r3, #34	; 0x22
 8002c86:	009b      	lsls	r3, r3, #2
 8002c88:	4413      	add	r3, r2
 8002c8a:	3304      	adds	r3, #4
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4618      	mov	r0, r3
 8002c90:	f7fd fc5a 	bl	8000548 <__aeabi_f2d>
 8002c94:	4602      	mov	r2, r0
 8002c96:	460b      	mov	r3, r1
 8002c98:	4640      	mov	r0, r8
 8002c9a:	4649      	mov	r1, r9
 8002c9c:	f7fd fcac 	bl	80005f8 <__aeabi_dmul>
 8002ca0:	4602      	mov	r2, r0
 8002ca2:	460b      	mov	r3, r1
 8002ca4:	4620      	mov	r0, r4
 8002ca6:	4629      	mov	r1, r5
 8002ca8:	f7fd faf0 	bl	800028c <__adddf3>
 8002cac:	4603      	mov	r3, r0
 8002cae:	460c      	mov	r4, r1
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	4621      	mov	r1, r4
 8002cb4:	f7fd ff78 	bl	8000ba8 <__aeabi_d2f>
 8002cb8:	4601      	mov	r1, r0
 8002cba:	687a      	ldr	r2, [r7, #4]
 8002cbc:	68bb      	ldr	r3, [r7, #8]
 8002cbe:	330a      	adds	r3, #10
 8002cc0:	009b      	lsls	r3, r3, #2
 8002cc2:	4413      	add	r3, r2
 8002cc4:	3304      	adds	r3, #4
 8002cc6:	6019      	str	r1, [r3, #0]
		for (int i = 0; i < 3; i++)
 8002cc8:	68bb      	ldr	r3, [r7, #8]
 8002cca:	3301      	adds	r3, #1
 8002ccc:	60bb      	str	r3, [r7, #8]
 8002cce:	68bb      	ldr	r3, [r7, #8]
 8002cd0:	2b02      	cmp	r3, #2
 8002cd2:	f77f af79 	ble.w	8002bc8 <QUAD_UPDATE+0x188>
		}

		// ITERATE PID ALGORITHM
		if (PID3_Update(quad->PID, quad->set, quad->rot, 0.000001*(float)quad->telapsed) != PID_OK) { Error_Handler(); }
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	68dc      	ldr	r4, [r3, #12]
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	f103 052c 	add.w	r5, r3, #44	; 0x2c
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	f103 0620 	add.w	r6, r3, #32
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	8a5b      	ldrh	r3, [r3, #18]
 8002cea:	ee07 3a90 	vmov	s15, r3
 8002cee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002cf2:	ee17 0a90 	vmov	r0, s15
 8002cf6:	f7fd fc27 	bl	8000548 <__aeabi_f2d>
 8002cfa:	a325      	add	r3, pc, #148	; (adr r3, 8002d90 <QUAD_UPDATE+0x350>)
 8002cfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d00:	f7fd fc7a 	bl	80005f8 <__aeabi_dmul>
 8002d04:	4602      	mov	r2, r0
 8002d06:	460b      	mov	r3, r1
 8002d08:	4610      	mov	r0, r2
 8002d0a:	4619      	mov	r1, r3
 8002d0c:	f7fd ff4c 	bl	8000ba8 <__aeabi_d2f>
 8002d10:	4603      	mov	r3, r0
 8002d12:	ee00 3a10 	vmov	s0, r3
 8002d16:	4632      	mov	r2, r6
 8002d18:	4629      	mov	r1, r5
 8002d1a:	4620      	mov	r0, r4
 8002d1c:	f7fe fb40 	bl	80013a0 <PID3_Update>
 8002d20:	4603      	mov	r3, r0
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d001      	beq.n	8002d2a <QUAD_UPDATE+0x2ea>
 8002d26:	f7ff fb77 	bl	8002418 <Error_Handler>

		// UPDATE MOTOR SETTINGS
		if (OS125_CommandFromSetpoint(quad->OS) != OS125_OK) { Error_Handler(); }
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	689b      	ldr	r3, [r3, #8]
 8002d2e:	4618      	mov	r0, r3
 8002d30:	f7ff fc46 	bl	80025c0 <OS125_CommandFromSetpoint>
 8002d34:	4603      	mov	r3, r0
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d001      	beq.n	8002d3e <QUAD_UPDATE+0x2fe>
 8002d3a:	f7ff fb6d 	bl	8002418 <Error_Handler>
		if (OS125_UpdateCCR(quad->OS) != OS125_OK) { Error_Handler(); }
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	689b      	ldr	r3, [r3, #8]
 8002d42:	4618      	mov	r0, r3
 8002d44:	f7ff fde6 	bl	8002914 <OS125_UpdateCCR>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d013      	beq.n	8002d76 <QUAD_UPDATE+0x336>
 8002d4e:	f7ff fb63 	bl	8002418 <Error_Handler>
		QUAD_Clear(quad);
		PID3_Clear(quad->PID);
		OS125_Disarm(quad->OS);
	}

}
 8002d52:	e010      	b.n	8002d76 <QUAD_UPDATE+0x336>
		quad->ARM_STATUS = 0x0;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2200      	movs	r2, #0
 8002d58:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
		QUAD_Clear(quad);
 8002d5c:	6878      	ldr	r0, [r7, #4]
 8002d5e:	f7ff fe4d 	bl	80029fc <QUAD_Clear>
		PID3_Clear(quad->PID);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	68db      	ldr	r3, [r3, #12]
 8002d66:	4618      	mov	r0, r3
 8002d68:	f7fe fa64 	bl	8001234 <PID3_Clear>
		OS125_Disarm(quad->OS);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	4618      	mov	r0, r3
 8002d72:	f7ff fdee 	bl	8002952 <OS125_Disarm>
}
 8002d76:	bf00      	nop
 8002d78:	3714      	adds	r7, #20
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002d80:	54442d18 	.word	0x54442d18
 8002d84:	400921fb 	.word	0x400921fb
 8002d88:	00000000 	.word	0x00000000
 8002d8c:	41567fd3 	.word	0x41567fd3
 8002d90:	a0b5ed8d 	.word	0xa0b5ed8d
 8002d94:	3eb0c6f7 	.word	0x3eb0c6f7
 8002d98:	00000000 	.word	0x00000000
 8002d9c:	40977000 	.word	0x40977000
 8002da0:	409f4000 	.word	0x409f4000
 8002da4:	407f4000 	.word	0x407f4000

08002da8 <QUAD_SEND_ORIENTATION>:

/* SEND ORIENTATION OVER SERIAL */
void QUAD_SEND_ORIENTATION(QUAD *quad)
{
 8002da8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002dac:	b093      	sub	sp, #76	; 0x4c
 8002dae:	af0c      	add	r7, sp, #48	; 0x30
 8002db0:	6178      	str	r0, [r7, #20]
	// SEND ORIENTATION DATA OVER VIRTUAL COM PORT
	// DATA FORMAT: [X ANGLE]    [Y ANGLE]    [Z ANGLE]    [OTHER]
	sprintf(quad->tx_buf, "%f\t%f\t%f\t%f\t%f\t%f\t%i\n", quad->set[0], quad->set[1], quad->set[2], quad->PID->out[0], quad->PID->out[1], quad->PID->out[2], quad->OS->CCR_MIN);
 8002db2:	697b      	ldr	r3, [r7, #20]
 8002db4:	f103 063f 	add.w	r6, r3, #63	; 0x3f
 8002db8:	697b      	ldr	r3, [r7, #20]
 8002dba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	f7fd fbc3 	bl	8000548 <__aeabi_f2d>
 8002dc2:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8002dc6:	697b      	ldr	r3, [r7, #20]
 8002dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f7fd fbbc 	bl	8000548 <__aeabi_f2d>
 8002dd0:	4604      	mov	r4, r0
 8002dd2:	460d      	mov	r5, r1
 8002dd4:	697b      	ldr	r3, [r7, #20]
 8002dd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002dd8:	4618      	mov	r0, r3
 8002dda:	f7fd fbb5 	bl	8000548 <__aeabi_f2d>
 8002dde:	4680      	mov	r8, r0
 8002de0:	4689      	mov	r9, r1
 8002de2:	697b      	ldr	r3, [r7, #20]
 8002de4:	68db      	ldr	r3, [r3, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4618      	mov	r0, r3
 8002dea:	f7fd fbad 	bl	8000548 <__aeabi_f2d>
 8002dee:	4682      	mov	sl, r0
 8002df0:	468b      	mov	fp, r1
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	68db      	ldr	r3, [r3, #12]
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	4618      	mov	r0, r3
 8002dfa:	f7fd fba5 	bl	8000548 <__aeabi_f2d>
 8002dfe:	e9c7 0100 	strd	r0, r1, [r7]
 8002e02:	697b      	ldr	r3, [r7, #20]
 8002e04:	68db      	ldr	r3, [r3, #12]
 8002e06:	689b      	ldr	r3, [r3, #8]
 8002e08:	4618      	mov	r0, r3
 8002e0a:	f7fd fb9d 	bl	8000548 <__aeabi_f2d>
 8002e0e:	460a      	mov	r2, r1
 8002e10:	4601      	mov	r1, r0
 8002e12:	697b      	ldr	r3, [r7, #20]
 8002e14:	689b      	ldr	r3, [r3, #8]
 8002e16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e18:	930a      	str	r3, [sp, #40]	; 0x28
 8002e1a:	e9cd 1208 	strd	r1, r2, [sp, #32]
 8002e1e:	ed97 7b00 	vldr	d7, [r7]
 8002e22:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002e26:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8002e2a:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8002e2e:	e9cd 4500 	strd	r4, r5, [sp]
 8002e32:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002e36:	4913      	ldr	r1, [pc, #76]	; (8002e84 <QUAD_SEND_ORIENTATION+0xdc>)
 8002e38:	4630      	mov	r0, r6
 8002e3a:	f008 fdfd 	bl	800ba38 <siprintf>
	CDC_Transmit_FS((uint8_t*)(quad->tx_buf), strlen(quad->tx_buf));
 8002e3e:	697b      	ldr	r3, [r7, #20]
 8002e40:	f103 043f 	add.w	r4, r3, #63	; 0x3f
 8002e44:	697b      	ldr	r3, [r7, #20]
 8002e46:	333f      	adds	r3, #63	; 0x3f
 8002e48:	4618      	mov	r0, r3
 8002e4a:	f7fd f9c1 	bl	80001d0 <strlen>
 8002e4e:	4603      	mov	r3, r0
 8002e50:	b29b      	uxth	r3, r3
 8002e52:	4619      	mov	r1, r3
 8002e54:	4620      	mov	r0, r4
 8002e56:	f007 fc57 	bl	800a708 <CDC_Transmit_FS>

	// ALSO CHECK IF WE NEED TO UPDATE ARM_STATUS LED
	if (quad->ARM_STATUS == 1) { HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET); }
 8002e5a:	697b      	ldr	r3, [r7, #20]
 8002e5c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002e60:	2b01      	cmp	r3, #1
 8002e62:	d105      	bne.n	8002e70 <QUAD_SEND_ORIENTATION+0xc8>
 8002e64:	2201      	movs	r2, #1
 8002e66:	2180      	movs	r1, #128	; 0x80
 8002e68:	4807      	ldr	r0, [pc, #28]	; (8002e88 <QUAD_SEND_ORIENTATION+0xe0>)
 8002e6a:	f000 fdd1 	bl	8003a10 <HAL_GPIO_WritePin>
	else { HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET); }
}
 8002e6e:	e004      	b.n	8002e7a <QUAD_SEND_ORIENTATION+0xd2>
	else { HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET); }
 8002e70:	2200      	movs	r2, #0
 8002e72:	2180      	movs	r1, #128	; 0x80
 8002e74:	4804      	ldr	r0, [pc, #16]	; (8002e88 <QUAD_SEND_ORIENTATION+0xe0>)
 8002e76:	f000 fdcb 	bl	8003a10 <HAL_GPIO_WritePin>
}
 8002e7a:	bf00      	nop
 8002e7c:	371c      	adds	r7, #28
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002e84:	0800d398 	.word	0x0800d398
 8002e88:	40020800 	.word	0x40020800

08002e8c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	b083      	sub	sp, #12
 8002e90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e92:	2300      	movs	r3, #0
 8002e94:	607b      	str	r3, [r7, #4]
 8002e96:	4b10      	ldr	r3, [pc, #64]	; (8002ed8 <HAL_MspInit+0x4c>)
 8002e98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e9a:	4a0f      	ldr	r2, [pc, #60]	; (8002ed8 <HAL_MspInit+0x4c>)
 8002e9c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ea0:	6453      	str	r3, [r2, #68]	; 0x44
 8002ea2:	4b0d      	ldr	r3, [pc, #52]	; (8002ed8 <HAL_MspInit+0x4c>)
 8002ea4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ea6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002eaa:	607b      	str	r3, [r7, #4]
 8002eac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002eae:	2300      	movs	r3, #0
 8002eb0:	603b      	str	r3, [r7, #0]
 8002eb2:	4b09      	ldr	r3, [pc, #36]	; (8002ed8 <HAL_MspInit+0x4c>)
 8002eb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eb6:	4a08      	ldr	r2, [pc, #32]	; (8002ed8 <HAL_MspInit+0x4c>)
 8002eb8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ebc:	6413      	str	r3, [r2, #64]	; 0x40
 8002ebe:	4b06      	ldr	r3, [pc, #24]	; (8002ed8 <HAL_MspInit+0x4c>)
 8002ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ec2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ec6:	603b      	str	r3, [r7, #0]
 8002ec8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002eca:	bf00      	nop
 8002ecc:	370c      	adds	r7, #12
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed4:	4770      	bx	lr
 8002ed6:	bf00      	nop
 8002ed8:	40023800 	.word	0x40023800

08002edc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b08a      	sub	sp, #40	; 0x28
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ee4:	f107 0314 	add.w	r3, r7, #20
 8002ee8:	2200      	movs	r2, #0
 8002eea:	601a      	str	r2, [r3, #0]
 8002eec:	605a      	str	r2, [r3, #4]
 8002eee:	609a      	str	r2, [r3, #8]
 8002ef0:	60da      	str	r2, [r3, #12]
 8002ef2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4a19      	ldr	r2, [pc, #100]	; (8002f60 <HAL_I2C_MspInit+0x84>)
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d12c      	bne.n	8002f58 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002efe:	2300      	movs	r3, #0
 8002f00:	613b      	str	r3, [r7, #16]
 8002f02:	4b18      	ldr	r3, [pc, #96]	; (8002f64 <HAL_I2C_MspInit+0x88>)
 8002f04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f06:	4a17      	ldr	r2, [pc, #92]	; (8002f64 <HAL_I2C_MspInit+0x88>)
 8002f08:	f043 0302 	orr.w	r3, r3, #2
 8002f0c:	6313      	str	r3, [r2, #48]	; 0x30
 8002f0e:	4b15      	ldr	r3, [pc, #84]	; (8002f64 <HAL_I2C_MspInit+0x88>)
 8002f10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f12:	f003 0302 	and.w	r3, r3, #2
 8002f16:	613b      	str	r3, [r7, #16]
 8002f18:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002f1a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002f1e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002f20:	2312      	movs	r3, #18
 8002f22:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002f24:	2301      	movs	r3, #1
 8002f26:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f28:	2303      	movs	r3, #3
 8002f2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002f2c:	2304      	movs	r3, #4
 8002f2e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f30:	f107 0314 	add.w	r3, r7, #20
 8002f34:	4619      	mov	r1, r3
 8002f36:	480c      	ldr	r0, [pc, #48]	; (8002f68 <HAL_I2C_MspInit+0x8c>)
 8002f38:	f000 fbd0 	bl	80036dc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	60fb      	str	r3, [r7, #12]
 8002f40:	4b08      	ldr	r3, [pc, #32]	; (8002f64 <HAL_I2C_MspInit+0x88>)
 8002f42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f44:	4a07      	ldr	r2, [pc, #28]	; (8002f64 <HAL_I2C_MspInit+0x88>)
 8002f46:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002f4a:	6413      	str	r3, [r2, #64]	; 0x40
 8002f4c:	4b05      	ldr	r3, [pc, #20]	; (8002f64 <HAL_I2C_MspInit+0x88>)
 8002f4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f50:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f54:	60fb      	str	r3, [r7, #12]
 8002f56:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002f58:	bf00      	nop
 8002f5a:	3728      	adds	r7, #40	; 0x28
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	bd80      	pop	{r7, pc}
 8002f60:	40005400 	.word	0x40005400
 8002f64:	40023800 	.word	0x40023800
 8002f68:	40020400 	.word	0x40020400

08002f6c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	b085      	sub	sp, #20
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f7c:	d10d      	bne.n	8002f9a <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002f7e:	2300      	movs	r3, #0
 8002f80:	60fb      	str	r3, [r7, #12]
 8002f82:	4b09      	ldr	r3, [pc, #36]	; (8002fa8 <HAL_TIM_PWM_MspInit+0x3c>)
 8002f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f86:	4a08      	ldr	r2, [pc, #32]	; (8002fa8 <HAL_TIM_PWM_MspInit+0x3c>)
 8002f88:	f043 0301 	orr.w	r3, r3, #1
 8002f8c:	6413      	str	r3, [r2, #64]	; 0x40
 8002f8e:	4b06      	ldr	r3, [pc, #24]	; (8002fa8 <HAL_TIM_PWM_MspInit+0x3c>)
 8002f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f92:	f003 0301 	and.w	r3, r3, #1
 8002f96:	60fb      	str	r3, [r7, #12]
 8002f98:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002f9a:	bf00      	nop
 8002f9c:	3714      	adds	r7, #20
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa4:	4770      	bx	lr
 8002fa6:	bf00      	nop
 8002fa8:	40023800 	.word	0x40023800

08002fac <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b08c      	sub	sp, #48	; 0x30
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fb4:	f107 031c 	add.w	r3, r7, #28
 8002fb8:	2200      	movs	r2, #0
 8002fba:	601a      	str	r2, [r3, #0]
 8002fbc:	605a      	str	r2, [r3, #4]
 8002fbe:	609a      	str	r2, [r3, #8]
 8002fc0:	60da      	str	r2, [r3, #12]
 8002fc2:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM3)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a49      	ldr	r2, [pc, #292]	; (80030f0 <HAL_TIM_IC_MspInit+0x144>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d152      	bne.n	8003074 <HAL_TIM_IC_MspInit+0xc8>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002fce:	2300      	movs	r3, #0
 8002fd0:	61bb      	str	r3, [r7, #24]
 8002fd2:	4b48      	ldr	r3, [pc, #288]	; (80030f4 <HAL_TIM_IC_MspInit+0x148>)
 8002fd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fd6:	4a47      	ldr	r2, [pc, #284]	; (80030f4 <HAL_TIM_IC_MspInit+0x148>)
 8002fd8:	f043 0302 	orr.w	r3, r3, #2
 8002fdc:	6413      	str	r3, [r2, #64]	; 0x40
 8002fde:	4b45      	ldr	r3, [pc, #276]	; (80030f4 <HAL_TIM_IC_MspInit+0x148>)
 8002fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fe2:	f003 0302 	and.w	r3, r3, #2
 8002fe6:	61bb      	str	r3, [r7, #24]
 8002fe8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fea:	2300      	movs	r3, #0
 8002fec:	617b      	str	r3, [r7, #20]
 8002fee:	4b41      	ldr	r3, [pc, #260]	; (80030f4 <HAL_TIM_IC_MspInit+0x148>)
 8002ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ff2:	4a40      	ldr	r2, [pc, #256]	; (80030f4 <HAL_TIM_IC_MspInit+0x148>)
 8002ff4:	f043 0301 	orr.w	r3, r3, #1
 8002ff8:	6313      	str	r3, [r2, #48]	; 0x30
 8002ffa:	4b3e      	ldr	r3, [pc, #248]	; (80030f4 <HAL_TIM_IC_MspInit+0x148>)
 8002ffc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ffe:	f003 0301 	and.w	r3, r3, #1
 8003002:	617b      	str	r3, [r7, #20]
 8003004:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003006:	2300      	movs	r3, #0
 8003008:	613b      	str	r3, [r7, #16]
 800300a:	4b3a      	ldr	r3, [pc, #232]	; (80030f4 <HAL_TIM_IC_MspInit+0x148>)
 800300c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800300e:	4a39      	ldr	r2, [pc, #228]	; (80030f4 <HAL_TIM_IC_MspInit+0x148>)
 8003010:	f043 0302 	orr.w	r3, r3, #2
 8003014:	6313      	str	r3, [r2, #48]	; 0x30
 8003016:	4b37      	ldr	r3, [pc, #220]	; (80030f4 <HAL_TIM_IC_MspInit+0x148>)
 8003018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800301a:	f003 0302 	and.w	r3, r3, #2
 800301e:	613b      	str	r3, [r7, #16]
 8003020:	693b      	ldr	r3, [r7, #16]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003022:	23c0      	movs	r3, #192	; 0xc0
 8003024:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003026:	2302      	movs	r3, #2
 8003028:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800302a:	2300      	movs	r3, #0
 800302c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800302e:	2300      	movs	r3, #0
 8003030:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003032:	2302      	movs	r3, #2
 8003034:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003036:	f107 031c 	add.w	r3, r7, #28
 800303a:	4619      	mov	r1, r3
 800303c:	482e      	ldr	r0, [pc, #184]	; (80030f8 <HAL_TIM_IC_MspInit+0x14c>)
 800303e:	f000 fb4d 	bl	80036dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003042:	2303      	movs	r3, #3
 8003044:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003046:	2302      	movs	r3, #2
 8003048:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800304a:	2300      	movs	r3, #0
 800304c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800304e:	2300      	movs	r3, #0
 8003050:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003052:	2302      	movs	r3, #2
 8003054:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003056:	f107 031c 	add.w	r3, r7, #28
 800305a:	4619      	mov	r1, r3
 800305c:	4827      	ldr	r0, [pc, #156]	; (80030fc <HAL_TIM_IC_MspInit+0x150>)
 800305e:	f000 fb3d 	bl	80036dc <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003062:	2200      	movs	r2, #0
 8003064:	2100      	movs	r1, #0
 8003066:	201d      	movs	r0, #29
 8003068:	f000 fb01 	bl	800366e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800306c:	201d      	movs	r0, #29
 800306e:	f000 fb1a 	bl	80036a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8003072:	e038      	b.n	80030e6 <HAL_TIM_IC_MspInit+0x13a>
  else if(htim_ic->Instance==TIM4)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4a21      	ldr	r2, [pc, #132]	; (8003100 <HAL_TIM_IC_MspInit+0x154>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d133      	bne.n	80030e6 <HAL_TIM_IC_MspInit+0x13a>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800307e:	2300      	movs	r3, #0
 8003080:	60fb      	str	r3, [r7, #12]
 8003082:	4b1c      	ldr	r3, [pc, #112]	; (80030f4 <HAL_TIM_IC_MspInit+0x148>)
 8003084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003086:	4a1b      	ldr	r2, [pc, #108]	; (80030f4 <HAL_TIM_IC_MspInit+0x148>)
 8003088:	f043 0304 	orr.w	r3, r3, #4
 800308c:	6413      	str	r3, [r2, #64]	; 0x40
 800308e:	4b19      	ldr	r3, [pc, #100]	; (80030f4 <HAL_TIM_IC_MspInit+0x148>)
 8003090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003092:	f003 0304 	and.w	r3, r3, #4
 8003096:	60fb      	str	r3, [r7, #12]
 8003098:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800309a:	2300      	movs	r3, #0
 800309c:	60bb      	str	r3, [r7, #8]
 800309e:	4b15      	ldr	r3, [pc, #84]	; (80030f4 <HAL_TIM_IC_MspInit+0x148>)
 80030a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030a2:	4a14      	ldr	r2, [pc, #80]	; (80030f4 <HAL_TIM_IC_MspInit+0x148>)
 80030a4:	f043 0302 	orr.w	r3, r3, #2
 80030a8:	6313      	str	r3, [r2, #48]	; 0x30
 80030aa:	4b12      	ldr	r3, [pc, #72]	; (80030f4 <HAL_TIM_IC_MspInit+0x148>)
 80030ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ae:	f003 0302 	and.w	r3, r3, #2
 80030b2:	60bb      	str	r3, [r7, #8]
 80030b4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80030b6:	23c0      	movs	r3, #192	; 0xc0
 80030b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030ba:	2302      	movs	r3, #2
 80030bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030be:	2300      	movs	r3, #0
 80030c0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030c2:	2300      	movs	r3, #0
 80030c4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80030c6:	2302      	movs	r3, #2
 80030c8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030ca:	f107 031c 	add.w	r3, r7, #28
 80030ce:	4619      	mov	r1, r3
 80030d0:	480a      	ldr	r0, [pc, #40]	; (80030fc <HAL_TIM_IC_MspInit+0x150>)
 80030d2:	f000 fb03 	bl	80036dc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80030d6:	2200      	movs	r2, #0
 80030d8:	2100      	movs	r1, #0
 80030da:	201e      	movs	r0, #30
 80030dc:	f000 fac7 	bl	800366e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80030e0:	201e      	movs	r0, #30
 80030e2:	f000 fae0 	bl	80036a6 <HAL_NVIC_EnableIRQ>
}
 80030e6:	bf00      	nop
 80030e8:	3730      	adds	r7, #48	; 0x30
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bd80      	pop	{r7, pc}
 80030ee:	bf00      	nop
 80030f0:	40000400 	.word	0x40000400
 80030f4:	40023800 	.word	0x40023800
 80030f8:	40020000 	.word	0x40020000
 80030fc:	40020400 	.word	0x40020400
 8003100:	40000800 	.word	0x40000800

08003104 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b084      	sub	sp, #16
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	4a18      	ldr	r2, [pc, #96]	; (8003174 <HAL_TIM_Base_MspInit+0x70>)
 8003112:	4293      	cmp	r3, r2
 8003114:	d10e      	bne.n	8003134 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003116:	2300      	movs	r3, #0
 8003118:	60fb      	str	r3, [r7, #12]
 800311a:	4b17      	ldr	r3, [pc, #92]	; (8003178 <HAL_TIM_Base_MspInit+0x74>)
 800311c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800311e:	4a16      	ldr	r2, [pc, #88]	; (8003178 <HAL_TIM_Base_MspInit+0x74>)
 8003120:	f043 0310 	orr.w	r3, r3, #16
 8003124:	6413      	str	r3, [r2, #64]	; 0x40
 8003126:	4b14      	ldr	r3, [pc, #80]	; (8003178 <HAL_TIM_Base_MspInit+0x74>)
 8003128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800312a:	f003 0310 	and.w	r3, r3, #16
 800312e:	60fb      	str	r3, [r7, #12]
 8003130:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8003132:	e01a      	b.n	800316a <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM7)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4a10      	ldr	r2, [pc, #64]	; (800317c <HAL_TIM_Base_MspInit+0x78>)
 800313a:	4293      	cmp	r3, r2
 800313c:	d115      	bne.n	800316a <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800313e:	2300      	movs	r3, #0
 8003140:	60bb      	str	r3, [r7, #8]
 8003142:	4b0d      	ldr	r3, [pc, #52]	; (8003178 <HAL_TIM_Base_MspInit+0x74>)
 8003144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003146:	4a0c      	ldr	r2, [pc, #48]	; (8003178 <HAL_TIM_Base_MspInit+0x74>)
 8003148:	f043 0320 	orr.w	r3, r3, #32
 800314c:	6413      	str	r3, [r2, #64]	; 0x40
 800314e:	4b0a      	ldr	r3, [pc, #40]	; (8003178 <HAL_TIM_Base_MspInit+0x74>)
 8003150:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003152:	f003 0320 	and.w	r3, r3, #32
 8003156:	60bb      	str	r3, [r7, #8]
 8003158:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 2, 0);
 800315a:	2200      	movs	r2, #0
 800315c:	2102      	movs	r1, #2
 800315e:	2037      	movs	r0, #55	; 0x37
 8003160:	f000 fa85 	bl	800366e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003164:	2037      	movs	r0, #55	; 0x37
 8003166:	f000 fa9e 	bl	80036a6 <HAL_NVIC_EnableIRQ>
}
 800316a:	bf00      	nop
 800316c:	3710      	adds	r7, #16
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}
 8003172:	bf00      	nop
 8003174:	40001000 	.word	0x40001000
 8003178:	40023800 	.word	0x40023800
 800317c:	40001400 	.word	0x40001400

08003180 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b088      	sub	sp, #32
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003188:	f107 030c 	add.w	r3, r7, #12
 800318c:	2200      	movs	r2, #0
 800318e:	601a      	str	r2, [r3, #0]
 8003190:	605a      	str	r2, [r3, #4]
 8003192:	609a      	str	r2, [r3, #8]
 8003194:	60da      	str	r2, [r3, #12]
 8003196:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031a0:	d11d      	bne.n	80031de <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031a2:	2300      	movs	r3, #0
 80031a4:	60bb      	str	r3, [r7, #8]
 80031a6:	4b10      	ldr	r3, [pc, #64]	; (80031e8 <HAL_TIM_MspPostInit+0x68>)
 80031a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031aa:	4a0f      	ldr	r2, [pc, #60]	; (80031e8 <HAL_TIM_MspPostInit+0x68>)
 80031ac:	f043 0301 	orr.w	r3, r3, #1
 80031b0:	6313      	str	r3, [r2, #48]	; 0x30
 80031b2:	4b0d      	ldr	r3, [pc, #52]	; (80031e8 <HAL_TIM_MspPostInit+0x68>)
 80031b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031b6:	f003 0301 	and.w	r3, r3, #1
 80031ba:	60bb      	str	r3, [r7, #8]
 80031bc:	68bb      	ldr	r3, [r7, #8]
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80031be:	230f      	movs	r3, #15
 80031c0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031c2:	2302      	movs	r3, #2
 80031c4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031c6:	2300      	movs	r3, #0
 80031c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031ca:	2300      	movs	r3, #0
 80031cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80031ce:	2301      	movs	r3, #1
 80031d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031d2:	f107 030c 	add.w	r3, r7, #12
 80031d6:	4619      	mov	r1, r3
 80031d8:	4804      	ldr	r0, [pc, #16]	; (80031ec <HAL_TIM_MspPostInit+0x6c>)
 80031da:	f000 fa7f 	bl	80036dc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80031de:	bf00      	nop
 80031e0:	3720      	adds	r7, #32
 80031e2:	46bd      	mov	sp, r7
 80031e4:	bd80      	pop	{r7, pc}
 80031e6:	bf00      	nop
 80031e8:	40023800 	.word	0x40023800
 80031ec:	40020000 	.word	0x40020000

080031f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80031f0:	b480      	push	{r7}
 80031f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80031f4:	e7fe      	b.n	80031f4 <NMI_Handler+0x4>

080031f6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80031f6:	b480      	push	{r7}
 80031f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80031fa:	e7fe      	b.n	80031fa <HardFault_Handler+0x4>

080031fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80031fc:	b480      	push	{r7}
 80031fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003200:	e7fe      	b.n	8003200 <MemManage_Handler+0x4>

08003202 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003202:	b480      	push	{r7}
 8003204:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003206:	e7fe      	b.n	8003206 <BusFault_Handler+0x4>

08003208 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003208:	b480      	push	{r7}
 800320a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800320c:	e7fe      	b.n	800320c <UsageFault_Handler+0x4>

0800320e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800320e:	b480      	push	{r7}
 8003210:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003212:	bf00      	nop
 8003214:	46bd      	mov	sp, r7
 8003216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321a:	4770      	bx	lr

0800321c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800321c:	b480      	push	{r7}
 800321e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003220:	bf00      	nop
 8003222:	46bd      	mov	sp, r7
 8003224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003228:	4770      	bx	lr

0800322a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800322a:	b480      	push	{r7}
 800322c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800322e:	bf00      	nop
 8003230:	46bd      	mov	sp, r7
 8003232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003236:	4770      	bx	lr

08003238 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800323c:	f000 f8fa 	bl	8003434 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003240:	bf00      	nop
 8003242:	bd80      	pop	{r7, pc}

08003244 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003248:	4802      	ldr	r0, [pc, #8]	; (8003254 <TIM3_IRQHandler+0x10>)
 800324a:	f003 fb5d 	bl	8006908 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800324e:	bf00      	nop
 8003250:	bd80      	pop	{r7, pc}
 8003252:	bf00      	nop
 8003254:	20000518 	.word	0x20000518

08003258 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800325c:	4802      	ldr	r0, [pc, #8]	; (8003268 <TIM4_IRQHandler+0x10>)
 800325e:	f003 fb53 	bl	8006908 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8003262:	bf00      	nop
 8003264:	bd80      	pop	{r7, pc}
 8003266:	bf00      	nop
 8003268:	200003f8 	.word	0x200003f8

0800326c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8003270:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003274:	f000 fbe6 	bl	8003a44 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003278:	bf00      	nop
 800327a:	bd80      	pop	{r7, pc}

0800327c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003280:	4802      	ldr	r0, [pc, #8]	; (800328c <TIM7_IRQHandler+0x10>)
 8003282:	f003 fb41 	bl	8006908 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8003286:	bf00      	nop
 8003288:	bd80      	pop	{r7, pc}
 800328a:	bf00      	nop
 800328c:	200006b4 	.word	0x200006b4

08003290 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8003294:	4802      	ldr	r0, [pc, #8]	; (80032a0 <OTG_FS_IRQHandler+0x10>)
 8003296:	f001 fcf0 	bl	8004c7a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800329a:	bf00      	nop
 800329c:	bd80      	pop	{r7, pc}
 800329e:	bf00      	nop
 80032a0:	20001bc8 	.word	0x20001bc8

080032a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b086      	sub	sp, #24
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80032ac:	4a14      	ldr	r2, [pc, #80]	; (8003300 <_sbrk+0x5c>)
 80032ae:	4b15      	ldr	r3, [pc, #84]	; (8003304 <_sbrk+0x60>)
 80032b0:	1ad3      	subs	r3, r2, r3
 80032b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80032b4:	697b      	ldr	r3, [r7, #20]
 80032b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80032b8:	4b13      	ldr	r3, [pc, #76]	; (8003308 <_sbrk+0x64>)
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d102      	bne.n	80032c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80032c0:	4b11      	ldr	r3, [pc, #68]	; (8003308 <_sbrk+0x64>)
 80032c2:	4a12      	ldr	r2, [pc, #72]	; (800330c <_sbrk+0x68>)
 80032c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80032c6:	4b10      	ldr	r3, [pc, #64]	; (8003308 <_sbrk+0x64>)
 80032c8:	681a      	ldr	r2, [r3, #0]
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	4413      	add	r3, r2
 80032ce:	693a      	ldr	r2, [r7, #16]
 80032d0:	429a      	cmp	r2, r3
 80032d2:	d207      	bcs.n	80032e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80032d4:	f007 fe5a 	bl	800af8c <__errno>
 80032d8:	4602      	mov	r2, r0
 80032da:	230c      	movs	r3, #12
 80032dc:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80032de:	f04f 33ff 	mov.w	r3, #4294967295
 80032e2:	e009      	b.n	80032f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80032e4:	4b08      	ldr	r3, [pc, #32]	; (8003308 <_sbrk+0x64>)
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80032ea:	4b07      	ldr	r3, [pc, #28]	; (8003308 <_sbrk+0x64>)
 80032ec:	681a      	ldr	r2, [r3, #0]
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	4413      	add	r3, r2
 80032f2:	4a05      	ldr	r2, [pc, #20]	; (8003308 <_sbrk+0x64>)
 80032f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80032f6:	68fb      	ldr	r3, [r7, #12]
}
 80032f8:	4618      	mov	r0, r3
 80032fa:	3718      	adds	r7, #24
 80032fc:	46bd      	mov	sp, r7
 80032fe:	bd80      	pop	{r7, pc}
 8003300:	20020000 	.word	0x20020000
 8003304:	00000400 	.word	0x00000400
 8003308:	200003a4 	.word	0x200003a4
 800330c:	20001fd8 	.word	0x20001fd8

08003310 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003310:	b480      	push	{r7}
 8003312:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003314:	4b08      	ldr	r3, [pc, #32]	; (8003338 <SystemInit+0x28>)
 8003316:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800331a:	4a07      	ldr	r2, [pc, #28]	; (8003338 <SystemInit+0x28>)
 800331c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003320:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003324:	4b04      	ldr	r3, [pc, #16]	; (8003338 <SystemInit+0x28>)
 8003326:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800332a:	609a      	str	r2, [r3, #8]
#endif
}
 800332c:	bf00      	nop
 800332e:	46bd      	mov	sp, r7
 8003330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003334:	4770      	bx	lr
 8003336:	bf00      	nop
 8003338:	e000ed00 	.word	0xe000ed00

0800333c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800333c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003374 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003340:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003342:	e003      	b.n	800334c <LoopCopyDataInit>

08003344 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003344:	4b0c      	ldr	r3, [pc, #48]	; (8003378 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003346:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003348:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800334a:	3104      	adds	r1, #4

0800334c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800334c:	480b      	ldr	r0, [pc, #44]	; (800337c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800334e:	4b0c      	ldr	r3, [pc, #48]	; (8003380 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003350:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003352:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003354:	d3f6      	bcc.n	8003344 <CopyDataInit>
  ldr  r2, =_sbss
 8003356:	4a0b      	ldr	r2, [pc, #44]	; (8003384 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003358:	e002      	b.n	8003360 <LoopFillZerobss>

0800335a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800335a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800335c:	f842 3b04 	str.w	r3, [r2], #4

08003360 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003360:	4b09      	ldr	r3, [pc, #36]	; (8003388 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003362:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003364:	d3f9      	bcc.n	800335a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003366:	f7ff ffd3 	bl	8003310 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800336a:	f007 fe15 	bl	800af98 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800336e:	f7fe fa1f 	bl	80017b0 <main>
  bx  lr    
 8003372:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003374:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003378:	0800d6a0 	.word	0x0800d6a0
  ldr  r0, =_sdata
 800337c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003380:	20000358 	.word	0x20000358
  ldr  r2, =_sbss
 8003384:	20000358 	.word	0x20000358
  ldr  r3, = _ebss
 8003388:	20001fd4 	.word	0x20001fd4

0800338c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800338c:	e7fe      	b.n	800338c <ADC_IRQHandler>
	...

08003390 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003394:	4b0e      	ldr	r3, [pc, #56]	; (80033d0 <HAL_Init+0x40>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4a0d      	ldr	r2, [pc, #52]	; (80033d0 <HAL_Init+0x40>)
 800339a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800339e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80033a0:	4b0b      	ldr	r3, [pc, #44]	; (80033d0 <HAL_Init+0x40>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4a0a      	ldr	r2, [pc, #40]	; (80033d0 <HAL_Init+0x40>)
 80033a6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80033aa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80033ac:	4b08      	ldr	r3, [pc, #32]	; (80033d0 <HAL_Init+0x40>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4a07      	ldr	r2, [pc, #28]	; (80033d0 <HAL_Init+0x40>)
 80033b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033b6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80033b8:	2003      	movs	r0, #3
 80033ba:	f000 f94d 	bl	8003658 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80033be:	2000      	movs	r0, #0
 80033c0:	f000 f808 	bl	80033d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80033c4:	f7ff fd62 	bl	8002e8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80033c8:	2300      	movs	r3, #0
}
 80033ca:	4618      	mov	r0, r3
 80033cc:	bd80      	pop	{r7, pc}
 80033ce:	bf00      	nop
 80033d0:	40023c00 	.word	0x40023c00

080033d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b082      	sub	sp, #8
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80033dc:	4b12      	ldr	r3, [pc, #72]	; (8003428 <HAL_InitTick+0x54>)
 80033de:	681a      	ldr	r2, [r3, #0]
 80033e0:	4b12      	ldr	r3, [pc, #72]	; (800342c <HAL_InitTick+0x58>)
 80033e2:	781b      	ldrb	r3, [r3, #0]
 80033e4:	4619      	mov	r1, r3
 80033e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80033ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80033ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80033f2:	4618      	mov	r0, r3
 80033f4:	f000 f965 	bl	80036c2 <HAL_SYSTICK_Config>
 80033f8:	4603      	mov	r3, r0
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d001      	beq.n	8003402 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80033fe:	2301      	movs	r3, #1
 8003400:	e00e      	b.n	8003420 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2b0f      	cmp	r3, #15
 8003406:	d80a      	bhi.n	800341e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003408:	2200      	movs	r2, #0
 800340a:	6879      	ldr	r1, [r7, #4]
 800340c:	f04f 30ff 	mov.w	r0, #4294967295
 8003410:	f000 f92d 	bl	800366e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003414:	4a06      	ldr	r2, [pc, #24]	; (8003430 <HAL_InitTick+0x5c>)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800341a:	2300      	movs	r3, #0
 800341c:	e000      	b.n	8003420 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800341e:	2301      	movs	r3, #1
}
 8003420:	4618      	mov	r0, r3
 8003422:	3708      	adds	r7, #8
 8003424:	46bd      	mov	sp, r7
 8003426:	bd80      	pop	{r7, pc}
 8003428:	20000000 	.word	0x20000000
 800342c:	20000008 	.word	0x20000008
 8003430:	20000004 	.word	0x20000004

08003434 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003434:	b480      	push	{r7}
 8003436:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003438:	4b06      	ldr	r3, [pc, #24]	; (8003454 <HAL_IncTick+0x20>)
 800343a:	781b      	ldrb	r3, [r3, #0]
 800343c:	461a      	mov	r2, r3
 800343e:	4b06      	ldr	r3, [pc, #24]	; (8003458 <HAL_IncTick+0x24>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4413      	add	r3, r2
 8003444:	4a04      	ldr	r2, [pc, #16]	; (8003458 <HAL_IncTick+0x24>)
 8003446:	6013      	str	r3, [r2, #0]
}
 8003448:	bf00      	nop
 800344a:	46bd      	mov	sp, r7
 800344c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003450:	4770      	bx	lr
 8003452:	bf00      	nop
 8003454:	20000008 	.word	0x20000008
 8003458:	200006f4 	.word	0x200006f4

0800345c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800345c:	b480      	push	{r7}
 800345e:	af00      	add	r7, sp, #0
  return uwTick;
 8003460:	4b03      	ldr	r3, [pc, #12]	; (8003470 <HAL_GetTick+0x14>)
 8003462:	681b      	ldr	r3, [r3, #0]
}
 8003464:	4618      	mov	r0, r3
 8003466:	46bd      	mov	sp, r7
 8003468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346c:	4770      	bx	lr
 800346e:	bf00      	nop
 8003470:	200006f4 	.word	0x200006f4

08003474 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b084      	sub	sp, #16
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800347c:	f7ff ffee 	bl	800345c <HAL_GetTick>
 8003480:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	f1b3 3fff 	cmp.w	r3, #4294967295
 800348c:	d005      	beq.n	800349a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800348e:	4b09      	ldr	r3, [pc, #36]	; (80034b4 <HAL_Delay+0x40>)
 8003490:	781b      	ldrb	r3, [r3, #0]
 8003492:	461a      	mov	r2, r3
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	4413      	add	r3, r2
 8003498:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800349a:	bf00      	nop
 800349c:	f7ff ffde 	bl	800345c <HAL_GetTick>
 80034a0:	4602      	mov	r2, r0
 80034a2:	68bb      	ldr	r3, [r7, #8]
 80034a4:	1ad3      	subs	r3, r2, r3
 80034a6:	68fa      	ldr	r2, [r7, #12]
 80034a8:	429a      	cmp	r2, r3
 80034aa:	d8f7      	bhi.n	800349c <HAL_Delay+0x28>
  {
  }
}
 80034ac:	bf00      	nop
 80034ae:	3710      	adds	r7, #16
 80034b0:	46bd      	mov	sp, r7
 80034b2:	bd80      	pop	{r7, pc}
 80034b4:	20000008 	.word	0x20000008

080034b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034b8:	b480      	push	{r7}
 80034ba:	b085      	sub	sp, #20
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	f003 0307 	and.w	r3, r3, #7
 80034c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80034c8:	4b0c      	ldr	r3, [pc, #48]	; (80034fc <__NVIC_SetPriorityGrouping+0x44>)
 80034ca:	68db      	ldr	r3, [r3, #12]
 80034cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80034ce:	68ba      	ldr	r2, [r7, #8]
 80034d0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80034d4:	4013      	ands	r3, r2
 80034d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80034dc:	68bb      	ldr	r3, [r7, #8]
 80034de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80034e0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80034e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80034e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80034ea:	4a04      	ldr	r2, [pc, #16]	; (80034fc <__NVIC_SetPriorityGrouping+0x44>)
 80034ec:	68bb      	ldr	r3, [r7, #8]
 80034ee:	60d3      	str	r3, [r2, #12]
}
 80034f0:	bf00      	nop
 80034f2:	3714      	adds	r7, #20
 80034f4:	46bd      	mov	sp, r7
 80034f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fa:	4770      	bx	lr
 80034fc:	e000ed00 	.word	0xe000ed00

08003500 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003500:	b480      	push	{r7}
 8003502:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003504:	4b04      	ldr	r3, [pc, #16]	; (8003518 <__NVIC_GetPriorityGrouping+0x18>)
 8003506:	68db      	ldr	r3, [r3, #12]
 8003508:	0a1b      	lsrs	r3, r3, #8
 800350a:	f003 0307 	and.w	r3, r3, #7
}
 800350e:	4618      	mov	r0, r3
 8003510:	46bd      	mov	sp, r7
 8003512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003516:	4770      	bx	lr
 8003518:	e000ed00 	.word	0xe000ed00

0800351c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800351c:	b480      	push	{r7}
 800351e:	b083      	sub	sp, #12
 8003520:	af00      	add	r7, sp, #0
 8003522:	4603      	mov	r3, r0
 8003524:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003526:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800352a:	2b00      	cmp	r3, #0
 800352c:	db0b      	blt.n	8003546 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800352e:	79fb      	ldrb	r3, [r7, #7]
 8003530:	f003 021f 	and.w	r2, r3, #31
 8003534:	4907      	ldr	r1, [pc, #28]	; (8003554 <__NVIC_EnableIRQ+0x38>)
 8003536:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800353a:	095b      	lsrs	r3, r3, #5
 800353c:	2001      	movs	r0, #1
 800353e:	fa00 f202 	lsl.w	r2, r0, r2
 8003542:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003546:	bf00      	nop
 8003548:	370c      	adds	r7, #12
 800354a:	46bd      	mov	sp, r7
 800354c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003550:	4770      	bx	lr
 8003552:	bf00      	nop
 8003554:	e000e100 	.word	0xe000e100

08003558 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003558:	b480      	push	{r7}
 800355a:	b083      	sub	sp, #12
 800355c:	af00      	add	r7, sp, #0
 800355e:	4603      	mov	r3, r0
 8003560:	6039      	str	r1, [r7, #0]
 8003562:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003564:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003568:	2b00      	cmp	r3, #0
 800356a:	db0a      	blt.n	8003582 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	b2da      	uxtb	r2, r3
 8003570:	490c      	ldr	r1, [pc, #48]	; (80035a4 <__NVIC_SetPriority+0x4c>)
 8003572:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003576:	0112      	lsls	r2, r2, #4
 8003578:	b2d2      	uxtb	r2, r2
 800357a:	440b      	add	r3, r1
 800357c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003580:	e00a      	b.n	8003598 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	b2da      	uxtb	r2, r3
 8003586:	4908      	ldr	r1, [pc, #32]	; (80035a8 <__NVIC_SetPriority+0x50>)
 8003588:	79fb      	ldrb	r3, [r7, #7]
 800358a:	f003 030f 	and.w	r3, r3, #15
 800358e:	3b04      	subs	r3, #4
 8003590:	0112      	lsls	r2, r2, #4
 8003592:	b2d2      	uxtb	r2, r2
 8003594:	440b      	add	r3, r1
 8003596:	761a      	strb	r2, [r3, #24]
}
 8003598:	bf00      	nop
 800359a:	370c      	adds	r7, #12
 800359c:	46bd      	mov	sp, r7
 800359e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a2:	4770      	bx	lr
 80035a4:	e000e100 	.word	0xe000e100
 80035a8:	e000ed00 	.word	0xe000ed00

080035ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80035ac:	b480      	push	{r7}
 80035ae:	b089      	sub	sp, #36	; 0x24
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	60f8      	str	r0, [r7, #12]
 80035b4:	60b9      	str	r1, [r7, #8]
 80035b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	f003 0307 	and.w	r3, r3, #7
 80035be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80035c0:	69fb      	ldr	r3, [r7, #28]
 80035c2:	f1c3 0307 	rsb	r3, r3, #7
 80035c6:	2b04      	cmp	r3, #4
 80035c8:	bf28      	it	cs
 80035ca:	2304      	movcs	r3, #4
 80035cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80035ce:	69fb      	ldr	r3, [r7, #28]
 80035d0:	3304      	adds	r3, #4
 80035d2:	2b06      	cmp	r3, #6
 80035d4:	d902      	bls.n	80035dc <NVIC_EncodePriority+0x30>
 80035d6:	69fb      	ldr	r3, [r7, #28]
 80035d8:	3b03      	subs	r3, #3
 80035da:	e000      	b.n	80035de <NVIC_EncodePriority+0x32>
 80035dc:	2300      	movs	r3, #0
 80035de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035e0:	f04f 32ff 	mov.w	r2, #4294967295
 80035e4:	69bb      	ldr	r3, [r7, #24]
 80035e6:	fa02 f303 	lsl.w	r3, r2, r3
 80035ea:	43da      	mvns	r2, r3
 80035ec:	68bb      	ldr	r3, [r7, #8]
 80035ee:	401a      	ands	r2, r3
 80035f0:	697b      	ldr	r3, [r7, #20]
 80035f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80035f4:	f04f 31ff 	mov.w	r1, #4294967295
 80035f8:	697b      	ldr	r3, [r7, #20]
 80035fa:	fa01 f303 	lsl.w	r3, r1, r3
 80035fe:	43d9      	mvns	r1, r3
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003604:	4313      	orrs	r3, r2
         );
}
 8003606:	4618      	mov	r0, r3
 8003608:	3724      	adds	r7, #36	; 0x24
 800360a:	46bd      	mov	sp, r7
 800360c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003610:	4770      	bx	lr
	...

08003614 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b082      	sub	sp, #8
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	3b01      	subs	r3, #1
 8003620:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003624:	d301      	bcc.n	800362a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003626:	2301      	movs	r3, #1
 8003628:	e00f      	b.n	800364a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800362a:	4a0a      	ldr	r2, [pc, #40]	; (8003654 <SysTick_Config+0x40>)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	3b01      	subs	r3, #1
 8003630:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003632:	210f      	movs	r1, #15
 8003634:	f04f 30ff 	mov.w	r0, #4294967295
 8003638:	f7ff ff8e 	bl	8003558 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800363c:	4b05      	ldr	r3, [pc, #20]	; (8003654 <SysTick_Config+0x40>)
 800363e:	2200      	movs	r2, #0
 8003640:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003642:	4b04      	ldr	r3, [pc, #16]	; (8003654 <SysTick_Config+0x40>)
 8003644:	2207      	movs	r2, #7
 8003646:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003648:	2300      	movs	r3, #0
}
 800364a:	4618      	mov	r0, r3
 800364c:	3708      	adds	r7, #8
 800364e:	46bd      	mov	sp, r7
 8003650:	bd80      	pop	{r7, pc}
 8003652:	bf00      	nop
 8003654:	e000e010 	.word	0xe000e010

08003658 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b082      	sub	sp, #8
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003660:	6878      	ldr	r0, [r7, #4]
 8003662:	f7ff ff29 	bl	80034b8 <__NVIC_SetPriorityGrouping>
}
 8003666:	bf00      	nop
 8003668:	3708      	adds	r7, #8
 800366a:	46bd      	mov	sp, r7
 800366c:	bd80      	pop	{r7, pc}

0800366e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800366e:	b580      	push	{r7, lr}
 8003670:	b086      	sub	sp, #24
 8003672:	af00      	add	r7, sp, #0
 8003674:	4603      	mov	r3, r0
 8003676:	60b9      	str	r1, [r7, #8]
 8003678:	607a      	str	r2, [r7, #4]
 800367a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800367c:	2300      	movs	r3, #0
 800367e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003680:	f7ff ff3e 	bl	8003500 <__NVIC_GetPriorityGrouping>
 8003684:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003686:	687a      	ldr	r2, [r7, #4]
 8003688:	68b9      	ldr	r1, [r7, #8]
 800368a:	6978      	ldr	r0, [r7, #20]
 800368c:	f7ff ff8e 	bl	80035ac <NVIC_EncodePriority>
 8003690:	4602      	mov	r2, r0
 8003692:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003696:	4611      	mov	r1, r2
 8003698:	4618      	mov	r0, r3
 800369a:	f7ff ff5d 	bl	8003558 <__NVIC_SetPriority>
}
 800369e:	bf00      	nop
 80036a0:	3718      	adds	r7, #24
 80036a2:	46bd      	mov	sp, r7
 80036a4:	bd80      	pop	{r7, pc}

080036a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036a6:	b580      	push	{r7, lr}
 80036a8:	b082      	sub	sp, #8
 80036aa:	af00      	add	r7, sp, #0
 80036ac:	4603      	mov	r3, r0
 80036ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80036b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036b4:	4618      	mov	r0, r3
 80036b6:	f7ff ff31 	bl	800351c <__NVIC_EnableIRQ>
}
 80036ba:	bf00      	nop
 80036bc:	3708      	adds	r7, #8
 80036be:	46bd      	mov	sp, r7
 80036c0:	bd80      	pop	{r7, pc}

080036c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80036c2:	b580      	push	{r7, lr}
 80036c4:	b082      	sub	sp, #8
 80036c6:	af00      	add	r7, sp, #0
 80036c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80036ca:	6878      	ldr	r0, [r7, #4]
 80036cc:	f7ff ffa2 	bl	8003614 <SysTick_Config>
 80036d0:	4603      	mov	r3, r0
}
 80036d2:	4618      	mov	r0, r3
 80036d4:	3708      	adds	r7, #8
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bd80      	pop	{r7, pc}
	...

080036dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80036dc:	b480      	push	{r7}
 80036de:	b089      	sub	sp, #36	; 0x24
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
 80036e4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80036e6:	2300      	movs	r3, #0
 80036e8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80036ea:	2300      	movs	r3, #0
 80036ec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80036ee:	2300      	movs	r3, #0
 80036f0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80036f2:	2300      	movs	r3, #0
 80036f4:	61fb      	str	r3, [r7, #28]
 80036f6:	e16b      	b.n	80039d0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80036f8:	2201      	movs	r2, #1
 80036fa:	69fb      	ldr	r3, [r7, #28]
 80036fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003700:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	697a      	ldr	r2, [r7, #20]
 8003708:	4013      	ands	r3, r2
 800370a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800370c:	693a      	ldr	r2, [r7, #16]
 800370e:	697b      	ldr	r3, [r7, #20]
 8003710:	429a      	cmp	r2, r3
 8003712:	f040 815a 	bne.w	80039ca <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	2b01      	cmp	r3, #1
 800371c:	d00b      	beq.n	8003736 <HAL_GPIO_Init+0x5a>
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	2b02      	cmp	r3, #2
 8003724:	d007      	beq.n	8003736 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800372a:	2b11      	cmp	r3, #17
 800372c:	d003      	beq.n	8003736 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	685b      	ldr	r3, [r3, #4]
 8003732:	2b12      	cmp	r3, #18
 8003734:	d130      	bne.n	8003798 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	689b      	ldr	r3, [r3, #8]
 800373a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800373c:	69fb      	ldr	r3, [r7, #28]
 800373e:	005b      	lsls	r3, r3, #1
 8003740:	2203      	movs	r2, #3
 8003742:	fa02 f303 	lsl.w	r3, r2, r3
 8003746:	43db      	mvns	r3, r3
 8003748:	69ba      	ldr	r2, [r7, #24]
 800374a:	4013      	ands	r3, r2
 800374c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	68da      	ldr	r2, [r3, #12]
 8003752:	69fb      	ldr	r3, [r7, #28]
 8003754:	005b      	lsls	r3, r3, #1
 8003756:	fa02 f303 	lsl.w	r3, r2, r3
 800375a:	69ba      	ldr	r2, [r7, #24]
 800375c:	4313      	orrs	r3, r2
 800375e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	69ba      	ldr	r2, [r7, #24]
 8003764:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800376c:	2201      	movs	r2, #1
 800376e:	69fb      	ldr	r3, [r7, #28]
 8003770:	fa02 f303 	lsl.w	r3, r2, r3
 8003774:	43db      	mvns	r3, r3
 8003776:	69ba      	ldr	r2, [r7, #24]
 8003778:	4013      	ands	r3, r2
 800377a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	091b      	lsrs	r3, r3, #4
 8003782:	f003 0201 	and.w	r2, r3, #1
 8003786:	69fb      	ldr	r3, [r7, #28]
 8003788:	fa02 f303 	lsl.w	r3, r2, r3
 800378c:	69ba      	ldr	r2, [r7, #24]
 800378e:	4313      	orrs	r3, r2
 8003790:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	69ba      	ldr	r2, [r7, #24]
 8003796:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	68db      	ldr	r3, [r3, #12]
 800379c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800379e:	69fb      	ldr	r3, [r7, #28]
 80037a0:	005b      	lsls	r3, r3, #1
 80037a2:	2203      	movs	r2, #3
 80037a4:	fa02 f303 	lsl.w	r3, r2, r3
 80037a8:	43db      	mvns	r3, r3
 80037aa:	69ba      	ldr	r2, [r7, #24]
 80037ac:	4013      	ands	r3, r2
 80037ae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	689a      	ldr	r2, [r3, #8]
 80037b4:	69fb      	ldr	r3, [r7, #28]
 80037b6:	005b      	lsls	r3, r3, #1
 80037b8:	fa02 f303 	lsl.w	r3, r2, r3
 80037bc:	69ba      	ldr	r2, [r7, #24]
 80037be:	4313      	orrs	r3, r2
 80037c0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	69ba      	ldr	r2, [r7, #24]
 80037c6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	2b02      	cmp	r3, #2
 80037ce:	d003      	beq.n	80037d8 <HAL_GPIO_Init+0xfc>
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	685b      	ldr	r3, [r3, #4]
 80037d4:	2b12      	cmp	r3, #18
 80037d6:	d123      	bne.n	8003820 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80037d8:	69fb      	ldr	r3, [r7, #28]
 80037da:	08da      	lsrs	r2, r3, #3
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	3208      	adds	r2, #8
 80037e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80037e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80037e6:	69fb      	ldr	r3, [r7, #28]
 80037e8:	f003 0307 	and.w	r3, r3, #7
 80037ec:	009b      	lsls	r3, r3, #2
 80037ee:	220f      	movs	r2, #15
 80037f0:	fa02 f303 	lsl.w	r3, r2, r3
 80037f4:	43db      	mvns	r3, r3
 80037f6:	69ba      	ldr	r2, [r7, #24]
 80037f8:	4013      	ands	r3, r2
 80037fa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	691a      	ldr	r2, [r3, #16]
 8003800:	69fb      	ldr	r3, [r7, #28]
 8003802:	f003 0307 	and.w	r3, r3, #7
 8003806:	009b      	lsls	r3, r3, #2
 8003808:	fa02 f303 	lsl.w	r3, r2, r3
 800380c:	69ba      	ldr	r2, [r7, #24]
 800380e:	4313      	orrs	r3, r2
 8003810:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003812:	69fb      	ldr	r3, [r7, #28]
 8003814:	08da      	lsrs	r2, r3, #3
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	3208      	adds	r2, #8
 800381a:	69b9      	ldr	r1, [r7, #24]
 800381c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003826:	69fb      	ldr	r3, [r7, #28]
 8003828:	005b      	lsls	r3, r3, #1
 800382a:	2203      	movs	r2, #3
 800382c:	fa02 f303 	lsl.w	r3, r2, r3
 8003830:	43db      	mvns	r3, r3
 8003832:	69ba      	ldr	r2, [r7, #24]
 8003834:	4013      	ands	r3, r2
 8003836:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	685b      	ldr	r3, [r3, #4]
 800383c:	f003 0203 	and.w	r2, r3, #3
 8003840:	69fb      	ldr	r3, [r7, #28]
 8003842:	005b      	lsls	r3, r3, #1
 8003844:	fa02 f303 	lsl.w	r3, r2, r3
 8003848:	69ba      	ldr	r2, [r7, #24]
 800384a:	4313      	orrs	r3, r2
 800384c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	69ba      	ldr	r2, [r7, #24]
 8003852:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	685b      	ldr	r3, [r3, #4]
 8003858:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800385c:	2b00      	cmp	r3, #0
 800385e:	f000 80b4 	beq.w	80039ca <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003862:	2300      	movs	r3, #0
 8003864:	60fb      	str	r3, [r7, #12]
 8003866:	4b5f      	ldr	r3, [pc, #380]	; (80039e4 <HAL_GPIO_Init+0x308>)
 8003868:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800386a:	4a5e      	ldr	r2, [pc, #376]	; (80039e4 <HAL_GPIO_Init+0x308>)
 800386c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003870:	6453      	str	r3, [r2, #68]	; 0x44
 8003872:	4b5c      	ldr	r3, [pc, #368]	; (80039e4 <HAL_GPIO_Init+0x308>)
 8003874:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003876:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800387a:	60fb      	str	r3, [r7, #12]
 800387c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800387e:	4a5a      	ldr	r2, [pc, #360]	; (80039e8 <HAL_GPIO_Init+0x30c>)
 8003880:	69fb      	ldr	r3, [r7, #28]
 8003882:	089b      	lsrs	r3, r3, #2
 8003884:	3302      	adds	r3, #2
 8003886:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800388a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800388c:	69fb      	ldr	r3, [r7, #28]
 800388e:	f003 0303 	and.w	r3, r3, #3
 8003892:	009b      	lsls	r3, r3, #2
 8003894:	220f      	movs	r2, #15
 8003896:	fa02 f303 	lsl.w	r3, r2, r3
 800389a:	43db      	mvns	r3, r3
 800389c:	69ba      	ldr	r2, [r7, #24]
 800389e:	4013      	ands	r3, r2
 80038a0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	4a51      	ldr	r2, [pc, #324]	; (80039ec <HAL_GPIO_Init+0x310>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d02b      	beq.n	8003902 <HAL_GPIO_Init+0x226>
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	4a50      	ldr	r2, [pc, #320]	; (80039f0 <HAL_GPIO_Init+0x314>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d025      	beq.n	80038fe <HAL_GPIO_Init+0x222>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	4a4f      	ldr	r2, [pc, #316]	; (80039f4 <HAL_GPIO_Init+0x318>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d01f      	beq.n	80038fa <HAL_GPIO_Init+0x21e>
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	4a4e      	ldr	r2, [pc, #312]	; (80039f8 <HAL_GPIO_Init+0x31c>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d019      	beq.n	80038f6 <HAL_GPIO_Init+0x21a>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	4a4d      	ldr	r2, [pc, #308]	; (80039fc <HAL_GPIO_Init+0x320>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d013      	beq.n	80038f2 <HAL_GPIO_Init+0x216>
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	4a4c      	ldr	r2, [pc, #304]	; (8003a00 <HAL_GPIO_Init+0x324>)
 80038ce:	4293      	cmp	r3, r2
 80038d0:	d00d      	beq.n	80038ee <HAL_GPIO_Init+0x212>
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	4a4b      	ldr	r2, [pc, #300]	; (8003a04 <HAL_GPIO_Init+0x328>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d007      	beq.n	80038ea <HAL_GPIO_Init+0x20e>
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	4a4a      	ldr	r2, [pc, #296]	; (8003a08 <HAL_GPIO_Init+0x32c>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d101      	bne.n	80038e6 <HAL_GPIO_Init+0x20a>
 80038e2:	2307      	movs	r3, #7
 80038e4:	e00e      	b.n	8003904 <HAL_GPIO_Init+0x228>
 80038e6:	2308      	movs	r3, #8
 80038e8:	e00c      	b.n	8003904 <HAL_GPIO_Init+0x228>
 80038ea:	2306      	movs	r3, #6
 80038ec:	e00a      	b.n	8003904 <HAL_GPIO_Init+0x228>
 80038ee:	2305      	movs	r3, #5
 80038f0:	e008      	b.n	8003904 <HAL_GPIO_Init+0x228>
 80038f2:	2304      	movs	r3, #4
 80038f4:	e006      	b.n	8003904 <HAL_GPIO_Init+0x228>
 80038f6:	2303      	movs	r3, #3
 80038f8:	e004      	b.n	8003904 <HAL_GPIO_Init+0x228>
 80038fa:	2302      	movs	r3, #2
 80038fc:	e002      	b.n	8003904 <HAL_GPIO_Init+0x228>
 80038fe:	2301      	movs	r3, #1
 8003900:	e000      	b.n	8003904 <HAL_GPIO_Init+0x228>
 8003902:	2300      	movs	r3, #0
 8003904:	69fa      	ldr	r2, [r7, #28]
 8003906:	f002 0203 	and.w	r2, r2, #3
 800390a:	0092      	lsls	r2, r2, #2
 800390c:	4093      	lsls	r3, r2
 800390e:	69ba      	ldr	r2, [r7, #24]
 8003910:	4313      	orrs	r3, r2
 8003912:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003914:	4934      	ldr	r1, [pc, #208]	; (80039e8 <HAL_GPIO_Init+0x30c>)
 8003916:	69fb      	ldr	r3, [r7, #28]
 8003918:	089b      	lsrs	r3, r3, #2
 800391a:	3302      	adds	r3, #2
 800391c:	69ba      	ldr	r2, [r7, #24]
 800391e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003922:	4b3a      	ldr	r3, [pc, #232]	; (8003a0c <HAL_GPIO_Init+0x330>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003928:	693b      	ldr	r3, [r7, #16]
 800392a:	43db      	mvns	r3, r3
 800392c:	69ba      	ldr	r2, [r7, #24]
 800392e:	4013      	ands	r3, r2
 8003930:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	685b      	ldr	r3, [r3, #4]
 8003936:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800393a:	2b00      	cmp	r3, #0
 800393c:	d003      	beq.n	8003946 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800393e:	69ba      	ldr	r2, [r7, #24]
 8003940:	693b      	ldr	r3, [r7, #16]
 8003942:	4313      	orrs	r3, r2
 8003944:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003946:	4a31      	ldr	r2, [pc, #196]	; (8003a0c <HAL_GPIO_Init+0x330>)
 8003948:	69bb      	ldr	r3, [r7, #24]
 800394a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800394c:	4b2f      	ldr	r3, [pc, #188]	; (8003a0c <HAL_GPIO_Init+0x330>)
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003952:	693b      	ldr	r3, [r7, #16]
 8003954:	43db      	mvns	r3, r3
 8003956:	69ba      	ldr	r2, [r7, #24]
 8003958:	4013      	ands	r3, r2
 800395a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003964:	2b00      	cmp	r3, #0
 8003966:	d003      	beq.n	8003970 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003968:	69ba      	ldr	r2, [r7, #24]
 800396a:	693b      	ldr	r3, [r7, #16]
 800396c:	4313      	orrs	r3, r2
 800396e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003970:	4a26      	ldr	r2, [pc, #152]	; (8003a0c <HAL_GPIO_Init+0x330>)
 8003972:	69bb      	ldr	r3, [r7, #24]
 8003974:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003976:	4b25      	ldr	r3, [pc, #148]	; (8003a0c <HAL_GPIO_Init+0x330>)
 8003978:	689b      	ldr	r3, [r3, #8]
 800397a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800397c:	693b      	ldr	r3, [r7, #16]
 800397e:	43db      	mvns	r3, r3
 8003980:	69ba      	ldr	r2, [r7, #24]
 8003982:	4013      	ands	r3, r2
 8003984:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	685b      	ldr	r3, [r3, #4]
 800398a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800398e:	2b00      	cmp	r3, #0
 8003990:	d003      	beq.n	800399a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003992:	69ba      	ldr	r2, [r7, #24]
 8003994:	693b      	ldr	r3, [r7, #16]
 8003996:	4313      	orrs	r3, r2
 8003998:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800399a:	4a1c      	ldr	r2, [pc, #112]	; (8003a0c <HAL_GPIO_Init+0x330>)
 800399c:	69bb      	ldr	r3, [r7, #24]
 800399e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80039a0:	4b1a      	ldr	r3, [pc, #104]	; (8003a0c <HAL_GPIO_Init+0x330>)
 80039a2:	68db      	ldr	r3, [r3, #12]
 80039a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039a6:	693b      	ldr	r3, [r7, #16]
 80039a8:	43db      	mvns	r3, r3
 80039aa:	69ba      	ldr	r2, [r7, #24]
 80039ac:	4013      	ands	r3, r2
 80039ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	685b      	ldr	r3, [r3, #4]
 80039b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d003      	beq.n	80039c4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80039bc:	69ba      	ldr	r2, [r7, #24]
 80039be:	693b      	ldr	r3, [r7, #16]
 80039c0:	4313      	orrs	r3, r2
 80039c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80039c4:	4a11      	ldr	r2, [pc, #68]	; (8003a0c <HAL_GPIO_Init+0x330>)
 80039c6:	69bb      	ldr	r3, [r7, #24]
 80039c8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80039ca:	69fb      	ldr	r3, [r7, #28]
 80039cc:	3301      	adds	r3, #1
 80039ce:	61fb      	str	r3, [r7, #28]
 80039d0:	69fb      	ldr	r3, [r7, #28]
 80039d2:	2b0f      	cmp	r3, #15
 80039d4:	f67f ae90 	bls.w	80036f8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80039d8:	bf00      	nop
 80039da:	3724      	adds	r7, #36	; 0x24
 80039dc:	46bd      	mov	sp, r7
 80039de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e2:	4770      	bx	lr
 80039e4:	40023800 	.word	0x40023800
 80039e8:	40013800 	.word	0x40013800
 80039ec:	40020000 	.word	0x40020000
 80039f0:	40020400 	.word	0x40020400
 80039f4:	40020800 	.word	0x40020800
 80039f8:	40020c00 	.word	0x40020c00
 80039fc:	40021000 	.word	0x40021000
 8003a00:	40021400 	.word	0x40021400
 8003a04:	40021800 	.word	0x40021800
 8003a08:	40021c00 	.word	0x40021c00
 8003a0c:	40013c00 	.word	0x40013c00

08003a10 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a10:	b480      	push	{r7}
 8003a12:	b083      	sub	sp, #12
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
 8003a18:	460b      	mov	r3, r1
 8003a1a:	807b      	strh	r3, [r7, #2]
 8003a1c:	4613      	mov	r3, r2
 8003a1e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003a20:	787b      	ldrb	r3, [r7, #1]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d003      	beq.n	8003a2e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003a26:	887a      	ldrh	r2, [r7, #2]
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003a2c:	e003      	b.n	8003a36 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003a2e:	887b      	ldrh	r3, [r7, #2]
 8003a30:	041a      	lsls	r2, r3, #16
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	619a      	str	r2, [r3, #24]
}
 8003a36:	bf00      	nop
 8003a38:	370c      	adds	r7, #12
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a40:	4770      	bx	lr
	...

08003a44 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b082      	sub	sp, #8
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	4603      	mov	r3, r0
 8003a4c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003a4e:	4b08      	ldr	r3, [pc, #32]	; (8003a70 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a50:	695a      	ldr	r2, [r3, #20]
 8003a52:	88fb      	ldrh	r3, [r7, #6]
 8003a54:	4013      	ands	r3, r2
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d006      	beq.n	8003a68 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003a5a:	4a05      	ldr	r2, [pc, #20]	; (8003a70 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a5c:	88fb      	ldrh	r3, [r7, #6]
 8003a5e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003a60:	88fb      	ldrh	r3, [r7, #6]
 8003a62:	4618      	mov	r0, r3
 8003a64:	f7fe f9be 	bl	8001de4 <HAL_GPIO_EXTI_Callback>
  }
}
 8003a68:	bf00      	nop
 8003a6a:	3708      	adds	r7, #8
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	bd80      	pop	{r7, pc}
 8003a70:	40013c00 	.word	0x40013c00

08003a74 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b084      	sub	sp, #16
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d101      	bne.n	8003a86 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003a82:	2301      	movs	r3, #1
 8003a84:	e11f      	b.n	8003cc6 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a8c:	b2db      	uxtb	r3, r3
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d106      	bne.n	8003aa0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2200      	movs	r2, #0
 8003a96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003a9a:	6878      	ldr	r0, [r7, #4]
 8003a9c:	f7ff fa1e 	bl	8002edc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2224      	movs	r2, #36	; 0x24
 8003aa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	681a      	ldr	r2, [r3, #0]
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f022 0201 	bic.w	r2, r2, #1
 8003ab6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	681a      	ldr	r2, [r3, #0]
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003ac6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	681a      	ldr	r2, [r3, #0]
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003ad6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003ad8:	f002 fd3a 	bl	8006550 <HAL_RCC_GetPCLK1Freq>
 8003adc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	685b      	ldr	r3, [r3, #4]
 8003ae2:	4a7b      	ldr	r2, [pc, #492]	; (8003cd0 <HAL_I2C_Init+0x25c>)
 8003ae4:	4293      	cmp	r3, r2
 8003ae6:	d807      	bhi.n	8003af8 <HAL_I2C_Init+0x84>
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	4a7a      	ldr	r2, [pc, #488]	; (8003cd4 <HAL_I2C_Init+0x260>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	bf94      	ite	ls
 8003af0:	2301      	movls	r3, #1
 8003af2:	2300      	movhi	r3, #0
 8003af4:	b2db      	uxtb	r3, r3
 8003af6:	e006      	b.n	8003b06 <HAL_I2C_Init+0x92>
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	4a77      	ldr	r2, [pc, #476]	; (8003cd8 <HAL_I2C_Init+0x264>)
 8003afc:	4293      	cmp	r3, r2
 8003afe:	bf94      	ite	ls
 8003b00:	2301      	movls	r3, #1
 8003b02:	2300      	movhi	r3, #0
 8003b04:	b2db      	uxtb	r3, r3
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d001      	beq.n	8003b0e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	e0db      	b.n	8003cc6 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	4a72      	ldr	r2, [pc, #456]	; (8003cdc <HAL_I2C_Init+0x268>)
 8003b12:	fba2 2303 	umull	r2, r3, r2, r3
 8003b16:	0c9b      	lsrs	r3, r3, #18
 8003b18:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	685b      	ldr	r3, [r3, #4]
 8003b20:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	68ba      	ldr	r2, [r7, #8]
 8003b2a:	430a      	orrs	r2, r1
 8003b2c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	6a1b      	ldr	r3, [r3, #32]
 8003b34:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	685b      	ldr	r3, [r3, #4]
 8003b3c:	4a64      	ldr	r2, [pc, #400]	; (8003cd0 <HAL_I2C_Init+0x25c>)
 8003b3e:	4293      	cmp	r3, r2
 8003b40:	d802      	bhi.n	8003b48 <HAL_I2C_Init+0xd4>
 8003b42:	68bb      	ldr	r3, [r7, #8]
 8003b44:	3301      	adds	r3, #1
 8003b46:	e009      	b.n	8003b5c <HAL_I2C_Init+0xe8>
 8003b48:	68bb      	ldr	r3, [r7, #8]
 8003b4a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003b4e:	fb02 f303 	mul.w	r3, r2, r3
 8003b52:	4a63      	ldr	r2, [pc, #396]	; (8003ce0 <HAL_I2C_Init+0x26c>)
 8003b54:	fba2 2303 	umull	r2, r3, r2, r3
 8003b58:	099b      	lsrs	r3, r3, #6
 8003b5a:	3301      	adds	r3, #1
 8003b5c:	687a      	ldr	r2, [r7, #4]
 8003b5e:	6812      	ldr	r2, [r2, #0]
 8003b60:	430b      	orrs	r3, r1
 8003b62:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	69db      	ldr	r3, [r3, #28]
 8003b6a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003b6e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	685b      	ldr	r3, [r3, #4]
 8003b76:	4956      	ldr	r1, [pc, #344]	; (8003cd0 <HAL_I2C_Init+0x25c>)
 8003b78:	428b      	cmp	r3, r1
 8003b7a:	d80d      	bhi.n	8003b98 <HAL_I2C_Init+0x124>
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	1e59      	subs	r1, r3, #1
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	005b      	lsls	r3, r3, #1
 8003b86:	fbb1 f3f3 	udiv	r3, r1, r3
 8003b8a:	3301      	adds	r3, #1
 8003b8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b90:	2b04      	cmp	r3, #4
 8003b92:	bf38      	it	cc
 8003b94:	2304      	movcc	r3, #4
 8003b96:	e04f      	b.n	8003c38 <HAL_I2C_Init+0x1c4>
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	689b      	ldr	r3, [r3, #8]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d111      	bne.n	8003bc4 <HAL_I2C_Init+0x150>
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	1e58      	subs	r0, r3, #1
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6859      	ldr	r1, [r3, #4]
 8003ba8:	460b      	mov	r3, r1
 8003baa:	005b      	lsls	r3, r3, #1
 8003bac:	440b      	add	r3, r1
 8003bae:	fbb0 f3f3 	udiv	r3, r0, r3
 8003bb2:	3301      	adds	r3, #1
 8003bb4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	bf0c      	ite	eq
 8003bbc:	2301      	moveq	r3, #1
 8003bbe:	2300      	movne	r3, #0
 8003bc0:	b2db      	uxtb	r3, r3
 8003bc2:	e012      	b.n	8003bea <HAL_I2C_Init+0x176>
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	1e58      	subs	r0, r3, #1
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6859      	ldr	r1, [r3, #4]
 8003bcc:	460b      	mov	r3, r1
 8003bce:	009b      	lsls	r3, r3, #2
 8003bd0:	440b      	add	r3, r1
 8003bd2:	0099      	lsls	r1, r3, #2
 8003bd4:	440b      	add	r3, r1
 8003bd6:	fbb0 f3f3 	udiv	r3, r0, r3
 8003bda:	3301      	adds	r3, #1
 8003bdc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	bf0c      	ite	eq
 8003be4:	2301      	moveq	r3, #1
 8003be6:	2300      	movne	r3, #0
 8003be8:	b2db      	uxtb	r3, r3
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d001      	beq.n	8003bf2 <HAL_I2C_Init+0x17e>
 8003bee:	2301      	movs	r3, #1
 8003bf0:	e022      	b.n	8003c38 <HAL_I2C_Init+0x1c4>
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	689b      	ldr	r3, [r3, #8]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d10e      	bne.n	8003c18 <HAL_I2C_Init+0x1a4>
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	1e58      	subs	r0, r3, #1
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6859      	ldr	r1, [r3, #4]
 8003c02:	460b      	mov	r3, r1
 8003c04:	005b      	lsls	r3, r3, #1
 8003c06:	440b      	add	r3, r1
 8003c08:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c0c:	3301      	adds	r3, #1
 8003c0e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c12:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003c16:	e00f      	b.n	8003c38 <HAL_I2C_Init+0x1c4>
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	1e58      	subs	r0, r3, #1
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6859      	ldr	r1, [r3, #4]
 8003c20:	460b      	mov	r3, r1
 8003c22:	009b      	lsls	r3, r3, #2
 8003c24:	440b      	add	r3, r1
 8003c26:	0099      	lsls	r1, r3, #2
 8003c28:	440b      	add	r3, r1
 8003c2a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c2e:	3301      	adds	r3, #1
 8003c30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c34:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003c38:	6879      	ldr	r1, [r7, #4]
 8003c3a:	6809      	ldr	r1, [r1, #0]
 8003c3c:	4313      	orrs	r3, r2
 8003c3e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	69da      	ldr	r2, [r3, #28]
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6a1b      	ldr	r3, [r3, #32]
 8003c52:	431a      	orrs	r2, r3
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	430a      	orrs	r2, r1
 8003c5a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	689b      	ldr	r3, [r3, #8]
 8003c62:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003c66:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003c6a:	687a      	ldr	r2, [r7, #4]
 8003c6c:	6911      	ldr	r1, [r2, #16]
 8003c6e:	687a      	ldr	r2, [r7, #4]
 8003c70:	68d2      	ldr	r2, [r2, #12]
 8003c72:	4311      	orrs	r1, r2
 8003c74:	687a      	ldr	r2, [r7, #4]
 8003c76:	6812      	ldr	r2, [r2, #0]
 8003c78:	430b      	orrs	r3, r1
 8003c7a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	68db      	ldr	r3, [r3, #12]
 8003c82:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	695a      	ldr	r2, [r3, #20]
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	699b      	ldr	r3, [r3, #24]
 8003c8e:	431a      	orrs	r2, r3
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	430a      	orrs	r2, r1
 8003c96:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	681a      	ldr	r2, [r3, #0]
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f042 0201 	orr.w	r2, r2, #1
 8003ca6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2200      	movs	r2, #0
 8003cac:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2220      	movs	r2, #32
 8003cb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2200      	movs	r2, #0
 8003cba:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003cc4:	2300      	movs	r3, #0
}
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	3710      	adds	r7, #16
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bd80      	pop	{r7, pc}
 8003cce:	bf00      	nop
 8003cd0:	000186a0 	.word	0x000186a0
 8003cd4:	001e847f 	.word	0x001e847f
 8003cd8:	003d08ff 	.word	0x003d08ff
 8003cdc:	431bde83 	.word	0x431bde83
 8003ce0:	10624dd3 	.word	0x10624dd3

08003ce4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b088      	sub	sp, #32
 8003ce8:	af02      	add	r7, sp, #8
 8003cea:	60f8      	str	r0, [r7, #12]
 8003cec:	4608      	mov	r0, r1
 8003cee:	4611      	mov	r1, r2
 8003cf0:	461a      	mov	r2, r3
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	817b      	strh	r3, [r7, #10]
 8003cf6:	460b      	mov	r3, r1
 8003cf8:	813b      	strh	r3, [r7, #8]
 8003cfa:	4613      	mov	r3, r2
 8003cfc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003cfe:	f7ff fbad 	bl	800345c <HAL_GetTick>
 8003d02:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d0a:	b2db      	uxtb	r3, r3
 8003d0c:	2b20      	cmp	r3, #32
 8003d0e:	f040 80d9 	bne.w	8003ec4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003d12:	697b      	ldr	r3, [r7, #20]
 8003d14:	9300      	str	r3, [sp, #0]
 8003d16:	2319      	movs	r3, #25
 8003d18:	2201      	movs	r2, #1
 8003d1a:	496d      	ldr	r1, [pc, #436]	; (8003ed0 <HAL_I2C_Mem_Write+0x1ec>)
 8003d1c:	68f8      	ldr	r0, [r7, #12]
 8003d1e:	f000 fc7f 	bl	8004620 <I2C_WaitOnFlagUntilTimeout>
 8003d22:	4603      	mov	r3, r0
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d001      	beq.n	8003d2c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003d28:	2302      	movs	r3, #2
 8003d2a:	e0cc      	b.n	8003ec6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d32:	2b01      	cmp	r3, #1
 8003d34:	d101      	bne.n	8003d3a <HAL_I2C_Mem_Write+0x56>
 8003d36:	2302      	movs	r3, #2
 8003d38:	e0c5      	b.n	8003ec6 <HAL_I2C_Mem_Write+0x1e2>
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	2201      	movs	r2, #1
 8003d3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f003 0301 	and.w	r3, r3, #1
 8003d4c:	2b01      	cmp	r3, #1
 8003d4e:	d007      	beq.n	8003d60 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	681a      	ldr	r2, [r3, #0]
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f042 0201 	orr.w	r2, r2, #1
 8003d5e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	681a      	ldr	r2, [r3, #0]
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003d6e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	2221      	movs	r2, #33	; 0x21
 8003d74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	2240      	movs	r2, #64	; 0x40
 8003d7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	2200      	movs	r2, #0
 8003d84:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	6a3a      	ldr	r2, [r7, #32]
 8003d8a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003d90:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d96:	b29a      	uxth	r2, r3
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	4a4d      	ldr	r2, [pc, #308]	; (8003ed4 <HAL_I2C_Mem_Write+0x1f0>)
 8003da0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003da2:	88f8      	ldrh	r0, [r7, #6]
 8003da4:	893a      	ldrh	r2, [r7, #8]
 8003da6:	8979      	ldrh	r1, [r7, #10]
 8003da8:	697b      	ldr	r3, [r7, #20]
 8003daa:	9301      	str	r3, [sp, #4]
 8003dac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dae:	9300      	str	r3, [sp, #0]
 8003db0:	4603      	mov	r3, r0
 8003db2:	68f8      	ldr	r0, [r7, #12]
 8003db4:	f000 fab6 	bl	8004324 <I2C_RequestMemoryWrite>
 8003db8:	4603      	mov	r3, r0
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d052      	beq.n	8003e64 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	e081      	b.n	8003ec6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003dc2:	697a      	ldr	r2, [r7, #20]
 8003dc4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003dc6:	68f8      	ldr	r0, [r7, #12]
 8003dc8:	f000 fd00 	bl	80047cc <I2C_WaitOnTXEFlagUntilTimeout>
 8003dcc:	4603      	mov	r3, r0
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d00d      	beq.n	8003dee <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dd6:	2b04      	cmp	r3, #4
 8003dd8:	d107      	bne.n	8003dea <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	681a      	ldr	r2, [r3, #0]
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003de8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003dea:	2301      	movs	r3, #1
 8003dec:	e06b      	b.n	8003ec6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003df2:	781a      	ldrb	r2, [r3, #0]
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dfe:	1c5a      	adds	r2, r3, #1
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e08:	3b01      	subs	r3, #1
 8003e0a:	b29a      	uxth	r2, r3
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e14:	b29b      	uxth	r3, r3
 8003e16:	3b01      	subs	r3, #1
 8003e18:	b29a      	uxth	r2, r3
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	695b      	ldr	r3, [r3, #20]
 8003e24:	f003 0304 	and.w	r3, r3, #4
 8003e28:	2b04      	cmp	r3, #4
 8003e2a:	d11b      	bne.n	8003e64 <HAL_I2C_Mem_Write+0x180>
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d017      	beq.n	8003e64 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e38:	781a      	ldrb	r2, [r3, #0]
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e44:	1c5a      	adds	r2, r3, #1
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e4e:	3b01      	subs	r3, #1
 8003e50:	b29a      	uxth	r2, r3
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e5a:	b29b      	uxth	r3, r3
 8003e5c:	3b01      	subs	r3, #1
 8003e5e:	b29a      	uxth	r2, r3
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d1aa      	bne.n	8003dc2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e6c:	697a      	ldr	r2, [r7, #20]
 8003e6e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003e70:	68f8      	ldr	r0, [r7, #12]
 8003e72:	f000 fcec 	bl	800484e <I2C_WaitOnBTFFlagUntilTimeout>
 8003e76:	4603      	mov	r3, r0
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d00d      	beq.n	8003e98 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e80:	2b04      	cmp	r3, #4
 8003e82:	d107      	bne.n	8003e94 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	681a      	ldr	r2, [r3, #0]
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e92:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003e94:	2301      	movs	r3, #1
 8003e96:	e016      	b.n	8003ec6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	681a      	ldr	r2, [r3, #0]
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ea6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	2220      	movs	r2, #32
 8003eac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	2200      	movs	r2, #0
 8003ebc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003ec0:	2300      	movs	r3, #0
 8003ec2:	e000      	b.n	8003ec6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003ec4:	2302      	movs	r3, #2
  }
}
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	3718      	adds	r7, #24
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	bd80      	pop	{r7, pc}
 8003ece:	bf00      	nop
 8003ed0:	00100002 	.word	0x00100002
 8003ed4:	ffff0000 	.word	0xffff0000

08003ed8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b08c      	sub	sp, #48	; 0x30
 8003edc:	af02      	add	r7, sp, #8
 8003ede:	60f8      	str	r0, [r7, #12]
 8003ee0:	4608      	mov	r0, r1
 8003ee2:	4611      	mov	r1, r2
 8003ee4:	461a      	mov	r2, r3
 8003ee6:	4603      	mov	r3, r0
 8003ee8:	817b      	strh	r3, [r7, #10]
 8003eea:	460b      	mov	r3, r1
 8003eec:	813b      	strh	r3, [r7, #8]
 8003eee:	4613      	mov	r3, r2
 8003ef0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003ef2:	f7ff fab3 	bl	800345c <HAL_GetTick>
 8003ef6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003efe:	b2db      	uxtb	r3, r3
 8003f00:	2b20      	cmp	r3, #32
 8003f02:	f040 8208 	bne.w	8004316 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003f06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f08:	9300      	str	r3, [sp, #0]
 8003f0a:	2319      	movs	r3, #25
 8003f0c:	2201      	movs	r2, #1
 8003f0e:	497b      	ldr	r1, [pc, #492]	; (80040fc <HAL_I2C_Mem_Read+0x224>)
 8003f10:	68f8      	ldr	r0, [r7, #12]
 8003f12:	f000 fb85 	bl	8004620 <I2C_WaitOnFlagUntilTimeout>
 8003f16:	4603      	mov	r3, r0
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d001      	beq.n	8003f20 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003f1c:	2302      	movs	r3, #2
 8003f1e:	e1fb      	b.n	8004318 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f26:	2b01      	cmp	r3, #1
 8003f28:	d101      	bne.n	8003f2e <HAL_I2C_Mem_Read+0x56>
 8003f2a:	2302      	movs	r3, #2
 8003f2c:	e1f4      	b.n	8004318 <HAL_I2C_Mem_Read+0x440>
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	2201      	movs	r2, #1
 8003f32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f003 0301 	and.w	r3, r3, #1
 8003f40:	2b01      	cmp	r3, #1
 8003f42:	d007      	beq.n	8003f54 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	681a      	ldr	r2, [r3, #0]
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f042 0201 	orr.w	r2, r2, #1
 8003f52:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	681a      	ldr	r2, [r3, #0]
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003f62:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	2222      	movs	r2, #34	; 0x22
 8003f68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	2240      	movs	r2, #64	; 0x40
 8003f70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	2200      	movs	r2, #0
 8003f78:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003f7e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003f84:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f8a:	b29a      	uxth	r2, r3
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	4a5b      	ldr	r2, [pc, #364]	; (8004100 <HAL_I2C_Mem_Read+0x228>)
 8003f94:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003f96:	88f8      	ldrh	r0, [r7, #6]
 8003f98:	893a      	ldrh	r2, [r7, #8]
 8003f9a:	8979      	ldrh	r1, [r7, #10]
 8003f9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f9e:	9301      	str	r3, [sp, #4]
 8003fa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fa2:	9300      	str	r3, [sp, #0]
 8003fa4:	4603      	mov	r3, r0
 8003fa6:	68f8      	ldr	r0, [r7, #12]
 8003fa8:	f000 fa52 	bl	8004450 <I2C_RequestMemoryRead>
 8003fac:	4603      	mov	r3, r0
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d001      	beq.n	8003fb6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	e1b0      	b.n	8004318 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d113      	bne.n	8003fe6 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	623b      	str	r3, [r7, #32]
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	695b      	ldr	r3, [r3, #20]
 8003fc8:	623b      	str	r3, [r7, #32]
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	699b      	ldr	r3, [r3, #24]
 8003fd0:	623b      	str	r3, [r7, #32]
 8003fd2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	681a      	ldr	r2, [r3, #0]
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003fe2:	601a      	str	r2, [r3, #0]
 8003fe4:	e184      	b.n	80042f0 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fea:	2b01      	cmp	r3, #1
 8003fec:	d11b      	bne.n	8004026 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	681a      	ldr	r2, [r3, #0]
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ffc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ffe:	2300      	movs	r3, #0
 8004000:	61fb      	str	r3, [r7, #28]
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	695b      	ldr	r3, [r3, #20]
 8004008:	61fb      	str	r3, [r7, #28]
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	699b      	ldr	r3, [r3, #24]
 8004010:	61fb      	str	r3, [r7, #28]
 8004012:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	681a      	ldr	r2, [r3, #0]
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004022:	601a      	str	r2, [r3, #0]
 8004024:	e164      	b.n	80042f0 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800402a:	2b02      	cmp	r3, #2
 800402c:	d11b      	bne.n	8004066 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	681a      	ldr	r2, [r3, #0]
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800403c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	681a      	ldr	r2, [r3, #0]
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800404c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800404e:	2300      	movs	r3, #0
 8004050:	61bb      	str	r3, [r7, #24]
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	695b      	ldr	r3, [r3, #20]
 8004058:	61bb      	str	r3, [r7, #24]
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	699b      	ldr	r3, [r3, #24]
 8004060:	61bb      	str	r3, [r7, #24]
 8004062:	69bb      	ldr	r3, [r7, #24]
 8004064:	e144      	b.n	80042f0 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004066:	2300      	movs	r3, #0
 8004068:	617b      	str	r3, [r7, #20]
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	695b      	ldr	r3, [r3, #20]
 8004070:	617b      	str	r3, [r7, #20]
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	699b      	ldr	r3, [r3, #24]
 8004078:	617b      	str	r3, [r7, #20]
 800407a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800407c:	e138      	b.n	80042f0 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004082:	2b03      	cmp	r3, #3
 8004084:	f200 80f1 	bhi.w	800426a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800408c:	2b01      	cmp	r3, #1
 800408e:	d123      	bne.n	80040d8 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004090:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004092:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004094:	68f8      	ldr	r0, [r7, #12]
 8004096:	f000 fc1b 	bl	80048d0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800409a:	4603      	mov	r3, r0
 800409c:	2b00      	cmp	r3, #0
 800409e:	d001      	beq.n	80040a4 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80040a0:	2301      	movs	r3, #1
 80040a2:	e139      	b.n	8004318 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	691a      	ldr	r2, [r3, #16]
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040ae:	b2d2      	uxtb	r2, r2
 80040b0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040b6:	1c5a      	adds	r2, r3, #1
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040c0:	3b01      	subs	r3, #1
 80040c2:	b29a      	uxth	r2, r3
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040cc:	b29b      	uxth	r3, r3
 80040ce:	3b01      	subs	r3, #1
 80040d0:	b29a      	uxth	r2, r3
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80040d6:	e10b      	b.n	80042f0 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040dc:	2b02      	cmp	r3, #2
 80040de:	d14e      	bne.n	800417e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80040e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040e2:	9300      	str	r3, [sp, #0]
 80040e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040e6:	2200      	movs	r2, #0
 80040e8:	4906      	ldr	r1, [pc, #24]	; (8004104 <HAL_I2C_Mem_Read+0x22c>)
 80040ea:	68f8      	ldr	r0, [r7, #12]
 80040ec:	f000 fa98 	bl	8004620 <I2C_WaitOnFlagUntilTimeout>
 80040f0:	4603      	mov	r3, r0
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d008      	beq.n	8004108 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80040f6:	2301      	movs	r3, #1
 80040f8:	e10e      	b.n	8004318 <HAL_I2C_Mem_Read+0x440>
 80040fa:	bf00      	nop
 80040fc:	00100002 	.word	0x00100002
 8004100:	ffff0000 	.word	0xffff0000
 8004104:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	681a      	ldr	r2, [r3, #0]
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004116:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	691a      	ldr	r2, [r3, #16]
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004122:	b2d2      	uxtb	r2, r2
 8004124:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800412a:	1c5a      	adds	r2, r3, #1
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004134:	3b01      	subs	r3, #1
 8004136:	b29a      	uxth	r2, r3
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004140:	b29b      	uxth	r3, r3
 8004142:	3b01      	subs	r3, #1
 8004144:	b29a      	uxth	r2, r3
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	691a      	ldr	r2, [r3, #16]
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004154:	b2d2      	uxtb	r2, r2
 8004156:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800415c:	1c5a      	adds	r2, r3, #1
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004166:	3b01      	subs	r3, #1
 8004168:	b29a      	uxth	r2, r3
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004172:	b29b      	uxth	r3, r3
 8004174:	3b01      	subs	r3, #1
 8004176:	b29a      	uxth	r2, r3
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800417c:	e0b8      	b.n	80042f0 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800417e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004180:	9300      	str	r3, [sp, #0]
 8004182:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004184:	2200      	movs	r2, #0
 8004186:	4966      	ldr	r1, [pc, #408]	; (8004320 <HAL_I2C_Mem_Read+0x448>)
 8004188:	68f8      	ldr	r0, [r7, #12]
 800418a:	f000 fa49 	bl	8004620 <I2C_WaitOnFlagUntilTimeout>
 800418e:	4603      	mov	r3, r0
 8004190:	2b00      	cmp	r3, #0
 8004192:	d001      	beq.n	8004198 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004194:	2301      	movs	r3, #1
 8004196:	e0bf      	b.n	8004318 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	681a      	ldr	r2, [r3, #0]
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80041a6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	691a      	ldr	r2, [r3, #16]
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041b2:	b2d2      	uxtb	r2, r2
 80041b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041ba:	1c5a      	adds	r2, r3, #1
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041c4:	3b01      	subs	r3, #1
 80041c6:	b29a      	uxth	r2, r3
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041d0:	b29b      	uxth	r3, r3
 80041d2:	3b01      	subs	r3, #1
 80041d4:	b29a      	uxth	r2, r3
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80041da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041dc:	9300      	str	r3, [sp, #0]
 80041de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041e0:	2200      	movs	r2, #0
 80041e2:	494f      	ldr	r1, [pc, #316]	; (8004320 <HAL_I2C_Mem_Read+0x448>)
 80041e4:	68f8      	ldr	r0, [r7, #12]
 80041e6:	f000 fa1b 	bl	8004620 <I2C_WaitOnFlagUntilTimeout>
 80041ea:	4603      	mov	r3, r0
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d001      	beq.n	80041f4 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80041f0:	2301      	movs	r3, #1
 80041f2:	e091      	b.n	8004318 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	681a      	ldr	r2, [r3, #0]
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004202:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	691a      	ldr	r2, [r3, #16]
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800420e:	b2d2      	uxtb	r2, r2
 8004210:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004216:	1c5a      	adds	r2, r3, #1
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004220:	3b01      	subs	r3, #1
 8004222:	b29a      	uxth	r2, r3
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800422c:	b29b      	uxth	r3, r3
 800422e:	3b01      	subs	r3, #1
 8004230:	b29a      	uxth	r2, r3
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	691a      	ldr	r2, [r3, #16]
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004240:	b2d2      	uxtb	r2, r2
 8004242:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004248:	1c5a      	adds	r2, r3, #1
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004252:	3b01      	subs	r3, #1
 8004254:	b29a      	uxth	r2, r3
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800425e:	b29b      	uxth	r3, r3
 8004260:	3b01      	subs	r3, #1
 8004262:	b29a      	uxth	r2, r3
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004268:	e042      	b.n	80042f0 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800426a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800426c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800426e:	68f8      	ldr	r0, [r7, #12]
 8004270:	f000 fb2e 	bl	80048d0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004274:	4603      	mov	r3, r0
 8004276:	2b00      	cmp	r3, #0
 8004278:	d001      	beq.n	800427e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800427a:	2301      	movs	r3, #1
 800427c:	e04c      	b.n	8004318 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	691a      	ldr	r2, [r3, #16]
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004288:	b2d2      	uxtb	r2, r2
 800428a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004290:	1c5a      	adds	r2, r3, #1
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800429a:	3b01      	subs	r3, #1
 800429c:	b29a      	uxth	r2, r3
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042a6:	b29b      	uxth	r3, r3
 80042a8:	3b01      	subs	r3, #1
 80042aa:	b29a      	uxth	r2, r3
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	695b      	ldr	r3, [r3, #20]
 80042b6:	f003 0304 	and.w	r3, r3, #4
 80042ba:	2b04      	cmp	r3, #4
 80042bc:	d118      	bne.n	80042f0 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	691a      	ldr	r2, [r3, #16]
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042c8:	b2d2      	uxtb	r2, r2
 80042ca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042d0:	1c5a      	adds	r2, r3, #1
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042da:	3b01      	subs	r3, #1
 80042dc:	b29a      	uxth	r2, r3
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042e6:	b29b      	uxth	r3, r3
 80042e8:	3b01      	subs	r3, #1
 80042ea:	b29a      	uxth	r2, r3
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	f47f aec2 	bne.w	800407e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	2220      	movs	r2, #32
 80042fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	2200      	movs	r2, #0
 8004306:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	2200      	movs	r2, #0
 800430e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004312:	2300      	movs	r3, #0
 8004314:	e000      	b.n	8004318 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8004316:	2302      	movs	r3, #2
  }
}
 8004318:	4618      	mov	r0, r3
 800431a:	3728      	adds	r7, #40	; 0x28
 800431c:	46bd      	mov	sp, r7
 800431e:	bd80      	pop	{r7, pc}
 8004320:	00010004 	.word	0x00010004

08004324 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004324:	b580      	push	{r7, lr}
 8004326:	b088      	sub	sp, #32
 8004328:	af02      	add	r7, sp, #8
 800432a:	60f8      	str	r0, [r7, #12]
 800432c:	4608      	mov	r0, r1
 800432e:	4611      	mov	r1, r2
 8004330:	461a      	mov	r2, r3
 8004332:	4603      	mov	r3, r0
 8004334:	817b      	strh	r3, [r7, #10]
 8004336:	460b      	mov	r3, r1
 8004338:	813b      	strh	r3, [r7, #8]
 800433a:	4613      	mov	r3, r2
 800433c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	681a      	ldr	r2, [r3, #0]
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800434c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800434e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004350:	9300      	str	r3, [sp, #0]
 8004352:	6a3b      	ldr	r3, [r7, #32]
 8004354:	2200      	movs	r2, #0
 8004356:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800435a:	68f8      	ldr	r0, [r7, #12]
 800435c:	f000 f960 	bl	8004620 <I2C_WaitOnFlagUntilTimeout>
 8004360:	4603      	mov	r3, r0
 8004362:	2b00      	cmp	r3, #0
 8004364:	d00d      	beq.n	8004382 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004370:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004374:	d103      	bne.n	800437e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	f44f 7200 	mov.w	r2, #512	; 0x200
 800437c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800437e:	2303      	movs	r3, #3
 8004380:	e05f      	b.n	8004442 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004382:	897b      	ldrh	r3, [r7, #10]
 8004384:	b2db      	uxtb	r3, r3
 8004386:	461a      	mov	r2, r3
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004390:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004392:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004394:	6a3a      	ldr	r2, [r7, #32]
 8004396:	492d      	ldr	r1, [pc, #180]	; (800444c <I2C_RequestMemoryWrite+0x128>)
 8004398:	68f8      	ldr	r0, [r7, #12]
 800439a:	f000 f998 	bl	80046ce <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800439e:	4603      	mov	r3, r0
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d001      	beq.n	80043a8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80043a4:	2301      	movs	r3, #1
 80043a6:	e04c      	b.n	8004442 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043a8:	2300      	movs	r3, #0
 80043aa:	617b      	str	r3, [r7, #20]
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	695b      	ldr	r3, [r3, #20]
 80043b2:	617b      	str	r3, [r7, #20]
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	699b      	ldr	r3, [r3, #24]
 80043ba:	617b      	str	r3, [r7, #20]
 80043bc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80043be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043c0:	6a39      	ldr	r1, [r7, #32]
 80043c2:	68f8      	ldr	r0, [r7, #12]
 80043c4:	f000 fa02 	bl	80047cc <I2C_WaitOnTXEFlagUntilTimeout>
 80043c8:	4603      	mov	r3, r0
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d00d      	beq.n	80043ea <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043d2:	2b04      	cmp	r3, #4
 80043d4:	d107      	bne.n	80043e6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	681a      	ldr	r2, [r3, #0]
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80043e4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80043e6:	2301      	movs	r3, #1
 80043e8:	e02b      	b.n	8004442 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80043ea:	88fb      	ldrh	r3, [r7, #6]
 80043ec:	2b01      	cmp	r3, #1
 80043ee:	d105      	bne.n	80043fc <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80043f0:	893b      	ldrh	r3, [r7, #8]
 80043f2:	b2da      	uxtb	r2, r3
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	611a      	str	r2, [r3, #16]
 80043fa:	e021      	b.n	8004440 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80043fc:	893b      	ldrh	r3, [r7, #8]
 80043fe:	0a1b      	lsrs	r3, r3, #8
 8004400:	b29b      	uxth	r3, r3
 8004402:	b2da      	uxtb	r2, r3
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800440a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800440c:	6a39      	ldr	r1, [r7, #32]
 800440e:	68f8      	ldr	r0, [r7, #12]
 8004410:	f000 f9dc 	bl	80047cc <I2C_WaitOnTXEFlagUntilTimeout>
 8004414:	4603      	mov	r3, r0
 8004416:	2b00      	cmp	r3, #0
 8004418:	d00d      	beq.n	8004436 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800441e:	2b04      	cmp	r3, #4
 8004420:	d107      	bne.n	8004432 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	681a      	ldr	r2, [r3, #0]
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004430:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004432:	2301      	movs	r3, #1
 8004434:	e005      	b.n	8004442 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004436:	893b      	ldrh	r3, [r7, #8]
 8004438:	b2da      	uxtb	r2, r3
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004440:	2300      	movs	r3, #0
}
 8004442:	4618      	mov	r0, r3
 8004444:	3718      	adds	r7, #24
 8004446:	46bd      	mov	sp, r7
 8004448:	bd80      	pop	{r7, pc}
 800444a:	bf00      	nop
 800444c:	00010002 	.word	0x00010002

08004450 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	b088      	sub	sp, #32
 8004454:	af02      	add	r7, sp, #8
 8004456:	60f8      	str	r0, [r7, #12]
 8004458:	4608      	mov	r0, r1
 800445a:	4611      	mov	r1, r2
 800445c:	461a      	mov	r2, r3
 800445e:	4603      	mov	r3, r0
 8004460:	817b      	strh	r3, [r7, #10]
 8004462:	460b      	mov	r3, r1
 8004464:	813b      	strh	r3, [r7, #8]
 8004466:	4613      	mov	r3, r2
 8004468:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	681a      	ldr	r2, [r3, #0]
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004478:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	681a      	ldr	r2, [r3, #0]
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004488:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800448a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800448c:	9300      	str	r3, [sp, #0]
 800448e:	6a3b      	ldr	r3, [r7, #32]
 8004490:	2200      	movs	r2, #0
 8004492:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004496:	68f8      	ldr	r0, [r7, #12]
 8004498:	f000 f8c2 	bl	8004620 <I2C_WaitOnFlagUntilTimeout>
 800449c:	4603      	mov	r3, r0
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d00d      	beq.n	80044be <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80044b0:	d103      	bne.n	80044ba <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80044b8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80044ba:	2303      	movs	r3, #3
 80044bc:	e0aa      	b.n	8004614 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80044be:	897b      	ldrh	r3, [r7, #10]
 80044c0:	b2db      	uxtb	r3, r3
 80044c2:	461a      	mov	r2, r3
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80044cc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80044ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044d0:	6a3a      	ldr	r2, [r7, #32]
 80044d2:	4952      	ldr	r1, [pc, #328]	; (800461c <I2C_RequestMemoryRead+0x1cc>)
 80044d4:	68f8      	ldr	r0, [r7, #12]
 80044d6:	f000 f8fa 	bl	80046ce <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80044da:	4603      	mov	r3, r0
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d001      	beq.n	80044e4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80044e0:	2301      	movs	r3, #1
 80044e2:	e097      	b.n	8004614 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044e4:	2300      	movs	r3, #0
 80044e6:	617b      	str	r3, [r7, #20]
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	695b      	ldr	r3, [r3, #20]
 80044ee:	617b      	str	r3, [r7, #20]
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	699b      	ldr	r3, [r3, #24]
 80044f6:	617b      	str	r3, [r7, #20]
 80044f8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80044fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80044fc:	6a39      	ldr	r1, [r7, #32]
 80044fe:	68f8      	ldr	r0, [r7, #12]
 8004500:	f000 f964 	bl	80047cc <I2C_WaitOnTXEFlagUntilTimeout>
 8004504:	4603      	mov	r3, r0
 8004506:	2b00      	cmp	r3, #0
 8004508:	d00d      	beq.n	8004526 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800450e:	2b04      	cmp	r3, #4
 8004510:	d107      	bne.n	8004522 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	681a      	ldr	r2, [r3, #0]
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004520:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004522:	2301      	movs	r3, #1
 8004524:	e076      	b.n	8004614 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004526:	88fb      	ldrh	r3, [r7, #6]
 8004528:	2b01      	cmp	r3, #1
 800452a:	d105      	bne.n	8004538 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800452c:	893b      	ldrh	r3, [r7, #8]
 800452e:	b2da      	uxtb	r2, r3
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	611a      	str	r2, [r3, #16]
 8004536:	e021      	b.n	800457c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004538:	893b      	ldrh	r3, [r7, #8]
 800453a:	0a1b      	lsrs	r3, r3, #8
 800453c:	b29b      	uxth	r3, r3
 800453e:	b2da      	uxtb	r2, r3
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004546:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004548:	6a39      	ldr	r1, [r7, #32]
 800454a:	68f8      	ldr	r0, [r7, #12]
 800454c:	f000 f93e 	bl	80047cc <I2C_WaitOnTXEFlagUntilTimeout>
 8004550:	4603      	mov	r3, r0
 8004552:	2b00      	cmp	r3, #0
 8004554:	d00d      	beq.n	8004572 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800455a:	2b04      	cmp	r3, #4
 800455c:	d107      	bne.n	800456e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	681a      	ldr	r2, [r3, #0]
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800456c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800456e:	2301      	movs	r3, #1
 8004570:	e050      	b.n	8004614 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004572:	893b      	ldrh	r3, [r7, #8]
 8004574:	b2da      	uxtb	r2, r3
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800457c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800457e:	6a39      	ldr	r1, [r7, #32]
 8004580:	68f8      	ldr	r0, [r7, #12]
 8004582:	f000 f923 	bl	80047cc <I2C_WaitOnTXEFlagUntilTimeout>
 8004586:	4603      	mov	r3, r0
 8004588:	2b00      	cmp	r3, #0
 800458a:	d00d      	beq.n	80045a8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004590:	2b04      	cmp	r3, #4
 8004592:	d107      	bne.n	80045a4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	681a      	ldr	r2, [r3, #0]
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80045a2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80045a4:	2301      	movs	r3, #1
 80045a6:	e035      	b.n	8004614 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	681a      	ldr	r2, [r3, #0]
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80045b6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80045b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045ba:	9300      	str	r3, [sp, #0]
 80045bc:	6a3b      	ldr	r3, [r7, #32]
 80045be:	2200      	movs	r2, #0
 80045c0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80045c4:	68f8      	ldr	r0, [r7, #12]
 80045c6:	f000 f82b 	bl	8004620 <I2C_WaitOnFlagUntilTimeout>
 80045ca:	4603      	mov	r3, r0
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d00d      	beq.n	80045ec <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80045de:	d103      	bne.n	80045e8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80045e6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80045e8:	2303      	movs	r3, #3
 80045ea:	e013      	b.n	8004614 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80045ec:	897b      	ldrh	r3, [r7, #10]
 80045ee:	b2db      	uxtb	r3, r3
 80045f0:	f043 0301 	orr.w	r3, r3, #1
 80045f4:	b2da      	uxtb	r2, r3
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80045fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045fe:	6a3a      	ldr	r2, [r7, #32]
 8004600:	4906      	ldr	r1, [pc, #24]	; (800461c <I2C_RequestMemoryRead+0x1cc>)
 8004602:	68f8      	ldr	r0, [r7, #12]
 8004604:	f000 f863 	bl	80046ce <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004608:	4603      	mov	r3, r0
 800460a:	2b00      	cmp	r3, #0
 800460c:	d001      	beq.n	8004612 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800460e:	2301      	movs	r3, #1
 8004610:	e000      	b.n	8004614 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004612:	2300      	movs	r3, #0
}
 8004614:	4618      	mov	r0, r3
 8004616:	3718      	adds	r7, #24
 8004618:	46bd      	mov	sp, r7
 800461a:	bd80      	pop	{r7, pc}
 800461c:	00010002 	.word	0x00010002

08004620 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b084      	sub	sp, #16
 8004624:	af00      	add	r7, sp, #0
 8004626:	60f8      	str	r0, [r7, #12]
 8004628:	60b9      	str	r1, [r7, #8]
 800462a:	603b      	str	r3, [r7, #0]
 800462c:	4613      	mov	r3, r2
 800462e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004630:	e025      	b.n	800467e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004638:	d021      	beq.n	800467e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800463a:	f7fe ff0f 	bl	800345c <HAL_GetTick>
 800463e:	4602      	mov	r2, r0
 8004640:	69bb      	ldr	r3, [r7, #24]
 8004642:	1ad3      	subs	r3, r2, r3
 8004644:	683a      	ldr	r2, [r7, #0]
 8004646:	429a      	cmp	r2, r3
 8004648:	d302      	bcc.n	8004650 <I2C_WaitOnFlagUntilTimeout+0x30>
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	2b00      	cmp	r3, #0
 800464e:	d116      	bne.n	800467e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	2200      	movs	r2, #0
 8004654:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	2220      	movs	r2, #32
 800465a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	2200      	movs	r2, #0
 8004662:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800466a:	f043 0220 	orr.w	r2, r3, #32
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	2200      	movs	r2, #0
 8004676:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800467a:	2301      	movs	r3, #1
 800467c:	e023      	b.n	80046c6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800467e:	68bb      	ldr	r3, [r7, #8]
 8004680:	0c1b      	lsrs	r3, r3, #16
 8004682:	b2db      	uxtb	r3, r3
 8004684:	2b01      	cmp	r3, #1
 8004686:	d10d      	bne.n	80046a4 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	695b      	ldr	r3, [r3, #20]
 800468e:	43da      	mvns	r2, r3
 8004690:	68bb      	ldr	r3, [r7, #8]
 8004692:	4013      	ands	r3, r2
 8004694:	b29b      	uxth	r3, r3
 8004696:	2b00      	cmp	r3, #0
 8004698:	bf0c      	ite	eq
 800469a:	2301      	moveq	r3, #1
 800469c:	2300      	movne	r3, #0
 800469e:	b2db      	uxtb	r3, r3
 80046a0:	461a      	mov	r2, r3
 80046a2:	e00c      	b.n	80046be <I2C_WaitOnFlagUntilTimeout+0x9e>
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	699b      	ldr	r3, [r3, #24]
 80046aa:	43da      	mvns	r2, r3
 80046ac:	68bb      	ldr	r3, [r7, #8]
 80046ae:	4013      	ands	r3, r2
 80046b0:	b29b      	uxth	r3, r3
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	bf0c      	ite	eq
 80046b6:	2301      	moveq	r3, #1
 80046b8:	2300      	movne	r3, #0
 80046ba:	b2db      	uxtb	r3, r3
 80046bc:	461a      	mov	r2, r3
 80046be:	79fb      	ldrb	r3, [r7, #7]
 80046c0:	429a      	cmp	r2, r3
 80046c2:	d0b6      	beq.n	8004632 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80046c4:	2300      	movs	r3, #0
}
 80046c6:	4618      	mov	r0, r3
 80046c8:	3710      	adds	r7, #16
 80046ca:	46bd      	mov	sp, r7
 80046cc:	bd80      	pop	{r7, pc}

080046ce <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80046ce:	b580      	push	{r7, lr}
 80046d0:	b084      	sub	sp, #16
 80046d2:	af00      	add	r7, sp, #0
 80046d4:	60f8      	str	r0, [r7, #12]
 80046d6:	60b9      	str	r1, [r7, #8]
 80046d8:	607a      	str	r2, [r7, #4]
 80046da:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80046dc:	e051      	b.n	8004782 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	695b      	ldr	r3, [r3, #20]
 80046e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80046e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80046ec:	d123      	bne.n	8004736 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	681a      	ldr	r2, [r3, #0]
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80046fc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004706:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	2200      	movs	r2, #0
 800470c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	2220      	movs	r2, #32
 8004712:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	2200      	movs	r2, #0
 800471a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004722:	f043 0204 	orr.w	r2, r3, #4
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	2200      	movs	r2, #0
 800472e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004732:	2301      	movs	r3, #1
 8004734:	e046      	b.n	80047c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	f1b3 3fff 	cmp.w	r3, #4294967295
 800473c:	d021      	beq.n	8004782 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800473e:	f7fe fe8d 	bl	800345c <HAL_GetTick>
 8004742:	4602      	mov	r2, r0
 8004744:	683b      	ldr	r3, [r7, #0]
 8004746:	1ad3      	subs	r3, r2, r3
 8004748:	687a      	ldr	r2, [r7, #4]
 800474a:	429a      	cmp	r2, r3
 800474c:	d302      	bcc.n	8004754 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2b00      	cmp	r3, #0
 8004752:	d116      	bne.n	8004782 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	2200      	movs	r2, #0
 8004758:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	2220      	movs	r2, #32
 800475e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	2200      	movs	r2, #0
 8004766:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800476e:	f043 0220 	orr.w	r2, r3, #32
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	2200      	movs	r2, #0
 800477a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800477e:	2301      	movs	r3, #1
 8004780:	e020      	b.n	80047c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004782:	68bb      	ldr	r3, [r7, #8]
 8004784:	0c1b      	lsrs	r3, r3, #16
 8004786:	b2db      	uxtb	r3, r3
 8004788:	2b01      	cmp	r3, #1
 800478a:	d10c      	bne.n	80047a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	695b      	ldr	r3, [r3, #20]
 8004792:	43da      	mvns	r2, r3
 8004794:	68bb      	ldr	r3, [r7, #8]
 8004796:	4013      	ands	r3, r2
 8004798:	b29b      	uxth	r3, r3
 800479a:	2b00      	cmp	r3, #0
 800479c:	bf14      	ite	ne
 800479e:	2301      	movne	r3, #1
 80047a0:	2300      	moveq	r3, #0
 80047a2:	b2db      	uxtb	r3, r3
 80047a4:	e00b      	b.n	80047be <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	699b      	ldr	r3, [r3, #24]
 80047ac:	43da      	mvns	r2, r3
 80047ae:	68bb      	ldr	r3, [r7, #8]
 80047b0:	4013      	ands	r3, r2
 80047b2:	b29b      	uxth	r3, r3
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	bf14      	ite	ne
 80047b8:	2301      	movne	r3, #1
 80047ba:	2300      	moveq	r3, #0
 80047bc:	b2db      	uxtb	r3, r3
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d18d      	bne.n	80046de <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80047c2:	2300      	movs	r3, #0
}
 80047c4:	4618      	mov	r0, r3
 80047c6:	3710      	adds	r7, #16
 80047c8:	46bd      	mov	sp, r7
 80047ca:	bd80      	pop	{r7, pc}

080047cc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b084      	sub	sp, #16
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	60f8      	str	r0, [r7, #12]
 80047d4:	60b9      	str	r1, [r7, #8]
 80047d6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80047d8:	e02d      	b.n	8004836 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80047da:	68f8      	ldr	r0, [r7, #12]
 80047dc:	f000 f8ce 	bl	800497c <I2C_IsAcknowledgeFailed>
 80047e0:	4603      	mov	r3, r0
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d001      	beq.n	80047ea <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80047e6:	2301      	movs	r3, #1
 80047e8:	e02d      	b.n	8004846 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047ea:	68bb      	ldr	r3, [r7, #8]
 80047ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047f0:	d021      	beq.n	8004836 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047f2:	f7fe fe33 	bl	800345c <HAL_GetTick>
 80047f6:	4602      	mov	r2, r0
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	1ad3      	subs	r3, r2, r3
 80047fc:	68ba      	ldr	r2, [r7, #8]
 80047fe:	429a      	cmp	r2, r3
 8004800:	d302      	bcc.n	8004808 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004802:	68bb      	ldr	r3, [r7, #8]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d116      	bne.n	8004836 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	2200      	movs	r2, #0
 800480c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	2220      	movs	r2, #32
 8004812:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	2200      	movs	r2, #0
 800481a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004822:	f043 0220 	orr.w	r2, r3, #32
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	2200      	movs	r2, #0
 800482e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004832:	2301      	movs	r3, #1
 8004834:	e007      	b.n	8004846 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	695b      	ldr	r3, [r3, #20]
 800483c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004840:	2b80      	cmp	r3, #128	; 0x80
 8004842:	d1ca      	bne.n	80047da <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004844:	2300      	movs	r3, #0
}
 8004846:	4618      	mov	r0, r3
 8004848:	3710      	adds	r7, #16
 800484a:	46bd      	mov	sp, r7
 800484c:	bd80      	pop	{r7, pc}

0800484e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800484e:	b580      	push	{r7, lr}
 8004850:	b084      	sub	sp, #16
 8004852:	af00      	add	r7, sp, #0
 8004854:	60f8      	str	r0, [r7, #12]
 8004856:	60b9      	str	r1, [r7, #8]
 8004858:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800485a:	e02d      	b.n	80048b8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800485c:	68f8      	ldr	r0, [r7, #12]
 800485e:	f000 f88d 	bl	800497c <I2C_IsAcknowledgeFailed>
 8004862:	4603      	mov	r3, r0
 8004864:	2b00      	cmp	r3, #0
 8004866:	d001      	beq.n	800486c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004868:	2301      	movs	r3, #1
 800486a:	e02d      	b.n	80048c8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800486c:	68bb      	ldr	r3, [r7, #8]
 800486e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004872:	d021      	beq.n	80048b8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004874:	f7fe fdf2 	bl	800345c <HAL_GetTick>
 8004878:	4602      	mov	r2, r0
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	1ad3      	subs	r3, r2, r3
 800487e:	68ba      	ldr	r2, [r7, #8]
 8004880:	429a      	cmp	r2, r3
 8004882:	d302      	bcc.n	800488a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004884:	68bb      	ldr	r3, [r7, #8]
 8004886:	2b00      	cmp	r3, #0
 8004888:	d116      	bne.n	80048b8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	2200      	movs	r2, #0
 800488e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	2220      	movs	r2, #32
 8004894:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	2200      	movs	r2, #0
 800489c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048a4:	f043 0220 	orr.w	r2, r3, #32
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	2200      	movs	r2, #0
 80048b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80048b4:	2301      	movs	r3, #1
 80048b6:	e007      	b.n	80048c8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	695b      	ldr	r3, [r3, #20]
 80048be:	f003 0304 	and.w	r3, r3, #4
 80048c2:	2b04      	cmp	r3, #4
 80048c4:	d1ca      	bne.n	800485c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80048c6:	2300      	movs	r3, #0
}
 80048c8:	4618      	mov	r0, r3
 80048ca:	3710      	adds	r7, #16
 80048cc:	46bd      	mov	sp, r7
 80048ce:	bd80      	pop	{r7, pc}

080048d0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b084      	sub	sp, #16
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	60f8      	str	r0, [r7, #12]
 80048d8:	60b9      	str	r1, [r7, #8]
 80048da:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80048dc:	e042      	b.n	8004964 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	695b      	ldr	r3, [r3, #20]
 80048e4:	f003 0310 	and.w	r3, r3, #16
 80048e8:	2b10      	cmp	r3, #16
 80048ea:	d119      	bne.n	8004920 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f06f 0210 	mvn.w	r2, #16
 80048f4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	2200      	movs	r2, #0
 80048fa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	2220      	movs	r2, #32
 8004900:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	2200      	movs	r2, #0
 8004908:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	2200      	movs	r2, #0
 8004918:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800491c:	2301      	movs	r3, #1
 800491e:	e029      	b.n	8004974 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004920:	f7fe fd9c 	bl	800345c <HAL_GetTick>
 8004924:	4602      	mov	r2, r0
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	1ad3      	subs	r3, r2, r3
 800492a:	68ba      	ldr	r2, [r7, #8]
 800492c:	429a      	cmp	r2, r3
 800492e:	d302      	bcc.n	8004936 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004930:	68bb      	ldr	r3, [r7, #8]
 8004932:	2b00      	cmp	r3, #0
 8004934:	d116      	bne.n	8004964 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	2200      	movs	r2, #0
 800493a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	2220      	movs	r2, #32
 8004940:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	2200      	movs	r2, #0
 8004948:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004950:	f043 0220 	orr.w	r2, r3, #32
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	2200      	movs	r2, #0
 800495c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004960:	2301      	movs	r3, #1
 8004962:	e007      	b.n	8004974 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	695b      	ldr	r3, [r3, #20]
 800496a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800496e:	2b40      	cmp	r3, #64	; 0x40
 8004970:	d1b5      	bne.n	80048de <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004972:	2300      	movs	r3, #0
}
 8004974:	4618      	mov	r0, r3
 8004976:	3710      	adds	r7, #16
 8004978:	46bd      	mov	sp, r7
 800497a:	bd80      	pop	{r7, pc}

0800497c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800497c:	b480      	push	{r7}
 800497e:	b083      	sub	sp, #12
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	695b      	ldr	r3, [r3, #20]
 800498a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800498e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004992:	d11b      	bne.n	80049cc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800499c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2200      	movs	r2, #0
 80049a2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2220      	movs	r2, #32
 80049a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2200      	movs	r2, #0
 80049b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049b8:	f043 0204 	orr.w	r2, r3, #4
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2200      	movs	r2, #0
 80049c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80049c8:	2301      	movs	r3, #1
 80049ca:	e000      	b.n	80049ce <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80049cc:	2300      	movs	r3, #0
}
 80049ce:	4618      	mov	r0, r3
 80049d0:	370c      	adds	r7, #12
 80049d2:	46bd      	mov	sp, r7
 80049d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d8:	4770      	bx	lr

080049da <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80049da:	b5f0      	push	{r4, r5, r6, r7, lr}
 80049dc:	b08f      	sub	sp, #60	; 0x3c
 80049de:	af0a      	add	r7, sp, #40	; 0x28
 80049e0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d101      	bne.n	80049ec <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80049e8:	2301      	movs	r3, #1
 80049ea:	e10f      	b.n	8004c0c <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80049f8:	b2db      	uxtb	r3, r3
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d106      	bne.n	8004a0c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	2200      	movs	r2, #0
 8004a02:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004a06:	6878      	ldr	r0, [r7, #4]
 8004a08:	f005 ffc4 	bl	800a994 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2203      	movs	r2, #3
 8004a10:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8004a14:	68bb      	ldr	r3, [r7, #8]
 8004a16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d102      	bne.n	8004a26 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2200      	movs	r2, #0
 8004a24:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	f002 ff7d 	bl	800792a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	603b      	str	r3, [r7, #0]
 8004a36:	687e      	ldr	r6, [r7, #4]
 8004a38:	466d      	mov	r5, sp
 8004a3a:	f106 0410 	add.w	r4, r6, #16
 8004a3e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004a40:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004a42:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004a44:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004a46:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004a4a:	e885 0003 	stmia.w	r5, {r0, r1}
 8004a4e:	1d33      	adds	r3, r6, #4
 8004a50:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004a52:	6838      	ldr	r0, [r7, #0]
 8004a54:	f002 fe54 	bl	8007700 <USB_CoreInit>
 8004a58:	4603      	mov	r3, r0
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d005      	beq.n	8004a6a <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2202      	movs	r2, #2
 8004a62:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8004a66:	2301      	movs	r3, #1
 8004a68:	e0d0      	b.n	8004c0c <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	2100      	movs	r1, #0
 8004a70:	4618      	mov	r0, r3
 8004a72:	f002 ff6b 	bl	800794c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004a76:	2300      	movs	r3, #0
 8004a78:	73fb      	strb	r3, [r7, #15]
 8004a7a:	e04a      	b.n	8004b12 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004a7c:	7bfa      	ldrb	r2, [r7, #15]
 8004a7e:	6879      	ldr	r1, [r7, #4]
 8004a80:	4613      	mov	r3, r2
 8004a82:	00db      	lsls	r3, r3, #3
 8004a84:	1a9b      	subs	r3, r3, r2
 8004a86:	009b      	lsls	r3, r3, #2
 8004a88:	440b      	add	r3, r1
 8004a8a:	333d      	adds	r3, #61	; 0x3d
 8004a8c:	2201      	movs	r2, #1
 8004a8e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004a90:	7bfa      	ldrb	r2, [r7, #15]
 8004a92:	6879      	ldr	r1, [r7, #4]
 8004a94:	4613      	mov	r3, r2
 8004a96:	00db      	lsls	r3, r3, #3
 8004a98:	1a9b      	subs	r3, r3, r2
 8004a9a:	009b      	lsls	r3, r3, #2
 8004a9c:	440b      	add	r3, r1
 8004a9e:	333c      	adds	r3, #60	; 0x3c
 8004aa0:	7bfa      	ldrb	r2, [r7, #15]
 8004aa2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004aa4:	7bfa      	ldrb	r2, [r7, #15]
 8004aa6:	7bfb      	ldrb	r3, [r7, #15]
 8004aa8:	b298      	uxth	r0, r3
 8004aaa:	6879      	ldr	r1, [r7, #4]
 8004aac:	4613      	mov	r3, r2
 8004aae:	00db      	lsls	r3, r3, #3
 8004ab0:	1a9b      	subs	r3, r3, r2
 8004ab2:	009b      	lsls	r3, r3, #2
 8004ab4:	440b      	add	r3, r1
 8004ab6:	3342      	adds	r3, #66	; 0x42
 8004ab8:	4602      	mov	r2, r0
 8004aba:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004abc:	7bfa      	ldrb	r2, [r7, #15]
 8004abe:	6879      	ldr	r1, [r7, #4]
 8004ac0:	4613      	mov	r3, r2
 8004ac2:	00db      	lsls	r3, r3, #3
 8004ac4:	1a9b      	subs	r3, r3, r2
 8004ac6:	009b      	lsls	r3, r3, #2
 8004ac8:	440b      	add	r3, r1
 8004aca:	333f      	adds	r3, #63	; 0x3f
 8004acc:	2200      	movs	r2, #0
 8004ace:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004ad0:	7bfa      	ldrb	r2, [r7, #15]
 8004ad2:	6879      	ldr	r1, [r7, #4]
 8004ad4:	4613      	mov	r3, r2
 8004ad6:	00db      	lsls	r3, r3, #3
 8004ad8:	1a9b      	subs	r3, r3, r2
 8004ada:	009b      	lsls	r3, r3, #2
 8004adc:	440b      	add	r3, r1
 8004ade:	3344      	adds	r3, #68	; 0x44
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004ae4:	7bfa      	ldrb	r2, [r7, #15]
 8004ae6:	6879      	ldr	r1, [r7, #4]
 8004ae8:	4613      	mov	r3, r2
 8004aea:	00db      	lsls	r3, r3, #3
 8004aec:	1a9b      	subs	r3, r3, r2
 8004aee:	009b      	lsls	r3, r3, #2
 8004af0:	440b      	add	r3, r1
 8004af2:	3348      	adds	r3, #72	; 0x48
 8004af4:	2200      	movs	r2, #0
 8004af6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004af8:	7bfa      	ldrb	r2, [r7, #15]
 8004afa:	6879      	ldr	r1, [r7, #4]
 8004afc:	4613      	mov	r3, r2
 8004afe:	00db      	lsls	r3, r3, #3
 8004b00:	1a9b      	subs	r3, r3, r2
 8004b02:	009b      	lsls	r3, r3, #2
 8004b04:	440b      	add	r3, r1
 8004b06:	3350      	adds	r3, #80	; 0x50
 8004b08:	2200      	movs	r2, #0
 8004b0a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004b0c:	7bfb      	ldrb	r3, [r7, #15]
 8004b0e:	3301      	adds	r3, #1
 8004b10:	73fb      	strb	r3, [r7, #15]
 8004b12:	7bfa      	ldrb	r2, [r7, #15]
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	685b      	ldr	r3, [r3, #4]
 8004b18:	429a      	cmp	r2, r3
 8004b1a:	d3af      	bcc.n	8004a7c <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	73fb      	strb	r3, [r7, #15]
 8004b20:	e044      	b.n	8004bac <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004b22:	7bfa      	ldrb	r2, [r7, #15]
 8004b24:	6879      	ldr	r1, [r7, #4]
 8004b26:	4613      	mov	r3, r2
 8004b28:	00db      	lsls	r3, r3, #3
 8004b2a:	1a9b      	subs	r3, r3, r2
 8004b2c:	009b      	lsls	r3, r3, #2
 8004b2e:	440b      	add	r3, r1
 8004b30:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8004b34:	2200      	movs	r2, #0
 8004b36:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004b38:	7bfa      	ldrb	r2, [r7, #15]
 8004b3a:	6879      	ldr	r1, [r7, #4]
 8004b3c:	4613      	mov	r3, r2
 8004b3e:	00db      	lsls	r3, r3, #3
 8004b40:	1a9b      	subs	r3, r3, r2
 8004b42:	009b      	lsls	r3, r3, #2
 8004b44:	440b      	add	r3, r1
 8004b46:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8004b4a:	7bfa      	ldrb	r2, [r7, #15]
 8004b4c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004b4e:	7bfa      	ldrb	r2, [r7, #15]
 8004b50:	6879      	ldr	r1, [r7, #4]
 8004b52:	4613      	mov	r3, r2
 8004b54:	00db      	lsls	r3, r3, #3
 8004b56:	1a9b      	subs	r3, r3, r2
 8004b58:	009b      	lsls	r3, r3, #2
 8004b5a:	440b      	add	r3, r1
 8004b5c:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8004b60:	2200      	movs	r2, #0
 8004b62:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004b64:	7bfa      	ldrb	r2, [r7, #15]
 8004b66:	6879      	ldr	r1, [r7, #4]
 8004b68:	4613      	mov	r3, r2
 8004b6a:	00db      	lsls	r3, r3, #3
 8004b6c:	1a9b      	subs	r3, r3, r2
 8004b6e:	009b      	lsls	r3, r3, #2
 8004b70:	440b      	add	r3, r1
 8004b72:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8004b76:	2200      	movs	r2, #0
 8004b78:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004b7a:	7bfa      	ldrb	r2, [r7, #15]
 8004b7c:	6879      	ldr	r1, [r7, #4]
 8004b7e:	4613      	mov	r3, r2
 8004b80:	00db      	lsls	r3, r3, #3
 8004b82:	1a9b      	subs	r3, r3, r2
 8004b84:	009b      	lsls	r3, r3, #2
 8004b86:	440b      	add	r3, r1
 8004b88:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004b90:	7bfa      	ldrb	r2, [r7, #15]
 8004b92:	6879      	ldr	r1, [r7, #4]
 8004b94:	4613      	mov	r3, r2
 8004b96:	00db      	lsls	r3, r3, #3
 8004b98:	1a9b      	subs	r3, r3, r2
 8004b9a:	009b      	lsls	r3, r3, #2
 8004b9c:	440b      	add	r3, r1
 8004b9e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004ba6:	7bfb      	ldrb	r3, [r7, #15]
 8004ba8:	3301      	adds	r3, #1
 8004baa:	73fb      	strb	r3, [r7, #15]
 8004bac:	7bfa      	ldrb	r2, [r7, #15]
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	685b      	ldr	r3, [r3, #4]
 8004bb2:	429a      	cmp	r2, r3
 8004bb4:	d3b5      	bcc.n	8004b22 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	603b      	str	r3, [r7, #0]
 8004bbc:	687e      	ldr	r6, [r7, #4]
 8004bbe:	466d      	mov	r5, sp
 8004bc0:	f106 0410 	add.w	r4, r6, #16
 8004bc4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004bc6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004bc8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004bca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004bcc:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004bd0:	e885 0003 	stmia.w	r5, {r0, r1}
 8004bd4:	1d33      	adds	r3, r6, #4
 8004bd6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004bd8:	6838      	ldr	r0, [r7, #0]
 8004bda:	f002 fee1 	bl	80079a0 <USB_DevInit>
 8004bde:	4603      	mov	r3, r0
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d005      	beq.n	8004bf0 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2202      	movs	r2, #2
 8004be8:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8004bec:	2301      	movs	r3, #1
 8004bee:	e00d      	b.n	8004c0c <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2201      	movs	r2, #1
 8004bfc:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	4618      	mov	r0, r3
 8004c06:	f003 ff29 	bl	8008a5c <USB_DevDisconnect>

  return HAL_OK;
 8004c0a:	2300      	movs	r3, #0
}
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	3714      	adds	r7, #20
 8004c10:	46bd      	mov	sp, r7
 8004c12:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004c14 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b084      	sub	sp, #16
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004c28:	2b01      	cmp	r3, #1
 8004c2a:	d101      	bne.n	8004c30 <HAL_PCD_Start+0x1c>
 8004c2c:	2302      	movs	r3, #2
 8004c2e:	e020      	b.n	8004c72 <HAL_PCD_Start+0x5e>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2201      	movs	r2, #1
 8004c34:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c3c:	2b01      	cmp	r3, #1
 8004c3e:	d109      	bne.n	8004c54 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8004c44:	2b01      	cmp	r3, #1
 8004c46:	d005      	beq.n	8004c54 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c4c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	4618      	mov	r0, r3
 8004c5a:	f002 fe55 	bl	8007908 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	4618      	mov	r0, r3
 8004c64:	f003 fed9 	bl	8008a1a <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004c70:	2300      	movs	r3, #0
}
 8004c72:	4618      	mov	r0, r3
 8004c74:	3710      	adds	r7, #16
 8004c76:	46bd      	mov	sp, r7
 8004c78:	bd80      	pop	{r7, pc}

08004c7a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004c7a:	b590      	push	{r4, r7, lr}
 8004c7c:	b08d      	sub	sp, #52	; 0x34
 8004c7e:	af00      	add	r7, sp, #0
 8004c80:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c88:	6a3b      	ldr	r3, [r7, #32]
 8004c8a:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	4618      	mov	r0, r3
 8004c92:	f003 ff97 	bl	8008bc4 <USB_GetMode>
 8004c96:	4603      	mov	r3, r0
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	f040 839d 	bne.w	80053d8 <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	f003 fefb 	bl	8008a9e <USB_ReadInterrupts>
 8004ca8:	4603      	mov	r3, r0
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	f000 8393 	beq.w	80053d6 <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	f003 fef2 	bl	8008a9e <USB_ReadInterrupts>
 8004cba:	4603      	mov	r3, r0
 8004cbc:	f003 0302 	and.w	r3, r3, #2
 8004cc0:	2b02      	cmp	r3, #2
 8004cc2:	d107      	bne.n	8004cd4 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	695a      	ldr	r2, [r3, #20]
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f002 0202 	and.w	r2, r2, #2
 8004cd2:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4618      	mov	r0, r3
 8004cda:	f003 fee0 	bl	8008a9e <USB_ReadInterrupts>
 8004cde:	4603      	mov	r3, r0
 8004ce0:	f003 0310 	and.w	r3, r3, #16
 8004ce4:	2b10      	cmp	r3, #16
 8004ce6:	d161      	bne.n	8004dac <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	699a      	ldr	r2, [r3, #24]
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f022 0210 	bic.w	r2, r2, #16
 8004cf6:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8004cf8:	6a3b      	ldr	r3, [r7, #32]
 8004cfa:	6a1b      	ldr	r3, [r3, #32]
 8004cfc:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8004cfe:	69bb      	ldr	r3, [r7, #24]
 8004d00:	f003 020f 	and.w	r2, r3, #15
 8004d04:	4613      	mov	r3, r2
 8004d06:	00db      	lsls	r3, r3, #3
 8004d08:	1a9b      	subs	r3, r3, r2
 8004d0a:	009b      	lsls	r3, r3, #2
 8004d0c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004d10:	687a      	ldr	r2, [r7, #4]
 8004d12:	4413      	add	r3, r2
 8004d14:	3304      	adds	r3, #4
 8004d16:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004d18:	69bb      	ldr	r3, [r7, #24]
 8004d1a:	0c5b      	lsrs	r3, r3, #17
 8004d1c:	f003 030f 	and.w	r3, r3, #15
 8004d20:	2b02      	cmp	r3, #2
 8004d22:	d124      	bne.n	8004d6e <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004d24:	69ba      	ldr	r2, [r7, #24]
 8004d26:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8004d2a:	4013      	ands	r3, r2
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d035      	beq.n	8004d9c <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004d30:	697b      	ldr	r3, [r7, #20]
 8004d32:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004d34:	69bb      	ldr	r3, [r7, #24]
 8004d36:	091b      	lsrs	r3, r3, #4
 8004d38:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004d3a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004d3e:	b29b      	uxth	r3, r3
 8004d40:	461a      	mov	r2, r3
 8004d42:	6a38      	ldr	r0, [r7, #32]
 8004d44:	f003 fd46 	bl	80087d4 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004d48:	697b      	ldr	r3, [r7, #20]
 8004d4a:	68da      	ldr	r2, [r3, #12]
 8004d4c:	69bb      	ldr	r3, [r7, #24]
 8004d4e:	091b      	lsrs	r3, r3, #4
 8004d50:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004d54:	441a      	add	r2, r3
 8004d56:	697b      	ldr	r3, [r7, #20]
 8004d58:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004d5a:	697b      	ldr	r3, [r7, #20]
 8004d5c:	699a      	ldr	r2, [r3, #24]
 8004d5e:	69bb      	ldr	r3, [r7, #24]
 8004d60:	091b      	lsrs	r3, r3, #4
 8004d62:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004d66:	441a      	add	r2, r3
 8004d68:	697b      	ldr	r3, [r7, #20]
 8004d6a:	619a      	str	r2, [r3, #24]
 8004d6c:	e016      	b.n	8004d9c <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8004d6e:	69bb      	ldr	r3, [r7, #24]
 8004d70:	0c5b      	lsrs	r3, r3, #17
 8004d72:	f003 030f 	and.w	r3, r3, #15
 8004d76:	2b06      	cmp	r3, #6
 8004d78:	d110      	bne.n	8004d9c <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004d80:	2208      	movs	r2, #8
 8004d82:	4619      	mov	r1, r3
 8004d84:	6a38      	ldr	r0, [r7, #32]
 8004d86:	f003 fd25 	bl	80087d4 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004d8a:	697b      	ldr	r3, [r7, #20]
 8004d8c:	699a      	ldr	r2, [r3, #24]
 8004d8e:	69bb      	ldr	r3, [r7, #24]
 8004d90:	091b      	lsrs	r3, r3, #4
 8004d92:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004d96:	441a      	add	r2, r3
 8004d98:	697b      	ldr	r3, [r7, #20]
 8004d9a:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	699a      	ldr	r2, [r3, #24]
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f042 0210 	orr.w	r2, r2, #16
 8004daa:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	4618      	mov	r0, r3
 8004db2:	f003 fe74 	bl	8008a9e <USB_ReadInterrupts>
 8004db6:	4603      	mov	r3, r0
 8004db8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004dbc:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004dc0:	d16e      	bne.n	8004ea0 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	4618      	mov	r0, r3
 8004dcc:	f003 fe7a 	bl	8008ac4 <USB_ReadDevAllOutEpInterrupt>
 8004dd0:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8004dd2:	e062      	b.n	8004e9a <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004dd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dd6:	f003 0301 	and.w	r3, r3, #1
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d057      	beq.n	8004e8e <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004de4:	b2d2      	uxtb	r2, r2
 8004de6:	4611      	mov	r1, r2
 8004de8:	4618      	mov	r0, r3
 8004dea:	f003 fe9f 	bl	8008b2c <USB_ReadDevOutEPInterrupt>
 8004dee:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004df0:	693b      	ldr	r3, [r7, #16]
 8004df2:	f003 0301 	and.w	r3, r3, #1
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d00c      	beq.n	8004e14 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dfc:	015a      	lsls	r2, r3, #5
 8004dfe:	69fb      	ldr	r3, [r7, #28]
 8004e00:	4413      	add	r3, r2
 8004e02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e06:	461a      	mov	r2, r3
 8004e08:	2301      	movs	r3, #1
 8004e0a:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8004e0c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004e0e:	6878      	ldr	r0, [r7, #4]
 8004e10:	f000 fdb0 	bl	8005974 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004e14:	693b      	ldr	r3, [r7, #16]
 8004e16:	f003 0308 	and.w	r3, r3, #8
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d00c      	beq.n	8004e38 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004e1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e20:	015a      	lsls	r2, r3, #5
 8004e22:	69fb      	ldr	r3, [r7, #28]
 8004e24:	4413      	add	r3, r2
 8004e26:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e2a:	461a      	mov	r2, r3
 8004e2c:	2308      	movs	r3, #8
 8004e2e:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004e30:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004e32:	6878      	ldr	r0, [r7, #4]
 8004e34:	f000 feaa 	bl	8005b8c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8004e38:	693b      	ldr	r3, [r7, #16]
 8004e3a:	f003 0310 	and.w	r3, r3, #16
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d008      	beq.n	8004e54 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e44:	015a      	lsls	r2, r3, #5
 8004e46:	69fb      	ldr	r3, [r7, #28]
 8004e48:	4413      	add	r3, r2
 8004e4a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e4e:	461a      	mov	r2, r3
 8004e50:	2310      	movs	r3, #16
 8004e52:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004e54:	693b      	ldr	r3, [r7, #16]
 8004e56:	f003 0320 	and.w	r3, r3, #32
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d008      	beq.n	8004e70 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e60:	015a      	lsls	r2, r3, #5
 8004e62:	69fb      	ldr	r3, [r7, #28]
 8004e64:	4413      	add	r3, r2
 8004e66:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e6a:	461a      	mov	r2, r3
 8004e6c:	2320      	movs	r3, #32
 8004e6e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004e70:	693b      	ldr	r3, [r7, #16]
 8004e72:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d009      	beq.n	8004e8e <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004e7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e7c:	015a      	lsls	r2, r3, #5
 8004e7e:	69fb      	ldr	r3, [r7, #28]
 8004e80:	4413      	add	r3, r2
 8004e82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e86:	461a      	mov	r2, r3
 8004e88:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004e8c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004e8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e90:	3301      	adds	r3, #1
 8004e92:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8004e94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e96:	085b      	lsrs	r3, r3, #1
 8004e98:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8004e9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d199      	bne.n	8004dd4 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	f003 fdfa 	bl	8008a9e <USB_ReadInterrupts>
 8004eaa:	4603      	mov	r3, r0
 8004eac:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004eb0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004eb4:	f040 80c0 	bne.w	8005038 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	f003 fe1b 	bl	8008af8 <USB_ReadDevAllInEpInterrupt>
 8004ec2:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8004ec8:	e0b2      	b.n	8005030 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004eca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ecc:	f003 0301 	and.w	r3, r3, #1
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	f000 80a7 	beq.w	8005024 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004edc:	b2d2      	uxtb	r2, r2
 8004ede:	4611      	mov	r1, r2
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	f003 fe41 	bl	8008b68 <USB_ReadDevInEPInterrupt>
 8004ee6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004ee8:	693b      	ldr	r3, [r7, #16]
 8004eea:	f003 0301 	and.w	r3, r3, #1
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d057      	beq.n	8004fa2 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004ef2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ef4:	f003 030f 	and.w	r3, r3, #15
 8004ef8:	2201      	movs	r2, #1
 8004efa:	fa02 f303 	lsl.w	r3, r2, r3
 8004efe:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004f00:	69fb      	ldr	r3, [r7, #28]
 8004f02:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004f06:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	43db      	mvns	r3, r3
 8004f0c:	69f9      	ldr	r1, [r7, #28]
 8004f0e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004f12:	4013      	ands	r3, r2
 8004f14:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004f16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f18:	015a      	lsls	r2, r3, #5
 8004f1a:	69fb      	ldr	r3, [r7, #28]
 8004f1c:	4413      	add	r3, r2
 8004f1e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f22:	461a      	mov	r2, r3
 8004f24:	2301      	movs	r3, #1
 8004f26:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	691b      	ldr	r3, [r3, #16]
 8004f2c:	2b01      	cmp	r3, #1
 8004f2e:	d132      	bne.n	8004f96 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004f30:	6879      	ldr	r1, [r7, #4]
 8004f32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f34:	4613      	mov	r3, r2
 8004f36:	00db      	lsls	r3, r3, #3
 8004f38:	1a9b      	subs	r3, r3, r2
 8004f3a:	009b      	lsls	r3, r3, #2
 8004f3c:	440b      	add	r3, r1
 8004f3e:	3348      	adds	r3, #72	; 0x48
 8004f40:	6819      	ldr	r1, [r3, #0]
 8004f42:	6878      	ldr	r0, [r7, #4]
 8004f44:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f46:	4613      	mov	r3, r2
 8004f48:	00db      	lsls	r3, r3, #3
 8004f4a:	1a9b      	subs	r3, r3, r2
 8004f4c:	009b      	lsls	r3, r3, #2
 8004f4e:	4403      	add	r3, r0
 8004f50:	3344      	adds	r3, #68	; 0x44
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	4419      	add	r1, r3
 8004f56:	6878      	ldr	r0, [r7, #4]
 8004f58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f5a:	4613      	mov	r3, r2
 8004f5c:	00db      	lsls	r3, r3, #3
 8004f5e:	1a9b      	subs	r3, r3, r2
 8004f60:	009b      	lsls	r3, r3, #2
 8004f62:	4403      	add	r3, r0
 8004f64:	3348      	adds	r3, #72	; 0x48
 8004f66:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8004f68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d113      	bne.n	8004f96 <HAL_PCD_IRQHandler+0x31c>
 8004f6e:	6879      	ldr	r1, [r7, #4]
 8004f70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f72:	4613      	mov	r3, r2
 8004f74:	00db      	lsls	r3, r3, #3
 8004f76:	1a9b      	subs	r3, r3, r2
 8004f78:	009b      	lsls	r3, r3, #2
 8004f7a:	440b      	add	r3, r1
 8004f7c:	3350      	adds	r3, #80	; 0x50
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d108      	bne.n	8004f96 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6818      	ldr	r0, [r3, #0]
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004f8e:	461a      	mov	r2, r3
 8004f90:	2101      	movs	r1, #1
 8004f92:	f003 fe49 	bl	8008c28 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8004f96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f98:	b2db      	uxtb	r3, r3
 8004f9a:	4619      	mov	r1, r3
 8004f9c:	6878      	ldr	r0, [r7, #4]
 8004f9e:	f005 fd7a 	bl	800aa96 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004fa2:	693b      	ldr	r3, [r7, #16]
 8004fa4:	f003 0308 	and.w	r3, r3, #8
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d008      	beq.n	8004fbe <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004fac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fae:	015a      	lsls	r2, r3, #5
 8004fb0:	69fb      	ldr	r3, [r7, #28]
 8004fb2:	4413      	add	r3, r2
 8004fb4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004fb8:	461a      	mov	r2, r3
 8004fba:	2308      	movs	r3, #8
 8004fbc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004fbe:	693b      	ldr	r3, [r7, #16]
 8004fc0:	f003 0310 	and.w	r3, r3, #16
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d008      	beq.n	8004fda <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004fc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fca:	015a      	lsls	r2, r3, #5
 8004fcc:	69fb      	ldr	r3, [r7, #28]
 8004fce:	4413      	add	r3, r2
 8004fd0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004fd4:	461a      	mov	r2, r3
 8004fd6:	2310      	movs	r3, #16
 8004fd8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004fda:	693b      	ldr	r3, [r7, #16]
 8004fdc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d008      	beq.n	8004ff6 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004fe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fe6:	015a      	lsls	r2, r3, #5
 8004fe8:	69fb      	ldr	r3, [r7, #28]
 8004fea:	4413      	add	r3, r2
 8004fec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ff0:	461a      	mov	r2, r3
 8004ff2:	2340      	movs	r3, #64	; 0x40
 8004ff4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004ff6:	693b      	ldr	r3, [r7, #16]
 8004ff8:	f003 0302 	and.w	r3, r3, #2
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d008      	beq.n	8005012 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005002:	015a      	lsls	r2, r3, #5
 8005004:	69fb      	ldr	r3, [r7, #28]
 8005006:	4413      	add	r3, r2
 8005008:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800500c:	461a      	mov	r2, r3
 800500e:	2302      	movs	r3, #2
 8005010:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005012:	693b      	ldr	r3, [r7, #16]
 8005014:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005018:	2b00      	cmp	r3, #0
 800501a:	d003      	beq.n	8005024 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800501c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800501e:	6878      	ldr	r0, [r7, #4]
 8005020:	f000 fc1b 	bl	800585a <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8005024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005026:	3301      	adds	r3, #1
 8005028:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800502a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800502c:	085b      	lsrs	r3, r3, #1
 800502e:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8005030:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005032:	2b00      	cmp	r3, #0
 8005034:	f47f af49 	bne.w	8004eca <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	4618      	mov	r0, r3
 800503e:	f003 fd2e 	bl	8008a9e <USB_ReadInterrupts>
 8005042:	4603      	mov	r3, r0
 8005044:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005048:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800504c:	d122      	bne.n	8005094 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800504e:	69fb      	ldr	r3, [r7, #28]
 8005050:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005054:	685b      	ldr	r3, [r3, #4]
 8005056:	69fa      	ldr	r2, [r7, #28]
 8005058:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800505c:	f023 0301 	bic.w	r3, r3, #1
 8005060:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8005068:	2b01      	cmp	r3, #1
 800506a:	d108      	bne.n	800507e <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2200      	movs	r2, #0
 8005070:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005074:	2100      	movs	r1, #0
 8005076:	6878      	ldr	r0, [r7, #4]
 8005078:	f000 fe26 	bl	8005cc8 <HAL_PCDEx_LPM_Callback>
 800507c:	e002      	b.n	8005084 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800507e:	6878      	ldr	r0, [r7, #4]
 8005080:	f005 fd80 	bl	800ab84 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	695a      	ldr	r2, [r3, #20]
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8005092:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	4618      	mov	r0, r3
 800509a:	f003 fd00 	bl	8008a9e <USB_ReadInterrupts>
 800509e:	4603      	mov	r3, r0
 80050a0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80050a4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80050a8:	d112      	bne.n	80050d0 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80050aa:	69fb      	ldr	r3, [r7, #28]
 80050ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80050b0:	689b      	ldr	r3, [r3, #8]
 80050b2:	f003 0301 	and.w	r3, r3, #1
 80050b6:	2b01      	cmp	r3, #1
 80050b8:	d102      	bne.n	80050c0 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80050ba:	6878      	ldr	r0, [r7, #4]
 80050bc:	f005 fd3c 	bl	800ab38 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	695a      	ldr	r2, [r3, #20]
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 80050ce:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	4618      	mov	r0, r3
 80050d6:	f003 fce2 	bl	8008a9e <USB_ReadInterrupts>
 80050da:	4603      	mov	r3, r0
 80050dc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80050e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80050e4:	f040 80c7 	bne.w	8005276 <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80050e8:	69fb      	ldr	r3, [r7, #28]
 80050ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80050ee:	685b      	ldr	r3, [r3, #4]
 80050f0:	69fa      	ldr	r2, [r7, #28]
 80050f2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80050f6:	f023 0301 	bic.w	r3, r3, #1
 80050fa:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	2110      	movs	r1, #16
 8005102:	4618      	mov	r0, r3
 8005104:	f002 fdb0 	bl	8007c68 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005108:	2300      	movs	r3, #0
 800510a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800510c:	e056      	b.n	80051bc <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800510e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005110:	015a      	lsls	r2, r3, #5
 8005112:	69fb      	ldr	r3, [r7, #28]
 8005114:	4413      	add	r3, r2
 8005116:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800511a:	461a      	mov	r2, r3
 800511c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005120:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005122:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005124:	015a      	lsls	r2, r3, #5
 8005126:	69fb      	ldr	r3, [r7, #28]
 8005128:	4413      	add	r3, r2
 800512a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005132:	0151      	lsls	r1, r2, #5
 8005134:	69fa      	ldr	r2, [r7, #28]
 8005136:	440a      	add	r2, r1
 8005138:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800513c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005140:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005142:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005144:	015a      	lsls	r2, r3, #5
 8005146:	69fb      	ldr	r3, [r7, #28]
 8005148:	4413      	add	r3, r2
 800514a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005152:	0151      	lsls	r1, r2, #5
 8005154:	69fa      	ldr	r2, [r7, #28]
 8005156:	440a      	add	r2, r1
 8005158:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800515c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005160:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8005162:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005164:	015a      	lsls	r2, r3, #5
 8005166:	69fb      	ldr	r3, [r7, #28]
 8005168:	4413      	add	r3, r2
 800516a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800516e:	461a      	mov	r2, r3
 8005170:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005174:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005176:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005178:	015a      	lsls	r2, r3, #5
 800517a:	69fb      	ldr	r3, [r7, #28]
 800517c:	4413      	add	r3, r2
 800517e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005186:	0151      	lsls	r1, r2, #5
 8005188:	69fa      	ldr	r2, [r7, #28]
 800518a:	440a      	add	r2, r1
 800518c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005190:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005194:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005196:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005198:	015a      	lsls	r2, r3, #5
 800519a:	69fb      	ldr	r3, [r7, #28]
 800519c:	4413      	add	r3, r2
 800519e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80051a6:	0151      	lsls	r1, r2, #5
 80051a8:	69fa      	ldr	r2, [r7, #28]
 80051aa:	440a      	add	r2, r1
 80051ac:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80051b0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80051b4:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80051b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051b8:	3301      	adds	r3, #1
 80051ba:	62fb      	str	r3, [r7, #44]	; 0x2c
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	685b      	ldr	r3, [r3, #4]
 80051c0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80051c2:	429a      	cmp	r2, r3
 80051c4:	d3a3      	bcc.n	800510e <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80051c6:	69fb      	ldr	r3, [r7, #28]
 80051c8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80051cc:	69db      	ldr	r3, [r3, #28]
 80051ce:	69fa      	ldr	r2, [r7, #28]
 80051d0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80051d4:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80051d8:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d016      	beq.n	8005210 <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80051e2:	69fb      	ldr	r3, [r7, #28]
 80051e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80051e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80051ec:	69fa      	ldr	r2, [r7, #28]
 80051ee:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80051f2:	f043 030b 	orr.w	r3, r3, #11
 80051f6:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80051fa:	69fb      	ldr	r3, [r7, #28]
 80051fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005200:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005202:	69fa      	ldr	r2, [r7, #28]
 8005204:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005208:	f043 030b 	orr.w	r3, r3, #11
 800520c:	6453      	str	r3, [r2, #68]	; 0x44
 800520e:	e015      	b.n	800523c <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8005210:	69fb      	ldr	r3, [r7, #28]
 8005212:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005216:	695b      	ldr	r3, [r3, #20]
 8005218:	69fa      	ldr	r2, [r7, #28]
 800521a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800521e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005222:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8005226:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8005228:	69fb      	ldr	r3, [r7, #28]
 800522a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800522e:	691b      	ldr	r3, [r3, #16]
 8005230:	69fa      	ldr	r2, [r7, #28]
 8005232:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005236:	f043 030b 	orr.w	r3, r3, #11
 800523a:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800523c:	69fb      	ldr	r3, [r7, #28]
 800523e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	69fa      	ldr	r2, [r7, #28]
 8005246:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800524a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800524e:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	6818      	ldr	r0, [r3, #0]
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	691b      	ldr	r3, [r3, #16]
 8005258:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005260:	461a      	mov	r2, r3
 8005262:	f003 fce1 	bl	8008c28 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	695a      	ldr	r2, [r3, #20]
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8005274:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	4618      	mov	r0, r3
 800527c:	f003 fc0f 	bl	8008a9e <USB_ReadInterrupts>
 8005280:	4603      	mov	r3, r0
 8005282:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005286:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800528a:	d124      	bne.n	80052d6 <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	4618      	mov	r0, r3
 8005292:	f003 fca5 	bl	8008be0 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	4618      	mov	r0, r3
 800529c:	f002 fd45 	bl	8007d2a <USB_GetDevSpeed>
 80052a0:	4603      	mov	r3, r0
 80052a2:	461a      	mov	r2, r3
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681c      	ldr	r4, [r3, #0]
 80052ac:	f001 f944 	bl	8006538 <HAL_RCC_GetHCLKFreq>
 80052b0:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80052b6:	b2db      	uxtb	r3, r3
 80052b8:	461a      	mov	r2, r3
 80052ba:	4620      	mov	r0, r4
 80052bc:	f002 fa82 	bl	80077c4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80052c0:	6878      	ldr	r0, [r7, #4]
 80052c2:	f005 fc10 	bl	800aae6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	695a      	ldr	r2, [r3, #20]
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80052d4:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	4618      	mov	r0, r3
 80052dc:	f003 fbdf 	bl	8008a9e <USB_ReadInterrupts>
 80052e0:	4603      	mov	r3, r0
 80052e2:	f003 0308 	and.w	r3, r3, #8
 80052e6:	2b08      	cmp	r3, #8
 80052e8:	d10a      	bne.n	8005300 <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80052ea:	6878      	ldr	r0, [r7, #4]
 80052ec:	f005 fbed 	bl	800aaca <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	695a      	ldr	r2, [r3, #20]
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f002 0208 	and.w	r2, r2, #8
 80052fe:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	4618      	mov	r0, r3
 8005306:	f003 fbca 	bl	8008a9e <USB_ReadInterrupts>
 800530a:	4603      	mov	r3, r0
 800530c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005310:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005314:	d10f      	bne.n	8005336 <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8005316:	2300      	movs	r3, #0
 8005318:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800531a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800531c:	b2db      	uxtb	r3, r3
 800531e:	4619      	mov	r1, r3
 8005320:	6878      	ldr	r0, [r7, #4]
 8005322:	f005 fc4f 	bl	800abc4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	695a      	ldr	r2, [r3, #20]
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8005334:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	4618      	mov	r0, r3
 800533c:	f003 fbaf 	bl	8008a9e <USB_ReadInterrupts>
 8005340:	4603      	mov	r3, r0
 8005342:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005346:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800534a:	d10f      	bne.n	800536c <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 800534c:	2300      	movs	r3, #0
 800534e:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8005350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005352:	b2db      	uxtb	r3, r3
 8005354:	4619      	mov	r1, r3
 8005356:	6878      	ldr	r0, [r7, #4]
 8005358:	f005 fc22 	bl	800aba0 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	695a      	ldr	r2, [r3, #20]
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 800536a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	4618      	mov	r0, r3
 8005372:	f003 fb94 	bl	8008a9e <USB_ReadInterrupts>
 8005376:	4603      	mov	r3, r0
 8005378:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800537c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005380:	d10a      	bne.n	8005398 <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8005382:	6878      	ldr	r0, [r7, #4]
 8005384:	f005 fc30 	bl	800abe8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	695a      	ldr	r2, [r3, #20]
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8005396:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	4618      	mov	r0, r3
 800539e:	f003 fb7e 	bl	8008a9e <USB_ReadInterrupts>
 80053a2:	4603      	mov	r3, r0
 80053a4:	f003 0304 	and.w	r3, r3, #4
 80053a8:	2b04      	cmp	r3, #4
 80053aa:	d115      	bne.n	80053d8 <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	685b      	ldr	r3, [r3, #4]
 80053b2:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80053b4:	69bb      	ldr	r3, [r7, #24]
 80053b6:	f003 0304 	and.w	r3, r3, #4
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d002      	beq.n	80053c4 <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80053be:	6878      	ldr	r0, [r7, #4]
 80053c0:	f005 fc20 	bl	800ac04 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	6859      	ldr	r1, [r3, #4]
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	69ba      	ldr	r2, [r7, #24]
 80053d0:	430a      	orrs	r2, r1
 80053d2:	605a      	str	r2, [r3, #4]
 80053d4:	e000      	b.n	80053d8 <HAL_PCD_IRQHandler+0x75e>
      return;
 80053d6:	bf00      	nop
    }
  }
}
 80053d8:	3734      	adds	r7, #52	; 0x34
 80053da:	46bd      	mov	sp, r7
 80053dc:	bd90      	pop	{r4, r7, pc}

080053de <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80053de:	b580      	push	{r7, lr}
 80053e0:	b082      	sub	sp, #8
 80053e2:	af00      	add	r7, sp, #0
 80053e4:	6078      	str	r0, [r7, #4]
 80053e6:	460b      	mov	r3, r1
 80053e8:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80053f0:	2b01      	cmp	r3, #1
 80053f2:	d101      	bne.n	80053f8 <HAL_PCD_SetAddress+0x1a>
 80053f4:	2302      	movs	r3, #2
 80053f6:	e013      	b.n	8005420 <HAL_PCD_SetAddress+0x42>
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2201      	movs	r2, #1
 80053fc:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	78fa      	ldrb	r2, [r7, #3]
 8005404:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	78fa      	ldrb	r2, [r7, #3]
 800540e:	4611      	mov	r1, r2
 8005410:	4618      	mov	r0, r3
 8005412:	f003 fadc 	bl	80089ce <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2200      	movs	r2, #0
 800541a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800541e:	2300      	movs	r3, #0
}
 8005420:	4618      	mov	r0, r3
 8005422:	3708      	adds	r7, #8
 8005424:	46bd      	mov	sp, r7
 8005426:	bd80      	pop	{r7, pc}

08005428 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005428:	b580      	push	{r7, lr}
 800542a:	b084      	sub	sp, #16
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
 8005430:	4608      	mov	r0, r1
 8005432:	4611      	mov	r1, r2
 8005434:	461a      	mov	r2, r3
 8005436:	4603      	mov	r3, r0
 8005438:	70fb      	strb	r3, [r7, #3]
 800543a:	460b      	mov	r3, r1
 800543c:	803b      	strh	r3, [r7, #0]
 800543e:	4613      	mov	r3, r2
 8005440:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8005442:	2300      	movs	r3, #0
 8005444:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005446:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800544a:	2b00      	cmp	r3, #0
 800544c:	da0f      	bge.n	800546e <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800544e:	78fb      	ldrb	r3, [r7, #3]
 8005450:	f003 020f 	and.w	r2, r3, #15
 8005454:	4613      	mov	r3, r2
 8005456:	00db      	lsls	r3, r3, #3
 8005458:	1a9b      	subs	r3, r3, r2
 800545a:	009b      	lsls	r3, r3, #2
 800545c:	3338      	adds	r3, #56	; 0x38
 800545e:	687a      	ldr	r2, [r7, #4]
 8005460:	4413      	add	r3, r2
 8005462:	3304      	adds	r3, #4
 8005464:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	2201      	movs	r2, #1
 800546a:	705a      	strb	r2, [r3, #1]
 800546c:	e00f      	b.n	800548e <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800546e:	78fb      	ldrb	r3, [r7, #3]
 8005470:	f003 020f 	and.w	r2, r3, #15
 8005474:	4613      	mov	r3, r2
 8005476:	00db      	lsls	r3, r3, #3
 8005478:	1a9b      	subs	r3, r3, r2
 800547a:	009b      	lsls	r3, r3, #2
 800547c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005480:	687a      	ldr	r2, [r7, #4]
 8005482:	4413      	add	r3, r2
 8005484:	3304      	adds	r3, #4
 8005486:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	2200      	movs	r2, #0
 800548c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800548e:	78fb      	ldrb	r3, [r7, #3]
 8005490:	f003 030f 	and.w	r3, r3, #15
 8005494:	b2da      	uxtb	r2, r3
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800549a:	883a      	ldrh	r2, [r7, #0]
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	78ba      	ldrb	r2, [r7, #2]
 80054a4:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	785b      	ldrb	r3, [r3, #1]
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d004      	beq.n	80054b8 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	781b      	ldrb	r3, [r3, #0]
 80054b2:	b29a      	uxth	r2, r3
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80054b8:	78bb      	ldrb	r3, [r7, #2]
 80054ba:	2b02      	cmp	r3, #2
 80054bc:	d102      	bne.n	80054c4 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	2200      	movs	r2, #0
 80054c2:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80054ca:	2b01      	cmp	r3, #1
 80054cc:	d101      	bne.n	80054d2 <HAL_PCD_EP_Open+0xaa>
 80054ce:	2302      	movs	r3, #2
 80054d0:	e00e      	b.n	80054f0 <HAL_PCD_EP_Open+0xc8>
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2201      	movs	r2, #1
 80054d6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	68f9      	ldr	r1, [r7, #12]
 80054e0:	4618      	mov	r0, r3
 80054e2:	f002 fc47 	bl	8007d74 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2200      	movs	r2, #0
 80054ea:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 80054ee:	7afb      	ldrb	r3, [r7, #11]
}
 80054f0:	4618      	mov	r0, r3
 80054f2:	3710      	adds	r7, #16
 80054f4:	46bd      	mov	sp, r7
 80054f6:	bd80      	pop	{r7, pc}

080054f8 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	b084      	sub	sp, #16
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
 8005500:	460b      	mov	r3, r1
 8005502:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005504:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005508:	2b00      	cmp	r3, #0
 800550a:	da0f      	bge.n	800552c <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800550c:	78fb      	ldrb	r3, [r7, #3]
 800550e:	f003 020f 	and.w	r2, r3, #15
 8005512:	4613      	mov	r3, r2
 8005514:	00db      	lsls	r3, r3, #3
 8005516:	1a9b      	subs	r3, r3, r2
 8005518:	009b      	lsls	r3, r3, #2
 800551a:	3338      	adds	r3, #56	; 0x38
 800551c:	687a      	ldr	r2, [r7, #4]
 800551e:	4413      	add	r3, r2
 8005520:	3304      	adds	r3, #4
 8005522:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	2201      	movs	r2, #1
 8005528:	705a      	strb	r2, [r3, #1]
 800552a:	e00f      	b.n	800554c <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800552c:	78fb      	ldrb	r3, [r7, #3]
 800552e:	f003 020f 	and.w	r2, r3, #15
 8005532:	4613      	mov	r3, r2
 8005534:	00db      	lsls	r3, r3, #3
 8005536:	1a9b      	subs	r3, r3, r2
 8005538:	009b      	lsls	r3, r3, #2
 800553a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800553e:	687a      	ldr	r2, [r7, #4]
 8005540:	4413      	add	r3, r2
 8005542:	3304      	adds	r3, #4
 8005544:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	2200      	movs	r2, #0
 800554a:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800554c:	78fb      	ldrb	r3, [r7, #3]
 800554e:	f003 030f 	and.w	r3, r3, #15
 8005552:	b2da      	uxtb	r2, r3
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800555e:	2b01      	cmp	r3, #1
 8005560:	d101      	bne.n	8005566 <HAL_PCD_EP_Close+0x6e>
 8005562:	2302      	movs	r3, #2
 8005564:	e00e      	b.n	8005584 <HAL_PCD_EP_Close+0x8c>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2201      	movs	r2, #1
 800556a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	68f9      	ldr	r1, [r7, #12]
 8005574:	4618      	mov	r0, r3
 8005576:	f002 fc85 	bl	8007e84 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2200      	movs	r2, #0
 800557e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8005582:	2300      	movs	r3, #0
}
 8005584:	4618      	mov	r0, r3
 8005586:	3710      	adds	r7, #16
 8005588:	46bd      	mov	sp, r7
 800558a:	bd80      	pop	{r7, pc}

0800558c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800558c:	b580      	push	{r7, lr}
 800558e:	b086      	sub	sp, #24
 8005590:	af00      	add	r7, sp, #0
 8005592:	60f8      	str	r0, [r7, #12]
 8005594:	607a      	str	r2, [r7, #4]
 8005596:	603b      	str	r3, [r7, #0]
 8005598:	460b      	mov	r3, r1
 800559a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800559c:	7afb      	ldrb	r3, [r7, #11]
 800559e:	f003 020f 	and.w	r2, r3, #15
 80055a2:	4613      	mov	r3, r2
 80055a4:	00db      	lsls	r3, r3, #3
 80055a6:	1a9b      	subs	r3, r3, r2
 80055a8:	009b      	lsls	r3, r3, #2
 80055aa:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80055ae:	68fa      	ldr	r2, [r7, #12]
 80055b0:	4413      	add	r3, r2
 80055b2:	3304      	adds	r3, #4
 80055b4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80055b6:	697b      	ldr	r3, [r7, #20]
 80055b8:	687a      	ldr	r2, [r7, #4]
 80055ba:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80055bc:	697b      	ldr	r3, [r7, #20]
 80055be:	683a      	ldr	r2, [r7, #0]
 80055c0:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 80055c2:	697b      	ldr	r3, [r7, #20]
 80055c4:	2200      	movs	r2, #0
 80055c6:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 80055c8:	697b      	ldr	r3, [r7, #20]
 80055ca:	2200      	movs	r2, #0
 80055cc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80055ce:	7afb      	ldrb	r3, [r7, #11]
 80055d0:	f003 030f 	and.w	r3, r3, #15
 80055d4:	b2da      	uxtb	r2, r3
 80055d6:	697b      	ldr	r3, [r7, #20]
 80055d8:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	691b      	ldr	r3, [r3, #16]
 80055de:	2b01      	cmp	r3, #1
 80055e0:	d102      	bne.n	80055e8 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80055e2:	687a      	ldr	r2, [r7, #4]
 80055e4:	697b      	ldr	r3, [r7, #20]
 80055e6:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80055e8:	7afb      	ldrb	r3, [r7, #11]
 80055ea:	f003 030f 	and.w	r3, r3, #15
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d109      	bne.n	8005606 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	6818      	ldr	r0, [r3, #0]
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	691b      	ldr	r3, [r3, #16]
 80055fa:	b2db      	uxtb	r3, r3
 80055fc:	461a      	mov	r2, r3
 80055fe:	6979      	ldr	r1, [r7, #20]
 8005600:	f002 ff60 	bl	80084c4 <USB_EP0StartXfer>
 8005604:	e008      	b.n	8005618 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	6818      	ldr	r0, [r3, #0]
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	691b      	ldr	r3, [r3, #16]
 800560e:	b2db      	uxtb	r3, r3
 8005610:	461a      	mov	r2, r3
 8005612:	6979      	ldr	r1, [r7, #20]
 8005614:	f002 fd12 	bl	800803c <USB_EPStartXfer>
  }

  return HAL_OK;
 8005618:	2300      	movs	r3, #0
}
 800561a:	4618      	mov	r0, r3
 800561c:	3718      	adds	r7, #24
 800561e:	46bd      	mov	sp, r7
 8005620:	bd80      	pop	{r7, pc}

08005622 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005622:	b480      	push	{r7}
 8005624:	b083      	sub	sp, #12
 8005626:	af00      	add	r7, sp, #0
 8005628:	6078      	str	r0, [r7, #4]
 800562a:	460b      	mov	r3, r1
 800562c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800562e:	78fb      	ldrb	r3, [r7, #3]
 8005630:	f003 020f 	and.w	r2, r3, #15
 8005634:	6879      	ldr	r1, [r7, #4]
 8005636:	4613      	mov	r3, r2
 8005638:	00db      	lsls	r3, r3, #3
 800563a:	1a9b      	subs	r3, r3, r2
 800563c:	009b      	lsls	r3, r3, #2
 800563e:	440b      	add	r3, r1
 8005640:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8005644:	681b      	ldr	r3, [r3, #0]
}
 8005646:	4618      	mov	r0, r3
 8005648:	370c      	adds	r7, #12
 800564a:	46bd      	mov	sp, r7
 800564c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005650:	4770      	bx	lr

08005652 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005652:	b580      	push	{r7, lr}
 8005654:	b086      	sub	sp, #24
 8005656:	af00      	add	r7, sp, #0
 8005658:	60f8      	str	r0, [r7, #12]
 800565a:	607a      	str	r2, [r7, #4]
 800565c:	603b      	str	r3, [r7, #0]
 800565e:	460b      	mov	r3, r1
 8005660:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005662:	7afb      	ldrb	r3, [r7, #11]
 8005664:	f003 020f 	and.w	r2, r3, #15
 8005668:	4613      	mov	r3, r2
 800566a:	00db      	lsls	r3, r3, #3
 800566c:	1a9b      	subs	r3, r3, r2
 800566e:	009b      	lsls	r3, r3, #2
 8005670:	3338      	adds	r3, #56	; 0x38
 8005672:	68fa      	ldr	r2, [r7, #12]
 8005674:	4413      	add	r3, r2
 8005676:	3304      	adds	r3, #4
 8005678:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800567a:	697b      	ldr	r3, [r7, #20]
 800567c:	687a      	ldr	r2, [r7, #4]
 800567e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005680:	697b      	ldr	r3, [r7, #20]
 8005682:	683a      	ldr	r2, [r7, #0]
 8005684:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8005686:	697b      	ldr	r3, [r7, #20]
 8005688:	2200      	movs	r2, #0
 800568a:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 800568c:	697b      	ldr	r3, [r7, #20]
 800568e:	2201      	movs	r2, #1
 8005690:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005692:	7afb      	ldrb	r3, [r7, #11]
 8005694:	f003 030f 	and.w	r3, r3, #15
 8005698:	b2da      	uxtb	r2, r3
 800569a:	697b      	ldr	r3, [r7, #20]
 800569c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	691b      	ldr	r3, [r3, #16]
 80056a2:	2b01      	cmp	r3, #1
 80056a4:	d102      	bne.n	80056ac <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80056a6:	687a      	ldr	r2, [r7, #4]
 80056a8:	697b      	ldr	r3, [r7, #20]
 80056aa:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80056ac:	7afb      	ldrb	r3, [r7, #11]
 80056ae:	f003 030f 	and.w	r3, r3, #15
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d109      	bne.n	80056ca <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	6818      	ldr	r0, [r3, #0]
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	691b      	ldr	r3, [r3, #16]
 80056be:	b2db      	uxtb	r3, r3
 80056c0:	461a      	mov	r2, r3
 80056c2:	6979      	ldr	r1, [r7, #20]
 80056c4:	f002 fefe 	bl	80084c4 <USB_EP0StartXfer>
 80056c8:	e008      	b.n	80056dc <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	6818      	ldr	r0, [r3, #0]
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	691b      	ldr	r3, [r3, #16]
 80056d2:	b2db      	uxtb	r3, r3
 80056d4:	461a      	mov	r2, r3
 80056d6:	6979      	ldr	r1, [r7, #20]
 80056d8:	f002 fcb0 	bl	800803c <USB_EPStartXfer>
  }

  return HAL_OK;
 80056dc:	2300      	movs	r3, #0
}
 80056de:	4618      	mov	r0, r3
 80056e0:	3718      	adds	r7, #24
 80056e2:	46bd      	mov	sp, r7
 80056e4:	bd80      	pop	{r7, pc}

080056e6 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80056e6:	b580      	push	{r7, lr}
 80056e8:	b084      	sub	sp, #16
 80056ea:	af00      	add	r7, sp, #0
 80056ec:	6078      	str	r0, [r7, #4]
 80056ee:	460b      	mov	r3, r1
 80056f0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80056f2:	78fb      	ldrb	r3, [r7, #3]
 80056f4:	f003 020f 	and.w	r2, r3, #15
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	685b      	ldr	r3, [r3, #4]
 80056fc:	429a      	cmp	r2, r3
 80056fe:	d901      	bls.n	8005704 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005700:	2301      	movs	r3, #1
 8005702:	e050      	b.n	80057a6 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005704:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005708:	2b00      	cmp	r3, #0
 800570a:	da0f      	bge.n	800572c <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800570c:	78fb      	ldrb	r3, [r7, #3]
 800570e:	f003 020f 	and.w	r2, r3, #15
 8005712:	4613      	mov	r3, r2
 8005714:	00db      	lsls	r3, r3, #3
 8005716:	1a9b      	subs	r3, r3, r2
 8005718:	009b      	lsls	r3, r3, #2
 800571a:	3338      	adds	r3, #56	; 0x38
 800571c:	687a      	ldr	r2, [r7, #4]
 800571e:	4413      	add	r3, r2
 8005720:	3304      	adds	r3, #4
 8005722:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	2201      	movs	r2, #1
 8005728:	705a      	strb	r2, [r3, #1]
 800572a:	e00d      	b.n	8005748 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800572c:	78fa      	ldrb	r2, [r7, #3]
 800572e:	4613      	mov	r3, r2
 8005730:	00db      	lsls	r3, r3, #3
 8005732:	1a9b      	subs	r3, r3, r2
 8005734:	009b      	lsls	r3, r3, #2
 8005736:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800573a:	687a      	ldr	r2, [r7, #4]
 800573c:	4413      	add	r3, r2
 800573e:	3304      	adds	r3, #4
 8005740:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	2200      	movs	r2, #0
 8005746:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	2201      	movs	r2, #1
 800574c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800574e:	78fb      	ldrb	r3, [r7, #3]
 8005750:	f003 030f 	and.w	r3, r3, #15
 8005754:	b2da      	uxtb	r2, r3
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005760:	2b01      	cmp	r3, #1
 8005762:	d101      	bne.n	8005768 <HAL_PCD_EP_SetStall+0x82>
 8005764:	2302      	movs	r3, #2
 8005766:	e01e      	b.n	80057a6 <HAL_PCD_EP_SetStall+0xc0>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2201      	movs	r2, #1
 800576c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	68f9      	ldr	r1, [r7, #12]
 8005776:	4618      	mov	r0, r3
 8005778:	f003 f855 	bl	8008826 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800577c:	78fb      	ldrb	r3, [r7, #3]
 800577e:	f003 030f 	and.w	r3, r3, #15
 8005782:	2b00      	cmp	r3, #0
 8005784:	d10a      	bne.n	800579c <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	6818      	ldr	r0, [r3, #0]
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	691b      	ldr	r3, [r3, #16]
 800578e:	b2d9      	uxtb	r1, r3
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005796:	461a      	mov	r2, r3
 8005798:	f003 fa46 	bl	8008c28 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2200      	movs	r2, #0
 80057a0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80057a4:	2300      	movs	r3, #0
}
 80057a6:	4618      	mov	r0, r3
 80057a8:	3710      	adds	r7, #16
 80057aa:	46bd      	mov	sp, r7
 80057ac:	bd80      	pop	{r7, pc}

080057ae <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80057ae:	b580      	push	{r7, lr}
 80057b0:	b084      	sub	sp, #16
 80057b2:	af00      	add	r7, sp, #0
 80057b4:	6078      	str	r0, [r7, #4]
 80057b6:	460b      	mov	r3, r1
 80057b8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80057ba:	78fb      	ldrb	r3, [r7, #3]
 80057bc:	f003 020f 	and.w	r2, r3, #15
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	685b      	ldr	r3, [r3, #4]
 80057c4:	429a      	cmp	r2, r3
 80057c6:	d901      	bls.n	80057cc <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80057c8:	2301      	movs	r3, #1
 80057ca:	e042      	b.n	8005852 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80057cc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	da0f      	bge.n	80057f4 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80057d4:	78fb      	ldrb	r3, [r7, #3]
 80057d6:	f003 020f 	and.w	r2, r3, #15
 80057da:	4613      	mov	r3, r2
 80057dc:	00db      	lsls	r3, r3, #3
 80057de:	1a9b      	subs	r3, r3, r2
 80057e0:	009b      	lsls	r3, r3, #2
 80057e2:	3338      	adds	r3, #56	; 0x38
 80057e4:	687a      	ldr	r2, [r7, #4]
 80057e6:	4413      	add	r3, r2
 80057e8:	3304      	adds	r3, #4
 80057ea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	2201      	movs	r2, #1
 80057f0:	705a      	strb	r2, [r3, #1]
 80057f2:	e00f      	b.n	8005814 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80057f4:	78fb      	ldrb	r3, [r7, #3]
 80057f6:	f003 020f 	and.w	r2, r3, #15
 80057fa:	4613      	mov	r3, r2
 80057fc:	00db      	lsls	r3, r3, #3
 80057fe:	1a9b      	subs	r3, r3, r2
 8005800:	009b      	lsls	r3, r3, #2
 8005802:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005806:	687a      	ldr	r2, [r7, #4]
 8005808:	4413      	add	r3, r2
 800580a:	3304      	adds	r3, #4
 800580c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	2200      	movs	r2, #0
 8005812:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	2200      	movs	r2, #0
 8005818:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800581a:	78fb      	ldrb	r3, [r7, #3]
 800581c:	f003 030f 	and.w	r3, r3, #15
 8005820:	b2da      	uxtb	r2, r3
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800582c:	2b01      	cmp	r3, #1
 800582e:	d101      	bne.n	8005834 <HAL_PCD_EP_ClrStall+0x86>
 8005830:	2302      	movs	r3, #2
 8005832:	e00e      	b.n	8005852 <HAL_PCD_EP_ClrStall+0xa4>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2201      	movs	r2, #1
 8005838:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	68f9      	ldr	r1, [r7, #12]
 8005842:	4618      	mov	r0, r3
 8005844:	f003 f85d 	bl	8008902 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2200      	movs	r2, #0
 800584c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8005850:	2300      	movs	r3, #0
}
 8005852:	4618      	mov	r0, r3
 8005854:	3710      	adds	r7, #16
 8005856:	46bd      	mov	sp, r7
 8005858:	bd80      	pop	{r7, pc}

0800585a <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800585a:	b580      	push	{r7, lr}
 800585c:	b08a      	sub	sp, #40	; 0x28
 800585e:	af02      	add	r7, sp, #8
 8005860:	6078      	str	r0, [r7, #4]
 8005862:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800586a:	697b      	ldr	r3, [r7, #20]
 800586c:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800586e:	683a      	ldr	r2, [r7, #0]
 8005870:	4613      	mov	r3, r2
 8005872:	00db      	lsls	r3, r3, #3
 8005874:	1a9b      	subs	r3, r3, r2
 8005876:	009b      	lsls	r3, r3, #2
 8005878:	3338      	adds	r3, #56	; 0x38
 800587a:	687a      	ldr	r2, [r7, #4]
 800587c:	4413      	add	r3, r2
 800587e:	3304      	adds	r3, #4
 8005880:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	699a      	ldr	r2, [r3, #24]
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	695b      	ldr	r3, [r3, #20]
 800588a:	429a      	cmp	r2, r3
 800588c:	d901      	bls.n	8005892 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800588e:	2301      	movs	r3, #1
 8005890:	e06c      	b.n	800596c <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	695a      	ldr	r2, [r3, #20]
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	699b      	ldr	r3, [r3, #24]
 800589a:	1ad3      	subs	r3, r2, r3
 800589c:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	689b      	ldr	r3, [r3, #8]
 80058a2:	69fa      	ldr	r2, [r7, #28]
 80058a4:	429a      	cmp	r2, r3
 80058a6:	d902      	bls.n	80058ae <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	689b      	ldr	r3, [r3, #8]
 80058ac:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80058ae:	69fb      	ldr	r3, [r7, #28]
 80058b0:	3303      	adds	r3, #3
 80058b2:	089b      	lsrs	r3, r3, #2
 80058b4:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80058b6:	e02b      	b.n	8005910 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	695a      	ldr	r2, [r3, #20]
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	699b      	ldr	r3, [r3, #24]
 80058c0:	1ad3      	subs	r3, r2, r3
 80058c2:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	689b      	ldr	r3, [r3, #8]
 80058c8:	69fa      	ldr	r2, [r7, #28]
 80058ca:	429a      	cmp	r2, r3
 80058cc:	d902      	bls.n	80058d4 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	689b      	ldr	r3, [r3, #8]
 80058d2:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80058d4:	69fb      	ldr	r3, [r7, #28]
 80058d6:	3303      	adds	r3, #3
 80058d8:	089b      	lsrs	r3, r3, #2
 80058da:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	68d9      	ldr	r1, [r3, #12]
 80058e0:	683b      	ldr	r3, [r7, #0]
 80058e2:	b2da      	uxtb	r2, r3
 80058e4:	69fb      	ldr	r3, [r7, #28]
 80058e6:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80058ec:	b2db      	uxtb	r3, r3
 80058ee:	9300      	str	r3, [sp, #0]
 80058f0:	4603      	mov	r3, r0
 80058f2:	6978      	ldr	r0, [r7, #20]
 80058f4:	f002 ff39 	bl	800876a <USB_WritePacket>

    ep->xfer_buff  += len;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	68da      	ldr	r2, [r3, #12]
 80058fc:	69fb      	ldr	r3, [r7, #28]
 80058fe:	441a      	add	r2, r3
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	699a      	ldr	r2, [r3, #24]
 8005908:	69fb      	ldr	r3, [r7, #28]
 800590a:	441a      	add	r2, r3
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005910:	683b      	ldr	r3, [r7, #0]
 8005912:	015a      	lsls	r2, r3, #5
 8005914:	693b      	ldr	r3, [r7, #16]
 8005916:	4413      	add	r3, r2
 8005918:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800591c:	699b      	ldr	r3, [r3, #24]
 800591e:	b29b      	uxth	r3, r3
 8005920:	69ba      	ldr	r2, [r7, #24]
 8005922:	429a      	cmp	r2, r3
 8005924:	d809      	bhi.n	800593a <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	699a      	ldr	r2, [r3, #24]
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800592e:	429a      	cmp	r2, r3
 8005930:	d203      	bcs.n	800593a <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	695b      	ldr	r3, [r3, #20]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d1be      	bne.n	80058b8 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	695a      	ldr	r2, [r3, #20]
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	699b      	ldr	r3, [r3, #24]
 8005942:	429a      	cmp	r2, r3
 8005944:	d811      	bhi.n	800596a <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	f003 030f 	and.w	r3, r3, #15
 800594c:	2201      	movs	r2, #1
 800594e:	fa02 f303 	lsl.w	r3, r2, r3
 8005952:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005954:	693b      	ldr	r3, [r7, #16]
 8005956:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800595a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800595c:	68bb      	ldr	r3, [r7, #8]
 800595e:	43db      	mvns	r3, r3
 8005960:	6939      	ldr	r1, [r7, #16]
 8005962:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005966:	4013      	ands	r3, r2
 8005968:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 800596a:	2300      	movs	r3, #0
}
 800596c:	4618      	mov	r0, r3
 800596e:	3720      	adds	r7, #32
 8005970:	46bd      	mov	sp, r7
 8005972:	bd80      	pop	{r7, pc}

08005974 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005974:	b580      	push	{r7, lr}
 8005976:	b086      	sub	sp, #24
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
 800597c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005984:	697b      	ldr	r3, [r7, #20]
 8005986:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005988:	697b      	ldr	r3, [r7, #20]
 800598a:	333c      	adds	r3, #60	; 0x3c
 800598c:	3304      	adds	r3, #4
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	015a      	lsls	r2, r3, #5
 8005996:	693b      	ldr	r3, [r7, #16]
 8005998:	4413      	add	r3, r2
 800599a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800599e:	689b      	ldr	r3, [r3, #8]
 80059a0:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	691b      	ldr	r3, [r3, #16]
 80059a6:	2b01      	cmp	r3, #1
 80059a8:	f040 80a0 	bne.w	8005aec <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80059ac:	68bb      	ldr	r3, [r7, #8]
 80059ae:	f003 0308 	and.w	r3, r3, #8
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d015      	beq.n	80059e2 <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	4a72      	ldr	r2, [pc, #456]	; (8005b84 <PCD_EP_OutXfrComplete_int+0x210>)
 80059ba:	4293      	cmp	r3, r2
 80059bc:	f240 80dd 	bls.w	8005b7a <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80059c0:	68bb      	ldr	r3, [r7, #8]
 80059c2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	f000 80d7 	beq.w	8005b7a <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80059cc:	683b      	ldr	r3, [r7, #0]
 80059ce:	015a      	lsls	r2, r3, #5
 80059d0:	693b      	ldr	r3, [r7, #16]
 80059d2:	4413      	add	r3, r2
 80059d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80059d8:	461a      	mov	r2, r3
 80059da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80059de:	6093      	str	r3, [r2, #8]
 80059e0:	e0cb      	b.n	8005b7a <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80059e2:	68bb      	ldr	r3, [r7, #8]
 80059e4:	f003 0320 	and.w	r3, r3, #32
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d009      	beq.n	8005a00 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80059ec:	683b      	ldr	r3, [r7, #0]
 80059ee:	015a      	lsls	r2, r3, #5
 80059f0:	693b      	ldr	r3, [r7, #16]
 80059f2:	4413      	add	r3, r2
 80059f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80059f8:	461a      	mov	r2, r3
 80059fa:	2320      	movs	r3, #32
 80059fc:	6093      	str	r3, [r2, #8]
 80059fe:	e0bc      	b.n	8005b7a <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8005a00:	68bb      	ldr	r3, [r7, #8]
 8005a02:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	f040 80b7 	bne.w	8005b7a <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	4a5d      	ldr	r2, [pc, #372]	; (8005b84 <PCD_EP_OutXfrComplete_int+0x210>)
 8005a10:	4293      	cmp	r3, r2
 8005a12:	d90f      	bls.n	8005a34 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005a14:	68bb      	ldr	r3, [r7, #8]
 8005a16:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d00a      	beq.n	8005a34 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	015a      	lsls	r2, r3, #5
 8005a22:	693b      	ldr	r3, [r7, #16]
 8005a24:	4413      	add	r3, r2
 8005a26:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a2a:	461a      	mov	r2, r3
 8005a2c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005a30:	6093      	str	r3, [r2, #8]
 8005a32:	e0a2      	b.n	8005b7a <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8005a34:	6879      	ldr	r1, [r7, #4]
 8005a36:	683a      	ldr	r2, [r7, #0]
 8005a38:	4613      	mov	r3, r2
 8005a3a:	00db      	lsls	r3, r3, #3
 8005a3c:	1a9b      	subs	r3, r3, r2
 8005a3e:	009b      	lsls	r3, r3, #2
 8005a40:	440b      	add	r3, r1
 8005a42:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8005a46:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	0159      	lsls	r1, r3, #5
 8005a4c:	693b      	ldr	r3, [r7, #16]
 8005a4e:	440b      	add	r3, r1
 8005a50:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a54:	691b      	ldr	r3, [r3, #16]
 8005a56:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8005a5a:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8005a5c:	6878      	ldr	r0, [r7, #4]
 8005a5e:	683a      	ldr	r2, [r7, #0]
 8005a60:	4613      	mov	r3, r2
 8005a62:	00db      	lsls	r3, r3, #3
 8005a64:	1a9b      	subs	r3, r3, r2
 8005a66:	009b      	lsls	r3, r3, #2
 8005a68:	4403      	add	r3, r0
 8005a6a:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8005a6e:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8005a70:	6879      	ldr	r1, [r7, #4]
 8005a72:	683a      	ldr	r2, [r7, #0]
 8005a74:	4613      	mov	r3, r2
 8005a76:	00db      	lsls	r3, r3, #3
 8005a78:	1a9b      	subs	r3, r3, r2
 8005a7a:	009b      	lsls	r3, r3, #2
 8005a7c:	440b      	add	r3, r1
 8005a7e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8005a82:	6819      	ldr	r1, [r3, #0]
 8005a84:	6878      	ldr	r0, [r7, #4]
 8005a86:	683a      	ldr	r2, [r7, #0]
 8005a88:	4613      	mov	r3, r2
 8005a8a:	00db      	lsls	r3, r3, #3
 8005a8c:	1a9b      	subs	r3, r3, r2
 8005a8e:	009b      	lsls	r3, r3, #2
 8005a90:	4403      	add	r3, r0
 8005a92:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	4419      	add	r1, r3
 8005a9a:	6878      	ldr	r0, [r7, #4]
 8005a9c:	683a      	ldr	r2, [r7, #0]
 8005a9e:	4613      	mov	r3, r2
 8005aa0:	00db      	lsls	r3, r3, #3
 8005aa2:	1a9b      	subs	r3, r3, r2
 8005aa4:	009b      	lsls	r3, r3, #2
 8005aa6:	4403      	add	r3, r0
 8005aa8:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8005aac:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d114      	bne.n	8005ade <PCD_EP_OutXfrComplete_int+0x16a>
 8005ab4:	6879      	ldr	r1, [r7, #4]
 8005ab6:	683a      	ldr	r2, [r7, #0]
 8005ab8:	4613      	mov	r3, r2
 8005aba:	00db      	lsls	r3, r3, #3
 8005abc:	1a9b      	subs	r3, r3, r2
 8005abe:	009b      	lsls	r3, r3, #2
 8005ac0:	440b      	add	r3, r1
 8005ac2:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d108      	bne.n	8005ade <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	6818      	ldr	r0, [r3, #0]
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005ad6:	461a      	mov	r2, r3
 8005ad8:	2101      	movs	r1, #1
 8005ada:	f003 f8a5 	bl	8008c28 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	b2db      	uxtb	r3, r3
 8005ae2:	4619      	mov	r1, r3
 8005ae4:	6878      	ldr	r0, [r7, #4]
 8005ae6:	f004 ffbb 	bl	800aa60 <HAL_PCD_DataOutStageCallback>
 8005aea:	e046      	b.n	8005b7a <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	4a26      	ldr	r2, [pc, #152]	; (8005b88 <PCD_EP_OutXfrComplete_int+0x214>)
 8005af0:	4293      	cmp	r3, r2
 8005af2:	d124      	bne.n	8005b3e <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8005af4:	68bb      	ldr	r3, [r7, #8]
 8005af6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d00a      	beq.n	8005b14 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005afe:	683b      	ldr	r3, [r7, #0]
 8005b00:	015a      	lsls	r2, r3, #5
 8005b02:	693b      	ldr	r3, [r7, #16]
 8005b04:	4413      	add	r3, r2
 8005b06:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b0a:	461a      	mov	r2, r3
 8005b0c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005b10:	6093      	str	r3, [r2, #8]
 8005b12:	e032      	b.n	8005b7a <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005b14:	68bb      	ldr	r3, [r7, #8]
 8005b16:	f003 0320 	and.w	r3, r3, #32
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d008      	beq.n	8005b30 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005b1e:	683b      	ldr	r3, [r7, #0]
 8005b20:	015a      	lsls	r2, r3, #5
 8005b22:	693b      	ldr	r3, [r7, #16]
 8005b24:	4413      	add	r3, r2
 8005b26:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b2a:	461a      	mov	r2, r3
 8005b2c:	2320      	movs	r3, #32
 8005b2e:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005b30:	683b      	ldr	r3, [r7, #0]
 8005b32:	b2db      	uxtb	r3, r3
 8005b34:	4619      	mov	r1, r3
 8005b36:	6878      	ldr	r0, [r7, #4]
 8005b38:	f004 ff92 	bl	800aa60 <HAL_PCD_DataOutStageCallback>
 8005b3c:	e01d      	b.n	8005b7a <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005b3e:	683b      	ldr	r3, [r7, #0]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d114      	bne.n	8005b6e <PCD_EP_OutXfrComplete_int+0x1fa>
 8005b44:	6879      	ldr	r1, [r7, #4]
 8005b46:	683a      	ldr	r2, [r7, #0]
 8005b48:	4613      	mov	r3, r2
 8005b4a:	00db      	lsls	r3, r3, #3
 8005b4c:	1a9b      	subs	r3, r3, r2
 8005b4e:	009b      	lsls	r3, r3, #2
 8005b50:	440b      	add	r3, r1
 8005b52:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d108      	bne.n	8005b6e <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	6818      	ldr	r0, [r3, #0]
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005b66:	461a      	mov	r2, r3
 8005b68:	2100      	movs	r1, #0
 8005b6a:	f003 f85d 	bl	8008c28 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	b2db      	uxtb	r3, r3
 8005b72:	4619      	mov	r1, r3
 8005b74:	6878      	ldr	r0, [r7, #4]
 8005b76:	f004 ff73 	bl	800aa60 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005b7a:	2300      	movs	r3, #0
}
 8005b7c:	4618      	mov	r0, r3
 8005b7e:	3718      	adds	r7, #24
 8005b80:	46bd      	mov	sp, r7
 8005b82:	bd80      	pop	{r7, pc}
 8005b84:	4f54300a 	.word	0x4f54300a
 8005b88:	4f54310a 	.word	0x4f54310a

08005b8c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	b086      	sub	sp, #24
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	6078      	str	r0, [r7, #4]
 8005b94:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b9c:	697b      	ldr	r3, [r7, #20]
 8005b9e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005ba0:	697b      	ldr	r3, [r7, #20]
 8005ba2:	333c      	adds	r3, #60	; 0x3c
 8005ba4:	3304      	adds	r3, #4
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	015a      	lsls	r2, r3, #5
 8005bae:	693b      	ldr	r3, [r7, #16]
 8005bb0:	4413      	add	r3, r2
 8005bb2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005bb6:	689b      	ldr	r3, [r3, #8]
 8005bb8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	4a15      	ldr	r2, [pc, #84]	; (8005c14 <PCD_EP_OutSetupPacket_int+0x88>)
 8005bbe:	4293      	cmp	r3, r2
 8005bc0:	d90e      	bls.n	8005be0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005bc2:	68bb      	ldr	r3, [r7, #8]
 8005bc4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d009      	beq.n	8005be0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005bcc:	683b      	ldr	r3, [r7, #0]
 8005bce:	015a      	lsls	r2, r3, #5
 8005bd0:	693b      	ldr	r3, [r7, #16]
 8005bd2:	4413      	add	r3, r2
 8005bd4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005bd8:	461a      	mov	r2, r3
 8005bda:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005bde:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005be0:	6878      	ldr	r0, [r7, #4]
 8005be2:	f004 ff2b 	bl	800aa3c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	4a0a      	ldr	r2, [pc, #40]	; (8005c14 <PCD_EP_OutSetupPacket_int+0x88>)
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d90c      	bls.n	8005c08 <PCD_EP_OutSetupPacket_int+0x7c>
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	691b      	ldr	r3, [r3, #16]
 8005bf2:	2b01      	cmp	r3, #1
 8005bf4:	d108      	bne.n	8005c08 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6818      	ldr	r0, [r3, #0]
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005c00:	461a      	mov	r2, r3
 8005c02:	2101      	movs	r1, #1
 8005c04:	f003 f810 	bl	8008c28 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005c08:	2300      	movs	r3, #0
}
 8005c0a:	4618      	mov	r0, r3
 8005c0c:	3718      	adds	r7, #24
 8005c0e:	46bd      	mov	sp, r7
 8005c10:	bd80      	pop	{r7, pc}
 8005c12:	bf00      	nop
 8005c14:	4f54300a 	.word	0x4f54300a

08005c18 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005c18:	b480      	push	{r7}
 8005c1a:	b085      	sub	sp, #20
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	6078      	str	r0, [r7, #4]
 8005c20:	460b      	mov	r3, r1
 8005c22:	70fb      	strb	r3, [r7, #3]
 8005c24:	4613      	mov	r3, r2
 8005c26:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c2e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005c30:	78fb      	ldrb	r3, [r7, #3]
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d107      	bne.n	8005c46 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8005c36:	883b      	ldrh	r3, [r7, #0]
 8005c38:	0419      	lsls	r1, r3, #16
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	68ba      	ldr	r2, [r7, #8]
 8005c40:	430a      	orrs	r2, r1
 8005c42:	629a      	str	r2, [r3, #40]	; 0x28
 8005c44:	e028      	b.n	8005c98 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c4c:	0c1b      	lsrs	r3, r3, #16
 8005c4e:	68ba      	ldr	r2, [r7, #8]
 8005c50:	4413      	add	r3, r2
 8005c52:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005c54:	2300      	movs	r3, #0
 8005c56:	73fb      	strb	r3, [r7, #15]
 8005c58:	e00d      	b.n	8005c76 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681a      	ldr	r2, [r3, #0]
 8005c5e:	7bfb      	ldrb	r3, [r7, #15]
 8005c60:	3340      	adds	r3, #64	; 0x40
 8005c62:	009b      	lsls	r3, r3, #2
 8005c64:	4413      	add	r3, r2
 8005c66:	685b      	ldr	r3, [r3, #4]
 8005c68:	0c1b      	lsrs	r3, r3, #16
 8005c6a:	68ba      	ldr	r2, [r7, #8]
 8005c6c:	4413      	add	r3, r2
 8005c6e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005c70:	7bfb      	ldrb	r3, [r7, #15]
 8005c72:	3301      	adds	r3, #1
 8005c74:	73fb      	strb	r3, [r7, #15]
 8005c76:	7bfa      	ldrb	r2, [r7, #15]
 8005c78:	78fb      	ldrb	r3, [r7, #3]
 8005c7a:	3b01      	subs	r3, #1
 8005c7c:	429a      	cmp	r2, r3
 8005c7e:	d3ec      	bcc.n	8005c5a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005c80:	883b      	ldrh	r3, [r7, #0]
 8005c82:	0418      	lsls	r0, r3, #16
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	6819      	ldr	r1, [r3, #0]
 8005c88:	78fb      	ldrb	r3, [r7, #3]
 8005c8a:	3b01      	subs	r3, #1
 8005c8c:	68ba      	ldr	r2, [r7, #8]
 8005c8e:	4302      	orrs	r2, r0
 8005c90:	3340      	adds	r3, #64	; 0x40
 8005c92:	009b      	lsls	r3, r3, #2
 8005c94:	440b      	add	r3, r1
 8005c96:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005c98:	2300      	movs	r3, #0
}
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	3714      	adds	r7, #20
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca4:	4770      	bx	lr

08005ca6 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8005ca6:	b480      	push	{r7}
 8005ca8:	b083      	sub	sp, #12
 8005caa:	af00      	add	r7, sp, #0
 8005cac:	6078      	str	r0, [r7, #4]
 8005cae:	460b      	mov	r3, r1
 8005cb0:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	887a      	ldrh	r2, [r7, #2]
 8005cb8:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8005cba:	2300      	movs	r3, #0
}
 8005cbc:	4618      	mov	r0, r3
 8005cbe:	370c      	adds	r7, #12
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc6:	4770      	bx	lr

08005cc8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8005cc8:	b480      	push	{r7}
 8005cca:	b083      	sub	sp, #12
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]
 8005cd0:	460b      	mov	r3, r1
 8005cd2:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8005cd4:	bf00      	nop
 8005cd6:	370c      	adds	r7, #12
 8005cd8:	46bd      	mov	sp, r7
 8005cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cde:	4770      	bx	lr

08005ce0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005ce0:	b580      	push	{r7, lr}
 8005ce2:	b086      	sub	sp, #24
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d101      	bne.n	8005cf2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005cee:	2301      	movs	r3, #1
 8005cf0:	e25b      	b.n	80061aa <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f003 0301 	and.w	r3, r3, #1
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d075      	beq.n	8005dea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005cfe:	4ba3      	ldr	r3, [pc, #652]	; (8005f8c <HAL_RCC_OscConfig+0x2ac>)
 8005d00:	689b      	ldr	r3, [r3, #8]
 8005d02:	f003 030c 	and.w	r3, r3, #12
 8005d06:	2b04      	cmp	r3, #4
 8005d08:	d00c      	beq.n	8005d24 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005d0a:	4ba0      	ldr	r3, [pc, #640]	; (8005f8c <HAL_RCC_OscConfig+0x2ac>)
 8005d0c:	689b      	ldr	r3, [r3, #8]
 8005d0e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005d12:	2b08      	cmp	r3, #8
 8005d14:	d112      	bne.n	8005d3c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005d16:	4b9d      	ldr	r3, [pc, #628]	; (8005f8c <HAL_RCC_OscConfig+0x2ac>)
 8005d18:	685b      	ldr	r3, [r3, #4]
 8005d1a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005d1e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005d22:	d10b      	bne.n	8005d3c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d24:	4b99      	ldr	r3, [pc, #612]	; (8005f8c <HAL_RCC_OscConfig+0x2ac>)
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d05b      	beq.n	8005de8 <HAL_RCC_OscConfig+0x108>
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	685b      	ldr	r3, [r3, #4]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d157      	bne.n	8005de8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005d38:	2301      	movs	r3, #1
 8005d3a:	e236      	b.n	80061aa <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	685b      	ldr	r3, [r3, #4]
 8005d40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d44:	d106      	bne.n	8005d54 <HAL_RCC_OscConfig+0x74>
 8005d46:	4b91      	ldr	r3, [pc, #580]	; (8005f8c <HAL_RCC_OscConfig+0x2ac>)
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	4a90      	ldr	r2, [pc, #576]	; (8005f8c <HAL_RCC_OscConfig+0x2ac>)
 8005d4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d50:	6013      	str	r3, [r2, #0]
 8005d52:	e01d      	b.n	8005d90 <HAL_RCC_OscConfig+0xb0>
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	685b      	ldr	r3, [r3, #4]
 8005d58:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005d5c:	d10c      	bne.n	8005d78 <HAL_RCC_OscConfig+0x98>
 8005d5e:	4b8b      	ldr	r3, [pc, #556]	; (8005f8c <HAL_RCC_OscConfig+0x2ac>)
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	4a8a      	ldr	r2, [pc, #552]	; (8005f8c <HAL_RCC_OscConfig+0x2ac>)
 8005d64:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005d68:	6013      	str	r3, [r2, #0]
 8005d6a:	4b88      	ldr	r3, [pc, #544]	; (8005f8c <HAL_RCC_OscConfig+0x2ac>)
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	4a87      	ldr	r2, [pc, #540]	; (8005f8c <HAL_RCC_OscConfig+0x2ac>)
 8005d70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d74:	6013      	str	r3, [r2, #0]
 8005d76:	e00b      	b.n	8005d90 <HAL_RCC_OscConfig+0xb0>
 8005d78:	4b84      	ldr	r3, [pc, #528]	; (8005f8c <HAL_RCC_OscConfig+0x2ac>)
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	4a83      	ldr	r2, [pc, #524]	; (8005f8c <HAL_RCC_OscConfig+0x2ac>)
 8005d7e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005d82:	6013      	str	r3, [r2, #0]
 8005d84:	4b81      	ldr	r3, [pc, #516]	; (8005f8c <HAL_RCC_OscConfig+0x2ac>)
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	4a80      	ldr	r2, [pc, #512]	; (8005f8c <HAL_RCC_OscConfig+0x2ac>)
 8005d8a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005d8e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	685b      	ldr	r3, [r3, #4]
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d013      	beq.n	8005dc0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d98:	f7fd fb60 	bl	800345c <HAL_GetTick>
 8005d9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d9e:	e008      	b.n	8005db2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005da0:	f7fd fb5c 	bl	800345c <HAL_GetTick>
 8005da4:	4602      	mov	r2, r0
 8005da6:	693b      	ldr	r3, [r7, #16]
 8005da8:	1ad3      	subs	r3, r2, r3
 8005daa:	2b64      	cmp	r3, #100	; 0x64
 8005dac:	d901      	bls.n	8005db2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005dae:	2303      	movs	r3, #3
 8005db0:	e1fb      	b.n	80061aa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005db2:	4b76      	ldr	r3, [pc, #472]	; (8005f8c <HAL_RCC_OscConfig+0x2ac>)
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d0f0      	beq.n	8005da0 <HAL_RCC_OscConfig+0xc0>
 8005dbe:	e014      	b.n	8005dea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005dc0:	f7fd fb4c 	bl	800345c <HAL_GetTick>
 8005dc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005dc6:	e008      	b.n	8005dda <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005dc8:	f7fd fb48 	bl	800345c <HAL_GetTick>
 8005dcc:	4602      	mov	r2, r0
 8005dce:	693b      	ldr	r3, [r7, #16]
 8005dd0:	1ad3      	subs	r3, r2, r3
 8005dd2:	2b64      	cmp	r3, #100	; 0x64
 8005dd4:	d901      	bls.n	8005dda <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005dd6:	2303      	movs	r3, #3
 8005dd8:	e1e7      	b.n	80061aa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005dda:	4b6c      	ldr	r3, [pc, #432]	; (8005f8c <HAL_RCC_OscConfig+0x2ac>)
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d1f0      	bne.n	8005dc8 <HAL_RCC_OscConfig+0xe8>
 8005de6:	e000      	b.n	8005dea <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005de8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f003 0302 	and.w	r3, r3, #2
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d063      	beq.n	8005ebe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005df6:	4b65      	ldr	r3, [pc, #404]	; (8005f8c <HAL_RCC_OscConfig+0x2ac>)
 8005df8:	689b      	ldr	r3, [r3, #8]
 8005dfa:	f003 030c 	and.w	r3, r3, #12
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d00b      	beq.n	8005e1a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005e02:	4b62      	ldr	r3, [pc, #392]	; (8005f8c <HAL_RCC_OscConfig+0x2ac>)
 8005e04:	689b      	ldr	r3, [r3, #8]
 8005e06:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005e0a:	2b08      	cmp	r3, #8
 8005e0c:	d11c      	bne.n	8005e48 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005e0e:	4b5f      	ldr	r3, [pc, #380]	; (8005f8c <HAL_RCC_OscConfig+0x2ac>)
 8005e10:	685b      	ldr	r3, [r3, #4]
 8005e12:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d116      	bne.n	8005e48 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005e1a:	4b5c      	ldr	r3, [pc, #368]	; (8005f8c <HAL_RCC_OscConfig+0x2ac>)
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f003 0302 	and.w	r3, r3, #2
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d005      	beq.n	8005e32 <HAL_RCC_OscConfig+0x152>
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	68db      	ldr	r3, [r3, #12]
 8005e2a:	2b01      	cmp	r3, #1
 8005e2c:	d001      	beq.n	8005e32 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005e2e:	2301      	movs	r3, #1
 8005e30:	e1bb      	b.n	80061aa <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e32:	4b56      	ldr	r3, [pc, #344]	; (8005f8c <HAL_RCC_OscConfig+0x2ac>)
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	691b      	ldr	r3, [r3, #16]
 8005e3e:	00db      	lsls	r3, r3, #3
 8005e40:	4952      	ldr	r1, [pc, #328]	; (8005f8c <HAL_RCC_OscConfig+0x2ac>)
 8005e42:	4313      	orrs	r3, r2
 8005e44:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005e46:	e03a      	b.n	8005ebe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	68db      	ldr	r3, [r3, #12]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d020      	beq.n	8005e92 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005e50:	4b4f      	ldr	r3, [pc, #316]	; (8005f90 <HAL_RCC_OscConfig+0x2b0>)
 8005e52:	2201      	movs	r2, #1
 8005e54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e56:	f7fd fb01 	bl	800345c <HAL_GetTick>
 8005e5a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e5c:	e008      	b.n	8005e70 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005e5e:	f7fd fafd 	bl	800345c <HAL_GetTick>
 8005e62:	4602      	mov	r2, r0
 8005e64:	693b      	ldr	r3, [r7, #16]
 8005e66:	1ad3      	subs	r3, r2, r3
 8005e68:	2b02      	cmp	r3, #2
 8005e6a:	d901      	bls.n	8005e70 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005e6c:	2303      	movs	r3, #3
 8005e6e:	e19c      	b.n	80061aa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e70:	4b46      	ldr	r3, [pc, #280]	; (8005f8c <HAL_RCC_OscConfig+0x2ac>)
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f003 0302 	and.w	r3, r3, #2
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d0f0      	beq.n	8005e5e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e7c:	4b43      	ldr	r3, [pc, #268]	; (8005f8c <HAL_RCC_OscConfig+0x2ac>)
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	691b      	ldr	r3, [r3, #16]
 8005e88:	00db      	lsls	r3, r3, #3
 8005e8a:	4940      	ldr	r1, [pc, #256]	; (8005f8c <HAL_RCC_OscConfig+0x2ac>)
 8005e8c:	4313      	orrs	r3, r2
 8005e8e:	600b      	str	r3, [r1, #0]
 8005e90:	e015      	b.n	8005ebe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005e92:	4b3f      	ldr	r3, [pc, #252]	; (8005f90 <HAL_RCC_OscConfig+0x2b0>)
 8005e94:	2200      	movs	r2, #0
 8005e96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e98:	f7fd fae0 	bl	800345c <HAL_GetTick>
 8005e9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005e9e:	e008      	b.n	8005eb2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005ea0:	f7fd fadc 	bl	800345c <HAL_GetTick>
 8005ea4:	4602      	mov	r2, r0
 8005ea6:	693b      	ldr	r3, [r7, #16]
 8005ea8:	1ad3      	subs	r3, r2, r3
 8005eaa:	2b02      	cmp	r3, #2
 8005eac:	d901      	bls.n	8005eb2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005eae:	2303      	movs	r3, #3
 8005eb0:	e17b      	b.n	80061aa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005eb2:	4b36      	ldr	r3, [pc, #216]	; (8005f8c <HAL_RCC_OscConfig+0x2ac>)
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f003 0302 	and.w	r3, r3, #2
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d1f0      	bne.n	8005ea0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f003 0308 	and.w	r3, r3, #8
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d030      	beq.n	8005f2c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	695b      	ldr	r3, [r3, #20]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d016      	beq.n	8005f00 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005ed2:	4b30      	ldr	r3, [pc, #192]	; (8005f94 <HAL_RCC_OscConfig+0x2b4>)
 8005ed4:	2201      	movs	r2, #1
 8005ed6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ed8:	f7fd fac0 	bl	800345c <HAL_GetTick>
 8005edc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005ede:	e008      	b.n	8005ef2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005ee0:	f7fd fabc 	bl	800345c <HAL_GetTick>
 8005ee4:	4602      	mov	r2, r0
 8005ee6:	693b      	ldr	r3, [r7, #16]
 8005ee8:	1ad3      	subs	r3, r2, r3
 8005eea:	2b02      	cmp	r3, #2
 8005eec:	d901      	bls.n	8005ef2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005eee:	2303      	movs	r3, #3
 8005ef0:	e15b      	b.n	80061aa <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005ef2:	4b26      	ldr	r3, [pc, #152]	; (8005f8c <HAL_RCC_OscConfig+0x2ac>)
 8005ef4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ef6:	f003 0302 	and.w	r3, r3, #2
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d0f0      	beq.n	8005ee0 <HAL_RCC_OscConfig+0x200>
 8005efe:	e015      	b.n	8005f2c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005f00:	4b24      	ldr	r3, [pc, #144]	; (8005f94 <HAL_RCC_OscConfig+0x2b4>)
 8005f02:	2200      	movs	r2, #0
 8005f04:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005f06:	f7fd faa9 	bl	800345c <HAL_GetTick>
 8005f0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005f0c:	e008      	b.n	8005f20 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005f0e:	f7fd faa5 	bl	800345c <HAL_GetTick>
 8005f12:	4602      	mov	r2, r0
 8005f14:	693b      	ldr	r3, [r7, #16]
 8005f16:	1ad3      	subs	r3, r2, r3
 8005f18:	2b02      	cmp	r3, #2
 8005f1a:	d901      	bls.n	8005f20 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005f1c:	2303      	movs	r3, #3
 8005f1e:	e144      	b.n	80061aa <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005f20:	4b1a      	ldr	r3, [pc, #104]	; (8005f8c <HAL_RCC_OscConfig+0x2ac>)
 8005f22:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f24:	f003 0302 	and.w	r3, r3, #2
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d1f0      	bne.n	8005f0e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f003 0304 	and.w	r3, r3, #4
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	f000 80a0 	beq.w	800607a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005f3e:	4b13      	ldr	r3, [pc, #76]	; (8005f8c <HAL_RCC_OscConfig+0x2ac>)
 8005f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d10f      	bne.n	8005f6a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	60bb      	str	r3, [r7, #8]
 8005f4e:	4b0f      	ldr	r3, [pc, #60]	; (8005f8c <HAL_RCC_OscConfig+0x2ac>)
 8005f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f52:	4a0e      	ldr	r2, [pc, #56]	; (8005f8c <HAL_RCC_OscConfig+0x2ac>)
 8005f54:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005f58:	6413      	str	r3, [r2, #64]	; 0x40
 8005f5a:	4b0c      	ldr	r3, [pc, #48]	; (8005f8c <HAL_RCC_OscConfig+0x2ac>)
 8005f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f62:	60bb      	str	r3, [r7, #8]
 8005f64:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005f66:	2301      	movs	r3, #1
 8005f68:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f6a:	4b0b      	ldr	r3, [pc, #44]	; (8005f98 <HAL_RCC_OscConfig+0x2b8>)
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d121      	bne.n	8005fba <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005f76:	4b08      	ldr	r3, [pc, #32]	; (8005f98 <HAL_RCC_OscConfig+0x2b8>)
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	4a07      	ldr	r2, [pc, #28]	; (8005f98 <HAL_RCC_OscConfig+0x2b8>)
 8005f7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005f80:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005f82:	f7fd fa6b 	bl	800345c <HAL_GetTick>
 8005f86:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f88:	e011      	b.n	8005fae <HAL_RCC_OscConfig+0x2ce>
 8005f8a:	bf00      	nop
 8005f8c:	40023800 	.word	0x40023800
 8005f90:	42470000 	.word	0x42470000
 8005f94:	42470e80 	.word	0x42470e80
 8005f98:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f9c:	f7fd fa5e 	bl	800345c <HAL_GetTick>
 8005fa0:	4602      	mov	r2, r0
 8005fa2:	693b      	ldr	r3, [r7, #16]
 8005fa4:	1ad3      	subs	r3, r2, r3
 8005fa6:	2b02      	cmp	r3, #2
 8005fa8:	d901      	bls.n	8005fae <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8005faa:	2303      	movs	r3, #3
 8005fac:	e0fd      	b.n	80061aa <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005fae:	4b81      	ldr	r3, [pc, #516]	; (80061b4 <HAL_RCC_OscConfig+0x4d4>)
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d0f0      	beq.n	8005f9c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	689b      	ldr	r3, [r3, #8]
 8005fbe:	2b01      	cmp	r3, #1
 8005fc0:	d106      	bne.n	8005fd0 <HAL_RCC_OscConfig+0x2f0>
 8005fc2:	4b7d      	ldr	r3, [pc, #500]	; (80061b8 <HAL_RCC_OscConfig+0x4d8>)
 8005fc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fc6:	4a7c      	ldr	r2, [pc, #496]	; (80061b8 <HAL_RCC_OscConfig+0x4d8>)
 8005fc8:	f043 0301 	orr.w	r3, r3, #1
 8005fcc:	6713      	str	r3, [r2, #112]	; 0x70
 8005fce:	e01c      	b.n	800600a <HAL_RCC_OscConfig+0x32a>
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	689b      	ldr	r3, [r3, #8]
 8005fd4:	2b05      	cmp	r3, #5
 8005fd6:	d10c      	bne.n	8005ff2 <HAL_RCC_OscConfig+0x312>
 8005fd8:	4b77      	ldr	r3, [pc, #476]	; (80061b8 <HAL_RCC_OscConfig+0x4d8>)
 8005fda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fdc:	4a76      	ldr	r2, [pc, #472]	; (80061b8 <HAL_RCC_OscConfig+0x4d8>)
 8005fde:	f043 0304 	orr.w	r3, r3, #4
 8005fe2:	6713      	str	r3, [r2, #112]	; 0x70
 8005fe4:	4b74      	ldr	r3, [pc, #464]	; (80061b8 <HAL_RCC_OscConfig+0x4d8>)
 8005fe6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fe8:	4a73      	ldr	r2, [pc, #460]	; (80061b8 <HAL_RCC_OscConfig+0x4d8>)
 8005fea:	f043 0301 	orr.w	r3, r3, #1
 8005fee:	6713      	str	r3, [r2, #112]	; 0x70
 8005ff0:	e00b      	b.n	800600a <HAL_RCC_OscConfig+0x32a>
 8005ff2:	4b71      	ldr	r3, [pc, #452]	; (80061b8 <HAL_RCC_OscConfig+0x4d8>)
 8005ff4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ff6:	4a70      	ldr	r2, [pc, #448]	; (80061b8 <HAL_RCC_OscConfig+0x4d8>)
 8005ff8:	f023 0301 	bic.w	r3, r3, #1
 8005ffc:	6713      	str	r3, [r2, #112]	; 0x70
 8005ffe:	4b6e      	ldr	r3, [pc, #440]	; (80061b8 <HAL_RCC_OscConfig+0x4d8>)
 8006000:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006002:	4a6d      	ldr	r2, [pc, #436]	; (80061b8 <HAL_RCC_OscConfig+0x4d8>)
 8006004:	f023 0304 	bic.w	r3, r3, #4
 8006008:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	689b      	ldr	r3, [r3, #8]
 800600e:	2b00      	cmp	r3, #0
 8006010:	d015      	beq.n	800603e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006012:	f7fd fa23 	bl	800345c <HAL_GetTick>
 8006016:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006018:	e00a      	b.n	8006030 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800601a:	f7fd fa1f 	bl	800345c <HAL_GetTick>
 800601e:	4602      	mov	r2, r0
 8006020:	693b      	ldr	r3, [r7, #16]
 8006022:	1ad3      	subs	r3, r2, r3
 8006024:	f241 3288 	movw	r2, #5000	; 0x1388
 8006028:	4293      	cmp	r3, r2
 800602a:	d901      	bls.n	8006030 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800602c:	2303      	movs	r3, #3
 800602e:	e0bc      	b.n	80061aa <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006030:	4b61      	ldr	r3, [pc, #388]	; (80061b8 <HAL_RCC_OscConfig+0x4d8>)
 8006032:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006034:	f003 0302 	and.w	r3, r3, #2
 8006038:	2b00      	cmp	r3, #0
 800603a:	d0ee      	beq.n	800601a <HAL_RCC_OscConfig+0x33a>
 800603c:	e014      	b.n	8006068 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800603e:	f7fd fa0d 	bl	800345c <HAL_GetTick>
 8006042:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006044:	e00a      	b.n	800605c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006046:	f7fd fa09 	bl	800345c <HAL_GetTick>
 800604a:	4602      	mov	r2, r0
 800604c:	693b      	ldr	r3, [r7, #16]
 800604e:	1ad3      	subs	r3, r2, r3
 8006050:	f241 3288 	movw	r2, #5000	; 0x1388
 8006054:	4293      	cmp	r3, r2
 8006056:	d901      	bls.n	800605c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8006058:	2303      	movs	r3, #3
 800605a:	e0a6      	b.n	80061aa <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800605c:	4b56      	ldr	r3, [pc, #344]	; (80061b8 <HAL_RCC_OscConfig+0x4d8>)
 800605e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006060:	f003 0302 	and.w	r3, r3, #2
 8006064:	2b00      	cmp	r3, #0
 8006066:	d1ee      	bne.n	8006046 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006068:	7dfb      	ldrb	r3, [r7, #23]
 800606a:	2b01      	cmp	r3, #1
 800606c:	d105      	bne.n	800607a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800606e:	4b52      	ldr	r3, [pc, #328]	; (80061b8 <HAL_RCC_OscConfig+0x4d8>)
 8006070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006072:	4a51      	ldr	r2, [pc, #324]	; (80061b8 <HAL_RCC_OscConfig+0x4d8>)
 8006074:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006078:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	699b      	ldr	r3, [r3, #24]
 800607e:	2b00      	cmp	r3, #0
 8006080:	f000 8092 	beq.w	80061a8 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006084:	4b4c      	ldr	r3, [pc, #304]	; (80061b8 <HAL_RCC_OscConfig+0x4d8>)
 8006086:	689b      	ldr	r3, [r3, #8]
 8006088:	f003 030c 	and.w	r3, r3, #12
 800608c:	2b08      	cmp	r3, #8
 800608e:	d05c      	beq.n	800614a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	699b      	ldr	r3, [r3, #24]
 8006094:	2b02      	cmp	r3, #2
 8006096:	d141      	bne.n	800611c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006098:	4b48      	ldr	r3, [pc, #288]	; (80061bc <HAL_RCC_OscConfig+0x4dc>)
 800609a:	2200      	movs	r2, #0
 800609c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800609e:	f7fd f9dd 	bl	800345c <HAL_GetTick>
 80060a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80060a4:	e008      	b.n	80060b8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80060a6:	f7fd f9d9 	bl	800345c <HAL_GetTick>
 80060aa:	4602      	mov	r2, r0
 80060ac:	693b      	ldr	r3, [r7, #16]
 80060ae:	1ad3      	subs	r3, r2, r3
 80060b0:	2b02      	cmp	r3, #2
 80060b2:	d901      	bls.n	80060b8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80060b4:	2303      	movs	r3, #3
 80060b6:	e078      	b.n	80061aa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80060b8:	4b3f      	ldr	r3, [pc, #252]	; (80061b8 <HAL_RCC_OscConfig+0x4d8>)
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d1f0      	bne.n	80060a6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	69da      	ldr	r2, [r3, #28]
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	6a1b      	ldr	r3, [r3, #32]
 80060cc:	431a      	orrs	r2, r3
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060d2:	019b      	lsls	r3, r3, #6
 80060d4:	431a      	orrs	r2, r3
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060da:	085b      	lsrs	r3, r3, #1
 80060dc:	3b01      	subs	r3, #1
 80060de:	041b      	lsls	r3, r3, #16
 80060e0:	431a      	orrs	r2, r3
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060e6:	061b      	lsls	r3, r3, #24
 80060e8:	4933      	ldr	r1, [pc, #204]	; (80061b8 <HAL_RCC_OscConfig+0x4d8>)
 80060ea:	4313      	orrs	r3, r2
 80060ec:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80060ee:	4b33      	ldr	r3, [pc, #204]	; (80061bc <HAL_RCC_OscConfig+0x4dc>)
 80060f0:	2201      	movs	r2, #1
 80060f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060f4:	f7fd f9b2 	bl	800345c <HAL_GetTick>
 80060f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80060fa:	e008      	b.n	800610e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80060fc:	f7fd f9ae 	bl	800345c <HAL_GetTick>
 8006100:	4602      	mov	r2, r0
 8006102:	693b      	ldr	r3, [r7, #16]
 8006104:	1ad3      	subs	r3, r2, r3
 8006106:	2b02      	cmp	r3, #2
 8006108:	d901      	bls.n	800610e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800610a:	2303      	movs	r3, #3
 800610c:	e04d      	b.n	80061aa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800610e:	4b2a      	ldr	r3, [pc, #168]	; (80061b8 <HAL_RCC_OscConfig+0x4d8>)
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006116:	2b00      	cmp	r3, #0
 8006118:	d0f0      	beq.n	80060fc <HAL_RCC_OscConfig+0x41c>
 800611a:	e045      	b.n	80061a8 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800611c:	4b27      	ldr	r3, [pc, #156]	; (80061bc <HAL_RCC_OscConfig+0x4dc>)
 800611e:	2200      	movs	r2, #0
 8006120:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006122:	f7fd f99b 	bl	800345c <HAL_GetTick>
 8006126:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006128:	e008      	b.n	800613c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800612a:	f7fd f997 	bl	800345c <HAL_GetTick>
 800612e:	4602      	mov	r2, r0
 8006130:	693b      	ldr	r3, [r7, #16]
 8006132:	1ad3      	subs	r3, r2, r3
 8006134:	2b02      	cmp	r3, #2
 8006136:	d901      	bls.n	800613c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8006138:	2303      	movs	r3, #3
 800613a:	e036      	b.n	80061aa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800613c:	4b1e      	ldr	r3, [pc, #120]	; (80061b8 <HAL_RCC_OscConfig+0x4d8>)
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006144:	2b00      	cmp	r3, #0
 8006146:	d1f0      	bne.n	800612a <HAL_RCC_OscConfig+0x44a>
 8006148:	e02e      	b.n	80061a8 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	699b      	ldr	r3, [r3, #24]
 800614e:	2b01      	cmp	r3, #1
 8006150:	d101      	bne.n	8006156 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8006152:	2301      	movs	r3, #1
 8006154:	e029      	b.n	80061aa <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006156:	4b18      	ldr	r3, [pc, #96]	; (80061b8 <HAL_RCC_OscConfig+0x4d8>)
 8006158:	685b      	ldr	r3, [r3, #4]
 800615a:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	69db      	ldr	r3, [r3, #28]
 8006166:	429a      	cmp	r2, r3
 8006168:	d11c      	bne.n	80061a4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006174:	429a      	cmp	r2, r3
 8006176:	d115      	bne.n	80061a4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8006178:	68fa      	ldr	r2, [r7, #12]
 800617a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800617e:	4013      	ands	r3, r2
 8006180:	687a      	ldr	r2, [r7, #4]
 8006182:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006184:	4293      	cmp	r3, r2
 8006186:	d10d      	bne.n	80061a4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8006192:	429a      	cmp	r2, r3
 8006194:	d106      	bne.n	80061a4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80061a0:	429a      	cmp	r2, r3
 80061a2:	d001      	beq.n	80061a8 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80061a4:	2301      	movs	r3, #1
 80061a6:	e000      	b.n	80061aa <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80061a8:	2300      	movs	r3, #0
}
 80061aa:	4618      	mov	r0, r3
 80061ac:	3718      	adds	r7, #24
 80061ae:	46bd      	mov	sp, r7
 80061b0:	bd80      	pop	{r7, pc}
 80061b2:	bf00      	nop
 80061b4:	40007000 	.word	0x40007000
 80061b8:	40023800 	.word	0x40023800
 80061bc:	42470060 	.word	0x42470060

080061c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80061c0:	b580      	push	{r7, lr}
 80061c2:	b084      	sub	sp, #16
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
 80061c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d101      	bne.n	80061d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80061d0:	2301      	movs	r3, #1
 80061d2:	e0cc      	b.n	800636e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80061d4:	4b68      	ldr	r3, [pc, #416]	; (8006378 <HAL_RCC_ClockConfig+0x1b8>)
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	f003 030f 	and.w	r3, r3, #15
 80061dc:	683a      	ldr	r2, [r7, #0]
 80061de:	429a      	cmp	r2, r3
 80061e0:	d90c      	bls.n	80061fc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80061e2:	4b65      	ldr	r3, [pc, #404]	; (8006378 <HAL_RCC_ClockConfig+0x1b8>)
 80061e4:	683a      	ldr	r2, [r7, #0]
 80061e6:	b2d2      	uxtb	r2, r2
 80061e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80061ea:	4b63      	ldr	r3, [pc, #396]	; (8006378 <HAL_RCC_ClockConfig+0x1b8>)
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	f003 030f 	and.w	r3, r3, #15
 80061f2:	683a      	ldr	r2, [r7, #0]
 80061f4:	429a      	cmp	r2, r3
 80061f6:	d001      	beq.n	80061fc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80061f8:	2301      	movs	r3, #1
 80061fa:	e0b8      	b.n	800636e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	f003 0302 	and.w	r3, r3, #2
 8006204:	2b00      	cmp	r3, #0
 8006206:	d020      	beq.n	800624a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f003 0304 	and.w	r3, r3, #4
 8006210:	2b00      	cmp	r3, #0
 8006212:	d005      	beq.n	8006220 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006214:	4b59      	ldr	r3, [pc, #356]	; (800637c <HAL_RCC_ClockConfig+0x1bc>)
 8006216:	689b      	ldr	r3, [r3, #8]
 8006218:	4a58      	ldr	r2, [pc, #352]	; (800637c <HAL_RCC_ClockConfig+0x1bc>)
 800621a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800621e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f003 0308 	and.w	r3, r3, #8
 8006228:	2b00      	cmp	r3, #0
 800622a:	d005      	beq.n	8006238 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800622c:	4b53      	ldr	r3, [pc, #332]	; (800637c <HAL_RCC_ClockConfig+0x1bc>)
 800622e:	689b      	ldr	r3, [r3, #8]
 8006230:	4a52      	ldr	r2, [pc, #328]	; (800637c <HAL_RCC_ClockConfig+0x1bc>)
 8006232:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006236:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006238:	4b50      	ldr	r3, [pc, #320]	; (800637c <HAL_RCC_ClockConfig+0x1bc>)
 800623a:	689b      	ldr	r3, [r3, #8]
 800623c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	689b      	ldr	r3, [r3, #8]
 8006244:	494d      	ldr	r1, [pc, #308]	; (800637c <HAL_RCC_ClockConfig+0x1bc>)
 8006246:	4313      	orrs	r3, r2
 8006248:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	f003 0301 	and.w	r3, r3, #1
 8006252:	2b00      	cmp	r3, #0
 8006254:	d044      	beq.n	80062e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	685b      	ldr	r3, [r3, #4]
 800625a:	2b01      	cmp	r3, #1
 800625c:	d107      	bne.n	800626e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800625e:	4b47      	ldr	r3, [pc, #284]	; (800637c <HAL_RCC_ClockConfig+0x1bc>)
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006266:	2b00      	cmp	r3, #0
 8006268:	d119      	bne.n	800629e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800626a:	2301      	movs	r3, #1
 800626c:	e07f      	b.n	800636e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	685b      	ldr	r3, [r3, #4]
 8006272:	2b02      	cmp	r3, #2
 8006274:	d003      	beq.n	800627e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800627a:	2b03      	cmp	r3, #3
 800627c:	d107      	bne.n	800628e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800627e:	4b3f      	ldr	r3, [pc, #252]	; (800637c <HAL_RCC_ClockConfig+0x1bc>)
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006286:	2b00      	cmp	r3, #0
 8006288:	d109      	bne.n	800629e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800628a:	2301      	movs	r3, #1
 800628c:	e06f      	b.n	800636e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800628e:	4b3b      	ldr	r3, [pc, #236]	; (800637c <HAL_RCC_ClockConfig+0x1bc>)
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	f003 0302 	and.w	r3, r3, #2
 8006296:	2b00      	cmp	r3, #0
 8006298:	d101      	bne.n	800629e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800629a:	2301      	movs	r3, #1
 800629c:	e067      	b.n	800636e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800629e:	4b37      	ldr	r3, [pc, #220]	; (800637c <HAL_RCC_ClockConfig+0x1bc>)
 80062a0:	689b      	ldr	r3, [r3, #8]
 80062a2:	f023 0203 	bic.w	r2, r3, #3
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	685b      	ldr	r3, [r3, #4]
 80062aa:	4934      	ldr	r1, [pc, #208]	; (800637c <HAL_RCC_ClockConfig+0x1bc>)
 80062ac:	4313      	orrs	r3, r2
 80062ae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80062b0:	f7fd f8d4 	bl	800345c <HAL_GetTick>
 80062b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80062b6:	e00a      	b.n	80062ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80062b8:	f7fd f8d0 	bl	800345c <HAL_GetTick>
 80062bc:	4602      	mov	r2, r0
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	1ad3      	subs	r3, r2, r3
 80062c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80062c6:	4293      	cmp	r3, r2
 80062c8:	d901      	bls.n	80062ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80062ca:	2303      	movs	r3, #3
 80062cc:	e04f      	b.n	800636e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80062ce:	4b2b      	ldr	r3, [pc, #172]	; (800637c <HAL_RCC_ClockConfig+0x1bc>)
 80062d0:	689b      	ldr	r3, [r3, #8]
 80062d2:	f003 020c 	and.w	r2, r3, #12
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	685b      	ldr	r3, [r3, #4]
 80062da:	009b      	lsls	r3, r3, #2
 80062dc:	429a      	cmp	r2, r3
 80062de:	d1eb      	bne.n	80062b8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80062e0:	4b25      	ldr	r3, [pc, #148]	; (8006378 <HAL_RCC_ClockConfig+0x1b8>)
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	f003 030f 	and.w	r3, r3, #15
 80062e8:	683a      	ldr	r2, [r7, #0]
 80062ea:	429a      	cmp	r2, r3
 80062ec:	d20c      	bcs.n	8006308 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80062ee:	4b22      	ldr	r3, [pc, #136]	; (8006378 <HAL_RCC_ClockConfig+0x1b8>)
 80062f0:	683a      	ldr	r2, [r7, #0]
 80062f2:	b2d2      	uxtb	r2, r2
 80062f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80062f6:	4b20      	ldr	r3, [pc, #128]	; (8006378 <HAL_RCC_ClockConfig+0x1b8>)
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f003 030f 	and.w	r3, r3, #15
 80062fe:	683a      	ldr	r2, [r7, #0]
 8006300:	429a      	cmp	r2, r3
 8006302:	d001      	beq.n	8006308 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006304:	2301      	movs	r3, #1
 8006306:	e032      	b.n	800636e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	f003 0304 	and.w	r3, r3, #4
 8006310:	2b00      	cmp	r3, #0
 8006312:	d008      	beq.n	8006326 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006314:	4b19      	ldr	r3, [pc, #100]	; (800637c <HAL_RCC_ClockConfig+0x1bc>)
 8006316:	689b      	ldr	r3, [r3, #8]
 8006318:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	68db      	ldr	r3, [r3, #12]
 8006320:	4916      	ldr	r1, [pc, #88]	; (800637c <HAL_RCC_ClockConfig+0x1bc>)
 8006322:	4313      	orrs	r3, r2
 8006324:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f003 0308 	and.w	r3, r3, #8
 800632e:	2b00      	cmp	r3, #0
 8006330:	d009      	beq.n	8006346 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006332:	4b12      	ldr	r3, [pc, #72]	; (800637c <HAL_RCC_ClockConfig+0x1bc>)
 8006334:	689b      	ldr	r3, [r3, #8]
 8006336:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	691b      	ldr	r3, [r3, #16]
 800633e:	00db      	lsls	r3, r3, #3
 8006340:	490e      	ldr	r1, [pc, #56]	; (800637c <HAL_RCC_ClockConfig+0x1bc>)
 8006342:	4313      	orrs	r3, r2
 8006344:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006346:	f000 f821 	bl	800638c <HAL_RCC_GetSysClockFreq>
 800634a:	4601      	mov	r1, r0
 800634c:	4b0b      	ldr	r3, [pc, #44]	; (800637c <HAL_RCC_ClockConfig+0x1bc>)
 800634e:	689b      	ldr	r3, [r3, #8]
 8006350:	091b      	lsrs	r3, r3, #4
 8006352:	f003 030f 	and.w	r3, r3, #15
 8006356:	4a0a      	ldr	r2, [pc, #40]	; (8006380 <HAL_RCC_ClockConfig+0x1c0>)
 8006358:	5cd3      	ldrb	r3, [r2, r3]
 800635a:	fa21 f303 	lsr.w	r3, r1, r3
 800635e:	4a09      	ldr	r2, [pc, #36]	; (8006384 <HAL_RCC_ClockConfig+0x1c4>)
 8006360:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006362:	4b09      	ldr	r3, [pc, #36]	; (8006388 <HAL_RCC_ClockConfig+0x1c8>)
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	4618      	mov	r0, r3
 8006368:	f7fd f834 	bl	80033d4 <HAL_InitTick>

  return HAL_OK;
 800636c:	2300      	movs	r3, #0
}
 800636e:	4618      	mov	r0, r3
 8006370:	3710      	adds	r7, #16
 8006372:	46bd      	mov	sp, r7
 8006374:	bd80      	pop	{r7, pc}
 8006376:	bf00      	nop
 8006378:	40023c00 	.word	0x40023c00
 800637c:	40023800 	.word	0x40023800
 8006380:	0800d41c 	.word	0x0800d41c
 8006384:	20000000 	.word	0x20000000
 8006388:	20000004 	.word	0x20000004

0800638c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800638c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800638e:	b085      	sub	sp, #20
 8006390:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006392:	2300      	movs	r3, #0
 8006394:	607b      	str	r3, [r7, #4]
 8006396:	2300      	movs	r3, #0
 8006398:	60fb      	str	r3, [r7, #12]
 800639a:	2300      	movs	r3, #0
 800639c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800639e:	2300      	movs	r3, #0
 80063a0:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80063a2:	4b63      	ldr	r3, [pc, #396]	; (8006530 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80063a4:	689b      	ldr	r3, [r3, #8]
 80063a6:	f003 030c 	and.w	r3, r3, #12
 80063aa:	2b04      	cmp	r3, #4
 80063ac:	d007      	beq.n	80063be <HAL_RCC_GetSysClockFreq+0x32>
 80063ae:	2b08      	cmp	r3, #8
 80063b0:	d008      	beq.n	80063c4 <HAL_RCC_GetSysClockFreq+0x38>
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	f040 80b4 	bne.w	8006520 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80063b8:	4b5e      	ldr	r3, [pc, #376]	; (8006534 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80063ba:	60bb      	str	r3, [r7, #8]
       break;
 80063bc:	e0b3      	b.n	8006526 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80063be:	4b5d      	ldr	r3, [pc, #372]	; (8006534 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80063c0:	60bb      	str	r3, [r7, #8]
      break;
 80063c2:	e0b0      	b.n	8006526 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80063c4:	4b5a      	ldr	r3, [pc, #360]	; (8006530 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80063c6:	685b      	ldr	r3, [r3, #4]
 80063c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80063cc:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80063ce:	4b58      	ldr	r3, [pc, #352]	; (8006530 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80063d0:	685b      	ldr	r3, [r3, #4]
 80063d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d04a      	beq.n	8006470 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80063da:	4b55      	ldr	r3, [pc, #340]	; (8006530 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80063dc:	685b      	ldr	r3, [r3, #4]
 80063de:	099b      	lsrs	r3, r3, #6
 80063e0:	f04f 0400 	mov.w	r4, #0
 80063e4:	f240 11ff 	movw	r1, #511	; 0x1ff
 80063e8:	f04f 0200 	mov.w	r2, #0
 80063ec:	ea03 0501 	and.w	r5, r3, r1
 80063f0:	ea04 0602 	and.w	r6, r4, r2
 80063f4:	4629      	mov	r1, r5
 80063f6:	4632      	mov	r2, r6
 80063f8:	f04f 0300 	mov.w	r3, #0
 80063fc:	f04f 0400 	mov.w	r4, #0
 8006400:	0154      	lsls	r4, r2, #5
 8006402:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8006406:	014b      	lsls	r3, r1, #5
 8006408:	4619      	mov	r1, r3
 800640a:	4622      	mov	r2, r4
 800640c:	1b49      	subs	r1, r1, r5
 800640e:	eb62 0206 	sbc.w	r2, r2, r6
 8006412:	f04f 0300 	mov.w	r3, #0
 8006416:	f04f 0400 	mov.w	r4, #0
 800641a:	0194      	lsls	r4, r2, #6
 800641c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8006420:	018b      	lsls	r3, r1, #6
 8006422:	1a5b      	subs	r3, r3, r1
 8006424:	eb64 0402 	sbc.w	r4, r4, r2
 8006428:	f04f 0100 	mov.w	r1, #0
 800642c:	f04f 0200 	mov.w	r2, #0
 8006430:	00e2      	lsls	r2, r4, #3
 8006432:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8006436:	00d9      	lsls	r1, r3, #3
 8006438:	460b      	mov	r3, r1
 800643a:	4614      	mov	r4, r2
 800643c:	195b      	adds	r3, r3, r5
 800643e:	eb44 0406 	adc.w	r4, r4, r6
 8006442:	f04f 0100 	mov.w	r1, #0
 8006446:	f04f 0200 	mov.w	r2, #0
 800644a:	02a2      	lsls	r2, r4, #10
 800644c:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8006450:	0299      	lsls	r1, r3, #10
 8006452:	460b      	mov	r3, r1
 8006454:	4614      	mov	r4, r2
 8006456:	4618      	mov	r0, r3
 8006458:	4621      	mov	r1, r4
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	f04f 0400 	mov.w	r4, #0
 8006460:	461a      	mov	r2, r3
 8006462:	4623      	mov	r3, r4
 8006464:	f7fa fbf0 	bl	8000c48 <__aeabi_uldivmod>
 8006468:	4603      	mov	r3, r0
 800646a:	460c      	mov	r4, r1
 800646c:	60fb      	str	r3, [r7, #12]
 800646e:	e049      	b.n	8006504 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006470:	4b2f      	ldr	r3, [pc, #188]	; (8006530 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006472:	685b      	ldr	r3, [r3, #4]
 8006474:	099b      	lsrs	r3, r3, #6
 8006476:	f04f 0400 	mov.w	r4, #0
 800647a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800647e:	f04f 0200 	mov.w	r2, #0
 8006482:	ea03 0501 	and.w	r5, r3, r1
 8006486:	ea04 0602 	and.w	r6, r4, r2
 800648a:	4629      	mov	r1, r5
 800648c:	4632      	mov	r2, r6
 800648e:	f04f 0300 	mov.w	r3, #0
 8006492:	f04f 0400 	mov.w	r4, #0
 8006496:	0154      	lsls	r4, r2, #5
 8006498:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800649c:	014b      	lsls	r3, r1, #5
 800649e:	4619      	mov	r1, r3
 80064a0:	4622      	mov	r2, r4
 80064a2:	1b49      	subs	r1, r1, r5
 80064a4:	eb62 0206 	sbc.w	r2, r2, r6
 80064a8:	f04f 0300 	mov.w	r3, #0
 80064ac:	f04f 0400 	mov.w	r4, #0
 80064b0:	0194      	lsls	r4, r2, #6
 80064b2:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80064b6:	018b      	lsls	r3, r1, #6
 80064b8:	1a5b      	subs	r3, r3, r1
 80064ba:	eb64 0402 	sbc.w	r4, r4, r2
 80064be:	f04f 0100 	mov.w	r1, #0
 80064c2:	f04f 0200 	mov.w	r2, #0
 80064c6:	00e2      	lsls	r2, r4, #3
 80064c8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80064cc:	00d9      	lsls	r1, r3, #3
 80064ce:	460b      	mov	r3, r1
 80064d0:	4614      	mov	r4, r2
 80064d2:	195b      	adds	r3, r3, r5
 80064d4:	eb44 0406 	adc.w	r4, r4, r6
 80064d8:	f04f 0100 	mov.w	r1, #0
 80064dc:	f04f 0200 	mov.w	r2, #0
 80064e0:	02a2      	lsls	r2, r4, #10
 80064e2:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80064e6:	0299      	lsls	r1, r3, #10
 80064e8:	460b      	mov	r3, r1
 80064ea:	4614      	mov	r4, r2
 80064ec:	4618      	mov	r0, r3
 80064ee:	4621      	mov	r1, r4
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	f04f 0400 	mov.w	r4, #0
 80064f6:	461a      	mov	r2, r3
 80064f8:	4623      	mov	r3, r4
 80064fa:	f7fa fba5 	bl	8000c48 <__aeabi_uldivmod>
 80064fe:	4603      	mov	r3, r0
 8006500:	460c      	mov	r4, r1
 8006502:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006504:	4b0a      	ldr	r3, [pc, #40]	; (8006530 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006506:	685b      	ldr	r3, [r3, #4]
 8006508:	0c1b      	lsrs	r3, r3, #16
 800650a:	f003 0303 	and.w	r3, r3, #3
 800650e:	3301      	adds	r3, #1
 8006510:	005b      	lsls	r3, r3, #1
 8006512:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006514:	68fa      	ldr	r2, [r7, #12]
 8006516:	683b      	ldr	r3, [r7, #0]
 8006518:	fbb2 f3f3 	udiv	r3, r2, r3
 800651c:	60bb      	str	r3, [r7, #8]
      break;
 800651e:	e002      	b.n	8006526 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006520:	4b04      	ldr	r3, [pc, #16]	; (8006534 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8006522:	60bb      	str	r3, [r7, #8]
      break;
 8006524:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006526:	68bb      	ldr	r3, [r7, #8]
}
 8006528:	4618      	mov	r0, r3
 800652a:	3714      	adds	r7, #20
 800652c:	46bd      	mov	sp, r7
 800652e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006530:	40023800 	.word	0x40023800
 8006534:	00f42400 	.word	0x00f42400

08006538 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006538:	b480      	push	{r7}
 800653a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800653c:	4b03      	ldr	r3, [pc, #12]	; (800654c <HAL_RCC_GetHCLKFreq+0x14>)
 800653e:	681b      	ldr	r3, [r3, #0]
}
 8006540:	4618      	mov	r0, r3
 8006542:	46bd      	mov	sp, r7
 8006544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006548:	4770      	bx	lr
 800654a:	bf00      	nop
 800654c:	20000000 	.word	0x20000000

08006550 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006550:	b580      	push	{r7, lr}
 8006552:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006554:	f7ff fff0 	bl	8006538 <HAL_RCC_GetHCLKFreq>
 8006558:	4601      	mov	r1, r0
 800655a:	4b05      	ldr	r3, [pc, #20]	; (8006570 <HAL_RCC_GetPCLK1Freq+0x20>)
 800655c:	689b      	ldr	r3, [r3, #8]
 800655e:	0a9b      	lsrs	r3, r3, #10
 8006560:	f003 0307 	and.w	r3, r3, #7
 8006564:	4a03      	ldr	r2, [pc, #12]	; (8006574 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006566:	5cd3      	ldrb	r3, [r2, r3]
 8006568:	fa21 f303 	lsr.w	r3, r1, r3
}
 800656c:	4618      	mov	r0, r3
 800656e:	bd80      	pop	{r7, pc}
 8006570:	40023800 	.word	0x40023800
 8006574:	0800d42c 	.word	0x0800d42c

08006578 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b082      	sub	sp, #8
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2b00      	cmp	r3, #0
 8006584:	d101      	bne.n	800658a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006586:	2301      	movs	r3, #1
 8006588:	e01d      	b.n	80065c6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006590:	b2db      	uxtb	r3, r3
 8006592:	2b00      	cmp	r3, #0
 8006594:	d106      	bne.n	80065a4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	2200      	movs	r2, #0
 800659a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800659e:	6878      	ldr	r0, [r7, #4]
 80065a0:	f7fc fdb0 	bl	8003104 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2202      	movs	r2, #2
 80065a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681a      	ldr	r2, [r3, #0]
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	3304      	adds	r3, #4
 80065b4:	4619      	mov	r1, r3
 80065b6:	4610      	mov	r0, r2
 80065b8:	f000 fc72 	bl	8006ea0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2201      	movs	r2, #1
 80065c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80065c4:	2300      	movs	r3, #0
}
 80065c6:	4618      	mov	r0, r3
 80065c8:	3708      	adds	r7, #8
 80065ca:	46bd      	mov	sp, r7
 80065cc:	bd80      	pop	{r7, pc}

080065ce <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80065ce:	b480      	push	{r7}
 80065d0:	b085      	sub	sp, #20
 80065d2:	af00      	add	r7, sp, #0
 80065d4:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	2202      	movs	r2, #2
 80065da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	689b      	ldr	r3, [r3, #8]
 80065e4:	f003 0307 	and.w	r3, r3, #7
 80065e8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	2b06      	cmp	r3, #6
 80065ee:	d007      	beq.n	8006600 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	681a      	ldr	r2, [r3, #0]
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f042 0201 	orr.w	r2, r2, #1
 80065fe:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	2201      	movs	r2, #1
 8006604:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8006608:	2300      	movs	r3, #0
}
 800660a:	4618      	mov	r0, r3
 800660c:	3714      	adds	r7, #20
 800660e:	46bd      	mov	sp, r7
 8006610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006614:	4770      	bx	lr

08006616 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006616:	b480      	push	{r7}
 8006618:	b085      	sub	sp, #20
 800661a:	af00      	add	r7, sp, #0
 800661c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	68da      	ldr	r2, [r3, #12]
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	f042 0201 	orr.w	r2, r2, #1
 800662c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	689b      	ldr	r3, [r3, #8]
 8006634:	f003 0307 	and.w	r3, r3, #7
 8006638:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	2b06      	cmp	r3, #6
 800663e:	d007      	beq.n	8006650 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	681a      	ldr	r2, [r3, #0]
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	f042 0201 	orr.w	r2, r2, #1
 800664e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006650:	2300      	movs	r3, #0
}
 8006652:	4618      	mov	r0, r3
 8006654:	3714      	adds	r7, #20
 8006656:	46bd      	mov	sp, r7
 8006658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800665c:	4770      	bx	lr

0800665e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800665e:	b580      	push	{r7, lr}
 8006660:	b082      	sub	sp, #8
 8006662:	af00      	add	r7, sp, #0
 8006664:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	2b00      	cmp	r3, #0
 800666a:	d101      	bne.n	8006670 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800666c:	2301      	movs	r3, #1
 800666e:	e01d      	b.n	80066ac <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006676:	b2db      	uxtb	r3, r3
 8006678:	2b00      	cmp	r3, #0
 800667a:	d106      	bne.n	800668a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2200      	movs	r2, #0
 8006680:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006684:	6878      	ldr	r0, [r7, #4]
 8006686:	f7fc fc71 	bl	8002f6c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	2202      	movs	r2, #2
 800668e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681a      	ldr	r2, [r3, #0]
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	3304      	adds	r3, #4
 800669a:	4619      	mov	r1, r3
 800669c:	4610      	mov	r0, r2
 800669e:	f000 fbff 	bl	8006ea0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	2201      	movs	r2, #1
 80066a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80066aa:	2300      	movs	r3, #0
}
 80066ac:	4618      	mov	r0, r3
 80066ae:	3708      	adds	r7, #8
 80066b0:	46bd      	mov	sp, r7
 80066b2:	bd80      	pop	{r7, pc}

080066b4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80066b4:	b580      	push	{r7, lr}
 80066b6:	b084      	sub	sp, #16
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	6078      	str	r0, [r7, #4]
 80066bc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	2201      	movs	r2, #1
 80066c4:	6839      	ldr	r1, [r7, #0]
 80066c6:	4618      	mov	r0, r3
 80066c8:	f000 ff64 	bl	8007594 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	4a15      	ldr	r2, [pc, #84]	; (8006728 <HAL_TIM_PWM_Start+0x74>)
 80066d2:	4293      	cmp	r3, r2
 80066d4:	d004      	beq.n	80066e0 <HAL_TIM_PWM_Start+0x2c>
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	4a14      	ldr	r2, [pc, #80]	; (800672c <HAL_TIM_PWM_Start+0x78>)
 80066dc:	4293      	cmp	r3, r2
 80066de:	d101      	bne.n	80066e4 <HAL_TIM_PWM_Start+0x30>
 80066e0:	2301      	movs	r3, #1
 80066e2:	e000      	b.n	80066e6 <HAL_TIM_PWM_Start+0x32>
 80066e4:	2300      	movs	r3, #0
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d007      	beq.n	80066fa <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80066f8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	689b      	ldr	r3, [r3, #8]
 8006700:	f003 0307 	and.w	r3, r3, #7
 8006704:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	2b06      	cmp	r3, #6
 800670a:	d007      	beq.n	800671c <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	681a      	ldr	r2, [r3, #0]
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	f042 0201 	orr.w	r2, r2, #1
 800671a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800671c:	2300      	movs	r3, #0
}
 800671e:	4618      	mov	r0, r3
 8006720:	3710      	adds	r7, #16
 8006722:	46bd      	mov	sp, r7
 8006724:	bd80      	pop	{r7, pc}
 8006726:	bf00      	nop
 8006728:	40010000 	.word	0x40010000
 800672c:	40010400 	.word	0x40010400

08006730 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006730:	b580      	push	{r7, lr}
 8006732:	b082      	sub	sp, #8
 8006734:	af00      	add	r7, sp, #0
 8006736:	6078      	str	r0, [r7, #4]
 8006738:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	2200      	movs	r2, #0
 8006740:	6839      	ldr	r1, [r7, #0]
 8006742:	4618      	mov	r0, r3
 8006744:	f000 ff26 	bl	8007594 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	4a22      	ldr	r2, [pc, #136]	; (80067d8 <HAL_TIM_PWM_Stop+0xa8>)
 800674e:	4293      	cmp	r3, r2
 8006750:	d004      	beq.n	800675c <HAL_TIM_PWM_Stop+0x2c>
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	4a21      	ldr	r2, [pc, #132]	; (80067dc <HAL_TIM_PWM_Stop+0xac>)
 8006758:	4293      	cmp	r3, r2
 800675a:	d101      	bne.n	8006760 <HAL_TIM_PWM_Stop+0x30>
 800675c:	2301      	movs	r3, #1
 800675e:	e000      	b.n	8006762 <HAL_TIM_PWM_Stop+0x32>
 8006760:	2300      	movs	r3, #0
 8006762:	2b00      	cmp	r3, #0
 8006764:	d017      	beq.n	8006796 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	6a1a      	ldr	r2, [r3, #32]
 800676c:	f241 1311 	movw	r3, #4369	; 0x1111
 8006770:	4013      	ands	r3, r2
 8006772:	2b00      	cmp	r3, #0
 8006774:	d10f      	bne.n	8006796 <HAL_TIM_PWM_Stop+0x66>
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	6a1a      	ldr	r2, [r3, #32]
 800677c:	f240 4344 	movw	r3, #1092	; 0x444
 8006780:	4013      	ands	r3, r2
 8006782:	2b00      	cmp	r3, #0
 8006784:	d107      	bne.n	8006796 <HAL_TIM_PWM_Stop+0x66>
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006794:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	6a1a      	ldr	r2, [r3, #32]
 800679c:	f241 1311 	movw	r3, #4369	; 0x1111
 80067a0:	4013      	ands	r3, r2
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d10f      	bne.n	80067c6 <HAL_TIM_PWM_Stop+0x96>
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	6a1a      	ldr	r2, [r3, #32]
 80067ac:	f240 4344 	movw	r3, #1092	; 0x444
 80067b0:	4013      	ands	r3, r2
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d107      	bne.n	80067c6 <HAL_TIM_PWM_Stop+0x96>
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	681a      	ldr	r2, [r3, #0]
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	f022 0201 	bic.w	r2, r2, #1
 80067c4:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	2201      	movs	r2, #1
 80067ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80067ce:	2300      	movs	r3, #0
}
 80067d0:	4618      	mov	r0, r3
 80067d2:	3708      	adds	r7, #8
 80067d4:	46bd      	mov	sp, r7
 80067d6:	bd80      	pop	{r7, pc}
 80067d8:	40010000 	.word	0x40010000
 80067dc:	40010400 	.word	0x40010400

080067e0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80067e0:	b580      	push	{r7, lr}
 80067e2:	b082      	sub	sp, #8
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d101      	bne.n	80067f2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80067ee:	2301      	movs	r3, #1
 80067f0:	e01d      	b.n	800682e <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80067f8:	b2db      	uxtb	r3, r3
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d106      	bne.n	800680c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	2200      	movs	r2, #0
 8006802:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006806:	6878      	ldr	r0, [r7, #4]
 8006808:	f7fc fbd0 	bl	8002fac <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	2202      	movs	r2, #2
 8006810:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681a      	ldr	r2, [r3, #0]
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	3304      	adds	r3, #4
 800681c:	4619      	mov	r1, r3
 800681e:	4610      	mov	r0, r2
 8006820:	f000 fb3e 	bl	8006ea0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	2201      	movs	r2, #1
 8006828:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800682c:	2300      	movs	r3, #0
}
 800682e:	4618      	mov	r0, r3
 8006830:	3708      	adds	r7, #8
 8006832:	46bd      	mov	sp, r7
 8006834:	bd80      	pop	{r7, pc}
	...

08006838 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006838:	b580      	push	{r7, lr}
 800683a:	b084      	sub	sp, #16
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
 8006840:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8006842:	683b      	ldr	r3, [r7, #0]
 8006844:	2b0c      	cmp	r3, #12
 8006846:	d841      	bhi.n	80068cc <HAL_TIM_IC_Start_IT+0x94>
 8006848:	a201      	add	r2, pc, #4	; (adr r2, 8006850 <HAL_TIM_IC_Start_IT+0x18>)
 800684a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800684e:	bf00      	nop
 8006850:	08006885 	.word	0x08006885
 8006854:	080068cd 	.word	0x080068cd
 8006858:	080068cd 	.word	0x080068cd
 800685c:	080068cd 	.word	0x080068cd
 8006860:	08006897 	.word	0x08006897
 8006864:	080068cd 	.word	0x080068cd
 8006868:	080068cd 	.word	0x080068cd
 800686c:	080068cd 	.word	0x080068cd
 8006870:	080068a9 	.word	0x080068a9
 8006874:	080068cd 	.word	0x080068cd
 8006878:	080068cd 	.word	0x080068cd
 800687c:	080068cd 	.word	0x080068cd
 8006880:	080068bb 	.word	0x080068bb
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	68da      	ldr	r2, [r3, #12]
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	f042 0202 	orr.w	r2, r2, #2
 8006892:	60da      	str	r2, [r3, #12]
      break;
 8006894:	e01b      	b.n	80068ce <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	68da      	ldr	r2, [r3, #12]
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	f042 0204 	orr.w	r2, r2, #4
 80068a4:	60da      	str	r2, [r3, #12]
      break;
 80068a6:	e012      	b.n	80068ce <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	68da      	ldr	r2, [r3, #12]
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	f042 0208 	orr.w	r2, r2, #8
 80068b6:	60da      	str	r2, [r3, #12]
      break;
 80068b8:	e009      	b.n	80068ce <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	68da      	ldr	r2, [r3, #12]
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	f042 0210 	orr.w	r2, r2, #16
 80068c8:	60da      	str	r2, [r3, #12]
      break;
 80068ca:	e000      	b.n	80068ce <HAL_TIM_IC_Start_IT+0x96>
    }

    default:
      break;
 80068cc:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	2201      	movs	r2, #1
 80068d4:	6839      	ldr	r1, [r7, #0]
 80068d6:	4618      	mov	r0, r3
 80068d8:	f000 fe5c 	bl	8007594 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	689b      	ldr	r3, [r3, #8]
 80068e2:	f003 0307 	and.w	r3, r3, #7
 80068e6:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	2b06      	cmp	r3, #6
 80068ec:	d007      	beq.n	80068fe <HAL_TIM_IC_Start_IT+0xc6>
  {
    __HAL_TIM_ENABLE(htim);
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	681a      	ldr	r2, [r3, #0]
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f042 0201 	orr.w	r2, r2, #1
 80068fc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80068fe:	2300      	movs	r3, #0
}
 8006900:	4618      	mov	r0, r3
 8006902:	3710      	adds	r7, #16
 8006904:	46bd      	mov	sp, r7
 8006906:	bd80      	pop	{r7, pc}

08006908 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006908:	b580      	push	{r7, lr}
 800690a:	b082      	sub	sp, #8
 800690c:	af00      	add	r7, sp, #0
 800690e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	691b      	ldr	r3, [r3, #16]
 8006916:	f003 0302 	and.w	r3, r3, #2
 800691a:	2b02      	cmp	r3, #2
 800691c:	d122      	bne.n	8006964 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	68db      	ldr	r3, [r3, #12]
 8006924:	f003 0302 	and.w	r3, r3, #2
 8006928:	2b02      	cmp	r3, #2
 800692a:	d11b      	bne.n	8006964 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f06f 0202 	mvn.w	r2, #2
 8006934:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	2201      	movs	r2, #1
 800693a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	699b      	ldr	r3, [r3, #24]
 8006942:	f003 0303 	and.w	r3, r3, #3
 8006946:	2b00      	cmp	r3, #0
 8006948:	d003      	beq.n	8006952 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800694a:	6878      	ldr	r0, [r7, #4]
 800694c:	f7fb fa74 	bl	8001e38 <HAL_TIM_IC_CaptureCallback>
 8006950:	e005      	b.n	800695e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006952:	6878      	ldr	r0, [r7, #4]
 8006954:	f000 fa86 	bl	8006e64 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006958:	6878      	ldr	r0, [r7, #4]
 800695a:	f000 fa8d 	bl	8006e78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	2200      	movs	r2, #0
 8006962:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	691b      	ldr	r3, [r3, #16]
 800696a:	f003 0304 	and.w	r3, r3, #4
 800696e:	2b04      	cmp	r3, #4
 8006970:	d122      	bne.n	80069b8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	68db      	ldr	r3, [r3, #12]
 8006978:	f003 0304 	and.w	r3, r3, #4
 800697c:	2b04      	cmp	r3, #4
 800697e:	d11b      	bne.n	80069b8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	f06f 0204 	mvn.w	r2, #4
 8006988:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	2202      	movs	r2, #2
 800698e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	699b      	ldr	r3, [r3, #24]
 8006996:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800699a:	2b00      	cmp	r3, #0
 800699c:	d003      	beq.n	80069a6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800699e:	6878      	ldr	r0, [r7, #4]
 80069a0:	f7fb fa4a 	bl	8001e38 <HAL_TIM_IC_CaptureCallback>
 80069a4:	e005      	b.n	80069b2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80069a6:	6878      	ldr	r0, [r7, #4]
 80069a8:	f000 fa5c 	bl	8006e64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80069ac:	6878      	ldr	r0, [r7, #4]
 80069ae:	f000 fa63 	bl	8006e78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	2200      	movs	r2, #0
 80069b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	691b      	ldr	r3, [r3, #16]
 80069be:	f003 0308 	and.w	r3, r3, #8
 80069c2:	2b08      	cmp	r3, #8
 80069c4:	d122      	bne.n	8006a0c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	68db      	ldr	r3, [r3, #12]
 80069cc:	f003 0308 	and.w	r3, r3, #8
 80069d0:	2b08      	cmp	r3, #8
 80069d2:	d11b      	bne.n	8006a0c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	f06f 0208 	mvn.w	r2, #8
 80069dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	2204      	movs	r2, #4
 80069e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	69db      	ldr	r3, [r3, #28]
 80069ea:	f003 0303 	and.w	r3, r3, #3
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d003      	beq.n	80069fa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80069f2:	6878      	ldr	r0, [r7, #4]
 80069f4:	f7fb fa20 	bl	8001e38 <HAL_TIM_IC_CaptureCallback>
 80069f8:	e005      	b.n	8006a06 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80069fa:	6878      	ldr	r0, [r7, #4]
 80069fc:	f000 fa32 	bl	8006e64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a00:	6878      	ldr	r0, [r7, #4]
 8006a02:	f000 fa39 	bl	8006e78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	2200      	movs	r2, #0
 8006a0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	691b      	ldr	r3, [r3, #16]
 8006a12:	f003 0310 	and.w	r3, r3, #16
 8006a16:	2b10      	cmp	r3, #16
 8006a18:	d122      	bne.n	8006a60 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	68db      	ldr	r3, [r3, #12]
 8006a20:	f003 0310 	and.w	r3, r3, #16
 8006a24:	2b10      	cmp	r3, #16
 8006a26:	d11b      	bne.n	8006a60 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f06f 0210 	mvn.w	r2, #16
 8006a30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	2208      	movs	r2, #8
 8006a36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	69db      	ldr	r3, [r3, #28]
 8006a3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d003      	beq.n	8006a4e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a46:	6878      	ldr	r0, [r7, #4]
 8006a48:	f7fb f9f6 	bl	8001e38 <HAL_TIM_IC_CaptureCallback>
 8006a4c:	e005      	b.n	8006a5a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a4e:	6878      	ldr	r0, [r7, #4]
 8006a50:	f000 fa08 	bl	8006e64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a54:	6878      	ldr	r0, [r7, #4]
 8006a56:	f000 fa0f 	bl	8006e78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	691b      	ldr	r3, [r3, #16]
 8006a66:	f003 0301 	and.w	r3, r3, #1
 8006a6a:	2b01      	cmp	r3, #1
 8006a6c:	d10e      	bne.n	8006a8c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	68db      	ldr	r3, [r3, #12]
 8006a74:	f003 0301 	and.w	r3, r3, #1
 8006a78:	2b01      	cmp	r3, #1
 8006a7a:	d107      	bne.n	8006a8c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	f06f 0201 	mvn.w	r2, #1
 8006a84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006a86:	6878      	ldr	r0, [r7, #4]
 8006a88:	f7fb f9c0 	bl	8001e0c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	691b      	ldr	r3, [r3, #16]
 8006a92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a96:	2b80      	cmp	r3, #128	; 0x80
 8006a98:	d10e      	bne.n	8006ab8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	68db      	ldr	r3, [r3, #12]
 8006aa0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006aa4:	2b80      	cmp	r3, #128	; 0x80
 8006aa6:	d107      	bne.n	8006ab8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006ab0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006ab2:	6878      	ldr	r0, [r7, #4]
 8006ab4:	f000 fe1a 	bl	80076ec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	691b      	ldr	r3, [r3, #16]
 8006abe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ac2:	2b40      	cmp	r3, #64	; 0x40
 8006ac4:	d10e      	bne.n	8006ae4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	68db      	ldr	r3, [r3, #12]
 8006acc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ad0:	2b40      	cmp	r3, #64	; 0x40
 8006ad2:	d107      	bne.n	8006ae4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006adc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006ade:	6878      	ldr	r0, [r7, #4]
 8006ae0:	f000 f9d4 	bl	8006e8c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	691b      	ldr	r3, [r3, #16]
 8006aea:	f003 0320 	and.w	r3, r3, #32
 8006aee:	2b20      	cmp	r3, #32
 8006af0:	d10e      	bne.n	8006b10 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	68db      	ldr	r3, [r3, #12]
 8006af8:	f003 0320 	and.w	r3, r3, #32
 8006afc:	2b20      	cmp	r3, #32
 8006afe:	d107      	bne.n	8006b10 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	f06f 0220 	mvn.w	r2, #32
 8006b08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006b0a:	6878      	ldr	r0, [r7, #4]
 8006b0c:	f000 fde4 	bl	80076d8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006b10:	bf00      	nop
 8006b12:	3708      	adds	r7, #8
 8006b14:	46bd      	mov	sp, r7
 8006b16:	bd80      	pop	{r7, pc}

08006b18 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006b18:	b580      	push	{r7, lr}
 8006b1a:	b084      	sub	sp, #16
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	60f8      	str	r0, [r7, #12]
 8006b20:	60b9      	str	r1, [r7, #8]
 8006b22:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b2a:	2b01      	cmp	r3, #1
 8006b2c:	d101      	bne.n	8006b32 <HAL_TIM_IC_ConfigChannel+0x1a>
 8006b2e:	2302      	movs	r3, #2
 8006b30:	e08a      	b.n	8006c48 <HAL_TIM_IC_ConfigChannel+0x130>
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	2201      	movs	r2, #1
 8006b36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	2202      	movs	r2, #2
 8006b3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d11b      	bne.n	8006b80 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	6818      	ldr	r0, [r3, #0]
 8006b4c:	68bb      	ldr	r3, [r7, #8]
 8006b4e:	6819      	ldr	r1, [r3, #0]
 8006b50:	68bb      	ldr	r3, [r7, #8]
 8006b52:	685a      	ldr	r2, [r3, #4]
 8006b54:	68bb      	ldr	r3, [r7, #8]
 8006b56:	68db      	ldr	r3, [r3, #12]
 8006b58:	f000 fbf2 	bl	8007340 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	699a      	ldr	r2, [r3, #24]
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f022 020c 	bic.w	r2, r2, #12
 8006b6a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	6999      	ldr	r1, [r3, #24]
 8006b72:	68bb      	ldr	r3, [r7, #8]
 8006b74:	689a      	ldr	r2, [r3, #8]
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	430a      	orrs	r2, r1
 8006b7c:	619a      	str	r2, [r3, #24]
 8006b7e:	e05a      	b.n	8006c36 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	2b04      	cmp	r3, #4
 8006b84:	d11c      	bne.n	8006bc0 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	6818      	ldr	r0, [r3, #0]
 8006b8a:	68bb      	ldr	r3, [r7, #8]
 8006b8c:	6819      	ldr	r1, [r3, #0]
 8006b8e:	68bb      	ldr	r3, [r7, #8]
 8006b90:	685a      	ldr	r2, [r3, #4]
 8006b92:	68bb      	ldr	r3, [r7, #8]
 8006b94:	68db      	ldr	r3, [r3, #12]
 8006b96:	f000 fc47 	bl	8007428 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	699a      	ldr	r2, [r3, #24]
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006ba8:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	6999      	ldr	r1, [r3, #24]
 8006bb0:	68bb      	ldr	r3, [r7, #8]
 8006bb2:	689b      	ldr	r3, [r3, #8]
 8006bb4:	021a      	lsls	r2, r3, #8
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	430a      	orrs	r2, r1
 8006bbc:	619a      	str	r2, [r3, #24]
 8006bbe:	e03a      	b.n	8006c36 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2b08      	cmp	r3, #8
 8006bc4:	d11b      	bne.n	8006bfe <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	6818      	ldr	r0, [r3, #0]
 8006bca:	68bb      	ldr	r3, [r7, #8]
 8006bcc:	6819      	ldr	r1, [r3, #0]
 8006bce:	68bb      	ldr	r3, [r7, #8]
 8006bd0:	685a      	ldr	r2, [r3, #4]
 8006bd2:	68bb      	ldr	r3, [r7, #8]
 8006bd4:	68db      	ldr	r3, [r3, #12]
 8006bd6:	f000 fc64 	bl	80074a2 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	69da      	ldr	r2, [r3, #28]
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	f022 020c 	bic.w	r2, r2, #12
 8006be8:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	69d9      	ldr	r1, [r3, #28]
 8006bf0:	68bb      	ldr	r3, [r7, #8]
 8006bf2:	689a      	ldr	r2, [r3, #8]
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	430a      	orrs	r2, r1
 8006bfa:	61da      	str	r2, [r3, #28]
 8006bfc:	e01b      	b.n	8006c36 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	6818      	ldr	r0, [r3, #0]
 8006c02:	68bb      	ldr	r3, [r7, #8]
 8006c04:	6819      	ldr	r1, [r3, #0]
 8006c06:	68bb      	ldr	r3, [r7, #8]
 8006c08:	685a      	ldr	r2, [r3, #4]
 8006c0a:	68bb      	ldr	r3, [r7, #8]
 8006c0c:	68db      	ldr	r3, [r3, #12]
 8006c0e:	f000 fc84 	bl	800751a <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	69da      	ldr	r2, [r3, #28]
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006c20:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	69d9      	ldr	r1, [r3, #28]
 8006c28:	68bb      	ldr	r3, [r7, #8]
 8006c2a:	689b      	ldr	r3, [r3, #8]
 8006c2c:	021a      	lsls	r2, r3, #8
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	430a      	orrs	r2, r1
 8006c34:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	2201      	movs	r2, #1
 8006c3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	2200      	movs	r2, #0
 8006c42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006c46:	2300      	movs	r3, #0
}
 8006c48:	4618      	mov	r0, r3
 8006c4a:	3710      	adds	r7, #16
 8006c4c:	46bd      	mov	sp, r7
 8006c4e:	bd80      	pop	{r7, pc}

08006c50 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006c50:	b580      	push	{r7, lr}
 8006c52:	b084      	sub	sp, #16
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	60f8      	str	r0, [r7, #12]
 8006c58:	60b9      	str	r1, [r7, #8]
 8006c5a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c62:	2b01      	cmp	r3, #1
 8006c64:	d101      	bne.n	8006c6a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8006c66:	2302      	movs	r3, #2
 8006c68:	e0b4      	b.n	8006dd4 <HAL_TIM_PWM_ConfigChannel+0x184>
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	2201      	movs	r2, #1
 8006c6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	2202      	movs	r2, #2
 8006c76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	2b0c      	cmp	r3, #12
 8006c7e:	f200 809f 	bhi.w	8006dc0 <HAL_TIM_PWM_ConfigChannel+0x170>
 8006c82:	a201      	add	r2, pc, #4	; (adr r2, 8006c88 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8006c84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c88:	08006cbd 	.word	0x08006cbd
 8006c8c:	08006dc1 	.word	0x08006dc1
 8006c90:	08006dc1 	.word	0x08006dc1
 8006c94:	08006dc1 	.word	0x08006dc1
 8006c98:	08006cfd 	.word	0x08006cfd
 8006c9c:	08006dc1 	.word	0x08006dc1
 8006ca0:	08006dc1 	.word	0x08006dc1
 8006ca4:	08006dc1 	.word	0x08006dc1
 8006ca8:	08006d3f 	.word	0x08006d3f
 8006cac:	08006dc1 	.word	0x08006dc1
 8006cb0:	08006dc1 	.word	0x08006dc1
 8006cb4:	08006dc1 	.word	0x08006dc1
 8006cb8:	08006d7f 	.word	0x08006d7f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	68b9      	ldr	r1, [r7, #8]
 8006cc2:	4618      	mov	r0, r3
 8006cc4:	f000 f98c 	bl	8006fe0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	699a      	ldr	r2, [r3, #24]
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f042 0208 	orr.w	r2, r2, #8
 8006cd6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	699a      	ldr	r2, [r3, #24]
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	f022 0204 	bic.w	r2, r2, #4
 8006ce6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	6999      	ldr	r1, [r3, #24]
 8006cee:	68bb      	ldr	r3, [r7, #8]
 8006cf0:	691a      	ldr	r2, [r3, #16]
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	430a      	orrs	r2, r1
 8006cf8:	619a      	str	r2, [r3, #24]
      break;
 8006cfa:	e062      	b.n	8006dc2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	68b9      	ldr	r1, [r7, #8]
 8006d02:	4618      	mov	r0, r3
 8006d04:	f000 f9dc 	bl	80070c0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	699a      	ldr	r2, [r3, #24]
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006d16:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	699a      	ldr	r2, [r3, #24]
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006d26:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	6999      	ldr	r1, [r3, #24]
 8006d2e:	68bb      	ldr	r3, [r7, #8]
 8006d30:	691b      	ldr	r3, [r3, #16]
 8006d32:	021a      	lsls	r2, r3, #8
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	430a      	orrs	r2, r1
 8006d3a:	619a      	str	r2, [r3, #24]
      break;
 8006d3c:	e041      	b.n	8006dc2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	68b9      	ldr	r1, [r7, #8]
 8006d44:	4618      	mov	r0, r3
 8006d46:	f000 fa31 	bl	80071ac <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	69da      	ldr	r2, [r3, #28]
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	f042 0208 	orr.w	r2, r2, #8
 8006d58:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	69da      	ldr	r2, [r3, #28]
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	f022 0204 	bic.w	r2, r2, #4
 8006d68:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	69d9      	ldr	r1, [r3, #28]
 8006d70:	68bb      	ldr	r3, [r7, #8]
 8006d72:	691a      	ldr	r2, [r3, #16]
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	430a      	orrs	r2, r1
 8006d7a:	61da      	str	r2, [r3, #28]
      break;
 8006d7c:	e021      	b.n	8006dc2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	68b9      	ldr	r1, [r7, #8]
 8006d84:	4618      	mov	r0, r3
 8006d86:	f000 fa85 	bl	8007294 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	69da      	ldr	r2, [r3, #28]
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006d98:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	69da      	ldr	r2, [r3, #28]
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006da8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	69d9      	ldr	r1, [r3, #28]
 8006db0:	68bb      	ldr	r3, [r7, #8]
 8006db2:	691b      	ldr	r3, [r3, #16]
 8006db4:	021a      	lsls	r2, r3, #8
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	430a      	orrs	r2, r1
 8006dbc:	61da      	str	r2, [r3, #28]
      break;
 8006dbe:	e000      	b.n	8006dc2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8006dc0:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	2201      	movs	r2, #1
 8006dc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	2200      	movs	r2, #0
 8006dce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006dd2:	2300      	movs	r3, #0
}
 8006dd4:	4618      	mov	r0, r3
 8006dd6:	3710      	adds	r7, #16
 8006dd8:	46bd      	mov	sp, r7
 8006dda:	bd80      	pop	{r7, pc}

08006ddc <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006ddc:	b480      	push	{r7}
 8006dde:	b085      	sub	sp, #20
 8006de0:	af00      	add	r7, sp, #0
 8006de2:	6078      	str	r0, [r7, #4]
 8006de4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8006de6:	2300      	movs	r3, #0
 8006de8:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8006dea:	683b      	ldr	r3, [r7, #0]
 8006dec:	2b0c      	cmp	r3, #12
 8006dee:	d831      	bhi.n	8006e54 <HAL_TIM_ReadCapturedValue+0x78>
 8006df0:	a201      	add	r2, pc, #4	; (adr r2, 8006df8 <HAL_TIM_ReadCapturedValue+0x1c>)
 8006df2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006df6:	bf00      	nop
 8006df8:	08006e2d 	.word	0x08006e2d
 8006dfc:	08006e55 	.word	0x08006e55
 8006e00:	08006e55 	.word	0x08006e55
 8006e04:	08006e55 	.word	0x08006e55
 8006e08:	08006e37 	.word	0x08006e37
 8006e0c:	08006e55 	.word	0x08006e55
 8006e10:	08006e55 	.word	0x08006e55
 8006e14:	08006e55 	.word	0x08006e55
 8006e18:	08006e41 	.word	0x08006e41
 8006e1c:	08006e55 	.word	0x08006e55
 8006e20:	08006e55 	.word	0x08006e55
 8006e24:	08006e55 	.word	0x08006e55
 8006e28:	08006e4b 	.word	0x08006e4b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e32:	60fb      	str	r3, [r7, #12]

      break;
 8006e34:	e00f      	b.n	8006e56 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e3c:	60fb      	str	r3, [r7, #12]

      break;
 8006e3e:	e00a      	b.n	8006e56 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e46:	60fb      	str	r3, [r7, #12]

      break;
 8006e48:	e005      	b.n	8006e56 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e50:	60fb      	str	r3, [r7, #12]

      break;
 8006e52:	e000      	b.n	8006e56 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8006e54:	bf00      	nop
  }

  return tmpreg;
 8006e56:	68fb      	ldr	r3, [r7, #12]
}
 8006e58:	4618      	mov	r0, r3
 8006e5a:	3714      	adds	r7, #20
 8006e5c:	46bd      	mov	sp, r7
 8006e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e62:	4770      	bx	lr

08006e64 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006e64:	b480      	push	{r7}
 8006e66:	b083      	sub	sp, #12
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006e6c:	bf00      	nop
 8006e6e:	370c      	adds	r7, #12
 8006e70:	46bd      	mov	sp, r7
 8006e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e76:	4770      	bx	lr

08006e78 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006e78:	b480      	push	{r7}
 8006e7a:	b083      	sub	sp, #12
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006e80:	bf00      	nop
 8006e82:	370c      	adds	r7, #12
 8006e84:	46bd      	mov	sp, r7
 8006e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8a:	4770      	bx	lr

08006e8c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006e8c:	b480      	push	{r7}
 8006e8e:	b083      	sub	sp, #12
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006e94:	bf00      	nop
 8006e96:	370c      	adds	r7, #12
 8006e98:	46bd      	mov	sp, r7
 8006e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9e:	4770      	bx	lr

08006ea0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006ea0:	b480      	push	{r7}
 8006ea2:	b085      	sub	sp, #20
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	6078      	str	r0, [r7, #4]
 8006ea8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	4a40      	ldr	r2, [pc, #256]	; (8006fb4 <TIM_Base_SetConfig+0x114>)
 8006eb4:	4293      	cmp	r3, r2
 8006eb6:	d013      	beq.n	8006ee0 <TIM_Base_SetConfig+0x40>
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ebe:	d00f      	beq.n	8006ee0 <TIM_Base_SetConfig+0x40>
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	4a3d      	ldr	r2, [pc, #244]	; (8006fb8 <TIM_Base_SetConfig+0x118>)
 8006ec4:	4293      	cmp	r3, r2
 8006ec6:	d00b      	beq.n	8006ee0 <TIM_Base_SetConfig+0x40>
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	4a3c      	ldr	r2, [pc, #240]	; (8006fbc <TIM_Base_SetConfig+0x11c>)
 8006ecc:	4293      	cmp	r3, r2
 8006ece:	d007      	beq.n	8006ee0 <TIM_Base_SetConfig+0x40>
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	4a3b      	ldr	r2, [pc, #236]	; (8006fc0 <TIM_Base_SetConfig+0x120>)
 8006ed4:	4293      	cmp	r3, r2
 8006ed6:	d003      	beq.n	8006ee0 <TIM_Base_SetConfig+0x40>
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	4a3a      	ldr	r2, [pc, #232]	; (8006fc4 <TIM_Base_SetConfig+0x124>)
 8006edc:	4293      	cmp	r3, r2
 8006ede:	d108      	bne.n	8006ef2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ee6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006ee8:	683b      	ldr	r3, [r7, #0]
 8006eea:	685b      	ldr	r3, [r3, #4]
 8006eec:	68fa      	ldr	r2, [r7, #12]
 8006eee:	4313      	orrs	r3, r2
 8006ef0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	4a2f      	ldr	r2, [pc, #188]	; (8006fb4 <TIM_Base_SetConfig+0x114>)
 8006ef6:	4293      	cmp	r3, r2
 8006ef8:	d02b      	beq.n	8006f52 <TIM_Base_SetConfig+0xb2>
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f00:	d027      	beq.n	8006f52 <TIM_Base_SetConfig+0xb2>
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	4a2c      	ldr	r2, [pc, #176]	; (8006fb8 <TIM_Base_SetConfig+0x118>)
 8006f06:	4293      	cmp	r3, r2
 8006f08:	d023      	beq.n	8006f52 <TIM_Base_SetConfig+0xb2>
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	4a2b      	ldr	r2, [pc, #172]	; (8006fbc <TIM_Base_SetConfig+0x11c>)
 8006f0e:	4293      	cmp	r3, r2
 8006f10:	d01f      	beq.n	8006f52 <TIM_Base_SetConfig+0xb2>
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	4a2a      	ldr	r2, [pc, #168]	; (8006fc0 <TIM_Base_SetConfig+0x120>)
 8006f16:	4293      	cmp	r3, r2
 8006f18:	d01b      	beq.n	8006f52 <TIM_Base_SetConfig+0xb2>
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	4a29      	ldr	r2, [pc, #164]	; (8006fc4 <TIM_Base_SetConfig+0x124>)
 8006f1e:	4293      	cmp	r3, r2
 8006f20:	d017      	beq.n	8006f52 <TIM_Base_SetConfig+0xb2>
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	4a28      	ldr	r2, [pc, #160]	; (8006fc8 <TIM_Base_SetConfig+0x128>)
 8006f26:	4293      	cmp	r3, r2
 8006f28:	d013      	beq.n	8006f52 <TIM_Base_SetConfig+0xb2>
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	4a27      	ldr	r2, [pc, #156]	; (8006fcc <TIM_Base_SetConfig+0x12c>)
 8006f2e:	4293      	cmp	r3, r2
 8006f30:	d00f      	beq.n	8006f52 <TIM_Base_SetConfig+0xb2>
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	4a26      	ldr	r2, [pc, #152]	; (8006fd0 <TIM_Base_SetConfig+0x130>)
 8006f36:	4293      	cmp	r3, r2
 8006f38:	d00b      	beq.n	8006f52 <TIM_Base_SetConfig+0xb2>
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	4a25      	ldr	r2, [pc, #148]	; (8006fd4 <TIM_Base_SetConfig+0x134>)
 8006f3e:	4293      	cmp	r3, r2
 8006f40:	d007      	beq.n	8006f52 <TIM_Base_SetConfig+0xb2>
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	4a24      	ldr	r2, [pc, #144]	; (8006fd8 <TIM_Base_SetConfig+0x138>)
 8006f46:	4293      	cmp	r3, r2
 8006f48:	d003      	beq.n	8006f52 <TIM_Base_SetConfig+0xb2>
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	4a23      	ldr	r2, [pc, #140]	; (8006fdc <TIM_Base_SetConfig+0x13c>)
 8006f4e:	4293      	cmp	r3, r2
 8006f50:	d108      	bne.n	8006f64 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f58:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006f5a:	683b      	ldr	r3, [r7, #0]
 8006f5c:	68db      	ldr	r3, [r3, #12]
 8006f5e:	68fa      	ldr	r2, [r7, #12]
 8006f60:	4313      	orrs	r3, r2
 8006f62:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006f6a:	683b      	ldr	r3, [r7, #0]
 8006f6c:	695b      	ldr	r3, [r3, #20]
 8006f6e:	4313      	orrs	r3, r2
 8006f70:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	68fa      	ldr	r2, [r7, #12]
 8006f76:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006f78:	683b      	ldr	r3, [r7, #0]
 8006f7a:	689a      	ldr	r2, [r3, #8]
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006f80:	683b      	ldr	r3, [r7, #0]
 8006f82:	681a      	ldr	r2, [r3, #0]
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	4a0a      	ldr	r2, [pc, #40]	; (8006fb4 <TIM_Base_SetConfig+0x114>)
 8006f8c:	4293      	cmp	r3, r2
 8006f8e:	d003      	beq.n	8006f98 <TIM_Base_SetConfig+0xf8>
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	4a0c      	ldr	r2, [pc, #48]	; (8006fc4 <TIM_Base_SetConfig+0x124>)
 8006f94:	4293      	cmp	r3, r2
 8006f96:	d103      	bne.n	8006fa0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006f98:	683b      	ldr	r3, [r7, #0]
 8006f9a:	691a      	ldr	r2, [r3, #16]
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	2201      	movs	r2, #1
 8006fa4:	615a      	str	r2, [r3, #20]
}
 8006fa6:	bf00      	nop
 8006fa8:	3714      	adds	r7, #20
 8006faa:	46bd      	mov	sp, r7
 8006fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb0:	4770      	bx	lr
 8006fb2:	bf00      	nop
 8006fb4:	40010000 	.word	0x40010000
 8006fb8:	40000400 	.word	0x40000400
 8006fbc:	40000800 	.word	0x40000800
 8006fc0:	40000c00 	.word	0x40000c00
 8006fc4:	40010400 	.word	0x40010400
 8006fc8:	40014000 	.word	0x40014000
 8006fcc:	40014400 	.word	0x40014400
 8006fd0:	40014800 	.word	0x40014800
 8006fd4:	40001800 	.word	0x40001800
 8006fd8:	40001c00 	.word	0x40001c00
 8006fdc:	40002000 	.word	0x40002000

08006fe0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006fe0:	b480      	push	{r7}
 8006fe2:	b087      	sub	sp, #28
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	6078      	str	r0, [r7, #4]
 8006fe8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	6a1b      	ldr	r3, [r3, #32]
 8006fee:	f023 0201 	bic.w	r2, r3, #1
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	6a1b      	ldr	r3, [r3, #32]
 8006ffa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	685b      	ldr	r3, [r3, #4]
 8007000:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	699b      	ldr	r3, [r3, #24]
 8007006:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800700e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	f023 0303 	bic.w	r3, r3, #3
 8007016:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007018:	683b      	ldr	r3, [r7, #0]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	68fa      	ldr	r2, [r7, #12]
 800701e:	4313      	orrs	r3, r2
 8007020:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007022:	697b      	ldr	r3, [r7, #20]
 8007024:	f023 0302 	bic.w	r3, r3, #2
 8007028:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800702a:	683b      	ldr	r3, [r7, #0]
 800702c:	689b      	ldr	r3, [r3, #8]
 800702e:	697a      	ldr	r2, [r7, #20]
 8007030:	4313      	orrs	r3, r2
 8007032:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	4a20      	ldr	r2, [pc, #128]	; (80070b8 <TIM_OC1_SetConfig+0xd8>)
 8007038:	4293      	cmp	r3, r2
 800703a:	d003      	beq.n	8007044 <TIM_OC1_SetConfig+0x64>
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	4a1f      	ldr	r2, [pc, #124]	; (80070bc <TIM_OC1_SetConfig+0xdc>)
 8007040:	4293      	cmp	r3, r2
 8007042:	d10c      	bne.n	800705e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007044:	697b      	ldr	r3, [r7, #20]
 8007046:	f023 0308 	bic.w	r3, r3, #8
 800704a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800704c:	683b      	ldr	r3, [r7, #0]
 800704e:	68db      	ldr	r3, [r3, #12]
 8007050:	697a      	ldr	r2, [r7, #20]
 8007052:	4313      	orrs	r3, r2
 8007054:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007056:	697b      	ldr	r3, [r7, #20]
 8007058:	f023 0304 	bic.w	r3, r3, #4
 800705c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	4a15      	ldr	r2, [pc, #84]	; (80070b8 <TIM_OC1_SetConfig+0xd8>)
 8007062:	4293      	cmp	r3, r2
 8007064:	d003      	beq.n	800706e <TIM_OC1_SetConfig+0x8e>
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	4a14      	ldr	r2, [pc, #80]	; (80070bc <TIM_OC1_SetConfig+0xdc>)
 800706a:	4293      	cmp	r3, r2
 800706c:	d111      	bne.n	8007092 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800706e:	693b      	ldr	r3, [r7, #16]
 8007070:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007074:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007076:	693b      	ldr	r3, [r7, #16]
 8007078:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800707c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800707e:	683b      	ldr	r3, [r7, #0]
 8007080:	695b      	ldr	r3, [r3, #20]
 8007082:	693a      	ldr	r2, [r7, #16]
 8007084:	4313      	orrs	r3, r2
 8007086:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007088:	683b      	ldr	r3, [r7, #0]
 800708a:	699b      	ldr	r3, [r3, #24]
 800708c:	693a      	ldr	r2, [r7, #16]
 800708e:	4313      	orrs	r3, r2
 8007090:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	693a      	ldr	r2, [r7, #16]
 8007096:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	68fa      	ldr	r2, [r7, #12]
 800709c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800709e:	683b      	ldr	r3, [r7, #0]
 80070a0:	685a      	ldr	r2, [r3, #4]
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	697a      	ldr	r2, [r7, #20]
 80070aa:	621a      	str	r2, [r3, #32]
}
 80070ac:	bf00      	nop
 80070ae:	371c      	adds	r7, #28
 80070b0:	46bd      	mov	sp, r7
 80070b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b6:	4770      	bx	lr
 80070b8:	40010000 	.word	0x40010000
 80070bc:	40010400 	.word	0x40010400

080070c0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80070c0:	b480      	push	{r7}
 80070c2:	b087      	sub	sp, #28
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	6078      	str	r0, [r7, #4]
 80070c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	6a1b      	ldr	r3, [r3, #32]
 80070ce:	f023 0210 	bic.w	r2, r3, #16
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	6a1b      	ldr	r3, [r3, #32]
 80070da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	685b      	ldr	r3, [r3, #4]
 80070e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	699b      	ldr	r3, [r3, #24]
 80070e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80070ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80070f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80070f8:	683b      	ldr	r3, [r7, #0]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	021b      	lsls	r3, r3, #8
 80070fe:	68fa      	ldr	r2, [r7, #12]
 8007100:	4313      	orrs	r3, r2
 8007102:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007104:	697b      	ldr	r3, [r7, #20]
 8007106:	f023 0320 	bic.w	r3, r3, #32
 800710a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800710c:	683b      	ldr	r3, [r7, #0]
 800710e:	689b      	ldr	r3, [r3, #8]
 8007110:	011b      	lsls	r3, r3, #4
 8007112:	697a      	ldr	r2, [r7, #20]
 8007114:	4313      	orrs	r3, r2
 8007116:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	4a22      	ldr	r2, [pc, #136]	; (80071a4 <TIM_OC2_SetConfig+0xe4>)
 800711c:	4293      	cmp	r3, r2
 800711e:	d003      	beq.n	8007128 <TIM_OC2_SetConfig+0x68>
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	4a21      	ldr	r2, [pc, #132]	; (80071a8 <TIM_OC2_SetConfig+0xe8>)
 8007124:	4293      	cmp	r3, r2
 8007126:	d10d      	bne.n	8007144 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007128:	697b      	ldr	r3, [r7, #20]
 800712a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800712e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007130:	683b      	ldr	r3, [r7, #0]
 8007132:	68db      	ldr	r3, [r3, #12]
 8007134:	011b      	lsls	r3, r3, #4
 8007136:	697a      	ldr	r2, [r7, #20]
 8007138:	4313      	orrs	r3, r2
 800713a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800713c:	697b      	ldr	r3, [r7, #20]
 800713e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007142:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	4a17      	ldr	r2, [pc, #92]	; (80071a4 <TIM_OC2_SetConfig+0xe4>)
 8007148:	4293      	cmp	r3, r2
 800714a:	d003      	beq.n	8007154 <TIM_OC2_SetConfig+0x94>
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	4a16      	ldr	r2, [pc, #88]	; (80071a8 <TIM_OC2_SetConfig+0xe8>)
 8007150:	4293      	cmp	r3, r2
 8007152:	d113      	bne.n	800717c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007154:	693b      	ldr	r3, [r7, #16]
 8007156:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800715a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800715c:	693b      	ldr	r3, [r7, #16]
 800715e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007162:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007164:	683b      	ldr	r3, [r7, #0]
 8007166:	695b      	ldr	r3, [r3, #20]
 8007168:	009b      	lsls	r3, r3, #2
 800716a:	693a      	ldr	r2, [r7, #16]
 800716c:	4313      	orrs	r3, r2
 800716e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007170:	683b      	ldr	r3, [r7, #0]
 8007172:	699b      	ldr	r3, [r3, #24]
 8007174:	009b      	lsls	r3, r3, #2
 8007176:	693a      	ldr	r2, [r7, #16]
 8007178:	4313      	orrs	r3, r2
 800717a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	693a      	ldr	r2, [r7, #16]
 8007180:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	68fa      	ldr	r2, [r7, #12]
 8007186:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007188:	683b      	ldr	r3, [r7, #0]
 800718a:	685a      	ldr	r2, [r3, #4]
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	697a      	ldr	r2, [r7, #20]
 8007194:	621a      	str	r2, [r3, #32]
}
 8007196:	bf00      	nop
 8007198:	371c      	adds	r7, #28
 800719a:	46bd      	mov	sp, r7
 800719c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a0:	4770      	bx	lr
 80071a2:	bf00      	nop
 80071a4:	40010000 	.word	0x40010000
 80071a8:	40010400 	.word	0x40010400

080071ac <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80071ac:	b480      	push	{r7}
 80071ae:	b087      	sub	sp, #28
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	6078      	str	r0, [r7, #4]
 80071b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	6a1b      	ldr	r3, [r3, #32]
 80071ba:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	6a1b      	ldr	r3, [r3, #32]
 80071c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	685b      	ldr	r3, [r3, #4]
 80071cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	69db      	ldr	r3, [r3, #28]
 80071d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	f023 0303 	bic.w	r3, r3, #3
 80071e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80071e4:	683b      	ldr	r3, [r7, #0]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	68fa      	ldr	r2, [r7, #12]
 80071ea:	4313      	orrs	r3, r2
 80071ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80071ee:	697b      	ldr	r3, [r7, #20]
 80071f0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80071f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80071f6:	683b      	ldr	r3, [r7, #0]
 80071f8:	689b      	ldr	r3, [r3, #8]
 80071fa:	021b      	lsls	r3, r3, #8
 80071fc:	697a      	ldr	r2, [r7, #20]
 80071fe:	4313      	orrs	r3, r2
 8007200:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	4a21      	ldr	r2, [pc, #132]	; (800728c <TIM_OC3_SetConfig+0xe0>)
 8007206:	4293      	cmp	r3, r2
 8007208:	d003      	beq.n	8007212 <TIM_OC3_SetConfig+0x66>
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	4a20      	ldr	r2, [pc, #128]	; (8007290 <TIM_OC3_SetConfig+0xe4>)
 800720e:	4293      	cmp	r3, r2
 8007210:	d10d      	bne.n	800722e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007212:	697b      	ldr	r3, [r7, #20]
 8007214:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007218:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800721a:	683b      	ldr	r3, [r7, #0]
 800721c:	68db      	ldr	r3, [r3, #12]
 800721e:	021b      	lsls	r3, r3, #8
 8007220:	697a      	ldr	r2, [r7, #20]
 8007222:	4313      	orrs	r3, r2
 8007224:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007226:	697b      	ldr	r3, [r7, #20]
 8007228:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800722c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	4a16      	ldr	r2, [pc, #88]	; (800728c <TIM_OC3_SetConfig+0xe0>)
 8007232:	4293      	cmp	r3, r2
 8007234:	d003      	beq.n	800723e <TIM_OC3_SetConfig+0x92>
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	4a15      	ldr	r2, [pc, #84]	; (8007290 <TIM_OC3_SetConfig+0xe4>)
 800723a:	4293      	cmp	r3, r2
 800723c:	d113      	bne.n	8007266 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800723e:	693b      	ldr	r3, [r7, #16]
 8007240:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007244:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007246:	693b      	ldr	r3, [r7, #16]
 8007248:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800724c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800724e:	683b      	ldr	r3, [r7, #0]
 8007250:	695b      	ldr	r3, [r3, #20]
 8007252:	011b      	lsls	r3, r3, #4
 8007254:	693a      	ldr	r2, [r7, #16]
 8007256:	4313      	orrs	r3, r2
 8007258:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800725a:	683b      	ldr	r3, [r7, #0]
 800725c:	699b      	ldr	r3, [r3, #24]
 800725e:	011b      	lsls	r3, r3, #4
 8007260:	693a      	ldr	r2, [r7, #16]
 8007262:	4313      	orrs	r3, r2
 8007264:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	693a      	ldr	r2, [r7, #16]
 800726a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	68fa      	ldr	r2, [r7, #12]
 8007270:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007272:	683b      	ldr	r3, [r7, #0]
 8007274:	685a      	ldr	r2, [r3, #4]
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	697a      	ldr	r2, [r7, #20]
 800727e:	621a      	str	r2, [r3, #32]
}
 8007280:	bf00      	nop
 8007282:	371c      	adds	r7, #28
 8007284:	46bd      	mov	sp, r7
 8007286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800728a:	4770      	bx	lr
 800728c:	40010000 	.word	0x40010000
 8007290:	40010400 	.word	0x40010400

08007294 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007294:	b480      	push	{r7}
 8007296:	b087      	sub	sp, #28
 8007298:	af00      	add	r7, sp, #0
 800729a:	6078      	str	r0, [r7, #4]
 800729c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	6a1b      	ldr	r3, [r3, #32]
 80072a2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	6a1b      	ldr	r3, [r3, #32]
 80072ae:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	685b      	ldr	r3, [r3, #4]
 80072b4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	69db      	ldr	r3, [r3, #28]
 80072ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80072c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80072ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80072cc:	683b      	ldr	r3, [r7, #0]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	021b      	lsls	r3, r3, #8
 80072d2:	68fa      	ldr	r2, [r7, #12]
 80072d4:	4313      	orrs	r3, r2
 80072d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80072d8:	693b      	ldr	r3, [r7, #16]
 80072da:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80072de:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80072e0:	683b      	ldr	r3, [r7, #0]
 80072e2:	689b      	ldr	r3, [r3, #8]
 80072e4:	031b      	lsls	r3, r3, #12
 80072e6:	693a      	ldr	r2, [r7, #16]
 80072e8:	4313      	orrs	r3, r2
 80072ea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	4a12      	ldr	r2, [pc, #72]	; (8007338 <TIM_OC4_SetConfig+0xa4>)
 80072f0:	4293      	cmp	r3, r2
 80072f2:	d003      	beq.n	80072fc <TIM_OC4_SetConfig+0x68>
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	4a11      	ldr	r2, [pc, #68]	; (800733c <TIM_OC4_SetConfig+0xa8>)
 80072f8:	4293      	cmp	r3, r2
 80072fa:	d109      	bne.n	8007310 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80072fc:	697b      	ldr	r3, [r7, #20]
 80072fe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007302:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007304:	683b      	ldr	r3, [r7, #0]
 8007306:	695b      	ldr	r3, [r3, #20]
 8007308:	019b      	lsls	r3, r3, #6
 800730a:	697a      	ldr	r2, [r7, #20]
 800730c:	4313      	orrs	r3, r2
 800730e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	697a      	ldr	r2, [r7, #20]
 8007314:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	68fa      	ldr	r2, [r7, #12]
 800731a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800731c:	683b      	ldr	r3, [r7, #0]
 800731e:	685a      	ldr	r2, [r3, #4]
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	693a      	ldr	r2, [r7, #16]
 8007328:	621a      	str	r2, [r3, #32]
}
 800732a:	bf00      	nop
 800732c:	371c      	adds	r7, #28
 800732e:	46bd      	mov	sp, r7
 8007330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007334:	4770      	bx	lr
 8007336:	bf00      	nop
 8007338:	40010000 	.word	0x40010000
 800733c:	40010400 	.word	0x40010400

08007340 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007340:	b480      	push	{r7}
 8007342:	b087      	sub	sp, #28
 8007344:	af00      	add	r7, sp, #0
 8007346:	60f8      	str	r0, [r7, #12]
 8007348:	60b9      	str	r1, [r7, #8]
 800734a:	607a      	str	r2, [r7, #4]
 800734c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	6a1b      	ldr	r3, [r3, #32]
 8007352:	f023 0201 	bic.w	r2, r3, #1
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	699b      	ldr	r3, [r3, #24]
 800735e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	6a1b      	ldr	r3, [r3, #32]
 8007364:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	4a28      	ldr	r2, [pc, #160]	; (800740c <TIM_TI1_SetConfig+0xcc>)
 800736a:	4293      	cmp	r3, r2
 800736c:	d01b      	beq.n	80073a6 <TIM_TI1_SetConfig+0x66>
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007374:	d017      	beq.n	80073a6 <TIM_TI1_SetConfig+0x66>
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	4a25      	ldr	r2, [pc, #148]	; (8007410 <TIM_TI1_SetConfig+0xd0>)
 800737a:	4293      	cmp	r3, r2
 800737c:	d013      	beq.n	80073a6 <TIM_TI1_SetConfig+0x66>
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	4a24      	ldr	r2, [pc, #144]	; (8007414 <TIM_TI1_SetConfig+0xd4>)
 8007382:	4293      	cmp	r3, r2
 8007384:	d00f      	beq.n	80073a6 <TIM_TI1_SetConfig+0x66>
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	4a23      	ldr	r2, [pc, #140]	; (8007418 <TIM_TI1_SetConfig+0xd8>)
 800738a:	4293      	cmp	r3, r2
 800738c:	d00b      	beq.n	80073a6 <TIM_TI1_SetConfig+0x66>
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	4a22      	ldr	r2, [pc, #136]	; (800741c <TIM_TI1_SetConfig+0xdc>)
 8007392:	4293      	cmp	r3, r2
 8007394:	d007      	beq.n	80073a6 <TIM_TI1_SetConfig+0x66>
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	4a21      	ldr	r2, [pc, #132]	; (8007420 <TIM_TI1_SetConfig+0xe0>)
 800739a:	4293      	cmp	r3, r2
 800739c:	d003      	beq.n	80073a6 <TIM_TI1_SetConfig+0x66>
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	4a20      	ldr	r2, [pc, #128]	; (8007424 <TIM_TI1_SetConfig+0xe4>)
 80073a2:	4293      	cmp	r3, r2
 80073a4:	d101      	bne.n	80073aa <TIM_TI1_SetConfig+0x6a>
 80073a6:	2301      	movs	r3, #1
 80073a8:	e000      	b.n	80073ac <TIM_TI1_SetConfig+0x6c>
 80073aa:	2300      	movs	r3, #0
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d008      	beq.n	80073c2 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80073b0:	697b      	ldr	r3, [r7, #20]
 80073b2:	f023 0303 	bic.w	r3, r3, #3
 80073b6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80073b8:	697a      	ldr	r2, [r7, #20]
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	4313      	orrs	r3, r2
 80073be:	617b      	str	r3, [r7, #20]
 80073c0:	e003      	b.n	80073ca <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80073c2:	697b      	ldr	r3, [r7, #20]
 80073c4:	f043 0301 	orr.w	r3, r3, #1
 80073c8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80073ca:	697b      	ldr	r3, [r7, #20]
 80073cc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80073d0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80073d2:	683b      	ldr	r3, [r7, #0]
 80073d4:	011b      	lsls	r3, r3, #4
 80073d6:	b2db      	uxtb	r3, r3
 80073d8:	697a      	ldr	r2, [r7, #20]
 80073da:	4313      	orrs	r3, r2
 80073dc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80073de:	693b      	ldr	r3, [r7, #16]
 80073e0:	f023 030a 	bic.w	r3, r3, #10
 80073e4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80073e6:	68bb      	ldr	r3, [r7, #8]
 80073e8:	f003 030a 	and.w	r3, r3, #10
 80073ec:	693a      	ldr	r2, [r7, #16]
 80073ee:	4313      	orrs	r3, r2
 80073f0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	697a      	ldr	r2, [r7, #20]
 80073f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	693a      	ldr	r2, [r7, #16]
 80073fc:	621a      	str	r2, [r3, #32]
}
 80073fe:	bf00      	nop
 8007400:	371c      	adds	r7, #28
 8007402:	46bd      	mov	sp, r7
 8007404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007408:	4770      	bx	lr
 800740a:	bf00      	nop
 800740c:	40010000 	.word	0x40010000
 8007410:	40000400 	.word	0x40000400
 8007414:	40000800 	.word	0x40000800
 8007418:	40000c00 	.word	0x40000c00
 800741c:	40010400 	.word	0x40010400
 8007420:	40014000 	.word	0x40014000
 8007424:	40001800 	.word	0x40001800

08007428 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007428:	b480      	push	{r7}
 800742a:	b087      	sub	sp, #28
 800742c:	af00      	add	r7, sp, #0
 800742e:	60f8      	str	r0, [r7, #12]
 8007430:	60b9      	str	r1, [r7, #8]
 8007432:	607a      	str	r2, [r7, #4]
 8007434:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	6a1b      	ldr	r3, [r3, #32]
 800743a:	f023 0210 	bic.w	r2, r3, #16
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	699b      	ldr	r3, [r3, #24]
 8007446:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	6a1b      	ldr	r3, [r3, #32]
 800744c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800744e:	697b      	ldr	r3, [r7, #20]
 8007450:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007454:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	021b      	lsls	r3, r3, #8
 800745a:	697a      	ldr	r2, [r7, #20]
 800745c:	4313      	orrs	r3, r2
 800745e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007460:	697b      	ldr	r3, [r7, #20]
 8007462:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007466:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007468:	683b      	ldr	r3, [r7, #0]
 800746a:	031b      	lsls	r3, r3, #12
 800746c:	b29b      	uxth	r3, r3
 800746e:	697a      	ldr	r2, [r7, #20]
 8007470:	4313      	orrs	r3, r2
 8007472:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007474:	693b      	ldr	r3, [r7, #16]
 8007476:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800747a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800747c:	68bb      	ldr	r3, [r7, #8]
 800747e:	011b      	lsls	r3, r3, #4
 8007480:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8007484:	693a      	ldr	r2, [r7, #16]
 8007486:	4313      	orrs	r3, r2
 8007488:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	697a      	ldr	r2, [r7, #20]
 800748e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	693a      	ldr	r2, [r7, #16]
 8007494:	621a      	str	r2, [r3, #32]
}
 8007496:	bf00      	nop
 8007498:	371c      	adds	r7, #28
 800749a:	46bd      	mov	sp, r7
 800749c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a0:	4770      	bx	lr

080074a2 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80074a2:	b480      	push	{r7}
 80074a4:	b087      	sub	sp, #28
 80074a6:	af00      	add	r7, sp, #0
 80074a8:	60f8      	str	r0, [r7, #12]
 80074aa:	60b9      	str	r1, [r7, #8]
 80074ac:	607a      	str	r2, [r7, #4]
 80074ae:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	6a1b      	ldr	r3, [r3, #32]
 80074b4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	69db      	ldr	r3, [r3, #28]
 80074c0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	6a1b      	ldr	r3, [r3, #32]
 80074c6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80074c8:	697b      	ldr	r3, [r7, #20]
 80074ca:	f023 0303 	bic.w	r3, r3, #3
 80074ce:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80074d0:	697a      	ldr	r2, [r7, #20]
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	4313      	orrs	r3, r2
 80074d6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80074d8:	697b      	ldr	r3, [r7, #20]
 80074da:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80074de:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80074e0:	683b      	ldr	r3, [r7, #0]
 80074e2:	011b      	lsls	r3, r3, #4
 80074e4:	b2db      	uxtb	r3, r3
 80074e6:	697a      	ldr	r2, [r7, #20]
 80074e8:	4313      	orrs	r3, r2
 80074ea:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80074ec:	693b      	ldr	r3, [r7, #16]
 80074ee:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80074f2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80074f4:	68bb      	ldr	r3, [r7, #8]
 80074f6:	021b      	lsls	r3, r3, #8
 80074f8:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80074fc:	693a      	ldr	r2, [r7, #16]
 80074fe:	4313      	orrs	r3, r2
 8007500:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	697a      	ldr	r2, [r7, #20]
 8007506:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	693a      	ldr	r2, [r7, #16]
 800750c:	621a      	str	r2, [r3, #32]
}
 800750e:	bf00      	nop
 8007510:	371c      	adds	r7, #28
 8007512:	46bd      	mov	sp, r7
 8007514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007518:	4770      	bx	lr

0800751a <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800751a:	b480      	push	{r7}
 800751c:	b087      	sub	sp, #28
 800751e:	af00      	add	r7, sp, #0
 8007520:	60f8      	str	r0, [r7, #12]
 8007522:	60b9      	str	r1, [r7, #8]
 8007524:	607a      	str	r2, [r7, #4]
 8007526:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	6a1b      	ldr	r3, [r3, #32]
 800752c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	69db      	ldr	r3, [r3, #28]
 8007538:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	6a1b      	ldr	r3, [r3, #32]
 800753e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007540:	697b      	ldr	r3, [r7, #20]
 8007542:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007546:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	021b      	lsls	r3, r3, #8
 800754c:	697a      	ldr	r2, [r7, #20]
 800754e:	4313      	orrs	r3, r2
 8007550:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007552:	697b      	ldr	r3, [r7, #20]
 8007554:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007558:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800755a:	683b      	ldr	r3, [r7, #0]
 800755c:	031b      	lsls	r3, r3, #12
 800755e:	b29b      	uxth	r3, r3
 8007560:	697a      	ldr	r2, [r7, #20]
 8007562:	4313      	orrs	r3, r2
 8007564:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007566:	693b      	ldr	r3, [r7, #16]
 8007568:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800756c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800756e:	68bb      	ldr	r3, [r7, #8]
 8007570:	031b      	lsls	r3, r3, #12
 8007572:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8007576:	693a      	ldr	r2, [r7, #16]
 8007578:	4313      	orrs	r3, r2
 800757a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	697a      	ldr	r2, [r7, #20]
 8007580:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	693a      	ldr	r2, [r7, #16]
 8007586:	621a      	str	r2, [r3, #32]
}
 8007588:	bf00      	nop
 800758a:	371c      	adds	r7, #28
 800758c:	46bd      	mov	sp, r7
 800758e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007592:	4770      	bx	lr

08007594 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007594:	b480      	push	{r7}
 8007596:	b087      	sub	sp, #28
 8007598:	af00      	add	r7, sp, #0
 800759a:	60f8      	str	r0, [r7, #12]
 800759c:	60b9      	str	r1, [r7, #8]
 800759e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80075a0:	68bb      	ldr	r3, [r7, #8]
 80075a2:	f003 031f 	and.w	r3, r3, #31
 80075a6:	2201      	movs	r2, #1
 80075a8:	fa02 f303 	lsl.w	r3, r2, r3
 80075ac:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	6a1a      	ldr	r2, [r3, #32]
 80075b2:	697b      	ldr	r3, [r7, #20]
 80075b4:	43db      	mvns	r3, r3
 80075b6:	401a      	ands	r2, r3
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	6a1a      	ldr	r2, [r3, #32]
 80075c0:	68bb      	ldr	r3, [r7, #8]
 80075c2:	f003 031f 	and.w	r3, r3, #31
 80075c6:	6879      	ldr	r1, [r7, #4]
 80075c8:	fa01 f303 	lsl.w	r3, r1, r3
 80075cc:	431a      	orrs	r2, r3
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	621a      	str	r2, [r3, #32]
}
 80075d2:	bf00      	nop
 80075d4:	371c      	adds	r7, #28
 80075d6:	46bd      	mov	sp, r7
 80075d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075dc:	4770      	bx	lr
	...

080075e0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80075e0:	b480      	push	{r7}
 80075e2:	b085      	sub	sp, #20
 80075e4:	af00      	add	r7, sp, #0
 80075e6:	6078      	str	r0, [r7, #4]
 80075e8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80075f0:	2b01      	cmp	r3, #1
 80075f2:	d101      	bne.n	80075f8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80075f4:	2302      	movs	r3, #2
 80075f6:	e05a      	b.n	80076ae <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	2201      	movs	r2, #1
 80075fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	2202      	movs	r2, #2
 8007604:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	685b      	ldr	r3, [r3, #4]
 800760e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	689b      	ldr	r3, [r3, #8]
 8007616:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800761e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007620:	683b      	ldr	r3, [r7, #0]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	68fa      	ldr	r2, [r7, #12]
 8007626:	4313      	orrs	r3, r2
 8007628:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	68fa      	ldr	r2, [r7, #12]
 8007630:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	4a21      	ldr	r2, [pc, #132]	; (80076bc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007638:	4293      	cmp	r3, r2
 800763a:	d022      	beq.n	8007682 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007644:	d01d      	beq.n	8007682 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	4a1d      	ldr	r2, [pc, #116]	; (80076c0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800764c:	4293      	cmp	r3, r2
 800764e:	d018      	beq.n	8007682 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	4a1b      	ldr	r2, [pc, #108]	; (80076c4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007656:	4293      	cmp	r3, r2
 8007658:	d013      	beq.n	8007682 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	4a1a      	ldr	r2, [pc, #104]	; (80076c8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007660:	4293      	cmp	r3, r2
 8007662:	d00e      	beq.n	8007682 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	4a18      	ldr	r2, [pc, #96]	; (80076cc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800766a:	4293      	cmp	r3, r2
 800766c:	d009      	beq.n	8007682 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	4a17      	ldr	r2, [pc, #92]	; (80076d0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007674:	4293      	cmp	r3, r2
 8007676:	d004      	beq.n	8007682 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	4a15      	ldr	r2, [pc, #84]	; (80076d4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800767e:	4293      	cmp	r3, r2
 8007680:	d10c      	bne.n	800769c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007682:	68bb      	ldr	r3, [r7, #8]
 8007684:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007688:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800768a:	683b      	ldr	r3, [r7, #0]
 800768c:	685b      	ldr	r3, [r3, #4]
 800768e:	68ba      	ldr	r2, [r7, #8]
 8007690:	4313      	orrs	r3, r2
 8007692:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	68ba      	ldr	r2, [r7, #8]
 800769a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	2201      	movs	r2, #1
 80076a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	2200      	movs	r2, #0
 80076a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80076ac:	2300      	movs	r3, #0
}
 80076ae:	4618      	mov	r0, r3
 80076b0:	3714      	adds	r7, #20
 80076b2:	46bd      	mov	sp, r7
 80076b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b8:	4770      	bx	lr
 80076ba:	bf00      	nop
 80076bc:	40010000 	.word	0x40010000
 80076c0:	40000400 	.word	0x40000400
 80076c4:	40000800 	.word	0x40000800
 80076c8:	40000c00 	.word	0x40000c00
 80076cc:	40010400 	.word	0x40010400
 80076d0:	40014000 	.word	0x40014000
 80076d4:	40001800 	.word	0x40001800

080076d8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80076d8:	b480      	push	{r7}
 80076da:	b083      	sub	sp, #12
 80076dc:	af00      	add	r7, sp, #0
 80076de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80076e0:	bf00      	nop
 80076e2:	370c      	adds	r7, #12
 80076e4:	46bd      	mov	sp, r7
 80076e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ea:	4770      	bx	lr

080076ec <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80076ec:	b480      	push	{r7}
 80076ee:	b083      	sub	sp, #12
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80076f4:	bf00      	nop
 80076f6:	370c      	adds	r7, #12
 80076f8:	46bd      	mov	sp, r7
 80076fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fe:	4770      	bx	lr

08007700 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007700:	b084      	sub	sp, #16
 8007702:	b580      	push	{r7, lr}
 8007704:	b084      	sub	sp, #16
 8007706:	af00      	add	r7, sp, #0
 8007708:	6078      	str	r0, [r7, #4]
 800770a:	f107 001c 	add.w	r0, r7, #28
 800770e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007712:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007714:	2b01      	cmp	r3, #1
 8007716:	d122      	bne.n	800775e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800771c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	68db      	ldr	r3, [r3, #12]
 8007728:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800772c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007730:	687a      	ldr	r2, [r7, #4]
 8007732:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	68db      	ldr	r3, [r3, #12]
 8007738:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007740:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007742:	2b01      	cmp	r3, #1
 8007744:	d105      	bne.n	8007752 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	68db      	ldr	r3, [r3, #12]
 800774a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8007752:	6878      	ldr	r0, [r7, #4]
 8007754:	f001 fac6 	bl	8008ce4 <USB_CoreReset>
 8007758:	4603      	mov	r3, r0
 800775a:	73fb      	strb	r3, [r7, #15]
 800775c:	e01a      	b.n	8007794 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	68db      	ldr	r3, [r3, #12]
 8007762:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800776a:	6878      	ldr	r0, [r7, #4]
 800776c:	f001 faba 	bl	8008ce4 <USB_CoreReset>
 8007770:	4603      	mov	r3, r0
 8007772:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007774:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007776:	2b00      	cmp	r3, #0
 8007778:	d106      	bne.n	8007788 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800777e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	639a      	str	r2, [r3, #56]	; 0x38
 8007786:	e005      	b.n	8007794 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800778c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007794:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007796:	2b01      	cmp	r3, #1
 8007798:	d10b      	bne.n	80077b2 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	689b      	ldr	r3, [r3, #8]
 800779e:	f043 0206 	orr.w	r2, r3, #6
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	689b      	ldr	r3, [r3, #8]
 80077aa:	f043 0220 	orr.w	r2, r3, #32
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80077b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80077b4:	4618      	mov	r0, r3
 80077b6:	3710      	adds	r7, #16
 80077b8:	46bd      	mov	sp, r7
 80077ba:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80077be:	b004      	add	sp, #16
 80077c0:	4770      	bx	lr
	...

080077c4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80077c4:	b480      	push	{r7}
 80077c6:	b087      	sub	sp, #28
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	60f8      	str	r0, [r7, #12]
 80077cc:	60b9      	str	r1, [r7, #8]
 80077ce:	4613      	mov	r3, r2
 80077d0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80077d2:	79fb      	ldrb	r3, [r7, #7]
 80077d4:	2b02      	cmp	r3, #2
 80077d6:	d165      	bne.n	80078a4 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80077d8:	68bb      	ldr	r3, [r7, #8]
 80077da:	4a41      	ldr	r2, [pc, #260]	; (80078e0 <USB_SetTurnaroundTime+0x11c>)
 80077dc:	4293      	cmp	r3, r2
 80077de:	d906      	bls.n	80077ee <USB_SetTurnaroundTime+0x2a>
 80077e0:	68bb      	ldr	r3, [r7, #8]
 80077e2:	4a40      	ldr	r2, [pc, #256]	; (80078e4 <USB_SetTurnaroundTime+0x120>)
 80077e4:	4293      	cmp	r3, r2
 80077e6:	d802      	bhi.n	80077ee <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80077e8:	230f      	movs	r3, #15
 80077ea:	617b      	str	r3, [r7, #20]
 80077ec:	e062      	b.n	80078b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80077ee:	68bb      	ldr	r3, [r7, #8]
 80077f0:	4a3c      	ldr	r2, [pc, #240]	; (80078e4 <USB_SetTurnaroundTime+0x120>)
 80077f2:	4293      	cmp	r3, r2
 80077f4:	d906      	bls.n	8007804 <USB_SetTurnaroundTime+0x40>
 80077f6:	68bb      	ldr	r3, [r7, #8]
 80077f8:	4a3b      	ldr	r2, [pc, #236]	; (80078e8 <USB_SetTurnaroundTime+0x124>)
 80077fa:	4293      	cmp	r3, r2
 80077fc:	d802      	bhi.n	8007804 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80077fe:	230e      	movs	r3, #14
 8007800:	617b      	str	r3, [r7, #20]
 8007802:	e057      	b.n	80078b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007804:	68bb      	ldr	r3, [r7, #8]
 8007806:	4a38      	ldr	r2, [pc, #224]	; (80078e8 <USB_SetTurnaroundTime+0x124>)
 8007808:	4293      	cmp	r3, r2
 800780a:	d906      	bls.n	800781a <USB_SetTurnaroundTime+0x56>
 800780c:	68bb      	ldr	r3, [r7, #8]
 800780e:	4a37      	ldr	r2, [pc, #220]	; (80078ec <USB_SetTurnaroundTime+0x128>)
 8007810:	4293      	cmp	r3, r2
 8007812:	d802      	bhi.n	800781a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007814:	230d      	movs	r3, #13
 8007816:	617b      	str	r3, [r7, #20]
 8007818:	e04c      	b.n	80078b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800781a:	68bb      	ldr	r3, [r7, #8]
 800781c:	4a33      	ldr	r2, [pc, #204]	; (80078ec <USB_SetTurnaroundTime+0x128>)
 800781e:	4293      	cmp	r3, r2
 8007820:	d906      	bls.n	8007830 <USB_SetTurnaroundTime+0x6c>
 8007822:	68bb      	ldr	r3, [r7, #8]
 8007824:	4a32      	ldr	r2, [pc, #200]	; (80078f0 <USB_SetTurnaroundTime+0x12c>)
 8007826:	4293      	cmp	r3, r2
 8007828:	d802      	bhi.n	8007830 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800782a:	230c      	movs	r3, #12
 800782c:	617b      	str	r3, [r7, #20]
 800782e:	e041      	b.n	80078b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007830:	68bb      	ldr	r3, [r7, #8]
 8007832:	4a2f      	ldr	r2, [pc, #188]	; (80078f0 <USB_SetTurnaroundTime+0x12c>)
 8007834:	4293      	cmp	r3, r2
 8007836:	d906      	bls.n	8007846 <USB_SetTurnaroundTime+0x82>
 8007838:	68bb      	ldr	r3, [r7, #8]
 800783a:	4a2e      	ldr	r2, [pc, #184]	; (80078f4 <USB_SetTurnaroundTime+0x130>)
 800783c:	4293      	cmp	r3, r2
 800783e:	d802      	bhi.n	8007846 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007840:	230b      	movs	r3, #11
 8007842:	617b      	str	r3, [r7, #20]
 8007844:	e036      	b.n	80078b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8007846:	68bb      	ldr	r3, [r7, #8]
 8007848:	4a2a      	ldr	r2, [pc, #168]	; (80078f4 <USB_SetTurnaroundTime+0x130>)
 800784a:	4293      	cmp	r3, r2
 800784c:	d906      	bls.n	800785c <USB_SetTurnaroundTime+0x98>
 800784e:	68bb      	ldr	r3, [r7, #8]
 8007850:	4a29      	ldr	r2, [pc, #164]	; (80078f8 <USB_SetTurnaroundTime+0x134>)
 8007852:	4293      	cmp	r3, r2
 8007854:	d802      	bhi.n	800785c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8007856:	230a      	movs	r3, #10
 8007858:	617b      	str	r3, [r7, #20]
 800785a:	e02b      	b.n	80078b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800785c:	68bb      	ldr	r3, [r7, #8]
 800785e:	4a26      	ldr	r2, [pc, #152]	; (80078f8 <USB_SetTurnaroundTime+0x134>)
 8007860:	4293      	cmp	r3, r2
 8007862:	d906      	bls.n	8007872 <USB_SetTurnaroundTime+0xae>
 8007864:	68bb      	ldr	r3, [r7, #8]
 8007866:	4a25      	ldr	r2, [pc, #148]	; (80078fc <USB_SetTurnaroundTime+0x138>)
 8007868:	4293      	cmp	r3, r2
 800786a:	d802      	bhi.n	8007872 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800786c:	2309      	movs	r3, #9
 800786e:	617b      	str	r3, [r7, #20]
 8007870:	e020      	b.n	80078b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8007872:	68bb      	ldr	r3, [r7, #8]
 8007874:	4a21      	ldr	r2, [pc, #132]	; (80078fc <USB_SetTurnaroundTime+0x138>)
 8007876:	4293      	cmp	r3, r2
 8007878:	d906      	bls.n	8007888 <USB_SetTurnaroundTime+0xc4>
 800787a:	68bb      	ldr	r3, [r7, #8]
 800787c:	4a20      	ldr	r2, [pc, #128]	; (8007900 <USB_SetTurnaroundTime+0x13c>)
 800787e:	4293      	cmp	r3, r2
 8007880:	d802      	bhi.n	8007888 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8007882:	2308      	movs	r3, #8
 8007884:	617b      	str	r3, [r7, #20]
 8007886:	e015      	b.n	80078b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8007888:	68bb      	ldr	r3, [r7, #8]
 800788a:	4a1d      	ldr	r2, [pc, #116]	; (8007900 <USB_SetTurnaroundTime+0x13c>)
 800788c:	4293      	cmp	r3, r2
 800788e:	d906      	bls.n	800789e <USB_SetTurnaroundTime+0xda>
 8007890:	68bb      	ldr	r3, [r7, #8]
 8007892:	4a1c      	ldr	r2, [pc, #112]	; (8007904 <USB_SetTurnaroundTime+0x140>)
 8007894:	4293      	cmp	r3, r2
 8007896:	d802      	bhi.n	800789e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8007898:	2307      	movs	r3, #7
 800789a:	617b      	str	r3, [r7, #20]
 800789c:	e00a      	b.n	80078b4 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800789e:	2306      	movs	r3, #6
 80078a0:	617b      	str	r3, [r7, #20]
 80078a2:	e007      	b.n	80078b4 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80078a4:	79fb      	ldrb	r3, [r7, #7]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d102      	bne.n	80078b0 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80078aa:	2309      	movs	r3, #9
 80078ac:	617b      	str	r3, [r7, #20]
 80078ae:	e001      	b.n	80078b4 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80078b0:	2309      	movs	r3, #9
 80078b2:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	68db      	ldr	r3, [r3, #12]
 80078b8:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	68da      	ldr	r2, [r3, #12]
 80078c4:	697b      	ldr	r3, [r7, #20]
 80078c6:	029b      	lsls	r3, r3, #10
 80078c8:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 80078cc:	431a      	orrs	r2, r3
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80078d2:	2300      	movs	r3, #0
}
 80078d4:	4618      	mov	r0, r3
 80078d6:	371c      	adds	r7, #28
 80078d8:	46bd      	mov	sp, r7
 80078da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078de:	4770      	bx	lr
 80078e0:	00d8acbf 	.word	0x00d8acbf
 80078e4:	00e4e1bf 	.word	0x00e4e1bf
 80078e8:	00f423ff 	.word	0x00f423ff
 80078ec:	0106737f 	.word	0x0106737f
 80078f0:	011a499f 	.word	0x011a499f
 80078f4:	01312cff 	.word	0x01312cff
 80078f8:	014ca43f 	.word	0x014ca43f
 80078fc:	016e35ff 	.word	0x016e35ff
 8007900:	01a6ab1f 	.word	0x01a6ab1f
 8007904:	01e847ff 	.word	0x01e847ff

08007908 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007908:	b480      	push	{r7}
 800790a:	b083      	sub	sp, #12
 800790c:	af00      	add	r7, sp, #0
 800790e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	689b      	ldr	r3, [r3, #8]
 8007914:	f043 0201 	orr.w	r2, r3, #1
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800791c:	2300      	movs	r3, #0
}
 800791e:	4618      	mov	r0, r3
 8007920:	370c      	adds	r7, #12
 8007922:	46bd      	mov	sp, r7
 8007924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007928:	4770      	bx	lr

0800792a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800792a:	b480      	push	{r7}
 800792c:	b083      	sub	sp, #12
 800792e:	af00      	add	r7, sp, #0
 8007930:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	689b      	ldr	r3, [r3, #8]
 8007936:	f023 0201 	bic.w	r2, r3, #1
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800793e:	2300      	movs	r3, #0
}
 8007940:	4618      	mov	r0, r3
 8007942:	370c      	adds	r7, #12
 8007944:	46bd      	mov	sp, r7
 8007946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800794a:	4770      	bx	lr

0800794c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800794c:	b580      	push	{r7, lr}
 800794e:	b082      	sub	sp, #8
 8007950:	af00      	add	r7, sp, #0
 8007952:	6078      	str	r0, [r7, #4]
 8007954:	460b      	mov	r3, r1
 8007956:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	68db      	ldr	r3, [r3, #12]
 800795c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007964:	78fb      	ldrb	r3, [r7, #3]
 8007966:	2b01      	cmp	r3, #1
 8007968:	d106      	bne.n	8007978 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	68db      	ldr	r3, [r3, #12]
 800796e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	60da      	str	r2, [r3, #12]
 8007976:	e00b      	b.n	8007990 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8007978:	78fb      	ldrb	r3, [r7, #3]
 800797a:	2b00      	cmp	r3, #0
 800797c:	d106      	bne.n	800798c <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	68db      	ldr	r3, [r3, #12]
 8007982:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	60da      	str	r2, [r3, #12]
 800798a:	e001      	b.n	8007990 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800798c:	2301      	movs	r3, #1
 800798e:	e003      	b.n	8007998 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8007990:	2032      	movs	r0, #50	; 0x32
 8007992:	f7fb fd6f 	bl	8003474 <HAL_Delay>

  return HAL_OK;
 8007996:	2300      	movs	r3, #0
}
 8007998:	4618      	mov	r0, r3
 800799a:	3708      	adds	r7, #8
 800799c:	46bd      	mov	sp, r7
 800799e:	bd80      	pop	{r7, pc}

080079a0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80079a0:	b084      	sub	sp, #16
 80079a2:	b580      	push	{r7, lr}
 80079a4:	b086      	sub	sp, #24
 80079a6:	af00      	add	r7, sp, #0
 80079a8:	6078      	str	r0, [r7, #4]
 80079aa:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80079ae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80079b2:	2300      	movs	r3, #0
 80079b4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80079ba:	2300      	movs	r3, #0
 80079bc:	613b      	str	r3, [r7, #16]
 80079be:	e009      	b.n	80079d4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80079c0:	687a      	ldr	r2, [r7, #4]
 80079c2:	693b      	ldr	r3, [r7, #16]
 80079c4:	3340      	adds	r3, #64	; 0x40
 80079c6:	009b      	lsls	r3, r3, #2
 80079c8:	4413      	add	r3, r2
 80079ca:	2200      	movs	r2, #0
 80079cc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80079ce:	693b      	ldr	r3, [r7, #16]
 80079d0:	3301      	adds	r3, #1
 80079d2:	613b      	str	r3, [r7, #16]
 80079d4:	693b      	ldr	r3, [r7, #16]
 80079d6:	2b0e      	cmp	r3, #14
 80079d8:	d9f2      	bls.n	80079c0 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80079da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d11c      	bne.n	8007a1a <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80079e6:	685b      	ldr	r3, [r3, #4]
 80079e8:	68fa      	ldr	r2, [r7, #12]
 80079ea:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80079ee:	f043 0302 	orr.w	r3, r3, #2
 80079f2:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079f8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a04:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a10:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	639a      	str	r2, [r3, #56]	; 0x38
 8007a18:	e00b      	b.n	8007a32 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a1e:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a2a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007a38:	461a      	mov	r2, r3
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a44:	4619      	mov	r1, r3
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a4c:	461a      	mov	r2, r3
 8007a4e:	680b      	ldr	r3, [r1, #0]
 8007a50:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007a52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a54:	2b01      	cmp	r3, #1
 8007a56:	d10c      	bne.n	8007a72 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007a58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d104      	bne.n	8007a68 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007a5e:	2100      	movs	r1, #0
 8007a60:	6878      	ldr	r0, [r7, #4]
 8007a62:	f000 f949 	bl	8007cf8 <USB_SetDevSpeed>
 8007a66:	e008      	b.n	8007a7a <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007a68:	2101      	movs	r1, #1
 8007a6a:	6878      	ldr	r0, [r7, #4]
 8007a6c:	f000 f944 	bl	8007cf8 <USB_SetDevSpeed>
 8007a70:	e003      	b.n	8007a7a <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007a72:	2103      	movs	r1, #3
 8007a74:	6878      	ldr	r0, [r7, #4]
 8007a76:	f000 f93f 	bl	8007cf8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007a7a:	2110      	movs	r1, #16
 8007a7c:	6878      	ldr	r0, [r7, #4]
 8007a7e:	f000 f8f3 	bl	8007c68 <USB_FlushTxFifo>
 8007a82:	4603      	mov	r3, r0
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d001      	beq.n	8007a8c <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8007a88:	2301      	movs	r3, #1
 8007a8a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007a8c:	6878      	ldr	r0, [r7, #4]
 8007a8e:	f000 f911 	bl	8007cb4 <USB_FlushRxFifo>
 8007a92:	4603      	mov	r3, r0
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d001      	beq.n	8007a9c <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8007a98:	2301      	movs	r3, #1
 8007a9a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007aa2:	461a      	mov	r2, r3
 8007aa4:	2300      	movs	r3, #0
 8007aa6:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007aae:	461a      	mov	r2, r3
 8007ab0:	2300      	movs	r3, #0
 8007ab2:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007aba:	461a      	mov	r2, r3
 8007abc:	2300      	movs	r3, #0
 8007abe:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007ac0:	2300      	movs	r3, #0
 8007ac2:	613b      	str	r3, [r7, #16]
 8007ac4:	e043      	b.n	8007b4e <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007ac6:	693b      	ldr	r3, [r7, #16]
 8007ac8:	015a      	lsls	r2, r3, #5
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	4413      	add	r3, r2
 8007ace:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007ad8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007adc:	d118      	bne.n	8007b10 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8007ade:	693b      	ldr	r3, [r7, #16]
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d10a      	bne.n	8007afa <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007ae4:	693b      	ldr	r3, [r7, #16]
 8007ae6:	015a      	lsls	r2, r3, #5
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	4413      	add	r3, r2
 8007aec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007af0:	461a      	mov	r2, r3
 8007af2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007af6:	6013      	str	r3, [r2, #0]
 8007af8:	e013      	b.n	8007b22 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007afa:	693b      	ldr	r3, [r7, #16]
 8007afc:	015a      	lsls	r2, r3, #5
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	4413      	add	r3, r2
 8007b02:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007b06:	461a      	mov	r2, r3
 8007b08:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007b0c:	6013      	str	r3, [r2, #0]
 8007b0e:	e008      	b.n	8007b22 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007b10:	693b      	ldr	r3, [r7, #16]
 8007b12:	015a      	lsls	r2, r3, #5
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	4413      	add	r3, r2
 8007b18:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007b1c:	461a      	mov	r2, r3
 8007b1e:	2300      	movs	r3, #0
 8007b20:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007b22:	693b      	ldr	r3, [r7, #16]
 8007b24:	015a      	lsls	r2, r3, #5
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	4413      	add	r3, r2
 8007b2a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007b2e:	461a      	mov	r2, r3
 8007b30:	2300      	movs	r3, #0
 8007b32:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007b34:	693b      	ldr	r3, [r7, #16]
 8007b36:	015a      	lsls	r2, r3, #5
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	4413      	add	r3, r2
 8007b3c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007b40:	461a      	mov	r2, r3
 8007b42:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007b46:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007b48:	693b      	ldr	r3, [r7, #16]
 8007b4a:	3301      	adds	r3, #1
 8007b4c:	613b      	str	r3, [r7, #16]
 8007b4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b50:	693a      	ldr	r2, [r7, #16]
 8007b52:	429a      	cmp	r2, r3
 8007b54:	d3b7      	bcc.n	8007ac6 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007b56:	2300      	movs	r3, #0
 8007b58:	613b      	str	r3, [r7, #16]
 8007b5a:	e043      	b.n	8007be4 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007b5c:	693b      	ldr	r3, [r7, #16]
 8007b5e:	015a      	lsls	r2, r3, #5
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	4413      	add	r3, r2
 8007b64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007b6e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007b72:	d118      	bne.n	8007ba6 <USB_DevInit+0x206>
    {
      if (i == 0U)
 8007b74:	693b      	ldr	r3, [r7, #16]
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d10a      	bne.n	8007b90 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007b7a:	693b      	ldr	r3, [r7, #16]
 8007b7c:	015a      	lsls	r2, r3, #5
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	4413      	add	r3, r2
 8007b82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b86:	461a      	mov	r2, r3
 8007b88:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007b8c:	6013      	str	r3, [r2, #0]
 8007b8e:	e013      	b.n	8007bb8 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007b90:	693b      	ldr	r3, [r7, #16]
 8007b92:	015a      	lsls	r2, r3, #5
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	4413      	add	r3, r2
 8007b98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b9c:	461a      	mov	r2, r3
 8007b9e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007ba2:	6013      	str	r3, [r2, #0]
 8007ba4:	e008      	b.n	8007bb8 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007ba6:	693b      	ldr	r3, [r7, #16]
 8007ba8:	015a      	lsls	r2, r3, #5
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	4413      	add	r3, r2
 8007bae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007bb2:	461a      	mov	r2, r3
 8007bb4:	2300      	movs	r3, #0
 8007bb6:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007bb8:	693b      	ldr	r3, [r7, #16]
 8007bba:	015a      	lsls	r2, r3, #5
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	4413      	add	r3, r2
 8007bc0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007bc4:	461a      	mov	r2, r3
 8007bc6:	2300      	movs	r3, #0
 8007bc8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007bca:	693b      	ldr	r3, [r7, #16]
 8007bcc:	015a      	lsls	r2, r3, #5
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	4413      	add	r3, r2
 8007bd2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007bd6:	461a      	mov	r2, r3
 8007bd8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007bdc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007bde:	693b      	ldr	r3, [r7, #16]
 8007be0:	3301      	adds	r3, #1
 8007be2:	613b      	str	r3, [r7, #16]
 8007be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007be6:	693a      	ldr	r2, [r7, #16]
 8007be8:	429a      	cmp	r2, r3
 8007bea:	d3b7      	bcc.n	8007b5c <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007bf2:	691b      	ldr	r3, [r3, #16]
 8007bf4:	68fa      	ldr	r2, [r7, #12]
 8007bf6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007bfa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007bfe:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	2200      	movs	r2, #0
 8007c04:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8007c0c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007c0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d105      	bne.n	8007c20 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	699b      	ldr	r3, [r3, #24]
 8007c18:	f043 0210 	orr.w	r2, r3, #16
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	699a      	ldr	r2, [r3, #24]
 8007c24:	4b0f      	ldr	r3, [pc, #60]	; (8007c64 <USB_DevInit+0x2c4>)
 8007c26:	4313      	orrs	r3, r2
 8007c28:	687a      	ldr	r2, [r7, #4]
 8007c2a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007c2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d005      	beq.n	8007c3e <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	699b      	ldr	r3, [r3, #24]
 8007c36:	f043 0208 	orr.w	r2, r3, #8
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007c3e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007c40:	2b01      	cmp	r3, #1
 8007c42:	d107      	bne.n	8007c54 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	699b      	ldr	r3, [r3, #24]
 8007c48:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007c4c:	f043 0304 	orr.w	r3, r3, #4
 8007c50:	687a      	ldr	r2, [r7, #4]
 8007c52:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007c54:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c56:	4618      	mov	r0, r3
 8007c58:	3718      	adds	r7, #24
 8007c5a:	46bd      	mov	sp, r7
 8007c5c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007c60:	b004      	add	sp, #16
 8007c62:	4770      	bx	lr
 8007c64:	803c3800 	.word	0x803c3800

08007c68 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007c68:	b480      	push	{r7}
 8007c6a:	b085      	sub	sp, #20
 8007c6c:	af00      	add	r7, sp, #0
 8007c6e:	6078      	str	r0, [r7, #4]
 8007c70:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8007c72:	2300      	movs	r3, #0
 8007c74:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007c76:	683b      	ldr	r3, [r7, #0]
 8007c78:	019b      	lsls	r3, r3, #6
 8007c7a:	f043 0220 	orr.w	r2, r3, #32
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	3301      	adds	r3, #1
 8007c86:	60fb      	str	r3, [r7, #12]
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	4a09      	ldr	r2, [pc, #36]	; (8007cb0 <USB_FlushTxFifo+0x48>)
 8007c8c:	4293      	cmp	r3, r2
 8007c8e:	d901      	bls.n	8007c94 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8007c90:	2303      	movs	r3, #3
 8007c92:	e006      	b.n	8007ca2 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	691b      	ldr	r3, [r3, #16]
 8007c98:	f003 0320 	and.w	r3, r3, #32
 8007c9c:	2b20      	cmp	r3, #32
 8007c9e:	d0f0      	beq.n	8007c82 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8007ca0:	2300      	movs	r3, #0
}
 8007ca2:	4618      	mov	r0, r3
 8007ca4:	3714      	adds	r7, #20
 8007ca6:	46bd      	mov	sp, r7
 8007ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cac:	4770      	bx	lr
 8007cae:	bf00      	nop
 8007cb0:	00030d40 	.word	0x00030d40

08007cb4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007cb4:	b480      	push	{r7}
 8007cb6:	b085      	sub	sp, #20
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8007cbc:	2300      	movs	r3, #0
 8007cbe:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	2210      	movs	r2, #16
 8007cc4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	3301      	adds	r3, #1
 8007cca:	60fb      	str	r3, [r7, #12]
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	4a09      	ldr	r2, [pc, #36]	; (8007cf4 <USB_FlushRxFifo+0x40>)
 8007cd0:	4293      	cmp	r3, r2
 8007cd2:	d901      	bls.n	8007cd8 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8007cd4:	2303      	movs	r3, #3
 8007cd6:	e006      	b.n	8007ce6 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	691b      	ldr	r3, [r3, #16]
 8007cdc:	f003 0310 	and.w	r3, r3, #16
 8007ce0:	2b10      	cmp	r3, #16
 8007ce2:	d0f0      	beq.n	8007cc6 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8007ce4:	2300      	movs	r3, #0
}
 8007ce6:	4618      	mov	r0, r3
 8007ce8:	3714      	adds	r7, #20
 8007cea:	46bd      	mov	sp, r7
 8007cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf0:	4770      	bx	lr
 8007cf2:	bf00      	nop
 8007cf4:	00030d40 	.word	0x00030d40

08007cf8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007cf8:	b480      	push	{r7}
 8007cfa:	b085      	sub	sp, #20
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	6078      	str	r0, [r7, #4]
 8007d00:	460b      	mov	r3, r1
 8007d02:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d0e:	681a      	ldr	r2, [r3, #0]
 8007d10:	78fb      	ldrb	r3, [r7, #3]
 8007d12:	68f9      	ldr	r1, [r7, #12]
 8007d14:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007d18:	4313      	orrs	r3, r2
 8007d1a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007d1c:	2300      	movs	r3, #0
}
 8007d1e:	4618      	mov	r0, r3
 8007d20:	3714      	adds	r7, #20
 8007d22:	46bd      	mov	sp, r7
 8007d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d28:	4770      	bx	lr

08007d2a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8007d2a:	b480      	push	{r7}
 8007d2c:	b087      	sub	sp, #28
 8007d2e:	af00      	add	r7, sp, #0
 8007d30:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8007d36:	693b      	ldr	r3, [r7, #16]
 8007d38:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d3c:	689b      	ldr	r3, [r3, #8]
 8007d3e:	f003 0306 	and.w	r3, r3, #6
 8007d42:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d102      	bne.n	8007d50 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8007d4a:	2300      	movs	r3, #0
 8007d4c:	75fb      	strb	r3, [r7, #23]
 8007d4e:	e00a      	b.n	8007d66 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	2b02      	cmp	r3, #2
 8007d54:	d002      	beq.n	8007d5c <USB_GetDevSpeed+0x32>
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	2b06      	cmp	r3, #6
 8007d5a:	d102      	bne.n	8007d62 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007d5c:	2302      	movs	r3, #2
 8007d5e:	75fb      	strb	r3, [r7, #23]
 8007d60:	e001      	b.n	8007d66 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8007d62:	230f      	movs	r3, #15
 8007d64:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8007d66:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d68:	4618      	mov	r0, r3
 8007d6a:	371c      	adds	r7, #28
 8007d6c:	46bd      	mov	sp, r7
 8007d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d72:	4770      	bx	lr

08007d74 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007d74:	b480      	push	{r7}
 8007d76:	b085      	sub	sp, #20
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	6078      	str	r0, [r7, #4]
 8007d7c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007d82:	683b      	ldr	r3, [r7, #0]
 8007d84:	781b      	ldrb	r3, [r3, #0]
 8007d86:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007d88:	683b      	ldr	r3, [r7, #0]
 8007d8a:	785b      	ldrb	r3, [r3, #1]
 8007d8c:	2b01      	cmp	r3, #1
 8007d8e:	d13a      	bne.n	8007e06 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d96:	69da      	ldr	r2, [r3, #28]
 8007d98:	683b      	ldr	r3, [r7, #0]
 8007d9a:	781b      	ldrb	r3, [r3, #0]
 8007d9c:	f003 030f 	and.w	r3, r3, #15
 8007da0:	2101      	movs	r1, #1
 8007da2:	fa01 f303 	lsl.w	r3, r1, r3
 8007da6:	b29b      	uxth	r3, r3
 8007da8:	68f9      	ldr	r1, [r7, #12]
 8007daa:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007dae:	4313      	orrs	r3, r2
 8007db0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8007db2:	68bb      	ldr	r3, [r7, #8]
 8007db4:	015a      	lsls	r2, r3, #5
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	4413      	add	r3, r2
 8007dba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d155      	bne.n	8007e74 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007dc8:	68bb      	ldr	r3, [r7, #8]
 8007dca:	015a      	lsls	r2, r3, #5
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	4413      	add	r3, r2
 8007dd0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007dd4:	681a      	ldr	r2, [r3, #0]
 8007dd6:	683b      	ldr	r3, [r7, #0]
 8007dd8:	689b      	ldr	r3, [r3, #8]
 8007dda:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007dde:	683b      	ldr	r3, [r7, #0]
 8007de0:	78db      	ldrb	r3, [r3, #3]
 8007de2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007de4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007de6:	68bb      	ldr	r3, [r7, #8]
 8007de8:	059b      	lsls	r3, r3, #22
 8007dea:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007dec:	4313      	orrs	r3, r2
 8007dee:	68ba      	ldr	r2, [r7, #8]
 8007df0:	0151      	lsls	r1, r2, #5
 8007df2:	68fa      	ldr	r2, [r7, #12]
 8007df4:	440a      	add	r2, r1
 8007df6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007dfa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007dfe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007e02:	6013      	str	r3, [r2, #0]
 8007e04:	e036      	b.n	8007e74 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e0c:	69da      	ldr	r2, [r3, #28]
 8007e0e:	683b      	ldr	r3, [r7, #0]
 8007e10:	781b      	ldrb	r3, [r3, #0]
 8007e12:	f003 030f 	and.w	r3, r3, #15
 8007e16:	2101      	movs	r1, #1
 8007e18:	fa01 f303 	lsl.w	r3, r1, r3
 8007e1c:	041b      	lsls	r3, r3, #16
 8007e1e:	68f9      	ldr	r1, [r7, #12]
 8007e20:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007e24:	4313      	orrs	r3, r2
 8007e26:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8007e28:	68bb      	ldr	r3, [r7, #8]
 8007e2a:	015a      	lsls	r2, r3, #5
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	4413      	add	r3, r2
 8007e30:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d11a      	bne.n	8007e74 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007e3e:	68bb      	ldr	r3, [r7, #8]
 8007e40:	015a      	lsls	r2, r3, #5
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	4413      	add	r3, r2
 8007e46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e4a:	681a      	ldr	r2, [r3, #0]
 8007e4c:	683b      	ldr	r3, [r7, #0]
 8007e4e:	689b      	ldr	r3, [r3, #8]
 8007e50:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8007e54:	683b      	ldr	r3, [r7, #0]
 8007e56:	78db      	ldrb	r3, [r3, #3]
 8007e58:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007e5a:	430b      	orrs	r3, r1
 8007e5c:	4313      	orrs	r3, r2
 8007e5e:	68ba      	ldr	r2, [r7, #8]
 8007e60:	0151      	lsls	r1, r2, #5
 8007e62:	68fa      	ldr	r2, [r7, #12]
 8007e64:	440a      	add	r2, r1
 8007e66:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007e6a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007e6e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007e72:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007e74:	2300      	movs	r3, #0
}
 8007e76:	4618      	mov	r0, r3
 8007e78:	3714      	adds	r7, #20
 8007e7a:	46bd      	mov	sp, r7
 8007e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e80:	4770      	bx	lr
	...

08007e84 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007e84:	b480      	push	{r7}
 8007e86:	b085      	sub	sp, #20
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	6078      	str	r0, [r7, #4]
 8007e8c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007e92:	683b      	ldr	r3, [r7, #0]
 8007e94:	781b      	ldrb	r3, [r3, #0]
 8007e96:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007e98:	683b      	ldr	r3, [r7, #0]
 8007e9a:	785b      	ldrb	r3, [r3, #1]
 8007e9c:	2b01      	cmp	r3, #1
 8007e9e:	d161      	bne.n	8007f64 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007ea0:	68bb      	ldr	r3, [r7, #8]
 8007ea2:	015a      	lsls	r2, r3, #5
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	4413      	add	r3, r2
 8007ea8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007eb2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007eb6:	d11f      	bne.n	8007ef8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007eb8:	68bb      	ldr	r3, [r7, #8]
 8007eba:	015a      	lsls	r2, r3, #5
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	4413      	add	r3, r2
 8007ec0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	68ba      	ldr	r2, [r7, #8]
 8007ec8:	0151      	lsls	r1, r2, #5
 8007eca:	68fa      	ldr	r2, [r7, #12]
 8007ecc:	440a      	add	r2, r1
 8007ece:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007ed2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007ed6:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8007ed8:	68bb      	ldr	r3, [r7, #8]
 8007eda:	015a      	lsls	r2, r3, #5
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	4413      	add	r3, r2
 8007ee0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	68ba      	ldr	r2, [r7, #8]
 8007ee8:	0151      	lsls	r1, r2, #5
 8007eea:	68fa      	ldr	r2, [r7, #12]
 8007eec:	440a      	add	r2, r1
 8007eee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007ef2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007ef6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007efe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007f00:	683b      	ldr	r3, [r7, #0]
 8007f02:	781b      	ldrb	r3, [r3, #0]
 8007f04:	f003 030f 	and.w	r3, r3, #15
 8007f08:	2101      	movs	r1, #1
 8007f0a:	fa01 f303 	lsl.w	r3, r1, r3
 8007f0e:	b29b      	uxth	r3, r3
 8007f10:	43db      	mvns	r3, r3
 8007f12:	68f9      	ldr	r1, [r7, #12]
 8007f14:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007f18:	4013      	ands	r3, r2
 8007f1a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007f22:	69da      	ldr	r2, [r3, #28]
 8007f24:	683b      	ldr	r3, [r7, #0]
 8007f26:	781b      	ldrb	r3, [r3, #0]
 8007f28:	f003 030f 	and.w	r3, r3, #15
 8007f2c:	2101      	movs	r1, #1
 8007f2e:	fa01 f303 	lsl.w	r3, r1, r3
 8007f32:	b29b      	uxth	r3, r3
 8007f34:	43db      	mvns	r3, r3
 8007f36:	68f9      	ldr	r1, [r7, #12]
 8007f38:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007f3c:	4013      	ands	r3, r2
 8007f3e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8007f40:	68bb      	ldr	r3, [r7, #8]
 8007f42:	015a      	lsls	r2, r3, #5
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	4413      	add	r3, r2
 8007f48:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f4c:	681a      	ldr	r2, [r3, #0]
 8007f4e:	68bb      	ldr	r3, [r7, #8]
 8007f50:	0159      	lsls	r1, r3, #5
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	440b      	add	r3, r1
 8007f56:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f5a:	4619      	mov	r1, r3
 8007f5c:	4b35      	ldr	r3, [pc, #212]	; (8008034 <USB_DeactivateEndpoint+0x1b0>)
 8007f5e:	4013      	ands	r3, r2
 8007f60:	600b      	str	r3, [r1, #0]
 8007f62:	e060      	b.n	8008026 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007f64:	68bb      	ldr	r3, [r7, #8]
 8007f66:	015a      	lsls	r2, r3, #5
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	4413      	add	r3, r2
 8007f6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007f76:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007f7a:	d11f      	bne.n	8007fbc <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007f7c:	68bb      	ldr	r3, [r7, #8]
 8007f7e:	015a      	lsls	r2, r3, #5
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	4413      	add	r3, r2
 8007f84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	68ba      	ldr	r2, [r7, #8]
 8007f8c:	0151      	lsls	r1, r2, #5
 8007f8e:	68fa      	ldr	r2, [r7, #12]
 8007f90:	440a      	add	r2, r1
 8007f92:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007f96:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007f9a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8007f9c:	68bb      	ldr	r3, [r7, #8]
 8007f9e:	015a      	lsls	r2, r3, #5
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	4413      	add	r3, r2
 8007fa4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	68ba      	ldr	r2, [r7, #8]
 8007fac:	0151      	lsls	r1, r2, #5
 8007fae:	68fa      	ldr	r2, [r7, #12]
 8007fb0:	440a      	add	r2, r1
 8007fb2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007fb6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007fba:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007fc2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007fc4:	683b      	ldr	r3, [r7, #0]
 8007fc6:	781b      	ldrb	r3, [r3, #0]
 8007fc8:	f003 030f 	and.w	r3, r3, #15
 8007fcc:	2101      	movs	r1, #1
 8007fce:	fa01 f303 	lsl.w	r3, r1, r3
 8007fd2:	041b      	lsls	r3, r3, #16
 8007fd4:	43db      	mvns	r3, r3
 8007fd6:	68f9      	ldr	r1, [r7, #12]
 8007fd8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007fdc:	4013      	ands	r3, r2
 8007fde:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007fe6:	69da      	ldr	r2, [r3, #28]
 8007fe8:	683b      	ldr	r3, [r7, #0]
 8007fea:	781b      	ldrb	r3, [r3, #0]
 8007fec:	f003 030f 	and.w	r3, r3, #15
 8007ff0:	2101      	movs	r1, #1
 8007ff2:	fa01 f303 	lsl.w	r3, r1, r3
 8007ff6:	041b      	lsls	r3, r3, #16
 8007ff8:	43db      	mvns	r3, r3
 8007ffa:	68f9      	ldr	r1, [r7, #12]
 8007ffc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008000:	4013      	ands	r3, r2
 8008002:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8008004:	68bb      	ldr	r3, [r7, #8]
 8008006:	015a      	lsls	r2, r3, #5
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	4413      	add	r3, r2
 800800c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008010:	681a      	ldr	r2, [r3, #0]
 8008012:	68bb      	ldr	r3, [r7, #8]
 8008014:	0159      	lsls	r1, r3, #5
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	440b      	add	r3, r1
 800801a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800801e:	4619      	mov	r1, r3
 8008020:	4b05      	ldr	r3, [pc, #20]	; (8008038 <USB_DeactivateEndpoint+0x1b4>)
 8008022:	4013      	ands	r3, r2
 8008024:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8008026:	2300      	movs	r3, #0
}
 8008028:	4618      	mov	r0, r3
 800802a:	3714      	adds	r7, #20
 800802c:	46bd      	mov	sp, r7
 800802e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008032:	4770      	bx	lr
 8008034:	ec337800 	.word	0xec337800
 8008038:	eff37800 	.word	0xeff37800

0800803c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800803c:	b580      	push	{r7, lr}
 800803e:	b08a      	sub	sp, #40	; 0x28
 8008040:	af02      	add	r7, sp, #8
 8008042:	60f8      	str	r0, [r7, #12]
 8008044:	60b9      	str	r1, [r7, #8]
 8008046:	4613      	mov	r3, r2
 8008048:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800804e:	68bb      	ldr	r3, [r7, #8]
 8008050:	781b      	ldrb	r3, [r3, #0]
 8008052:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008054:	68bb      	ldr	r3, [r7, #8]
 8008056:	785b      	ldrb	r3, [r3, #1]
 8008058:	2b01      	cmp	r3, #1
 800805a:	f040 815c 	bne.w	8008316 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800805e:	68bb      	ldr	r3, [r7, #8]
 8008060:	695b      	ldr	r3, [r3, #20]
 8008062:	2b00      	cmp	r3, #0
 8008064:	d132      	bne.n	80080cc <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008066:	69bb      	ldr	r3, [r7, #24]
 8008068:	015a      	lsls	r2, r3, #5
 800806a:	69fb      	ldr	r3, [r7, #28]
 800806c:	4413      	add	r3, r2
 800806e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008072:	691b      	ldr	r3, [r3, #16]
 8008074:	69ba      	ldr	r2, [r7, #24]
 8008076:	0151      	lsls	r1, r2, #5
 8008078:	69fa      	ldr	r2, [r7, #28]
 800807a:	440a      	add	r2, r1
 800807c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008080:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008084:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008088:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800808a:	69bb      	ldr	r3, [r7, #24]
 800808c:	015a      	lsls	r2, r3, #5
 800808e:	69fb      	ldr	r3, [r7, #28]
 8008090:	4413      	add	r3, r2
 8008092:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008096:	691b      	ldr	r3, [r3, #16]
 8008098:	69ba      	ldr	r2, [r7, #24]
 800809a:	0151      	lsls	r1, r2, #5
 800809c:	69fa      	ldr	r2, [r7, #28]
 800809e:	440a      	add	r2, r1
 80080a0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80080a4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80080a8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80080aa:	69bb      	ldr	r3, [r7, #24]
 80080ac:	015a      	lsls	r2, r3, #5
 80080ae:	69fb      	ldr	r3, [r7, #28]
 80080b0:	4413      	add	r3, r2
 80080b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80080b6:	691b      	ldr	r3, [r3, #16]
 80080b8:	69ba      	ldr	r2, [r7, #24]
 80080ba:	0151      	lsls	r1, r2, #5
 80080bc:	69fa      	ldr	r2, [r7, #28]
 80080be:	440a      	add	r2, r1
 80080c0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80080c4:	0cdb      	lsrs	r3, r3, #19
 80080c6:	04db      	lsls	r3, r3, #19
 80080c8:	6113      	str	r3, [r2, #16]
 80080ca:	e074      	b.n	80081b6 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80080cc:	69bb      	ldr	r3, [r7, #24]
 80080ce:	015a      	lsls	r2, r3, #5
 80080d0:	69fb      	ldr	r3, [r7, #28]
 80080d2:	4413      	add	r3, r2
 80080d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80080d8:	691b      	ldr	r3, [r3, #16]
 80080da:	69ba      	ldr	r2, [r7, #24]
 80080dc:	0151      	lsls	r1, r2, #5
 80080de:	69fa      	ldr	r2, [r7, #28]
 80080e0:	440a      	add	r2, r1
 80080e2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80080e6:	0cdb      	lsrs	r3, r3, #19
 80080e8:	04db      	lsls	r3, r3, #19
 80080ea:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80080ec:	69bb      	ldr	r3, [r7, #24]
 80080ee:	015a      	lsls	r2, r3, #5
 80080f0:	69fb      	ldr	r3, [r7, #28]
 80080f2:	4413      	add	r3, r2
 80080f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80080f8:	691b      	ldr	r3, [r3, #16]
 80080fa:	69ba      	ldr	r2, [r7, #24]
 80080fc:	0151      	lsls	r1, r2, #5
 80080fe:	69fa      	ldr	r2, [r7, #28]
 8008100:	440a      	add	r2, r1
 8008102:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008106:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800810a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800810e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8008110:	69bb      	ldr	r3, [r7, #24]
 8008112:	015a      	lsls	r2, r3, #5
 8008114:	69fb      	ldr	r3, [r7, #28]
 8008116:	4413      	add	r3, r2
 8008118:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800811c:	691a      	ldr	r2, [r3, #16]
 800811e:	68bb      	ldr	r3, [r7, #8]
 8008120:	6959      	ldr	r1, [r3, #20]
 8008122:	68bb      	ldr	r3, [r7, #8]
 8008124:	689b      	ldr	r3, [r3, #8]
 8008126:	440b      	add	r3, r1
 8008128:	1e59      	subs	r1, r3, #1
 800812a:	68bb      	ldr	r3, [r7, #8]
 800812c:	689b      	ldr	r3, [r3, #8]
 800812e:	fbb1 f3f3 	udiv	r3, r1, r3
 8008132:	04d9      	lsls	r1, r3, #19
 8008134:	4b9d      	ldr	r3, [pc, #628]	; (80083ac <USB_EPStartXfer+0x370>)
 8008136:	400b      	ands	r3, r1
 8008138:	69b9      	ldr	r1, [r7, #24]
 800813a:	0148      	lsls	r0, r1, #5
 800813c:	69f9      	ldr	r1, [r7, #28]
 800813e:	4401      	add	r1, r0
 8008140:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8008144:	4313      	orrs	r3, r2
 8008146:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008148:	69bb      	ldr	r3, [r7, #24]
 800814a:	015a      	lsls	r2, r3, #5
 800814c:	69fb      	ldr	r3, [r7, #28]
 800814e:	4413      	add	r3, r2
 8008150:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008154:	691a      	ldr	r2, [r3, #16]
 8008156:	68bb      	ldr	r3, [r7, #8]
 8008158:	695b      	ldr	r3, [r3, #20]
 800815a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800815e:	69b9      	ldr	r1, [r7, #24]
 8008160:	0148      	lsls	r0, r1, #5
 8008162:	69f9      	ldr	r1, [r7, #28]
 8008164:	4401      	add	r1, r0
 8008166:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800816a:	4313      	orrs	r3, r2
 800816c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800816e:	68bb      	ldr	r3, [r7, #8]
 8008170:	78db      	ldrb	r3, [r3, #3]
 8008172:	2b01      	cmp	r3, #1
 8008174:	d11f      	bne.n	80081b6 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8008176:	69bb      	ldr	r3, [r7, #24]
 8008178:	015a      	lsls	r2, r3, #5
 800817a:	69fb      	ldr	r3, [r7, #28]
 800817c:	4413      	add	r3, r2
 800817e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008182:	691b      	ldr	r3, [r3, #16]
 8008184:	69ba      	ldr	r2, [r7, #24]
 8008186:	0151      	lsls	r1, r2, #5
 8008188:	69fa      	ldr	r2, [r7, #28]
 800818a:	440a      	add	r2, r1
 800818c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008190:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8008194:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8008196:	69bb      	ldr	r3, [r7, #24]
 8008198:	015a      	lsls	r2, r3, #5
 800819a:	69fb      	ldr	r3, [r7, #28]
 800819c:	4413      	add	r3, r2
 800819e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80081a2:	691b      	ldr	r3, [r3, #16]
 80081a4:	69ba      	ldr	r2, [r7, #24]
 80081a6:	0151      	lsls	r1, r2, #5
 80081a8:	69fa      	ldr	r2, [r7, #28]
 80081aa:	440a      	add	r2, r1
 80081ac:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80081b0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80081b4:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 80081b6:	79fb      	ldrb	r3, [r7, #7]
 80081b8:	2b01      	cmp	r3, #1
 80081ba:	d14b      	bne.n	8008254 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80081bc:	68bb      	ldr	r3, [r7, #8]
 80081be:	691b      	ldr	r3, [r3, #16]
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d009      	beq.n	80081d8 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80081c4:	69bb      	ldr	r3, [r7, #24]
 80081c6:	015a      	lsls	r2, r3, #5
 80081c8:	69fb      	ldr	r3, [r7, #28]
 80081ca:	4413      	add	r3, r2
 80081cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80081d0:	461a      	mov	r2, r3
 80081d2:	68bb      	ldr	r3, [r7, #8]
 80081d4:	691b      	ldr	r3, [r3, #16]
 80081d6:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80081d8:	68bb      	ldr	r3, [r7, #8]
 80081da:	78db      	ldrb	r3, [r3, #3]
 80081dc:	2b01      	cmp	r3, #1
 80081de:	d128      	bne.n	8008232 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80081e0:	69fb      	ldr	r3, [r7, #28]
 80081e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80081e6:	689b      	ldr	r3, [r3, #8]
 80081e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d110      	bne.n	8008212 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80081f0:	69bb      	ldr	r3, [r7, #24]
 80081f2:	015a      	lsls	r2, r3, #5
 80081f4:	69fb      	ldr	r3, [r7, #28]
 80081f6:	4413      	add	r3, r2
 80081f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	69ba      	ldr	r2, [r7, #24]
 8008200:	0151      	lsls	r1, r2, #5
 8008202:	69fa      	ldr	r2, [r7, #28]
 8008204:	440a      	add	r2, r1
 8008206:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800820a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800820e:	6013      	str	r3, [r2, #0]
 8008210:	e00f      	b.n	8008232 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008212:	69bb      	ldr	r3, [r7, #24]
 8008214:	015a      	lsls	r2, r3, #5
 8008216:	69fb      	ldr	r3, [r7, #28]
 8008218:	4413      	add	r3, r2
 800821a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	69ba      	ldr	r2, [r7, #24]
 8008222:	0151      	lsls	r1, r2, #5
 8008224:	69fa      	ldr	r2, [r7, #28]
 8008226:	440a      	add	r2, r1
 8008228:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800822c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008230:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008232:	69bb      	ldr	r3, [r7, #24]
 8008234:	015a      	lsls	r2, r3, #5
 8008236:	69fb      	ldr	r3, [r7, #28]
 8008238:	4413      	add	r3, r2
 800823a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	69ba      	ldr	r2, [r7, #24]
 8008242:	0151      	lsls	r1, r2, #5
 8008244:	69fa      	ldr	r2, [r7, #28]
 8008246:	440a      	add	r2, r1
 8008248:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800824c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008250:	6013      	str	r3, [r2, #0]
 8008252:	e12f      	b.n	80084b4 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008254:	69bb      	ldr	r3, [r7, #24]
 8008256:	015a      	lsls	r2, r3, #5
 8008258:	69fb      	ldr	r3, [r7, #28]
 800825a:	4413      	add	r3, r2
 800825c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	69ba      	ldr	r2, [r7, #24]
 8008264:	0151      	lsls	r1, r2, #5
 8008266:	69fa      	ldr	r2, [r7, #28]
 8008268:	440a      	add	r2, r1
 800826a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800826e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008272:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008274:	68bb      	ldr	r3, [r7, #8]
 8008276:	78db      	ldrb	r3, [r3, #3]
 8008278:	2b01      	cmp	r3, #1
 800827a:	d015      	beq.n	80082a8 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800827c:	68bb      	ldr	r3, [r7, #8]
 800827e:	695b      	ldr	r3, [r3, #20]
 8008280:	2b00      	cmp	r3, #0
 8008282:	f000 8117 	beq.w	80084b4 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008286:	69fb      	ldr	r3, [r7, #28]
 8008288:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800828c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800828e:	68bb      	ldr	r3, [r7, #8]
 8008290:	781b      	ldrb	r3, [r3, #0]
 8008292:	f003 030f 	and.w	r3, r3, #15
 8008296:	2101      	movs	r1, #1
 8008298:	fa01 f303 	lsl.w	r3, r1, r3
 800829c:	69f9      	ldr	r1, [r7, #28]
 800829e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80082a2:	4313      	orrs	r3, r2
 80082a4:	634b      	str	r3, [r1, #52]	; 0x34
 80082a6:	e105      	b.n	80084b4 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80082a8:	69fb      	ldr	r3, [r7, #28]
 80082aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80082ae:	689b      	ldr	r3, [r3, #8]
 80082b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d110      	bne.n	80082da <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80082b8:	69bb      	ldr	r3, [r7, #24]
 80082ba:	015a      	lsls	r2, r3, #5
 80082bc:	69fb      	ldr	r3, [r7, #28]
 80082be:	4413      	add	r3, r2
 80082c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	69ba      	ldr	r2, [r7, #24]
 80082c8:	0151      	lsls	r1, r2, #5
 80082ca:	69fa      	ldr	r2, [r7, #28]
 80082cc:	440a      	add	r2, r1
 80082ce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80082d2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80082d6:	6013      	str	r3, [r2, #0]
 80082d8:	e00f      	b.n	80082fa <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80082da:	69bb      	ldr	r3, [r7, #24]
 80082dc:	015a      	lsls	r2, r3, #5
 80082de:	69fb      	ldr	r3, [r7, #28]
 80082e0:	4413      	add	r3, r2
 80082e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	69ba      	ldr	r2, [r7, #24]
 80082ea:	0151      	lsls	r1, r2, #5
 80082ec:	69fa      	ldr	r2, [r7, #28]
 80082ee:	440a      	add	r2, r1
 80082f0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80082f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80082f8:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80082fa:	68bb      	ldr	r3, [r7, #8]
 80082fc:	68d9      	ldr	r1, [r3, #12]
 80082fe:	68bb      	ldr	r3, [r7, #8]
 8008300:	781a      	ldrb	r2, [r3, #0]
 8008302:	68bb      	ldr	r3, [r7, #8]
 8008304:	695b      	ldr	r3, [r3, #20]
 8008306:	b298      	uxth	r0, r3
 8008308:	79fb      	ldrb	r3, [r7, #7]
 800830a:	9300      	str	r3, [sp, #0]
 800830c:	4603      	mov	r3, r0
 800830e:	68f8      	ldr	r0, [r7, #12]
 8008310:	f000 fa2b 	bl	800876a <USB_WritePacket>
 8008314:	e0ce      	b.n	80084b4 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008316:	69bb      	ldr	r3, [r7, #24]
 8008318:	015a      	lsls	r2, r3, #5
 800831a:	69fb      	ldr	r3, [r7, #28]
 800831c:	4413      	add	r3, r2
 800831e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008322:	691b      	ldr	r3, [r3, #16]
 8008324:	69ba      	ldr	r2, [r7, #24]
 8008326:	0151      	lsls	r1, r2, #5
 8008328:	69fa      	ldr	r2, [r7, #28]
 800832a:	440a      	add	r2, r1
 800832c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008330:	0cdb      	lsrs	r3, r3, #19
 8008332:	04db      	lsls	r3, r3, #19
 8008334:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008336:	69bb      	ldr	r3, [r7, #24]
 8008338:	015a      	lsls	r2, r3, #5
 800833a:	69fb      	ldr	r3, [r7, #28]
 800833c:	4413      	add	r3, r2
 800833e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008342:	691b      	ldr	r3, [r3, #16]
 8008344:	69ba      	ldr	r2, [r7, #24]
 8008346:	0151      	lsls	r1, r2, #5
 8008348:	69fa      	ldr	r2, [r7, #28]
 800834a:	440a      	add	r2, r1
 800834c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008350:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008354:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008358:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800835a:	68bb      	ldr	r3, [r7, #8]
 800835c:	695b      	ldr	r3, [r3, #20]
 800835e:	2b00      	cmp	r3, #0
 8008360:	d126      	bne.n	80083b0 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8008362:	69bb      	ldr	r3, [r7, #24]
 8008364:	015a      	lsls	r2, r3, #5
 8008366:	69fb      	ldr	r3, [r7, #28]
 8008368:	4413      	add	r3, r2
 800836a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800836e:	691a      	ldr	r2, [r3, #16]
 8008370:	68bb      	ldr	r3, [r7, #8]
 8008372:	689b      	ldr	r3, [r3, #8]
 8008374:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008378:	69b9      	ldr	r1, [r7, #24]
 800837a:	0148      	lsls	r0, r1, #5
 800837c:	69f9      	ldr	r1, [r7, #28]
 800837e:	4401      	add	r1, r0
 8008380:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008384:	4313      	orrs	r3, r2
 8008386:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008388:	69bb      	ldr	r3, [r7, #24]
 800838a:	015a      	lsls	r2, r3, #5
 800838c:	69fb      	ldr	r3, [r7, #28]
 800838e:	4413      	add	r3, r2
 8008390:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008394:	691b      	ldr	r3, [r3, #16]
 8008396:	69ba      	ldr	r2, [r7, #24]
 8008398:	0151      	lsls	r1, r2, #5
 800839a:	69fa      	ldr	r2, [r7, #28]
 800839c:	440a      	add	r2, r1
 800839e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80083a2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80083a6:	6113      	str	r3, [r2, #16]
 80083a8:	e036      	b.n	8008418 <USB_EPStartXfer+0x3dc>
 80083aa:	bf00      	nop
 80083ac:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80083b0:	68bb      	ldr	r3, [r7, #8]
 80083b2:	695a      	ldr	r2, [r3, #20]
 80083b4:	68bb      	ldr	r3, [r7, #8]
 80083b6:	689b      	ldr	r3, [r3, #8]
 80083b8:	4413      	add	r3, r2
 80083ba:	1e5a      	subs	r2, r3, #1
 80083bc:	68bb      	ldr	r3, [r7, #8]
 80083be:	689b      	ldr	r3, [r3, #8]
 80083c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80083c4:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80083c6:	69bb      	ldr	r3, [r7, #24]
 80083c8:	015a      	lsls	r2, r3, #5
 80083ca:	69fb      	ldr	r3, [r7, #28]
 80083cc:	4413      	add	r3, r2
 80083ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80083d2:	691a      	ldr	r2, [r3, #16]
 80083d4:	8afb      	ldrh	r3, [r7, #22]
 80083d6:	04d9      	lsls	r1, r3, #19
 80083d8:	4b39      	ldr	r3, [pc, #228]	; (80084c0 <USB_EPStartXfer+0x484>)
 80083da:	400b      	ands	r3, r1
 80083dc:	69b9      	ldr	r1, [r7, #24]
 80083de:	0148      	lsls	r0, r1, #5
 80083e0:	69f9      	ldr	r1, [r7, #28]
 80083e2:	4401      	add	r1, r0
 80083e4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80083e8:	4313      	orrs	r3, r2
 80083ea:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 80083ec:	69bb      	ldr	r3, [r7, #24]
 80083ee:	015a      	lsls	r2, r3, #5
 80083f0:	69fb      	ldr	r3, [r7, #28]
 80083f2:	4413      	add	r3, r2
 80083f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80083f8:	691a      	ldr	r2, [r3, #16]
 80083fa:	68bb      	ldr	r3, [r7, #8]
 80083fc:	689b      	ldr	r3, [r3, #8]
 80083fe:	8af9      	ldrh	r1, [r7, #22]
 8008400:	fb01 f303 	mul.w	r3, r1, r3
 8008404:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008408:	69b9      	ldr	r1, [r7, #24]
 800840a:	0148      	lsls	r0, r1, #5
 800840c:	69f9      	ldr	r1, [r7, #28]
 800840e:	4401      	add	r1, r0
 8008410:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008414:	4313      	orrs	r3, r2
 8008416:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8008418:	79fb      	ldrb	r3, [r7, #7]
 800841a:	2b01      	cmp	r3, #1
 800841c:	d10d      	bne.n	800843a <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800841e:	68bb      	ldr	r3, [r7, #8]
 8008420:	68db      	ldr	r3, [r3, #12]
 8008422:	2b00      	cmp	r3, #0
 8008424:	d009      	beq.n	800843a <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8008426:	68bb      	ldr	r3, [r7, #8]
 8008428:	68d9      	ldr	r1, [r3, #12]
 800842a:	69bb      	ldr	r3, [r7, #24]
 800842c:	015a      	lsls	r2, r3, #5
 800842e:	69fb      	ldr	r3, [r7, #28]
 8008430:	4413      	add	r3, r2
 8008432:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008436:	460a      	mov	r2, r1
 8008438:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800843a:	68bb      	ldr	r3, [r7, #8]
 800843c:	78db      	ldrb	r3, [r3, #3]
 800843e:	2b01      	cmp	r3, #1
 8008440:	d128      	bne.n	8008494 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008442:	69fb      	ldr	r3, [r7, #28]
 8008444:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008448:	689b      	ldr	r3, [r3, #8]
 800844a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800844e:	2b00      	cmp	r3, #0
 8008450:	d110      	bne.n	8008474 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8008452:	69bb      	ldr	r3, [r7, #24]
 8008454:	015a      	lsls	r2, r3, #5
 8008456:	69fb      	ldr	r3, [r7, #28]
 8008458:	4413      	add	r3, r2
 800845a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	69ba      	ldr	r2, [r7, #24]
 8008462:	0151      	lsls	r1, r2, #5
 8008464:	69fa      	ldr	r2, [r7, #28]
 8008466:	440a      	add	r2, r1
 8008468:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800846c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008470:	6013      	str	r3, [r2, #0]
 8008472:	e00f      	b.n	8008494 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8008474:	69bb      	ldr	r3, [r7, #24]
 8008476:	015a      	lsls	r2, r3, #5
 8008478:	69fb      	ldr	r3, [r7, #28]
 800847a:	4413      	add	r3, r2
 800847c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	69ba      	ldr	r2, [r7, #24]
 8008484:	0151      	lsls	r1, r2, #5
 8008486:	69fa      	ldr	r2, [r7, #28]
 8008488:	440a      	add	r2, r1
 800848a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800848e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008492:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008494:	69bb      	ldr	r3, [r7, #24]
 8008496:	015a      	lsls	r2, r3, #5
 8008498:	69fb      	ldr	r3, [r7, #28]
 800849a:	4413      	add	r3, r2
 800849c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	69ba      	ldr	r2, [r7, #24]
 80084a4:	0151      	lsls	r1, r2, #5
 80084a6:	69fa      	ldr	r2, [r7, #28]
 80084a8:	440a      	add	r2, r1
 80084aa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80084ae:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80084b2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80084b4:	2300      	movs	r3, #0
}
 80084b6:	4618      	mov	r0, r3
 80084b8:	3720      	adds	r7, #32
 80084ba:	46bd      	mov	sp, r7
 80084bc:	bd80      	pop	{r7, pc}
 80084be:	bf00      	nop
 80084c0:	1ff80000 	.word	0x1ff80000

080084c4 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80084c4:	b480      	push	{r7}
 80084c6:	b087      	sub	sp, #28
 80084c8:	af00      	add	r7, sp, #0
 80084ca:	60f8      	str	r0, [r7, #12]
 80084cc:	60b9      	str	r1, [r7, #8]
 80084ce:	4613      	mov	r3, r2
 80084d0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 80084d6:	68bb      	ldr	r3, [r7, #8]
 80084d8:	781b      	ldrb	r3, [r3, #0]
 80084da:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80084dc:	68bb      	ldr	r3, [r7, #8]
 80084de:	785b      	ldrb	r3, [r3, #1]
 80084e0:	2b01      	cmp	r3, #1
 80084e2:	f040 80cd 	bne.w	8008680 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80084e6:	68bb      	ldr	r3, [r7, #8]
 80084e8:	695b      	ldr	r3, [r3, #20]
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d132      	bne.n	8008554 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80084ee:	693b      	ldr	r3, [r7, #16]
 80084f0:	015a      	lsls	r2, r3, #5
 80084f2:	697b      	ldr	r3, [r7, #20]
 80084f4:	4413      	add	r3, r2
 80084f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084fa:	691b      	ldr	r3, [r3, #16]
 80084fc:	693a      	ldr	r2, [r7, #16]
 80084fe:	0151      	lsls	r1, r2, #5
 8008500:	697a      	ldr	r2, [r7, #20]
 8008502:	440a      	add	r2, r1
 8008504:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008508:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800850c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008510:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008512:	693b      	ldr	r3, [r7, #16]
 8008514:	015a      	lsls	r2, r3, #5
 8008516:	697b      	ldr	r3, [r7, #20]
 8008518:	4413      	add	r3, r2
 800851a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800851e:	691b      	ldr	r3, [r3, #16]
 8008520:	693a      	ldr	r2, [r7, #16]
 8008522:	0151      	lsls	r1, r2, #5
 8008524:	697a      	ldr	r2, [r7, #20]
 8008526:	440a      	add	r2, r1
 8008528:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800852c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008530:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008532:	693b      	ldr	r3, [r7, #16]
 8008534:	015a      	lsls	r2, r3, #5
 8008536:	697b      	ldr	r3, [r7, #20]
 8008538:	4413      	add	r3, r2
 800853a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800853e:	691b      	ldr	r3, [r3, #16]
 8008540:	693a      	ldr	r2, [r7, #16]
 8008542:	0151      	lsls	r1, r2, #5
 8008544:	697a      	ldr	r2, [r7, #20]
 8008546:	440a      	add	r2, r1
 8008548:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800854c:	0cdb      	lsrs	r3, r3, #19
 800854e:	04db      	lsls	r3, r3, #19
 8008550:	6113      	str	r3, [r2, #16]
 8008552:	e04e      	b.n	80085f2 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008554:	693b      	ldr	r3, [r7, #16]
 8008556:	015a      	lsls	r2, r3, #5
 8008558:	697b      	ldr	r3, [r7, #20]
 800855a:	4413      	add	r3, r2
 800855c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008560:	691b      	ldr	r3, [r3, #16]
 8008562:	693a      	ldr	r2, [r7, #16]
 8008564:	0151      	lsls	r1, r2, #5
 8008566:	697a      	ldr	r2, [r7, #20]
 8008568:	440a      	add	r2, r1
 800856a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800856e:	0cdb      	lsrs	r3, r3, #19
 8008570:	04db      	lsls	r3, r3, #19
 8008572:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008574:	693b      	ldr	r3, [r7, #16]
 8008576:	015a      	lsls	r2, r3, #5
 8008578:	697b      	ldr	r3, [r7, #20]
 800857a:	4413      	add	r3, r2
 800857c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008580:	691b      	ldr	r3, [r3, #16]
 8008582:	693a      	ldr	r2, [r7, #16]
 8008584:	0151      	lsls	r1, r2, #5
 8008586:	697a      	ldr	r2, [r7, #20]
 8008588:	440a      	add	r2, r1
 800858a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800858e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008592:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008596:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8008598:	68bb      	ldr	r3, [r7, #8]
 800859a:	695a      	ldr	r2, [r3, #20]
 800859c:	68bb      	ldr	r3, [r7, #8]
 800859e:	689b      	ldr	r3, [r3, #8]
 80085a0:	429a      	cmp	r2, r3
 80085a2:	d903      	bls.n	80085ac <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 80085a4:	68bb      	ldr	r3, [r7, #8]
 80085a6:	689a      	ldr	r2, [r3, #8]
 80085a8:	68bb      	ldr	r3, [r7, #8]
 80085aa:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80085ac:	693b      	ldr	r3, [r7, #16]
 80085ae:	015a      	lsls	r2, r3, #5
 80085b0:	697b      	ldr	r3, [r7, #20]
 80085b2:	4413      	add	r3, r2
 80085b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80085b8:	691b      	ldr	r3, [r3, #16]
 80085ba:	693a      	ldr	r2, [r7, #16]
 80085bc:	0151      	lsls	r1, r2, #5
 80085be:	697a      	ldr	r2, [r7, #20]
 80085c0:	440a      	add	r2, r1
 80085c2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80085c6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80085ca:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80085cc:	693b      	ldr	r3, [r7, #16]
 80085ce:	015a      	lsls	r2, r3, #5
 80085d0:	697b      	ldr	r3, [r7, #20]
 80085d2:	4413      	add	r3, r2
 80085d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80085d8:	691a      	ldr	r2, [r3, #16]
 80085da:	68bb      	ldr	r3, [r7, #8]
 80085dc:	695b      	ldr	r3, [r3, #20]
 80085de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80085e2:	6939      	ldr	r1, [r7, #16]
 80085e4:	0148      	lsls	r0, r1, #5
 80085e6:	6979      	ldr	r1, [r7, #20]
 80085e8:	4401      	add	r1, r0
 80085ea:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80085ee:	4313      	orrs	r3, r2
 80085f0:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80085f2:	79fb      	ldrb	r3, [r7, #7]
 80085f4:	2b01      	cmp	r3, #1
 80085f6:	d11e      	bne.n	8008636 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80085f8:	68bb      	ldr	r3, [r7, #8]
 80085fa:	691b      	ldr	r3, [r3, #16]
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d009      	beq.n	8008614 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008600:	693b      	ldr	r3, [r7, #16]
 8008602:	015a      	lsls	r2, r3, #5
 8008604:	697b      	ldr	r3, [r7, #20]
 8008606:	4413      	add	r3, r2
 8008608:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800860c:	461a      	mov	r2, r3
 800860e:	68bb      	ldr	r3, [r7, #8]
 8008610:	691b      	ldr	r3, [r3, #16]
 8008612:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008614:	693b      	ldr	r3, [r7, #16]
 8008616:	015a      	lsls	r2, r3, #5
 8008618:	697b      	ldr	r3, [r7, #20]
 800861a:	4413      	add	r3, r2
 800861c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	693a      	ldr	r2, [r7, #16]
 8008624:	0151      	lsls	r1, r2, #5
 8008626:	697a      	ldr	r2, [r7, #20]
 8008628:	440a      	add	r2, r1
 800862a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800862e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008632:	6013      	str	r3, [r2, #0]
 8008634:	e092      	b.n	800875c <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008636:	693b      	ldr	r3, [r7, #16]
 8008638:	015a      	lsls	r2, r3, #5
 800863a:	697b      	ldr	r3, [r7, #20]
 800863c:	4413      	add	r3, r2
 800863e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	693a      	ldr	r2, [r7, #16]
 8008646:	0151      	lsls	r1, r2, #5
 8008648:	697a      	ldr	r2, [r7, #20]
 800864a:	440a      	add	r2, r1
 800864c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008650:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008654:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8008656:	68bb      	ldr	r3, [r7, #8]
 8008658:	695b      	ldr	r3, [r3, #20]
 800865a:	2b00      	cmp	r3, #0
 800865c:	d07e      	beq.n	800875c <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800865e:	697b      	ldr	r3, [r7, #20]
 8008660:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008664:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008666:	68bb      	ldr	r3, [r7, #8]
 8008668:	781b      	ldrb	r3, [r3, #0]
 800866a:	f003 030f 	and.w	r3, r3, #15
 800866e:	2101      	movs	r1, #1
 8008670:	fa01 f303 	lsl.w	r3, r1, r3
 8008674:	6979      	ldr	r1, [r7, #20]
 8008676:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800867a:	4313      	orrs	r3, r2
 800867c:	634b      	str	r3, [r1, #52]	; 0x34
 800867e:	e06d      	b.n	800875c <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008680:	693b      	ldr	r3, [r7, #16]
 8008682:	015a      	lsls	r2, r3, #5
 8008684:	697b      	ldr	r3, [r7, #20]
 8008686:	4413      	add	r3, r2
 8008688:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800868c:	691b      	ldr	r3, [r3, #16]
 800868e:	693a      	ldr	r2, [r7, #16]
 8008690:	0151      	lsls	r1, r2, #5
 8008692:	697a      	ldr	r2, [r7, #20]
 8008694:	440a      	add	r2, r1
 8008696:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800869a:	0cdb      	lsrs	r3, r3, #19
 800869c:	04db      	lsls	r3, r3, #19
 800869e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80086a0:	693b      	ldr	r3, [r7, #16]
 80086a2:	015a      	lsls	r2, r3, #5
 80086a4:	697b      	ldr	r3, [r7, #20]
 80086a6:	4413      	add	r3, r2
 80086a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80086ac:	691b      	ldr	r3, [r3, #16]
 80086ae:	693a      	ldr	r2, [r7, #16]
 80086b0:	0151      	lsls	r1, r2, #5
 80086b2:	697a      	ldr	r2, [r7, #20]
 80086b4:	440a      	add	r2, r1
 80086b6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80086ba:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80086be:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80086c2:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 80086c4:	68bb      	ldr	r3, [r7, #8]
 80086c6:	695b      	ldr	r3, [r3, #20]
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d003      	beq.n	80086d4 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 80086cc:	68bb      	ldr	r3, [r7, #8]
 80086ce:	689a      	ldr	r2, [r3, #8]
 80086d0:	68bb      	ldr	r3, [r7, #8]
 80086d2:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80086d4:	693b      	ldr	r3, [r7, #16]
 80086d6:	015a      	lsls	r2, r3, #5
 80086d8:	697b      	ldr	r3, [r7, #20]
 80086da:	4413      	add	r3, r2
 80086dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80086e0:	691b      	ldr	r3, [r3, #16]
 80086e2:	693a      	ldr	r2, [r7, #16]
 80086e4:	0151      	lsls	r1, r2, #5
 80086e6:	697a      	ldr	r2, [r7, #20]
 80086e8:	440a      	add	r2, r1
 80086ea:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80086ee:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80086f2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 80086f4:	693b      	ldr	r3, [r7, #16]
 80086f6:	015a      	lsls	r2, r3, #5
 80086f8:	697b      	ldr	r3, [r7, #20]
 80086fa:	4413      	add	r3, r2
 80086fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008700:	691a      	ldr	r2, [r3, #16]
 8008702:	68bb      	ldr	r3, [r7, #8]
 8008704:	689b      	ldr	r3, [r3, #8]
 8008706:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800870a:	6939      	ldr	r1, [r7, #16]
 800870c:	0148      	lsls	r0, r1, #5
 800870e:	6979      	ldr	r1, [r7, #20]
 8008710:	4401      	add	r1, r0
 8008712:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008716:	4313      	orrs	r3, r2
 8008718:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800871a:	79fb      	ldrb	r3, [r7, #7]
 800871c:	2b01      	cmp	r3, #1
 800871e:	d10d      	bne.n	800873c <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8008720:	68bb      	ldr	r3, [r7, #8]
 8008722:	68db      	ldr	r3, [r3, #12]
 8008724:	2b00      	cmp	r3, #0
 8008726:	d009      	beq.n	800873c <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8008728:	68bb      	ldr	r3, [r7, #8]
 800872a:	68d9      	ldr	r1, [r3, #12]
 800872c:	693b      	ldr	r3, [r7, #16]
 800872e:	015a      	lsls	r2, r3, #5
 8008730:	697b      	ldr	r3, [r7, #20]
 8008732:	4413      	add	r3, r2
 8008734:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008738:	460a      	mov	r2, r1
 800873a:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800873c:	693b      	ldr	r3, [r7, #16]
 800873e:	015a      	lsls	r2, r3, #5
 8008740:	697b      	ldr	r3, [r7, #20]
 8008742:	4413      	add	r3, r2
 8008744:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	693a      	ldr	r2, [r7, #16]
 800874c:	0151      	lsls	r1, r2, #5
 800874e:	697a      	ldr	r2, [r7, #20]
 8008750:	440a      	add	r2, r1
 8008752:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008756:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800875a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800875c:	2300      	movs	r3, #0
}
 800875e:	4618      	mov	r0, r3
 8008760:	371c      	adds	r7, #28
 8008762:	46bd      	mov	sp, r7
 8008764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008768:	4770      	bx	lr

0800876a <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800876a:	b480      	push	{r7}
 800876c:	b089      	sub	sp, #36	; 0x24
 800876e:	af00      	add	r7, sp, #0
 8008770:	60f8      	str	r0, [r7, #12]
 8008772:	60b9      	str	r1, [r7, #8]
 8008774:	4611      	mov	r1, r2
 8008776:	461a      	mov	r2, r3
 8008778:	460b      	mov	r3, r1
 800877a:	71fb      	strb	r3, [r7, #7]
 800877c:	4613      	mov	r3, r2
 800877e:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8008784:	68bb      	ldr	r3, [r7, #8]
 8008786:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 8008788:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800878c:	2b00      	cmp	r3, #0
 800878e:	d11a      	bne.n	80087c6 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8008790:	88bb      	ldrh	r3, [r7, #4]
 8008792:	3303      	adds	r3, #3
 8008794:	089b      	lsrs	r3, r3, #2
 8008796:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008798:	2300      	movs	r3, #0
 800879a:	61bb      	str	r3, [r7, #24]
 800879c:	e00f      	b.n	80087be <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800879e:	79fb      	ldrb	r3, [r7, #7]
 80087a0:	031a      	lsls	r2, r3, #12
 80087a2:	697b      	ldr	r3, [r7, #20]
 80087a4:	4413      	add	r3, r2
 80087a6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80087aa:	461a      	mov	r2, r3
 80087ac:	69fb      	ldr	r3, [r7, #28]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	6013      	str	r3, [r2, #0]
      pSrc++;
 80087b2:	69fb      	ldr	r3, [r7, #28]
 80087b4:	3304      	adds	r3, #4
 80087b6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80087b8:	69bb      	ldr	r3, [r7, #24]
 80087ba:	3301      	adds	r3, #1
 80087bc:	61bb      	str	r3, [r7, #24]
 80087be:	69ba      	ldr	r2, [r7, #24]
 80087c0:	693b      	ldr	r3, [r7, #16]
 80087c2:	429a      	cmp	r2, r3
 80087c4:	d3eb      	bcc.n	800879e <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80087c6:	2300      	movs	r3, #0
}
 80087c8:	4618      	mov	r0, r3
 80087ca:	3724      	adds	r7, #36	; 0x24
 80087cc:	46bd      	mov	sp, r7
 80087ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087d2:	4770      	bx	lr

080087d4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80087d4:	b480      	push	{r7}
 80087d6:	b089      	sub	sp, #36	; 0x24
 80087d8:	af00      	add	r7, sp, #0
 80087da:	60f8      	str	r0, [r7, #12]
 80087dc:	60b9      	str	r1, [r7, #8]
 80087de:	4613      	mov	r3, r2
 80087e0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 80087e6:	68bb      	ldr	r3, [r7, #8]
 80087e8:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 80087ea:	88fb      	ldrh	r3, [r7, #6]
 80087ec:	3303      	adds	r3, #3
 80087ee:	089b      	lsrs	r3, r3, #2
 80087f0:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 80087f2:	2300      	movs	r3, #0
 80087f4:	61bb      	str	r3, [r7, #24]
 80087f6:	e00b      	b.n	8008810 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80087f8:	697b      	ldr	r3, [r7, #20]
 80087fa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80087fe:	681a      	ldr	r2, [r3, #0]
 8008800:	69fb      	ldr	r3, [r7, #28]
 8008802:	601a      	str	r2, [r3, #0]
    pDest++;
 8008804:	69fb      	ldr	r3, [r7, #28]
 8008806:	3304      	adds	r3, #4
 8008808:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800880a:	69bb      	ldr	r3, [r7, #24]
 800880c:	3301      	adds	r3, #1
 800880e:	61bb      	str	r3, [r7, #24]
 8008810:	69ba      	ldr	r2, [r7, #24]
 8008812:	693b      	ldr	r3, [r7, #16]
 8008814:	429a      	cmp	r2, r3
 8008816:	d3ef      	bcc.n	80087f8 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8008818:	69fb      	ldr	r3, [r7, #28]
}
 800881a:	4618      	mov	r0, r3
 800881c:	3724      	adds	r7, #36	; 0x24
 800881e:	46bd      	mov	sp, r7
 8008820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008824:	4770      	bx	lr

08008826 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008826:	b480      	push	{r7}
 8008828:	b085      	sub	sp, #20
 800882a:	af00      	add	r7, sp, #0
 800882c:	6078      	str	r0, [r7, #4]
 800882e:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008834:	683b      	ldr	r3, [r7, #0]
 8008836:	781b      	ldrb	r3, [r3, #0]
 8008838:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800883a:	683b      	ldr	r3, [r7, #0]
 800883c:	785b      	ldrb	r3, [r3, #1]
 800883e:	2b01      	cmp	r3, #1
 8008840:	d12c      	bne.n	800889c <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008842:	68bb      	ldr	r3, [r7, #8]
 8008844:	015a      	lsls	r2, r3, #5
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	4413      	add	r3, r2
 800884a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	2b00      	cmp	r3, #0
 8008852:	db12      	blt.n	800887a <USB_EPSetStall+0x54>
 8008854:	68bb      	ldr	r3, [r7, #8]
 8008856:	2b00      	cmp	r3, #0
 8008858:	d00f      	beq.n	800887a <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800885a:	68bb      	ldr	r3, [r7, #8]
 800885c:	015a      	lsls	r2, r3, #5
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	4413      	add	r3, r2
 8008862:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	68ba      	ldr	r2, [r7, #8]
 800886a:	0151      	lsls	r1, r2, #5
 800886c:	68fa      	ldr	r2, [r7, #12]
 800886e:	440a      	add	r2, r1
 8008870:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008874:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008878:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800887a:	68bb      	ldr	r3, [r7, #8]
 800887c:	015a      	lsls	r2, r3, #5
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	4413      	add	r3, r2
 8008882:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	68ba      	ldr	r2, [r7, #8]
 800888a:	0151      	lsls	r1, r2, #5
 800888c:	68fa      	ldr	r2, [r7, #12]
 800888e:	440a      	add	r2, r1
 8008890:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008894:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008898:	6013      	str	r3, [r2, #0]
 800889a:	e02b      	b.n	80088f4 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800889c:	68bb      	ldr	r3, [r7, #8]
 800889e:	015a      	lsls	r2, r3, #5
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	4413      	add	r3, r2
 80088a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	db12      	blt.n	80088d4 <USB_EPSetStall+0xae>
 80088ae:	68bb      	ldr	r3, [r7, #8]
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d00f      	beq.n	80088d4 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80088b4:	68bb      	ldr	r3, [r7, #8]
 80088b6:	015a      	lsls	r2, r3, #5
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	4413      	add	r3, r2
 80088bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	68ba      	ldr	r2, [r7, #8]
 80088c4:	0151      	lsls	r1, r2, #5
 80088c6:	68fa      	ldr	r2, [r7, #12]
 80088c8:	440a      	add	r2, r1
 80088ca:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80088ce:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80088d2:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80088d4:	68bb      	ldr	r3, [r7, #8]
 80088d6:	015a      	lsls	r2, r3, #5
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	4413      	add	r3, r2
 80088dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	68ba      	ldr	r2, [r7, #8]
 80088e4:	0151      	lsls	r1, r2, #5
 80088e6:	68fa      	ldr	r2, [r7, #12]
 80088e8:	440a      	add	r2, r1
 80088ea:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80088ee:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80088f2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80088f4:	2300      	movs	r3, #0
}
 80088f6:	4618      	mov	r0, r3
 80088f8:	3714      	adds	r7, #20
 80088fa:	46bd      	mov	sp, r7
 80088fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008900:	4770      	bx	lr

08008902 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008902:	b480      	push	{r7}
 8008904:	b085      	sub	sp, #20
 8008906:	af00      	add	r7, sp, #0
 8008908:	6078      	str	r0, [r7, #4]
 800890a:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008910:	683b      	ldr	r3, [r7, #0]
 8008912:	781b      	ldrb	r3, [r3, #0]
 8008914:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008916:	683b      	ldr	r3, [r7, #0]
 8008918:	785b      	ldrb	r3, [r3, #1]
 800891a:	2b01      	cmp	r3, #1
 800891c:	d128      	bne.n	8008970 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800891e:	68bb      	ldr	r3, [r7, #8]
 8008920:	015a      	lsls	r2, r3, #5
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	4413      	add	r3, r2
 8008926:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	68ba      	ldr	r2, [r7, #8]
 800892e:	0151      	lsls	r1, r2, #5
 8008930:	68fa      	ldr	r2, [r7, #12]
 8008932:	440a      	add	r2, r1
 8008934:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008938:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800893c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800893e:	683b      	ldr	r3, [r7, #0]
 8008940:	78db      	ldrb	r3, [r3, #3]
 8008942:	2b03      	cmp	r3, #3
 8008944:	d003      	beq.n	800894e <USB_EPClearStall+0x4c>
 8008946:	683b      	ldr	r3, [r7, #0]
 8008948:	78db      	ldrb	r3, [r3, #3]
 800894a:	2b02      	cmp	r3, #2
 800894c:	d138      	bne.n	80089c0 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800894e:	68bb      	ldr	r3, [r7, #8]
 8008950:	015a      	lsls	r2, r3, #5
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	4413      	add	r3, r2
 8008956:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	68ba      	ldr	r2, [r7, #8]
 800895e:	0151      	lsls	r1, r2, #5
 8008960:	68fa      	ldr	r2, [r7, #12]
 8008962:	440a      	add	r2, r1
 8008964:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008968:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800896c:	6013      	str	r3, [r2, #0]
 800896e:	e027      	b.n	80089c0 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008970:	68bb      	ldr	r3, [r7, #8]
 8008972:	015a      	lsls	r2, r3, #5
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	4413      	add	r3, r2
 8008978:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	68ba      	ldr	r2, [r7, #8]
 8008980:	0151      	lsls	r1, r2, #5
 8008982:	68fa      	ldr	r2, [r7, #12]
 8008984:	440a      	add	r2, r1
 8008986:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800898a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800898e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008990:	683b      	ldr	r3, [r7, #0]
 8008992:	78db      	ldrb	r3, [r3, #3]
 8008994:	2b03      	cmp	r3, #3
 8008996:	d003      	beq.n	80089a0 <USB_EPClearStall+0x9e>
 8008998:	683b      	ldr	r3, [r7, #0]
 800899a:	78db      	ldrb	r3, [r3, #3]
 800899c:	2b02      	cmp	r3, #2
 800899e:	d10f      	bne.n	80089c0 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80089a0:	68bb      	ldr	r3, [r7, #8]
 80089a2:	015a      	lsls	r2, r3, #5
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	4413      	add	r3, r2
 80089a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	68ba      	ldr	r2, [r7, #8]
 80089b0:	0151      	lsls	r1, r2, #5
 80089b2:	68fa      	ldr	r2, [r7, #12]
 80089b4:	440a      	add	r2, r1
 80089b6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80089ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80089be:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80089c0:	2300      	movs	r3, #0
}
 80089c2:	4618      	mov	r0, r3
 80089c4:	3714      	adds	r7, #20
 80089c6:	46bd      	mov	sp, r7
 80089c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089cc:	4770      	bx	lr

080089ce <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80089ce:	b480      	push	{r7}
 80089d0:	b085      	sub	sp, #20
 80089d2:	af00      	add	r7, sp, #0
 80089d4:	6078      	str	r0, [r7, #4]
 80089d6:	460b      	mov	r3, r1
 80089d8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	68fa      	ldr	r2, [r7, #12]
 80089e8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80089ec:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80089f0:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80089f8:	681a      	ldr	r2, [r3, #0]
 80089fa:	78fb      	ldrb	r3, [r7, #3]
 80089fc:	011b      	lsls	r3, r3, #4
 80089fe:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8008a02:	68f9      	ldr	r1, [r7, #12]
 8008a04:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008a08:	4313      	orrs	r3, r2
 8008a0a:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8008a0c:	2300      	movs	r3, #0
}
 8008a0e:	4618      	mov	r0, r3
 8008a10:	3714      	adds	r7, #20
 8008a12:	46bd      	mov	sp, r7
 8008a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a18:	4770      	bx	lr

08008a1a <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008a1a:	b480      	push	{r7}
 8008a1c:	b085      	sub	sp, #20
 8008a1e:	af00      	add	r7, sp, #0
 8008a20:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	68fa      	ldr	r2, [r7, #12]
 8008a30:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008a34:	f023 0303 	bic.w	r3, r3, #3
 8008a38:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a40:	685b      	ldr	r3, [r3, #4]
 8008a42:	68fa      	ldr	r2, [r7, #12]
 8008a44:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008a48:	f023 0302 	bic.w	r3, r3, #2
 8008a4c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008a4e:	2300      	movs	r3, #0
}
 8008a50:	4618      	mov	r0, r3
 8008a52:	3714      	adds	r7, #20
 8008a54:	46bd      	mov	sp, r7
 8008a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a5a:	4770      	bx	lr

08008a5c <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008a5c:	b480      	push	{r7}
 8008a5e:	b085      	sub	sp, #20
 8008a60:	af00      	add	r7, sp, #0
 8008a62:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	68fa      	ldr	r2, [r7, #12]
 8008a72:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008a76:	f023 0303 	bic.w	r3, r3, #3
 8008a7a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a82:	685b      	ldr	r3, [r3, #4]
 8008a84:	68fa      	ldr	r2, [r7, #12]
 8008a86:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008a8a:	f043 0302 	orr.w	r3, r3, #2
 8008a8e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008a90:	2300      	movs	r3, #0
}
 8008a92:	4618      	mov	r0, r3
 8008a94:	3714      	adds	r7, #20
 8008a96:	46bd      	mov	sp, r7
 8008a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a9c:	4770      	bx	lr

08008a9e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8008a9e:	b480      	push	{r7}
 8008aa0:	b085      	sub	sp, #20
 8008aa2:	af00      	add	r7, sp, #0
 8008aa4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	695b      	ldr	r3, [r3, #20]
 8008aaa:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	699b      	ldr	r3, [r3, #24]
 8008ab0:	68fa      	ldr	r2, [r7, #12]
 8008ab2:	4013      	ands	r3, r2
 8008ab4:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008ab6:	68fb      	ldr	r3, [r7, #12]
}
 8008ab8:	4618      	mov	r0, r3
 8008aba:	3714      	adds	r7, #20
 8008abc:	46bd      	mov	sp, r7
 8008abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ac2:	4770      	bx	lr

08008ac4 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008ac4:	b480      	push	{r7}
 8008ac6:	b085      	sub	sp, #20
 8008ac8:	af00      	add	r7, sp, #0
 8008aca:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ad6:	699b      	ldr	r3, [r3, #24]
 8008ad8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ae0:	69db      	ldr	r3, [r3, #28]
 8008ae2:	68ba      	ldr	r2, [r7, #8]
 8008ae4:	4013      	ands	r3, r2
 8008ae6:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008ae8:	68bb      	ldr	r3, [r7, #8]
 8008aea:	0c1b      	lsrs	r3, r3, #16
}
 8008aec:	4618      	mov	r0, r3
 8008aee:	3714      	adds	r7, #20
 8008af0:	46bd      	mov	sp, r7
 8008af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af6:	4770      	bx	lr

08008af8 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008af8:	b480      	push	{r7}
 8008afa:	b085      	sub	sp, #20
 8008afc:	af00      	add	r7, sp, #0
 8008afe:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b0a:	699b      	ldr	r3, [r3, #24]
 8008b0c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b14:	69db      	ldr	r3, [r3, #28]
 8008b16:	68ba      	ldr	r2, [r7, #8]
 8008b18:	4013      	ands	r3, r2
 8008b1a:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8008b1c:	68bb      	ldr	r3, [r7, #8]
 8008b1e:	b29b      	uxth	r3, r3
}
 8008b20:	4618      	mov	r0, r3
 8008b22:	3714      	adds	r7, #20
 8008b24:	46bd      	mov	sp, r7
 8008b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b2a:	4770      	bx	lr

08008b2c <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008b2c:	b480      	push	{r7}
 8008b2e:	b085      	sub	sp, #20
 8008b30:	af00      	add	r7, sp, #0
 8008b32:	6078      	str	r0, [r7, #4]
 8008b34:	460b      	mov	r3, r1
 8008b36:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8008b3c:	78fb      	ldrb	r3, [r7, #3]
 8008b3e:	015a      	lsls	r2, r3, #5
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	4413      	add	r3, r2
 8008b44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b48:	689b      	ldr	r3, [r3, #8]
 8008b4a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b52:	695b      	ldr	r3, [r3, #20]
 8008b54:	68ba      	ldr	r2, [r7, #8]
 8008b56:	4013      	ands	r3, r2
 8008b58:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008b5a:	68bb      	ldr	r3, [r7, #8]
}
 8008b5c:	4618      	mov	r0, r3
 8008b5e:	3714      	adds	r7, #20
 8008b60:	46bd      	mov	sp, r7
 8008b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b66:	4770      	bx	lr

08008b68 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008b68:	b480      	push	{r7}
 8008b6a:	b087      	sub	sp, #28
 8008b6c:	af00      	add	r7, sp, #0
 8008b6e:	6078      	str	r0, [r7, #4]
 8008b70:	460b      	mov	r3, r1
 8008b72:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 8008b78:	697b      	ldr	r3, [r7, #20]
 8008b7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b7e:	691b      	ldr	r3, [r3, #16]
 8008b80:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008b82:	697b      	ldr	r3, [r7, #20]
 8008b84:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b8a:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8008b8c:	78fb      	ldrb	r3, [r7, #3]
 8008b8e:	f003 030f 	and.w	r3, r3, #15
 8008b92:	68fa      	ldr	r2, [r7, #12]
 8008b94:	fa22 f303 	lsr.w	r3, r2, r3
 8008b98:	01db      	lsls	r3, r3, #7
 8008b9a:	b2db      	uxtb	r3, r3
 8008b9c:	693a      	ldr	r2, [r7, #16]
 8008b9e:	4313      	orrs	r3, r2
 8008ba0:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008ba2:	78fb      	ldrb	r3, [r7, #3]
 8008ba4:	015a      	lsls	r2, r3, #5
 8008ba6:	697b      	ldr	r3, [r7, #20]
 8008ba8:	4413      	add	r3, r2
 8008baa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008bae:	689b      	ldr	r3, [r3, #8]
 8008bb0:	693a      	ldr	r2, [r7, #16]
 8008bb2:	4013      	ands	r3, r2
 8008bb4:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008bb6:	68bb      	ldr	r3, [r7, #8]
}
 8008bb8:	4618      	mov	r0, r3
 8008bba:	371c      	adds	r7, #28
 8008bbc:	46bd      	mov	sp, r7
 8008bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc2:	4770      	bx	lr

08008bc4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8008bc4:	b480      	push	{r7}
 8008bc6:	b083      	sub	sp, #12
 8008bc8:	af00      	add	r7, sp, #0
 8008bca:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	695b      	ldr	r3, [r3, #20]
 8008bd0:	f003 0301 	and.w	r3, r3, #1
}
 8008bd4:	4618      	mov	r0, r3
 8008bd6:	370c      	adds	r7, #12
 8008bd8:	46bd      	mov	sp, r7
 8008bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bde:	4770      	bx	lr

08008be0 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8008be0:	b480      	push	{r7}
 8008be2:	b085      	sub	sp, #20
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	68fa      	ldr	r2, [r7, #12]
 8008bf6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008bfa:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8008bfe:	f023 0307 	bic.w	r3, r3, #7
 8008c02:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c0a:	685b      	ldr	r3, [r3, #4]
 8008c0c:	68fa      	ldr	r2, [r7, #12]
 8008c0e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008c12:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008c16:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008c18:	2300      	movs	r3, #0
}
 8008c1a:	4618      	mov	r0, r3
 8008c1c:	3714      	adds	r7, #20
 8008c1e:	46bd      	mov	sp, r7
 8008c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c24:	4770      	bx	lr
	...

08008c28 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8008c28:	b480      	push	{r7}
 8008c2a:	b087      	sub	sp, #28
 8008c2c:	af00      	add	r7, sp, #0
 8008c2e:	60f8      	str	r0, [r7, #12]
 8008c30:	460b      	mov	r3, r1
 8008c32:	607a      	str	r2, [r7, #4]
 8008c34:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	333c      	adds	r3, #60	; 0x3c
 8008c3e:	3304      	adds	r3, #4
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008c44:	693b      	ldr	r3, [r7, #16]
 8008c46:	4a26      	ldr	r2, [pc, #152]	; (8008ce0 <USB_EP0_OutStart+0xb8>)
 8008c48:	4293      	cmp	r3, r2
 8008c4a:	d90a      	bls.n	8008c62 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008c4c:	697b      	ldr	r3, [r7, #20]
 8008c4e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008c58:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008c5c:	d101      	bne.n	8008c62 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8008c5e:	2300      	movs	r3, #0
 8008c60:	e037      	b.n	8008cd2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8008c62:	697b      	ldr	r3, [r7, #20]
 8008c64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c68:	461a      	mov	r2, r3
 8008c6a:	2300      	movs	r3, #0
 8008c6c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008c6e:	697b      	ldr	r3, [r7, #20]
 8008c70:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c74:	691b      	ldr	r3, [r3, #16]
 8008c76:	697a      	ldr	r2, [r7, #20]
 8008c78:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008c7c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008c80:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8008c82:	697b      	ldr	r3, [r7, #20]
 8008c84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c88:	691b      	ldr	r3, [r3, #16]
 8008c8a:	697a      	ldr	r2, [r7, #20]
 8008c8c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008c90:	f043 0318 	orr.w	r3, r3, #24
 8008c94:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8008c96:	697b      	ldr	r3, [r7, #20]
 8008c98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c9c:	691b      	ldr	r3, [r3, #16]
 8008c9e:	697a      	ldr	r2, [r7, #20]
 8008ca0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008ca4:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8008ca8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8008caa:	7afb      	ldrb	r3, [r7, #11]
 8008cac:	2b01      	cmp	r3, #1
 8008cae:	d10f      	bne.n	8008cd0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008cb0:	697b      	ldr	r3, [r7, #20]
 8008cb2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008cb6:	461a      	mov	r2, r3
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008cbc:	697b      	ldr	r3, [r7, #20]
 8008cbe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	697a      	ldr	r2, [r7, #20]
 8008cc6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008cca:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8008cce:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008cd0:	2300      	movs	r3, #0
}
 8008cd2:	4618      	mov	r0, r3
 8008cd4:	371c      	adds	r7, #28
 8008cd6:	46bd      	mov	sp, r7
 8008cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cdc:	4770      	bx	lr
 8008cde:	bf00      	nop
 8008ce0:	4f54300a 	.word	0x4f54300a

08008ce4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008ce4:	b480      	push	{r7}
 8008ce6:	b085      	sub	sp, #20
 8008ce8:	af00      	add	r7, sp, #0
 8008cea:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8008cec:	2300      	movs	r3, #0
 8008cee:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	3301      	adds	r3, #1
 8008cf4:	60fb      	str	r3, [r7, #12]
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	4a13      	ldr	r2, [pc, #76]	; (8008d48 <USB_CoreReset+0x64>)
 8008cfa:	4293      	cmp	r3, r2
 8008cfc:	d901      	bls.n	8008d02 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008cfe:	2303      	movs	r3, #3
 8008d00:	e01b      	b.n	8008d3a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	691b      	ldr	r3, [r3, #16]
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	daf2      	bge.n	8008cf0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008d0a:	2300      	movs	r3, #0
 8008d0c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	691b      	ldr	r3, [r3, #16]
 8008d12:	f043 0201 	orr.w	r2, r3, #1
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	3301      	adds	r3, #1
 8008d1e:	60fb      	str	r3, [r7, #12]
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	4a09      	ldr	r2, [pc, #36]	; (8008d48 <USB_CoreReset+0x64>)
 8008d24:	4293      	cmp	r3, r2
 8008d26:	d901      	bls.n	8008d2c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008d28:	2303      	movs	r3, #3
 8008d2a:	e006      	b.n	8008d3a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	691b      	ldr	r3, [r3, #16]
 8008d30:	f003 0301 	and.w	r3, r3, #1
 8008d34:	2b01      	cmp	r3, #1
 8008d36:	d0f0      	beq.n	8008d1a <USB_CoreReset+0x36>

  return HAL_OK;
 8008d38:	2300      	movs	r3, #0
}
 8008d3a:	4618      	mov	r0, r3
 8008d3c:	3714      	adds	r7, #20
 8008d3e:	46bd      	mov	sp, r7
 8008d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d44:	4770      	bx	lr
 8008d46:	bf00      	nop
 8008d48:	00030d40 	.word	0x00030d40

08008d4c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008d4c:	b580      	push	{r7, lr}
 8008d4e:	b084      	sub	sp, #16
 8008d50:	af00      	add	r7, sp, #0
 8008d52:	6078      	str	r0, [r7, #4]
 8008d54:	460b      	mov	r3, r1
 8008d56:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008d58:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8008d5c:	f002 f940 	bl	800afe0 <malloc>
 8008d60:	4603      	mov	r3, r0
 8008d62:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d105      	bne.n	8008d76 <USBD_CDC_Init+0x2a>
  {
    pdev->pClassData = NULL;
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	2200      	movs	r2, #0
 8008d6e:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8008d72:	2302      	movs	r3, #2
 8008d74:	e066      	b.n	8008e44 <USBD_CDC_Init+0xf8>
  }

  pdev->pClassData = (void *)hcdc;
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	68fa      	ldr	r2, [r7, #12]
 8008d7a:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	7c1b      	ldrb	r3, [r3, #16]
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d119      	bne.n	8008dba <USBD_CDC_Init+0x6e>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8008d86:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008d8a:	2202      	movs	r2, #2
 8008d8c:	2181      	movs	r1, #129	; 0x81
 8008d8e:	6878      	ldr	r0, [r7, #4]
 8008d90:	f001 ffad 	bl	800acee <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	2201      	movs	r2, #1
 8008d98:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8008d9a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008d9e:	2202      	movs	r2, #2
 8008da0:	2101      	movs	r1, #1
 8008da2:	6878      	ldr	r0, [r7, #4]
 8008da4:	f001 ffa3 	bl	800acee <USBD_LL_OpenEP>
                          CDC_DATA_HS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	2201      	movs	r2, #1
 8008dac:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CDC CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	2210      	movs	r2, #16
 8008db4:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 8008db8:	e016      	b.n	8008de8 <USBD_CDC_Init+0x9c>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8008dba:	2340      	movs	r3, #64	; 0x40
 8008dbc:	2202      	movs	r2, #2
 8008dbe:	2181      	movs	r1, #129	; 0x81
 8008dc0:	6878      	ldr	r0, [r7, #4]
 8008dc2:	f001 ff94 	bl	800acee <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	2201      	movs	r2, #1
 8008dca:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8008dcc:	2340      	movs	r3, #64	; 0x40
 8008dce:	2202      	movs	r2, #2
 8008dd0:	2101      	movs	r1, #1
 8008dd2:	6878      	ldr	r0, [r7, #4]
 8008dd4:	f001 ff8b 	bl	800acee <USBD_LL_OpenEP>
                          CDC_DATA_FS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	2201      	movs	r2, #1
 8008ddc:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	2210      	movs	r2, #16
 8008de4:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8008de8:	2308      	movs	r3, #8
 8008dea:	2203      	movs	r2, #3
 8008dec:	2182      	movs	r1, #130	; 0x82
 8008dee:	6878      	ldr	r0, [r7, #4]
 8008df0:	f001 ff7d 	bl	800acee <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	2201      	movs	r2, #1
 8008df8:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	2200      	movs	r2, #0
 8008e0a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	2200      	movs	r2, #0
 8008e12:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	7c1b      	ldrb	r3, [r3, #16]
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d109      	bne.n	8008e32 <USBD_CDC_Init+0xe6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008e24:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008e28:	2101      	movs	r1, #1
 8008e2a:	6878      	ldr	r0, [r7, #4]
 8008e2c:	f002 f84e 	bl	800aecc <USBD_LL_PrepareReceive>
 8008e30:	e007      	b.n	8008e42 <USBD_CDC_Init+0xf6>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008e38:	2340      	movs	r3, #64	; 0x40
 8008e3a:	2101      	movs	r1, #1
 8008e3c:	6878      	ldr	r0, [r7, #4]
 8008e3e:	f002 f845 	bl	800aecc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008e42:	2300      	movs	r3, #0
}
 8008e44:	4618      	mov	r0, r3
 8008e46:	3710      	adds	r7, #16
 8008e48:	46bd      	mov	sp, r7
 8008e4a:	bd80      	pop	{r7, pc}

08008e4c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008e4c:	b580      	push	{r7, lr}
 8008e4e:	b084      	sub	sp, #16
 8008e50:	af00      	add	r7, sp, #0
 8008e52:	6078      	str	r0, [r7, #4]
 8008e54:	460b      	mov	r3, r1
 8008e56:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  uint8_t ret = 0U;
 8008e58:	2300      	movs	r3, #0
 8008e5a:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8008e5c:	2181      	movs	r1, #129	; 0x81
 8008e5e:	6878      	ldr	r0, [r7, #4]
 8008e60:	f001 ff6b 	bl	800ad3a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	2200      	movs	r2, #0
 8008e68:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8008e6a:	2101      	movs	r1, #1
 8008e6c:	6878      	ldr	r0, [r7, #4]
 8008e6e:	f001 ff64 	bl	800ad3a <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	2200      	movs	r2, #0
 8008e76:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8008e7a:	2182      	movs	r1, #130	; 0x82
 8008e7c:	6878      	ldr	r0, [r7, #4]
 8008e7e:	f001 ff5c 	bl	800ad3a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	2200      	movs	r2, #0
 8008e86:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	2200      	movs	r2, #0
 8008e8e:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d00e      	beq.n	8008eba <USBD_CDC_DeInit+0x6e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008ea2:	685b      	ldr	r3, [r3, #4]
 8008ea4:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008eac:	4618      	mov	r0, r3
 8008eae:	f002 f89f 	bl	800aff0 <free>
    pdev->pClassData = NULL;
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	2200      	movs	r2, #0
 8008eb6:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return ret;
 8008eba:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ebc:	4618      	mov	r0, r3
 8008ebe:	3710      	adds	r7, #16
 8008ec0:	46bd      	mov	sp, r7
 8008ec2:	bd80      	pop	{r7, pc}

08008ec4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8008ec4:	b580      	push	{r7, lr}
 8008ec6:	b086      	sub	sp, #24
 8008ec8:	af00      	add	r7, sp, #0
 8008eca:	6078      	str	r0, [r7, #4]
 8008ecc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008ed4:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8008ed6:	2300      	movs	r3, #0
 8008ed8:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8008eda:	2300      	movs	r3, #0
 8008edc:	81bb      	strh	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 8008ede:	2300      	movs	r3, #0
 8008ee0:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008ee2:	683b      	ldr	r3, [r7, #0]
 8008ee4:	781b      	ldrb	r3, [r3, #0]
 8008ee6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d03a      	beq.n	8008f64 <USBD_CDC_Setup+0xa0>
 8008eee:	2b20      	cmp	r3, #32
 8008ef0:	f040 8097 	bne.w	8009022 <USBD_CDC_Setup+0x15e>
  {
  case USB_REQ_TYPE_CLASS:
    if (req->wLength != 0U)
 8008ef4:	683b      	ldr	r3, [r7, #0]
 8008ef6:	88db      	ldrh	r3, [r3, #6]
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d029      	beq.n	8008f50 <USBD_CDC_Setup+0x8c>
    {
      if ((req->bmRequest & 0x80U) != 0U)
 8008efc:	683b      	ldr	r3, [r7, #0]
 8008efe:	781b      	ldrb	r3, [r3, #0]
 8008f00:	b25b      	sxtb	r3, r3
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	da11      	bge.n	8008f2a <USBD_CDC_Setup+0x66>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008f0c:	689b      	ldr	r3, [r3, #8]
 8008f0e:	683a      	ldr	r2, [r7, #0]
 8008f10:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)hcdc->data,
 8008f12:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008f14:	683a      	ldr	r2, [r7, #0]
 8008f16:	88d2      	ldrh	r2, [r2, #6]
 8008f18:	4798      	blx	r3
                                                          req->wLength);

          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 8008f1a:	6939      	ldr	r1, [r7, #16]
 8008f1c:	683b      	ldr	r3, [r7, #0]
 8008f1e:	88db      	ldrh	r3, [r3, #6]
 8008f20:	461a      	mov	r2, r3
 8008f22:	6878      	ldr	r0, [r7, #4]
 8008f24:	f001 fa9d 	bl	800a462 <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)req, 0U);
    }
    break;
 8008f28:	e082      	b.n	8009030 <USBD_CDC_Setup+0x16c>
        hcdc->CmdOpCode = req->bRequest;
 8008f2a:	683b      	ldr	r3, [r7, #0]
 8008f2c:	785a      	ldrb	r2, [r3, #1]
 8008f2e:	693b      	ldr	r3, [r7, #16]
 8008f30:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 8008f34:	683b      	ldr	r3, [r7, #0]
 8008f36:	88db      	ldrh	r3, [r3, #6]
 8008f38:	b2da      	uxtb	r2, r3
 8008f3a:	693b      	ldr	r3, [r7, #16]
 8008f3c:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8008f40:	6939      	ldr	r1, [r7, #16]
 8008f42:	683b      	ldr	r3, [r7, #0]
 8008f44:	88db      	ldrh	r3, [r3, #6]
 8008f46:	461a      	mov	r2, r3
 8008f48:	6878      	ldr	r0, [r7, #4]
 8008f4a:	f001 fab6 	bl	800a4ba <USBD_CtlPrepareRx>
    break;
 8008f4e:	e06f      	b.n	8009030 <USBD_CDC_Setup+0x16c>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008f56:	689b      	ldr	r3, [r3, #8]
 8008f58:	683a      	ldr	r2, [r7, #0]
 8008f5a:	7850      	ldrb	r0, [r2, #1]
 8008f5c:	2200      	movs	r2, #0
 8008f5e:	6839      	ldr	r1, [r7, #0]
 8008f60:	4798      	blx	r3
    break;
 8008f62:	e065      	b.n	8009030 <USBD_CDC_Setup+0x16c>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8008f64:	683b      	ldr	r3, [r7, #0]
 8008f66:	785b      	ldrb	r3, [r3, #1]
 8008f68:	2b0b      	cmp	r3, #11
 8008f6a:	d84f      	bhi.n	800900c <USBD_CDC_Setup+0x148>
 8008f6c:	a201      	add	r2, pc, #4	; (adr r2, 8008f74 <USBD_CDC_Setup+0xb0>)
 8008f6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f72:	bf00      	nop
 8008f74:	08008fa5 	.word	0x08008fa5
 8008f78:	0800901b 	.word	0x0800901b
 8008f7c:	0800900d 	.word	0x0800900d
 8008f80:	0800900d 	.word	0x0800900d
 8008f84:	0800900d 	.word	0x0800900d
 8008f88:	0800900d 	.word	0x0800900d
 8008f8c:	0800900d 	.word	0x0800900d
 8008f90:	0800900d 	.word	0x0800900d
 8008f94:	0800900d 	.word	0x0800900d
 8008f98:	0800900d 	.word	0x0800900d
 8008f9c:	08008fcd 	.word	0x08008fcd
 8008fa0:	08008ff5 	.word	0x08008ff5
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008faa:	2b03      	cmp	r3, #3
 8008fac:	d107      	bne.n	8008fbe <USBD_CDC_Setup+0xfa>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8008fae:	f107 030c 	add.w	r3, r7, #12
 8008fb2:	2202      	movs	r2, #2
 8008fb4:	4619      	mov	r1, r3
 8008fb6:	6878      	ldr	r0, [r7, #4]
 8008fb8:	f001 fa53 	bl	800a462 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 8008fbc:	e030      	b.n	8009020 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 8008fbe:	6839      	ldr	r1, [r7, #0]
 8008fc0:	6878      	ldr	r0, [r7, #4]
 8008fc2:	f001 f9dd 	bl	800a380 <USBD_CtlError>
        ret = USBD_FAIL;
 8008fc6:	2303      	movs	r3, #3
 8008fc8:	75fb      	strb	r3, [r7, #23]
      break;
 8008fca:	e029      	b.n	8009020 <USBD_CDC_Setup+0x15c>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008fd2:	2b03      	cmp	r3, #3
 8008fd4:	d107      	bne.n	8008fe6 <USBD_CDC_Setup+0x122>
      {
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8008fd6:	f107 030f 	add.w	r3, r7, #15
 8008fda:	2201      	movs	r2, #1
 8008fdc:	4619      	mov	r1, r3
 8008fde:	6878      	ldr	r0, [r7, #4]
 8008fe0:	f001 fa3f 	bl	800a462 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 8008fe4:	e01c      	b.n	8009020 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 8008fe6:	6839      	ldr	r1, [r7, #0]
 8008fe8:	6878      	ldr	r0, [r7, #4]
 8008fea:	f001 f9c9 	bl	800a380 <USBD_CtlError>
        ret = USBD_FAIL;
 8008fee:	2303      	movs	r3, #3
 8008ff0:	75fb      	strb	r3, [r7, #23]
      break;
 8008ff2:	e015      	b.n	8009020 <USBD_CDC_Setup+0x15c>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008ffa:	2b03      	cmp	r3, #3
 8008ffc:	d00f      	beq.n	800901e <USBD_CDC_Setup+0x15a>
      {
        USBD_CtlError(pdev, req);
 8008ffe:	6839      	ldr	r1, [r7, #0]
 8009000:	6878      	ldr	r0, [r7, #4]
 8009002:	f001 f9bd 	bl	800a380 <USBD_CtlError>
        ret = USBD_FAIL;
 8009006:	2303      	movs	r3, #3
 8009008:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800900a:	e008      	b.n	800901e <USBD_CDC_Setup+0x15a>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 800900c:	6839      	ldr	r1, [r7, #0]
 800900e:	6878      	ldr	r0, [r7, #4]
 8009010:	f001 f9b6 	bl	800a380 <USBD_CtlError>
      ret = USBD_FAIL;
 8009014:	2303      	movs	r3, #3
 8009016:	75fb      	strb	r3, [r7, #23]
      break;
 8009018:	e002      	b.n	8009020 <USBD_CDC_Setup+0x15c>
      break;
 800901a:	bf00      	nop
 800901c:	e008      	b.n	8009030 <USBD_CDC_Setup+0x16c>
      break;
 800901e:	bf00      	nop
    }
    break;
 8009020:	e006      	b.n	8009030 <USBD_CDC_Setup+0x16c>

  default:
    USBD_CtlError(pdev, req);
 8009022:	6839      	ldr	r1, [r7, #0]
 8009024:	6878      	ldr	r0, [r7, #4]
 8009026:	f001 f9ab 	bl	800a380 <USBD_CtlError>
    ret = USBD_FAIL;
 800902a:	2303      	movs	r3, #3
 800902c:	75fb      	strb	r3, [r7, #23]
    break;
 800902e:	bf00      	nop
  }

  return (uint8_t)ret;
 8009030:	7dfb      	ldrb	r3, [r7, #23]
}
 8009032:	4618      	mov	r0, r3
 8009034:	3718      	adds	r7, #24
 8009036:	46bd      	mov	sp, r7
 8009038:	bd80      	pop	{r7, pc}
 800903a:	bf00      	nop

0800903c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800903c:	b580      	push	{r7, lr}
 800903e:	b084      	sub	sp, #16
 8009040:	af00      	add	r7, sp, #0
 8009042:	6078      	str	r0, [r7, #4]
 8009044:	460b      	mov	r3, r1
 8009046:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800904e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009056:	2b00      	cmp	r3, #0
 8009058:	d101      	bne.n	800905e <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800905a:	2303      	movs	r3, #3
 800905c:	e049      	b.n	80090f2 <USBD_CDC_DataIn+0xb6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009064:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8009066:	78fa      	ldrb	r2, [r7, #3]
 8009068:	6879      	ldr	r1, [r7, #4]
 800906a:	4613      	mov	r3, r2
 800906c:	009b      	lsls	r3, r3, #2
 800906e:	4413      	add	r3, r2
 8009070:	009b      	lsls	r3, r3, #2
 8009072:	440b      	add	r3, r1
 8009074:	3318      	adds	r3, #24
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	2b00      	cmp	r3, #0
 800907a:	d029      	beq.n	80090d0 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800907c:	78fa      	ldrb	r2, [r7, #3]
 800907e:	6879      	ldr	r1, [r7, #4]
 8009080:	4613      	mov	r3, r2
 8009082:	009b      	lsls	r3, r3, #2
 8009084:	4413      	add	r3, r2
 8009086:	009b      	lsls	r3, r3, #2
 8009088:	440b      	add	r3, r1
 800908a:	3318      	adds	r3, #24
 800908c:	681a      	ldr	r2, [r3, #0]
 800908e:	78f9      	ldrb	r1, [r7, #3]
 8009090:	68f8      	ldr	r0, [r7, #12]
 8009092:	460b      	mov	r3, r1
 8009094:	00db      	lsls	r3, r3, #3
 8009096:	1a5b      	subs	r3, r3, r1
 8009098:	009b      	lsls	r3, r3, #2
 800909a:	4403      	add	r3, r0
 800909c:	3344      	adds	r3, #68	; 0x44
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	fbb2 f1f3 	udiv	r1, r2, r3
 80090a4:	fb03 f301 	mul.w	r3, r3, r1
 80090a8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d110      	bne.n	80090d0 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 80090ae:	78fa      	ldrb	r2, [r7, #3]
 80090b0:	6879      	ldr	r1, [r7, #4]
 80090b2:	4613      	mov	r3, r2
 80090b4:	009b      	lsls	r3, r3, #2
 80090b6:	4413      	add	r3, r2
 80090b8:	009b      	lsls	r3, r3, #2
 80090ba:	440b      	add	r3, r1
 80090bc:	3318      	adds	r3, #24
 80090be:	2200      	movs	r2, #0
 80090c0:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80090c2:	78f9      	ldrb	r1, [r7, #3]
 80090c4:	2300      	movs	r3, #0
 80090c6:	2200      	movs	r2, #0
 80090c8:	6878      	ldr	r0, [r7, #4]
 80090ca:	f001 fede 	bl	800ae8a <USBD_LL_Transmit>
 80090ce:	e00f      	b.n	80090f0 <USBD_CDC_DataIn+0xb4>
  }
  else
  {
    hcdc->TxState = 0U;
 80090d0:	68bb      	ldr	r3, [r7, #8]
 80090d2:	2200      	movs	r2, #0
 80090d4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80090de:	691b      	ldr	r3, [r3, #16]
 80090e0:	68ba      	ldr	r2, [r7, #8]
 80090e2:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 80090e6:	68ba      	ldr	r2, [r7, #8]
 80090e8:	f502 7104 	add.w	r1, r2, #528	; 0x210
 80090ec:	78fa      	ldrb	r2, [r7, #3]
 80090ee:	4798      	blx	r3
  }

  return (uint8_t)USBD_OK;
 80090f0:	2300      	movs	r3, #0
}
 80090f2:	4618      	mov	r0, r3
 80090f4:	3710      	adds	r7, #16
 80090f6:	46bd      	mov	sp, r7
 80090f8:	bd80      	pop	{r7, pc}

080090fa <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80090fa:	b580      	push	{r7, lr}
 80090fc:	b084      	sub	sp, #16
 80090fe:	af00      	add	r7, sp, #0
 8009100:	6078      	str	r0, [r7, #4]
 8009102:	460b      	mov	r3, r1
 8009104:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800910c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009114:	2b00      	cmp	r3, #0
 8009116:	d101      	bne.n	800911c <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8009118:	2303      	movs	r3, #3
 800911a:	e015      	b.n	8009148 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800911c:	78fb      	ldrb	r3, [r7, #3]
 800911e:	4619      	mov	r1, r3
 8009120:	6878      	ldr	r0, [r7, #4]
 8009122:	f001 fef4 	bl	800af0e <USBD_LL_GetRxDataSize>
 8009126:	4602      	mov	r2, r0
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009134:	68db      	ldr	r3, [r3, #12]
 8009136:	68fa      	ldr	r2, [r7, #12]
 8009138:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800913c:	68fa      	ldr	r2, [r7, #12]
 800913e:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8009142:	4611      	mov	r1, r2
 8009144:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8009146:	2300      	movs	r3, #0
}
 8009148:	4618      	mov	r0, r3
 800914a:	3710      	adds	r7, #16
 800914c:	46bd      	mov	sp, r7
 800914e:	bd80      	pop	{r7, pc}

08009150 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8009150:	b580      	push	{r7, lr}
 8009152:	b084      	sub	sp, #16
 8009154:	af00      	add	r7, sp, #0
 8009156:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800915e:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009166:	2b00      	cmp	r3, #0
 8009168:	d015      	beq.n	8009196 <USBD_CDC_EP0_RxReady+0x46>
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8009170:	2bff      	cmp	r3, #255	; 0xff
 8009172:	d010      	beq.n	8009196 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800917a:	689b      	ldr	r3, [r3, #8]
 800917c:	68fa      	ldr	r2, [r7, #12]
 800917e:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 8009182:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8009184:	68fa      	ldr	r2, [r7, #12]
 8009186:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800918a:	b292      	uxth	r2, r2
 800918c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	22ff      	movs	r2, #255	; 0xff
 8009192:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }

  return (uint8_t)USBD_OK;
 8009196:	2300      	movs	r3, #0
}
 8009198:	4618      	mov	r0, r3
 800919a:	3710      	adds	r7, #16
 800919c:	46bd      	mov	sp, r7
 800919e:	bd80      	pop	{r7, pc}

080091a0 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80091a0:	b480      	push	{r7}
 80091a2:	b083      	sub	sp, #12
 80091a4:	af00      	add	r7, sp, #0
 80091a6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	2243      	movs	r2, #67	; 0x43
 80091ac:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 80091ae:	4b03      	ldr	r3, [pc, #12]	; (80091bc <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 80091b0:	4618      	mov	r0, r3
 80091b2:	370c      	adds	r7, #12
 80091b4:	46bd      	mov	sp, r7
 80091b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ba:	4770      	bx	lr
 80091bc:	20000094 	.word	0x20000094

080091c0 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80091c0:	b480      	push	{r7}
 80091c2:	b083      	sub	sp, #12
 80091c4:	af00      	add	r7, sp, #0
 80091c6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	2243      	movs	r2, #67	; 0x43
 80091cc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 80091ce:	4b03      	ldr	r3, [pc, #12]	; (80091dc <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80091d0:	4618      	mov	r0, r3
 80091d2:	370c      	adds	r7, #12
 80091d4:	46bd      	mov	sp, r7
 80091d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091da:	4770      	bx	lr
 80091dc:	20000050 	.word	0x20000050

080091e0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80091e0:	b480      	push	{r7}
 80091e2:	b083      	sub	sp, #12
 80091e4:	af00      	add	r7, sp, #0
 80091e6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	2243      	movs	r2, #67	; 0x43
 80091ec:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 80091ee:	4b03      	ldr	r3, [pc, #12]	; (80091fc <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 80091f0:	4618      	mov	r0, r3
 80091f2:	370c      	adds	r7, #12
 80091f4:	46bd      	mov	sp, r7
 80091f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091fa:	4770      	bx	lr
 80091fc:	200000d8 	.word	0x200000d8

08009200 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8009200:	b480      	push	{r7}
 8009202:	b083      	sub	sp, #12
 8009204:	af00      	add	r7, sp, #0
 8009206:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	220a      	movs	r2, #10
 800920c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800920e:	4b03      	ldr	r3, [pc, #12]	; (800921c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8009210:	4618      	mov	r0, r3
 8009212:	370c      	adds	r7, #12
 8009214:	46bd      	mov	sp, r7
 8009216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800921a:	4770      	bx	lr
 800921c:	2000000c 	.word	0x2000000c

08009220 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8009220:	b480      	push	{r7}
 8009222:	b083      	sub	sp, #12
 8009224:	af00      	add	r7, sp, #0
 8009226:	6078      	str	r0, [r7, #4]
 8009228:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800922a:	683b      	ldr	r3, [r7, #0]
 800922c:	2b00      	cmp	r3, #0
 800922e:	d101      	bne.n	8009234 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8009230:	2303      	movs	r3, #3
 8009232:	e004      	b.n	800923e <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	683a      	ldr	r2, [r7, #0]
 8009238:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800923c:	2300      	movs	r3, #0
}
 800923e:	4618      	mov	r0, r3
 8009240:	370c      	adds	r7, #12
 8009242:	46bd      	mov	sp, r7
 8009244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009248:	4770      	bx	lr

0800924a <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800924a:	b480      	push	{r7}
 800924c:	b087      	sub	sp, #28
 800924e:	af00      	add	r7, sp, #0
 8009250:	60f8      	str	r0, [r7, #12]
 8009252:	60b9      	str	r1, [r7, #8]
 8009254:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800925c:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800925e:	697b      	ldr	r3, [r7, #20]
 8009260:	68ba      	ldr	r2, [r7, #8]
 8009262:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8009266:	697b      	ldr	r3, [r7, #20]
 8009268:	687a      	ldr	r2, [r7, #4]
 800926a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800926e:	2300      	movs	r3, #0
}
 8009270:	4618      	mov	r0, r3
 8009272:	371c      	adds	r7, #28
 8009274:	46bd      	mov	sp, r7
 8009276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800927a:	4770      	bx	lr

0800927c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800927c:	b480      	push	{r7}
 800927e:	b085      	sub	sp, #20
 8009280:	af00      	add	r7, sp, #0
 8009282:	6078      	str	r0, [r7, #4]
 8009284:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800928c:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	683a      	ldr	r2, [r7, #0]
 8009292:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8009296:	2300      	movs	r3, #0
}
 8009298:	4618      	mov	r0, r3
 800929a:	3714      	adds	r7, #20
 800929c:	46bd      	mov	sp, r7
 800929e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a2:	4770      	bx	lr

080092a4 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80092a4:	b580      	push	{r7, lr}
 80092a6:	b084      	sub	sp, #16
 80092a8:	af00      	add	r7, sp, #0
 80092aa:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80092b2:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 80092b4:	2301      	movs	r3, #1
 80092b6:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d101      	bne.n	80092c6 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80092c2:	2303      	movs	r3, #3
 80092c4:	e01a      	b.n	80092fc <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 80092c6:	68bb      	ldr	r3, [r7, #8]
 80092c8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d114      	bne.n	80092fa <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80092d0:	68bb      	ldr	r3, [r7, #8]
 80092d2:	2201      	movs	r2, #1
 80092d4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 80092d8:	68bb      	ldr	r3, [r7, #8]
 80092da:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 80092e2:	68bb      	ldr	r3, [r7, #8]
 80092e4:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 80092e8:	68bb      	ldr	r3, [r7, #8]
 80092ea:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80092ee:	2181      	movs	r1, #129	; 0x81
 80092f0:	6878      	ldr	r0, [r7, #4]
 80092f2:	f001 fdca 	bl	800ae8a <USBD_LL_Transmit>

    ret = USBD_OK;
 80092f6:	2300      	movs	r3, #0
 80092f8:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 80092fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80092fc:	4618      	mov	r0, r3
 80092fe:	3710      	adds	r7, #16
 8009300:	46bd      	mov	sp, r7
 8009302:	bd80      	pop	{r7, pc}

08009304 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8009304:	b580      	push	{r7, lr}
 8009306:	b084      	sub	sp, #16
 8009308:	af00      	add	r7, sp, #0
 800930a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009312:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800931a:	2b00      	cmp	r3, #0
 800931c:	d101      	bne.n	8009322 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800931e:	2303      	movs	r3, #3
 8009320:	e016      	b.n	8009350 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	7c1b      	ldrb	r3, [r3, #16]
 8009326:	2b00      	cmp	r3, #0
 8009328:	d109      	bne.n	800933e <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009330:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009334:	2101      	movs	r1, #1
 8009336:	6878      	ldr	r0, [r7, #4]
 8009338:	f001 fdc8 	bl	800aecc <USBD_LL_PrepareReceive>
 800933c:	e007      	b.n	800934e <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009344:	2340      	movs	r3, #64	; 0x40
 8009346:	2101      	movs	r1, #1
 8009348:	6878      	ldr	r0, [r7, #4]
 800934a:	f001 fdbf 	bl	800aecc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800934e:	2300      	movs	r3, #0
}
 8009350:	4618      	mov	r0, r3
 8009352:	3710      	adds	r7, #16
 8009354:	46bd      	mov	sp, r7
 8009356:	bd80      	pop	{r7, pc}

08009358 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009358:	b580      	push	{r7, lr}
 800935a:	b086      	sub	sp, #24
 800935c:	af00      	add	r7, sp, #0
 800935e:	60f8      	str	r0, [r7, #12]
 8009360:	60b9      	str	r1, [r7, #8]
 8009362:	4613      	mov	r3, r2
 8009364:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	2b00      	cmp	r3, #0
 800936a:	d101      	bne.n	8009370 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800936c:	2303      	movs	r3, #3
 800936e:	e025      	b.n	80093bc <USBD_Init+0x64>
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009376:	2b00      	cmp	r3, #0
 8009378:	d003      	beq.n	8009382 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	2200      	movs	r2, #0
 800937e:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 8009388:	2b00      	cmp	r3, #0
 800938a:	d003      	beq.n	8009394 <USBD_Init+0x3c>
  {
    pdev->pConfDesc = NULL;
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	2200      	movs	r2, #0
 8009390:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009394:	68bb      	ldr	r3, [r7, #8]
 8009396:	2b00      	cmp	r3, #0
 8009398:	d003      	beq.n	80093a2 <USBD_Init+0x4a>
  {
    pdev->pDesc = pdesc;
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	68ba      	ldr	r2, [r7, #8]
 800939e:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	2201      	movs	r2, #1
 80093a6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	79fa      	ldrb	r2, [r7, #7]
 80093ae:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80093b0:	68f8      	ldr	r0, [r7, #12]
 80093b2:	f001 fc35 	bl	800ac20 <USBD_LL_Init>
 80093b6:	4603      	mov	r3, r0
 80093b8:	75fb      	strb	r3, [r7, #23]

  return ret;
 80093ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80093bc:	4618      	mov	r0, r3
 80093be:	3718      	adds	r7, #24
 80093c0:	46bd      	mov	sp, r7
 80093c2:	bd80      	pop	{r7, pc}

080093c4 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80093c4:	b580      	push	{r7, lr}
 80093c6:	b084      	sub	sp, #16
 80093c8:	af00      	add	r7, sp, #0
 80093ca:	6078      	str	r0, [r7, #4]
 80093cc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80093ce:	2300      	movs	r3, #0
 80093d0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80093d2:	683b      	ldr	r3, [r7, #0]
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d101      	bne.n	80093dc <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 80093d8:	2303      	movs	r3, #3
 80093da:	e010      	b.n	80093fe <USBD_RegisterClass+0x3a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	683a      	ldr	r2, [r7, #0]
 80093e0:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80093ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80093ec:	f107 020e 	add.w	r2, r7, #14
 80093f0:	4610      	mov	r0, r2
 80093f2:	4798      	blx	r3
 80093f4:	4602      	mov	r2, r0
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
 80093fc:	2300      	movs	r3, #0
}
 80093fe:	4618      	mov	r0, r3
 8009400:	3710      	adds	r7, #16
 8009402:	46bd      	mov	sp, r7
 8009404:	bd80      	pop	{r7, pc}

08009406 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009406:	b580      	push	{r7, lr}
 8009408:	b082      	sub	sp, #8
 800940a:	af00      	add	r7, sp, #0
 800940c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800940e:	6878      	ldr	r0, [r7, #4]
 8009410:	f001 fc52 	bl	800acb8 <USBD_LL_Start>
 8009414:	4603      	mov	r3, r0
}
 8009416:	4618      	mov	r0, r3
 8009418:	3708      	adds	r7, #8
 800941a:	46bd      	mov	sp, r7
 800941c:	bd80      	pop	{r7, pc}

0800941e <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800941e:	b480      	push	{r7}
 8009420:	b083      	sub	sp, #12
 8009422:	af00      	add	r7, sp, #0
 8009424:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009426:	2300      	movs	r3, #0
}
 8009428:	4618      	mov	r0, r3
 800942a:	370c      	adds	r7, #12
 800942c:	46bd      	mov	sp, r7
 800942e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009432:	4770      	bx	lr

08009434 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009434:	b580      	push	{r7, lr}
 8009436:	b084      	sub	sp, #16
 8009438:	af00      	add	r7, sp, #0
 800943a:	6078      	str	r0, [r7, #4]
 800943c:	460b      	mov	r3, r1
 800943e:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8009440:	2303      	movs	r3, #3
 8009442:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800944a:	2b00      	cmp	r3, #0
 800944c:	d009      	beq.n	8009462 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	78fa      	ldrb	r2, [r7, #3]
 8009458:	4611      	mov	r1, r2
 800945a:	6878      	ldr	r0, [r7, #4]
 800945c:	4798      	blx	r3
 800945e:	4603      	mov	r3, r0
 8009460:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8009462:	7bfb      	ldrb	r3, [r7, #15]
}
 8009464:	4618      	mov	r0, r3
 8009466:	3710      	adds	r7, #16
 8009468:	46bd      	mov	sp, r7
 800946a:	bd80      	pop	{r7, pc}

0800946c <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800946c:	b580      	push	{r7, lr}
 800946e:	b082      	sub	sp, #8
 8009470:	af00      	add	r7, sp, #0
 8009472:	6078      	str	r0, [r7, #4]
 8009474:	460b      	mov	r3, r1
 8009476:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800947e:	2b00      	cmp	r3, #0
 8009480:	d007      	beq.n	8009492 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009488:	685b      	ldr	r3, [r3, #4]
 800948a:	78fa      	ldrb	r2, [r7, #3]
 800948c:	4611      	mov	r1, r2
 800948e:	6878      	ldr	r0, [r7, #4]
 8009490:	4798      	blx	r3
  }

  return USBD_OK;
 8009492:	2300      	movs	r3, #0
}
 8009494:	4618      	mov	r0, r3
 8009496:	3708      	adds	r7, #8
 8009498:	46bd      	mov	sp, r7
 800949a:	bd80      	pop	{r7, pc}

0800949c <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800949c:	b580      	push	{r7, lr}
 800949e:	b084      	sub	sp, #16
 80094a0:	af00      	add	r7, sp, #0
 80094a2:	6078      	str	r0, [r7, #4]
 80094a4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80094ac:	6839      	ldr	r1, [r7, #0]
 80094ae:	4618      	mov	r0, r3
 80094b0:	f000 ff2c 	bl	800a30c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	2201      	movs	r2, #1
 80094b8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 80094c2:	461a      	mov	r2, r3
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80094d0:	f003 031f 	and.w	r3, r3, #31
 80094d4:	2b01      	cmp	r3, #1
 80094d6:	d00e      	beq.n	80094f6 <USBD_LL_SetupStage+0x5a>
 80094d8:	2b01      	cmp	r3, #1
 80094da:	d302      	bcc.n	80094e2 <USBD_LL_SetupStage+0x46>
 80094dc:	2b02      	cmp	r3, #2
 80094de:	d014      	beq.n	800950a <USBD_LL_SetupStage+0x6e>
 80094e0:	e01d      	b.n	800951e <USBD_LL_SetupStage+0x82>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80094e8:	4619      	mov	r1, r3
 80094ea:	6878      	ldr	r0, [r7, #4]
 80094ec:	f000 fa18 	bl	8009920 <USBD_StdDevReq>
 80094f0:	4603      	mov	r3, r0
 80094f2:	73fb      	strb	r3, [r7, #15]
      break;
 80094f4:	e020      	b.n	8009538 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80094fc:	4619      	mov	r1, r3
 80094fe:	6878      	ldr	r0, [r7, #4]
 8009500:	f000 fa7c 	bl	80099fc <USBD_StdItfReq>
 8009504:	4603      	mov	r3, r0
 8009506:	73fb      	strb	r3, [r7, #15]
      break;
 8009508:	e016      	b.n	8009538 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009510:	4619      	mov	r1, r3
 8009512:	6878      	ldr	r0, [r7, #4]
 8009514:	f000 fab8 	bl	8009a88 <USBD_StdEPReq>
 8009518:	4603      	mov	r3, r0
 800951a:	73fb      	strb	r3, [r7, #15]
      break;
 800951c:	e00c      	b.n	8009538 <USBD_LL_SetupStage+0x9c>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8009524:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009528:	b2db      	uxtb	r3, r3
 800952a:	4619      	mov	r1, r3
 800952c:	6878      	ldr	r0, [r7, #4]
 800952e:	f001 fc23 	bl	800ad78 <USBD_LL_StallEP>
 8009532:	4603      	mov	r3, r0
 8009534:	73fb      	strb	r3, [r7, #15]
      break;
 8009536:	bf00      	nop
  }

  return ret;
 8009538:	7bfb      	ldrb	r3, [r7, #15]
}
 800953a:	4618      	mov	r0, r3
 800953c:	3710      	adds	r7, #16
 800953e:	46bd      	mov	sp, r7
 8009540:	bd80      	pop	{r7, pc}

08009542 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009542:	b580      	push	{r7, lr}
 8009544:	b086      	sub	sp, #24
 8009546:	af00      	add	r7, sp, #0
 8009548:	60f8      	str	r0, [r7, #12]
 800954a:	460b      	mov	r3, r1
 800954c:	607a      	str	r2, [r7, #4]
 800954e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8009550:	7afb      	ldrb	r3, [r7, #11]
 8009552:	2b00      	cmp	r3, #0
 8009554:	d137      	bne.n	80095c6 <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800955c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009564:	2b03      	cmp	r3, #3
 8009566:	d14a      	bne.n	80095fe <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8009568:	693b      	ldr	r3, [r7, #16]
 800956a:	689a      	ldr	r2, [r3, #8]
 800956c:	693b      	ldr	r3, [r7, #16]
 800956e:	68db      	ldr	r3, [r3, #12]
 8009570:	429a      	cmp	r2, r3
 8009572:	d913      	bls.n	800959c <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8009574:	693b      	ldr	r3, [r7, #16]
 8009576:	689a      	ldr	r2, [r3, #8]
 8009578:	693b      	ldr	r3, [r7, #16]
 800957a:	68db      	ldr	r3, [r3, #12]
 800957c:	1ad2      	subs	r2, r2, r3
 800957e:	693b      	ldr	r3, [r7, #16]
 8009580:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8009582:	693b      	ldr	r3, [r7, #16]
 8009584:	68da      	ldr	r2, [r3, #12]
 8009586:	693b      	ldr	r3, [r7, #16]
 8009588:	689b      	ldr	r3, [r3, #8]
 800958a:	4293      	cmp	r3, r2
 800958c:	bf28      	it	cs
 800958e:	4613      	movcs	r3, r2
 8009590:	461a      	mov	r2, r3
 8009592:	6879      	ldr	r1, [r7, #4]
 8009594:	68f8      	ldr	r0, [r7, #12]
 8009596:	f000 ffad 	bl	800a4f4 <USBD_CtlContinueRx>
 800959a:	e030      	b.n	80095fe <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80095a2:	691b      	ldr	r3, [r3, #16]
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d00a      	beq.n	80095be <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80095ae:	2b03      	cmp	r3, #3
 80095b0:	d105      	bne.n	80095be <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80095b8:	691b      	ldr	r3, [r3, #16]
 80095ba:	68f8      	ldr	r0, [r7, #12]
 80095bc:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 80095be:	68f8      	ldr	r0, [r7, #12]
 80095c0:	f000 ffa9 	bl	800a516 <USBD_CtlSendStatus>
 80095c4:	e01b      	b.n	80095fe <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80095cc:	699b      	ldr	r3, [r3, #24]
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d013      	beq.n	80095fa <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 80095d8:	2b03      	cmp	r3, #3
 80095da:	d10e      	bne.n	80095fa <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80095e2:	699b      	ldr	r3, [r3, #24]
 80095e4:	7afa      	ldrb	r2, [r7, #11]
 80095e6:	4611      	mov	r1, r2
 80095e8:	68f8      	ldr	r0, [r7, #12]
 80095ea:	4798      	blx	r3
 80095ec:	4603      	mov	r3, r0
 80095ee:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 80095f0:	7dfb      	ldrb	r3, [r7, #23]
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d003      	beq.n	80095fe <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 80095f6:	7dfb      	ldrb	r3, [r7, #23]
 80095f8:	e002      	b.n	8009600 <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80095fa:	2303      	movs	r3, #3
 80095fc:	e000      	b.n	8009600 <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 80095fe:	2300      	movs	r3, #0
}
 8009600:	4618      	mov	r0, r3
 8009602:	3718      	adds	r7, #24
 8009604:	46bd      	mov	sp, r7
 8009606:	bd80      	pop	{r7, pc}

08009608 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009608:	b580      	push	{r7, lr}
 800960a:	b086      	sub	sp, #24
 800960c:	af00      	add	r7, sp, #0
 800960e:	60f8      	str	r0, [r7, #12]
 8009610:	460b      	mov	r3, r1
 8009612:	607a      	str	r2, [r7, #4]
 8009614:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8009616:	7afb      	ldrb	r3, [r7, #11]
 8009618:	2b00      	cmp	r3, #0
 800961a:	d16a      	bne.n	80096f2 <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	3314      	adds	r3, #20
 8009620:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009628:	2b02      	cmp	r3, #2
 800962a:	d155      	bne.n	80096d8 <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 800962c:	693b      	ldr	r3, [r7, #16]
 800962e:	689a      	ldr	r2, [r3, #8]
 8009630:	693b      	ldr	r3, [r7, #16]
 8009632:	68db      	ldr	r3, [r3, #12]
 8009634:	429a      	cmp	r2, r3
 8009636:	d914      	bls.n	8009662 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8009638:	693b      	ldr	r3, [r7, #16]
 800963a:	689a      	ldr	r2, [r3, #8]
 800963c:	693b      	ldr	r3, [r7, #16]
 800963e:	68db      	ldr	r3, [r3, #12]
 8009640:	1ad2      	subs	r2, r2, r3
 8009642:	693b      	ldr	r3, [r7, #16]
 8009644:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8009646:	693b      	ldr	r3, [r7, #16]
 8009648:	689b      	ldr	r3, [r3, #8]
 800964a:	461a      	mov	r2, r3
 800964c:	6879      	ldr	r1, [r7, #4]
 800964e:	68f8      	ldr	r0, [r7, #12]
 8009650:	f000 ff22 	bl	800a498 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009654:	2300      	movs	r3, #0
 8009656:	2200      	movs	r2, #0
 8009658:	2100      	movs	r1, #0
 800965a:	68f8      	ldr	r0, [r7, #12]
 800965c:	f001 fc36 	bl	800aecc <USBD_LL_PrepareReceive>
 8009660:	e03a      	b.n	80096d8 <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8009662:	693b      	ldr	r3, [r7, #16]
 8009664:	68da      	ldr	r2, [r3, #12]
 8009666:	693b      	ldr	r3, [r7, #16]
 8009668:	689b      	ldr	r3, [r3, #8]
 800966a:	429a      	cmp	r2, r3
 800966c:	d11c      	bne.n	80096a8 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800966e:	693b      	ldr	r3, [r7, #16]
 8009670:	685a      	ldr	r2, [r3, #4]
 8009672:	693b      	ldr	r3, [r7, #16]
 8009674:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8009676:	429a      	cmp	r2, r3
 8009678:	d316      	bcc.n	80096a8 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800967a:	693b      	ldr	r3, [r7, #16]
 800967c:	685a      	ldr	r2, [r3, #4]
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009684:	429a      	cmp	r2, r3
 8009686:	d20f      	bcs.n	80096a8 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009688:	2200      	movs	r2, #0
 800968a:	2100      	movs	r1, #0
 800968c:	68f8      	ldr	r0, [r7, #12]
 800968e:	f000 ff03 	bl	800a498 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	2200      	movs	r2, #0
 8009696:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800969a:	2300      	movs	r3, #0
 800969c:	2200      	movs	r2, #0
 800969e:	2100      	movs	r1, #0
 80096a0:	68f8      	ldr	r0, [r7, #12]
 80096a2:	f001 fc13 	bl	800aecc <USBD_LL_PrepareReceive>
 80096a6:	e017      	b.n	80096d8 <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80096ae:	68db      	ldr	r3, [r3, #12]
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d00a      	beq.n	80096ca <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80096ba:	2b03      	cmp	r3, #3
 80096bc:	d105      	bne.n	80096ca <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80096c4:	68db      	ldr	r3, [r3, #12]
 80096c6:	68f8      	ldr	r0, [r7, #12]
 80096c8:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80096ca:	2180      	movs	r1, #128	; 0x80
 80096cc:	68f8      	ldr	r0, [r7, #12]
 80096ce:	f001 fb53 	bl	800ad78 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80096d2:	68f8      	ldr	r0, [r7, #12]
 80096d4:	f000 ff32 	bl	800a53c <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80096de:	2b01      	cmp	r3, #1
 80096e0:	d123      	bne.n	800972a <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 80096e2:	68f8      	ldr	r0, [r7, #12]
 80096e4:	f7ff fe9b 	bl	800941e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	2200      	movs	r2, #0
 80096ec:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80096f0:	e01b      	b.n	800972a <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80096f8:	695b      	ldr	r3, [r3, #20]
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d013      	beq.n	8009726 <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8009704:	2b03      	cmp	r3, #3
 8009706:	d10e      	bne.n	8009726 <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800970e:	695b      	ldr	r3, [r3, #20]
 8009710:	7afa      	ldrb	r2, [r7, #11]
 8009712:	4611      	mov	r1, r2
 8009714:	68f8      	ldr	r0, [r7, #12]
 8009716:	4798      	blx	r3
 8009718:	4603      	mov	r3, r0
 800971a:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800971c:	7dfb      	ldrb	r3, [r7, #23]
 800971e:	2b00      	cmp	r3, #0
 8009720:	d003      	beq.n	800972a <USBD_LL_DataInStage+0x122>
    {
      return ret;
 8009722:	7dfb      	ldrb	r3, [r7, #23]
 8009724:	e002      	b.n	800972c <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009726:	2303      	movs	r3, #3
 8009728:	e000      	b.n	800972c <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 800972a:	2300      	movs	r3, #0
}
 800972c:	4618      	mov	r0, r3
 800972e:	3718      	adds	r7, #24
 8009730:	46bd      	mov	sp, r7
 8009732:	bd80      	pop	{r7, pc}

08009734 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009734:	b580      	push	{r7, lr}
 8009736:	b082      	sub	sp, #8
 8009738:	af00      	add	r7, sp, #0
 800973a:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	2201      	movs	r2, #1
 8009740:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	2200      	movs	r2, #0
 8009748:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	2200      	movs	r2, #0
 8009750:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	2200      	movs	r2, #0
 8009756:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009760:	2b00      	cmp	r3, #0
 8009762:	d009      	beq.n	8009778 <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800976a:	685b      	ldr	r3, [r3, #4]
 800976c:	687a      	ldr	r2, [r7, #4]
 800976e:	6852      	ldr	r2, [r2, #4]
 8009770:	b2d2      	uxtb	r2, r2
 8009772:	4611      	mov	r1, r2
 8009774:	6878      	ldr	r0, [r7, #4]
 8009776:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009778:	2340      	movs	r3, #64	; 0x40
 800977a:	2200      	movs	r2, #0
 800977c:	2100      	movs	r1, #0
 800977e:	6878      	ldr	r0, [r7, #4]
 8009780:	f001 fab5 	bl	800acee <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	2201      	movs	r2, #1
 8009788:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	2240      	movs	r2, #64	; 0x40
 8009790:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009794:	2340      	movs	r3, #64	; 0x40
 8009796:	2200      	movs	r2, #0
 8009798:	2180      	movs	r1, #128	; 0x80
 800979a:	6878      	ldr	r0, [r7, #4]
 800979c:	f001 faa7 	bl	800acee <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	2201      	movs	r2, #1
 80097a4:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	2240      	movs	r2, #64	; 0x40
 80097aa:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 80097ac:	2300      	movs	r3, #0
}
 80097ae:	4618      	mov	r0, r3
 80097b0:	3708      	adds	r7, #8
 80097b2:	46bd      	mov	sp, r7
 80097b4:	bd80      	pop	{r7, pc}

080097b6 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80097b6:	b480      	push	{r7}
 80097b8:	b083      	sub	sp, #12
 80097ba:	af00      	add	r7, sp, #0
 80097bc:	6078      	str	r0, [r7, #4]
 80097be:	460b      	mov	r3, r1
 80097c0:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	78fa      	ldrb	r2, [r7, #3]
 80097c6:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80097c8:	2300      	movs	r3, #0
}
 80097ca:	4618      	mov	r0, r3
 80097cc:	370c      	adds	r7, #12
 80097ce:	46bd      	mov	sp, r7
 80097d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d4:	4770      	bx	lr

080097d6 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80097d6:	b480      	push	{r7}
 80097d8:	b083      	sub	sp, #12
 80097da:	af00      	add	r7, sp, #0
 80097dc:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	2204      	movs	r2, #4
 80097ee:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80097f2:	2300      	movs	r3, #0
}
 80097f4:	4618      	mov	r0, r3
 80097f6:	370c      	adds	r7, #12
 80097f8:	46bd      	mov	sp, r7
 80097fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097fe:	4770      	bx	lr

08009800 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009800:	b480      	push	{r7}
 8009802:	b083      	sub	sp, #12
 8009804:	af00      	add	r7, sp, #0
 8009806:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800980e:	2b04      	cmp	r3, #4
 8009810:	d105      	bne.n	800981e <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800981e:	2300      	movs	r3, #0
}
 8009820:	4618      	mov	r0, r3
 8009822:	370c      	adds	r7, #12
 8009824:	46bd      	mov	sp, r7
 8009826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800982a:	4770      	bx	lr

0800982c <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800982c:	b580      	push	{r7, lr}
 800982e:	b082      	sub	sp, #8
 8009830:	af00      	add	r7, sp, #0
 8009832:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800983a:	2b03      	cmp	r3, #3
 800983c:	d10b      	bne.n	8009856 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009844:	69db      	ldr	r3, [r3, #28]
 8009846:	2b00      	cmp	r3, #0
 8009848:	d005      	beq.n	8009856 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009850:	69db      	ldr	r3, [r3, #28]
 8009852:	6878      	ldr	r0, [r7, #4]
 8009854:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009856:	2300      	movs	r3, #0
}
 8009858:	4618      	mov	r0, r3
 800985a:	3708      	adds	r7, #8
 800985c:	46bd      	mov	sp, r7
 800985e:	bd80      	pop	{r7, pc}

08009860 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8009860:	b480      	push	{r7}
 8009862:	b083      	sub	sp, #12
 8009864:	af00      	add	r7, sp, #0
 8009866:	6078      	str	r0, [r7, #4]
 8009868:	460b      	mov	r3, r1
 800986a:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800986c:	2300      	movs	r3, #0
}
 800986e:	4618      	mov	r0, r3
 8009870:	370c      	adds	r7, #12
 8009872:	46bd      	mov	sp, r7
 8009874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009878:	4770      	bx	lr

0800987a <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800987a:	b480      	push	{r7}
 800987c:	b083      	sub	sp, #12
 800987e:	af00      	add	r7, sp, #0
 8009880:	6078      	str	r0, [r7, #4]
 8009882:	460b      	mov	r3, r1
 8009884:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8009886:	2300      	movs	r3, #0
}
 8009888:	4618      	mov	r0, r3
 800988a:	370c      	adds	r7, #12
 800988c:	46bd      	mov	sp, r7
 800988e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009892:	4770      	bx	lr

08009894 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8009894:	b480      	push	{r7}
 8009896:	b083      	sub	sp, #12
 8009898:	af00      	add	r7, sp, #0
 800989a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800989c:	2300      	movs	r3, #0
}
 800989e:	4618      	mov	r0, r3
 80098a0:	370c      	adds	r7, #12
 80098a2:	46bd      	mov	sp, r7
 80098a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098a8:	4770      	bx	lr

080098aa <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80098aa:	b580      	push	{r7, lr}
 80098ac:	b082      	sub	sp, #8
 80098ae:	af00      	add	r7, sp, #0
 80098b0:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	2201      	movs	r2, #1
 80098b6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d009      	beq.n	80098d8 <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80098ca:	685b      	ldr	r3, [r3, #4]
 80098cc:	687a      	ldr	r2, [r7, #4]
 80098ce:	6852      	ldr	r2, [r2, #4]
 80098d0:	b2d2      	uxtb	r2, r2
 80098d2:	4611      	mov	r1, r2
 80098d4:	6878      	ldr	r0, [r7, #4]
 80098d6:	4798      	blx	r3
  }

  return USBD_OK;
 80098d8:	2300      	movs	r3, #0
}
 80098da:	4618      	mov	r0, r3
 80098dc:	3708      	adds	r7, #8
 80098de:	46bd      	mov	sp, r7
 80098e0:	bd80      	pop	{r7, pc}

080098e2 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80098e2:	b480      	push	{r7}
 80098e4:	b087      	sub	sp, #28
 80098e6:	af00      	add	r7, sp, #0
 80098e8:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80098ee:	697b      	ldr	r3, [r7, #20]
 80098f0:	781b      	ldrb	r3, [r3, #0]
 80098f2:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80098f4:	697b      	ldr	r3, [r7, #20]
 80098f6:	3301      	adds	r3, #1
 80098f8:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80098fa:	697b      	ldr	r3, [r7, #20]
 80098fc:	781b      	ldrb	r3, [r3, #0]
 80098fe:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009900:	8a3b      	ldrh	r3, [r7, #16]
 8009902:	021b      	lsls	r3, r3, #8
 8009904:	b21a      	sxth	r2, r3
 8009906:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800990a:	4313      	orrs	r3, r2
 800990c:	b21b      	sxth	r3, r3
 800990e:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8009910:	89fb      	ldrh	r3, [r7, #14]
}
 8009912:	4618      	mov	r0, r3
 8009914:	371c      	adds	r7, #28
 8009916:	46bd      	mov	sp, r7
 8009918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800991c:	4770      	bx	lr
	...

08009920 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009920:	b580      	push	{r7, lr}
 8009922:	b084      	sub	sp, #16
 8009924:	af00      	add	r7, sp, #0
 8009926:	6078      	str	r0, [r7, #4]
 8009928:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800992a:	2300      	movs	r3, #0
 800992c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800992e:	683b      	ldr	r3, [r7, #0]
 8009930:	781b      	ldrb	r3, [r3, #0]
 8009932:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009936:	2b20      	cmp	r3, #32
 8009938:	d004      	beq.n	8009944 <USBD_StdDevReq+0x24>
 800993a:	2b40      	cmp	r3, #64	; 0x40
 800993c:	d002      	beq.n	8009944 <USBD_StdDevReq+0x24>
 800993e:	2b00      	cmp	r3, #0
 8009940:	d00a      	beq.n	8009958 <USBD_StdDevReq+0x38>
 8009942:	e050      	b.n	80099e6 <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800994a:	689b      	ldr	r3, [r3, #8]
 800994c:	6839      	ldr	r1, [r7, #0]
 800994e:	6878      	ldr	r0, [r7, #4]
 8009950:	4798      	blx	r3
 8009952:	4603      	mov	r3, r0
 8009954:	73fb      	strb	r3, [r7, #15]
    break;
 8009956:	e04b      	b.n	80099f0 <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8009958:	683b      	ldr	r3, [r7, #0]
 800995a:	785b      	ldrb	r3, [r3, #1]
 800995c:	2b09      	cmp	r3, #9
 800995e:	d83c      	bhi.n	80099da <USBD_StdDevReq+0xba>
 8009960:	a201      	add	r2, pc, #4	; (adr r2, 8009968 <USBD_StdDevReq+0x48>)
 8009962:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009966:	bf00      	nop
 8009968:	080099bd 	.word	0x080099bd
 800996c:	080099d1 	.word	0x080099d1
 8009970:	080099db 	.word	0x080099db
 8009974:	080099c7 	.word	0x080099c7
 8009978:	080099db 	.word	0x080099db
 800997c:	0800999b 	.word	0x0800999b
 8009980:	08009991 	.word	0x08009991
 8009984:	080099db 	.word	0x080099db
 8009988:	080099b3 	.word	0x080099b3
 800998c:	080099a5 	.word	0x080099a5
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 8009990:	6839      	ldr	r1, [r7, #0]
 8009992:	6878      	ldr	r0, [r7, #4]
 8009994:	f000 f9ce 	bl	8009d34 <USBD_GetDescriptor>
      break;
 8009998:	e024      	b.n	80099e4 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 800999a:	6839      	ldr	r1, [r7, #0]
 800999c:	6878      	ldr	r0, [r7, #4]
 800999e:	f000 fb33 	bl	800a008 <USBD_SetAddress>
      break;
 80099a2:	e01f      	b.n	80099e4 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 80099a4:	6839      	ldr	r1, [r7, #0]
 80099a6:	6878      	ldr	r0, [r7, #4]
 80099a8:	f000 fb70 	bl	800a08c <USBD_SetConfig>
 80099ac:	4603      	mov	r3, r0
 80099ae:	73fb      	strb	r3, [r7, #15]
      break;
 80099b0:	e018      	b.n	80099e4 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 80099b2:	6839      	ldr	r1, [r7, #0]
 80099b4:	6878      	ldr	r0, [r7, #4]
 80099b6:	f000 fc0d 	bl	800a1d4 <USBD_GetConfig>
      break;
 80099ba:	e013      	b.n	80099e4 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 80099bc:	6839      	ldr	r1, [r7, #0]
 80099be:	6878      	ldr	r0, [r7, #4]
 80099c0:	f000 fc3c 	bl	800a23c <USBD_GetStatus>
      break;
 80099c4:	e00e      	b.n	80099e4 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 80099c6:	6839      	ldr	r1, [r7, #0]
 80099c8:	6878      	ldr	r0, [r7, #4]
 80099ca:	f000 fc6a 	bl	800a2a2 <USBD_SetFeature>
      break;
 80099ce:	e009      	b.n	80099e4 <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 80099d0:	6839      	ldr	r1, [r7, #0]
 80099d2:	6878      	ldr	r0, [r7, #4]
 80099d4:	f000 fc79 	bl	800a2ca <USBD_ClrFeature>
      break;
 80099d8:	e004      	b.n	80099e4 <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 80099da:	6839      	ldr	r1, [r7, #0]
 80099dc:	6878      	ldr	r0, [r7, #4]
 80099de:	f000 fccf 	bl	800a380 <USBD_CtlError>
      break;
 80099e2:	bf00      	nop
    }
    break;
 80099e4:	e004      	b.n	80099f0 <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 80099e6:	6839      	ldr	r1, [r7, #0]
 80099e8:	6878      	ldr	r0, [r7, #4]
 80099ea:	f000 fcc9 	bl	800a380 <USBD_CtlError>
    break;
 80099ee:	bf00      	nop
  }

  return ret;
 80099f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80099f2:	4618      	mov	r0, r3
 80099f4:	3710      	adds	r7, #16
 80099f6:	46bd      	mov	sp, r7
 80099f8:	bd80      	pop	{r7, pc}
 80099fa:	bf00      	nop

080099fc <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80099fc:	b580      	push	{r7, lr}
 80099fe:	b084      	sub	sp, #16
 8009a00:	af00      	add	r7, sp, #0
 8009a02:	6078      	str	r0, [r7, #4]
 8009a04:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009a06:	2300      	movs	r3, #0
 8009a08:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009a0a:	683b      	ldr	r3, [r7, #0]
 8009a0c:	781b      	ldrb	r3, [r3, #0]
 8009a0e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009a12:	2b20      	cmp	r3, #32
 8009a14:	d003      	beq.n	8009a1e <USBD_StdItfReq+0x22>
 8009a16:	2b40      	cmp	r3, #64	; 0x40
 8009a18:	d001      	beq.n	8009a1e <USBD_StdItfReq+0x22>
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	d12a      	bne.n	8009a74 <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009a24:	3b01      	subs	r3, #1
 8009a26:	2b02      	cmp	r3, #2
 8009a28:	d81d      	bhi.n	8009a66 <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009a2a:	683b      	ldr	r3, [r7, #0]
 8009a2c:	889b      	ldrh	r3, [r3, #4]
 8009a2e:	b2db      	uxtb	r3, r3
 8009a30:	2b01      	cmp	r3, #1
 8009a32:	d813      	bhi.n	8009a5c <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009a3a:	689b      	ldr	r3, [r3, #8]
 8009a3c:	6839      	ldr	r1, [r7, #0]
 8009a3e:	6878      	ldr	r0, [r7, #4]
 8009a40:	4798      	blx	r3
 8009a42:	4603      	mov	r3, r0
 8009a44:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 8009a46:	683b      	ldr	r3, [r7, #0]
 8009a48:	88db      	ldrh	r3, [r3, #6]
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d110      	bne.n	8009a70 <USBD_StdItfReq+0x74>
 8009a4e:	7bfb      	ldrb	r3, [r7, #15]
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d10d      	bne.n	8009a70 <USBD_StdItfReq+0x74>
        {
          (void)USBD_CtlSendStatus(pdev);
 8009a54:	6878      	ldr	r0, [r7, #4]
 8009a56:	f000 fd5e 	bl	800a516 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 8009a5a:	e009      	b.n	8009a70 <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 8009a5c:	6839      	ldr	r1, [r7, #0]
 8009a5e:	6878      	ldr	r0, [r7, #4]
 8009a60:	f000 fc8e 	bl	800a380 <USBD_CtlError>
      break;
 8009a64:	e004      	b.n	8009a70 <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 8009a66:	6839      	ldr	r1, [r7, #0]
 8009a68:	6878      	ldr	r0, [r7, #4]
 8009a6a:	f000 fc89 	bl	800a380 <USBD_CtlError>
      break;
 8009a6e:	e000      	b.n	8009a72 <USBD_StdItfReq+0x76>
      break;
 8009a70:	bf00      	nop
    }
    break;
 8009a72:	e004      	b.n	8009a7e <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 8009a74:	6839      	ldr	r1, [r7, #0]
 8009a76:	6878      	ldr	r0, [r7, #4]
 8009a78:	f000 fc82 	bl	800a380 <USBD_CtlError>
    break;
 8009a7c:	bf00      	nop
  }

  return ret;
 8009a7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a80:	4618      	mov	r0, r3
 8009a82:	3710      	adds	r7, #16
 8009a84:	46bd      	mov	sp, r7
 8009a86:	bd80      	pop	{r7, pc}

08009a88 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009a88:	b580      	push	{r7, lr}
 8009a8a:	b084      	sub	sp, #16
 8009a8c:	af00      	add	r7, sp, #0
 8009a8e:	6078      	str	r0, [r7, #4]
 8009a90:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8009a92:	2300      	movs	r3, #0
 8009a94:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8009a96:	683b      	ldr	r3, [r7, #0]
 8009a98:	889b      	ldrh	r3, [r3, #4]
 8009a9a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009a9c:	683b      	ldr	r3, [r7, #0]
 8009a9e:	781b      	ldrb	r3, [r3, #0]
 8009aa0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009aa4:	2b20      	cmp	r3, #32
 8009aa6:	d004      	beq.n	8009ab2 <USBD_StdEPReq+0x2a>
 8009aa8:	2b40      	cmp	r3, #64	; 0x40
 8009aaa:	d002      	beq.n	8009ab2 <USBD_StdEPReq+0x2a>
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d00a      	beq.n	8009ac6 <USBD_StdEPReq+0x3e>
 8009ab0:	e135      	b.n	8009d1e <USBD_StdEPReq+0x296>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009ab8:	689b      	ldr	r3, [r3, #8]
 8009aba:	6839      	ldr	r1, [r7, #0]
 8009abc:	6878      	ldr	r0, [r7, #4]
 8009abe:	4798      	blx	r3
 8009ac0:	4603      	mov	r3, r0
 8009ac2:	73fb      	strb	r3, [r7, #15]
    break;
 8009ac4:	e130      	b.n	8009d28 <USBD_StdEPReq+0x2a0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8009ac6:	683b      	ldr	r3, [r7, #0]
 8009ac8:	785b      	ldrb	r3, [r3, #1]
 8009aca:	2b01      	cmp	r3, #1
 8009acc:	d03e      	beq.n	8009b4c <USBD_StdEPReq+0xc4>
 8009ace:	2b03      	cmp	r3, #3
 8009ad0:	d002      	beq.n	8009ad8 <USBD_StdEPReq+0x50>
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d077      	beq.n	8009bc6 <USBD_StdEPReq+0x13e>
 8009ad6:	e11c      	b.n	8009d12 <USBD_StdEPReq+0x28a>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009ade:	2b02      	cmp	r3, #2
 8009ae0:	d002      	beq.n	8009ae8 <USBD_StdEPReq+0x60>
 8009ae2:	2b03      	cmp	r3, #3
 8009ae4:	d015      	beq.n	8009b12 <USBD_StdEPReq+0x8a>
 8009ae6:	e02b      	b.n	8009b40 <USBD_StdEPReq+0xb8>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009ae8:	7bbb      	ldrb	r3, [r7, #14]
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d00c      	beq.n	8009b08 <USBD_StdEPReq+0x80>
 8009aee:	7bbb      	ldrb	r3, [r7, #14]
 8009af0:	2b80      	cmp	r3, #128	; 0x80
 8009af2:	d009      	beq.n	8009b08 <USBD_StdEPReq+0x80>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 8009af4:	7bbb      	ldrb	r3, [r7, #14]
 8009af6:	4619      	mov	r1, r3
 8009af8:	6878      	ldr	r0, [r7, #4]
 8009afa:	f001 f93d 	bl	800ad78 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009afe:	2180      	movs	r1, #128	; 0x80
 8009b00:	6878      	ldr	r0, [r7, #4]
 8009b02:	f001 f939 	bl	800ad78 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 8009b06:	e020      	b.n	8009b4a <USBD_StdEPReq+0xc2>
          USBD_CtlError(pdev, req);
 8009b08:	6839      	ldr	r1, [r7, #0]
 8009b0a:	6878      	ldr	r0, [r7, #4]
 8009b0c:	f000 fc38 	bl	800a380 <USBD_CtlError>
        break;
 8009b10:	e01b      	b.n	8009b4a <USBD_StdEPReq+0xc2>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8009b12:	683b      	ldr	r3, [r7, #0]
 8009b14:	885b      	ldrh	r3, [r3, #2]
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d10e      	bne.n	8009b38 <USBD_StdEPReq+0xb0>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009b1a:	7bbb      	ldrb	r3, [r7, #14]
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d00b      	beq.n	8009b38 <USBD_StdEPReq+0xb0>
 8009b20:	7bbb      	ldrb	r3, [r7, #14]
 8009b22:	2b80      	cmp	r3, #128	; 0x80
 8009b24:	d008      	beq.n	8009b38 <USBD_StdEPReq+0xb0>
 8009b26:	683b      	ldr	r3, [r7, #0]
 8009b28:	88db      	ldrh	r3, [r3, #6]
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d104      	bne.n	8009b38 <USBD_StdEPReq+0xb0>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 8009b2e:	7bbb      	ldrb	r3, [r7, #14]
 8009b30:	4619      	mov	r1, r3
 8009b32:	6878      	ldr	r0, [r7, #4]
 8009b34:	f001 f920 	bl	800ad78 <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 8009b38:	6878      	ldr	r0, [r7, #4]
 8009b3a:	f000 fcec 	bl	800a516 <USBD_CtlSendStatus>

        break;
 8009b3e:	e004      	b.n	8009b4a <USBD_StdEPReq+0xc2>

      default:
        USBD_CtlError(pdev, req);
 8009b40:	6839      	ldr	r1, [r7, #0]
 8009b42:	6878      	ldr	r0, [r7, #4]
 8009b44:	f000 fc1c 	bl	800a380 <USBD_CtlError>
        break;
 8009b48:	bf00      	nop
      }
      break;
 8009b4a:	e0e7      	b.n	8009d1c <USBD_StdEPReq+0x294>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009b52:	2b02      	cmp	r3, #2
 8009b54:	d002      	beq.n	8009b5c <USBD_StdEPReq+0xd4>
 8009b56:	2b03      	cmp	r3, #3
 8009b58:	d015      	beq.n	8009b86 <USBD_StdEPReq+0xfe>
 8009b5a:	e02d      	b.n	8009bb8 <USBD_StdEPReq+0x130>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009b5c:	7bbb      	ldrb	r3, [r7, #14]
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d00c      	beq.n	8009b7c <USBD_StdEPReq+0xf4>
 8009b62:	7bbb      	ldrb	r3, [r7, #14]
 8009b64:	2b80      	cmp	r3, #128	; 0x80
 8009b66:	d009      	beq.n	8009b7c <USBD_StdEPReq+0xf4>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 8009b68:	7bbb      	ldrb	r3, [r7, #14]
 8009b6a:	4619      	mov	r1, r3
 8009b6c:	6878      	ldr	r0, [r7, #4]
 8009b6e:	f001 f903 	bl	800ad78 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009b72:	2180      	movs	r1, #128	; 0x80
 8009b74:	6878      	ldr	r0, [r7, #4]
 8009b76:	f001 f8ff 	bl	800ad78 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 8009b7a:	e023      	b.n	8009bc4 <USBD_StdEPReq+0x13c>
          USBD_CtlError(pdev, req);
 8009b7c:	6839      	ldr	r1, [r7, #0]
 8009b7e:	6878      	ldr	r0, [r7, #4]
 8009b80:	f000 fbfe 	bl	800a380 <USBD_CtlError>
        break;
 8009b84:	e01e      	b.n	8009bc4 <USBD_StdEPReq+0x13c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8009b86:	683b      	ldr	r3, [r7, #0]
 8009b88:	885b      	ldrh	r3, [r3, #2]
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d119      	bne.n	8009bc2 <USBD_StdEPReq+0x13a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 8009b8e:	7bbb      	ldrb	r3, [r7, #14]
 8009b90:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d004      	beq.n	8009ba2 <USBD_StdEPReq+0x11a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8009b98:	7bbb      	ldrb	r3, [r7, #14]
 8009b9a:	4619      	mov	r1, r3
 8009b9c:	6878      	ldr	r0, [r7, #4]
 8009b9e:	f001 f90a 	bl	800adb6 <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 8009ba2:	6878      	ldr	r0, [r7, #4]
 8009ba4:	f000 fcb7 	bl	800a516 <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009bae:	689b      	ldr	r3, [r3, #8]
 8009bb0:	6839      	ldr	r1, [r7, #0]
 8009bb2:	6878      	ldr	r0, [r7, #4]
 8009bb4:	4798      	blx	r3
        }
        break;
 8009bb6:	e004      	b.n	8009bc2 <USBD_StdEPReq+0x13a>

      default:
        USBD_CtlError(pdev, req);
 8009bb8:	6839      	ldr	r1, [r7, #0]
 8009bba:	6878      	ldr	r0, [r7, #4]
 8009bbc:	f000 fbe0 	bl	800a380 <USBD_CtlError>
        break;
 8009bc0:	e000      	b.n	8009bc4 <USBD_StdEPReq+0x13c>
        break;
 8009bc2:	bf00      	nop
      }
      break;
 8009bc4:	e0aa      	b.n	8009d1c <USBD_StdEPReq+0x294>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009bcc:	2b02      	cmp	r3, #2
 8009bce:	d002      	beq.n	8009bd6 <USBD_StdEPReq+0x14e>
 8009bd0:	2b03      	cmp	r3, #3
 8009bd2:	d032      	beq.n	8009c3a <USBD_StdEPReq+0x1b2>
 8009bd4:	e097      	b.n	8009d06 <USBD_StdEPReq+0x27e>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009bd6:	7bbb      	ldrb	r3, [r7, #14]
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d007      	beq.n	8009bec <USBD_StdEPReq+0x164>
 8009bdc:	7bbb      	ldrb	r3, [r7, #14]
 8009bde:	2b80      	cmp	r3, #128	; 0x80
 8009be0:	d004      	beq.n	8009bec <USBD_StdEPReq+0x164>
        {
          USBD_CtlError(pdev, req);
 8009be2:	6839      	ldr	r1, [r7, #0]
 8009be4:	6878      	ldr	r0, [r7, #4]
 8009be6:	f000 fbcb 	bl	800a380 <USBD_CtlError>
          break;
 8009bea:	e091      	b.n	8009d10 <USBD_StdEPReq+0x288>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009bec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	da0b      	bge.n	8009c0c <USBD_StdEPReq+0x184>
 8009bf4:	7bbb      	ldrb	r3, [r7, #14]
 8009bf6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009bfa:	4613      	mov	r3, r2
 8009bfc:	009b      	lsls	r3, r3, #2
 8009bfe:	4413      	add	r3, r2
 8009c00:	009b      	lsls	r3, r3, #2
 8009c02:	3310      	adds	r3, #16
 8009c04:	687a      	ldr	r2, [r7, #4]
 8009c06:	4413      	add	r3, r2
 8009c08:	3304      	adds	r3, #4
 8009c0a:	e00b      	b.n	8009c24 <USBD_StdEPReq+0x19c>
              &pdev->ep_out[ep_addr & 0x7FU];
 8009c0c:	7bbb      	ldrb	r3, [r7, #14]
 8009c0e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009c12:	4613      	mov	r3, r2
 8009c14:	009b      	lsls	r3, r3, #2
 8009c16:	4413      	add	r3, r2
 8009c18:	009b      	lsls	r3, r3, #2
 8009c1a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8009c1e:	687a      	ldr	r2, [r7, #4]
 8009c20:	4413      	add	r3, r2
 8009c22:	3304      	adds	r3, #4
 8009c24:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 8009c26:	68bb      	ldr	r3, [r7, #8]
 8009c28:	2200      	movs	r2, #0
 8009c2a:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009c2c:	68bb      	ldr	r3, [r7, #8]
 8009c2e:	2202      	movs	r2, #2
 8009c30:	4619      	mov	r1, r3
 8009c32:	6878      	ldr	r0, [r7, #4]
 8009c34:	f000 fc15 	bl	800a462 <USBD_CtlSendData>
        break;
 8009c38:	e06a      	b.n	8009d10 <USBD_StdEPReq+0x288>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 8009c3a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	da11      	bge.n	8009c66 <USBD_StdEPReq+0x1de>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009c42:	7bbb      	ldrb	r3, [r7, #14]
 8009c44:	f003 020f 	and.w	r2, r3, #15
 8009c48:	6879      	ldr	r1, [r7, #4]
 8009c4a:	4613      	mov	r3, r2
 8009c4c:	009b      	lsls	r3, r3, #2
 8009c4e:	4413      	add	r3, r2
 8009c50:	009b      	lsls	r3, r3, #2
 8009c52:	440b      	add	r3, r1
 8009c54:	3324      	adds	r3, #36	; 0x24
 8009c56:	881b      	ldrh	r3, [r3, #0]
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d117      	bne.n	8009c8c <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 8009c5c:	6839      	ldr	r1, [r7, #0]
 8009c5e:	6878      	ldr	r0, [r7, #4]
 8009c60:	f000 fb8e 	bl	800a380 <USBD_CtlError>
            break;
 8009c64:	e054      	b.n	8009d10 <USBD_StdEPReq+0x288>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009c66:	7bbb      	ldrb	r3, [r7, #14]
 8009c68:	f003 020f 	and.w	r2, r3, #15
 8009c6c:	6879      	ldr	r1, [r7, #4]
 8009c6e:	4613      	mov	r3, r2
 8009c70:	009b      	lsls	r3, r3, #2
 8009c72:	4413      	add	r3, r2
 8009c74:	009b      	lsls	r3, r3, #2
 8009c76:	440b      	add	r3, r1
 8009c78:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8009c7c:	881b      	ldrh	r3, [r3, #0]
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d104      	bne.n	8009c8c <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 8009c82:	6839      	ldr	r1, [r7, #0]
 8009c84:	6878      	ldr	r0, [r7, #4]
 8009c86:	f000 fb7b 	bl	800a380 <USBD_CtlError>
            break;
 8009c8a:	e041      	b.n	8009d10 <USBD_StdEPReq+0x288>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009c8c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	da0b      	bge.n	8009cac <USBD_StdEPReq+0x224>
 8009c94:	7bbb      	ldrb	r3, [r7, #14]
 8009c96:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009c9a:	4613      	mov	r3, r2
 8009c9c:	009b      	lsls	r3, r3, #2
 8009c9e:	4413      	add	r3, r2
 8009ca0:	009b      	lsls	r3, r3, #2
 8009ca2:	3310      	adds	r3, #16
 8009ca4:	687a      	ldr	r2, [r7, #4]
 8009ca6:	4413      	add	r3, r2
 8009ca8:	3304      	adds	r3, #4
 8009caa:	e00b      	b.n	8009cc4 <USBD_StdEPReq+0x23c>
              &pdev->ep_out[ep_addr & 0x7FU];
 8009cac:	7bbb      	ldrb	r3, [r7, #14]
 8009cae:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009cb2:	4613      	mov	r3, r2
 8009cb4:	009b      	lsls	r3, r3, #2
 8009cb6:	4413      	add	r3, r2
 8009cb8:	009b      	lsls	r3, r3, #2
 8009cba:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8009cbe:	687a      	ldr	r2, [r7, #4]
 8009cc0:	4413      	add	r3, r2
 8009cc2:	3304      	adds	r3, #4
 8009cc4:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009cc6:	7bbb      	ldrb	r3, [r7, #14]
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d002      	beq.n	8009cd2 <USBD_StdEPReq+0x24a>
 8009ccc:	7bbb      	ldrb	r3, [r7, #14]
 8009cce:	2b80      	cmp	r3, #128	; 0x80
 8009cd0:	d103      	bne.n	8009cda <USBD_StdEPReq+0x252>
          {
            pep->status = 0x0000U;
 8009cd2:	68bb      	ldr	r3, [r7, #8]
 8009cd4:	2200      	movs	r2, #0
 8009cd6:	601a      	str	r2, [r3, #0]
 8009cd8:	e00e      	b.n	8009cf8 <USBD_StdEPReq+0x270>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8009cda:	7bbb      	ldrb	r3, [r7, #14]
 8009cdc:	4619      	mov	r1, r3
 8009cde:	6878      	ldr	r0, [r7, #4]
 8009ce0:	f001 f888 	bl	800adf4 <USBD_LL_IsStallEP>
 8009ce4:	4603      	mov	r3, r0
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d003      	beq.n	8009cf2 <USBD_StdEPReq+0x26a>
          {
            pep->status = 0x0001U;
 8009cea:	68bb      	ldr	r3, [r7, #8]
 8009cec:	2201      	movs	r2, #1
 8009cee:	601a      	str	r2, [r3, #0]
 8009cf0:	e002      	b.n	8009cf8 <USBD_StdEPReq+0x270>
          }
          else
          {
            pep->status = 0x0000U;
 8009cf2:	68bb      	ldr	r3, [r7, #8]
 8009cf4:	2200      	movs	r2, #0
 8009cf6:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009cf8:	68bb      	ldr	r3, [r7, #8]
 8009cfa:	2202      	movs	r2, #2
 8009cfc:	4619      	mov	r1, r3
 8009cfe:	6878      	ldr	r0, [r7, #4]
 8009d00:	f000 fbaf 	bl	800a462 <USBD_CtlSendData>
          break;
 8009d04:	e004      	b.n	8009d10 <USBD_StdEPReq+0x288>

      default:
        USBD_CtlError(pdev, req);
 8009d06:	6839      	ldr	r1, [r7, #0]
 8009d08:	6878      	ldr	r0, [r7, #4]
 8009d0a:	f000 fb39 	bl	800a380 <USBD_CtlError>
        break;
 8009d0e:	bf00      	nop
      }
      break;
 8009d10:	e004      	b.n	8009d1c <USBD_StdEPReq+0x294>

    default:
      USBD_CtlError(pdev, req);
 8009d12:	6839      	ldr	r1, [r7, #0]
 8009d14:	6878      	ldr	r0, [r7, #4]
 8009d16:	f000 fb33 	bl	800a380 <USBD_CtlError>
      break;
 8009d1a:	bf00      	nop
    }
    break;
 8009d1c:	e004      	b.n	8009d28 <USBD_StdEPReq+0x2a0>

  default:
    USBD_CtlError(pdev, req);
 8009d1e:	6839      	ldr	r1, [r7, #0]
 8009d20:	6878      	ldr	r0, [r7, #4]
 8009d22:	f000 fb2d 	bl	800a380 <USBD_CtlError>
    break;
 8009d26:	bf00      	nop
  }

  return ret;
 8009d28:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d2a:	4618      	mov	r0, r3
 8009d2c:	3710      	adds	r7, #16
 8009d2e:	46bd      	mov	sp, r7
 8009d30:	bd80      	pop	{r7, pc}
	...

08009d34 <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009d34:	b580      	push	{r7, lr}
 8009d36:	b084      	sub	sp, #16
 8009d38:	af00      	add	r7, sp, #0
 8009d3a:	6078      	str	r0, [r7, #4]
 8009d3c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009d3e:	2300      	movs	r3, #0
 8009d40:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009d42:	2300      	movs	r3, #0
 8009d44:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009d46:	2300      	movs	r3, #0
 8009d48:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8009d4a:	683b      	ldr	r3, [r7, #0]
 8009d4c:	885b      	ldrh	r3, [r3, #2]
 8009d4e:	0a1b      	lsrs	r3, r3, #8
 8009d50:	b29b      	uxth	r3, r3
 8009d52:	3b01      	subs	r3, #1
 8009d54:	2b06      	cmp	r3, #6
 8009d56:	f200 8128 	bhi.w	8009faa <USBD_GetDescriptor+0x276>
 8009d5a:	a201      	add	r2, pc, #4	; (adr r2, 8009d60 <USBD_GetDescriptor+0x2c>)
 8009d5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d60:	08009d7d 	.word	0x08009d7d
 8009d64:	08009d95 	.word	0x08009d95
 8009d68:	08009dd5 	.word	0x08009dd5
 8009d6c:	08009fab 	.word	0x08009fab
 8009d70:	08009fab 	.word	0x08009fab
 8009d74:	08009f4b 	.word	0x08009f4b
 8009d78:	08009f77 	.word	0x08009f77
      err++;
    }
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	687a      	ldr	r2, [r7, #4]
 8009d86:	7c12      	ldrb	r2, [r2, #16]
 8009d88:	f107 0108 	add.w	r1, r7, #8
 8009d8c:	4610      	mov	r0, r2
 8009d8e:	4798      	blx	r3
 8009d90:	60f8      	str	r0, [r7, #12]
    break;
 8009d92:	e112      	b.n	8009fba <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	7c1b      	ldrb	r3, [r3, #16]
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d10d      	bne.n	8009db8 <USBD_GetDescriptor+0x84>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009da2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009da4:	f107 0208 	add.w	r2, r7, #8
 8009da8:	4610      	mov	r0, r2
 8009daa:	4798      	blx	r3
 8009dac:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	3301      	adds	r3, #1
 8009db2:	2202      	movs	r2, #2
 8009db4:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 8009db6:	e100      	b.n	8009fba <USBD_GetDescriptor+0x286>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009dbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009dc0:	f107 0208 	add.w	r2, r7, #8
 8009dc4:	4610      	mov	r0, r2
 8009dc6:	4798      	blx	r3
 8009dc8:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	3301      	adds	r3, #1
 8009dce:	2202      	movs	r2, #2
 8009dd0:	701a      	strb	r2, [r3, #0]
    break;
 8009dd2:	e0f2      	b.n	8009fba <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 8009dd4:	683b      	ldr	r3, [r7, #0]
 8009dd6:	885b      	ldrh	r3, [r3, #2]
 8009dd8:	b2db      	uxtb	r3, r3
 8009dda:	2b05      	cmp	r3, #5
 8009ddc:	f200 80ac 	bhi.w	8009f38 <USBD_GetDescriptor+0x204>
 8009de0:	a201      	add	r2, pc, #4	; (adr r2, 8009de8 <USBD_GetDescriptor+0xb4>)
 8009de2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009de6:	bf00      	nop
 8009de8:	08009e01 	.word	0x08009e01
 8009dec:	08009e35 	.word	0x08009e35
 8009df0:	08009e69 	.word	0x08009e69
 8009df4:	08009e9d 	.word	0x08009e9d
 8009df8:	08009ed1 	.word	0x08009ed1
 8009dfc:	08009f05 	.word	0x08009f05
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009e06:	685b      	ldr	r3, [r3, #4]
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d00b      	beq.n	8009e24 <USBD_GetDescriptor+0xf0>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009e12:	685b      	ldr	r3, [r3, #4]
 8009e14:	687a      	ldr	r2, [r7, #4]
 8009e16:	7c12      	ldrb	r2, [r2, #16]
 8009e18:	f107 0108 	add.w	r1, r7, #8
 8009e1c:	4610      	mov	r0, r2
 8009e1e:	4798      	blx	r3
 8009e20:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009e22:	e091      	b.n	8009f48 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8009e24:	6839      	ldr	r1, [r7, #0]
 8009e26:	6878      	ldr	r0, [r7, #4]
 8009e28:	f000 faaa 	bl	800a380 <USBD_CtlError>
        err++;
 8009e2c:	7afb      	ldrb	r3, [r7, #11]
 8009e2e:	3301      	adds	r3, #1
 8009e30:	72fb      	strb	r3, [r7, #11]
      break;
 8009e32:	e089      	b.n	8009f48 <USBD_GetDescriptor+0x214>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009e3a:	689b      	ldr	r3, [r3, #8]
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d00b      	beq.n	8009e58 <USBD_GetDescriptor+0x124>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009e46:	689b      	ldr	r3, [r3, #8]
 8009e48:	687a      	ldr	r2, [r7, #4]
 8009e4a:	7c12      	ldrb	r2, [r2, #16]
 8009e4c:	f107 0108 	add.w	r1, r7, #8
 8009e50:	4610      	mov	r0, r2
 8009e52:	4798      	blx	r3
 8009e54:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009e56:	e077      	b.n	8009f48 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8009e58:	6839      	ldr	r1, [r7, #0]
 8009e5a:	6878      	ldr	r0, [r7, #4]
 8009e5c:	f000 fa90 	bl	800a380 <USBD_CtlError>
        err++;
 8009e60:	7afb      	ldrb	r3, [r7, #11]
 8009e62:	3301      	adds	r3, #1
 8009e64:	72fb      	strb	r3, [r7, #11]
      break;
 8009e66:	e06f      	b.n	8009f48 <USBD_GetDescriptor+0x214>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009e6e:	68db      	ldr	r3, [r3, #12]
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d00b      	beq.n	8009e8c <USBD_GetDescriptor+0x158>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009e7a:	68db      	ldr	r3, [r3, #12]
 8009e7c:	687a      	ldr	r2, [r7, #4]
 8009e7e:	7c12      	ldrb	r2, [r2, #16]
 8009e80:	f107 0108 	add.w	r1, r7, #8
 8009e84:	4610      	mov	r0, r2
 8009e86:	4798      	blx	r3
 8009e88:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009e8a:	e05d      	b.n	8009f48 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8009e8c:	6839      	ldr	r1, [r7, #0]
 8009e8e:	6878      	ldr	r0, [r7, #4]
 8009e90:	f000 fa76 	bl	800a380 <USBD_CtlError>
        err++;
 8009e94:	7afb      	ldrb	r3, [r7, #11]
 8009e96:	3301      	adds	r3, #1
 8009e98:	72fb      	strb	r3, [r7, #11]
      break;
 8009e9a:	e055      	b.n	8009f48 <USBD_GetDescriptor+0x214>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009ea2:	691b      	ldr	r3, [r3, #16]
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d00b      	beq.n	8009ec0 <USBD_GetDescriptor+0x18c>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009eae:	691b      	ldr	r3, [r3, #16]
 8009eb0:	687a      	ldr	r2, [r7, #4]
 8009eb2:	7c12      	ldrb	r2, [r2, #16]
 8009eb4:	f107 0108 	add.w	r1, r7, #8
 8009eb8:	4610      	mov	r0, r2
 8009eba:	4798      	blx	r3
 8009ebc:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009ebe:	e043      	b.n	8009f48 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8009ec0:	6839      	ldr	r1, [r7, #0]
 8009ec2:	6878      	ldr	r0, [r7, #4]
 8009ec4:	f000 fa5c 	bl	800a380 <USBD_CtlError>
        err++;
 8009ec8:	7afb      	ldrb	r3, [r7, #11]
 8009eca:	3301      	adds	r3, #1
 8009ecc:	72fb      	strb	r3, [r7, #11]
      break;
 8009ece:	e03b      	b.n	8009f48 <USBD_GetDescriptor+0x214>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009ed6:	695b      	ldr	r3, [r3, #20]
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d00b      	beq.n	8009ef4 <USBD_GetDescriptor+0x1c0>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009ee2:	695b      	ldr	r3, [r3, #20]
 8009ee4:	687a      	ldr	r2, [r7, #4]
 8009ee6:	7c12      	ldrb	r2, [r2, #16]
 8009ee8:	f107 0108 	add.w	r1, r7, #8
 8009eec:	4610      	mov	r0, r2
 8009eee:	4798      	blx	r3
 8009ef0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009ef2:	e029      	b.n	8009f48 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8009ef4:	6839      	ldr	r1, [r7, #0]
 8009ef6:	6878      	ldr	r0, [r7, #4]
 8009ef8:	f000 fa42 	bl	800a380 <USBD_CtlError>
        err++;
 8009efc:	7afb      	ldrb	r3, [r7, #11]
 8009efe:	3301      	adds	r3, #1
 8009f00:	72fb      	strb	r3, [r7, #11]
      break;
 8009f02:	e021      	b.n	8009f48 <USBD_GetDescriptor+0x214>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f0a:	699b      	ldr	r3, [r3, #24]
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d00b      	beq.n	8009f28 <USBD_GetDescriptor+0x1f4>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f16:	699b      	ldr	r3, [r3, #24]
 8009f18:	687a      	ldr	r2, [r7, #4]
 8009f1a:	7c12      	ldrb	r2, [r2, #16]
 8009f1c:	f107 0108 	add.w	r1, r7, #8
 8009f20:	4610      	mov	r0, r2
 8009f22:	4798      	blx	r3
 8009f24:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009f26:	e00f      	b.n	8009f48 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8009f28:	6839      	ldr	r1, [r7, #0]
 8009f2a:	6878      	ldr	r0, [r7, #4]
 8009f2c:	f000 fa28 	bl	800a380 <USBD_CtlError>
        err++;
 8009f30:	7afb      	ldrb	r3, [r7, #11]
 8009f32:	3301      	adds	r3, #1
 8009f34:	72fb      	strb	r3, [r7, #11]
      break;
 8009f36:	e007      	b.n	8009f48 <USBD_GetDescriptor+0x214>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 8009f38:	6839      	ldr	r1, [r7, #0]
 8009f3a:	6878      	ldr	r0, [r7, #4]
 8009f3c:	f000 fa20 	bl	800a380 <USBD_CtlError>
      err++;
 8009f40:	7afb      	ldrb	r3, [r7, #11]
 8009f42:	3301      	adds	r3, #1
 8009f44:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 8009f46:	bf00      	nop
    }
    break;
 8009f48:	e037      	b.n	8009fba <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	7c1b      	ldrb	r3, [r3, #16]
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d109      	bne.n	8009f66 <USBD_GetDescriptor+0x232>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009f58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009f5a:	f107 0208 	add.w	r2, r7, #8
 8009f5e:	4610      	mov	r0, r2
 8009f60:	4798      	blx	r3
 8009f62:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8009f64:	e029      	b.n	8009fba <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 8009f66:	6839      	ldr	r1, [r7, #0]
 8009f68:	6878      	ldr	r0, [r7, #4]
 8009f6a:	f000 fa09 	bl	800a380 <USBD_CtlError>
      err++;
 8009f6e:	7afb      	ldrb	r3, [r7, #11]
 8009f70:	3301      	adds	r3, #1
 8009f72:	72fb      	strb	r3, [r7, #11]
    break;
 8009f74:	e021      	b.n	8009fba <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	7c1b      	ldrb	r3, [r3, #16]
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d10d      	bne.n	8009f9a <USBD_GetDescriptor+0x266>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f86:	f107 0208 	add.w	r2, r7, #8
 8009f8a:	4610      	mov	r0, r2
 8009f8c:	4798      	blx	r3
 8009f8e:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	3301      	adds	r3, #1
 8009f94:	2207      	movs	r2, #7
 8009f96:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8009f98:	e00f      	b.n	8009fba <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 8009f9a:	6839      	ldr	r1, [r7, #0]
 8009f9c:	6878      	ldr	r0, [r7, #4]
 8009f9e:	f000 f9ef 	bl	800a380 <USBD_CtlError>
      err++;
 8009fa2:	7afb      	ldrb	r3, [r7, #11]
 8009fa4:	3301      	adds	r3, #1
 8009fa6:	72fb      	strb	r3, [r7, #11]
    break;
 8009fa8:	e007      	b.n	8009fba <USBD_GetDescriptor+0x286>

  default:
    USBD_CtlError(pdev, req);
 8009faa:	6839      	ldr	r1, [r7, #0]
 8009fac:	6878      	ldr	r0, [r7, #4]
 8009fae:	f000 f9e7 	bl	800a380 <USBD_CtlError>
    err++;
 8009fb2:	7afb      	ldrb	r3, [r7, #11]
 8009fb4:	3301      	adds	r3, #1
 8009fb6:	72fb      	strb	r3, [r7, #11]
    break;
 8009fb8:	bf00      	nop
  }

  if (err != 0U)
 8009fba:	7afb      	ldrb	r3, [r7, #11]
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d11e      	bne.n	8009ffe <USBD_GetDescriptor+0x2ca>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 8009fc0:	683b      	ldr	r3, [r7, #0]
 8009fc2:	88db      	ldrh	r3, [r3, #6]
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d016      	beq.n	8009ff6 <USBD_GetDescriptor+0x2c2>
    {
      if (len != 0U)
 8009fc8:	893b      	ldrh	r3, [r7, #8]
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d00e      	beq.n	8009fec <USBD_GetDescriptor+0x2b8>
      {
        len = MIN(len, req->wLength);
 8009fce:	683b      	ldr	r3, [r7, #0]
 8009fd0:	88da      	ldrh	r2, [r3, #6]
 8009fd2:	893b      	ldrh	r3, [r7, #8]
 8009fd4:	4293      	cmp	r3, r2
 8009fd6:	bf28      	it	cs
 8009fd8:	4613      	movcs	r3, r2
 8009fda:	b29b      	uxth	r3, r3
 8009fdc:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 8009fde:	893b      	ldrh	r3, [r7, #8]
 8009fe0:	461a      	mov	r2, r3
 8009fe2:	68f9      	ldr	r1, [r7, #12]
 8009fe4:	6878      	ldr	r0, [r7, #4]
 8009fe6:	f000 fa3c 	bl	800a462 <USBD_CtlSendData>
 8009fea:	e009      	b.n	800a000 <USBD_GetDescriptor+0x2cc>
      }
      else
      {
        USBD_CtlError(pdev, req);
 8009fec:	6839      	ldr	r1, [r7, #0]
 8009fee:	6878      	ldr	r0, [r7, #4]
 8009ff0:	f000 f9c6 	bl	800a380 <USBD_CtlError>
 8009ff4:	e004      	b.n	800a000 <USBD_GetDescriptor+0x2cc>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 8009ff6:	6878      	ldr	r0, [r7, #4]
 8009ff8:	f000 fa8d 	bl	800a516 <USBD_CtlSendStatus>
 8009ffc:	e000      	b.n	800a000 <USBD_GetDescriptor+0x2cc>
    return;
 8009ffe:	bf00      	nop
    }
  }
}
 800a000:	3710      	adds	r7, #16
 800a002:	46bd      	mov	sp, r7
 800a004:	bd80      	pop	{r7, pc}
 800a006:	bf00      	nop

0800a008 <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a008:	b580      	push	{r7, lr}
 800a00a:	b084      	sub	sp, #16
 800a00c:	af00      	add	r7, sp, #0
 800a00e:	6078      	str	r0, [r7, #4]
 800a010:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a012:	683b      	ldr	r3, [r7, #0]
 800a014:	889b      	ldrh	r3, [r3, #4]
 800a016:	2b00      	cmp	r3, #0
 800a018:	d130      	bne.n	800a07c <USBD_SetAddress+0x74>
 800a01a:	683b      	ldr	r3, [r7, #0]
 800a01c:	88db      	ldrh	r3, [r3, #6]
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d12c      	bne.n	800a07c <USBD_SetAddress+0x74>
 800a022:	683b      	ldr	r3, [r7, #0]
 800a024:	885b      	ldrh	r3, [r3, #2]
 800a026:	2b7f      	cmp	r3, #127	; 0x7f
 800a028:	d828      	bhi.n	800a07c <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a02a:	683b      	ldr	r3, [r7, #0]
 800a02c:	885b      	ldrh	r3, [r3, #2]
 800a02e:	b2db      	uxtb	r3, r3
 800a030:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a034:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a03c:	2b03      	cmp	r3, #3
 800a03e:	d104      	bne.n	800a04a <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800a040:	6839      	ldr	r1, [r7, #0]
 800a042:	6878      	ldr	r0, [r7, #4]
 800a044:	f000 f99c 	bl	800a380 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a048:	e01c      	b.n	800a084 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	7bfa      	ldrb	r2, [r7, #15]
 800a04e:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a052:	7bfb      	ldrb	r3, [r7, #15]
 800a054:	4619      	mov	r1, r3
 800a056:	6878      	ldr	r0, [r7, #4]
 800a058:	f000 fef8 	bl	800ae4c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800a05c:	6878      	ldr	r0, [r7, #4]
 800a05e:	f000 fa5a 	bl	800a516 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a062:	7bfb      	ldrb	r3, [r7, #15]
 800a064:	2b00      	cmp	r3, #0
 800a066:	d004      	beq.n	800a072 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	2202      	movs	r2, #2
 800a06c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a070:	e008      	b.n	800a084 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	2201      	movs	r2, #1
 800a076:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a07a:	e003      	b.n	800a084 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a07c:	6839      	ldr	r1, [r7, #0]
 800a07e:	6878      	ldr	r0, [r7, #4]
 800a080:	f000 f97e 	bl	800a380 <USBD_CtlError>
  }
}
 800a084:	bf00      	nop
 800a086:	3710      	adds	r7, #16
 800a088:	46bd      	mov	sp, r7
 800a08a:	bd80      	pop	{r7, pc}

0800a08c <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a08c:	b580      	push	{r7, lr}
 800a08e:	b084      	sub	sp, #16
 800a090:	af00      	add	r7, sp, #0
 800a092:	6078      	str	r0, [r7, #4]
 800a094:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a096:	2300      	movs	r3, #0
 800a098:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a09a:	683b      	ldr	r3, [r7, #0]
 800a09c:	885b      	ldrh	r3, [r3, #2]
 800a09e:	b2da      	uxtb	r2, r3
 800a0a0:	4b4b      	ldr	r3, [pc, #300]	; (800a1d0 <USBD_SetConfig+0x144>)
 800a0a2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a0a4:	4b4a      	ldr	r3, [pc, #296]	; (800a1d0 <USBD_SetConfig+0x144>)
 800a0a6:	781b      	ldrb	r3, [r3, #0]
 800a0a8:	2b01      	cmp	r3, #1
 800a0aa:	d905      	bls.n	800a0b8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800a0ac:	6839      	ldr	r1, [r7, #0]
 800a0ae:	6878      	ldr	r0, [r7, #4]
 800a0b0:	f000 f966 	bl	800a380 <USBD_CtlError>
    return USBD_FAIL;
 800a0b4:	2303      	movs	r3, #3
 800a0b6:	e087      	b.n	800a1c8 <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a0be:	2b02      	cmp	r3, #2
 800a0c0:	d002      	beq.n	800a0c8 <USBD_SetConfig+0x3c>
 800a0c2:	2b03      	cmp	r3, #3
 800a0c4:	d025      	beq.n	800a112 <USBD_SetConfig+0x86>
 800a0c6:	e071      	b.n	800a1ac <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 800a0c8:	4b41      	ldr	r3, [pc, #260]	; (800a1d0 <USBD_SetConfig+0x144>)
 800a0ca:	781b      	ldrb	r3, [r3, #0]
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	d01c      	beq.n	800a10a <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 800a0d0:	4b3f      	ldr	r3, [pc, #252]	; (800a1d0 <USBD_SetConfig+0x144>)
 800a0d2:	781b      	ldrb	r3, [r3, #0]
 800a0d4:	461a      	mov	r2, r3
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 800a0da:	4b3d      	ldr	r3, [pc, #244]	; (800a1d0 <USBD_SetConfig+0x144>)
 800a0dc:	781b      	ldrb	r3, [r3, #0]
 800a0de:	4619      	mov	r1, r3
 800a0e0:	6878      	ldr	r0, [r7, #4]
 800a0e2:	f7ff f9a7 	bl	8009434 <USBD_SetClassConfig>
 800a0e6:	4603      	mov	r3, r0
 800a0e8:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 800a0ea:	7bfb      	ldrb	r3, [r7, #15]
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d004      	beq.n	800a0fa <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 800a0f0:	6839      	ldr	r1, [r7, #0]
 800a0f2:	6878      	ldr	r0, [r7, #4]
 800a0f4:	f000 f944 	bl	800a380 <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800a0f8:	e065      	b.n	800a1c6 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800a0fa:	6878      	ldr	r0, [r7, #4]
 800a0fc:	f000 fa0b 	bl	800a516 <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	2203      	movs	r2, #3
 800a104:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 800a108:	e05d      	b.n	800a1c6 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 800a10a:	6878      	ldr	r0, [r7, #4]
 800a10c:	f000 fa03 	bl	800a516 <USBD_CtlSendStatus>
    break;
 800a110:	e059      	b.n	800a1c6 <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 800a112:	4b2f      	ldr	r3, [pc, #188]	; (800a1d0 <USBD_SetConfig+0x144>)
 800a114:	781b      	ldrb	r3, [r3, #0]
 800a116:	2b00      	cmp	r3, #0
 800a118:	d112      	bne.n	800a140 <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	2202      	movs	r2, #2
 800a11e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 800a122:	4b2b      	ldr	r3, [pc, #172]	; (800a1d0 <USBD_SetConfig+0x144>)
 800a124:	781b      	ldrb	r3, [r3, #0]
 800a126:	461a      	mov	r2, r3
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a12c:	4b28      	ldr	r3, [pc, #160]	; (800a1d0 <USBD_SetConfig+0x144>)
 800a12e:	781b      	ldrb	r3, [r3, #0]
 800a130:	4619      	mov	r1, r3
 800a132:	6878      	ldr	r0, [r7, #4]
 800a134:	f7ff f99a 	bl	800946c <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 800a138:	6878      	ldr	r0, [r7, #4]
 800a13a:	f000 f9ec 	bl	800a516 <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800a13e:	e042      	b.n	800a1c6 <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 800a140:	4b23      	ldr	r3, [pc, #140]	; (800a1d0 <USBD_SetConfig+0x144>)
 800a142:	781b      	ldrb	r3, [r3, #0]
 800a144:	461a      	mov	r2, r3
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	685b      	ldr	r3, [r3, #4]
 800a14a:	429a      	cmp	r2, r3
 800a14c:	d02a      	beq.n	800a1a4 <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	685b      	ldr	r3, [r3, #4]
 800a152:	b2db      	uxtb	r3, r3
 800a154:	4619      	mov	r1, r3
 800a156:	6878      	ldr	r0, [r7, #4]
 800a158:	f7ff f988 	bl	800946c <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 800a15c:	4b1c      	ldr	r3, [pc, #112]	; (800a1d0 <USBD_SetConfig+0x144>)
 800a15e:	781b      	ldrb	r3, [r3, #0]
 800a160:	461a      	mov	r2, r3
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 800a166:	4b1a      	ldr	r3, [pc, #104]	; (800a1d0 <USBD_SetConfig+0x144>)
 800a168:	781b      	ldrb	r3, [r3, #0]
 800a16a:	4619      	mov	r1, r3
 800a16c:	6878      	ldr	r0, [r7, #4]
 800a16e:	f7ff f961 	bl	8009434 <USBD_SetClassConfig>
 800a172:	4603      	mov	r3, r0
 800a174:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 800a176:	7bfb      	ldrb	r3, [r7, #15]
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d00f      	beq.n	800a19c <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 800a17c:	6839      	ldr	r1, [r7, #0]
 800a17e:	6878      	ldr	r0, [r7, #4]
 800a180:	f000 f8fe 	bl	800a380 <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	685b      	ldr	r3, [r3, #4]
 800a188:	b2db      	uxtb	r3, r3
 800a18a:	4619      	mov	r1, r3
 800a18c:	6878      	ldr	r0, [r7, #4]
 800a18e:	f7ff f96d 	bl	800946c <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	2202      	movs	r2, #2
 800a196:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 800a19a:	e014      	b.n	800a1c6 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800a19c:	6878      	ldr	r0, [r7, #4]
 800a19e:	f000 f9ba 	bl	800a516 <USBD_CtlSendStatus>
    break;
 800a1a2:	e010      	b.n	800a1c6 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 800a1a4:	6878      	ldr	r0, [r7, #4]
 800a1a6:	f000 f9b6 	bl	800a516 <USBD_CtlSendStatus>
    break;
 800a1aa:	e00c      	b.n	800a1c6 <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 800a1ac:	6839      	ldr	r1, [r7, #0]
 800a1ae:	6878      	ldr	r0, [r7, #4]
 800a1b0:	f000 f8e6 	bl	800a380 <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a1b4:	4b06      	ldr	r3, [pc, #24]	; (800a1d0 <USBD_SetConfig+0x144>)
 800a1b6:	781b      	ldrb	r3, [r3, #0]
 800a1b8:	4619      	mov	r1, r3
 800a1ba:	6878      	ldr	r0, [r7, #4]
 800a1bc:	f7ff f956 	bl	800946c <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 800a1c0:	2303      	movs	r3, #3
 800a1c2:	73fb      	strb	r3, [r7, #15]
    break;
 800a1c4:	bf00      	nop
  }

  return ret;
 800a1c6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1c8:	4618      	mov	r0, r3
 800a1ca:	3710      	adds	r7, #16
 800a1cc:	46bd      	mov	sp, r7
 800a1ce:	bd80      	pop	{r7, pc}
 800a1d0:	200003a8 	.word	0x200003a8

0800a1d4 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a1d4:	b580      	push	{r7, lr}
 800a1d6:	b082      	sub	sp, #8
 800a1d8:	af00      	add	r7, sp, #0
 800a1da:	6078      	str	r0, [r7, #4]
 800a1dc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a1de:	683b      	ldr	r3, [r7, #0]
 800a1e0:	88db      	ldrh	r3, [r3, #6]
 800a1e2:	2b01      	cmp	r3, #1
 800a1e4:	d004      	beq.n	800a1f0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a1e6:	6839      	ldr	r1, [r7, #0]
 800a1e8:	6878      	ldr	r0, [r7, #4]
 800a1ea:	f000 f8c9 	bl	800a380 <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 800a1ee:	e021      	b.n	800a234 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a1f6:	2b01      	cmp	r3, #1
 800a1f8:	db17      	blt.n	800a22a <USBD_GetConfig+0x56>
 800a1fa:	2b02      	cmp	r3, #2
 800a1fc:	dd02      	ble.n	800a204 <USBD_GetConfig+0x30>
 800a1fe:	2b03      	cmp	r3, #3
 800a200:	d00b      	beq.n	800a21a <USBD_GetConfig+0x46>
 800a202:	e012      	b.n	800a22a <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	2200      	movs	r2, #0
 800a208:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	3308      	adds	r3, #8
 800a20e:	2201      	movs	r2, #1
 800a210:	4619      	mov	r1, r3
 800a212:	6878      	ldr	r0, [r7, #4]
 800a214:	f000 f925 	bl	800a462 <USBD_CtlSendData>
      break;
 800a218:	e00c      	b.n	800a234 <USBD_GetConfig+0x60>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	3304      	adds	r3, #4
 800a21e:	2201      	movs	r2, #1
 800a220:	4619      	mov	r1, r3
 800a222:	6878      	ldr	r0, [r7, #4]
 800a224:	f000 f91d 	bl	800a462 <USBD_CtlSendData>
      break;
 800a228:	e004      	b.n	800a234 <USBD_GetConfig+0x60>
      USBD_CtlError(pdev, req);
 800a22a:	6839      	ldr	r1, [r7, #0]
 800a22c:	6878      	ldr	r0, [r7, #4]
 800a22e:	f000 f8a7 	bl	800a380 <USBD_CtlError>
      break;
 800a232:	bf00      	nop
}
 800a234:	bf00      	nop
 800a236:	3708      	adds	r7, #8
 800a238:	46bd      	mov	sp, r7
 800a23a:	bd80      	pop	{r7, pc}

0800a23c <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a23c:	b580      	push	{r7, lr}
 800a23e:	b082      	sub	sp, #8
 800a240:	af00      	add	r7, sp, #0
 800a242:	6078      	str	r0, [r7, #4]
 800a244:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a24c:	3b01      	subs	r3, #1
 800a24e:	2b02      	cmp	r3, #2
 800a250:	d81e      	bhi.n	800a290 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 800a252:	683b      	ldr	r3, [r7, #0]
 800a254:	88db      	ldrh	r3, [r3, #6]
 800a256:	2b02      	cmp	r3, #2
 800a258:	d004      	beq.n	800a264 <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 800a25a:	6839      	ldr	r1, [r7, #0]
 800a25c:	6878      	ldr	r0, [r7, #4]
 800a25e:	f000 f88f 	bl	800a380 <USBD_CtlError>
      break;
 800a262:	e01a      	b.n	800a29a <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	2201      	movs	r2, #1
 800a268:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800a270:	2b00      	cmp	r3, #0
 800a272:	d005      	beq.n	800a280 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	68db      	ldr	r3, [r3, #12]
 800a278:	f043 0202 	orr.w	r2, r3, #2
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	330c      	adds	r3, #12
 800a284:	2202      	movs	r2, #2
 800a286:	4619      	mov	r1, r3
 800a288:	6878      	ldr	r0, [r7, #4]
 800a28a:	f000 f8ea 	bl	800a462 <USBD_CtlSendData>
    break;
 800a28e:	e004      	b.n	800a29a <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 800a290:	6839      	ldr	r1, [r7, #0]
 800a292:	6878      	ldr	r0, [r7, #4]
 800a294:	f000 f874 	bl	800a380 <USBD_CtlError>
    break;
 800a298:	bf00      	nop
  }
}
 800a29a:	bf00      	nop
 800a29c:	3708      	adds	r7, #8
 800a29e:	46bd      	mov	sp, r7
 800a2a0:	bd80      	pop	{r7, pc}

0800a2a2 <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a2a2:	b580      	push	{r7, lr}
 800a2a4:	b082      	sub	sp, #8
 800a2a6:	af00      	add	r7, sp, #0
 800a2a8:	6078      	str	r0, [r7, #4]
 800a2aa:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a2ac:	683b      	ldr	r3, [r7, #0]
 800a2ae:	885b      	ldrh	r3, [r3, #2]
 800a2b0:	2b01      	cmp	r3, #1
 800a2b2:	d106      	bne.n	800a2c2 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	2201      	movs	r2, #1
 800a2b8:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800a2bc:	6878      	ldr	r0, [r7, #4]
 800a2be:	f000 f92a 	bl	800a516 <USBD_CtlSendStatus>
  }
}
 800a2c2:	bf00      	nop
 800a2c4:	3708      	adds	r7, #8
 800a2c6:	46bd      	mov	sp, r7
 800a2c8:	bd80      	pop	{r7, pc}

0800a2ca <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a2ca:	b580      	push	{r7, lr}
 800a2cc:	b082      	sub	sp, #8
 800a2ce:	af00      	add	r7, sp, #0
 800a2d0:	6078      	str	r0, [r7, #4]
 800a2d2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a2da:	3b01      	subs	r3, #1
 800a2dc:	2b02      	cmp	r3, #2
 800a2de:	d80b      	bhi.n	800a2f8 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a2e0:	683b      	ldr	r3, [r7, #0]
 800a2e2:	885b      	ldrh	r3, [r3, #2]
 800a2e4:	2b01      	cmp	r3, #1
 800a2e6:	d10c      	bne.n	800a302 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	2200      	movs	r2, #0
 800a2ec:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800a2f0:	6878      	ldr	r0, [r7, #4]
 800a2f2:	f000 f910 	bl	800a516 <USBD_CtlSendStatus>
      }
      break;
 800a2f6:	e004      	b.n	800a302 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800a2f8:	6839      	ldr	r1, [r7, #0]
 800a2fa:	6878      	ldr	r0, [r7, #4]
 800a2fc:	f000 f840 	bl	800a380 <USBD_CtlError>
      break;
 800a300:	e000      	b.n	800a304 <USBD_ClrFeature+0x3a>
      break;
 800a302:	bf00      	nop
  }
}
 800a304:	bf00      	nop
 800a306:	3708      	adds	r7, #8
 800a308:	46bd      	mov	sp, r7
 800a30a:	bd80      	pop	{r7, pc}

0800a30c <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a30c:	b580      	push	{r7, lr}
 800a30e:	b084      	sub	sp, #16
 800a310:	af00      	add	r7, sp, #0
 800a312:	6078      	str	r0, [r7, #4]
 800a314:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800a316:	683b      	ldr	r3, [r7, #0]
 800a318:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	781a      	ldrb	r2, [r3, #0]
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	3301      	adds	r3, #1
 800a326:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	781a      	ldrb	r2, [r3, #0]
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	3301      	adds	r3, #1
 800a334:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800a336:	68f8      	ldr	r0, [r7, #12]
 800a338:	f7ff fad3 	bl	80098e2 <SWAPBYTE>
 800a33c:	4603      	mov	r3, r0
 800a33e:	461a      	mov	r2, r3
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	3301      	adds	r3, #1
 800a348:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	3301      	adds	r3, #1
 800a34e:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800a350:	68f8      	ldr	r0, [r7, #12]
 800a352:	f7ff fac6 	bl	80098e2 <SWAPBYTE>
 800a356:	4603      	mov	r3, r0
 800a358:	461a      	mov	r2, r3
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	3301      	adds	r3, #1
 800a362:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	3301      	adds	r3, #1
 800a368:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800a36a:	68f8      	ldr	r0, [r7, #12]
 800a36c:	f7ff fab9 	bl	80098e2 <SWAPBYTE>
 800a370:	4603      	mov	r3, r0
 800a372:	461a      	mov	r2, r3
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	80da      	strh	r2, [r3, #6]
}
 800a378:	bf00      	nop
 800a37a:	3710      	adds	r7, #16
 800a37c:	46bd      	mov	sp, r7
 800a37e:	bd80      	pop	{r7, pc}

0800a380 <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a380:	b580      	push	{r7, lr}
 800a382:	b082      	sub	sp, #8
 800a384:	af00      	add	r7, sp, #0
 800a386:	6078      	str	r0, [r7, #4]
 800a388:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a38a:	2180      	movs	r1, #128	; 0x80
 800a38c:	6878      	ldr	r0, [r7, #4]
 800a38e:	f000 fcf3 	bl	800ad78 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800a392:	2100      	movs	r1, #0
 800a394:	6878      	ldr	r0, [r7, #4]
 800a396:	f000 fcef 	bl	800ad78 <USBD_LL_StallEP>
}
 800a39a:	bf00      	nop
 800a39c:	3708      	adds	r7, #8
 800a39e:	46bd      	mov	sp, r7
 800a3a0:	bd80      	pop	{r7, pc}

0800a3a2 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a3a2:	b580      	push	{r7, lr}
 800a3a4:	b086      	sub	sp, #24
 800a3a6:	af00      	add	r7, sp, #0
 800a3a8:	60f8      	str	r0, [r7, #12]
 800a3aa:	60b9      	str	r1, [r7, #8]
 800a3ac:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a3ae:	2300      	movs	r3, #0
 800a3b0:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800a3b2:	68fb      	ldr	r3, [r7, #12]
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d036      	beq.n	800a426 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800a3bc:	6938      	ldr	r0, [r7, #16]
 800a3be:	f000 f836 	bl	800a42e <USBD_GetLen>
 800a3c2:	4603      	mov	r3, r0
 800a3c4:	3301      	adds	r3, #1
 800a3c6:	b29b      	uxth	r3, r3
 800a3c8:	005b      	lsls	r3, r3, #1
 800a3ca:	b29a      	uxth	r2, r3
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800a3d0:	7dfb      	ldrb	r3, [r7, #23]
 800a3d2:	68ba      	ldr	r2, [r7, #8]
 800a3d4:	4413      	add	r3, r2
 800a3d6:	687a      	ldr	r2, [r7, #4]
 800a3d8:	7812      	ldrb	r2, [r2, #0]
 800a3da:	701a      	strb	r2, [r3, #0]
  idx++;
 800a3dc:	7dfb      	ldrb	r3, [r7, #23]
 800a3de:	3301      	adds	r3, #1
 800a3e0:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800a3e2:	7dfb      	ldrb	r3, [r7, #23]
 800a3e4:	68ba      	ldr	r2, [r7, #8]
 800a3e6:	4413      	add	r3, r2
 800a3e8:	2203      	movs	r2, #3
 800a3ea:	701a      	strb	r2, [r3, #0]
  idx++;
 800a3ec:	7dfb      	ldrb	r3, [r7, #23]
 800a3ee:	3301      	adds	r3, #1
 800a3f0:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800a3f2:	e013      	b.n	800a41c <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800a3f4:	7dfb      	ldrb	r3, [r7, #23]
 800a3f6:	68ba      	ldr	r2, [r7, #8]
 800a3f8:	4413      	add	r3, r2
 800a3fa:	693a      	ldr	r2, [r7, #16]
 800a3fc:	7812      	ldrb	r2, [r2, #0]
 800a3fe:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800a400:	693b      	ldr	r3, [r7, #16]
 800a402:	3301      	adds	r3, #1
 800a404:	613b      	str	r3, [r7, #16]
    idx++;
 800a406:	7dfb      	ldrb	r3, [r7, #23]
 800a408:	3301      	adds	r3, #1
 800a40a:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800a40c:	7dfb      	ldrb	r3, [r7, #23]
 800a40e:	68ba      	ldr	r2, [r7, #8]
 800a410:	4413      	add	r3, r2
 800a412:	2200      	movs	r2, #0
 800a414:	701a      	strb	r2, [r3, #0]
    idx++;
 800a416:	7dfb      	ldrb	r3, [r7, #23]
 800a418:	3301      	adds	r3, #1
 800a41a:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800a41c:	693b      	ldr	r3, [r7, #16]
 800a41e:	781b      	ldrb	r3, [r3, #0]
 800a420:	2b00      	cmp	r3, #0
 800a422:	d1e7      	bne.n	800a3f4 <USBD_GetString+0x52>
 800a424:	e000      	b.n	800a428 <USBD_GetString+0x86>
    return;
 800a426:	bf00      	nop
  }
}
 800a428:	3718      	adds	r7, #24
 800a42a:	46bd      	mov	sp, r7
 800a42c:	bd80      	pop	{r7, pc}

0800a42e <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a42e:	b480      	push	{r7}
 800a430:	b085      	sub	sp, #20
 800a432:	af00      	add	r7, sp, #0
 800a434:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a436:	2300      	movs	r3, #0
 800a438:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800a43e:	e005      	b.n	800a44c <USBD_GetLen+0x1e>
  {
    len++;
 800a440:	7bfb      	ldrb	r3, [r7, #15]
 800a442:	3301      	adds	r3, #1
 800a444:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800a446:	68bb      	ldr	r3, [r7, #8]
 800a448:	3301      	adds	r3, #1
 800a44a:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800a44c:	68bb      	ldr	r3, [r7, #8]
 800a44e:	781b      	ldrb	r3, [r3, #0]
 800a450:	2b00      	cmp	r3, #0
 800a452:	d1f5      	bne.n	800a440 <USBD_GetLen+0x12>
  }

  return len;
 800a454:	7bfb      	ldrb	r3, [r7, #15]
}
 800a456:	4618      	mov	r0, r3
 800a458:	3714      	adds	r7, #20
 800a45a:	46bd      	mov	sp, r7
 800a45c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a460:	4770      	bx	lr

0800a462 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800a462:	b580      	push	{r7, lr}
 800a464:	b084      	sub	sp, #16
 800a466:	af00      	add	r7, sp, #0
 800a468:	60f8      	str	r0, [r7, #12]
 800a46a:	60b9      	str	r1, [r7, #8]
 800a46c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	2202      	movs	r2, #2
 800a472:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	687a      	ldr	r2, [r7, #4]
 800a47a:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	687a      	ldr	r2, [r7, #4]
 800a480:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	68ba      	ldr	r2, [r7, #8]
 800a486:	2100      	movs	r1, #0
 800a488:	68f8      	ldr	r0, [r7, #12]
 800a48a:	f000 fcfe 	bl	800ae8a <USBD_LL_Transmit>

  return USBD_OK;
 800a48e:	2300      	movs	r3, #0
}
 800a490:	4618      	mov	r0, r3
 800a492:	3710      	adds	r7, #16
 800a494:	46bd      	mov	sp, r7
 800a496:	bd80      	pop	{r7, pc}

0800a498 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800a498:	b580      	push	{r7, lr}
 800a49a:	b084      	sub	sp, #16
 800a49c:	af00      	add	r7, sp, #0
 800a49e:	60f8      	str	r0, [r7, #12]
 800a4a0:	60b9      	str	r1, [r7, #8]
 800a4a2:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	68ba      	ldr	r2, [r7, #8]
 800a4a8:	2100      	movs	r1, #0
 800a4aa:	68f8      	ldr	r0, [r7, #12]
 800a4ac:	f000 fced 	bl	800ae8a <USBD_LL_Transmit>

  return USBD_OK;
 800a4b0:	2300      	movs	r3, #0
}
 800a4b2:	4618      	mov	r0, r3
 800a4b4:	3710      	adds	r7, #16
 800a4b6:	46bd      	mov	sp, r7
 800a4b8:	bd80      	pop	{r7, pc}

0800a4ba <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800a4ba:	b580      	push	{r7, lr}
 800a4bc:	b084      	sub	sp, #16
 800a4be:	af00      	add	r7, sp, #0
 800a4c0:	60f8      	str	r0, [r7, #12]
 800a4c2:	60b9      	str	r1, [r7, #8]
 800a4c4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	2203      	movs	r2, #3
 800a4ca:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	687a      	ldr	r2, [r7, #4]
 800a4d2:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  pdev->ep_out[0].rem_length = len;
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	687a      	ldr	r2, [r7, #4]
 800a4da:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	68ba      	ldr	r2, [r7, #8]
 800a4e2:	2100      	movs	r1, #0
 800a4e4:	68f8      	ldr	r0, [r7, #12]
 800a4e6:	f000 fcf1 	bl	800aecc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a4ea:	2300      	movs	r3, #0
}
 800a4ec:	4618      	mov	r0, r3
 800a4ee:	3710      	adds	r7, #16
 800a4f0:	46bd      	mov	sp, r7
 800a4f2:	bd80      	pop	{r7, pc}

0800a4f4 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800a4f4:	b580      	push	{r7, lr}
 800a4f6:	b084      	sub	sp, #16
 800a4f8:	af00      	add	r7, sp, #0
 800a4fa:	60f8      	str	r0, [r7, #12]
 800a4fc:	60b9      	str	r1, [r7, #8]
 800a4fe:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	68ba      	ldr	r2, [r7, #8]
 800a504:	2100      	movs	r1, #0
 800a506:	68f8      	ldr	r0, [r7, #12]
 800a508:	f000 fce0 	bl	800aecc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a50c:	2300      	movs	r3, #0
}
 800a50e:	4618      	mov	r0, r3
 800a510:	3710      	adds	r7, #16
 800a512:	46bd      	mov	sp, r7
 800a514:	bd80      	pop	{r7, pc}

0800a516 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a516:	b580      	push	{r7, lr}
 800a518:	b082      	sub	sp, #8
 800a51a:	af00      	add	r7, sp, #0
 800a51c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	2204      	movs	r2, #4
 800a522:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a526:	2300      	movs	r3, #0
 800a528:	2200      	movs	r2, #0
 800a52a:	2100      	movs	r1, #0
 800a52c:	6878      	ldr	r0, [r7, #4]
 800a52e:	f000 fcac 	bl	800ae8a <USBD_LL_Transmit>

  return USBD_OK;
 800a532:	2300      	movs	r3, #0
}
 800a534:	4618      	mov	r0, r3
 800a536:	3708      	adds	r7, #8
 800a538:	46bd      	mov	sp, r7
 800a53a:	bd80      	pop	{r7, pc}

0800a53c <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a53c:	b580      	push	{r7, lr}
 800a53e:	b082      	sub	sp, #8
 800a540:	af00      	add	r7, sp, #0
 800a542:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	2205      	movs	r2, #5
 800a548:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a54c:	2300      	movs	r3, #0
 800a54e:	2200      	movs	r2, #0
 800a550:	2100      	movs	r1, #0
 800a552:	6878      	ldr	r0, [r7, #4]
 800a554:	f000 fcba 	bl	800aecc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a558:	2300      	movs	r3, #0
}
 800a55a:	4618      	mov	r0, r3
 800a55c:	3708      	adds	r7, #8
 800a55e:	46bd      	mov	sp, r7
 800a560:	bd80      	pop	{r7, pc}
	...

0800a564 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a564:	b580      	push	{r7, lr}
 800a566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a568:	2200      	movs	r2, #0
 800a56a:	4912      	ldr	r1, [pc, #72]	; (800a5b4 <MX_USB_DEVICE_Init+0x50>)
 800a56c:	4812      	ldr	r0, [pc, #72]	; (800a5b8 <MX_USB_DEVICE_Init+0x54>)
 800a56e:	f7fe fef3 	bl	8009358 <USBD_Init>
 800a572:	4603      	mov	r3, r0
 800a574:	2b00      	cmp	r3, #0
 800a576:	d001      	beq.n	800a57c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a578:	f7f7 ff4e 	bl	8002418 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a57c:	490f      	ldr	r1, [pc, #60]	; (800a5bc <MX_USB_DEVICE_Init+0x58>)
 800a57e:	480e      	ldr	r0, [pc, #56]	; (800a5b8 <MX_USB_DEVICE_Init+0x54>)
 800a580:	f7fe ff20 	bl	80093c4 <USBD_RegisterClass>
 800a584:	4603      	mov	r3, r0
 800a586:	2b00      	cmp	r3, #0
 800a588:	d001      	beq.n	800a58e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a58a:	f7f7 ff45 	bl	8002418 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a58e:	490c      	ldr	r1, [pc, #48]	; (800a5c0 <MX_USB_DEVICE_Init+0x5c>)
 800a590:	4809      	ldr	r0, [pc, #36]	; (800a5b8 <MX_USB_DEVICE_Init+0x54>)
 800a592:	f7fe fe45 	bl	8009220 <USBD_CDC_RegisterInterface>
 800a596:	4603      	mov	r3, r0
 800a598:	2b00      	cmp	r3, #0
 800a59a:	d001      	beq.n	800a5a0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a59c:	f7f7 ff3c 	bl	8002418 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a5a0:	4805      	ldr	r0, [pc, #20]	; (800a5b8 <MX_USB_DEVICE_Init+0x54>)
 800a5a2:	f7fe ff30 	bl	8009406 <USBD_Start>
 800a5a6:	4603      	mov	r3, r0
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d001      	beq.n	800a5b0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a5ac:	f7f7 ff34 	bl	8002418 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a5b0:	bf00      	nop
 800a5b2:	bd80      	pop	{r7, pc}
 800a5b4:	20000138 	.word	0x20000138
 800a5b8:	200006f8 	.word	0x200006f8
 800a5bc:	20000018 	.word	0x20000018
 800a5c0:	20000124 	.word	0x20000124

0800a5c4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a5c4:	b580      	push	{r7, lr}
 800a5c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a5c8:	2200      	movs	r2, #0
 800a5ca:	4905      	ldr	r1, [pc, #20]	; (800a5e0 <CDC_Init_FS+0x1c>)
 800a5cc:	4805      	ldr	r0, [pc, #20]	; (800a5e4 <CDC_Init_FS+0x20>)
 800a5ce:	f7fe fe3c 	bl	800924a <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a5d2:	4905      	ldr	r1, [pc, #20]	; (800a5e8 <CDC_Init_FS+0x24>)
 800a5d4:	4803      	ldr	r0, [pc, #12]	; (800a5e4 <CDC_Init_FS+0x20>)
 800a5d6:	f7fe fe51 	bl	800927c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800a5da:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a5dc:	4618      	mov	r0, r3
 800a5de:	bd80      	pop	{r7, pc}
 800a5e0:	200011c8 	.word	0x200011c8
 800a5e4:	200006f8 	.word	0x200006f8
 800a5e8:	200009c8 	.word	0x200009c8

0800a5ec <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a5ec:	b480      	push	{r7}
 800a5ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a5f0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a5f2:	4618      	mov	r0, r3
 800a5f4:	46bd      	mov	sp, r7
 800a5f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5fa:	4770      	bx	lr

0800a5fc <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a5fc:	b480      	push	{r7}
 800a5fe:	b083      	sub	sp, #12
 800a600:	af00      	add	r7, sp, #0
 800a602:	4603      	mov	r3, r0
 800a604:	6039      	str	r1, [r7, #0]
 800a606:	71fb      	strb	r3, [r7, #7]
 800a608:	4613      	mov	r3, r2
 800a60a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a60c:	79fb      	ldrb	r3, [r7, #7]
 800a60e:	2b23      	cmp	r3, #35	; 0x23
 800a610:	d85c      	bhi.n	800a6cc <CDC_Control_FS+0xd0>
 800a612:	a201      	add	r2, pc, #4	; (adr r2, 800a618 <CDC_Control_FS+0x1c>)
 800a614:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a618:	0800a6cd 	.word	0x0800a6cd
 800a61c:	0800a6cd 	.word	0x0800a6cd
 800a620:	0800a6cd 	.word	0x0800a6cd
 800a624:	0800a6cd 	.word	0x0800a6cd
 800a628:	0800a6cd 	.word	0x0800a6cd
 800a62c:	0800a6cd 	.word	0x0800a6cd
 800a630:	0800a6cd 	.word	0x0800a6cd
 800a634:	0800a6cd 	.word	0x0800a6cd
 800a638:	0800a6cd 	.word	0x0800a6cd
 800a63c:	0800a6cd 	.word	0x0800a6cd
 800a640:	0800a6cd 	.word	0x0800a6cd
 800a644:	0800a6cd 	.word	0x0800a6cd
 800a648:	0800a6cd 	.word	0x0800a6cd
 800a64c:	0800a6cd 	.word	0x0800a6cd
 800a650:	0800a6cd 	.word	0x0800a6cd
 800a654:	0800a6cd 	.word	0x0800a6cd
 800a658:	0800a6cd 	.word	0x0800a6cd
 800a65c:	0800a6cd 	.word	0x0800a6cd
 800a660:	0800a6cd 	.word	0x0800a6cd
 800a664:	0800a6cd 	.word	0x0800a6cd
 800a668:	0800a6cd 	.word	0x0800a6cd
 800a66c:	0800a6cd 	.word	0x0800a6cd
 800a670:	0800a6cd 	.word	0x0800a6cd
 800a674:	0800a6cd 	.word	0x0800a6cd
 800a678:	0800a6cd 	.word	0x0800a6cd
 800a67c:	0800a6cd 	.word	0x0800a6cd
 800a680:	0800a6cd 	.word	0x0800a6cd
 800a684:	0800a6cd 	.word	0x0800a6cd
 800a688:	0800a6cd 	.word	0x0800a6cd
 800a68c:	0800a6cd 	.word	0x0800a6cd
 800a690:	0800a6cd 	.word	0x0800a6cd
 800a694:	0800a6cd 	.word	0x0800a6cd
 800a698:	0800a6a9 	.word	0x0800a6a9
 800a69c:	0800a6bb 	.word	0x0800a6bb
 800a6a0:	0800a6cd 	.word	0x0800a6cd
 800a6a4:	0800a6cd 	.word	0x0800a6cd
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
    	memcpy(lineCoding, pbuf, sizeof(lineCoding));
 800a6a8:	4b0c      	ldr	r3, [pc, #48]	; (800a6dc <CDC_Control_FS+0xe0>)
 800a6aa:	683a      	ldr	r2, [r7, #0]
 800a6ac:	6810      	ldr	r0, [r2, #0]
 800a6ae:	6018      	str	r0, [r3, #0]
 800a6b0:	8891      	ldrh	r1, [r2, #4]
 800a6b2:	7992      	ldrb	r2, [r2, #6]
 800a6b4:	8099      	strh	r1, [r3, #4]
 800a6b6:	719a      	strb	r2, [r3, #6]
    break;
 800a6b8:	e009      	b.n	800a6ce <CDC_Control_FS+0xd2>

    case CDC_GET_LINE_CODING:
    	memcpy(pbuf, lineCoding, sizeof(lineCoding));
 800a6ba:	683b      	ldr	r3, [r7, #0]
 800a6bc:	4a07      	ldr	r2, [pc, #28]	; (800a6dc <CDC_Control_FS+0xe0>)
 800a6be:	6810      	ldr	r0, [r2, #0]
 800a6c0:	6018      	str	r0, [r3, #0]
 800a6c2:	8891      	ldrh	r1, [r2, #4]
 800a6c4:	7992      	ldrb	r2, [r2, #6]
 800a6c6:	8099      	strh	r1, [r3, #4]
 800a6c8:	719a      	strb	r2, [r3, #6]
    break;
 800a6ca:	e000      	b.n	800a6ce <CDC_Control_FS+0xd2>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800a6cc:	bf00      	nop
  }

  return (USBD_OK);
 800a6ce:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a6d0:	4618      	mov	r0, r3
 800a6d2:	370c      	adds	r7, #12
 800a6d4:	46bd      	mov	sp, r7
 800a6d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6da:	4770      	bx	lr
 800a6dc:	2000011c 	.word	0x2000011c

0800a6e0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a6e0:	b580      	push	{r7, lr}
 800a6e2:	b082      	sub	sp, #8
 800a6e4:	af00      	add	r7, sp, #0
 800a6e6:	6078      	str	r0, [r7, #4]
 800a6e8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a6ea:	6879      	ldr	r1, [r7, #4]
 800a6ec:	4805      	ldr	r0, [pc, #20]	; (800a704 <CDC_Receive_FS+0x24>)
 800a6ee:	f7fe fdc5 	bl	800927c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a6f2:	4804      	ldr	r0, [pc, #16]	; (800a704 <CDC_Receive_FS+0x24>)
 800a6f4:	f7fe fe06 	bl	8009304 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800a6f8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a6fa:	4618      	mov	r0, r3
 800a6fc:	3708      	adds	r7, #8
 800a6fe:	46bd      	mov	sp, r7
 800a700:	bd80      	pop	{r7, pc}
 800a702:	bf00      	nop
 800a704:	200006f8 	.word	0x200006f8

0800a708 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800a708:	b580      	push	{r7, lr}
 800a70a:	b084      	sub	sp, #16
 800a70c:	af00      	add	r7, sp, #0
 800a70e:	6078      	str	r0, [r7, #4]
 800a710:	460b      	mov	r3, r1
 800a712:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800a714:	2300      	movs	r3, #0
 800a716:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800a718:	4b0d      	ldr	r3, [pc, #52]	; (800a750 <CDC_Transmit_FS+0x48>)
 800a71a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a71e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800a720:	68bb      	ldr	r3, [r7, #8]
 800a722:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800a726:	2b00      	cmp	r3, #0
 800a728:	d001      	beq.n	800a72e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800a72a:	2301      	movs	r3, #1
 800a72c:	e00b      	b.n	800a746 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800a72e:	887b      	ldrh	r3, [r7, #2]
 800a730:	461a      	mov	r2, r3
 800a732:	6879      	ldr	r1, [r7, #4]
 800a734:	4806      	ldr	r0, [pc, #24]	; (800a750 <CDC_Transmit_FS+0x48>)
 800a736:	f7fe fd88 	bl	800924a <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800a73a:	4805      	ldr	r0, [pc, #20]	; (800a750 <CDC_Transmit_FS+0x48>)
 800a73c:	f7fe fdb2 	bl	80092a4 <USBD_CDC_TransmitPacket>
 800a740:	4603      	mov	r3, r0
 800a742:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800a744:	7bfb      	ldrb	r3, [r7, #15]
}
 800a746:	4618      	mov	r0, r3
 800a748:	3710      	adds	r7, #16
 800a74a:	46bd      	mov	sp, r7
 800a74c:	bd80      	pop	{r7, pc}
 800a74e:	bf00      	nop
 800a750:	200006f8 	.word	0x200006f8

0800a754 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800a754:	b480      	push	{r7}
 800a756:	b087      	sub	sp, #28
 800a758:	af00      	add	r7, sp, #0
 800a75a:	60f8      	str	r0, [r7, #12]
 800a75c:	60b9      	str	r1, [r7, #8]
 800a75e:	4613      	mov	r3, r2
 800a760:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800a762:	2300      	movs	r3, #0
 800a764:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800a766:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a76a:	4618      	mov	r0, r3
 800a76c:	371c      	adds	r7, #28
 800a76e:	46bd      	mov	sp, r7
 800a770:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a774:	4770      	bx	lr
	...

0800a778 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a778:	b480      	push	{r7}
 800a77a:	b083      	sub	sp, #12
 800a77c:	af00      	add	r7, sp, #0
 800a77e:	4603      	mov	r3, r0
 800a780:	6039      	str	r1, [r7, #0]
 800a782:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a784:	683b      	ldr	r3, [r7, #0]
 800a786:	2212      	movs	r2, #18
 800a788:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a78a:	4b03      	ldr	r3, [pc, #12]	; (800a798 <USBD_FS_DeviceDescriptor+0x20>)
}
 800a78c:	4618      	mov	r0, r3
 800a78e:	370c      	adds	r7, #12
 800a790:	46bd      	mov	sp, r7
 800a792:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a796:	4770      	bx	lr
 800a798:	20000154 	.word	0x20000154

0800a79c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a79c:	b480      	push	{r7}
 800a79e:	b083      	sub	sp, #12
 800a7a0:	af00      	add	r7, sp, #0
 800a7a2:	4603      	mov	r3, r0
 800a7a4:	6039      	str	r1, [r7, #0]
 800a7a6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a7a8:	683b      	ldr	r3, [r7, #0]
 800a7aa:	2204      	movs	r2, #4
 800a7ac:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a7ae:	4b03      	ldr	r3, [pc, #12]	; (800a7bc <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a7b0:	4618      	mov	r0, r3
 800a7b2:	370c      	adds	r7, #12
 800a7b4:	46bd      	mov	sp, r7
 800a7b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ba:	4770      	bx	lr
 800a7bc:	20000168 	.word	0x20000168

0800a7c0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a7c0:	b580      	push	{r7, lr}
 800a7c2:	b082      	sub	sp, #8
 800a7c4:	af00      	add	r7, sp, #0
 800a7c6:	4603      	mov	r3, r0
 800a7c8:	6039      	str	r1, [r7, #0]
 800a7ca:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a7cc:	79fb      	ldrb	r3, [r7, #7]
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d105      	bne.n	800a7de <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a7d2:	683a      	ldr	r2, [r7, #0]
 800a7d4:	4907      	ldr	r1, [pc, #28]	; (800a7f4 <USBD_FS_ProductStrDescriptor+0x34>)
 800a7d6:	4808      	ldr	r0, [pc, #32]	; (800a7f8 <USBD_FS_ProductStrDescriptor+0x38>)
 800a7d8:	f7ff fde3 	bl	800a3a2 <USBD_GetString>
 800a7dc:	e004      	b.n	800a7e8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a7de:	683a      	ldr	r2, [r7, #0]
 800a7e0:	4904      	ldr	r1, [pc, #16]	; (800a7f4 <USBD_FS_ProductStrDescriptor+0x34>)
 800a7e2:	4805      	ldr	r0, [pc, #20]	; (800a7f8 <USBD_FS_ProductStrDescriptor+0x38>)
 800a7e4:	f7ff fddd 	bl	800a3a2 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a7e8:	4b02      	ldr	r3, [pc, #8]	; (800a7f4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a7ea:	4618      	mov	r0, r3
 800a7ec:	3708      	adds	r7, #8
 800a7ee:	46bd      	mov	sp, r7
 800a7f0:	bd80      	pop	{r7, pc}
 800a7f2:	bf00      	nop
 800a7f4:	200019c8 	.word	0x200019c8
 800a7f8:	0800d3b0 	.word	0x0800d3b0

0800a7fc <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a7fc:	b580      	push	{r7, lr}
 800a7fe:	b082      	sub	sp, #8
 800a800:	af00      	add	r7, sp, #0
 800a802:	4603      	mov	r3, r0
 800a804:	6039      	str	r1, [r7, #0]
 800a806:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a808:	683a      	ldr	r2, [r7, #0]
 800a80a:	4904      	ldr	r1, [pc, #16]	; (800a81c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a80c:	4804      	ldr	r0, [pc, #16]	; (800a820 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a80e:	f7ff fdc8 	bl	800a3a2 <USBD_GetString>
  return USBD_StrDesc;
 800a812:	4b02      	ldr	r3, [pc, #8]	; (800a81c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a814:	4618      	mov	r0, r3
 800a816:	3708      	adds	r7, #8
 800a818:	46bd      	mov	sp, r7
 800a81a:	bd80      	pop	{r7, pc}
 800a81c:	200019c8 	.word	0x200019c8
 800a820:	0800d3c8 	.word	0x0800d3c8

0800a824 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a824:	b580      	push	{r7, lr}
 800a826:	b082      	sub	sp, #8
 800a828:	af00      	add	r7, sp, #0
 800a82a:	4603      	mov	r3, r0
 800a82c:	6039      	str	r1, [r7, #0]
 800a82e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a830:	683b      	ldr	r3, [r7, #0]
 800a832:	221a      	movs	r2, #26
 800a834:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a836:	f000 f843 	bl	800a8c0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a83a:	4b02      	ldr	r3, [pc, #8]	; (800a844 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a83c:	4618      	mov	r0, r3
 800a83e:	3708      	adds	r7, #8
 800a840:	46bd      	mov	sp, r7
 800a842:	bd80      	pop	{r7, pc}
 800a844:	2000016c 	.word	0x2000016c

0800a848 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a848:	b580      	push	{r7, lr}
 800a84a:	b082      	sub	sp, #8
 800a84c:	af00      	add	r7, sp, #0
 800a84e:	4603      	mov	r3, r0
 800a850:	6039      	str	r1, [r7, #0]
 800a852:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a854:	79fb      	ldrb	r3, [r7, #7]
 800a856:	2b00      	cmp	r3, #0
 800a858:	d105      	bne.n	800a866 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a85a:	683a      	ldr	r2, [r7, #0]
 800a85c:	4907      	ldr	r1, [pc, #28]	; (800a87c <USBD_FS_ConfigStrDescriptor+0x34>)
 800a85e:	4808      	ldr	r0, [pc, #32]	; (800a880 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a860:	f7ff fd9f 	bl	800a3a2 <USBD_GetString>
 800a864:	e004      	b.n	800a870 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a866:	683a      	ldr	r2, [r7, #0]
 800a868:	4904      	ldr	r1, [pc, #16]	; (800a87c <USBD_FS_ConfigStrDescriptor+0x34>)
 800a86a:	4805      	ldr	r0, [pc, #20]	; (800a880 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a86c:	f7ff fd99 	bl	800a3a2 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a870:	4b02      	ldr	r3, [pc, #8]	; (800a87c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a872:	4618      	mov	r0, r3
 800a874:	3708      	adds	r7, #8
 800a876:	46bd      	mov	sp, r7
 800a878:	bd80      	pop	{r7, pc}
 800a87a:	bf00      	nop
 800a87c:	200019c8 	.word	0x200019c8
 800a880:	0800d3dc 	.word	0x0800d3dc

0800a884 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a884:	b580      	push	{r7, lr}
 800a886:	b082      	sub	sp, #8
 800a888:	af00      	add	r7, sp, #0
 800a88a:	4603      	mov	r3, r0
 800a88c:	6039      	str	r1, [r7, #0]
 800a88e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a890:	79fb      	ldrb	r3, [r7, #7]
 800a892:	2b00      	cmp	r3, #0
 800a894:	d105      	bne.n	800a8a2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a896:	683a      	ldr	r2, [r7, #0]
 800a898:	4907      	ldr	r1, [pc, #28]	; (800a8b8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a89a:	4808      	ldr	r0, [pc, #32]	; (800a8bc <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a89c:	f7ff fd81 	bl	800a3a2 <USBD_GetString>
 800a8a0:	e004      	b.n	800a8ac <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a8a2:	683a      	ldr	r2, [r7, #0]
 800a8a4:	4904      	ldr	r1, [pc, #16]	; (800a8b8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a8a6:	4805      	ldr	r0, [pc, #20]	; (800a8bc <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a8a8:	f7ff fd7b 	bl	800a3a2 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a8ac:	4b02      	ldr	r3, [pc, #8]	; (800a8b8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a8ae:	4618      	mov	r0, r3
 800a8b0:	3708      	adds	r7, #8
 800a8b2:	46bd      	mov	sp, r7
 800a8b4:	bd80      	pop	{r7, pc}
 800a8b6:	bf00      	nop
 800a8b8:	200019c8 	.word	0x200019c8
 800a8bc:	0800d3e8 	.word	0x0800d3e8

0800a8c0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a8c0:	b580      	push	{r7, lr}
 800a8c2:	b084      	sub	sp, #16
 800a8c4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a8c6:	4b0f      	ldr	r3, [pc, #60]	; (800a904 <Get_SerialNum+0x44>)
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a8cc:	4b0e      	ldr	r3, [pc, #56]	; (800a908 <Get_SerialNum+0x48>)
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a8d2:	4b0e      	ldr	r3, [pc, #56]	; (800a90c <Get_SerialNum+0x4c>)
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a8d8:	68fa      	ldr	r2, [r7, #12]
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	4413      	add	r3, r2
 800a8de:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a8e0:	68fb      	ldr	r3, [r7, #12]
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d009      	beq.n	800a8fa <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a8e6:	2208      	movs	r2, #8
 800a8e8:	4909      	ldr	r1, [pc, #36]	; (800a910 <Get_SerialNum+0x50>)
 800a8ea:	68f8      	ldr	r0, [r7, #12]
 800a8ec:	f000 f814 	bl	800a918 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a8f0:	2204      	movs	r2, #4
 800a8f2:	4908      	ldr	r1, [pc, #32]	; (800a914 <Get_SerialNum+0x54>)
 800a8f4:	68b8      	ldr	r0, [r7, #8]
 800a8f6:	f000 f80f 	bl	800a918 <IntToUnicode>
  }
}
 800a8fa:	bf00      	nop
 800a8fc:	3710      	adds	r7, #16
 800a8fe:	46bd      	mov	sp, r7
 800a900:	bd80      	pop	{r7, pc}
 800a902:	bf00      	nop
 800a904:	1fff7a10 	.word	0x1fff7a10
 800a908:	1fff7a14 	.word	0x1fff7a14
 800a90c:	1fff7a18 	.word	0x1fff7a18
 800a910:	2000016e 	.word	0x2000016e
 800a914:	2000017e 	.word	0x2000017e

0800a918 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a918:	b480      	push	{r7}
 800a91a:	b087      	sub	sp, #28
 800a91c:	af00      	add	r7, sp, #0
 800a91e:	60f8      	str	r0, [r7, #12]
 800a920:	60b9      	str	r1, [r7, #8]
 800a922:	4613      	mov	r3, r2
 800a924:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a926:	2300      	movs	r3, #0
 800a928:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a92a:	2300      	movs	r3, #0
 800a92c:	75fb      	strb	r3, [r7, #23]
 800a92e:	e027      	b.n	800a980 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	0f1b      	lsrs	r3, r3, #28
 800a934:	2b09      	cmp	r3, #9
 800a936:	d80b      	bhi.n	800a950 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	0f1b      	lsrs	r3, r3, #28
 800a93c:	b2da      	uxtb	r2, r3
 800a93e:	7dfb      	ldrb	r3, [r7, #23]
 800a940:	005b      	lsls	r3, r3, #1
 800a942:	4619      	mov	r1, r3
 800a944:	68bb      	ldr	r3, [r7, #8]
 800a946:	440b      	add	r3, r1
 800a948:	3230      	adds	r2, #48	; 0x30
 800a94a:	b2d2      	uxtb	r2, r2
 800a94c:	701a      	strb	r2, [r3, #0]
 800a94e:	e00a      	b.n	800a966 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a950:	68fb      	ldr	r3, [r7, #12]
 800a952:	0f1b      	lsrs	r3, r3, #28
 800a954:	b2da      	uxtb	r2, r3
 800a956:	7dfb      	ldrb	r3, [r7, #23]
 800a958:	005b      	lsls	r3, r3, #1
 800a95a:	4619      	mov	r1, r3
 800a95c:	68bb      	ldr	r3, [r7, #8]
 800a95e:	440b      	add	r3, r1
 800a960:	3237      	adds	r2, #55	; 0x37
 800a962:	b2d2      	uxtb	r2, r2
 800a964:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	011b      	lsls	r3, r3, #4
 800a96a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a96c:	7dfb      	ldrb	r3, [r7, #23]
 800a96e:	005b      	lsls	r3, r3, #1
 800a970:	3301      	adds	r3, #1
 800a972:	68ba      	ldr	r2, [r7, #8]
 800a974:	4413      	add	r3, r2
 800a976:	2200      	movs	r2, #0
 800a978:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a97a:	7dfb      	ldrb	r3, [r7, #23]
 800a97c:	3301      	adds	r3, #1
 800a97e:	75fb      	strb	r3, [r7, #23]
 800a980:	7dfa      	ldrb	r2, [r7, #23]
 800a982:	79fb      	ldrb	r3, [r7, #7]
 800a984:	429a      	cmp	r2, r3
 800a986:	d3d3      	bcc.n	800a930 <IntToUnicode+0x18>
  }
}
 800a988:	bf00      	nop
 800a98a:	371c      	adds	r7, #28
 800a98c:	46bd      	mov	sp, r7
 800a98e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a992:	4770      	bx	lr

0800a994 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a994:	b580      	push	{r7, lr}
 800a996:	b08a      	sub	sp, #40	; 0x28
 800a998:	af00      	add	r7, sp, #0
 800a99a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a99c:	f107 0314 	add.w	r3, r7, #20
 800a9a0:	2200      	movs	r2, #0
 800a9a2:	601a      	str	r2, [r3, #0]
 800a9a4:	605a      	str	r2, [r3, #4]
 800a9a6:	609a      	str	r2, [r3, #8]
 800a9a8:	60da      	str	r2, [r3, #12]
 800a9aa:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a9b4:	d13a      	bne.n	800aa2c <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a9b6:	2300      	movs	r3, #0
 800a9b8:	613b      	str	r3, [r7, #16]
 800a9ba:	4b1e      	ldr	r3, [pc, #120]	; (800aa34 <HAL_PCD_MspInit+0xa0>)
 800a9bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a9be:	4a1d      	ldr	r2, [pc, #116]	; (800aa34 <HAL_PCD_MspInit+0xa0>)
 800a9c0:	f043 0301 	orr.w	r3, r3, #1
 800a9c4:	6313      	str	r3, [r2, #48]	; 0x30
 800a9c6:	4b1b      	ldr	r3, [pc, #108]	; (800aa34 <HAL_PCD_MspInit+0xa0>)
 800a9c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a9ca:	f003 0301 	and.w	r3, r3, #1
 800a9ce:	613b      	str	r3, [r7, #16]
 800a9d0:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800a9d2:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800a9d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a9d8:	2302      	movs	r3, #2
 800a9da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a9dc:	2300      	movs	r3, #0
 800a9de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a9e0:	2303      	movs	r3, #3
 800a9e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a9e4:	230a      	movs	r3, #10
 800a9e6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a9e8:	f107 0314 	add.w	r3, r7, #20
 800a9ec:	4619      	mov	r1, r3
 800a9ee:	4812      	ldr	r0, [pc, #72]	; (800aa38 <HAL_PCD_MspInit+0xa4>)
 800a9f0:	f7f8 fe74 	bl	80036dc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a9f4:	4b0f      	ldr	r3, [pc, #60]	; (800aa34 <HAL_PCD_MspInit+0xa0>)
 800a9f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a9f8:	4a0e      	ldr	r2, [pc, #56]	; (800aa34 <HAL_PCD_MspInit+0xa0>)
 800a9fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a9fe:	6353      	str	r3, [r2, #52]	; 0x34
 800aa00:	2300      	movs	r3, #0
 800aa02:	60fb      	str	r3, [r7, #12]
 800aa04:	4b0b      	ldr	r3, [pc, #44]	; (800aa34 <HAL_PCD_MspInit+0xa0>)
 800aa06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aa08:	4a0a      	ldr	r2, [pc, #40]	; (800aa34 <HAL_PCD_MspInit+0xa0>)
 800aa0a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800aa0e:	6453      	str	r3, [r2, #68]	; 0x44
 800aa10:	4b08      	ldr	r3, [pc, #32]	; (800aa34 <HAL_PCD_MspInit+0xa0>)
 800aa12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aa14:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800aa18:	60fb      	str	r3, [r7, #12]
 800aa1a:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 1, 0);
 800aa1c:	2200      	movs	r2, #0
 800aa1e:	2101      	movs	r1, #1
 800aa20:	2043      	movs	r0, #67	; 0x43
 800aa22:	f7f8 fe24 	bl	800366e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800aa26:	2043      	movs	r0, #67	; 0x43
 800aa28:	f7f8 fe3d 	bl	80036a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800aa2c:	bf00      	nop
 800aa2e:	3728      	adds	r7, #40	; 0x28
 800aa30:	46bd      	mov	sp, r7
 800aa32:	bd80      	pop	{r7, pc}
 800aa34:	40023800 	.word	0x40023800
 800aa38:	40020000 	.word	0x40020000

0800aa3c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aa3c:	b580      	push	{r7, lr}
 800aa3e:	b082      	sub	sp, #8
 800aa40:	af00      	add	r7, sp, #0
 800aa42:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800aa50:	4619      	mov	r1, r3
 800aa52:	4610      	mov	r0, r2
 800aa54:	f7fe fd22 	bl	800949c <USBD_LL_SetupStage>
}
 800aa58:	bf00      	nop
 800aa5a:	3708      	adds	r7, #8
 800aa5c:	46bd      	mov	sp, r7
 800aa5e:	bd80      	pop	{r7, pc}

0800aa60 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aa60:	b580      	push	{r7, lr}
 800aa62:	b082      	sub	sp, #8
 800aa64:	af00      	add	r7, sp, #0
 800aa66:	6078      	str	r0, [r7, #4]
 800aa68:	460b      	mov	r3, r1
 800aa6a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800aa72:	78fa      	ldrb	r2, [r7, #3]
 800aa74:	6879      	ldr	r1, [r7, #4]
 800aa76:	4613      	mov	r3, r2
 800aa78:	00db      	lsls	r3, r3, #3
 800aa7a:	1a9b      	subs	r3, r3, r2
 800aa7c:	009b      	lsls	r3, r3, #2
 800aa7e:	440b      	add	r3, r1
 800aa80:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800aa84:	681a      	ldr	r2, [r3, #0]
 800aa86:	78fb      	ldrb	r3, [r7, #3]
 800aa88:	4619      	mov	r1, r3
 800aa8a:	f7fe fd5a 	bl	8009542 <USBD_LL_DataOutStage>
}
 800aa8e:	bf00      	nop
 800aa90:	3708      	adds	r7, #8
 800aa92:	46bd      	mov	sp, r7
 800aa94:	bd80      	pop	{r7, pc}

0800aa96 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aa96:	b580      	push	{r7, lr}
 800aa98:	b082      	sub	sp, #8
 800aa9a:	af00      	add	r7, sp, #0
 800aa9c:	6078      	str	r0, [r7, #4]
 800aa9e:	460b      	mov	r3, r1
 800aaa0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800aaa8:	78fa      	ldrb	r2, [r7, #3]
 800aaaa:	6879      	ldr	r1, [r7, #4]
 800aaac:	4613      	mov	r3, r2
 800aaae:	00db      	lsls	r3, r3, #3
 800aab0:	1a9b      	subs	r3, r3, r2
 800aab2:	009b      	lsls	r3, r3, #2
 800aab4:	440b      	add	r3, r1
 800aab6:	3348      	adds	r3, #72	; 0x48
 800aab8:	681a      	ldr	r2, [r3, #0]
 800aaba:	78fb      	ldrb	r3, [r7, #3]
 800aabc:	4619      	mov	r1, r3
 800aabe:	f7fe fda3 	bl	8009608 <USBD_LL_DataInStage>
}
 800aac2:	bf00      	nop
 800aac4:	3708      	adds	r7, #8
 800aac6:	46bd      	mov	sp, r7
 800aac8:	bd80      	pop	{r7, pc}

0800aaca <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aaca:	b580      	push	{r7, lr}
 800aacc:	b082      	sub	sp, #8
 800aace:	af00      	add	r7, sp, #0
 800aad0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800aad8:	4618      	mov	r0, r3
 800aada:	f7fe fea7 	bl	800982c <USBD_LL_SOF>
}
 800aade:	bf00      	nop
 800aae0:	3708      	adds	r7, #8
 800aae2:	46bd      	mov	sp, r7
 800aae4:	bd80      	pop	{r7, pc}

0800aae6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aae6:	b580      	push	{r7, lr}
 800aae8:	b084      	sub	sp, #16
 800aaea:	af00      	add	r7, sp, #0
 800aaec:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800aaee:	2301      	movs	r3, #1
 800aaf0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	68db      	ldr	r3, [r3, #12]
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d102      	bne.n	800ab00 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800aafa:	2300      	movs	r3, #0
 800aafc:	73fb      	strb	r3, [r7, #15]
 800aafe:	e008      	b.n	800ab12 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	68db      	ldr	r3, [r3, #12]
 800ab04:	2b02      	cmp	r3, #2
 800ab06:	d102      	bne.n	800ab0e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800ab08:	2301      	movs	r3, #1
 800ab0a:	73fb      	strb	r3, [r7, #15]
 800ab0c:	e001      	b.n	800ab12 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800ab0e:	f7f7 fc83 	bl	8002418 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800ab18:	7bfa      	ldrb	r2, [r7, #15]
 800ab1a:	4611      	mov	r1, r2
 800ab1c:	4618      	mov	r0, r3
 800ab1e:	f7fe fe4a 	bl	80097b6 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800ab28:	4618      	mov	r0, r3
 800ab2a:	f7fe fe03 	bl	8009734 <USBD_LL_Reset>
}
 800ab2e:	bf00      	nop
 800ab30:	3710      	adds	r7, #16
 800ab32:	46bd      	mov	sp, r7
 800ab34:	bd80      	pop	{r7, pc}
	...

0800ab38 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ab38:	b580      	push	{r7, lr}
 800ab3a:	b082      	sub	sp, #8
 800ab3c:	af00      	add	r7, sp, #0
 800ab3e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800ab46:	4618      	mov	r0, r3
 800ab48:	f7fe fe45 	bl	80097d6 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	687a      	ldr	r2, [r7, #4]
 800ab58:	6812      	ldr	r2, [r2, #0]
 800ab5a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800ab5e:	f043 0301 	orr.w	r3, r3, #1
 800ab62:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	6a1b      	ldr	r3, [r3, #32]
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d005      	beq.n	800ab78 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ab6c:	4b04      	ldr	r3, [pc, #16]	; (800ab80 <HAL_PCD_SuspendCallback+0x48>)
 800ab6e:	691b      	ldr	r3, [r3, #16]
 800ab70:	4a03      	ldr	r2, [pc, #12]	; (800ab80 <HAL_PCD_SuspendCallback+0x48>)
 800ab72:	f043 0306 	orr.w	r3, r3, #6
 800ab76:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800ab78:	bf00      	nop
 800ab7a:	3708      	adds	r7, #8
 800ab7c:	46bd      	mov	sp, r7
 800ab7e:	bd80      	pop	{r7, pc}
 800ab80:	e000ed00 	.word	0xe000ed00

0800ab84 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ab84:	b580      	push	{r7, lr}
 800ab86:	b082      	sub	sp, #8
 800ab88:	af00      	add	r7, sp, #0
 800ab8a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800ab92:	4618      	mov	r0, r3
 800ab94:	f7fe fe34 	bl	8009800 <USBD_LL_Resume>
}
 800ab98:	bf00      	nop
 800ab9a:	3708      	adds	r7, #8
 800ab9c:	46bd      	mov	sp, r7
 800ab9e:	bd80      	pop	{r7, pc}

0800aba0 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aba0:	b580      	push	{r7, lr}
 800aba2:	b082      	sub	sp, #8
 800aba4:	af00      	add	r7, sp, #0
 800aba6:	6078      	str	r0, [r7, #4]
 800aba8:	460b      	mov	r3, r1
 800abaa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800abb2:	78fa      	ldrb	r2, [r7, #3]
 800abb4:	4611      	mov	r1, r2
 800abb6:	4618      	mov	r0, r3
 800abb8:	f7fe fe5f 	bl	800987a <USBD_LL_IsoOUTIncomplete>
}
 800abbc:	bf00      	nop
 800abbe:	3708      	adds	r7, #8
 800abc0:	46bd      	mov	sp, r7
 800abc2:	bd80      	pop	{r7, pc}

0800abc4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800abc4:	b580      	push	{r7, lr}
 800abc6:	b082      	sub	sp, #8
 800abc8:	af00      	add	r7, sp, #0
 800abca:	6078      	str	r0, [r7, #4]
 800abcc:	460b      	mov	r3, r1
 800abce:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800abd6:	78fa      	ldrb	r2, [r7, #3]
 800abd8:	4611      	mov	r1, r2
 800abda:	4618      	mov	r0, r3
 800abdc:	f7fe fe40 	bl	8009860 <USBD_LL_IsoINIncomplete>
}
 800abe0:	bf00      	nop
 800abe2:	3708      	adds	r7, #8
 800abe4:	46bd      	mov	sp, r7
 800abe6:	bd80      	pop	{r7, pc}

0800abe8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800abe8:	b580      	push	{r7, lr}
 800abea:	b082      	sub	sp, #8
 800abec:	af00      	add	r7, sp, #0
 800abee:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800abf6:	4618      	mov	r0, r3
 800abf8:	f7fe fe4c 	bl	8009894 <USBD_LL_DevConnected>
}
 800abfc:	bf00      	nop
 800abfe:	3708      	adds	r7, #8
 800ac00:	46bd      	mov	sp, r7
 800ac02:	bd80      	pop	{r7, pc}

0800ac04 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ac04:	b580      	push	{r7, lr}
 800ac06:	b082      	sub	sp, #8
 800ac08:	af00      	add	r7, sp, #0
 800ac0a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800ac12:	4618      	mov	r0, r3
 800ac14:	f7fe fe49 	bl	80098aa <USBD_LL_DevDisconnected>
}
 800ac18:	bf00      	nop
 800ac1a:	3708      	adds	r7, #8
 800ac1c:	46bd      	mov	sp, r7
 800ac1e:	bd80      	pop	{r7, pc}

0800ac20 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800ac20:	b580      	push	{r7, lr}
 800ac22:	b082      	sub	sp, #8
 800ac24:	af00      	add	r7, sp, #0
 800ac26:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	781b      	ldrb	r3, [r3, #0]
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d13c      	bne.n	800acaa <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800ac30:	4a20      	ldr	r2, [pc, #128]	; (800acb4 <USBD_LL_Init+0x94>)
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	4a1e      	ldr	r2, [pc, #120]	; (800acb4 <USBD_LL_Init+0x94>)
 800ac3c:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800ac40:	4b1c      	ldr	r3, [pc, #112]	; (800acb4 <USBD_LL_Init+0x94>)
 800ac42:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800ac46:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800ac48:	4b1a      	ldr	r3, [pc, #104]	; (800acb4 <USBD_LL_Init+0x94>)
 800ac4a:	2204      	movs	r2, #4
 800ac4c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800ac4e:	4b19      	ldr	r3, [pc, #100]	; (800acb4 <USBD_LL_Init+0x94>)
 800ac50:	2202      	movs	r2, #2
 800ac52:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800ac54:	4b17      	ldr	r3, [pc, #92]	; (800acb4 <USBD_LL_Init+0x94>)
 800ac56:	2200      	movs	r2, #0
 800ac58:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800ac5a:	4b16      	ldr	r3, [pc, #88]	; (800acb4 <USBD_LL_Init+0x94>)
 800ac5c:	2202      	movs	r2, #2
 800ac5e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800ac60:	4b14      	ldr	r3, [pc, #80]	; (800acb4 <USBD_LL_Init+0x94>)
 800ac62:	2200      	movs	r2, #0
 800ac64:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800ac66:	4b13      	ldr	r3, [pc, #76]	; (800acb4 <USBD_LL_Init+0x94>)
 800ac68:	2200      	movs	r2, #0
 800ac6a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800ac6c:	4b11      	ldr	r3, [pc, #68]	; (800acb4 <USBD_LL_Init+0x94>)
 800ac6e:	2200      	movs	r2, #0
 800ac70:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800ac72:	4b10      	ldr	r3, [pc, #64]	; (800acb4 <USBD_LL_Init+0x94>)
 800ac74:	2200      	movs	r2, #0
 800ac76:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800ac78:	4b0e      	ldr	r3, [pc, #56]	; (800acb4 <USBD_LL_Init+0x94>)
 800ac7a:	2200      	movs	r2, #0
 800ac7c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800ac7e:	480d      	ldr	r0, [pc, #52]	; (800acb4 <USBD_LL_Init+0x94>)
 800ac80:	f7f9 feab 	bl	80049da <HAL_PCD_Init>
 800ac84:	4603      	mov	r3, r0
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d001      	beq.n	800ac8e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800ac8a:	f7f7 fbc5 	bl	8002418 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800ac8e:	2180      	movs	r1, #128	; 0x80
 800ac90:	4808      	ldr	r0, [pc, #32]	; (800acb4 <USBD_LL_Init+0x94>)
 800ac92:	f7fb f808 	bl	8005ca6 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800ac96:	2240      	movs	r2, #64	; 0x40
 800ac98:	2100      	movs	r1, #0
 800ac9a:	4806      	ldr	r0, [pc, #24]	; (800acb4 <USBD_LL_Init+0x94>)
 800ac9c:	f7fa ffbc 	bl	8005c18 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800aca0:	2280      	movs	r2, #128	; 0x80
 800aca2:	2101      	movs	r1, #1
 800aca4:	4803      	ldr	r0, [pc, #12]	; (800acb4 <USBD_LL_Init+0x94>)
 800aca6:	f7fa ffb7 	bl	8005c18 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800acaa:	2300      	movs	r3, #0
}
 800acac:	4618      	mov	r0, r3
 800acae:	3708      	adds	r7, #8
 800acb0:	46bd      	mov	sp, r7
 800acb2:	bd80      	pop	{r7, pc}
 800acb4:	20001bc8 	.word	0x20001bc8

0800acb8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800acb8:	b580      	push	{r7, lr}
 800acba:	b084      	sub	sp, #16
 800acbc:	af00      	add	r7, sp, #0
 800acbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800acc0:	2300      	movs	r3, #0
 800acc2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800acc4:	2300      	movs	r3, #0
 800acc6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800acce:	4618      	mov	r0, r3
 800acd0:	f7f9 ffa0 	bl	8004c14 <HAL_PCD_Start>
 800acd4:	4603      	mov	r3, r0
 800acd6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800acd8:	7bfb      	ldrb	r3, [r7, #15]
 800acda:	4618      	mov	r0, r3
 800acdc:	f000 f92a 	bl	800af34 <USBD_Get_USB_Status>
 800ace0:	4603      	mov	r3, r0
 800ace2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ace4:	7bbb      	ldrb	r3, [r7, #14]
}
 800ace6:	4618      	mov	r0, r3
 800ace8:	3710      	adds	r7, #16
 800acea:	46bd      	mov	sp, r7
 800acec:	bd80      	pop	{r7, pc}

0800acee <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800acee:	b580      	push	{r7, lr}
 800acf0:	b084      	sub	sp, #16
 800acf2:	af00      	add	r7, sp, #0
 800acf4:	6078      	str	r0, [r7, #4]
 800acf6:	4608      	mov	r0, r1
 800acf8:	4611      	mov	r1, r2
 800acfa:	461a      	mov	r2, r3
 800acfc:	4603      	mov	r3, r0
 800acfe:	70fb      	strb	r3, [r7, #3]
 800ad00:	460b      	mov	r3, r1
 800ad02:	70bb      	strb	r3, [r7, #2]
 800ad04:	4613      	mov	r3, r2
 800ad06:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ad08:	2300      	movs	r3, #0
 800ad0a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ad0c:	2300      	movs	r3, #0
 800ad0e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800ad16:	78bb      	ldrb	r3, [r7, #2]
 800ad18:	883a      	ldrh	r2, [r7, #0]
 800ad1a:	78f9      	ldrb	r1, [r7, #3]
 800ad1c:	f7fa fb84 	bl	8005428 <HAL_PCD_EP_Open>
 800ad20:	4603      	mov	r3, r0
 800ad22:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ad24:	7bfb      	ldrb	r3, [r7, #15]
 800ad26:	4618      	mov	r0, r3
 800ad28:	f000 f904 	bl	800af34 <USBD_Get_USB_Status>
 800ad2c:	4603      	mov	r3, r0
 800ad2e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ad30:	7bbb      	ldrb	r3, [r7, #14]
}
 800ad32:	4618      	mov	r0, r3
 800ad34:	3710      	adds	r7, #16
 800ad36:	46bd      	mov	sp, r7
 800ad38:	bd80      	pop	{r7, pc}

0800ad3a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ad3a:	b580      	push	{r7, lr}
 800ad3c:	b084      	sub	sp, #16
 800ad3e:	af00      	add	r7, sp, #0
 800ad40:	6078      	str	r0, [r7, #4]
 800ad42:	460b      	mov	r3, r1
 800ad44:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ad46:	2300      	movs	r3, #0
 800ad48:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ad4a:	2300      	movs	r3, #0
 800ad4c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800ad54:	78fa      	ldrb	r2, [r7, #3]
 800ad56:	4611      	mov	r1, r2
 800ad58:	4618      	mov	r0, r3
 800ad5a:	f7fa fbcd 	bl	80054f8 <HAL_PCD_EP_Close>
 800ad5e:	4603      	mov	r3, r0
 800ad60:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ad62:	7bfb      	ldrb	r3, [r7, #15]
 800ad64:	4618      	mov	r0, r3
 800ad66:	f000 f8e5 	bl	800af34 <USBD_Get_USB_Status>
 800ad6a:	4603      	mov	r3, r0
 800ad6c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ad6e:	7bbb      	ldrb	r3, [r7, #14]
}
 800ad70:	4618      	mov	r0, r3
 800ad72:	3710      	adds	r7, #16
 800ad74:	46bd      	mov	sp, r7
 800ad76:	bd80      	pop	{r7, pc}

0800ad78 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ad78:	b580      	push	{r7, lr}
 800ad7a:	b084      	sub	sp, #16
 800ad7c:	af00      	add	r7, sp, #0
 800ad7e:	6078      	str	r0, [r7, #4]
 800ad80:	460b      	mov	r3, r1
 800ad82:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ad84:	2300      	movs	r3, #0
 800ad86:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ad88:	2300      	movs	r3, #0
 800ad8a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800ad92:	78fa      	ldrb	r2, [r7, #3]
 800ad94:	4611      	mov	r1, r2
 800ad96:	4618      	mov	r0, r3
 800ad98:	f7fa fca5 	bl	80056e6 <HAL_PCD_EP_SetStall>
 800ad9c:	4603      	mov	r3, r0
 800ad9e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ada0:	7bfb      	ldrb	r3, [r7, #15]
 800ada2:	4618      	mov	r0, r3
 800ada4:	f000 f8c6 	bl	800af34 <USBD_Get_USB_Status>
 800ada8:	4603      	mov	r3, r0
 800adaa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800adac:	7bbb      	ldrb	r3, [r7, #14]
}
 800adae:	4618      	mov	r0, r3
 800adb0:	3710      	adds	r7, #16
 800adb2:	46bd      	mov	sp, r7
 800adb4:	bd80      	pop	{r7, pc}

0800adb6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800adb6:	b580      	push	{r7, lr}
 800adb8:	b084      	sub	sp, #16
 800adba:	af00      	add	r7, sp, #0
 800adbc:	6078      	str	r0, [r7, #4]
 800adbe:	460b      	mov	r3, r1
 800adc0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800adc2:	2300      	movs	r3, #0
 800adc4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800adc6:	2300      	movs	r3, #0
 800adc8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800add0:	78fa      	ldrb	r2, [r7, #3]
 800add2:	4611      	mov	r1, r2
 800add4:	4618      	mov	r0, r3
 800add6:	f7fa fcea 	bl	80057ae <HAL_PCD_EP_ClrStall>
 800adda:	4603      	mov	r3, r0
 800addc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800adde:	7bfb      	ldrb	r3, [r7, #15]
 800ade0:	4618      	mov	r0, r3
 800ade2:	f000 f8a7 	bl	800af34 <USBD_Get_USB_Status>
 800ade6:	4603      	mov	r3, r0
 800ade8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800adea:	7bbb      	ldrb	r3, [r7, #14]
}
 800adec:	4618      	mov	r0, r3
 800adee:	3710      	adds	r7, #16
 800adf0:	46bd      	mov	sp, r7
 800adf2:	bd80      	pop	{r7, pc}

0800adf4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800adf4:	b480      	push	{r7}
 800adf6:	b085      	sub	sp, #20
 800adf8:	af00      	add	r7, sp, #0
 800adfa:	6078      	str	r0, [r7, #4]
 800adfc:	460b      	mov	r3, r1
 800adfe:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800ae06:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800ae08:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	da0b      	bge.n	800ae28 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800ae10:	78fb      	ldrb	r3, [r7, #3]
 800ae12:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ae16:	68f9      	ldr	r1, [r7, #12]
 800ae18:	4613      	mov	r3, r2
 800ae1a:	00db      	lsls	r3, r3, #3
 800ae1c:	1a9b      	subs	r3, r3, r2
 800ae1e:	009b      	lsls	r3, r3, #2
 800ae20:	440b      	add	r3, r1
 800ae22:	333e      	adds	r3, #62	; 0x3e
 800ae24:	781b      	ldrb	r3, [r3, #0]
 800ae26:	e00b      	b.n	800ae40 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800ae28:	78fb      	ldrb	r3, [r7, #3]
 800ae2a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ae2e:	68f9      	ldr	r1, [r7, #12]
 800ae30:	4613      	mov	r3, r2
 800ae32:	00db      	lsls	r3, r3, #3
 800ae34:	1a9b      	subs	r3, r3, r2
 800ae36:	009b      	lsls	r3, r3, #2
 800ae38:	440b      	add	r3, r1
 800ae3a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800ae3e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800ae40:	4618      	mov	r0, r3
 800ae42:	3714      	adds	r7, #20
 800ae44:	46bd      	mov	sp, r7
 800ae46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae4a:	4770      	bx	lr

0800ae4c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800ae4c:	b580      	push	{r7, lr}
 800ae4e:	b084      	sub	sp, #16
 800ae50:	af00      	add	r7, sp, #0
 800ae52:	6078      	str	r0, [r7, #4]
 800ae54:	460b      	mov	r3, r1
 800ae56:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ae58:	2300      	movs	r3, #0
 800ae5a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ae5c:	2300      	movs	r3, #0
 800ae5e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800ae66:	78fa      	ldrb	r2, [r7, #3]
 800ae68:	4611      	mov	r1, r2
 800ae6a:	4618      	mov	r0, r3
 800ae6c:	f7fa fab7 	bl	80053de <HAL_PCD_SetAddress>
 800ae70:	4603      	mov	r3, r0
 800ae72:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ae74:	7bfb      	ldrb	r3, [r7, #15]
 800ae76:	4618      	mov	r0, r3
 800ae78:	f000 f85c 	bl	800af34 <USBD_Get_USB_Status>
 800ae7c:	4603      	mov	r3, r0
 800ae7e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ae80:	7bbb      	ldrb	r3, [r7, #14]
}
 800ae82:	4618      	mov	r0, r3
 800ae84:	3710      	adds	r7, #16
 800ae86:	46bd      	mov	sp, r7
 800ae88:	bd80      	pop	{r7, pc}

0800ae8a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ae8a:	b580      	push	{r7, lr}
 800ae8c:	b086      	sub	sp, #24
 800ae8e:	af00      	add	r7, sp, #0
 800ae90:	60f8      	str	r0, [r7, #12]
 800ae92:	607a      	str	r2, [r7, #4]
 800ae94:	603b      	str	r3, [r7, #0]
 800ae96:	460b      	mov	r3, r1
 800ae98:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ae9a:	2300      	movs	r3, #0
 800ae9c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ae9e:	2300      	movs	r3, #0
 800aea0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800aea8:	7af9      	ldrb	r1, [r7, #11]
 800aeaa:	683b      	ldr	r3, [r7, #0]
 800aeac:	687a      	ldr	r2, [r7, #4]
 800aeae:	f7fa fbd0 	bl	8005652 <HAL_PCD_EP_Transmit>
 800aeb2:	4603      	mov	r3, r0
 800aeb4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aeb6:	7dfb      	ldrb	r3, [r7, #23]
 800aeb8:	4618      	mov	r0, r3
 800aeba:	f000 f83b 	bl	800af34 <USBD_Get_USB_Status>
 800aebe:	4603      	mov	r3, r0
 800aec0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800aec2:	7dbb      	ldrb	r3, [r7, #22]
}
 800aec4:	4618      	mov	r0, r3
 800aec6:	3718      	adds	r7, #24
 800aec8:	46bd      	mov	sp, r7
 800aeca:	bd80      	pop	{r7, pc}

0800aecc <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800aecc:	b580      	push	{r7, lr}
 800aece:	b086      	sub	sp, #24
 800aed0:	af00      	add	r7, sp, #0
 800aed2:	60f8      	str	r0, [r7, #12]
 800aed4:	607a      	str	r2, [r7, #4]
 800aed6:	603b      	str	r3, [r7, #0]
 800aed8:	460b      	mov	r3, r1
 800aeda:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aedc:	2300      	movs	r3, #0
 800aede:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aee0:	2300      	movs	r3, #0
 800aee2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800aee4:	68fb      	ldr	r3, [r7, #12]
 800aee6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800aeea:	7af9      	ldrb	r1, [r7, #11]
 800aeec:	683b      	ldr	r3, [r7, #0]
 800aeee:	687a      	ldr	r2, [r7, #4]
 800aef0:	f7fa fb4c 	bl	800558c <HAL_PCD_EP_Receive>
 800aef4:	4603      	mov	r3, r0
 800aef6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aef8:	7dfb      	ldrb	r3, [r7, #23]
 800aefa:	4618      	mov	r0, r3
 800aefc:	f000 f81a 	bl	800af34 <USBD_Get_USB_Status>
 800af00:	4603      	mov	r3, r0
 800af02:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800af04:	7dbb      	ldrb	r3, [r7, #22]
}
 800af06:	4618      	mov	r0, r3
 800af08:	3718      	adds	r7, #24
 800af0a:	46bd      	mov	sp, r7
 800af0c:	bd80      	pop	{r7, pc}

0800af0e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800af0e:	b580      	push	{r7, lr}
 800af10:	b082      	sub	sp, #8
 800af12:	af00      	add	r7, sp, #0
 800af14:	6078      	str	r0, [r7, #4]
 800af16:	460b      	mov	r3, r1
 800af18:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800af20:	78fa      	ldrb	r2, [r7, #3]
 800af22:	4611      	mov	r1, r2
 800af24:	4618      	mov	r0, r3
 800af26:	f7fa fb7c 	bl	8005622 <HAL_PCD_EP_GetRxCount>
 800af2a:	4603      	mov	r3, r0
}
 800af2c:	4618      	mov	r0, r3
 800af2e:	3708      	adds	r7, #8
 800af30:	46bd      	mov	sp, r7
 800af32:	bd80      	pop	{r7, pc}

0800af34 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800af34:	b480      	push	{r7}
 800af36:	b085      	sub	sp, #20
 800af38:	af00      	add	r7, sp, #0
 800af3a:	4603      	mov	r3, r0
 800af3c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800af3e:	2300      	movs	r3, #0
 800af40:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800af42:	79fb      	ldrb	r3, [r7, #7]
 800af44:	2b03      	cmp	r3, #3
 800af46:	d817      	bhi.n	800af78 <USBD_Get_USB_Status+0x44>
 800af48:	a201      	add	r2, pc, #4	; (adr r2, 800af50 <USBD_Get_USB_Status+0x1c>)
 800af4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af4e:	bf00      	nop
 800af50:	0800af61 	.word	0x0800af61
 800af54:	0800af67 	.word	0x0800af67
 800af58:	0800af6d 	.word	0x0800af6d
 800af5c:	0800af73 	.word	0x0800af73
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800af60:	2300      	movs	r3, #0
 800af62:	73fb      	strb	r3, [r7, #15]
    break;
 800af64:	e00b      	b.n	800af7e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800af66:	2303      	movs	r3, #3
 800af68:	73fb      	strb	r3, [r7, #15]
    break;
 800af6a:	e008      	b.n	800af7e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800af6c:	2301      	movs	r3, #1
 800af6e:	73fb      	strb	r3, [r7, #15]
    break;
 800af70:	e005      	b.n	800af7e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800af72:	2303      	movs	r3, #3
 800af74:	73fb      	strb	r3, [r7, #15]
    break;
 800af76:	e002      	b.n	800af7e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800af78:	2303      	movs	r3, #3
 800af7a:	73fb      	strb	r3, [r7, #15]
    break;
 800af7c:	bf00      	nop
  }
  return usb_status;
 800af7e:	7bfb      	ldrb	r3, [r7, #15]
}
 800af80:	4618      	mov	r0, r3
 800af82:	3714      	adds	r7, #20
 800af84:	46bd      	mov	sp, r7
 800af86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af8a:	4770      	bx	lr

0800af8c <__errno>:
 800af8c:	4b01      	ldr	r3, [pc, #4]	; (800af94 <__errno+0x8>)
 800af8e:	6818      	ldr	r0, [r3, #0]
 800af90:	4770      	bx	lr
 800af92:	bf00      	nop
 800af94:	20000188 	.word	0x20000188

0800af98 <__libc_init_array>:
 800af98:	b570      	push	{r4, r5, r6, lr}
 800af9a:	4e0d      	ldr	r6, [pc, #52]	; (800afd0 <__libc_init_array+0x38>)
 800af9c:	4c0d      	ldr	r4, [pc, #52]	; (800afd4 <__libc_init_array+0x3c>)
 800af9e:	1ba4      	subs	r4, r4, r6
 800afa0:	10a4      	asrs	r4, r4, #2
 800afa2:	2500      	movs	r5, #0
 800afa4:	42a5      	cmp	r5, r4
 800afa6:	d109      	bne.n	800afbc <__libc_init_array+0x24>
 800afa8:	4e0b      	ldr	r6, [pc, #44]	; (800afd8 <__libc_init_array+0x40>)
 800afaa:	4c0c      	ldr	r4, [pc, #48]	; (800afdc <__libc_init_array+0x44>)
 800afac:	f002 f9e2 	bl	800d374 <_init>
 800afb0:	1ba4      	subs	r4, r4, r6
 800afb2:	10a4      	asrs	r4, r4, #2
 800afb4:	2500      	movs	r5, #0
 800afb6:	42a5      	cmp	r5, r4
 800afb8:	d105      	bne.n	800afc6 <__libc_init_array+0x2e>
 800afba:	bd70      	pop	{r4, r5, r6, pc}
 800afbc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800afc0:	4798      	blx	r3
 800afc2:	3501      	adds	r5, #1
 800afc4:	e7ee      	b.n	800afa4 <__libc_init_array+0xc>
 800afc6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800afca:	4798      	blx	r3
 800afcc:	3501      	adds	r5, #1
 800afce:	e7f2      	b.n	800afb6 <__libc_init_array+0x1e>
 800afd0:	0800d698 	.word	0x0800d698
 800afd4:	0800d698 	.word	0x0800d698
 800afd8:	0800d698 	.word	0x0800d698
 800afdc:	0800d69c 	.word	0x0800d69c

0800afe0 <malloc>:
 800afe0:	4b02      	ldr	r3, [pc, #8]	; (800afec <malloc+0xc>)
 800afe2:	4601      	mov	r1, r0
 800afe4:	6818      	ldr	r0, [r3, #0]
 800afe6:	f000 b861 	b.w	800b0ac <_malloc_r>
 800afea:	bf00      	nop
 800afec:	20000188 	.word	0x20000188

0800aff0 <free>:
 800aff0:	4b02      	ldr	r3, [pc, #8]	; (800affc <free+0xc>)
 800aff2:	4601      	mov	r1, r0
 800aff4:	6818      	ldr	r0, [r3, #0]
 800aff6:	f000 b80b 	b.w	800b010 <_free_r>
 800affa:	bf00      	nop
 800affc:	20000188 	.word	0x20000188

0800b000 <memset>:
 800b000:	4402      	add	r2, r0
 800b002:	4603      	mov	r3, r0
 800b004:	4293      	cmp	r3, r2
 800b006:	d100      	bne.n	800b00a <memset+0xa>
 800b008:	4770      	bx	lr
 800b00a:	f803 1b01 	strb.w	r1, [r3], #1
 800b00e:	e7f9      	b.n	800b004 <memset+0x4>

0800b010 <_free_r>:
 800b010:	b538      	push	{r3, r4, r5, lr}
 800b012:	4605      	mov	r5, r0
 800b014:	2900      	cmp	r1, #0
 800b016:	d045      	beq.n	800b0a4 <_free_r+0x94>
 800b018:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b01c:	1f0c      	subs	r4, r1, #4
 800b01e:	2b00      	cmp	r3, #0
 800b020:	bfb8      	it	lt
 800b022:	18e4      	addlt	r4, r4, r3
 800b024:	f001 fb85 	bl	800c732 <__malloc_lock>
 800b028:	4a1f      	ldr	r2, [pc, #124]	; (800b0a8 <_free_r+0x98>)
 800b02a:	6813      	ldr	r3, [r2, #0]
 800b02c:	4610      	mov	r0, r2
 800b02e:	b933      	cbnz	r3, 800b03e <_free_r+0x2e>
 800b030:	6063      	str	r3, [r4, #4]
 800b032:	6014      	str	r4, [r2, #0]
 800b034:	4628      	mov	r0, r5
 800b036:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b03a:	f001 bb7b 	b.w	800c734 <__malloc_unlock>
 800b03e:	42a3      	cmp	r3, r4
 800b040:	d90c      	bls.n	800b05c <_free_r+0x4c>
 800b042:	6821      	ldr	r1, [r4, #0]
 800b044:	1862      	adds	r2, r4, r1
 800b046:	4293      	cmp	r3, r2
 800b048:	bf04      	itt	eq
 800b04a:	681a      	ldreq	r2, [r3, #0]
 800b04c:	685b      	ldreq	r3, [r3, #4]
 800b04e:	6063      	str	r3, [r4, #4]
 800b050:	bf04      	itt	eq
 800b052:	1852      	addeq	r2, r2, r1
 800b054:	6022      	streq	r2, [r4, #0]
 800b056:	6004      	str	r4, [r0, #0]
 800b058:	e7ec      	b.n	800b034 <_free_r+0x24>
 800b05a:	4613      	mov	r3, r2
 800b05c:	685a      	ldr	r2, [r3, #4]
 800b05e:	b10a      	cbz	r2, 800b064 <_free_r+0x54>
 800b060:	42a2      	cmp	r2, r4
 800b062:	d9fa      	bls.n	800b05a <_free_r+0x4a>
 800b064:	6819      	ldr	r1, [r3, #0]
 800b066:	1858      	adds	r0, r3, r1
 800b068:	42a0      	cmp	r0, r4
 800b06a:	d10b      	bne.n	800b084 <_free_r+0x74>
 800b06c:	6820      	ldr	r0, [r4, #0]
 800b06e:	4401      	add	r1, r0
 800b070:	1858      	adds	r0, r3, r1
 800b072:	4282      	cmp	r2, r0
 800b074:	6019      	str	r1, [r3, #0]
 800b076:	d1dd      	bne.n	800b034 <_free_r+0x24>
 800b078:	6810      	ldr	r0, [r2, #0]
 800b07a:	6852      	ldr	r2, [r2, #4]
 800b07c:	605a      	str	r2, [r3, #4]
 800b07e:	4401      	add	r1, r0
 800b080:	6019      	str	r1, [r3, #0]
 800b082:	e7d7      	b.n	800b034 <_free_r+0x24>
 800b084:	d902      	bls.n	800b08c <_free_r+0x7c>
 800b086:	230c      	movs	r3, #12
 800b088:	602b      	str	r3, [r5, #0]
 800b08a:	e7d3      	b.n	800b034 <_free_r+0x24>
 800b08c:	6820      	ldr	r0, [r4, #0]
 800b08e:	1821      	adds	r1, r4, r0
 800b090:	428a      	cmp	r2, r1
 800b092:	bf04      	itt	eq
 800b094:	6811      	ldreq	r1, [r2, #0]
 800b096:	6852      	ldreq	r2, [r2, #4]
 800b098:	6062      	str	r2, [r4, #4]
 800b09a:	bf04      	itt	eq
 800b09c:	1809      	addeq	r1, r1, r0
 800b09e:	6021      	streq	r1, [r4, #0]
 800b0a0:	605c      	str	r4, [r3, #4]
 800b0a2:	e7c7      	b.n	800b034 <_free_r+0x24>
 800b0a4:	bd38      	pop	{r3, r4, r5, pc}
 800b0a6:	bf00      	nop
 800b0a8:	200003ac 	.word	0x200003ac

0800b0ac <_malloc_r>:
 800b0ac:	b570      	push	{r4, r5, r6, lr}
 800b0ae:	1ccd      	adds	r5, r1, #3
 800b0b0:	f025 0503 	bic.w	r5, r5, #3
 800b0b4:	3508      	adds	r5, #8
 800b0b6:	2d0c      	cmp	r5, #12
 800b0b8:	bf38      	it	cc
 800b0ba:	250c      	movcc	r5, #12
 800b0bc:	2d00      	cmp	r5, #0
 800b0be:	4606      	mov	r6, r0
 800b0c0:	db01      	blt.n	800b0c6 <_malloc_r+0x1a>
 800b0c2:	42a9      	cmp	r1, r5
 800b0c4:	d903      	bls.n	800b0ce <_malloc_r+0x22>
 800b0c6:	230c      	movs	r3, #12
 800b0c8:	6033      	str	r3, [r6, #0]
 800b0ca:	2000      	movs	r0, #0
 800b0cc:	bd70      	pop	{r4, r5, r6, pc}
 800b0ce:	f001 fb30 	bl	800c732 <__malloc_lock>
 800b0d2:	4a21      	ldr	r2, [pc, #132]	; (800b158 <_malloc_r+0xac>)
 800b0d4:	6814      	ldr	r4, [r2, #0]
 800b0d6:	4621      	mov	r1, r4
 800b0d8:	b991      	cbnz	r1, 800b100 <_malloc_r+0x54>
 800b0da:	4c20      	ldr	r4, [pc, #128]	; (800b15c <_malloc_r+0xb0>)
 800b0dc:	6823      	ldr	r3, [r4, #0]
 800b0de:	b91b      	cbnz	r3, 800b0e8 <_malloc_r+0x3c>
 800b0e0:	4630      	mov	r0, r6
 800b0e2:	f000 fc99 	bl	800ba18 <_sbrk_r>
 800b0e6:	6020      	str	r0, [r4, #0]
 800b0e8:	4629      	mov	r1, r5
 800b0ea:	4630      	mov	r0, r6
 800b0ec:	f000 fc94 	bl	800ba18 <_sbrk_r>
 800b0f0:	1c43      	adds	r3, r0, #1
 800b0f2:	d124      	bne.n	800b13e <_malloc_r+0x92>
 800b0f4:	230c      	movs	r3, #12
 800b0f6:	6033      	str	r3, [r6, #0]
 800b0f8:	4630      	mov	r0, r6
 800b0fa:	f001 fb1b 	bl	800c734 <__malloc_unlock>
 800b0fe:	e7e4      	b.n	800b0ca <_malloc_r+0x1e>
 800b100:	680b      	ldr	r3, [r1, #0]
 800b102:	1b5b      	subs	r3, r3, r5
 800b104:	d418      	bmi.n	800b138 <_malloc_r+0x8c>
 800b106:	2b0b      	cmp	r3, #11
 800b108:	d90f      	bls.n	800b12a <_malloc_r+0x7e>
 800b10a:	600b      	str	r3, [r1, #0]
 800b10c:	50cd      	str	r5, [r1, r3]
 800b10e:	18cc      	adds	r4, r1, r3
 800b110:	4630      	mov	r0, r6
 800b112:	f001 fb0f 	bl	800c734 <__malloc_unlock>
 800b116:	f104 000b 	add.w	r0, r4, #11
 800b11a:	1d23      	adds	r3, r4, #4
 800b11c:	f020 0007 	bic.w	r0, r0, #7
 800b120:	1ac3      	subs	r3, r0, r3
 800b122:	d0d3      	beq.n	800b0cc <_malloc_r+0x20>
 800b124:	425a      	negs	r2, r3
 800b126:	50e2      	str	r2, [r4, r3]
 800b128:	e7d0      	b.n	800b0cc <_malloc_r+0x20>
 800b12a:	428c      	cmp	r4, r1
 800b12c:	684b      	ldr	r3, [r1, #4]
 800b12e:	bf16      	itet	ne
 800b130:	6063      	strne	r3, [r4, #4]
 800b132:	6013      	streq	r3, [r2, #0]
 800b134:	460c      	movne	r4, r1
 800b136:	e7eb      	b.n	800b110 <_malloc_r+0x64>
 800b138:	460c      	mov	r4, r1
 800b13a:	6849      	ldr	r1, [r1, #4]
 800b13c:	e7cc      	b.n	800b0d8 <_malloc_r+0x2c>
 800b13e:	1cc4      	adds	r4, r0, #3
 800b140:	f024 0403 	bic.w	r4, r4, #3
 800b144:	42a0      	cmp	r0, r4
 800b146:	d005      	beq.n	800b154 <_malloc_r+0xa8>
 800b148:	1a21      	subs	r1, r4, r0
 800b14a:	4630      	mov	r0, r6
 800b14c:	f000 fc64 	bl	800ba18 <_sbrk_r>
 800b150:	3001      	adds	r0, #1
 800b152:	d0cf      	beq.n	800b0f4 <_malloc_r+0x48>
 800b154:	6025      	str	r5, [r4, #0]
 800b156:	e7db      	b.n	800b110 <_malloc_r+0x64>
 800b158:	200003ac 	.word	0x200003ac
 800b15c:	200003b0 	.word	0x200003b0

0800b160 <__cvt>:
 800b160:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b164:	ec55 4b10 	vmov	r4, r5, d0
 800b168:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800b16a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800b16e:	2d00      	cmp	r5, #0
 800b170:	460e      	mov	r6, r1
 800b172:	4691      	mov	r9, r2
 800b174:	4619      	mov	r1, r3
 800b176:	bfb8      	it	lt
 800b178:	4622      	movlt	r2, r4
 800b17a:	462b      	mov	r3, r5
 800b17c:	f027 0720 	bic.w	r7, r7, #32
 800b180:	bfbb      	ittet	lt
 800b182:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800b186:	461d      	movlt	r5, r3
 800b188:	2300      	movge	r3, #0
 800b18a:	232d      	movlt	r3, #45	; 0x2d
 800b18c:	bfb8      	it	lt
 800b18e:	4614      	movlt	r4, r2
 800b190:	2f46      	cmp	r7, #70	; 0x46
 800b192:	700b      	strb	r3, [r1, #0]
 800b194:	d004      	beq.n	800b1a0 <__cvt+0x40>
 800b196:	2f45      	cmp	r7, #69	; 0x45
 800b198:	d100      	bne.n	800b19c <__cvt+0x3c>
 800b19a:	3601      	adds	r6, #1
 800b19c:	2102      	movs	r1, #2
 800b19e:	e000      	b.n	800b1a2 <__cvt+0x42>
 800b1a0:	2103      	movs	r1, #3
 800b1a2:	ab03      	add	r3, sp, #12
 800b1a4:	9301      	str	r3, [sp, #4]
 800b1a6:	ab02      	add	r3, sp, #8
 800b1a8:	9300      	str	r3, [sp, #0]
 800b1aa:	4632      	mov	r2, r6
 800b1ac:	4653      	mov	r3, sl
 800b1ae:	ec45 4b10 	vmov	d0, r4, r5
 800b1b2:	f000 fced 	bl	800bb90 <_dtoa_r>
 800b1b6:	2f47      	cmp	r7, #71	; 0x47
 800b1b8:	4680      	mov	r8, r0
 800b1ba:	d102      	bne.n	800b1c2 <__cvt+0x62>
 800b1bc:	f019 0f01 	tst.w	r9, #1
 800b1c0:	d026      	beq.n	800b210 <__cvt+0xb0>
 800b1c2:	2f46      	cmp	r7, #70	; 0x46
 800b1c4:	eb08 0906 	add.w	r9, r8, r6
 800b1c8:	d111      	bne.n	800b1ee <__cvt+0x8e>
 800b1ca:	f898 3000 	ldrb.w	r3, [r8]
 800b1ce:	2b30      	cmp	r3, #48	; 0x30
 800b1d0:	d10a      	bne.n	800b1e8 <__cvt+0x88>
 800b1d2:	2200      	movs	r2, #0
 800b1d4:	2300      	movs	r3, #0
 800b1d6:	4620      	mov	r0, r4
 800b1d8:	4629      	mov	r1, r5
 800b1da:	f7f5 fc75 	bl	8000ac8 <__aeabi_dcmpeq>
 800b1de:	b918      	cbnz	r0, 800b1e8 <__cvt+0x88>
 800b1e0:	f1c6 0601 	rsb	r6, r6, #1
 800b1e4:	f8ca 6000 	str.w	r6, [sl]
 800b1e8:	f8da 3000 	ldr.w	r3, [sl]
 800b1ec:	4499      	add	r9, r3
 800b1ee:	2200      	movs	r2, #0
 800b1f0:	2300      	movs	r3, #0
 800b1f2:	4620      	mov	r0, r4
 800b1f4:	4629      	mov	r1, r5
 800b1f6:	f7f5 fc67 	bl	8000ac8 <__aeabi_dcmpeq>
 800b1fa:	b938      	cbnz	r0, 800b20c <__cvt+0xac>
 800b1fc:	2230      	movs	r2, #48	; 0x30
 800b1fe:	9b03      	ldr	r3, [sp, #12]
 800b200:	454b      	cmp	r3, r9
 800b202:	d205      	bcs.n	800b210 <__cvt+0xb0>
 800b204:	1c59      	adds	r1, r3, #1
 800b206:	9103      	str	r1, [sp, #12]
 800b208:	701a      	strb	r2, [r3, #0]
 800b20a:	e7f8      	b.n	800b1fe <__cvt+0x9e>
 800b20c:	f8cd 900c 	str.w	r9, [sp, #12]
 800b210:	9b03      	ldr	r3, [sp, #12]
 800b212:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b214:	eba3 0308 	sub.w	r3, r3, r8
 800b218:	4640      	mov	r0, r8
 800b21a:	6013      	str	r3, [r2, #0]
 800b21c:	b004      	add	sp, #16
 800b21e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800b222 <__exponent>:
 800b222:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b224:	2900      	cmp	r1, #0
 800b226:	4604      	mov	r4, r0
 800b228:	bfba      	itte	lt
 800b22a:	4249      	neglt	r1, r1
 800b22c:	232d      	movlt	r3, #45	; 0x2d
 800b22e:	232b      	movge	r3, #43	; 0x2b
 800b230:	2909      	cmp	r1, #9
 800b232:	f804 2b02 	strb.w	r2, [r4], #2
 800b236:	7043      	strb	r3, [r0, #1]
 800b238:	dd20      	ble.n	800b27c <__exponent+0x5a>
 800b23a:	f10d 0307 	add.w	r3, sp, #7
 800b23e:	461f      	mov	r7, r3
 800b240:	260a      	movs	r6, #10
 800b242:	fb91 f5f6 	sdiv	r5, r1, r6
 800b246:	fb06 1115 	mls	r1, r6, r5, r1
 800b24a:	3130      	adds	r1, #48	; 0x30
 800b24c:	2d09      	cmp	r5, #9
 800b24e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b252:	f103 32ff 	add.w	r2, r3, #4294967295
 800b256:	4629      	mov	r1, r5
 800b258:	dc09      	bgt.n	800b26e <__exponent+0x4c>
 800b25a:	3130      	adds	r1, #48	; 0x30
 800b25c:	3b02      	subs	r3, #2
 800b25e:	f802 1c01 	strb.w	r1, [r2, #-1]
 800b262:	42bb      	cmp	r3, r7
 800b264:	4622      	mov	r2, r4
 800b266:	d304      	bcc.n	800b272 <__exponent+0x50>
 800b268:	1a10      	subs	r0, r2, r0
 800b26a:	b003      	add	sp, #12
 800b26c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b26e:	4613      	mov	r3, r2
 800b270:	e7e7      	b.n	800b242 <__exponent+0x20>
 800b272:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b276:	f804 2b01 	strb.w	r2, [r4], #1
 800b27a:	e7f2      	b.n	800b262 <__exponent+0x40>
 800b27c:	2330      	movs	r3, #48	; 0x30
 800b27e:	4419      	add	r1, r3
 800b280:	7083      	strb	r3, [r0, #2]
 800b282:	1d02      	adds	r2, r0, #4
 800b284:	70c1      	strb	r1, [r0, #3]
 800b286:	e7ef      	b.n	800b268 <__exponent+0x46>

0800b288 <_printf_float>:
 800b288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b28c:	b08d      	sub	sp, #52	; 0x34
 800b28e:	460c      	mov	r4, r1
 800b290:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800b294:	4616      	mov	r6, r2
 800b296:	461f      	mov	r7, r3
 800b298:	4605      	mov	r5, r0
 800b29a:	f001 fa31 	bl	800c700 <_localeconv_r>
 800b29e:	6803      	ldr	r3, [r0, #0]
 800b2a0:	9304      	str	r3, [sp, #16]
 800b2a2:	4618      	mov	r0, r3
 800b2a4:	f7f4 ff94 	bl	80001d0 <strlen>
 800b2a8:	2300      	movs	r3, #0
 800b2aa:	930a      	str	r3, [sp, #40]	; 0x28
 800b2ac:	f8d8 3000 	ldr.w	r3, [r8]
 800b2b0:	9005      	str	r0, [sp, #20]
 800b2b2:	3307      	adds	r3, #7
 800b2b4:	f023 0307 	bic.w	r3, r3, #7
 800b2b8:	f103 0208 	add.w	r2, r3, #8
 800b2bc:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b2c0:	f8d4 b000 	ldr.w	fp, [r4]
 800b2c4:	f8c8 2000 	str.w	r2, [r8]
 800b2c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2cc:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800b2d0:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800b2d4:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b2d8:	9307      	str	r3, [sp, #28]
 800b2da:	f8cd 8018 	str.w	r8, [sp, #24]
 800b2de:	f04f 32ff 	mov.w	r2, #4294967295
 800b2e2:	4ba7      	ldr	r3, [pc, #668]	; (800b580 <_printf_float+0x2f8>)
 800b2e4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b2e8:	f7f5 fc20 	bl	8000b2c <__aeabi_dcmpun>
 800b2ec:	bb70      	cbnz	r0, 800b34c <_printf_float+0xc4>
 800b2ee:	f04f 32ff 	mov.w	r2, #4294967295
 800b2f2:	4ba3      	ldr	r3, [pc, #652]	; (800b580 <_printf_float+0x2f8>)
 800b2f4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b2f8:	f7f5 fbfa 	bl	8000af0 <__aeabi_dcmple>
 800b2fc:	bb30      	cbnz	r0, 800b34c <_printf_float+0xc4>
 800b2fe:	2200      	movs	r2, #0
 800b300:	2300      	movs	r3, #0
 800b302:	4640      	mov	r0, r8
 800b304:	4649      	mov	r1, r9
 800b306:	f7f5 fbe9 	bl	8000adc <__aeabi_dcmplt>
 800b30a:	b110      	cbz	r0, 800b312 <_printf_float+0x8a>
 800b30c:	232d      	movs	r3, #45	; 0x2d
 800b30e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b312:	4a9c      	ldr	r2, [pc, #624]	; (800b584 <_printf_float+0x2fc>)
 800b314:	4b9c      	ldr	r3, [pc, #624]	; (800b588 <_printf_float+0x300>)
 800b316:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800b31a:	bf8c      	ite	hi
 800b31c:	4690      	movhi	r8, r2
 800b31e:	4698      	movls	r8, r3
 800b320:	2303      	movs	r3, #3
 800b322:	f02b 0204 	bic.w	r2, fp, #4
 800b326:	6123      	str	r3, [r4, #16]
 800b328:	6022      	str	r2, [r4, #0]
 800b32a:	f04f 0900 	mov.w	r9, #0
 800b32e:	9700      	str	r7, [sp, #0]
 800b330:	4633      	mov	r3, r6
 800b332:	aa0b      	add	r2, sp, #44	; 0x2c
 800b334:	4621      	mov	r1, r4
 800b336:	4628      	mov	r0, r5
 800b338:	f000 f9e6 	bl	800b708 <_printf_common>
 800b33c:	3001      	adds	r0, #1
 800b33e:	f040 808d 	bne.w	800b45c <_printf_float+0x1d4>
 800b342:	f04f 30ff 	mov.w	r0, #4294967295
 800b346:	b00d      	add	sp, #52	; 0x34
 800b348:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b34c:	4642      	mov	r2, r8
 800b34e:	464b      	mov	r3, r9
 800b350:	4640      	mov	r0, r8
 800b352:	4649      	mov	r1, r9
 800b354:	f7f5 fbea 	bl	8000b2c <__aeabi_dcmpun>
 800b358:	b110      	cbz	r0, 800b360 <_printf_float+0xd8>
 800b35a:	4a8c      	ldr	r2, [pc, #560]	; (800b58c <_printf_float+0x304>)
 800b35c:	4b8c      	ldr	r3, [pc, #560]	; (800b590 <_printf_float+0x308>)
 800b35e:	e7da      	b.n	800b316 <_printf_float+0x8e>
 800b360:	6861      	ldr	r1, [r4, #4]
 800b362:	1c4b      	adds	r3, r1, #1
 800b364:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800b368:	a80a      	add	r0, sp, #40	; 0x28
 800b36a:	d13e      	bne.n	800b3ea <_printf_float+0x162>
 800b36c:	2306      	movs	r3, #6
 800b36e:	6063      	str	r3, [r4, #4]
 800b370:	2300      	movs	r3, #0
 800b372:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800b376:	ab09      	add	r3, sp, #36	; 0x24
 800b378:	9300      	str	r3, [sp, #0]
 800b37a:	ec49 8b10 	vmov	d0, r8, r9
 800b37e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b382:	6022      	str	r2, [r4, #0]
 800b384:	f8cd a004 	str.w	sl, [sp, #4]
 800b388:	6861      	ldr	r1, [r4, #4]
 800b38a:	4628      	mov	r0, r5
 800b38c:	f7ff fee8 	bl	800b160 <__cvt>
 800b390:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800b394:	2b47      	cmp	r3, #71	; 0x47
 800b396:	4680      	mov	r8, r0
 800b398:	d109      	bne.n	800b3ae <_printf_float+0x126>
 800b39a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b39c:	1cd8      	adds	r0, r3, #3
 800b39e:	db02      	blt.n	800b3a6 <_printf_float+0x11e>
 800b3a0:	6862      	ldr	r2, [r4, #4]
 800b3a2:	4293      	cmp	r3, r2
 800b3a4:	dd47      	ble.n	800b436 <_printf_float+0x1ae>
 800b3a6:	f1aa 0a02 	sub.w	sl, sl, #2
 800b3aa:	fa5f fa8a 	uxtb.w	sl, sl
 800b3ae:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800b3b2:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b3b4:	d824      	bhi.n	800b400 <_printf_float+0x178>
 800b3b6:	3901      	subs	r1, #1
 800b3b8:	4652      	mov	r2, sl
 800b3ba:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b3be:	9109      	str	r1, [sp, #36]	; 0x24
 800b3c0:	f7ff ff2f 	bl	800b222 <__exponent>
 800b3c4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b3c6:	1813      	adds	r3, r2, r0
 800b3c8:	2a01      	cmp	r2, #1
 800b3ca:	4681      	mov	r9, r0
 800b3cc:	6123      	str	r3, [r4, #16]
 800b3ce:	dc02      	bgt.n	800b3d6 <_printf_float+0x14e>
 800b3d0:	6822      	ldr	r2, [r4, #0]
 800b3d2:	07d1      	lsls	r1, r2, #31
 800b3d4:	d501      	bpl.n	800b3da <_printf_float+0x152>
 800b3d6:	3301      	adds	r3, #1
 800b3d8:	6123      	str	r3, [r4, #16]
 800b3da:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	d0a5      	beq.n	800b32e <_printf_float+0xa6>
 800b3e2:	232d      	movs	r3, #45	; 0x2d
 800b3e4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b3e8:	e7a1      	b.n	800b32e <_printf_float+0xa6>
 800b3ea:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800b3ee:	f000 8177 	beq.w	800b6e0 <_printf_float+0x458>
 800b3f2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800b3f6:	d1bb      	bne.n	800b370 <_printf_float+0xe8>
 800b3f8:	2900      	cmp	r1, #0
 800b3fa:	d1b9      	bne.n	800b370 <_printf_float+0xe8>
 800b3fc:	2301      	movs	r3, #1
 800b3fe:	e7b6      	b.n	800b36e <_printf_float+0xe6>
 800b400:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800b404:	d119      	bne.n	800b43a <_printf_float+0x1b2>
 800b406:	2900      	cmp	r1, #0
 800b408:	6863      	ldr	r3, [r4, #4]
 800b40a:	dd0c      	ble.n	800b426 <_printf_float+0x19e>
 800b40c:	6121      	str	r1, [r4, #16]
 800b40e:	b913      	cbnz	r3, 800b416 <_printf_float+0x18e>
 800b410:	6822      	ldr	r2, [r4, #0]
 800b412:	07d2      	lsls	r2, r2, #31
 800b414:	d502      	bpl.n	800b41c <_printf_float+0x194>
 800b416:	3301      	adds	r3, #1
 800b418:	440b      	add	r3, r1
 800b41a:	6123      	str	r3, [r4, #16]
 800b41c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b41e:	65a3      	str	r3, [r4, #88]	; 0x58
 800b420:	f04f 0900 	mov.w	r9, #0
 800b424:	e7d9      	b.n	800b3da <_printf_float+0x152>
 800b426:	b913      	cbnz	r3, 800b42e <_printf_float+0x1a6>
 800b428:	6822      	ldr	r2, [r4, #0]
 800b42a:	07d0      	lsls	r0, r2, #31
 800b42c:	d501      	bpl.n	800b432 <_printf_float+0x1aa>
 800b42e:	3302      	adds	r3, #2
 800b430:	e7f3      	b.n	800b41a <_printf_float+0x192>
 800b432:	2301      	movs	r3, #1
 800b434:	e7f1      	b.n	800b41a <_printf_float+0x192>
 800b436:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800b43a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800b43e:	4293      	cmp	r3, r2
 800b440:	db05      	blt.n	800b44e <_printf_float+0x1c6>
 800b442:	6822      	ldr	r2, [r4, #0]
 800b444:	6123      	str	r3, [r4, #16]
 800b446:	07d1      	lsls	r1, r2, #31
 800b448:	d5e8      	bpl.n	800b41c <_printf_float+0x194>
 800b44a:	3301      	adds	r3, #1
 800b44c:	e7e5      	b.n	800b41a <_printf_float+0x192>
 800b44e:	2b00      	cmp	r3, #0
 800b450:	bfd4      	ite	le
 800b452:	f1c3 0302 	rsble	r3, r3, #2
 800b456:	2301      	movgt	r3, #1
 800b458:	4413      	add	r3, r2
 800b45a:	e7de      	b.n	800b41a <_printf_float+0x192>
 800b45c:	6823      	ldr	r3, [r4, #0]
 800b45e:	055a      	lsls	r2, r3, #21
 800b460:	d407      	bmi.n	800b472 <_printf_float+0x1ea>
 800b462:	6923      	ldr	r3, [r4, #16]
 800b464:	4642      	mov	r2, r8
 800b466:	4631      	mov	r1, r6
 800b468:	4628      	mov	r0, r5
 800b46a:	47b8      	blx	r7
 800b46c:	3001      	adds	r0, #1
 800b46e:	d12b      	bne.n	800b4c8 <_printf_float+0x240>
 800b470:	e767      	b.n	800b342 <_printf_float+0xba>
 800b472:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800b476:	f240 80dc 	bls.w	800b632 <_printf_float+0x3aa>
 800b47a:	2200      	movs	r2, #0
 800b47c:	2300      	movs	r3, #0
 800b47e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b482:	f7f5 fb21 	bl	8000ac8 <__aeabi_dcmpeq>
 800b486:	2800      	cmp	r0, #0
 800b488:	d033      	beq.n	800b4f2 <_printf_float+0x26a>
 800b48a:	2301      	movs	r3, #1
 800b48c:	4a41      	ldr	r2, [pc, #260]	; (800b594 <_printf_float+0x30c>)
 800b48e:	4631      	mov	r1, r6
 800b490:	4628      	mov	r0, r5
 800b492:	47b8      	blx	r7
 800b494:	3001      	adds	r0, #1
 800b496:	f43f af54 	beq.w	800b342 <_printf_float+0xba>
 800b49a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b49e:	429a      	cmp	r2, r3
 800b4a0:	db02      	blt.n	800b4a8 <_printf_float+0x220>
 800b4a2:	6823      	ldr	r3, [r4, #0]
 800b4a4:	07d8      	lsls	r0, r3, #31
 800b4a6:	d50f      	bpl.n	800b4c8 <_printf_float+0x240>
 800b4a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b4ac:	4631      	mov	r1, r6
 800b4ae:	4628      	mov	r0, r5
 800b4b0:	47b8      	blx	r7
 800b4b2:	3001      	adds	r0, #1
 800b4b4:	f43f af45 	beq.w	800b342 <_printf_float+0xba>
 800b4b8:	f04f 0800 	mov.w	r8, #0
 800b4bc:	f104 091a 	add.w	r9, r4, #26
 800b4c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b4c2:	3b01      	subs	r3, #1
 800b4c4:	4543      	cmp	r3, r8
 800b4c6:	dc09      	bgt.n	800b4dc <_printf_float+0x254>
 800b4c8:	6823      	ldr	r3, [r4, #0]
 800b4ca:	079b      	lsls	r3, r3, #30
 800b4cc:	f100 8103 	bmi.w	800b6d6 <_printf_float+0x44e>
 800b4d0:	68e0      	ldr	r0, [r4, #12]
 800b4d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b4d4:	4298      	cmp	r0, r3
 800b4d6:	bfb8      	it	lt
 800b4d8:	4618      	movlt	r0, r3
 800b4da:	e734      	b.n	800b346 <_printf_float+0xbe>
 800b4dc:	2301      	movs	r3, #1
 800b4de:	464a      	mov	r2, r9
 800b4e0:	4631      	mov	r1, r6
 800b4e2:	4628      	mov	r0, r5
 800b4e4:	47b8      	blx	r7
 800b4e6:	3001      	adds	r0, #1
 800b4e8:	f43f af2b 	beq.w	800b342 <_printf_float+0xba>
 800b4ec:	f108 0801 	add.w	r8, r8, #1
 800b4f0:	e7e6      	b.n	800b4c0 <_printf_float+0x238>
 800b4f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	dc2b      	bgt.n	800b550 <_printf_float+0x2c8>
 800b4f8:	2301      	movs	r3, #1
 800b4fa:	4a26      	ldr	r2, [pc, #152]	; (800b594 <_printf_float+0x30c>)
 800b4fc:	4631      	mov	r1, r6
 800b4fe:	4628      	mov	r0, r5
 800b500:	47b8      	blx	r7
 800b502:	3001      	adds	r0, #1
 800b504:	f43f af1d 	beq.w	800b342 <_printf_float+0xba>
 800b508:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b50a:	b923      	cbnz	r3, 800b516 <_printf_float+0x28e>
 800b50c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b50e:	b913      	cbnz	r3, 800b516 <_printf_float+0x28e>
 800b510:	6823      	ldr	r3, [r4, #0]
 800b512:	07d9      	lsls	r1, r3, #31
 800b514:	d5d8      	bpl.n	800b4c8 <_printf_float+0x240>
 800b516:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b51a:	4631      	mov	r1, r6
 800b51c:	4628      	mov	r0, r5
 800b51e:	47b8      	blx	r7
 800b520:	3001      	adds	r0, #1
 800b522:	f43f af0e 	beq.w	800b342 <_printf_float+0xba>
 800b526:	f04f 0900 	mov.w	r9, #0
 800b52a:	f104 0a1a 	add.w	sl, r4, #26
 800b52e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b530:	425b      	negs	r3, r3
 800b532:	454b      	cmp	r3, r9
 800b534:	dc01      	bgt.n	800b53a <_printf_float+0x2b2>
 800b536:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b538:	e794      	b.n	800b464 <_printf_float+0x1dc>
 800b53a:	2301      	movs	r3, #1
 800b53c:	4652      	mov	r2, sl
 800b53e:	4631      	mov	r1, r6
 800b540:	4628      	mov	r0, r5
 800b542:	47b8      	blx	r7
 800b544:	3001      	adds	r0, #1
 800b546:	f43f aefc 	beq.w	800b342 <_printf_float+0xba>
 800b54a:	f109 0901 	add.w	r9, r9, #1
 800b54e:	e7ee      	b.n	800b52e <_printf_float+0x2a6>
 800b550:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b552:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b554:	429a      	cmp	r2, r3
 800b556:	bfa8      	it	ge
 800b558:	461a      	movge	r2, r3
 800b55a:	2a00      	cmp	r2, #0
 800b55c:	4691      	mov	r9, r2
 800b55e:	dd07      	ble.n	800b570 <_printf_float+0x2e8>
 800b560:	4613      	mov	r3, r2
 800b562:	4631      	mov	r1, r6
 800b564:	4642      	mov	r2, r8
 800b566:	4628      	mov	r0, r5
 800b568:	47b8      	blx	r7
 800b56a:	3001      	adds	r0, #1
 800b56c:	f43f aee9 	beq.w	800b342 <_printf_float+0xba>
 800b570:	f104 031a 	add.w	r3, r4, #26
 800b574:	f04f 0b00 	mov.w	fp, #0
 800b578:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b57c:	9306      	str	r3, [sp, #24]
 800b57e:	e015      	b.n	800b5ac <_printf_float+0x324>
 800b580:	7fefffff 	.word	0x7fefffff
 800b584:	0800d438 	.word	0x0800d438
 800b588:	0800d434 	.word	0x0800d434
 800b58c:	0800d440 	.word	0x0800d440
 800b590:	0800d43c 	.word	0x0800d43c
 800b594:	0800d444 	.word	0x0800d444
 800b598:	2301      	movs	r3, #1
 800b59a:	9a06      	ldr	r2, [sp, #24]
 800b59c:	4631      	mov	r1, r6
 800b59e:	4628      	mov	r0, r5
 800b5a0:	47b8      	blx	r7
 800b5a2:	3001      	adds	r0, #1
 800b5a4:	f43f aecd 	beq.w	800b342 <_printf_float+0xba>
 800b5a8:	f10b 0b01 	add.w	fp, fp, #1
 800b5ac:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800b5b0:	ebaa 0309 	sub.w	r3, sl, r9
 800b5b4:	455b      	cmp	r3, fp
 800b5b6:	dcef      	bgt.n	800b598 <_printf_float+0x310>
 800b5b8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b5bc:	429a      	cmp	r2, r3
 800b5be:	44d0      	add	r8, sl
 800b5c0:	db15      	blt.n	800b5ee <_printf_float+0x366>
 800b5c2:	6823      	ldr	r3, [r4, #0]
 800b5c4:	07da      	lsls	r2, r3, #31
 800b5c6:	d412      	bmi.n	800b5ee <_printf_float+0x366>
 800b5c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b5ca:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b5cc:	eba3 020a 	sub.w	r2, r3, sl
 800b5d0:	eba3 0a01 	sub.w	sl, r3, r1
 800b5d4:	4592      	cmp	sl, r2
 800b5d6:	bfa8      	it	ge
 800b5d8:	4692      	movge	sl, r2
 800b5da:	f1ba 0f00 	cmp.w	sl, #0
 800b5de:	dc0e      	bgt.n	800b5fe <_printf_float+0x376>
 800b5e0:	f04f 0800 	mov.w	r8, #0
 800b5e4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b5e8:	f104 091a 	add.w	r9, r4, #26
 800b5ec:	e019      	b.n	800b622 <_printf_float+0x39a>
 800b5ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b5f2:	4631      	mov	r1, r6
 800b5f4:	4628      	mov	r0, r5
 800b5f6:	47b8      	blx	r7
 800b5f8:	3001      	adds	r0, #1
 800b5fa:	d1e5      	bne.n	800b5c8 <_printf_float+0x340>
 800b5fc:	e6a1      	b.n	800b342 <_printf_float+0xba>
 800b5fe:	4653      	mov	r3, sl
 800b600:	4642      	mov	r2, r8
 800b602:	4631      	mov	r1, r6
 800b604:	4628      	mov	r0, r5
 800b606:	47b8      	blx	r7
 800b608:	3001      	adds	r0, #1
 800b60a:	d1e9      	bne.n	800b5e0 <_printf_float+0x358>
 800b60c:	e699      	b.n	800b342 <_printf_float+0xba>
 800b60e:	2301      	movs	r3, #1
 800b610:	464a      	mov	r2, r9
 800b612:	4631      	mov	r1, r6
 800b614:	4628      	mov	r0, r5
 800b616:	47b8      	blx	r7
 800b618:	3001      	adds	r0, #1
 800b61a:	f43f ae92 	beq.w	800b342 <_printf_float+0xba>
 800b61e:	f108 0801 	add.w	r8, r8, #1
 800b622:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b626:	1a9b      	subs	r3, r3, r2
 800b628:	eba3 030a 	sub.w	r3, r3, sl
 800b62c:	4543      	cmp	r3, r8
 800b62e:	dcee      	bgt.n	800b60e <_printf_float+0x386>
 800b630:	e74a      	b.n	800b4c8 <_printf_float+0x240>
 800b632:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b634:	2a01      	cmp	r2, #1
 800b636:	dc01      	bgt.n	800b63c <_printf_float+0x3b4>
 800b638:	07db      	lsls	r3, r3, #31
 800b63a:	d53a      	bpl.n	800b6b2 <_printf_float+0x42a>
 800b63c:	2301      	movs	r3, #1
 800b63e:	4642      	mov	r2, r8
 800b640:	4631      	mov	r1, r6
 800b642:	4628      	mov	r0, r5
 800b644:	47b8      	blx	r7
 800b646:	3001      	adds	r0, #1
 800b648:	f43f ae7b 	beq.w	800b342 <_printf_float+0xba>
 800b64c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b650:	4631      	mov	r1, r6
 800b652:	4628      	mov	r0, r5
 800b654:	47b8      	blx	r7
 800b656:	3001      	adds	r0, #1
 800b658:	f108 0801 	add.w	r8, r8, #1
 800b65c:	f43f ae71 	beq.w	800b342 <_printf_float+0xba>
 800b660:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b662:	2200      	movs	r2, #0
 800b664:	f103 3aff 	add.w	sl, r3, #4294967295
 800b668:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b66c:	2300      	movs	r3, #0
 800b66e:	f7f5 fa2b 	bl	8000ac8 <__aeabi_dcmpeq>
 800b672:	b9c8      	cbnz	r0, 800b6a8 <_printf_float+0x420>
 800b674:	4653      	mov	r3, sl
 800b676:	4642      	mov	r2, r8
 800b678:	4631      	mov	r1, r6
 800b67a:	4628      	mov	r0, r5
 800b67c:	47b8      	blx	r7
 800b67e:	3001      	adds	r0, #1
 800b680:	d10e      	bne.n	800b6a0 <_printf_float+0x418>
 800b682:	e65e      	b.n	800b342 <_printf_float+0xba>
 800b684:	2301      	movs	r3, #1
 800b686:	4652      	mov	r2, sl
 800b688:	4631      	mov	r1, r6
 800b68a:	4628      	mov	r0, r5
 800b68c:	47b8      	blx	r7
 800b68e:	3001      	adds	r0, #1
 800b690:	f43f ae57 	beq.w	800b342 <_printf_float+0xba>
 800b694:	f108 0801 	add.w	r8, r8, #1
 800b698:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b69a:	3b01      	subs	r3, #1
 800b69c:	4543      	cmp	r3, r8
 800b69e:	dcf1      	bgt.n	800b684 <_printf_float+0x3fc>
 800b6a0:	464b      	mov	r3, r9
 800b6a2:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b6a6:	e6de      	b.n	800b466 <_printf_float+0x1de>
 800b6a8:	f04f 0800 	mov.w	r8, #0
 800b6ac:	f104 0a1a 	add.w	sl, r4, #26
 800b6b0:	e7f2      	b.n	800b698 <_printf_float+0x410>
 800b6b2:	2301      	movs	r3, #1
 800b6b4:	e7df      	b.n	800b676 <_printf_float+0x3ee>
 800b6b6:	2301      	movs	r3, #1
 800b6b8:	464a      	mov	r2, r9
 800b6ba:	4631      	mov	r1, r6
 800b6bc:	4628      	mov	r0, r5
 800b6be:	47b8      	blx	r7
 800b6c0:	3001      	adds	r0, #1
 800b6c2:	f43f ae3e 	beq.w	800b342 <_printf_float+0xba>
 800b6c6:	f108 0801 	add.w	r8, r8, #1
 800b6ca:	68e3      	ldr	r3, [r4, #12]
 800b6cc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b6ce:	1a9b      	subs	r3, r3, r2
 800b6d0:	4543      	cmp	r3, r8
 800b6d2:	dcf0      	bgt.n	800b6b6 <_printf_float+0x42e>
 800b6d4:	e6fc      	b.n	800b4d0 <_printf_float+0x248>
 800b6d6:	f04f 0800 	mov.w	r8, #0
 800b6da:	f104 0919 	add.w	r9, r4, #25
 800b6de:	e7f4      	b.n	800b6ca <_printf_float+0x442>
 800b6e0:	2900      	cmp	r1, #0
 800b6e2:	f43f ae8b 	beq.w	800b3fc <_printf_float+0x174>
 800b6e6:	2300      	movs	r3, #0
 800b6e8:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800b6ec:	ab09      	add	r3, sp, #36	; 0x24
 800b6ee:	9300      	str	r3, [sp, #0]
 800b6f0:	ec49 8b10 	vmov	d0, r8, r9
 800b6f4:	6022      	str	r2, [r4, #0]
 800b6f6:	f8cd a004 	str.w	sl, [sp, #4]
 800b6fa:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b6fe:	4628      	mov	r0, r5
 800b700:	f7ff fd2e 	bl	800b160 <__cvt>
 800b704:	4680      	mov	r8, r0
 800b706:	e648      	b.n	800b39a <_printf_float+0x112>

0800b708 <_printf_common>:
 800b708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b70c:	4691      	mov	r9, r2
 800b70e:	461f      	mov	r7, r3
 800b710:	688a      	ldr	r2, [r1, #8]
 800b712:	690b      	ldr	r3, [r1, #16]
 800b714:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b718:	4293      	cmp	r3, r2
 800b71a:	bfb8      	it	lt
 800b71c:	4613      	movlt	r3, r2
 800b71e:	f8c9 3000 	str.w	r3, [r9]
 800b722:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b726:	4606      	mov	r6, r0
 800b728:	460c      	mov	r4, r1
 800b72a:	b112      	cbz	r2, 800b732 <_printf_common+0x2a>
 800b72c:	3301      	adds	r3, #1
 800b72e:	f8c9 3000 	str.w	r3, [r9]
 800b732:	6823      	ldr	r3, [r4, #0]
 800b734:	0699      	lsls	r1, r3, #26
 800b736:	bf42      	ittt	mi
 800b738:	f8d9 3000 	ldrmi.w	r3, [r9]
 800b73c:	3302      	addmi	r3, #2
 800b73e:	f8c9 3000 	strmi.w	r3, [r9]
 800b742:	6825      	ldr	r5, [r4, #0]
 800b744:	f015 0506 	ands.w	r5, r5, #6
 800b748:	d107      	bne.n	800b75a <_printf_common+0x52>
 800b74a:	f104 0a19 	add.w	sl, r4, #25
 800b74e:	68e3      	ldr	r3, [r4, #12]
 800b750:	f8d9 2000 	ldr.w	r2, [r9]
 800b754:	1a9b      	subs	r3, r3, r2
 800b756:	42ab      	cmp	r3, r5
 800b758:	dc28      	bgt.n	800b7ac <_printf_common+0xa4>
 800b75a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800b75e:	6822      	ldr	r2, [r4, #0]
 800b760:	3300      	adds	r3, #0
 800b762:	bf18      	it	ne
 800b764:	2301      	movne	r3, #1
 800b766:	0692      	lsls	r2, r2, #26
 800b768:	d42d      	bmi.n	800b7c6 <_printf_common+0xbe>
 800b76a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b76e:	4639      	mov	r1, r7
 800b770:	4630      	mov	r0, r6
 800b772:	47c0      	blx	r8
 800b774:	3001      	adds	r0, #1
 800b776:	d020      	beq.n	800b7ba <_printf_common+0xb2>
 800b778:	6823      	ldr	r3, [r4, #0]
 800b77a:	68e5      	ldr	r5, [r4, #12]
 800b77c:	f8d9 2000 	ldr.w	r2, [r9]
 800b780:	f003 0306 	and.w	r3, r3, #6
 800b784:	2b04      	cmp	r3, #4
 800b786:	bf08      	it	eq
 800b788:	1aad      	subeq	r5, r5, r2
 800b78a:	68a3      	ldr	r3, [r4, #8]
 800b78c:	6922      	ldr	r2, [r4, #16]
 800b78e:	bf0c      	ite	eq
 800b790:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b794:	2500      	movne	r5, #0
 800b796:	4293      	cmp	r3, r2
 800b798:	bfc4      	itt	gt
 800b79a:	1a9b      	subgt	r3, r3, r2
 800b79c:	18ed      	addgt	r5, r5, r3
 800b79e:	f04f 0900 	mov.w	r9, #0
 800b7a2:	341a      	adds	r4, #26
 800b7a4:	454d      	cmp	r5, r9
 800b7a6:	d11a      	bne.n	800b7de <_printf_common+0xd6>
 800b7a8:	2000      	movs	r0, #0
 800b7aa:	e008      	b.n	800b7be <_printf_common+0xb6>
 800b7ac:	2301      	movs	r3, #1
 800b7ae:	4652      	mov	r2, sl
 800b7b0:	4639      	mov	r1, r7
 800b7b2:	4630      	mov	r0, r6
 800b7b4:	47c0      	blx	r8
 800b7b6:	3001      	adds	r0, #1
 800b7b8:	d103      	bne.n	800b7c2 <_printf_common+0xba>
 800b7ba:	f04f 30ff 	mov.w	r0, #4294967295
 800b7be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b7c2:	3501      	adds	r5, #1
 800b7c4:	e7c3      	b.n	800b74e <_printf_common+0x46>
 800b7c6:	18e1      	adds	r1, r4, r3
 800b7c8:	1c5a      	adds	r2, r3, #1
 800b7ca:	2030      	movs	r0, #48	; 0x30
 800b7cc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b7d0:	4422      	add	r2, r4
 800b7d2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b7d6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b7da:	3302      	adds	r3, #2
 800b7dc:	e7c5      	b.n	800b76a <_printf_common+0x62>
 800b7de:	2301      	movs	r3, #1
 800b7e0:	4622      	mov	r2, r4
 800b7e2:	4639      	mov	r1, r7
 800b7e4:	4630      	mov	r0, r6
 800b7e6:	47c0      	blx	r8
 800b7e8:	3001      	adds	r0, #1
 800b7ea:	d0e6      	beq.n	800b7ba <_printf_common+0xb2>
 800b7ec:	f109 0901 	add.w	r9, r9, #1
 800b7f0:	e7d8      	b.n	800b7a4 <_printf_common+0x9c>
	...

0800b7f4 <_printf_i>:
 800b7f4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b7f8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800b7fc:	460c      	mov	r4, r1
 800b7fe:	7e09      	ldrb	r1, [r1, #24]
 800b800:	b085      	sub	sp, #20
 800b802:	296e      	cmp	r1, #110	; 0x6e
 800b804:	4617      	mov	r7, r2
 800b806:	4606      	mov	r6, r0
 800b808:	4698      	mov	r8, r3
 800b80a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b80c:	f000 80b3 	beq.w	800b976 <_printf_i+0x182>
 800b810:	d822      	bhi.n	800b858 <_printf_i+0x64>
 800b812:	2963      	cmp	r1, #99	; 0x63
 800b814:	d036      	beq.n	800b884 <_printf_i+0x90>
 800b816:	d80a      	bhi.n	800b82e <_printf_i+0x3a>
 800b818:	2900      	cmp	r1, #0
 800b81a:	f000 80b9 	beq.w	800b990 <_printf_i+0x19c>
 800b81e:	2958      	cmp	r1, #88	; 0x58
 800b820:	f000 8083 	beq.w	800b92a <_printf_i+0x136>
 800b824:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b828:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800b82c:	e032      	b.n	800b894 <_printf_i+0xa0>
 800b82e:	2964      	cmp	r1, #100	; 0x64
 800b830:	d001      	beq.n	800b836 <_printf_i+0x42>
 800b832:	2969      	cmp	r1, #105	; 0x69
 800b834:	d1f6      	bne.n	800b824 <_printf_i+0x30>
 800b836:	6820      	ldr	r0, [r4, #0]
 800b838:	6813      	ldr	r3, [r2, #0]
 800b83a:	0605      	lsls	r5, r0, #24
 800b83c:	f103 0104 	add.w	r1, r3, #4
 800b840:	d52a      	bpl.n	800b898 <_printf_i+0xa4>
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	6011      	str	r1, [r2, #0]
 800b846:	2b00      	cmp	r3, #0
 800b848:	da03      	bge.n	800b852 <_printf_i+0x5e>
 800b84a:	222d      	movs	r2, #45	; 0x2d
 800b84c:	425b      	negs	r3, r3
 800b84e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800b852:	486f      	ldr	r0, [pc, #444]	; (800ba10 <_printf_i+0x21c>)
 800b854:	220a      	movs	r2, #10
 800b856:	e039      	b.n	800b8cc <_printf_i+0xd8>
 800b858:	2973      	cmp	r1, #115	; 0x73
 800b85a:	f000 809d 	beq.w	800b998 <_printf_i+0x1a4>
 800b85e:	d808      	bhi.n	800b872 <_printf_i+0x7e>
 800b860:	296f      	cmp	r1, #111	; 0x6f
 800b862:	d020      	beq.n	800b8a6 <_printf_i+0xb2>
 800b864:	2970      	cmp	r1, #112	; 0x70
 800b866:	d1dd      	bne.n	800b824 <_printf_i+0x30>
 800b868:	6823      	ldr	r3, [r4, #0]
 800b86a:	f043 0320 	orr.w	r3, r3, #32
 800b86e:	6023      	str	r3, [r4, #0]
 800b870:	e003      	b.n	800b87a <_printf_i+0x86>
 800b872:	2975      	cmp	r1, #117	; 0x75
 800b874:	d017      	beq.n	800b8a6 <_printf_i+0xb2>
 800b876:	2978      	cmp	r1, #120	; 0x78
 800b878:	d1d4      	bne.n	800b824 <_printf_i+0x30>
 800b87a:	2378      	movs	r3, #120	; 0x78
 800b87c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b880:	4864      	ldr	r0, [pc, #400]	; (800ba14 <_printf_i+0x220>)
 800b882:	e055      	b.n	800b930 <_printf_i+0x13c>
 800b884:	6813      	ldr	r3, [r2, #0]
 800b886:	1d19      	adds	r1, r3, #4
 800b888:	681b      	ldr	r3, [r3, #0]
 800b88a:	6011      	str	r1, [r2, #0]
 800b88c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b890:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b894:	2301      	movs	r3, #1
 800b896:	e08c      	b.n	800b9b2 <_printf_i+0x1be>
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	6011      	str	r1, [r2, #0]
 800b89c:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b8a0:	bf18      	it	ne
 800b8a2:	b21b      	sxthne	r3, r3
 800b8a4:	e7cf      	b.n	800b846 <_printf_i+0x52>
 800b8a6:	6813      	ldr	r3, [r2, #0]
 800b8a8:	6825      	ldr	r5, [r4, #0]
 800b8aa:	1d18      	adds	r0, r3, #4
 800b8ac:	6010      	str	r0, [r2, #0]
 800b8ae:	0628      	lsls	r0, r5, #24
 800b8b0:	d501      	bpl.n	800b8b6 <_printf_i+0xc2>
 800b8b2:	681b      	ldr	r3, [r3, #0]
 800b8b4:	e002      	b.n	800b8bc <_printf_i+0xc8>
 800b8b6:	0668      	lsls	r0, r5, #25
 800b8b8:	d5fb      	bpl.n	800b8b2 <_printf_i+0xbe>
 800b8ba:	881b      	ldrh	r3, [r3, #0]
 800b8bc:	4854      	ldr	r0, [pc, #336]	; (800ba10 <_printf_i+0x21c>)
 800b8be:	296f      	cmp	r1, #111	; 0x6f
 800b8c0:	bf14      	ite	ne
 800b8c2:	220a      	movne	r2, #10
 800b8c4:	2208      	moveq	r2, #8
 800b8c6:	2100      	movs	r1, #0
 800b8c8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b8cc:	6865      	ldr	r5, [r4, #4]
 800b8ce:	60a5      	str	r5, [r4, #8]
 800b8d0:	2d00      	cmp	r5, #0
 800b8d2:	f2c0 8095 	blt.w	800ba00 <_printf_i+0x20c>
 800b8d6:	6821      	ldr	r1, [r4, #0]
 800b8d8:	f021 0104 	bic.w	r1, r1, #4
 800b8dc:	6021      	str	r1, [r4, #0]
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	d13d      	bne.n	800b95e <_printf_i+0x16a>
 800b8e2:	2d00      	cmp	r5, #0
 800b8e4:	f040 808e 	bne.w	800ba04 <_printf_i+0x210>
 800b8e8:	4665      	mov	r5, ip
 800b8ea:	2a08      	cmp	r2, #8
 800b8ec:	d10b      	bne.n	800b906 <_printf_i+0x112>
 800b8ee:	6823      	ldr	r3, [r4, #0]
 800b8f0:	07db      	lsls	r3, r3, #31
 800b8f2:	d508      	bpl.n	800b906 <_printf_i+0x112>
 800b8f4:	6923      	ldr	r3, [r4, #16]
 800b8f6:	6862      	ldr	r2, [r4, #4]
 800b8f8:	429a      	cmp	r2, r3
 800b8fa:	bfde      	ittt	le
 800b8fc:	2330      	movle	r3, #48	; 0x30
 800b8fe:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b902:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b906:	ebac 0305 	sub.w	r3, ip, r5
 800b90a:	6123      	str	r3, [r4, #16]
 800b90c:	f8cd 8000 	str.w	r8, [sp]
 800b910:	463b      	mov	r3, r7
 800b912:	aa03      	add	r2, sp, #12
 800b914:	4621      	mov	r1, r4
 800b916:	4630      	mov	r0, r6
 800b918:	f7ff fef6 	bl	800b708 <_printf_common>
 800b91c:	3001      	adds	r0, #1
 800b91e:	d14d      	bne.n	800b9bc <_printf_i+0x1c8>
 800b920:	f04f 30ff 	mov.w	r0, #4294967295
 800b924:	b005      	add	sp, #20
 800b926:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b92a:	4839      	ldr	r0, [pc, #228]	; (800ba10 <_printf_i+0x21c>)
 800b92c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800b930:	6813      	ldr	r3, [r2, #0]
 800b932:	6821      	ldr	r1, [r4, #0]
 800b934:	1d1d      	adds	r5, r3, #4
 800b936:	681b      	ldr	r3, [r3, #0]
 800b938:	6015      	str	r5, [r2, #0]
 800b93a:	060a      	lsls	r2, r1, #24
 800b93c:	d50b      	bpl.n	800b956 <_printf_i+0x162>
 800b93e:	07ca      	lsls	r2, r1, #31
 800b940:	bf44      	itt	mi
 800b942:	f041 0120 	orrmi.w	r1, r1, #32
 800b946:	6021      	strmi	r1, [r4, #0]
 800b948:	b91b      	cbnz	r3, 800b952 <_printf_i+0x15e>
 800b94a:	6822      	ldr	r2, [r4, #0]
 800b94c:	f022 0220 	bic.w	r2, r2, #32
 800b950:	6022      	str	r2, [r4, #0]
 800b952:	2210      	movs	r2, #16
 800b954:	e7b7      	b.n	800b8c6 <_printf_i+0xd2>
 800b956:	064d      	lsls	r5, r1, #25
 800b958:	bf48      	it	mi
 800b95a:	b29b      	uxthmi	r3, r3
 800b95c:	e7ef      	b.n	800b93e <_printf_i+0x14a>
 800b95e:	4665      	mov	r5, ip
 800b960:	fbb3 f1f2 	udiv	r1, r3, r2
 800b964:	fb02 3311 	mls	r3, r2, r1, r3
 800b968:	5cc3      	ldrb	r3, [r0, r3]
 800b96a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800b96e:	460b      	mov	r3, r1
 800b970:	2900      	cmp	r1, #0
 800b972:	d1f5      	bne.n	800b960 <_printf_i+0x16c>
 800b974:	e7b9      	b.n	800b8ea <_printf_i+0xf6>
 800b976:	6813      	ldr	r3, [r2, #0]
 800b978:	6825      	ldr	r5, [r4, #0]
 800b97a:	6961      	ldr	r1, [r4, #20]
 800b97c:	1d18      	adds	r0, r3, #4
 800b97e:	6010      	str	r0, [r2, #0]
 800b980:	0628      	lsls	r0, r5, #24
 800b982:	681b      	ldr	r3, [r3, #0]
 800b984:	d501      	bpl.n	800b98a <_printf_i+0x196>
 800b986:	6019      	str	r1, [r3, #0]
 800b988:	e002      	b.n	800b990 <_printf_i+0x19c>
 800b98a:	066a      	lsls	r2, r5, #25
 800b98c:	d5fb      	bpl.n	800b986 <_printf_i+0x192>
 800b98e:	8019      	strh	r1, [r3, #0]
 800b990:	2300      	movs	r3, #0
 800b992:	6123      	str	r3, [r4, #16]
 800b994:	4665      	mov	r5, ip
 800b996:	e7b9      	b.n	800b90c <_printf_i+0x118>
 800b998:	6813      	ldr	r3, [r2, #0]
 800b99a:	1d19      	adds	r1, r3, #4
 800b99c:	6011      	str	r1, [r2, #0]
 800b99e:	681d      	ldr	r5, [r3, #0]
 800b9a0:	6862      	ldr	r2, [r4, #4]
 800b9a2:	2100      	movs	r1, #0
 800b9a4:	4628      	mov	r0, r5
 800b9a6:	f7f4 fc1b 	bl	80001e0 <memchr>
 800b9aa:	b108      	cbz	r0, 800b9b0 <_printf_i+0x1bc>
 800b9ac:	1b40      	subs	r0, r0, r5
 800b9ae:	6060      	str	r0, [r4, #4]
 800b9b0:	6863      	ldr	r3, [r4, #4]
 800b9b2:	6123      	str	r3, [r4, #16]
 800b9b4:	2300      	movs	r3, #0
 800b9b6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b9ba:	e7a7      	b.n	800b90c <_printf_i+0x118>
 800b9bc:	6923      	ldr	r3, [r4, #16]
 800b9be:	462a      	mov	r2, r5
 800b9c0:	4639      	mov	r1, r7
 800b9c2:	4630      	mov	r0, r6
 800b9c4:	47c0      	blx	r8
 800b9c6:	3001      	adds	r0, #1
 800b9c8:	d0aa      	beq.n	800b920 <_printf_i+0x12c>
 800b9ca:	6823      	ldr	r3, [r4, #0]
 800b9cc:	079b      	lsls	r3, r3, #30
 800b9ce:	d413      	bmi.n	800b9f8 <_printf_i+0x204>
 800b9d0:	68e0      	ldr	r0, [r4, #12]
 800b9d2:	9b03      	ldr	r3, [sp, #12]
 800b9d4:	4298      	cmp	r0, r3
 800b9d6:	bfb8      	it	lt
 800b9d8:	4618      	movlt	r0, r3
 800b9da:	e7a3      	b.n	800b924 <_printf_i+0x130>
 800b9dc:	2301      	movs	r3, #1
 800b9de:	464a      	mov	r2, r9
 800b9e0:	4639      	mov	r1, r7
 800b9e2:	4630      	mov	r0, r6
 800b9e4:	47c0      	blx	r8
 800b9e6:	3001      	adds	r0, #1
 800b9e8:	d09a      	beq.n	800b920 <_printf_i+0x12c>
 800b9ea:	3501      	adds	r5, #1
 800b9ec:	68e3      	ldr	r3, [r4, #12]
 800b9ee:	9a03      	ldr	r2, [sp, #12]
 800b9f0:	1a9b      	subs	r3, r3, r2
 800b9f2:	42ab      	cmp	r3, r5
 800b9f4:	dcf2      	bgt.n	800b9dc <_printf_i+0x1e8>
 800b9f6:	e7eb      	b.n	800b9d0 <_printf_i+0x1dc>
 800b9f8:	2500      	movs	r5, #0
 800b9fa:	f104 0919 	add.w	r9, r4, #25
 800b9fe:	e7f5      	b.n	800b9ec <_printf_i+0x1f8>
 800ba00:	2b00      	cmp	r3, #0
 800ba02:	d1ac      	bne.n	800b95e <_printf_i+0x16a>
 800ba04:	7803      	ldrb	r3, [r0, #0]
 800ba06:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ba0a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ba0e:	e76c      	b.n	800b8ea <_printf_i+0xf6>
 800ba10:	0800d446 	.word	0x0800d446
 800ba14:	0800d457 	.word	0x0800d457

0800ba18 <_sbrk_r>:
 800ba18:	b538      	push	{r3, r4, r5, lr}
 800ba1a:	4c06      	ldr	r4, [pc, #24]	; (800ba34 <_sbrk_r+0x1c>)
 800ba1c:	2300      	movs	r3, #0
 800ba1e:	4605      	mov	r5, r0
 800ba20:	4608      	mov	r0, r1
 800ba22:	6023      	str	r3, [r4, #0]
 800ba24:	f7f7 fc3e 	bl	80032a4 <_sbrk>
 800ba28:	1c43      	adds	r3, r0, #1
 800ba2a:	d102      	bne.n	800ba32 <_sbrk_r+0x1a>
 800ba2c:	6823      	ldr	r3, [r4, #0]
 800ba2e:	b103      	cbz	r3, 800ba32 <_sbrk_r+0x1a>
 800ba30:	602b      	str	r3, [r5, #0]
 800ba32:	bd38      	pop	{r3, r4, r5, pc}
 800ba34:	20001fd0 	.word	0x20001fd0

0800ba38 <siprintf>:
 800ba38:	b40e      	push	{r1, r2, r3}
 800ba3a:	b500      	push	{lr}
 800ba3c:	b09c      	sub	sp, #112	; 0x70
 800ba3e:	ab1d      	add	r3, sp, #116	; 0x74
 800ba40:	9002      	str	r0, [sp, #8]
 800ba42:	9006      	str	r0, [sp, #24]
 800ba44:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800ba48:	4809      	ldr	r0, [pc, #36]	; (800ba70 <siprintf+0x38>)
 800ba4a:	9107      	str	r1, [sp, #28]
 800ba4c:	9104      	str	r1, [sp, #16]
 800ba4e:	4909      	ldr	r1, [pc, #36]	; (800ba74 <siprintf+0x3c>)
 800ba50:	f853 2b04 	ldr.w	r2, [r3], #4
 800ba54:	9105      	str	r1, [sp, #20]
 800ba56:	6800      	ldr	r0, [r0, #0]
 800ba58:	9301      	str	r3, [sp, #4]
 800ba5a:	a902      	add	r1, sp, #8
 800ba5c:	f001 f9ae 	bl	800cdbc <_svfiprintf_r>
 800ba60:	9b02      	ldr	r3, [sp, #8]
 800ba62:	2200      	movs	r2, #0
 800ba64:	701a      	strb	r2, [r3, #0]
 800ba66:	b01c      	add	sp, #112	; 0x70
 800ba68:	f85d eb04 	ldr.w	lr, [sp], #4
 800ba6c:	b003      	add	sp, #12
 800ba6e:	4770      	bx	lr
 800ba70:	20000188 	.word	0x20000188
 800ba74:	ffff0208 	.word	0xffff0208

0800ba78 <quorem>:
 800ba78:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba7c:	6903      	ldr	r3, [r0, #16]
 800ba7e:	690c      	ldr	r4, [r1, #16]
 800ba80:	42a3      	cmp	r3, r4
 800ba82:	4680      	mov	r8, r0
 800ba84:	f2c0 8082 	blt.w	800bb8c <quorem+0x114>
 800ba88:	3c01      	subs	r4, #1
 800ba8a:	f101 0714 	add.w	r7, r1, #20
 800ba8e:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800ba92:	f100 0614 	add.w	r6, r0, #20
 800ba96:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800ba9a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800ba9e:	eb06 030c 	add.w	r3, r6, ip
 800baa2:	3501      	adds	r5, #1
 800baa4:	eb07 090c 	add.w	r9, r7, ip
 800baa8:	9301      	str	r3, [sp, #4]
 800baaa:	fbb0 f5f5 	udiv	r5, r0, r5
 800baae:	b395      	cbz	r5, 800bb16 <quorem+0x9e>
 800bab0:	f04f 0a00 	mov.w	sl, #0
 800bab4:	4638      	mov	r0, r7
 800bab6:	46b6      	mov	lr, r6
 800bab8:	46d3      	mov	fp, sl
 800baba:	f850 2b04 	ldr.w	r2, [r0], #4
 800babe:	b293      	uxth	r3, r2
 800bac0:	fb05 a303 	mla	r3, r5, r3, sl
 800bac4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bac8:	b29b      	uxth	r3, r3
 800baca:	ebab 0303 	sub.w	r3, fp, r3
 800bace:	0c12      	lsrs	r2, r2, #16
 800bad0:	f8de b000 	ldr.w	fp, [lr]
 800bad4:	fb05 a202 	mla	r2, r5, r2, sl
 800bad8:	fa13 f38b 	uxtah	r3, r3, fp
 800badc:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800bae0:	fa1f fb82 	uxth.w	fp, r2
 800bae4:	f8de 2000 	ldr.w	r2, [lr]
 800bae8:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800baec:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800baf0:	b29b      	uxth	r3, r3
 800baf2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800baf6:	4581      	cmp	r9, r0
 800baf8:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800bafc:	f84e 3b04 	str.w	r3, [lr], #4
 800bb00:	d2db      	bcs.n	800baba <quorem+0x42>
 800bb02:	f856 300c 	ldr.w	r3, [r6, ip]
 800bb06:	b933      	cbnz	r3, 800bb16 <quorem+0x9e>
 800bb08:	9b01      	ldr	r3, [sp, #4]
 800bb0a:	3b04      	subs	r3, #4
 800bb0c:	429e      	cmp	r6, r3
 800bb0e:	461a      	mov	r2, r3
 800bb10:	d330      	bcc.n	800bb74 <quorem+0xfc>
 800bb12:	f8c8 4010 	str.w	r4, [r8, #16]
 800bb16:	4640      	mov	r0, r8
 800bb18:	f001 f822 	bl	800cb60 <__mcmp>
 800bb1c:	2800      	cmp	r0, #0
 800bb1e:	db25      	blt.n	800bb6c <quorem+0xf4>
 800bb20:	3501      	adds	r5, #1
 800bb22:	4630      	mov	r0, r6
 800bb24:	f04f 0c00 	mov.w	ip, #0
 800bb28:	f857 2b04 	ldr.w	r2, [r7], #4
 800bb2c:	f8d0 e000 	ldr.w	lr, [r0]
 800bb30:	b293      	uxth	r3, r2
 800bb32:	ebac 0303 	sub.w	r3, ip, r3
 800bb36:	0c12      	lsrs	r2, r2, #16
 800bb38:	fa13 f38e 	uxtah	r3, r3, lr
 800bb3c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800bb40:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bb44:	b29b      	uxth	r3, r3
 800bb46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bb4a:	45b9      	cmp	r9, r7
 800bb4c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800bb50:	f840 3b04 	str.w	r3, [r0], #4
 800bb54:	d2e8      	bcs.n	800bb28 <quorem+0xb0>
 800bb56:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800bb5a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800bb5e:	b92a      	cbnz	r2, 800bb6c <quorem+0xf4>
 800bb60:	3b04      	subs	r3, #4
 800bb62:	429e      	cmp	r6, r3
 800bb64:	461a      	mov	r2, r3
 800bb66:	d30b      	bcc.n	800bb80 <quorem+0x108>
 800bb68:	f8c8 4010 	str.w	r4, [r8, #16]
 800bb6c:	4628      	mov	r0, r5
 800bb6e:	b003      	add	sp, #12
 800bb70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb74:	6812      	ldr	r2, [r2, #0]
 800bb76:	3b04      	subs	r3, #4
 800bb78:	2a00      	cmp	r2, #0
 800bb7a:	d1ca      	bne.n	800bb12 <quorem+0x9a>
 800bb7c:	3c01      	subs	r4, #1
 800bb7e:	e7c5      	b.n	800bb0c <quorem+0x94>
 800bb80:	6812      	ldr	r2, [r2, #0]
 800bb82:	3b04      	subs	r3, #4
 800bb84:	2a00      	cmp	r2, #0
 800bb86:	d1ef      	bne.n	800bb68 <quorem+0xf0>
 800bb88:	3c01      	subs	r4, #1
 800bb8a:	e7ea      	b.n	800bb62 <quorem+0xea>
 800bb8c:	2000      	movs	r0, #0
 800bb8e:	e7ee      	b.n	800bb6e <quorem+0xf6>

0800bb90 <_dtoa_r>:
 800bb90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb94:	ec57 6b10 	vmov	r6, r7, d0
 800bb98:	b097      	sub	sp, #92	; 0x5c
 800bb9a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800bb9c:	9106      	str	r1, [sp, #24]
 800bb9e:	4604      	mov	r4, r0
 800bba0:	920b      	str	r2, [sp, #44]	; 0x2c
 800bba2:	9312      	str	r3, [sp, #72]	; 0x48
 800bba4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800bba8:	e9cd 6700 	strd	r6, r7, [sp]
 800bbac:	b93d      	cbnz	r5, 800bbbe <_dtoa_r+0x2e>
 800bbae:	2010      	movs	r0, #16
 800bbb0:	f7ff fa16 	bl	800afe0 <malloc>
 800bbb4:	6260      	str	r0, [r4, #36]	; 0x24
 800bbb6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800bbba:	6005      	str	r5, [r0, #0]
 800bbbc:	60c5      	str	r5, [r0, #12]
 800bbbe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bbc0:	6819      	ldr	r1, [r3, #0]
 800bbc2:	b151      	cbz	r1, 800bbda <_dtoa_r+0x4a>
 800bbc4:	685a      	ldr	r2, [r3, #4]
 800bbc6:	604a      	str	r2, [r1, #4]
 800bbc8:	2301      	movs	r3, #1
 800bbca:	4093      	lsls	r3, r2
 800bbcc:	608b      	str	r3, [r1, #8]
 800bbce:	4620      	mov	r0, r4
 800bbd0:	f000 fde5 	bl	800c79e <_Bfree>
 800bbd4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bbd6:	2200      	movs	r2, #0
 800bbd8:	601a      	str	r2, [r3, #0]
 800bbda:	1e3b      	subs	r3, r7, #0
 800bbdc:	bfbb      	ittet	lt
 800bbde:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800bbe2:	9301      	strlt	r3, [sp, #4]
 800bbe4:	2300      	movge	r3, #0
 800bbe6:	2201      	movlt	r2, #1
 800bbe8:	bfac      	ite	ge
 800bbea:	f8c8 3000 	strge.w	r3, [r8]
 800bbee:	f8c8 2000 	strlt.w	r2, [r8]
 800bbf2:	4baf      	ldr	r3, [pc, #700]	; (800beb0 <_dtoa_r+0x320>)
 800bbf4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800bbf8:	ea33 0308 	bics.w	r3, r3, r8
 800bbfc:	d114      	bne.n	800bc28 <_dtoa_r+0x98>
 800bbfe:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800bc00:	f242 730f 	movw	r3, #9999	; 0x270f
 800bc04:	6013      	str	r3, [r2, #0]
 800bc06:	9b00      	ldr	r3, [sp, #0]
 800bc08:	b923      	cbnz	r3, 800bc14 <_dtoa_r+0x84>
 800bc0a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800bc0e:	2800      	cmp	r0, #0
 800bc10:	f000 8542 	beq.w	800c698 <_dtoa_r+0xb08>
 800bc14:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bc16:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800bec4 <_dtoa_r+0x334>
 800bc1a:	2b00      	cmp	r3, #0
 800bc1c:	f000 8544 	beq.w	800c6a8 <_dtoa_r+0xb18>
 800bc20:	f10b 0303 	add.w	r3, fp, #3
 800bc24:	f000 bd3e 	b.w	800c6a4 <_dtoa_r+0xb14>
 800bc28:	e9dd 6700 	ldrd	r6, r7, [sp]
 800bc2c:	2200      	movs	r2, #0
 800bc2e:	2300      	movs	r3, #0
 800bc30:	4630      	mov	r0, r6
 800bc32:	4639      	mov	r1, r7
 800bc34:	f7f4 ff48 	bl	8000ac8 <__aeabi_dcmpeq>
 800bc38:	4681      	mov	r9, r0
 800bc3a:	b168      	cbz	r0, 800bc58 <_dtoa_r+0xc8>
 800bc3c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800bc3e:	2301      	movs	r3, #1
 800bc40:	6013      	str	r3, [r2, #0]
 800bc42:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bc44:	2b00      	cmp	r3, #0
 800bc46:	f000 8524 	beq.w	800c692 <_dtoa_r+0xb02>
 800bc4a:	4b9a      	ldr	r3, [pc, #616]	; (800beb4 <_dtoa_r+0x324>)
 800bc4c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800bc4e:	f103 3bff 	add.w	fp, r3, #4294967295
 800bc52:	6013      	str	r3, [r2, #0]
 800bc54:	f000 bd28 	b.w	800c6a8 <_dtoa_r+0xb18>
 800bc58:	aa14      	add	r2, sp, #80	; 0x50
 800bc5a:	a915      	add	r1, sp, #84	; 0x54
 800bc5c:	ec47 6b10 	vmov	d0, r6, r7
 800bc60:	4620      	mov	r0, r4
 800bc62:	f000 fff4 	bl	800cc4e <__d2b>
 800bc66:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800bc6a:	9004      	str	r0, [sp, #16]
 800bc6c:	2d00      	cmp	r5, #0
 800bc6e:	d07c      	beq.n	800bd6a <_dtoa_r+0x1da>
 800bc70:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800bc74:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800bc78:	46b2      	mov	sl, r6
 800bc7a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800bc7e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800bc82:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800bc86:	2200      	movs	r2, #0
 800bc88:	4b8b      	ldr	r3, [pc, #556]	; (800beb8 <_dtoa_r+0x328>)
 800bc8a:	4650      	mov	r0, sl
 800bc8c:	4659      	mov	r1, fp
 800bc8e:	f7f4 fafb 	bl	8000288 <__aeabi_dsub>
 800bc92:	a381      	add	r3, pc, #516	; (adr r3, 800be98 <_dtoa_r+0x308>)
 800bc94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc98:	f7f4 fcae 	bl	80005f8 <__aeabi_dmul>
 800bc9c:	a380      	add	r3, pc, #512	; (adr r3, 800bea0 <_dtoa_r+0x310>)
 800bc9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bca2:	f7f4 faf3 	bl	800028c <__adddf3>
 800bca6:	4606      	mov	r6, r0
 800bca8:	4628      	mov	r0, r5
 800bcaa:	460f      	mov	r7, r1
 800bcac:	f7f4 fc3a 	bl	8000524 <__aeabi_i2d>
 800bcb0:	a37d      	add	r3, pc, #500	; (adr r3, 800bea8 <_dtoa_r+0x318>)
 800bcb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcb6:	f7f4 fc9f 	bl	80005f8 <__aeabi_dmul>
 800bcba:	4602      	mov	r2, r0
 800bcbc:	460b      	mov	r3, r1
 800bcbe:	4630      	mov	r0, r6
 800bcc0:	4639      	mov	r1, r7
 800bcc2:	f7f4 fae3 	bl	800028c <__adddf3>
 800bcc6:	4606      	mov	r6, r0
 800bcc8:	460f      	mov	r7, r1
 800bcca:	f7f4 ff45 	bl	8000b58 <__aeabi_d2iz>
 800bcce:	2200      	movs	r2, #0
 800bcd0:	4682      	mov	sl, r0
 800bcd2:	2300      	movs	r3, #0
 800bcd4:	4630      	mov	r0, r6
 800bcd6:	4639      	mov	r1, r7
 800bcd8:	f7f4 ff00 	bl	8000adc <__aeabi_dcmplt>
 800bcdc:	b148      	cbz	r0, 800bcf2 <_dtoa_r+0x162>
 800bcde:	4650      	mov	r0, sl
 800bce0:	f7f4 fc20 	bl	8000524 <__aeabi_i2d>
 800bce4:	4632      	mov	r2, r6
 800bce6:	463b      	mov	r3, r7
 800bce8:	f7f4 feee 	bl	8000ac8 <__aeabi_dcmpeq>
 800bcec:	b908      	cbnz	r0, 800bcf2 <_dtoa_r+0x162>
 800bcee:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bcf2:	f1ba 0f16 	cmp.w	sl, #22
 800bcf6:	d859      	bhi.n	800bdac <_dtoa_r+0x21c>
 800bcf8:	4970      	ldr	r1, [pc, #448]	; (800bebc <_dtoa_r+0x32c>)
 800bcfa:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800bcfe:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bd02:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bd06:	f7f4 ff07 	bl	8000b18 <__aeabi_dcmpgt>
 800bd0a:	2800      	cmp	r0, #0
 800bd0c:	d050      	beq.n	800bdb0 <_dtoa_r+0x220>
 800bd0e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bd12:	2300      	movs	r3, #0
 800bd14:	930f      	str	r3, [sp, #60]	; 0x3c
 800bd16:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800bd18:	1b5d      	subs	r5, r3, r5
 800bd1a:	f1b5 0801 	subs.w	r8, r5, #1
 800bd1e:	bf49      	itett	mi
 800bd20:	f1c5 0301 	rsbmi	r3, r5, #1
 800bd24:	2300      	movpl	r3, #0
 800bd26:	9305      	strmi	r3, [sp, #20]
 800bd28:	f04f 0800 	movmi.w	r8, #0
 800bd2c:	bf58      	it	pl
 800bd2e:	9305      	strpl	r3, [sp, #20]
 800bd30:	f1ba 0f00 	cmp.w	sl, #0
 800bd34:	db3e      	blt.n	800bdb4 <_dtoa_r+0x224>
 800bd36:	2300      	movs	r3, #0
 800bd38:	44d0      	add	r8, sl
 800bd3a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800bd3e:	9307      	str	r3, [sp, #28]
 800bd40:	9b06      	ldr	r3, [sp, #24]
 800bd42:	2b09      	cmp	r3, #9
 800bd44:	f200 8090 	bhi.w	800be68 <_dtoa_r+0x2d8>
 800bd48:	2b05      	cmp	r3, #5
 800bd4a:	bfc4      	itt	gt
 800bd4c:	3b04      	subgt	r3, #4
 800bd4e:	9306      	strgt	r3, [sp, #24]
 800bd50:	9b06      	ldr	r3, [sp, #24]
 800bd52:	f1a3 0302 	sub.w	r3, r3, #2
 800bd56:	bfcc      	ite	gt
 800bd58:	2500      	movgt	r5, #0
 800bd5a:	2501      	movle	r5, #1
 800bd5c:	2b03      	cmp	r3, #3
 800bd5e:	f200 808f 	bhi.w	800be80 <_dtoa_r+0x2f0>
 800bd62:	e8df f003 	tbb	[pc, r3]
 800bd66:	7f7d      	.short	0x7f7d
 800bd68:	7131      	.short	0x7131
 800bd6a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800bd6e:	441d      	add	r5, r3
 800bd70:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800bd74:	2820      	cmp	r0, #32
 800bd76:	dd13      	ble.n	800bda0 <_dtoa_r+0x210>
 800bd78:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800bd7c:	9b00      	ldr	r3, [sp, #0]
 800bd7e:	fa08 f800 	lsl.w	r8, r8, r0
 800bd82:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800bd86:	fa23 f000 	lsr.w	r0, r3, r0
 800bd8a:	ea48 0000 	orr.w	r0, r8, r0
 800bd8e:	f7f4 fbb9 	bl	8000504 <__aeabi_ui2d>
 800bd92:	2301      	movs	r3, #1
 800bd94:	4682      	mov	sl, r0
 800bd96:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800bd9a:	3d01      	subs	r5, #1
 800bd9c:	9313      	str	r3, [sp, #76]	; 0x4c
 800bd9e:	e772      	b.n	800bc86 <_dtoa_r+0xf6>
 800bda0:	9b00      	ldr	r3, [sp, #0]
 800bda2:	f1c0 0020 	rsb	r0, r0, #32
 800bda6:	fa03 f000 	lsl.w	r0, r3, r0
 800bdaa:	e7f0      	b.n	800bd8e <_dtoa_r+0x1fe>
 800bdac:	2301      	movs	r3, #1
 800bdae:	e7b1      	b.n	800bd14 <_dtoa_r+0x184>
 800bdb0:	900f      	str	r0, [sp, #60]	; 0x3c
 800bdb2:	e7b0      	b.n	800bd16 <_dtoa_r+0x186>
 800bdb4:	9b05      	ldr	r3, [sp, #20]
 800bdb6:	eba3 030a 	sub.w	r3, r3, sl
 800bdba:	9305      	str	r3, [sp, #20]
 800bdbc:	f1ca 0300 	rsb	r3, sl, #0
 800bdc0:	9307      	str	r3, [sp, #28]
 800bdc2:	2300      	movs	r3, #0
 800bdc4:	930e      	str	r3, [sp, #56]	; 0x38
 800bdc6:	e7bb      	b.n	800bd40 <_dtoa_r+0x1b0>
 800bdc8:	2301      	movs	r3, #1
 800bdca:	930a      	str	r3, [sp, #40]	; 0x28
 800bdcc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bdce:	2b00      	cmp	r3, #0
 800bdd0:	dd59      	ble.n	800be86 <_dtoa_r+0x2f6>
 800bdd2:	9302      	str	r3, [sp, #8]
 800bdd4:	4699      	mov	r9, r3
 800bdd6:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800bdd8:	2200      	movs	r2, #0
 800bdda:	6072      	str	r2, [r6, #4]
 800bddc:	2204      	movs	r2, #4
 800bdde:	f102 0014 	add.w	r0, r2, #20
 800bde2:	4298      	cmp	r0, r3
 800bde4:	6871      	ldr	r1, [r6, #4]
 800bde6:	d953      	bls.n	800be90 <_dtoa_r+0x300>
 800bde8:	4620      	mov	r0, r4
 800bdea:	f000 fca4 	bl	800c736 <_Balloc>
 800bdee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bdf0:	6030      	str	r0, [r6, #0]
 800bdf2:	f1b9 0f0e 	cmp.w	r9, #14
 800bdf6:	f8d3 b000 	ldr.w	fp, [r3]
 800bdfa:	f200 80e6 	bhi.w	800bfca <_dtoa_r+0x43a>
 800bdfe:	2d00      	cmp	r5, #0
 800be00:	f000 80e3 	beq.w	800bfca <_dtoa_r+0x43a>
 800be04:	ed9d 7b00 	vldr	d7, [sp]
 800be08:	f1ba 0f00 	cmp.w	sl, #0
 800be0c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800be10:	dd74      	ble.n	800befc <_dtoa_r+0x36c>
 800be12:	4a2a      	ldr	r2, [pc, #168]	; (800bebc <_dtoa_r+0x32c>)
 800be14:	f00a 030f 	and.w	r3, sl, #15
 800be18:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800be1c:	ed93 7b00 	vldr	d7, [r3]
 800be20:	ea4f 162a 	mov.w	r6, sl, asr #4
 800be24:	06f0      	lsls	r0, r6, #27
 800be26:	ed8d 7b08 	vstr	d7, [sp, #32]
 800be2a:	d565      	bpl.n	800bef8 <_dtoa_r+0x368>
 800be2c:	4b24      	ldr	r3, [pc, #144]	; (800bec0 <_dtoa_r+0x330>)
 800be2e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800be32:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800be36:	f7f4 fd09 	bl	800084c <__aeabi_ddiv>
 800be3a:	e9cd 0100 	strd	r0, r1, [sp]
 800be3e:	f006 060f 	and.w	r6, r6, #15
 800be42:	2503      	movs	r5, #3
 800be44:	4f1e      	ldr	r7, [pc, #120]	; (800bec0 <_dtoa_r+0x330>)
 800be46:	e04c      	b.n	800bee2 <_dtoa_r+0x352>
 800be48:	2301      	movs	r3, #1
 800be4a:	930a      	str	r3, [sp, #40]	; 0x28
 800be4c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800be4e:	4453      	add	r3, sl
 800be50:	f103 0901 	add.w	r9, r3, #1
 800be54:	9302      	str	r3, [sp, #8]
 800be56:	464b      	mov	r3, r9
 800be58:	2b01      	cmp	r3, #1
 800be5a:	bfb8      	it	lt
 800be5c:	2301      	movlt	r3, #1
 800be5e:	e7ba      	b.n	800bdd6 <_dtoa_r+0x246>
 800be60:	2300      	movs	r3, #0
 800be62:	e7b2      	b.n	800bdca <_dtoa_r+0x23a>
 800be64:	2300      	movs	r3, #0
 800be66:	e7f0      	b.n	800be4a <_dtoa_r+0x2ba>
 800be68:	2501      	movs	r5, #1
 800be6a:	2300      	movs	r3, #0
 800be6c:	9306      	str	r3, [sp, #24]
 800be6e:	950a      	str	r5, [sp, #40]	; 0x28
 800be70:	f04f 33ff 	mov.w	r3, #4294967295
 800be74:	9302      	str	r3, [sp, #8]
 800be76:	4699      	mov	r9, r3
 800be78:	2200      	movs	r2, #0
 800be7a:	2312      	movs	r3, #18
 800be7c:	920b      	str	r2, [sp, #44]	; 0x2c
 800be7e:	e7aa      	b.n	800bdd6 <_dtoa_r+0x246>
 800be80:	2301      	movs	r3, #1
 800be82:	930a      	str	r3, [sp, #40]	; 0x28
 800be84:	e7f4      	b.n	800be70 <_dtoa_r+0x2e0>
 800be86:	2301      	movs	r3, #1
 800be88:	9302      	str	r3, [sp, #8]
 800be8a:	4699      	mov	r9, r3
 800be8c:	461a      	mov	r2, r3
 800be8e:	e7f5      	b.n	800be7c <_dtoa_r+0x2ec>
 800be90:	3101      	adds	r1, #1
 800be92:	6071      	str	r1, [r6, #4]
 800be94:	0052      	lsls	r2, r2, #1
 800be96:	e7a2      	b.n	800bdde <_dtoa_r+0x24e>
 800be98:	636f4361 	.word	0x636f4361
 800be9c:	3fd287a7 	.word	0x3fd287a7
 800bea0:	8b60c8b3 	.word	0x8b60c8b3
 800bea4:	3fc68a28 	.word	0x3fc68a28
 800bea8:	509f79fb 	.word	0x509f79fb
 800beac:	3fd34413 	.word	0x3fd34413
 800beb0:	7ff00000 	.word	0x7ff00000
 800beb4:	0800d445 	.word	0x0800d445
 800beb8:	3ff80000 	.word	0x3ff80000
 800bebc:	0800d4a0 	.word	0x0800d4a0
 800bec0:	0800d478 	.word	0x0800d478
 800bec4:	0800d471 	.word	0x0800d471
 800bec8:	07f1      	lsls	r1, r6, #31
 800beca:	d508      	bpl.n	800bede <_dtoa_r+0x34e>
 800becc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800bed0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bed4:	f7f4 fb90 	bl	80005f8 <__aeabi_dmul>
 800bed8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800bedc:	3501      	adds	r5, #1
 800bede:	1076      	asrs	r6, r6, #1
 800bee0:	3708      	adds	r7, #8
 800bee2:	2e00      	cmp	r6, #0
 800bee4:	d1f0      	bne.n	800bec8 <_dtoa_r+0x338>
 800bee6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800beea:	e9dd 0100 	ldrd	r0, r1, [sp]
 800beee:	f7f4 fcad 	bl	800084c <__aeabi_ddiv>
 800bef2:	e9cd 0100 	strd	r0, r1, [sp]
 800bef6:	e01a      	b.n	800bf2e <_dtoa_r+0x39e>
 800bef8:	2502      	movs	r5, #2
 800befa:	e7a3      	b.n	800be44 <_dtoa_r+0x2b4>
 800befc:	f000 80a0 	beq.w	800c040 <_dtoa_r+0x4b0>
 800bf00:	f1ca 0600 	rsb	r6, sl, #0
 800bf04:	4b9f      	ldr	r3, [pc, #636]	; (800c184 <_dtoa_r+0x5f4>)
 800bf06:	4fa0      	ldr	r7, [pc, #640]	; (800c188 <_dtoa_r+0x5f8>)
 800bf08:	f006 020f 	and.w	r2, r6, #15
 800bf0c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bf10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf14:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800bf18:	f7f4 fb6e 	bl	80005f8 <__aeabi_dmul>
 800bf1c:	e9cd 0100 	strd	r0, r1, [sp]
 800bf20:	1136      	asrs	r6, r6, #4
 800bf22:	2300      	movs	r3, #0
 800bf24:	2502      	movs	r5, #2
 800bf26:	2e00      	cmp	r6, #0
 800bf28:	d17f      	bne.n	800c02a <_dtoa_r+0x49a>
 800bf2a:	2b00      	cmp	r3, #0
 800bf2c:	d1e1      	bne.n	800bef2 <_dtoa_r+0x362>
 800bf2e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bf30:	2b00      	cmp	r3, #0
 800bf32:	f000 8087 	beq.w	800c044 <_dtoa_r+0x4b4>
 800bf36:	e9dd 6700 	ldrd	r6, r7, [sp]
 800bf3a:	2200      	movs	r2, #0
 800bf3c:	4b93      	ldr	r3, [pc, #588]	; (800c18c <_dtoa_r+0x5fc>)
 800bf3e:	4630      	mov	r0, r6
 800bf40:	4639      	mov	r1, r7
 800bf42:	f7f4 fdcb 	bl	8000adc <__aeabi_dcmplt>
 800bf46:	2800      	cmp	r0, #0
 800bf48:	d07c      	beq.n	800c044 <_dtoa_r+0x4b4>
 800bf4a:	f1b9 0f00 	cmp.w	r9, #0
 800bf4e:	d079      	beq.n	800c044 <_dtoa_r+0x4b4>
 800bf50:	9b02      	ldr	r3, [sp, #8]
 800bf52:	2b00      	cmp	r3, #0
 800bf54:	dd35      	ble.n	800bfc2 <_dtoa_r+0x432>
 800bf56:	f10a 33ff 	add.w	r3, sl, #4294967295
 800bf5a:	9308      	str	r3, [sp, #32]
 800bf5c:	4639      	mov	r1, r7
 800bf5e:	2200      	movs	r2, #0
 800bf60:	4b8b      	ldr	r3, [pc, #556]	; (800c190 <_dtoa_r+0x600>)
 800bf62:	4630      	mov	r0, r6
 800bf64:	f7f4 fb48 	bl	80005f8 <__aeabi_dmul>
 800bf68:	e9cd 0100 	strd	r0, r1, [sp]
 800bf6c:	9f02      	ldr	r7, [sp, #8]
 800bf6e:	3501      	adds	r5, #1
 800bf70:	4628      	mov	r0, r5
 800bf72:	f7f4 fad7 	bl	8000524 <__aeabi_i2d>
 800bf76:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bf7a:	f7f4 fb3d 	bl	80005f8 <__aeabi_dmul>
 800bf7e:	2200      	movs	r2, #0
 800bf80:	4b84      	ldr	r3, [pc, #528]	; (800c194 <_dtoa_r+0x604>)
 800bf82:	f7f4 f983 	bl	800028c <__adddf3>
 800bf86:	4605      	mov	r5, r0
 800bf88:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800bf8c:	2f00      	cmp	r7, #0
 800bf8e:	d15d      	bne.n	800c04c <_dtoa_r+0x4bc>
 800bf90:	2200      	movs	r2, #0
 800bf92:	4b81      	ldr	r3, [pc, #516]	; (800c198 <_dtoa_r+0x608>)
 800bf94:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bf98:	f7f4 f976 	bl	8000288 <__aeabi_dsub>
 800bf9c:	462a      	mov	r2, r5
 800bf9e:	4633      	mov	r3, r6
 800bfa0:	e9cd 0100 	strd	r0, r1, [sp]
 800bfa4:	f7f4 fdb8 	bl	8000b18 <__aeabi_dcmpgt>
 800bfa8:	2800      	cmp	r0, #0
 800bfaa:	f040 8288 	bne.w	800c4be <_dtoa_r+0x92e>
 800bfae:	462a      	mov	r2, r5
 800bfb0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800bfb4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bfb8:	f7f4 fd90 	bl	8000adc <__aeabi_dcmplt>
 800bfbc:	2800      	cmp	r0, #0
 800bfbe:	f040 827c 	bne.w	800c4ba <_dtoa_r+0x92a>
 800bfc2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800bfc6:	e9cd 2300 	strd	r2, r3, [sp]
 800bfca:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	f2c0 8150 	blt.w	800c272 <_dtoa_r+0x6e2>
 800bfd2:	f1ba 0f0e 	cmp.w	sl, #14
 800bfd6:	f300 814c 	bgt.w	800c272 <_dtoa_r+0x6e2>
 800bfda:	4b6a      	ldr	r3, [pc, #424]	; (800c184 <_dtoa_r+0x5f4>)
 800bfdc:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800bfe0:	ed93 7b00 	vldr	d7, [r3]
 800bfe4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bfe6:	2b00      	cmp	r3, #0
 800bfe8:	ed8d 7b02 	vstr	d7, [sp, #8]
 800bfec:	f280 80d8 	bge.w	800c1a0 <_dtoa_r+0x610>
 800bff0:	f1b9 0f00 	cmp.w	r9, #0
 800bff4:	f300 80d4 	bgt.w	800c1a0 <_dtoa_r+0x610>
 800bff8:	f040 825e 	bne.w	800c4b8 <_dtoa_r+0x928>
 800bffc:	2200      	movs	r2, #0
 800bffe:	4b66      	ldr	r3, [pc, #408]	; (800c198 <_dtoa_r+0x608>)
 800c000:	ec51 0b17 	vmov	r0, r1, d7
 800c004:	f7f4 faf8 	bl	80005f8 <__aeabi_dmul>
 800c008:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c00c:	f7f4 fd7a 	bl	8000b04 <__aeabi_dcmpge>
 800c010:	464f      	mov	r7, r9
 800c012:	464e      	mov	r6, r9
 800c014:	2800      	cmp	r0, #0
 800c016:	f040 8234 	bne.w	800c482 <_dtoa_r+0x8f2>
 800c01a:	2331      	movs	r3, #49	; 0x31
 800c01c:	f10b 0501 	add.w	r5, fp, #1
 800c020:	f88b 3000 	strb.w	r3, [fp]
 800c024:	f10a 0a01 	add.w	sl, sl, #1
 800c028:	e22f      	b.n	800c48a <_dtoa_r+0x8fa>
 800c02a:	07f2      	lsls	r2, r6, #31
 800c02c:	d505      	bpl.n	800c03a <_dtoa_r+0x4aa>
 800c02e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c032:	f7f4 fae1 	bl	80005f8 <__aeabi_dmul>
 800c036:	3501      	adds	r5, #1
 800c038:	2301      	movs	r3, #1
 800c03a:	1076      	asrs	r6, r6, #1
 800c03c:	3708      	adds	r7, #8
 800c03e:	e772      	b.n	800bf26 <_dtoa_r+0x396>
 800c040:	2502      	movs	r5, #2
 800c042:	e774      	b.n	800bf2e <_dtoa_r+0x39e>
 800c044:	f8cd a020 	str.w	sl, [sp, #32]
 800c048:	464f      	mov	r7, r9
 800c04a:	e791      	b.n	800bf70 <_dtoa_r+0x3e0>
 800c04c:	4b4d      	ldr	r3, [pc, #308]	; (800c184 <_dtoa_r+0x5f4>)
 800c04e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c052:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800c056:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c058:	2b00      	cmp	r3, #0
 800c05a:	d047      	beq.n	800c0ec <_dtoa_r+0x55c>
 800c05c:	4602      	mov	r2, r0
 800c05e:	460b      	mov	r3, r1
 800c060:	2000      	movs	r0, #0
 800c062:	494e      	ldr	r1, [pc, #312]	; (800c19c <_dtoa_r+0x60c>)
 800c064:	f7f4 fbf2 	bl	800084c <__aeabi_ddiv>
 800c068:	462a      	mov	r2, r5
 800c06a:	4633      	mov	r3, r6
 800c06c:	f7f4 f90c 	bl	8000288 <__aeabi_dsub>
 800c070:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800c074:	465d      	mov	r5, fp
 800c076:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c07a:	f7f4 fd6d 	bl	8000b58 <__aeabi_d2iz>
 800c07e:	4606      	mov	r6, r0
 800c080:	f7f4 fa50 	bl	8000524 <__aeabi_i2d>
 800c084:	4602      	mov	r2, r0
 800c086:	460b      	mov	r3, r1
 800c088:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c08c:	f7f4 f8fc 	bl	8000288 <__aeabi_dsub>
 800c090:	3630      	adds	r6, #48	; 0x30
 800c092:	f805 6b01 	strb.w	r6, [r5], #1
 800c096:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800c09a:	e9cd 0100 	strd	r0, r1, [sp]
 800c09e:	f7f4 fd1d 	bl	8000adc <__aeabi_dcmplt>
 800c0a2:	2800      	cmp	r0, #0
 800c0a4:	d163      	bne.n	800c16e <_dtoa_r+0x5de>
 800c0a6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c0aa:	2000      	movs	r0, #0
 800c0ac:	4937      	ldr	r1, [pc, #220]	; (800c18c <_dtoa_r+0x5fc>)
 800c0ae:	f7f4 f8eb 	bl	8000288 <__aeabi_dsub>
 800c0b2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800c0b6:	f7f4 fd11 	bl	8000adc <__aeabi_dcmplt>
 800c0ba:	2800      	cmp	r0, #0
 800c0bc:	f040 80b7 	bne.w	800c22e <_dtoa_r+0x69e>
 800c0c0:	eba5 030b 	sub.w	r3, r5, fp
 800c0c4:	429f      	cmp	r7, r3
 800c0c6:	f77f af7c 	ble.w	800bfc2 <_dtoa_r+0x432>
 800c0ca:	2200      	movs	r2, #0
 800c0cc:	4b30      	ldr	r3, [pc, #192]	; (800c190 <_dtoa_r+0x600>)
 800c0ce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c0d2:	f7f4 fa91 	bl	80005f8 <__aeabi_dmul>
 800c0d6:	2200      	movs	r2, #0
 800c0d8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800c0dc:	4b2c      	ldr	r3, [pc, #176]	; (800c190 <_dtoa_r+0x600>)
 800c0de:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c0e2:	f7f4 fa89 	bl	80005f8 <__aeabi_dmul>
 800c0e6:	e9cd 0100 	strd	r0, r1, [sp]
 800c0ea:	e7c4      	b.n	800c076 <_dtoa_r+0x4e6>
 800c0ec:	462a      	mov	r2, r5
 800c0ee:	4633      	mov	r3, r6
 800c0f0:	f7f4 fa82 	bl	80005f8 <__aeabi_dmul>
 800c0f4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800c0f8:	eb0b 0507 	add.w	r5, fp, r7
 800c0fc:	465e      	mov	r6, fp
 800c0fe:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c102:	f7f4 fd29 	bl	8000b58 <__aeabi_d2iz>
 800c106:	4607      	mov	r7, r0
 800c108:	f7f4 fa0c 	bl	8000524 <__aeabi_i2d>
 800c10c:	3730      	adds	r7, #48	; 0x30
 800c10e:	4602      	mov	r2, r0
 800c110:	460b      	mov	r3, r1
 800c112:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c116:	f7f4 f8b7 	bl	8000288 <__aeabi_dsub>
 800c11a:	f806 7b01 	strb.w	r7, [r6], #1
 800c11e:	42ae      	cmp	r6, r5
 800c120:	e9cd 0100 	strd	r0, r1, [sp]
 800c124:	f04f 0200 	mov.w	r2, #0
 800c128:	d126      	bne.n	800c178 <_dtoa_r+0x5e8>
 800c12a:	4b1c      	ldr	r3, [pc, #112]	; (800c19c <_dtoa_r+0x60c>)
 800c12c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c130:	f7f4 f8ac 	bl	800028c <__adddf3>
 800c134:	4602      	mov	r2, r0
 800c136:	460b      	mov	r3, r1
 800c138:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c13c:	f7f4 fcec 	bl	8000b18 <__aeabi_dcmpgt>
 800c140:	2800      	cmp	r0, #0
 800c142:	d174      	bne.n	800c22e <_dtoa_r+0x69e>
 800c144:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800c148:	2000      	movs	r0, #0
 800c14a:	4914      	ldr	r1, [pc, #80]	; (800c19c <_dtoa_r+0x60c>)
 800c14c:	f7f4 f89c 	bl	8000288 <__aeabi_dsub>
 800c150:	4602      	mov	r2, r0
 800c152:	460b      	mov	r3, r1
 800c154:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c158:	f7f4 fcc0 	bl	8000adc <__aeabi_dcmplt>
 800c15c:	2800      	cmp	r0, #0
 800c15e:	f43f af30 	beq.w	800bfc2 <_dtoa_r+0x432>
 800c162:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c166:	2b30      	cmp	r3, #48	; 0x30
 800c168:	f105 32ff 	add.w	r2, r5, #4294967295
 800c16c:	d002      	beq.n	800c174 <_dtoa_r+0x5e4>
 800c16e:	f8dd a020 	ldr.w	sl, [sp, #32]
 800c172:	e04a      	b.n	800c20a <_dtoa_r+0x67a>
 800c174:	4615      	mov	r5, r2
 800c176:	e7f4      	b.n	800c162 <_dtoa_r+0x5d2>
 800c178:	4b05      	ldr	r3, [pc, #20]	; (800c190 <_dtoa_r+0x600>)
 800c17a:	f7f4 fa3d 	bl	80005f8 <__aeabi_dmul>
 800c17e:	e9cd 0100 	strd	r0, r1, [sp]
 800c182:	e7bc      	b.n	800c0fe <_dtoa_r+0x56e>
 800c184:	0800d4a0 	.word	0x0800d4a0
 800c188:	0800d478 	.word	0x0800d478
 800c18c:	3ff00000 	.word	0x3ff00000
 800c190:	40240000 	.word	0x40240000
 800c194:	401c0000 	.word	0x401c0000
 800c198:	40140000 	.word	0x40140000
 800c19c:	3fe00000 	.word	0x3fe00000
 800c1a0:	e9dd 6700 	ldrd	r6, r7, [sp]
 800c1a4:	465d      	mov	r5, fp
 800c1a6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c1aa:	4630      	mov	r0, r6
 800c1ac:	4639      	mov	r1, r7
 800c1ae:	f7f4 fb4d 	bl	800084c <__aeabi_ddiv>
 800c1b2:	f7f4 fcd1 	bl	8000b58 <__aeabi_d2iz>
 800c1b6:	4680      	mov	r8, r0
 800c1b8:	f7f4 f9b4 	bl	8000524 <__aeabi_i2d>
 800c1bc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c1c0:	f7f4 fa1a 	bl	80005f8 <__aeabi_dmul>
 800c1c4:	4602      	mov	r2, r0
 800c1c6:	460b      	mov	r3, r1
 800c1c8:	4630      	mov	r0, r6
 800c1ca:	4639      	mov	r1, r7
 800c1cc:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800c1d0:	f7f4 f85a 	bl	8000288 <__aeabi_dsub>
 800c1d4:	f805 6b01 	strb.w	r6, [r5], #1
 800c1d8:	eba5 060b 	sub.w	r6, r5, fp
 800c1dc:	45b1      	cmp	r9, r6
 800c1de:	4602      	mov	r2, r0
 800c1e0:	460b      	mov	r3, r1
 800c1e2:	d139      	bne.n	800c258 <_dtoa_r+0x6c8>
 800c1e4:	f7f4 f852 	bl	800028c <__adddf3>
 800c1e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c1ec:	4606      	mov	r6, r0
 800c1ee:	460f      	mov	r7, r1
 800c1f0:	f7f4 fc92 	bl	8000b18 <__aeabi_dcmpgt>
 800c1f4:	b9c8      	cbnz	r0, 800c22a <_dtoa_r+0x69a>
 800c1f6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c1fa:	4630      	mov	r0, r6
 800c1fc:	4639      	mov	r1, r7
 800c1fe:	f7f4 fc63 	bl	8000ac8 <__aeabi_dcmpeq>
 800c202:	b110      	cbz	r0, 800c20a <_dtoa_r+0x67a>
 800c204:	f018 0f01 	tst.w	r8, #1
 800c208:	d10f      	bne.n	800c22a <_dtoa_r+0x69a>
 800c20a:	9904      	ldr	r1, [sp, #16]
 800c20c:	4620      	mov	r0, r4
 800c20e:	f000 fac6 	bl	800c79e <_Bfree>
 800c212:	2300      	movs	r3, #0
 800c214:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c216:	702b      	strb	r3, [r5, #0]
 800c218:	f10a 0301 	add.w	r3, sl, #1
 800c21c:	6013      	str	r3, [r2, #0]
 800c21e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c220:	2b00      	cmp	r3, #0
 800c222:	f000 8241 	beq.w	800c6a8 <_dtoa_r+0xb18>
 800c226:	601d      	str	r5, [r3, #0]
 800c228:	e23e      	b.n	800c6a8 <_dtoa_r+0xb18>
 800c22a:	f8cd a020 	str.w	sl, [sp, #32]
 800c22e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c232:	2a39      	cmp	r2, #57	; 0x39
 800c234:	f105 33ff 	add.w	r3, r5, #4294967295
 800c238:	d108      	bne.n	800c24c <_dtoa_r+0x6bc>
 800c23a:	459b      	cmp	fp, r3
 800c23c:	d10a      	bne.n	800c254 <_dtoa_r+0x6c4>
 800c23e:	9b08      	ldr	r3, [sp, #32]
 800c240:	3301      	adds	r3, #1
 800c242:	9308      	str	r3, [sp, #32]
 800c244:	2330      	movs	r3, #48	; 0x30
 800c246:	f88b 3000 	strb.w	r3, [fp]
 800c24a:	465b      	mov	r3, fp
 800c24c:	781a      	ldrb	r2, [r3, #0]
 800c24e:	3201      	adds	r2, #1
 800c250:	701a      	strb	r2, [r3, #0]
 800c252:	e78c      	b.n	800c16e <_dtoa_r+0x5de>
 800c254:	461d      	mov	r5, r3
 800c256:	e7ea      	b.n	800c22e <_dtoa_r+0x69e>
 800c258:	2200      	movs	r2, #0
 800c25a:	4b9b      	ldr	r3, [pc, #620]	; (800c4c8 <_dtoa_r+0x938>)
 800c25c:	f7f4 f9cc 	bl	80005f8 <__aeabi_dmul>
 800c260:	2200      	movs	r2, #0
 800c262:	2300      	movs	r3, #0
 800c264:	4606      	mov	r6, r0
 800c266:	460f      	mov	r7, r1
 800c268:	f7f4 fc2e 	bl	8000ac8 <__aeabi_dcmpeq>
 800c26c:	2800      	cmp	r0, #0
 800c26e:	d09a      	beq.n	800c1a6 <_dtoa_r+0x616>
 800c270:	e7cb      	b.n	800c20a <_dtoa_r+0x67a>
 800c272:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c274:	2a00      	cmp	r2, #0
 800c276:	f000 808b 	beq.w	800c390 <_dtoa_r+0x800>
 800c27a:	9a06      	ldr	r2, [sp, #24]
 800c27c:	2a01      	cmp	r2, #1
 800c27e:	dc6e      	bgt.n	800c35e <_dtoa_r+0x7ce>
 800c280:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800c282:	2a00      	cmp	r2, #0
 800c284:	d067      	beq.n	800c356 <_dtoa_r+0x7c6>
 800c286:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c28a:	9f07      	ldr	r7, [sp, #28]
 800c28c:	9d05      	ldr	r5, [sp, #20]
 800c28e:	9a05      	ldr	r2, [sp, #20]
 800c290:	2101      	movs	r1, #1
 800c292:	441a      	add	r2, r3
 800c294:	4620      	mov	r0, r4
 800c296:	9205      	str	r2, [sp, #20]
 800c298:	4498      	add	r8, r3
 800c29a:	f000 fb20 	bl	800c8de <__i2b>
 800c29e:	4606      	mov	r6, r0
 800c2a0:	2d00      	cmp	r5, #0
 800c2a2:	dd0c      	ble.n	800c2be <_dtoa_r+0x72e>
 800c2a4:	f1b8 0f00 	cmp.w	r8, #0
 800c2a8:	dd09      	ble.n	800c2be <_dtoa_r+0x72e>
 800c2aa:	4545      	cmp	r5, r8
 800c2ac:	9a05      	ldr	r2, [sp, #20]
 800c2ae:	462b      	mov	r3, r5
 800c2b0:	bfa8      	it	ge
 800c2b2:	4643      	movge	r3, r8
 800c2b4:	1ad2      	subs	r2, r2, r3
 800c2b6:	9205      	str	r2, [sp, #20]
 800c2b8:	1aed      	subs	r5, r5, r3
 800c2ba:	eba8 0803 	sub.w	r8, r8, r3
 800c2be:	9b07      	ldr	r3, [sp, #28]
 800c2c0:	b1eb      	cbz	r3, 800c2fe <_dtoa_r+0x76e>
 800c2c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c2c4:	2b00      	cmp	r3, #0
 800c2c6:	d067      	beq.n	800c398 <_dtoa_r+0x808>
 800c2c8:	b18f      	cbz	r7, 800c2ee <_dtoa_r+0x75e>
 800c2ca:	4631      	mov	r1, r6
 800c2cc:	463a      	mov	r2, r7
 800c2ce:	4620      	mov	r0, r4
 800c2d0:	f000 fba4 	bl	800ca1c <__pow5mult>
 800c2d4:	9a04      	ldr	r2, [sp, #16]
 800c2d6:	4601      	mov	r1, r0
 800c2d8:	4606      	mov	r6, r0
 800c2da:	4620      	mov	r0, r4
 800c2dc:	f000 fb08 	bl	800c8f0 <__multiply>
 800c2e0:	9904      	ldr	r1, [sp, #16]
 800c2e2:	9008      	str	r0, [sp, #32]
 800c2e4:	4620      	mov	r0, r4
 800c2e6:	f000 fa5a 	bl	800c79e <_Bfree>
 800c2ea:	9b08      	ldr	r3, [sp, #32]
 800c2ec:	9304      	str	r3, [sp, #16]
 800c2ee:	9b07      	ldr	r3, [sp, #28]
 800c2f0:	1bda      	subs	r2, r3, r7
 800c2f2:	d004      	beq.n	800c2fe <_dtoa_r+0x76e>
 800c2f4:	9904      	ldr	r1, [sp, #16]
 800c2f6:	4620      	mov	r0, r4
 800c2f8:	f000 fb90 	bl	800ca1c <__pow5mult>
 800c2fc:	9004      	str	r0, [sp, #16]
 800c2fe:	2101      	movs	r1, #1
 800c300:	4620      	mov	r0, r4
 800c302:	f000 faec 	bl	800c8de <__i2b>
 800c306:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c308:	4607      	mov	r7, r0
 800c30a:	2b00      	cmp	r3, #0
 800c30c:	f000 81d0 	beq.w	800c6b0 <_dtoa_r+0xb20>
 800c310:	461a      	mov	r2, r3
 800c312:	4601      	mov	r1, r0
 800c314:	4620      	mov	r0, r4
 800c316:	f000 fb81 	bl	800ca1c <__pow5mult>
 800c31a:	9b06      	ldr	r3, [sp, #24]
 800c31c:	2b01      	cmp	r3, #1
 800c31e:	4607      	mov	r7, r0
 800c320:	dc40      	bgt.n	800c3a4 <_dtoa_r+0x814>
 800c322:	9b00      	ldr	r3, [sp, #0]
 800c324:	2b00      	cmp	r3, #0
 800c326:	d139      	bne.n	800c39c <_dtoa_r+0x80c>
 800c328:	9b01      	ldr	r3, [sp, #4]
 800c32a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c32e:	2b00      	cmp	r3, #0
 800c330:	d136      	bne.n	800c3a0 <_dtoa_r+0x810>
 800c332:	9b01      	ldr	r3, [sp, #4]
 800c334:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c338:	0d1b      	lsrs	r3, r3, #20
 800c33a:	051b      	lsls	r3, r3, #20
 800c33c:	b12b      	cbz	r3, 800c34a <_dtoa_r+0x7ba>
 800c33e:	9b05      	ldr	r3, [sp, #20]
 800c340:	3301      	adds	r3, #1
 800c342:	9305      	str	r3, [sp, #20]
 800c344:	f108 0801 	add.w	r8, r8, #1
 800c348:	2301      	movs	r3, #1
 800c34a:	9307      	str	r3, [sp, #28]
 800c34c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c34e:	2b00      	cmp	r3, #0
 800c350:	d12a      	bne.n	800c3a8 <_dtoa_r+0x818>
 800c352:	2001      	movs	r0, #1
 800c354:	e030      	b.n	800c3b8 <_dtoa_r+0x828>
 800c356:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c358:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c35c:	e795      	b.n	800c28a <_dtoa_r+0x6fa>
 800c35e:	9b07      	ldr	r3, [sp, #28]
 800c360:	f109 37ff 	add.w	r7, r9, #4294967295
 800c364:	42bb      	cmp	r3, r7
 800c366:	bfbf      	itttt	lt
 800c368:	9b07      	ldrlt	r3, [sp, #28]
 800c36a:	9707      	strlt	r7, [sp, #28]
 800c36c:	1afa      	sublt	r2, r7, r3
 800c36e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800c370:	bfbb      	ittet	lt
 800c372:	189b      	addlt	r3, r3, r2
 800c374:	930e      	strlt	r3, [sp, #56]	; 0x38
 800c376:	1bdf      	subge	r7, r3, r7
 800c378:	2700      	movlt	r7, #0
 800c37a:	f1b9 0f00 	cmp.w	r9, #0
 800c37e:	bfb5      	itete	lt
 800c380:	9b05      	ldrlt	r3, [sp, #20]
 800c382:	9d05      	ldrge	r5, [sp, #20]
 800c384:	eba3 0509 	sublt.w	r5, r3, r9
 800c388:	464b      	movge	r3, r9
 800c38a:	bfb8      	it	lt
 800c38c:	2300      	movlt	r3, #0
 800c38e:	e77e      	b.n	800c28e <_dtoa_r+0x6fe>
 800c390:	9f07      	ldr	r7, [sp, #28]
 800c392:	9d05      	ldr	r5, [sp, #20]
 800c394:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800c396:	e783      	b.n	800c2a0 <_dtoa_r+0x710>
 800c398:	9a07      	ldr	r2, [sp, #28]
 800c39a:	e7ab      	b.n	800c2f4 <_dtoa_r+0x764>
 800c39c:	2300      	movs	r3, #0
 800c39e:	e7d4      	b.n	800c34a <_dtoa_r+0x7ba>
 800c3a0:	9b00      	ldr	r3, [sp, #0]
 800c3a2:	e7d2      	b.n	800c34a <_dtoa_r+0x7ba>
 800c3a4:	2300      	movs	r3, #0
 800c3a6:	9307      	str	r3, [sp, #28]
 800c3a8:	693b      	ldr	r3, [r7, #16]
 800c3aa:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800c3ae:	6918      	ldr	r0, [r3, #16]
 800c3b0:	f000 fa47 	bl	800c842 <__hi0bits>
 800c3b4:	f1c0 0020 	rsb	r0, r0, #32
 800c3b8:	4440      	add	r0, r8
 800c3ba:	f010 001f 	ands.w	r0, r0, #31
 800c3be:	d047      	beq.n	800c450 <_dtoa_r+0x8c0>
 800c3c0:	f1c0 0320 	rsb	r3, r0, #32
 800c3c4:	2b04      	cmp	r3, #4
 800c3c6:	dd3b      	ble.n	800c440 <_dtoa_r+0x8b0>
 800c3c8:	9b05      	ldr	r3, [sp, #20]
 800c3ca:	f1c0 001c 	rsb	r0, r0, #28
 800c3ce:	4403      	add	r3, r0
 800c3d0:	9305      	str	r3, [sp, #20]
 800c3d2:	4405      	add	r5, r0
 800c3d4:	4480      	add	r8, r0
 800c3d6:	9b05      	ldr	r3, [sp, #20]
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	dd05      	ble.n	800c3e8 <_dtoa_r+0x858>
 800c3dc:	461a      	mov	r2, r3
 800c3de:	9904      	ldr	r1, [sp, #16]
 800c3e0:	4620      	mov	r0, r4
 800c3e2:	f000 fb69 	bl	800cab8 <__lshift>
 800c3e6:	9004      	str	r0, [sp, #16]
 800c3e8:	f1b8 0f00 	cmp.w	r8, #0
 800c3ec:	dd05      	ble.n	800c3fa <_dtoa_r+0x86a>
 800c3ee:	4639      	mov	r1, r7
 800c3f0:	4642      	mov	r2, r8
 800c3f2:	4620      	mov	r0, r4
 800c3f4:	f000 fb60 	bl	800cab8 <__lshift>
 800c3f8:	4607      	mov	r7, r0
 800c3fa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c3fc:	b353      	cbz	r3, 800c454 <_dtoa_r+0x8c4>
 800c3fe:	4639      	mov	r1, r7
 800c400:	9804      	ldr	r0, [sp, #16]
 800c402:	f000 fbad 	bl	800cb60 <__mcmp>
 800c406:	2800      	cmp	r0, #0
 800c408:	da24      	bge.n	800c454 <_dtoa_r+0x8c4>
 800c40a:	2300      	movs	r3, #0
 800c40c:	220a      	movs	r2, #10
 800c40e:	9904      	ldr	r1, [sp, #16]
 800c410:	4620      	mov	r0, r4
 800c412:	f000 f9db 	bl	800c7cc <__multadd>
 800c416:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c418:	9004      	str	r0, [sp, #16]
 800c41a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c41e:	2b00      	cmp	r3, #0
 800c420:	f000 814d 	beq.w	800c6be <_dtoa_r+0xb2e>
 800c424:	2300      	movs	r3, #0
 800c426:	4631      	mov	r1, r6
 800c428:	220a      	movs	r2, #10
 800c42a:	4620      	mov	r0, r4
 800c42c:	f000 f9ce 	bl	800c7cc <__multadd>
 800c430:	9b02      	ldr	r3, [sp, #8]
 800c432:	2b00      	cmp	r3, #0
 800c434:	4606      	mov	r6, r0
 800c436:	dc4f      	bgt.n	800c4d8 <_dtoa_r+0x948>
 800c438:	9b06      	ldr	r3, [sp, #24]
 800c43a:	2b02      	cmp	r3, #2
 800c43c:	dd4c      	ble.n	800c4d8 <_dtoa_r+0x948>
 800c43e:	e011      	b.n	800c464 <_dtoa_r+0x8d4>
 800c440:	d0c9      	beq.n	800c3d6 <_dtoa_r+0x846>
 800c442:	9a05      	ldr	r2, [sp, #20]
 800c444:	331c      	adds	r3, #28
 800c446:	441a      	add	r2, r3
 800c448:	9205      	str	r2, [sp, #20]
 800c44a:	441d      	add	r5, r3
 800c44c:	4498      	add	r8, r3
 800c44e:	e7c2      	b.n	800c3d6 <_dtoa_r+0x846>
 800c450:	4603      	mov	r3, r0
 800c452:	e7f6      	b.n	800c442 <_dtoa_r+0x8b2>
 800c454:	f1b9 0f00 	cmp.w	r9, #0
 800c458:	dc38      	bgt.n	800c4cc <_dtoa_r+0x93c>
 800c45a:	9b06      	ldr	r3, [sp, #24]
 800c45c:	2b02      	cmp	r3, #2
 800c45e:	dd35      	ble.n	800c4cc <_dtoa_r+0x93c>
 800c460:	f8cd 9008 	str.w	r9, [sp, #8]
 800c464:	9b02      	ldr	r3, [sp, #8]
 800c466:	b963      	cbnz	r3, 800c482 <_dtoa_r+0x8f2>
 800c468:	4639      	mov	r1, r7
 800c46a:	2205      	movs	r2, #5
 800c46c:	4620      	mov	r0, r4
 800c46e:	f000 f9ad 	bl	800c7cc <__multadd>
 800c472:	4601      	mov	r1, r0
 800c474:	4607      	mov	r7, r0
 800c476:	9804      	ldr	r0, [sp, #16]
 800c478:	f000 fb72 	bl	800cb60 <__mcmp>
 800c47c:	2800      	cmp	r0, #0
 800c47e:	f73f adcc 	bgt.w	800c01a <_dtoa_r+0x48a>
 800c482:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c484:	465d      	mov	r5, fp
 800c486:	ea6f 0a03 	mvn.w	sl, r3
 800c48a:	f04f 0900 	mov.w	r9, #0
 800c48e:	4639      	mov	r1, r7
 800c490:	4620      	mov	r0, r4
 800c492:	f000 f984 	bl	800c79e <_Bfree>
 800c496:	2e00      	cmp	r6, #0
 800c498:	f43f aeb7 	beq.w	800c20a <_dtoa_r+0x67a>
 800c49c:	f1b9 0f00 	cmp.w	r9, #0
 800c4a0:	d005      	beq.n	800c4ae <_dtoa_r+0x91e>
 800c4a2:	45b1      	cmp	r9, r6
 800c4a4:	d003      	beq.n	800c4ae <_dtoa_r+0x91e>
 800c4a6:	4649      	mov	r1, r9
 800c4a8:	4620      	mov	r0, r4
 800c4aa:	f000 f978 	bl	800c79e <_Bfree>
 800c4ae:	4631      	mov	r1, r6
 800c4b0:	4620      	mov	r0, r4
 800c4b2:	f000 f974 	bl	800c79e <_Bfree>
 800c4b6:	e6a8      	b.n	800c20a <_dtoa_r+0x67a>
 800c4b8:	2700      	movs	r7, #0
 800c4ba:	463e      	mov	r6, r7
 800c4bc:	e7e1      	b.n	800c482 <_dtoa_r+0x8f2>
 800c4be:	f8dd a020 	ldr.w	sl, [sp, #32]
 800c4c2:	463e      	mov	r6, r7
 800c4c4:	e5a9      	b.n	800c01a <_dtoa_r+0x48a>
 800c4c6:	bf00      	nop
 800c4c8:	40240000 	.word	0x40240000
 800c4cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c4ce:	f8cd 9008 	str.w	r9, [sp, #8]
 800c4d2:	2b00      	cmp	r3, #0
 800c4d4:	f000 80fa 	beq.w	800c6cc <_dtoa_r+0xb3c>
 800c4d8:	2d00      	cmp	r5, #0
 800c4da:	dd05      	ble.n	800c4e8 <_dtoa_r+0x958>
 800c4dc:	4631      	mov	r1, r6
 800c4de:	462a      	mov	r2, r5
 800c4e0:	4620      	mov	r0, r4
 800c4e2:	f000 fae9 	bl	800cab8 <__lshift>
 800c4e6:	4606      	mov	r6, r0
 800c4e8:	9b07      	ldr	r3, [sp, #28]
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	d04c      	beq.n	800c588 <_dtoa_r+0x9f8>
 800c4ee:	6871      	ldr	r1, [r6, #4]
 800c4f0:	4620      	mov	r0, r4
 800c4f2:	f000 f920 	bl	800c736 <_Balloc>
 800c4f6:	6932      	ldr	r2, [r6, #16]
 800c4f8:	3202      	adds	r2, #2
 800c4fa:	4605      	mov	r5, r0
 800c4fc:	0092      	lsls	r2, r2, #2
 800c4fe:	f106 010c 	add.w	r1, r6, #12
 800c502:	300c      	adds	r0, #12
 800c504:	f000 f90a 	bl	800c71c <memcpy>
 800c508:	2201      	movs	r2, #1
 800c50a:	4629      	mov	r1, r5
 800c50c:	4620      	mov	r0, r4
 800c50e:	f000 fad3 	bl	800cab8 <__lshift>
 800c512:	9b00      	ldr	r3, [sp, #0]
 800c514:	f8cd b014 	str.w	fp, [sp, #20]
 800c518:	f003 0301 	and.w	r3, r3, #1
 800c51c:	46b1      	mov	r9, r6
 800c51e:	9307      	str	r3, [sp, #28]
 800c520:	4606      	mov	r6, r0
 800c522:	4639      	mov	r1, r7
 800c524:	9804      	ldr	r0, [sp, #16]
 800c526:	f7ff faa7 	bl	800ba78 <quorem>
 800c52a:	4649      	mov	r1, r9
 800c52c:	4605      	mov	r5, r0
 800c52e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800c532:	9804      	ldr	r0, [sp, #16]
 800c534:	f000 fb14 	bl	800cb60 <__mcmp>
 800c538:	4632      	mov	r2, r6
 800c53a:	9000      	str	r0, [sp, #0]
 800c53c:	4639      	mov	r1, r7
 800c53e:	4620      	mov	r0, r4
 800c540:	f000 fb28 	bl	800cb94 <__mdiff>
 800c544:	68c3      	ldr	r3, [r0, #12]
 800c546:	4602      	mov	r2, r0
 800c548:	bb03      	cbnz	r3, 800c58c <_dtoa_r+0x9fc>
 800c54a:	4601      	mov	r1, r0
 800c54c:	9008      	str	r0, [sp, #32]
 800c54e:	9804      	ldr	r0, [sp, #16]
 800c550:	f000 fb06 	bl	800cb60 <__mcmp>
 800c554:	9a08      	ldr	r2, [sp, #32]
 800c556:	4603      	mov	r3, r0
 800c558:	4611      	mov	r1, r2
 800c55a:	4620      	mov	r0, r4
 800c55c:	9308      	str	r3, [sp, #32]
 800c55e:	f000 f91e 	bl	800c79e <_Bfree>
 800c562:	9b08      	ldr	r3, [sp, #32]
 800c564:	b9a3      	cbnz	r3, 800c590 <_dtoa_r+0xa00>
 800c566:	9a06      	ldr	r2, [sp, #24]
 800c568:	b992      	cbnz	r2, 800c590 <_dtoa_r+0xa00>
 800c56a:	9a07      	ldr	r2, [sp, #28]
 800c56c:	b982      	cbnz	r2, 800c590 <_dtoa_r+0xa00>
 800c56e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800c572:	d029      	beq.n	800c5c8 <_dtoa_r+0xa38>
 800c574:	9b00      	ldr	r3, [sp, #0]
 800c576:	2b00      	cmp	r3, #0
 800c578:	dd01      	ble.n	800c57e <_dtoa_r+0x9ee>
 800c57a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800c57e:	9b05      	ldr	r3, [sp, #20]
 800c580:	1c5d      	adds	r5, r3, #1
 800c582:	f883 8000 	strb.w	r8, [r3]
 800c586:	e782      	b.n	800c48e <_dtoa_r+0x8fe>
 800c588:	4630      	mov	r0, r6
 800c58a:	e7c2      	b.n	800c512 <_dtoa_r+0x982>
 800c58c:	2301      	movs	r3, #1
 800c58e:	e7e3      	b.n	800c558 <_dtoa_r+0x9c8>
 800c590:	9a00      	ldr	r2, [sp, #0]
 800c592:	2a00      	cmp	r2, #0
 800c594:	db04      	blt.n	800c5a0 <_dtoa_r+0xa10>
 800c596:	d125      	bne.n	800c5e4 <_dtoa_r+0xa54>
 800c598:	9a06      	ldr	r2, [sp, #24]
 800c59a:	bb1a      	cbnz	r2, 800c5e4 <_dtoa_r+0xa54>
 800c59c:	9a07      	ldr	r2, [sp, #28]
 800c59e:	bb0a      	cbnz	r2, 800c5e4 <_dtoa_r+0xa54>
 800c5a0:	2b00      	cmp	r3, #0
 800c5a2:	ddec      	ble.n	800c57e <_dtoa_r+0x9ee>
 800c5a4:	2201      	movs	r2, #1
 800c5a6:	9904      	ldr	r1, [sp, #16]
 800c5a8:	4620      	mov	r0, r4
 800c5aa:	f000 fa85 	bl	800cab8 <__lshift>
 800c5ae:	4639      	mov	r1, r7
 800c5b0:	9004      	str	r0, [sp, #16]
 800c5b2:	f000 fad5 	bl	800cb60 <__mcmp>
 800c5b6:	2800      	cmp	r0, #0
 800c5b8:	dc03      	bgt.n	800c5c2 <_dtoa_r+0xa32>
 800c5ba:	d1e0      	bne.n	800c57e <_dtoa_r+0x9ee>
 800c5bc:	f018 0f01 	tst.w	r8, #1
 800c5c0:	d0dd      	beq.n	800c57e <_dtoa_r+0x9ee>
 800c5c2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800c5c6:	d1d8      	bne.n	800c57a <_dtoa_r+0x9ea>
 800c5c8:	9b05      	ldr	r3, [sp, #20]
 800c5ca:	9a05      	ldr	r2, [sp, #20]
 800c5cc:	1c5d      	adds	r5, r3, #1
 800c5ce:	2339      	movs	r3, #57	; 0x39
 800c5d0:	7013      	strb	r3, [r2, #0]
 800c5d2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c5d6:	2b39      	cmp	r3, #57	; 0x39
 800c5d8:	f105 32ff 	add.w	r2, r5, #4294967295
 800c5dc:	d04f      	beq.n	800c67e <_dtoa_r+0xaee>
 800c5de:	3301      	adds	r3, #1
 800c5e0:	7013      	strb	r3, [r2, #0]
 800c5e2:	e754      	b.n	800c48e <_dtoa_r+0x8fe>
 800c5e4:	9a05      	ldr	r2, [sp, #20]
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	f102 0501 	add.w	r5, r2, #1
 800c5ec:	dd06      	ble.n	800c5fc <_dtoa_r+0xa6c>
 800c5ee:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800c5f2:	d0e9      	beq.n	800c5c8 <_dtoa_r+0xa38>
 800c5f4:	f108 0801 	add.w	r8, r8, #1
 800c5f8:	9b05      	ldr	r3, [sp, #20]
 800c5fa:	e7c2      	b.n	800c582 <_dtoa_r+0x9f2>
 800c5fc:	9a02      	ldr	r2, [sp, #8]
 800c5fe:	f805 8c01 	strb.w	r8, [r5, #-1]
 800c602:	eba5 030b 	sub.w	r3, r5, fp
 800c606:	4293      	cmp	r3, r2
 800c608:	d021      	beq.n	800c64e <_dtoa_r+0xabe>
 800c60a:	2300      	movs	r3, #0
 800c60c:	220a      	movs	r2, #10
 800c60e:	9904      	ldr	r1, [sp, #16]
 800c610:	4620      	mov	r0, r4
 800c612:	f000 f8db 	bl	800c7cc <__multadd>
 800c616:	45b1      	cmp	r9, r6
 800c618:	9004      	str	r0, [sp, #16]
 800c61a:	f04f 0300 	mov.w	r3, #0
 800c61e:	f04f 020a 	mov.w	r2, #10
 800c622:	4649      	mov	r1, r9
 800c624:	4620      	mov	r0, r4
 800c626:	d105      	bne.n	800c634 <_dtoa_r+0xaa4>
 800c628:	f000 f8d0 	bl	800c7cc <__multadd>
 800c62c:	4681      	mov	r9, r0
 800c62e:	4606      	mov	r6, r0
 800c630:	9505      	str	r5, [sp, #20]
 800c632:	e776      	b.n	800c522 <_dtoa_r+0x992>
 800c634:	f000 f8ca 	bl	800c7cc <__multadd>
 800c638:	4631      	mov	r1, r6
 800c63a:	4681      	mov	r9, r0
 800c63c:	2300      	movs	r3, #0
 800c63e:	220a      	movs	r2, #10
 800c640:	4620      	mov	r0, r4
 800c642:	f000 f8c3 	bl	800c7cc <__multadd>
 800c646:	4606      	mov	r6, r0
 800c648:	e7f2      	b.n	800c630 <_dtoa_r+0xaa0>
 800c64a:	f04f 0900 	mov.w	r9, #0
 800c64e:	2201      	movs	r2, #1
 800c650:	9904      	ldr	r1, [sp, #16]
 800c652:	4620      	mov	r0, r4
 800c654:	f000 fa30 	bl	800cab8 <__lshift>
 800c658:	4639      	mov	r1, r7
 800c65a:	9004      	str	r0, [sp, #16]
 800c65c:	f000 fa80 	bl	800cb60 <__mcmp>
 800c660:	2800      	cmp	r0, #0
 800c662:	dcb6      	bgt.n	800c5d2 <_dtoa_r+0xa42>
 800c664:	d102      	bne.n	800c66c <_dtoa_r+0xadc>
 800c666:	f018 0f01 	tst.w	r8, #1
 800c66a:	d1b2      	bne.n	800c5d2 <_dtoa_r+0xa42>
 800c66c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c670:	2b30      	cmp	r3, #48	; 0x30
 800c672:	f105 32ff 	add.w	r2, r5, #4294967295
 800c676:	f47f af0a 	bne.w	800c48e <_dtoa_r+0x8fe>
 800c67a:	4615      	mov	r5, r2
 800c67c:	e7f6      	b.n	800c66c <_dtoa_r+0xadc>
 800c67e:	4593      	cmp	fp, r2
 800c680:	d105      	bne.n	800c68e <_dtoa_r+0xafe>
 800c682:	2331      	movs	r3, #49	; 0x31
 800c684:	f10a 0a01 	add.w	sl, sl, #1
 800c688:	f88b 3000 	strb.w	r3, [fp]
 800c68c:	e6ff      	b.n	800c48e <_dtoa_r+0x8fe>
 800c68e:	4615      	mov	r5, r2
 800c690:	e79f      	b.n	800c5d2 <_dtoa_r+0xa42>
 800c692:	f8df b064 	ldr.w	fp, [pc, #100]	; 800c6f8 <_dtoa_r+0xb68>
 800c696:	e007      	b.n	800c6a8 <_dtoa_r+0xb18>
 800c698:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c69a:	f8df b060 	ldr.w	fp, [pc, #96]	; 800c6fc <_dtoa_r+0xb6c>
 800c69e:	b11b      	cbz	r3, 800c6a8 <_dtoa_r+0xb18>
 800c6a0:	f10b 0308 	add.w	r3, fp, #8
 800c6a4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c6a6:	6013      	str	r3, [r2, #0]
 800c6a8:	4658      	mov	r0, fp
 800c6aa:	b017      	add	sp, #92	; 0x5c
 800c6ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6b0:	9b06      	ldr	r3, [sp, #24]
 800c6b2:	2b01      	cmp	r3, #1
 800c6b4:	f77f ae35 	ble.w	800c322 <_dtoa_r+0x792>
 800c6b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c6ba:	9307      	str	r3, [sp, #28]
 800c6bc:	e649      	b.n	800c352 <_dtoa_r+0x7c2>
 800c6be:	9b02      	ldr	r3, [sp, #8]
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	dc03      	bgt.n	800c6cc <_dtoa_r+0xb3c>
 800c6c4:	9b06      	ldr	r3, [sp, #24]
 800c6c6:	2b02      	cmp	r3, #2
 800c6c8:	f73f aecc 	bgt.w	800c464 <_dtoa_r+0x8d4>
 800c6cc:	465d      	mov	r5, fp
 800c6ce:	4639      	mov	r1, r7
 800c6d0:	9804      	ldr	r0, [sp, #16]
 800c6d2:	f7ff f9d1 	bl	800ba78 <quorem>
 800c6d6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800c6da:	f805 8b01 	strb.w	r8, [r5], #1
 800c6de:	9a02      	ldr	r2, [sp, #8]
 800c6e0:	eba5 030b 	sub.w	r3, r5, fp
 800c6e4:	429a      	cmp	r2, r3
 800c6e6:	ddb0      	ble.n	800c64a <_dtoa_r+0xaba>
 800c6e8:	2300      	movs	r3, #0
 800c6ea:	220a      	movs	r2, #10
 800c6ec:	9904      	ldr	r1, [sp, #16]
 800c6ee:	4620      	mov	r0, r4
 800c6f0:	f000 f86c 	bl	800c7cc <__multadd>
 800c6f4:	9004      	str	r0, [sp, #16]
 800c6f6:	e7ea      	b.n	800c6ce <_dtoa_r+0xb3e>
 800c6f8:	0800d444 	.word	0x0800d444
 800c6fc:	0800d468 	.word	0x0800d468

0800c700 <_localeconv_r>:
 800c700:	4b04      	ldr	r3, [pc, #16]	; (800c714 <_localeconv_r+0x14>)
 800c702:	681b      	ldr	r3, [r3, #0]
 800c704:	6a18      	ldr	r0, [r3, #32]
 800c706:	4b04      	ldr	r3, [pc, #16]	; (800c718 <_localeconv_r+0x18>)
 800c708:	2800      	cmp	r0, #0
 800c70a:	bf08      	it	eq
 800c70c:	4618      	moveq	r0, r3
 800c70e:	30f0      	adds	r0, #240	; 0xf0
 800c710:	4770      	bx	lr
 800c712:	bf00      	nop
 800c714:	20000188 	.word	0x20000188
 800c718:	200001ec 	.word	0x200001ec

0800c71c <memcpy>:
 800c71c:	b510      	push	{r4, lr}
 800c71e:	1e43      	subs	r3, r0, #1
 800c720:	440a      	add	r2, r1
 800c722:	4291      	cmp	r1, r2
 800c724:	d100      	bne.n	800c728 <memcpy+0xc>
 800c726:	bd10      	pop	{r4, pc}
 800c728:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c72c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c730:	e7f7      	b.n	800c722 <memcpy+0x6>

0800c732 <__malloc_lock>:
 800c732:	4770      	bx	lr

0800c734 <__malloc_unlock>:
 800c734:	4770      	bx	lr

0800c736 <_Balloc>:
 800c736:	b570      	push	{r4, r5, r6, lr}
 800c738:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800c73a:	4604      	mov	r4, r0
 800c73c:	460e      	mov	r6, r1
 800c73e:	b93d      	cbnz	r5, 800c750 <_Balloc+0x1a>
 800c740:	2010      	movs	r0, #16
 800c742:	f7fe fc4d 	bl	800afe0 <malloc>
 800c746:	6260      	str	r0, [r4, #36]	; 0x24
 800c748:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800c74c:	6005      	str	r5, [r0, #0]
 800c74e:	60c5      	str	r5, [r0, #12]
 800c750:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800c752:	68eb      	ldr	r3, [r5, #12]
 800c754:	b183      	cbz	r3, 800c778 <_Balloc+0x42>
 800c756:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c758:	68db      	ldr	r3, [r3, #12]
 800c75a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800c75e:	b9b8      	cbnz	r0, 800c790 <_Balloc+0x5a>
 800c760:	2101      	movs	r1, #1
 800c762:	fa01 f506 	lsl.w	r5, r1, r6
 800c766:	1d6a      	adds	r2, r5, #5
 800c768:	0092      	lsls	r2, r2, #2
 800c76a:	4620      	mov	r0, r4
 800c76c:	f000 fabe 	bl	800ccec <_calloc_r>
 800c770:	b160      	cbz	r0, 800c78c <_Balloc+0x56>
 800c772:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800c776:	e00e      	b.n	800c796 <_Balloc+0x60>
 800c778:	2221      	movs	r2, #33	; 0x21
 800c77a:	2104      	movs	r1, #4
 800c77c:	4620      	mov	r0, r4
 800c77e:	f000 fab5 	bl	800ccec <_calloc_r>
 800c782:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c784:	60e8      	str	r0, [r5, #12]
 800c786:	68db      	ldr	r3, [r3, #12]
 800c788:	2b00      	cmp	r3, #0
 800c78a:	d1e4      	bne.n	800c756 <_Balloc+0x20>
 800c78c:	2000      	movs	r0, #0
 800c78e:	bd70      	pop	{r4, r5, r6, pc}
 800c790:	6802      	ldr	r2, [r0, #0]
 800c792:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800c796:	2300      	movs	r3, #0
 800c798:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c79c:	e7f7      	b.n	800c78e <_Balloc+0x58>

0800c79e <_Bfree>:
 800c79e:	b570      	push	{r4, r5, r6, lr}
 800c7a0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800c7a2:	4606      	mov	r6, r0
 800c7a4:	460d      	mov	r5, r1
 800c7a6:	b93c      	cbnz	r4, 800c7b8 <_Bfree+0x1a>
 800c7a8:	2010      	movs	r0, #16
 800c7aa:	f7fe fc19 	bl	800afe0 <malloc>
 800c7ae:	6270      	str	r0, [r6, #36]	; 0x24
 800c7b0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c7b4:	6004      	str	r4, [r0, #0]
 800c7b6:	60c4      	str	r4, [r0, #12]
 800c7b8:	b13d      	cbz	r5, 800c7ca <_Bfree+0x2c>
 800c7ba:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800c7bc:	686a      	ldr	r2, [r5, #4]
 800c7be:	68db      	ldr	r3, [r3, #12]
 800c7c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c7c4:	6029      	str	r1, [r5, #0]
 800c7c6:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800c7ca:	bd70      	pop	{r4, r5, r6, pc}

0800c7cc <__multadd>:
 800c7cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c7d0:	690d      	ldr	r5, [r1, #16]
 800c7d2:	461f      	mov	r7, r3
 800c7d4:	4606      	mov	r6, r0
 800c7d6:	460c      	mov	r4, r1
 800c7d8:	f101 0c14 	add.w	ip, r1, #20
 800c7dc:	2300      	movs	r3, #0
 800c7de:	f8dc 0000 	ldr.w	r0, [ip]
 800c7e2:	b281      	uxth	r1, r0
 800c7e4:	fb02 7101 	mla	r1, r2, r1, r7
 800c7e8:	0c0f      	lsrs	r7, r1, #16
 800c7ea:	0c00      	lsrs	r0, r0, #16
 800c7ec:	fb02 7000 	mla	r0, r2, r0, r7
 800c7f0:	b289      	uxth	r1, r1
 800c7f2:	3301      	adds	r3, #1
 800c7f4:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800c7f8:	429d      	cmp	r5, r3
 800c7fa:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800c7fe:	f84c 1b04 	str.w	r1, [ip], #4
 800c802:	dcec      	bgt.n	800c7de <__multadd+0x12>
 800c804:	b1d7      	cbz	r7, 800c83c <__multadd+0x70>
 800c806:	68a3      	ldr	r3, [r4, #8]
 800c808:	42ab      	cmp	r3, r5
 800c80a:	dc12      	bgt.n	800c832 <__multadd+0x66>
 800c80c:	6861      	ldr	r1, [r4, #4]
 800c80e:	4630      	mov	r0, r6
 800c810:	3101      	adds	r1, #1
 800c812:	f7ff ff90 	bl	800c736 <_Balloc>
 800c816:	6922      	ldr	r2, [r4, #16]
 800c818:	3202      	adds	r2, #2
 800c81a:	f104 010c 	add.w	r1, r4, #12
 800c81e:	4680      	mov	r8, r0
 800c820:	0092      	lsls	r2, r2, #2
 800c822:	300c      	adds	r0, #12
 800c824:	f7ff ff7a 	bl	800c71c <memcpy>
 800c828:	4621      	mov	r1, r4
 800c82a:	4630      	mov	r0, r6
 800c82c:	f7ff ffb7 	bl	800c79e <_Bfree>
 800c830:	4644      	mov	r4, r8
 800c832:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c836:	3501      	adds	r5, #1
 800c838:	615f      	str	r7, [r3, #20]
 800c83a:	6125      	str	r5, [r4, #16]
 800c83c:	4620      	mov	r0, r4
 800c83e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800c842 <__hi0bits>:
 800c842:	0c02      	lsrs	r2, r0, #16
 800c844:	0412      	lsls	r2, r2, #16
 800c846:	4603      	mov	r3, r0
 800c848:	b9b2      	cbnz	r2, 800c878 <__hi0bits+0x36>
 800c84a:	0403      	lsls	r3, r0, #16
 800c84c:	2010      	movs	r0, #16
 800c84e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800c852:	bf04      	itt	eq
 800c854:	021b      	lsleq	r3, r3, #8
 800c856:	3008      	addeq	r0, #8
 800c858:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800c85c:	bf04      	itt	eq
 800c85e:	011b      	lsleq	r3, r3, #4
 800c860:	3004      	addeq	r0, #4
 800c862:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800c866:	bf04      	itt	eq
 800c868:	009b      	lsleq	r3, r3, #2
 800c86a:	3002      	addeq	r0, #2
 800c86c:	2b00      	cmp	r3, #0
 800c86e:	db06      	blt.n	800c87e <__hi0bits+0x3c>
 800c870:	005b      	lsls	r3, r3, #1
 800c872:	d503      	bpl.n	800c87c <__hi0bits+0x3a>
 800c874:	3001      	adds	r0, #1
 800c876:	4770      	bx	lr
 800c878:	2000      	movs	r0, #0
 800c87a:	e7e8      	b.n	800c84e <__hi0bits+0xc>
 800c87c:	2020      	movs	r0, #32
 800c87e:	4770      	bx	lr

0800c880 <__lo0bits>:
 800c880:	6803      	ldr	r3, [r0, #0]
 800c882:	f013 0207 	ands.w	r2, r3, #7
 800c886:	4601      	mov	r1, r0
 800c888:	d00b      	beq.n	800c8a2 <__lo0bits+0x22>
 800c88a:	07da      	lsls	r2, r3, #31
 800c88c:	d423      	bmi.n	800c8d6 <__lo0bits+0x56>
 800c88e:	0798      	lsls	r0, r3, #30
 800c890:	bf49      	itett	mi
 800c892:	085b      	lsrmi	r3, r3, #1
 800c894:	089b      	lsrpl	r3, r3, #2
 800c896:	2001      	movmi	r0, #1
 800c898:	600b      	strmi	r3, [r1, #0]
 800c89a:	bf5c      	itt	pl
 800c89c:	600b      	strpl	r3, [r1, #0]
 800c89e:	2002      	movpl	r0, #2
 800c8a0:	4770      	bx	lr
 800c8a2:	b298      	uxth	r0, r3
 800c8a4:	b9a8      	cbnz	r0, 800c8d2 <__lo0bits+0x52>
 800c8a6:	0c1b      	lsrs	r3, r3, #16
 800c8a8:	2010      	movs	r0, #16
 800c8aa:	f013 0fff 	tst.w	r3, #255	; 0xff
 800c8ae:	bf04      	itt	eq
 800c8b0:	0a1b      	lsreq	r3, r3, #8
 800c8b2:	3008      	addeq	r0, #8
 800c8b4:	071a      	lsls	r2, r3, #28
 800c8b6:	bf04      	itt	eq
 800c8b8:	091b      	lsreq	r3, r3, #4
 800c8ba:	3004      	addeq	r0, #4
 800c8bc:	079a      	lsls	r2, r3, #30
 800c8be:	bf04      	itt	eq
 800c8c0:	089b      	lsreq	r3, r3, #2
 800c8c2:	3002      	addeq	r0, #2
 800c8c4:	07da      	lsls	r2, r3, #31
 800c8c6:	d402      	bmi.n	800c8ce <__lo0bits+0x4e>
 800c8c8:	085b      	lsrs	r3, r3, #1
 800c8ca:	d006      	beq.n	800c8da <__lo0bits+0x5a>
 800c8cc:	3001      	adds	r0, #1
 800c8ce:	600b      	str	r3, [r1, #0]
 800c8d0:	4770      	bx	lr
 800c8d2:	4610      	mov	r0, r2
 800c8d4:	e7e9      	b.n	800c8aa <__lo0bits+0x2a>
 800c8d6:	2000      	movs	r0, #0
 800c8d8:	4770      	bx	lr
 800c8da:	2020      	movs	r0, #32
 800c8dc:	4770      	bx	lr

0800c8de <__i2b>:
 800c8de:	b510      	push	{r4, lr}
 800c8e0:	460c      	mov	r4, r1
 800c8e2:	2101      	movs	r1, #1
 800c8e4:	f7ff ff27 	bl	800c736 <_Balloc>
 800c8e8:	2201      	movs	r2, #1
 800c8ea:	6144      	str	r4, [r0, #20]
 800c8ec:	6102      	str	r2, [r0, #16]
 800c8ee:	bd10      	pop	{r4, pc}

0800c8f0 <__multiply>:
 800c8f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8f4:	4614      	mov	r4, r2
 800c8f6:	690a      	ldr	r2, [r1, #16]
 800c8f8:	6923      	ldr	r3, [r4, #16]
 800c8fa:	429a      	cmp	r2, r3
 800c8fc:	bfb8      	it	lt
 800c8fe:	460b      	movlt	r3, r1
 800c900:	4688      	mov	r8, r1
 800c902:	bfbc      	itt	lt
 800c904:	46a0      	movlt	r8, r4
 800c906:	461c      	movlt	r4, r3
 800c908:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800c90c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800c910:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c914:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800c918:	eb07 0609 	add.w	r6, r7, r9
 800c91c:	42b3      	cmp	r3, r6
 800c91e:	bfb8      	it	lt
 800c920:	3101      	addlt	r1, #1
 800c922:	f7ff ff08 	bl	800c736 <_Balloc>
 800c926:	f100 0514 	add.w	r5, r0, #20
 800c92a:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800c92e:	462b      	mov	r3, r5
 800c930:	2200      	movs	r2, #0
 800c932:	4573      	cmp	r3, lr
 800c934:	d316      	bcc.n	800c964 <__multiply+0x74>
 800c936:	f104 0214 	add.w	r2, r4, #20
 800c93a:	f108 0114 	add.w	r1, r8, #20
 800c93e:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800c942:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800c946:	9300      	str	r3, [sp, #0]
 800c948:	9b00      	ldr	r3, [sp, #0]
 800c94a:	9201      	str	r2, [sp, #4]
 800c94c:	4293      	cmp	r3, r2
 800c94e:	d80c      	bhi.n	800c96a <__multiply+0x7a>
 800c950:	2e00      	cmp	r6, #0
 800c952:	dd03      	ble.n	800c95c <__multiply+0x6c>
 800c954:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c958:	2b00      	cmp	r3, #0
 800c95a:	d05d      	beq.n	800ca18 <__multiply+0x128>
 800c95c:	6106      	str	r6, [r0, #16]
 800c95e:	b003      	add	sp, #12
 800c960:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c964:	f843 2b04 	str.w	r2, [r3], #4
 800c968:	e7e3      	b.n	800c932 <__multiply+0x42>
 800c96a:	f8b2 b000 	ldrh.w	fp, [r2]
 800c96e:	f1bb 0f00 	cmp.w	fp, #0
 800c972:	d023      	beq.n	800c9bc <__multiply+0xcc>
 800c974:	4689      	mov	r9, r1
 800c976:	46ac      	mov	ip, r5
 800c978:	f04f 0800 	mov.w	r8, #0
 800c97c:	f859 4b04 	ldr.w	r4, [r9], #4
 800c980:	f8dc a000 	ldr.w	sl, [ip]
 800c984:	b2a3      	uxth	r3, r4
 800c986:	fa1f fa8a 	uxth.w	sl, sl
 800c98a:	fb0b a303 	mla	r3, fp, r3, sl
 800c98e:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800c992:	f8dc 4000 	ldr.w	r4, [ip]
 800c996:	4443      	add	r3, r8
 800c998:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800c99c:	fb0b 840a 	mla	r4, fp, sl, r8
 800c9a0:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800c9a4:	46e2      	mov	sl, ip
 800c9a6:	b29b      	uxth	r3, r3
 800c9a8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800c9ac:	454f      	cmp	r7, r9
 800c9ae:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800c9b2:	f84a 3b04 	str.w	r3, [sl], #4
 800c9b6:	d82b      	bhi.n	800ca10 <__multiply+0x120>
 800c9b8:	f8cc 8004 	str.w	r8, [ip, #4]
 800c9bc:	9b01      	ldr	r3, [sp, #4]
 800c9be:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800c9c2:	3204      	adds	r2, #4
 800c9c4:	f1ba 0f00 	cmp.w	sl, #0
 800c9c8:	d020      	beq.n	800ca0c <__multiply+0x11c>
 800c9ca:	682b      	ldr	r3, [r5, #0]
 800c9cc:	4689      	mov	r9, r1
 800c9ce:	46a8      	mov	r8, r5
 800c9d0:	f04f 0b00 	mov.w	fp, #0
 800c9d4:	f8b9 c000 	ldrh.w	ip, [r9]
 800c9d8:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800c9dc:	fb0a 440c 	mla	r4, sl, ip, r4
 800c9e0:	445c      	add	r4, fp
 800c9e2:	46c4      	mov	ip, r8
 800c9e4:	b29b      	uxth	r3, r3
 800c9e6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800c9ea:	f84c 3b04 	str.w	r3, [ip], #4
 800c9ee:	f859 3b04 	ldr.w	r3, [r9], #4
 800c9f2:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800c9f6:	0c1b      	lsrs	r3, r3, #16
 800c9f8:	fb0a b303 	mla	r3, sl, r3, fp
 800c9fc:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800ca00:	454f      	cmp	r7, r9
 800ca02:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800ca06:	d805      	bhi.n	800ca14 <__multiply+0x124>
 800ca08:	f8c8 3004 	str.w	r3, [r8, #4]
 800ca0c:	3504      	adds	r5, #4
 800ca0e:	e79b      	b.n	800c948 <__multiply+0x58>
 800ca10:	46d4      	mov	ip, sl
 800ca12:	e7b3      	b.n	800c97c <__multiply+0x8c>
 800ca14:	46e0      	mov	r8, ip
 800ca16:	e7dd      	b.n	800c9d4 <__multiply+0xe4>
 800ca18:	3e01      	subs	r6, #1
 800ca1a:	e799      	b.n	800c950 <__multiply+0x60>

0800ca1c <__pow5mult>:
 800ca1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ca20:	4615      	mov	r5, r2
 800ca22:	f012 0203 	ands.w	r2, r2, #3
 800ca26:	4606      	mov	r6, r0
 800ca28:	460f      	mov	r7, r1
 800ca2a:	d007      	beq.n	800ca3c <__pow5mult+0x20>
 800ca2c:	3a01      	subs	r2, #1
 800ca2e:	4c21      	ldr	r4, [pc, #132]	; (800cab4 <__pow5mult+0x98>)
 800ca30:	2300      	movs	r3, #0
 800ca32:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ca36:	f7ff fec9 	bl	800c7cc <__multadd>
 800ca3a:	4607      	mov	r7, r0
 800ca3c:	10ad      	asrs	r5, r5, #2
 800ca3e:	d035      	beq.n	800caac <__pow5mult+0x90>
 800ca40:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ca42:	b93c      	cbnz	r4, 800ca54 <__pow5mult+0x38>
 800ca44:	2010      	movs	r0, #16
 800ca46:	f7fe facb 	bl	800afe0 <malloc>
 800ca4a:	6270      	str	r0, [r6, #36]	; 0x24
 800ca4c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ca50:	6004      	str	r4, [r0, #0]
 800ca52:	60c4      	str	r4, [r0, #12]
 800ca54:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800ca58:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ca5c:	b94c      	cbnz	r4, 800ca72 <__pow5mult+0x56>
 800ca5e:	f240 2171 	movw	r1, #625	; 0x271
 800ca62:	4630      	mov	r0, r6
 800ca64:	f7ff ff3b 	bl	800c8de <__i2b>
 800ca68:	2300      	movs	r3, #0
 800ca6a:	f8c8 0008 	str.w	r0, [r8, #8]
 800ca6e:	4604      	mov	r4, r0
 800ca70:	6003      	str	r3, [r0, #0]
 800ca72:	f04f 0800 	mov.w	r8, #0
 800ca76:	07eb      	lsls	r3, r5, #31
 800ca78:	d50a      	bpl.n	800ca90 <__pow5mult+0x74>
 800ca7a:	4639      	mov	r1, r7
 800ca7c:	4622      	mov	r2, r4
 800ca7e:	4630      	mov	r0, r6
 800ca80:	f7ff ff36 	bl	800c8f0 <__multiply>
 800ca84:	4639      	mov	r1, r7
 800ca86:	4681      	mov	r9, r0
 800ca88:	4630      	mov	r0, r6
 800ca8a:	f7ff fe88 	bl	800c79e <_Bfree>
 800ca8e:	464f      	mov	r7, r9
 800ca90:	106d      	asrs	r5, r5, #1
 800ca92:	d00b      	beq.n	800caac <__pow5mult+0x90>
 800ca94:	6820      	ldr	r0, [r4, #0]
 800ca96:	b938      	cbnz	r0, 800caa8 <__pow5mult+0x8c>
 800ca98:	4622      	mov	r2, r4
 800ca9a:	4621      	mov	r1, r4
 800ca9c:	4630      	mov	r0, r6
 800ca9e:	f7ff ff27 	bl	800c8f0 <__multiply>
 800caa2:	6020      	str	r0, [r4, #0]
 800caa4:	f8c0 8000 	str.w	r8, [r0]
 800caa8:	4604      	mov	r4, r0
 800caaa:	e7e4      	b.n	800ca76 <__pow5mult+0x5a>
 800caac:	4638      	mov	r0, r7
 800caae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cab2:	bf00      	nop
 800cab4:	0800d568 	.word	0x0800d568

0800cab8 <__lshift>:
 800cab8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cabc:	460c      	mov	r4, r1
 800cabe:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800cac2:	6923      	ldr	r3, [r4, #16]
 800cac4:	6849      	ldr	r1, [r1, #4]
 800cac6:	eb0a 0903 	add.w	r9, sl, r3
 800caca:	68a3      	ldr	r3, [r4, #8]
 800cacc:	4607      	mov	r7, r0
 800cace:	4616      	mov	r6, r2
 800cad0:	f109 0501 	add.w	r5, r9, #1
 800cad4:	42ab      	cmp	r3, r5
 800cad6:	db32      	blt.n	800cb3e <__lshift+0x86>
 800cad8:	4638      	mov	r0, r7
 800cada:	f7ff fe2c 	bl	800c736 <_Balloc>
 800cade:	2300      	movs	r3, #0
 800cae0:	4680      	mov	r8, r0
 800cae2:	f100 0114 	add.w	r1, r0, #20
 800cae6:	461a      	mov	r2, r3
 800cae8:	4553      	cmp	r3, sl
 800caea:	db2b      	blt.n	800cb44 <__lshift+0x8c>
 800caec:	6920      	ldr	r0, [r4, #16]
 800caee:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800caf2:	f104 0314 	add.w	r3, r4, #20
 800caf6:	f016 021f 	ands.w	r2, r6, #31
 800cafa:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800cafe:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800cb02:	d025      	beq.n	800cb50 <__lshift+0x98>
 800cb04:	f1c2 0e20 	rsb	lr, r2, #32
 800cb08:	2000      	movs	r0, #0
 800cb0a:	681e      	ldr	r6, [r3, #0]
 800cb0c:	468a      	mov	sl, r1
 800cb0e:	4096      	lsls	r6, r2
 800cb10:	4330      	orrs	r0, r6
 800cb12:	f84a 0b04 	str.w	r0, [sl], #4
 800cb16:	f853 0b04 	ldr.w	r0, [r3], #4
 800cb1a:	459c      	cmp	ip, r3
 800cb1c:	fa20 f00e 	lsr.w	r0, r0, lr
 800cb20:	d814      	bhi.n	800cb4c <__lshift+0x94>
 800cb22:	6048      	str	r0, [r1, #4]
 800cb24:	b108      	cbz	r0, 800cb2a <__lshift+0x72>
 800cb26:	f109 0502 	add.w	r5, r9, #2
 800cb2a:	3d01      	subs	r5, #1
 800cb2c:	4638      	mov	r0, r7
 800cb2e:	f8c8 5010 	str.w	r5, [r8, #16]
 800cb32:	4621      	mov	r1, r4
 800cb34:	f7ff fe33 	bl	800c79e <_Bfree>
 800cb38:	4640      	mov	r0, r8
 800cb3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cb3e:	3101      	adds	r1, #1
 800cb40:	005b      	lsls	r3, r3, #1
 800cb42:	e7c7      	b.n	800cad4 <__lshift+0x1c>
 800cb44:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800cb48:	3301      	adds	r3, #1
 800cb4a:	e7cd      	b.n	800cae8 <__lshift+0x30>
 800cb4c:	4651      	mov	r1, sl
 800cb4e:	e7dc      	b.n	800cb0a <__lshift+0x52>
 800cb50:	3904      	subs	r1, #4
 800cb52:	f853 2b04 	ldr.w	r2, [r3], #4
 800cb56:	f841 2f04 	str.w	r2, [r1, #4]!
 800cb5a:	459c      	cmp	ip, r3
 800cb5c:	d8f9      	bhi.n	800cb52 <__lshift+0x9a>
 800cb5e:	e7e4      	b.n	800cb2a <__lshift+0x72>

0800cb60 <__mcmp>:
 800cb60:	6903      	ldr	r3, [r0, #16]
 800cb62:	690a      	ldr	r2, [r1, #16]
 800cb64:	1a9b      	subs	r3, r3, r2
 800cb66:	b530      	push	{r4, r5, lr}
 800cb68:	d10c      	bne.n	800cb84 <__mcmp+0x24>
 800cb6a:	0092      	lsls	r2, r2, #2
 800cb6c:	3014      	adds	r0, #20
 800cb6e:	3114      	adds	r1, #20
 800cb70:	1884      	adds	r4, r0, r2
 800cb72:	4411      	add	r1, r2
 800cb74:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800cb78:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800cb7c:	4295      	cmp	r5, r2
 800cb7e:	d003      	beq.n	800cb88 <__mcmp+0x28>
 800cb80:	d305      	bcc.n	800cb8e <__mcmp+0x2e>
 800cb82:	2301      	movs	r3, #1
 800cb84:	4618      	mov	r0, r3
 800cb86:	bd30      	pop	{r4, r5, pc}
 800cb88:	42a0      	cmp	r0, r4
 800cb8a:	d3f3      	bcc.n	800cb74 <__mcmp+0x14>
 800cb8c:	e7fa      	b.n	800cb84 <__mcmp+0x24>
 800cb8e:	f04f 33ff 	mov.w	r3, #4294967295
 800cb92:	e7f7      	b.n	800cb84 <__mcmp+0x24>

0800cb94 <__mdiff>:
 800cb94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cb98:	460d      	mov	r5, r1
 800cb9a:	4607      	mov	r7, r0
 800cb9c:	4611      	mov	r1, r2
 800cb9e:	4628      	mov	r0, r5
 800cba0:	4614      	mov	r4, r2
 800cba2:	f7ff ffdd 	bl	800cb60 <__mcmp>
 800cba6:	1e06      	subs	r6, r0, #0
 800cba8:	d108      	bne.n	800cbbc <__mdiff+0x28>
 800cbaa:	4631      	mov	r1, r6
 800cbac:	4638      	mov	r0, r7
 800cbae:	f7ff fdc2 	bl	800c736 <_Balloc>
 800cbb2:	2301      	movs	r3, #1
 800cbb4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800cbb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cbbc:	bfa4      	itt	ge
 800cbbe:	4623      	movge	r3, r4
 800cbc0:	462c      	movge	r4, r5
 800cbc2:	4638      	mov	r0, r7
 800cbc4:	6861      	ldr	r1, [r4, #4]
 800cbc6:	bfa6      	itte	ge
 800cbc8:	461d      	movge	r5, r3
 800cbca:	2600      	movge	r6, #0
 800cbcc:	2601      	movlt	r6, #1
 800cbce:	f7ff fdb2 	bl	800c736 <_Balloc>
 800cbd2:	692b      	ldr	r3, [r5, #16]
 800cbd4:	60c6      	str	r6, [r0, #12]
 800cbd6:	6926      	ldr	r6, [r4, #16]
 800cbd8:	f105 0914 	add.w	r9, r5, #20
 800cbdc:	f104 0214 	add.w	r2, r4, #20
 800cbe0:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800cbe4:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800cbe8:	f100 0514 	add.w	r5, r0, #20
 800cbec:	f04f 0e00 	mov.w	lr, #0
 800cbf0:	f852 ab04 	ldr.w	sl, [r2], #4
 800cbf4:	f859 4b04 	ldr.w	r4, [r9], #4
 800cbf8:	fa1e f18a 	uxtah	r1, lr, sl
 800cbfc:	b2a3      	uxth	r3, r4
 800cbfe:	1ac9      	subs	r1, r1, r3
 800cc00:	0c23      	lsrs	r3, r4, #16
 800cc02:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800cc06:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800cc0a:	b289      	uxth	r1, r1
 800cc0c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800cc10:	45c8      	cmp	r8, r9
 800cc12:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800cc16:	4694      	mov	ip, r2
 800cc18:	f845 3b04 	str.w	r3, [r5], #4
 800cc1c:	d8e8      	bhi.n	800cbf0 <__mdiff+0x5c>
 800cc1e:	45bc      	cmp	ip, r7
 800cc20:	d304      	bcc.n	800cc2c <__mdiff+0x98>
 800cc22:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800cc26:	b183      	cbz	r3, 800cc4a <__mdiff+0xb6>
 800cc28:	6106      	str	r6, [r0, #16]
 800cc2a:	e7c5      	b.n	800cbb8 <__mdiff+0x24>
 800cc2c:	f85c 1b04 	ldr.w	r1, [ip], #4
 800cc30:	fa1e f381 	uxtah	r3, lr, r1
 800cc34:	141a      	asrs	r2, r3, #16
 800cc36:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800cc3a:	b29b      	uxth	r3, r3
 800cc3c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cc40:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800cc44:	f845 3b04 	str.w	r3, [r5], #4
 800cc48:	e7e9      	b.n	800cc1e <__mdiff+0x8a>
 800cc4a:	3e01      	subs	r6, #1
 800cc4c:	e7e9      	b.n	800cc22 <__mdiff+0x8e>

0800cc4e <__d2b>:
 800cc4e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800cc52:	460e      	mov	r6, r1
 800cc54:	2101      	movs	r1, #1
 800cc56:	ec59 8b10 	vmov	r8, r9, d0
 800cc5a:	4615      	mov	r5, r2
 800cc5c:	f7ff fd6b 	bl	800c736 <_Balloc>
 800cc60:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800cc64:	4607      	mov	r7, r0
 800cc66:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800cc6a:	bb34      	cbnz	r4, 800ccba <__d2b+0x6c>
 800cc6c:	9301      	str	r3, [sp, #4]
 800cc6e:	f1b8 0300 	subs.w	r3, r8, #0
 800cc72:	d027      	beq.n	800ccc4 <__d2b+0x76>
 800cc74:	a802      	add	r0, sp, #8
 800cc76:	f840 3d08 	str.w	r3, [r0, #-8]!
 800cc7a:	f7ff fe01 	bl	800c880 <__lo0bits>
 800cc7e:	9900      	ldr	r1, [sp, #0]
 800cc80:	b1f0      	cbz	r0, 800ccc0 <__d2b+0x72>
 800cc82:	9a01      	ldr	r2, [sp, #4]
 800cc84:	f1c0 0320 	rsb	r3, r0, #32
 800cc88:	fa02 f303 	lsl.w	r3, r2, r3
 800cc8c:	430b      	orrs	r3, r1
 800cc8e:	40c2      	lsrs	r2, r0
 800cc90:	617b      	str	r3, [r7, #20]
 800cc92:	9201      	str	r2, [sp, #4]
 800cc94:	9b01      	ldr	r3, [sp, #4]
 800cc96:	61bb      	str	r3, [r7, #24]
 800cc98:	2b00      	cmp	r3, #0
 800cc9a:	bf14      	ite	ne
 800cc9c:	2102      	movne	r1, #2
 800cc9e:	2101      	moveq	r1, #1
 800cca0:	6139      	str	r1, [r7, #16]
 800cca2:	b1c4      	cbz	r4, 800ccd6 <__d2b+0x88>
 800cca4:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800cca8:	4404      	add	r4, r0
 800ccaa:	6034      	str	r4, [r6, #0]
 800ccac:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ccb0:	6028      	str	r0, [r5, #0]
 800ccb2:	4638      	mov	r0, r7
 800ccb4:	b003      	add	sp, #12
 800ccb6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ccba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ccbe:	e7d5      	b.n	800cc6c <__d2b+0x1e>
 800ccc0:	6179      	str	r1, [r7, #20]
 800ccc2:	e7e7      	b.n	800cc94 <__d2b+0x46>
 800ccc4:	a801      	add	r0, sp, #4
 800ccc6:	f7ff fddb 	bl	800c880 <__lo0bits>
 800ccca:	9b01      	ldr	r3, [sp, #4]
 800cccc:	617b      	str	r3, [r7, #20]
 800ccce:	2101      	movs	r1, #1
 800ccd0:	6139      	str	r1, [r7, #16]
 800ccd2:	3020      	adds	r0, #32
 800ccd4:	e7e5      	b.n	800cca2 <__d2b+0x54>
 800ccd6:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800ccda:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ccde:	6030      	str	r0, [r6, #0]
 800cce0:	6918      	ldr	r0, [r3, #16]
 800cce2:	f7ff fdae 	bl	800c842 <__hi0bits>
 800cce6:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800ccea:	e7e1      	b.n	800ccb0 <__d2b+0x62>

0800ccec <_calloc_r>:
 800ccec:	b538      	push	{r3, r4, r5, lr}
 800ccee:	fb02 f401 	mul.w	r4, r2, r1
 800ccf2:	4621      	mov	r1, r4
 800ccf4:	f7fe f9da 	bl	800b0ac <_malloc_r>
 800ccf8:	4605      	mov	r5, r0
 800ccfa:	b118      	cbz	r0, 800cd04 <_calloc_r+0x18>
 800ccfc:	4622      	mov	r2, r4
 800ccfe:	2100      	movs	r1, #0
 800cd00:	f7fe f97e 	bl	800b000 <memset>
 800cd04:	4628      	mov	r0, r5
 800cd06:	bd38      	pop	{r3, r4, r5, pc}

0800cd08 <__ssputs_r>:
 800cd08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cd0c:	688e      	ldr	r6, [r1, #8]
 800cd0e:	429e      	cmp	r6, r3
 800cd10:	4682      	mov	sl, r0
 800cd12:	460c      	mov	r4, r1
 800cd14:	4690      	mov	r8, r2
 800cd16:	4699      	mov	r9, r3
 800cd18:	d837      	bhi.n	800cd8a <__ssputs_r+0x82>
 800cd1a:	898a      	ldrh	r2, [r1, #12]
 800cd1c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800cd20:	d031      	beq.n	800cd86 <__ssputs_r+0x7e>
 800cd22:	6825      	ldr	r5, [r4, #0]
 800cd24:	6909      	ldr	r1, [r1, #16]
 800cd26:	1a6f      	subs	r7, r5, r1
 800cd28:	6965      	ldr	r5, [r4, #20]
 800cd2a:	2302      	movs	r3, #2
 800cd2c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cd30:	fb95 f5f3 	sdiv	r5, r5, r3
 800cd34:	f109 0301 	add.w	r3, r9, #1
 800cd38:	443b      	add	r3, r7
 800cd3a:	429d      	cmp	r5, r3
 800cd3c:	bf38      	it	cc
 800cd3e:	461d      	movcc	r5, r3
 800cd40:	0553      	lsls	r3, r2, #21
 800cd42:	d530      	bpl.n	800cda6 <__ssputs_r+0x9e>
 800cd44:	4629      	mov	r1, r5
 800cd46:	f7fe f9b1 	bl	800b0ac <_malloc_r>
 800cd4a:	4606      	mov	r6, r0
 800cd4c:	b950      	cbnz	r0, 800cd64 <__ssputs_r+0x5c>
 800cd4e:	230c      	movs	r3, #12
 800cd50:	f8ca 3000 	str.w	r3, [sl]
 800cd54:	89a3      	ldrh	r3, [r4, #12]
 800cd56:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cd5a:	81a3      	strh	r3, [r4, #12]
 800cd5c:	f04f 30ff 	mov.w	r0, #4294967295
 800cd60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cd64:	463a      	mov	r2, r7
 800cd66:	6921      	ldr	r1, [r4, #16]
 800cd68:	f7ff fcd8 	bl	800c71c <memcpy>
 800cd6c:	89a3      	ldrh	r3, [r4, #12]
 800cd6e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800cd72:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cd76:	81a3      	strh	r3, [r4, #12]
 800cd78:	6126      	str	r6, [r4, #16]
 800cd7a:	6165      	str	r5, [r4, #20]
 800cd7c:	443e      	add	r6, r7
 800cd7e:	1bed      	subs	r5, r5, r7
 800cd80:	6026      	str	r6, [r4, #0]
 800cd82:	60a5      	str	r5, [r4, #8]
 800cd84:	464e      	mov	r6, r9
 800cd86:	454e      	cmp	r6, r9
 800cd88:	d900      	bls.n	800cd8c <__ssputs_r+0x84>
 800cd8a:	464e      	mov	r6, r9
 800cd8c:	4632      	mov	r2, r6
 800cd8e:	4641      	mov	r1, r8
 800cd90:	6820      	ldr	r0, [r4, #0]
 800cd92:	f000 f91d 	bl	800cfd0 <memmove>
 800cd96:	68a3      	ldr	r3, [r4, #8]
 800cd98:	1b9b      	subs	r3, r3, r6
 800cd9a:	60a3      	str	r3, [r4, #8]
 800cd9c:	6823      	ldr	r3, [r4, #0]
 800cd9e:	441e      	add	r6, r3
 800cda0:	6026      	str	r6, [r4, #0]
 800cda2:	2000      	movs	r0, #0
 800cda4:	e7dc      	b.n	800cd60 <__ssputs_r+0x58>
 800cda6:	462a      	mov	r2, r5
 800cda8:	f000 f92b 	bl	800d002 <_realloc_r>
 800cdac:	4606      	mov	r6, r0
 800cdae:	2800      	cmp	r0, #0
 800cdb0:	d1e2      	bne.n	800cd78 <__ssputs_r+0x70>
 800cdb2:	6921      	ldr	r1, [r4, #16]
 800cdb4:	4650      	mov	r0, sl
 800cdb6:	f7fe f92b 	bl	800b010 <_free_r>
 800cdba:	e7c8      	b.n	800cd4e <__ssputs_r+0x46>

0800cdbc <_svfiprintf_r>:
 800cdbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cdc0:	461d      	mov	r5, r3
 800cdc2:	898b      	ldrh	r3, [r1, #12]
 800cdc4:	061f      	lsls	r7, r3, #24
 800cdc6:	b09d      	sub	sp, #116	; 0x74
 800cdc8:	4680      	mov	r8, r0
 800cdca:	460c      	mov	r4, r1
 800cdcc:	4616      	mov	r6, r2
 800cdce:	d50f      	bpl.n	800cdf0 <_svfiprintf_r+0x34>
 800cdd0:	690b      	ldr	r3, [r1, #16]
 800cdd2:	b96b      	cbnz	r3, 800cdf0 <_svfiprintf_r+0x34>
 800cdd4:	2140      	movs	r1, #64	; 0x40
 800cdd6:	f7fe f969 	bl	800b0ac <_malloc_r>
 800cdda:	6020      	str	r0, [r4, #0]
 800cddc:	6120      	str	r0, [r4, #16]
 800cdde:	b928      	cbnz	r0, 800cdec <_svfiprintf_r+0x30>
 800cde0:	230c      	movs	r3, #12
 800cde2:	f8c8 3000 	str.w	r3, [r8]
 800cde6:	f04f 30ff 	mov.w	r0, #4294967295
 800cdea:	e0c8      	b.n	800cf7e <_svfiprintf_r+0x1c2>
 800cdec:	2340      	movs	r3, #64	; 0x40
 800cdee:	6163      	str	r3, [r4, #20]
 800cdf0:	2300      	movs	r3, #0
 800cdf2:	9309      	str	r3, [sp, #36]	; 0x24
 800cdf4:	2320      	movs	r3, #32
 800cdf6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cdfa:	2330      	movs	r3, #48	; 0x30
 800cdfc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ce00:	9503      	str	r5, [sp, #12]
 800ce02:	f04f 0b01 	mov.w	fp, #1
 800ce06:	4637      	mov	r7, r6
 800ce08:	463d      	mov	r5, r7
 800ce0a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800ce0e:	b10b      	cbz	r3, 800ce14 <_svfiprintf_r+0x58>
 800ce10:	2b25      	cmp	r3, #37	; 0x25
 800ce12:	d13e      	bne.n	800ce92 <_svfiprintf_r+0xd6>
 800ce14:	ebb7 0a06 	subs.w	sl, r7, r6
 800ce18:	d00b      	beq.n	800ce32 <_svfiprintf_r+0x76>
 800ce1a:	4653      	mov	r3, sl
 800ce1c:	4632      	mov	r2, r6
 800ce1e:	4621      	mov	r1, r4
 800ce20:	4640      	mov	r0, r8
 800ce22:	f7ff ff71 	bl	800cd08 <__ssputs_r>
 800ce26:	3001      	adds	r0, #1
 800ce28:	f000 80a4 	beq.w	800cf74 <_svfiprintf_r+0x1b8>
 800ce2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ce2e:	4453      	add	r3, sl
 800ce30:	9309      	str	r3, [sp, #36]	; 0x24
 800ce32:	783b      	ldrb	r3, [r7, #0]
 800ce34:	2b00      	cmp	r3, #0
 800ce36:	f000 809d 	beq.w	800cf74 <_svfiprintf_r+0x1b8>
 800ce3a:	2300      	movs	r3, #0
 800ce3c:	f04f 32ff 	mov.w	r2, #4294967295
 800ce40:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ce44:	9304      	str	r3, [sp, #16]
 800ce46:	9307      	str	r3, [sp, #28]
 800ce48:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ce4c:	931a      	str	r3, [sp, #104]	; 0x68
 800ce4e:	462f      	mov	r7, r5
 800ce50:	2205      	movs	r2, #5
 800ce52:	f817 1b01 	ldrb.w	r1, [r7], #1
 800ce56:	4850      	ldr	r0, [pc, #320]	; (800cf98 <_svfiprintf_r+0x1dc>)
 800ce58:	f7f3 f9c2 	bl	80001e0 <memchr>
 800ce5c:	9b04      	ldr	r3, [sp, #16]
 800ce5e:	b9d0      	cbnz	r0, 800ce96 <_svfiprintf_r+0xda>
 800ce60:	06d9      	lsls	r1, r3, #27
 800ce62:	bf44      	itt	mi
 800ce64:	2220      	movmi	r2, #32
 800ce66:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800ce6a:	071a      	lsls	r2, r3, #28
 800ce6c:	bf44      	itt	mi
 800ce6e:	222b      	movmi	r2, #43	; 0x2b
 800ce70:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800ce74:	782a      	ldrb	r2, [r5, #0]
 800ce76:	2a2a      	cmp	r2, #42	; 0x2a
 800ce78:	d015      	beq.n	800cea6 <_svfiprintf_r+0xea>
 800ce7a:	9a07      	ldr	r2, [sp, #28]
 800ce7c:	462f      	mov	r7, r5
 800ce7e:	2000      	movs	r0, #0
 800ce80:	250a      	movs	r5, #10
 800ce82:	4639      	mov	r1, r7
 800ce84:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ce88:	3b30      	subs	r3, #48	; 0x30
 800ce8a:	2b09      	cmp	r3, #9
 800ce8c:	d94d      	bls.n	800cf2a <_svfiprintf_r+0x16e>
 800ce8e:	b1b8      	cbz	r0, 800cec0 <_svfiprintf_r+0x104>
 800ce90:	e00f      	b.n	800ceb2 <_svfiprintf_r+0xf6>
 800ce92:	462f      	mov	r7, r5
 800ce94:	e7b8      	b.n	800ce08 <_svfiprintf_r+0x4c>
 800ce96:	4a40      	ldr	r2, [pc, #256]	; (800cf98 <_svfiprintf_r+0x1dc>)
 800ce98:	1a80      	subs	r0, r0, r2
 800ce9a:	fa0b f000 	lsl.w	r0, fp, r0
 800ce9e:	4318      	orrs	r0, r3
 800cea0:	9004      	str	r0, [sp, #16]
 800cea2:	463d      	mov	r5, r7
 800cea4:	e7d3      	b.n	800ce4e <_svfiprintf_r+0x92>
 800cea6:	9a03      	ldr	r2, [sp, #12]
 800cea8:	1d11      	adds	r1, r2, #4
 800ceaa:	6812      	ldr	r2, [r2, #0]
 800ceac:	9103      	str	r1, [sp, #12]
 800ceae:	2a00      	cmp	r2, #0
 800ceb0:	db01      	blt.n	800ceb6 <_svfiprintf_r+0xfa>
 800ceb2:	9207      	str	r2, [sp, #28]
 800ceb4:	e004      	b.n	800cec0 <_svfiprintf_r+0x104>
 800ceb6:	4252      	negs	r2, r2
 800ceb8:	f043 0302 	orr.w	r3, r3, #2
 800cebc:	9207      	str	r2, [sp, #28]
 800cebe:	9304      	str	r3, [sp, #16]
 800cec0:	783b      	ldrb	r3, [r7, #0]
 800cec2:	2b2e      	cmp	r3, #46	; 0x2e
 800cec4:	d10c      	bne.n	800cee0 <_svfiprintf_r+0x124>
 800cec6:	787b      	ldrb	r3, [r7, #1]
 800cec8:	2b2a      	cmp	r3, #42	; 0x2a
 800ceca:	d133      	bne.n	800cf34 <_svfiprintf_r+0x178>
 800cecc:	9b03      	ldr	r3, [sp, #12]
 800cece:	1d1a      	adds	r2, r3, #4
 800ced0:	681b      	ldr	r3, [r3, #0]
 800ced2:	9203      	str	r2, [sp, #12]
 800ced4:	2b00      	cmp	r3, #0
 800ced6:	bfb8      	it	lt
 800ced8:	f04f 33ff 	movlt.w	r3, #4294967295
 800cedc:	3702      	adds	r7, #2
 800cede:	9305      	str	r3, [sp, #20]
 800cee0:	4d2e      	ldr	r5, [pc, #184]	; (800cf9c <_svfiprintf_r+0x1e0>)
 800cee2:	7839      	ldrb	r1, [r7, #0]
 800cee4:	2203      	movs	r2, #3
 800cee6:	4628      	mov	r0, r5
 800cee8:	f7f3 f97a 	bl	80001e0 <memchr>
 800ceec:	b138      	cbz	r0, 800cefe <_svfiprintf_r+0x142>
 800ceee:	2340      	movs	r3, #64	; 0x40
 800cef0:	1b40      	subs	r0, r0, r5
 800cef2:	fa03 f000 	lsl.w	r0, r3, r0
 800cef6:	9b04      	ldr	r3, [sp, #16]
 800cef8:	4303      	orrs	r3, r0
 800cefa:	3701      	adds	r7, #1
 800cefc:	9304      	str	r3, [sp, #16]
 800cefe:	7839      	ldrb	r1, [r7, #0]
 800cf00:	4827      	ldr	r0, [pc, #156]	; (800cfa0 <_svfiprintf_r+0x1e4>)
 800cf02:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cf06:	2206      	movs	r2, #6
 800cf08:	1c7e      	adds	r6, r7, #1
 800cf0a:	f7f3 f969 	bl	80001e0 <memchr>
 800cf0e:	2800      	cmp	r0, #0
 800cf10:	d038      	beq.n	800cf84 <_svfiprintf_r+0x1c8>
 800cf12:	4b24      	ldr	r3, [pc, #144]	; (800cfa4 <_svfiprintf_r+0x1e8>)
 800cf14:	bb13      	cbnz	r3, 800cf5c <_svfiprintf_r+0x1a0>
 800cf16:	9b03      	ldr	r3, [sp, #12]
 800cf18:	3307      	adds	r3, #7
 800cf1a:	f023 0307 	bic.w	r3, r3, #7
 800cf1e:	3308      	adds	r3, #8
 800cf20:	9303      	str	r3, [sp, #12]
 800cf22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cf24:	444b      	add	r3, r9
 800cf26:	9309      	str	r3, [sp, #36]	; 0x24
 800cf28:	e76d      	b.n	800ce06 <_svfiprintf_r+0x4a>
 800cf2a:	fb05 3202 	mla	r2, r5, r2, r3
 800cf2e:	2001      	movs	r0, #1
 800cf30:	460f      	mov	r7, r1
 800cf32:	e7a6      	b.n	800ce82 <_svfiprintf_r+0xc6>
 800cf34:	2300      	movs	r3, #0
 800cf36:	3701      	adds	r7, #1
 800cf38:	9305      	str	r3, [sp, #20]
 800cf3a:	4619      	mov	r1, r3
 800cf3c:	250a      	movs	r5, #10
 800cf3e:	4638      	mov	r0, r7
 800cf40:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cf44:	3a30      	subs	r2, #48	; 0x30
 800cf46:	2a09      	cmp	r2, #9
 800cf48:	d903      	bls.n	800cf52 <_svfiprintf_r+0x196>
 800cf4a:	2b00      	cmp	r3, #0
 800cf4c:	d0c8      	beq.n	800cee0 <_svfiprintf_r+0x124>
 800cf4e:	9105      	str	r1, [sp, #20]
 800cf50:	e7c6      	b.n	800cee0 <_svfiprintf_r+0x124>
 800cf52:	fb05 2101 	mla	r1, r5, r1, r2
 800cf56:	2301      	movs	r3, #1
 800cf58:	4607      	mov	r7, r0
 800cf5a:	e7f0      	b.n	800cf3e <_svfiprintf_r+0x182>
 800cf5c:	ab03      	add	r3, sp, #12
 800cf5e:	9300      	str	r3, [sp, #0]
 800cf60:	4622      	mov	r2, r4
 800cf62:	4b11      	ldr	r3, [pc, #68]	; (800cfa8 <_svfiprintf_r+0x1ec>)
 800cf64:	a904      	add	r1, sp, #16
 800cf66:	4640      	mov	r0, r8
 800cf68:	f7fe f98e 	bl	800b288 <_printf_float>
 800cf6c:	f1b0 3fff 	cmp.w	r0, #4294967295
 800cf70:	4681      	mov	r9, r0
 800cf72:	d1d6      	bne.n	800cf22 <_svfiprintf_r+0x166>
 800cf74:	89a3      	ldrh	r3, [r4, #12]
 800cf76:	065b      	lsls	r3, r3, #25
 800cf78:	f53f af35 	bmi.w	800cde6 <_svfiprintf_r+0x2a>
 800cf7c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cf7e:	b01d      	add	sp, #116	; 0x74
 800cf80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf84:	ab03      	add	r3, sp, #12
 800cf86:	9300      	str	r3, [sp, #0]
 800cf88:	4622      	mov	r2, r4
 800cf8a:	4b07      	ldr	r3, [pc, #28]	; (800cfa8 <_svfiprintf_r+0x1ec>)
 800cf8c:	a904      	add	r1, sp, #16
 800cf8e:	4640      	mov	r0, r8
 800cf90:	f7fe fc30 	bl	800b7f4 <_printf_i>
 800cf94:	e7ea      	b.n	800cf6c <_svfiprintf_r+0x1b0>
 800cf96:	bf00      	nop
 800cf98:	0800d574 	.word	0x0800d574
 800cf9c:	0800d57a 	.word	0x0800d57a
 800cfa0:	0800d57e 	.word	0x0800d57e
 800cfa4:	0800b289 	.word	0x0800b289
 800cfa8:	0800cd09 	.word	0x0800cd09

0800cfac <__ascii_mbtowc>:
 800cfac:	b082      	sub	sp, #8
 800cfae:	b901      	cbnz	r1, 800cfb2 <__ascii_mbtowc+0x6>
 800cfb0:	a901      	add	r1, sp, #4
 800cfb2:	b142      	cbz	r2, 800cfc6 <__ascii_mbtowc+0x1a>
 800cfb4:	b14b      	cbz	r3, 800cfca <__ascii_mbtowc+0x1e>
 800cfb6:	7813      	ldrb	r3, [r2, #0]
 800cfb8:	600b      	str	r3, [r1, #0]
 800cfba:	7812      	ldrb	r2, [r2, #0]
 800cfbc:	1c10      	adds	r0, r2, #0
 800cfbe:	bf18      	it	ne
 800cfc0:	2001      	movne	r0, #1
 800cfc2:	b002      	add	sp, #8
 800cfc4:	4770      	bx	lr
 800cfc6:	4610      	mov	r0, r2
 800cfc8:	e7fb      	b.n	800cfc2 <__ascii_mbtowc+0x16>
 800cfca:	f06f 0001 	mvn.w	r0, #1
 800cfce:	e7f8      	b.n	800cfc2 <__ascii_mbtowc+0x16>

0800cfd0 <memmove>:
 800cfd0:	4288      	cmp	r0, r1
 800cfd2:	b510      	push	{r4, lr}
 800cfd4:	eb01 0302 	add.w	r3, r1, r2
 800cfd8:	d807      	bhi.n	800cfea <memmove+0x1a>
 800cfda:	1e42      	subs	r2, r0, #1
 800cfdc:	4299      	cmp	r1, r3
 800cfde:	d00a      	beq.n	800cff6 <memmove+0x26>
 800cfe0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cfe4:	f802 4f01 	strb.w	r4, [r2, #1]!
 800cfe8:	e7f8      	b.n	800cfdc <memmove+0xc>
 800cfea:	4283      	cmp	r3, r0
 800cfec:	d9f5      	bls.n	800cfda <memmove+0xa>
 800cfee:	1881      	adds	r1, r0, r2
 800cff0:	1ad2      	subs	r2, r2, r3
 800cff2:	42d3      	cmn	r3, r2
 800cff4:	d100      	bne.n	800cff8 <memmove+0x28>
 800cff6:	bd10      	pop	{r4, pc}
 800cff8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800cffc:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800d000:	e7f7      	b.n	800cff2 <memmove+0x22>

0800d002 <_realloc_r>:
 800d002:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d004:	4607      	mov	r7, r0
 800d006:	4614      	mov	r4, r2
 800d008:	460e      	mov	r6, r1
 800d00a:	b921      	cbnz	r1, 800d016 <_realloc_r+0x14>
 800d00c:	4611      	mov	r1, r2
 800d00e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800d012:	f7fe b84b 	b.w	800b0ac <_malloc_r>
 800d016:	b922      	cbnz	r2, 800d022 <_realloc_r+0x20>
 800d018:	f7fd fffa 	bl	800b010 <_free_r>
 800d01c:	4625      	mov	r5, r4
 800d01e:	4628      	mov	r0, r5
 800d020:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d022:	f000 f821 	bl	800d068 <_malloc_usable_size_r>
 800d026:	42a0      	cmp	r0, r4
 800d028:	d20f      	bcs.n	800d04a <_realloc_r+0x48>
 800d02a:	4621      	mov	r1, r4
 800d02c:	4638      	mov	r0, r7
 800d02e:	f7fe f83d 	bl	800b0ac <_malloc_r>
 800d032:	4605      	mov	r5, r0
 800d034:	2800      	cmp	r0, #0
 800d036:	d0f2      	beq.n	800d01e <_realloc_r+0x1c>
 800d038:	4631      	mov	r1, r6
 800d03a:	4622      	mov	r2, r4
 800d03c:	f7ff fb6e 	bl	800c71c <memcpy>
 800d040:	4631      	mov	r1, r6
 800d042:	4638      	mov	r0, r7
 800d044:	f7fd ffe4 	bl	800b010 <_free_r>
 800d048:	e7e9      	b.n	800d01e <_realloc_r+0x1c>
 800d04a:	4635      	mov	r5, r6
 800d04c:	e7e7      	b.n	800d01e <_realloc_r+0x1c>

0800d04e <__ascii_wctomb>:
 800d04e:	b149      	cbz	r1, 800d064 <__ascii_wctomb+0x16>
 800d050:	2aff      	cmp	r2, #255	; 0xff
 800d052:	bf85      	ittet	hi
 800d054:	238a      	movhi	r3, #138	; 0x8a
 800d056:	6003      	strhi	r3, [r0, #0]
 800d058:	700a      	strbls	r2, [r1, #0]
 800d05a:	f04f 30ff 	movhi.w	r0, #4294967295
 800d05e:	bf98      	it	ls
 800d060:	2001      	movls	r0, #1
 800d062:	4770      	bx	lr
 800d064:	4608      	mov	r0, r1
 800d066:	4770      	bx	lr

0800d068 <_malloc_usable_size_r>:
 800d068:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d06c:	1f18      	subs	r0, r3, #4
 800d06e:	2b00      	cmp	r3, #0
 800d070:	bfbc      	itt	lt
 800d072:	580b      	ldrlt	r3, [r1, r0]
 800d074:	18c0      	addlt	r0, r0, r3
 800d076:	4770      	bx	lr

0800d078 <ceil>:
 800d078:	ec51 0b10 	vmov	r0, r1, d0
 800d07c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d080:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800d084:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800d088:	2e13      	cmp	r6, #19
 800d08a:	460c      	mov	r4, r1
 800d08c:	ee10 5a10 	vmov	r5, s0
 800d090:	4680      	mov	r8, r0
 800d092:	dc30      	bgt.n	800d0f6 <ceil+0x7e>
 800d094:	2e00      	cmp	r6, #0
 800d096:	da12      	bge.n	800d0be <ceil+0x46>
 800d098:	a333      	add	r3, pc, #204	; (adr r3, 800d168 <ceil+0xf0>)
 800d09a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d09e:	f7f3 f8f5 	bl	800028c <__adddf3>
 800d0a2:	2200      	movs	r2, #0
 800d0a4:	2300      	movs	r3, #0
 800d0a6:	f7f3 fd37 	bl	8000b18 <__aeabi_dcmpgt>
 800d0aa:	b128      	cbz	r0, 800d0b8 <ceil+0x40>
 800d0ac:	2c00      	cmp	r4, #0
 800d0ae:	db55      	blt.n	800d15c <ceil+0xe4>
 800d0b0:	432c      	orrs	r4, r5
 800d0b2:	d057      	beq.n	800d164 <ceil+0xec>
 800d0b4:	4c2e      	ldr	r4, [pc, #184]	; (800d170 <ceil+0xf8>)
 800d0b6:	2500      	movs	r5, #0
 800d0b8:	4621      	mov	r1, r4
 800d0ba:	4628      	mov	r0, r5
 800d0bc:	e025      	b.n	800d10a <ceil+0x92>
 800d0be:	4f2d      	ldr	r7, [pc, #180]	; (800d174 <ceil+0xfc>)
 800d0c0:	4137      	asrs	r7, r6
 800d0c2:	ea01 0307 	and.w	r3, r1, r7
 800d0c6:	4303      	orrs	r3, r0
 800d0c8:	d01f      	beq.n	800d10a <ceil+0x92>
 800d0ca:	a327      	add	r3, pc, #156	; (adr r3, 800d168 <ceil+0xf0>)
 800d0cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0d0:	f7f3 f8dc 	bl	800028c <__adddf3>
 800d0d4:	2200      	movs	r2, #0
 800d0d6:	2300      	movs	r3, #0
 800d0d8:	f7f3 fd1e 	bl	8000b18 <__aeabi_dcmpgt>
 800d0dc:	2800      	cmp	r0, #0
 800d0de:	d0eb      	beq.n	800d0b8 <ceil+0x40>
 800d0e0:	2c00      	cmp	r4, #0
 800d0e2:	bfc2      	ittt	gt
 800d0e4:	f44f 1380 	movgt.w	r3, #1048576	; 0x100000
 800d0e8:	fa43 f606 	asrgt.w	r6, r3, r6
 800d0ec:	19a4      	addgt	r4, r4, r6
 800d0ee:	ea24 0407 	bic.w	r4, r4, r7
 800d0f2:	2500      	movs	r5, #0
 800d0f4:	e7e0      	b.n	800d0b8 <ceil+0x40>
 800d0f6:	2e33      	cmp	r6, #51	; 0x33
 800d0f8:	dd0b      	ble.n	800d112 <ceil+0x9a>
 800d0fa:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800d0fe:	d104      	bne.n	800d10a <ceil+0x92>
 800d100:	ee10 2a10 	vmov	r2, s0
 800d104:	460b      	mov	r3, r1
 800d106:	f7f3 f8c1 	bl	800028c <__adddf3>
 800d10a:	ec41 0b10 	vmov	d0, r0, r1
 800d10e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d112:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800d116:	f04f 33ff 	mov.w	r3, #4294967295
 800d11a:	fa23 f707 	lsr.w	r7, r3, r7
 800d11e:	4207      	tst	r7, r0
 800d120:	d0f3      	beq.n	800d10a <ceil+0x92>
 800d122:	a311      	add	r3, pc, #68	; (adr r3, 800d168 <ceil+0xf0>)
 800d124:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d128:	f7f3 f8b0 	bl	800028c <__adddf3>
 800d12c:	2200      	movs	r2, #0
 800d12e:	2300      	movs	r3, #0
 800d130:	f7f3 fcf2 	bl	8000b18 <__aeabi_dcmpgt>
 800d134:	2800      	cmp	r0, #0
 800d136:	d0bf      	beq.n	800d0b8 <ceil+0x40>
 800d138:	2c00      	cmp	r4, #0
 800d13a:	dd02      	ble.n	800d142 <ceil+0xca>
 800d13c:	2e14      	cmp	r6, #20
 800d13e:	d103      	bne.n	800d148 <ceil+0xd0>
 800d140:	3401      	adds	r4, #1
 800d142:	ea25 0507 	bic.w	r5, r5, r7
 800d146:	e7b7      	b.n	800d0b8 <ceil+0x40>
 800d148:	2301      	movs	r3, #1
 800d14a:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800d14e:	fa03 f606 	lsl.w	r6, r3, r6
 800d152:	4435      	add	r5, r6
 800d154:	4545      	cmp	r5, r8
 800d156:	bf38      	it	cc
 800d158:	18e4      	addcc	r4, r4, r3
 800d15a:	e7f2      	b.n	800d142 <ceil+0xca>
 800d15c:	2500      	movs	r5, #0
 800d15e:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800d162:	e7a9      	b.n	800d0b8 <ceil+0x40>
 800d164:	4625      	mov	r5, r4
 800d166:	e7a7      	b.n	800d0b8 <ceil+0x40>
 800d168:	8800759c 	.word	0x8800759c
 800d16c:	7e37e43c 	.word	0x7e37e43c
 800d170:	3ff00000 	.word	0x3ff00000
 800d174:	000fffff 	.word	0x000fffff

0800d178 <floor>:
 800d178:	ec51 0b10 	vmov	r0, r1, d0
 800d17c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d180:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800d184:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800d188:	2e13      	cmp	r6, #19
 800d18a:	460c      	mov	r4, r1
 800d18c:	ee10 5a10 	vmov	r5, s0
 800d190:	4680      	mov	r8, r0
 800d192:	dc34      	bgt.n	800d1fe <floor+0x86>
 800d194:	2e00      	cmp	r6, #0
 800d196:	da16      	bge.n	800d1c6 <floor+0x4e>
 800d198:	a335      	add	r3, pc, #212	; (adr r3, 800d270 <floor+0xf8>)
 800d19a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d19e:	f7f3 f875 	bl	800028c <__adddf3>
 800d1a2:	2200      	movs	r2, #0
 800d1a4:	2300      	movs	r3, #0
 800d1a6:	f7f3 fcb7 	bl	8000b18 <__aeabi_dcmpgt>
 800d1aa:	b148      	cbz	r0, 800d1c0 <floor+0x48>
 800d1ac:	2c00      	cmp	r4, #0
 800d1ae:	da59      	bge.n	800d264 <floor+0xec>
 800d1b0:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800d1b4:	4a30      	ldr	r2, [pc, #192]	; (800d278 <floor+0x100>)
 800d1b6:	432b      	orrs	r3, r5
 800d1b8:	2500      	movs	r5, #0
 800d1ba:	42ab      	cmp	r3, r5
 800d1bc:	bf18      	it	ne
 800d1be:	4614      	movne	r4, r2
 800d1c0:	4621      	mov	r1, r4
 800d1c2:	4628      	mov	r0, r5
 800d1c4:	e025      	b.n	800d212 <floor+0x9a>
 800d1c6:	4f2d      	ldr	r7, [pc, #180]	; (800d27c <floor+0x104>)
 800d1c8:	4137      	asrs	r7, r6
 800d1ca:	ea01 0307 	and.w	r3, r1, r7
 800d1ce:	4303      	orrs	r3, r0
 800d1d0:	d01f      	beq.n	800d212 <floor+0x9a>
 800d1d2:	a327      	add	r3, pc, #156	; (adr r3, 800d270 <floor+0xf8>)
 800d1d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1d8:	f7f3 f858 	bl	800028c <__adddf3>
 800d1dc:	2200      	movs	r2, #0
 800d1de:	2300      	movs	r3, #0
 800d1e0:	f7f3 fc9a 	bl	8000b18 <__aeabi_dcmpgt>
 800d1e4:	2800      	cmp	r0, #0
 800d1e6:	d0eb      	beq.n	800d1c0 <floor+0x48>
 800d1e8:	2c00      	cmp	r4, #0
 800d1ea:	bfbe      	ittt	lt
 800d1ec:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800d1f0:	fa43 f606 	asrlt.w	r6, r3, r6
 800d1f4:	19a4      	addlt	r4, r4, r6
 800d1f6:	ea24 0407 	bic.w	r4, r4, r7
 800d1fa:	2500      	movs	r5, #0
 800d1fc:	e7e0      	b.n	800d1c0 <floor+0x48>
 800d1fe:	2e33      	cmp	r6, #51	; 0x33
 800d200:	dd0b      	ble.n	800d21a <floor+0xa2>
 800d202:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800d206:	d104      	bne.n	800d212 <floor+0x9a>
 800d208:	ee10 2a10 	vmov	r2, s0
 800d20c:	460b      	mov	r3, r1
 800d20e:	f7f3 f83d 	bl	800028c <__adddf3>
 800d212:	ec41 0b10 	vmov	d0, r0, r1
 800d216:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d21a:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800d21e:	f04f 33ff 	mov.w	r3, #4294967295
 800d222:	fa23 f707 	lsr.w	r7, r3, r7
 800d226:	4207      	tst	r7, r0
 800d228:	d0f3      	beq.n	800d212 <floor+0x9a>
 800d22a:	a311      	add	r3, pc, #68	; (adr r3, 800d270 <floor+0xf8>)
 800d22c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d230:	f7f3 f82c 	bl	800028c <__adddf3>
 800d234:	2200      	movs	r2, #0
 800d236:	2300      	movs	r3, #0
 800d238:	f7f3 fc6e 	bl	8000b18 <__aeabi_dcmpgt>
 800d23c:	2800      	cmp	r0, #0
 800d23e:	d0bf      	beq.n	800d1c0 <floor+0x48>
 800d240:	2c00      	cmp	r4, #0
 800d242:	da02      	bge.n	800d24a <floor+0xd2>
 800d244:	2e14      	cmp	r6, #20
 800d246:	d103      	bne.n	800d250 <floor+0xd8>
 800d248:	3401      	adds	r4, #1
 800d24a:	ea25 0507 	bic.w	r5, r5, r7
 800d24e:	e7b7      	b.n	800d1c0 <floor+0x48>
 800d250:	2301      	movs	r3, #1
 800d252:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800d256:	fa03 f606 	lsl.w	r6, r3, r6
 800d25a:	4435      	add	r5, r6
 800d25c:	4545      	cmp	r5, r8
 800d25e:	bf38      	it	cc
 800d260:	18e4      	addcc	r4, r4, r3
 800d262:	e7f2      	b.n	800d24a <floor+0xd2>
 800d264:	2500      	movs	r5, #0
 800d266:	462c      	mov	r4, r5
 800d268:	e7aa      	b.n	800d1c0 <floor+0x48>
 800d26a:	bf00      	nop
 800d26c:	f3af 8000 	nop.w
 800d270:	8800759c 	.word	0x8800759c
 800d274:	7e37e43c 	.word	0x7e37e43c
 800d278:	bff00000 	.word	0xbff00000
 800d27c:	000fffff 	.word	0x000fffff

0800d280 <fmax>:
 800d280:	b508      	push	{r3, lr}
 800d282:	ed2d 8b04 	vpush	{d8-d9}
 800d286:	eeb0 8a40 	vmov.f32	s16, s0
 800d28a:	eef0 8a60 	vmov.f32	s17, s1
 800d28e:	eeb0 9a41 	vmov.f32	s18, s2
 800d292:	eef0 9a61 	vmov.f32	s19, s3
 800d296:	f000 f841 	bl	800d31c <__fpclassifyd>
 800d29a:	b168      	cbz	r0, 800d2b8 <fmax+0x38>
 800d29c:	eeb0 0a49 	vmov.f32	s0, s18
 800d2a0:	eef0 0a69 	vmov.f32	s1, s19
 800d2a4:	f000 f83a 	bl	800d31c <__fpclassifyd>
 800d2a8:	b150      	cbz	r0, 800d2c0 <fmax+0x40>
 800d2aa:	ec53 2b19 	vmov	r2, r3, d9
 800d2ae:	ec51 0b18 	vmov	r0, r1, d8
 800d2b2:	f7f3 fc31 	bl	8000b18 <__aeabi_dcmpgt>
 800d2b6:	b918      	cbnz	r0, 800d2c0 <fmax+0x40>
 800d2b8:	eeb0 8a49 	vmov.f32	s16, s18
 800d2bc:	eef0 8a69 	vmov.f32	s17, s19
 800d2c0:	eeb0 0a48 	vmov.f32	s0, s16
 800d2c4:	eef0 0a68 	vmov.f32	s1, s17
 800d2c8:	ecbd 8b04 	vpop	{d8-d9}
 800d2cc:	bd08      	pop	{r3, pc}

0800d2ce <fmin>:
 800d2ce:	b508      	push	{r3, lr}
 800d2d0:	ed2d 8b04 	vpush	{d8-d9}
 800d2d4:	eeb0 8a40 	vmov.f32	s16, s0
 800d2d8:	eef0 8a60 	vmov.f32	s17, s1
 800d2dc:	eeb0 9a41 	vmov.f32	s18, s2
 800d2e0:	eef0 9a61 	vmov.f32	s19, s3
 800d2e4:	f000 f81a 	bl	800d31c <__fpclassifyd>
 800d2e8:	b168      	cbz	r0, 800d306 <fmin+0x38>
 800d2ea:	eeb0 0a49 	vmov.f32	s0, s18
 800d2ee:	eef0 0a69 	vmov.f32	s1, s19
 800d2f2:	f000 f813 	bl	800d31c <__fpclassifyd>
 800d2f6:	b150      	cbz	r0, 800d30e <fmin+0x40>
 800d2f8:	ec53 2b19 	vmov	r2, r3, d9
 800d2fc:	ec51 0b18 	vmov	r0, r1, d8
 800d300:	f7f3 fbec 	bl	8000adc <__aeabi_dcmplt>
 800d304:	b918      	cbnz	r0, 800d30e <fmin+0x40>
 800d306:	eeb0 8a49 	vmov.f32	s16, s18
 800d30a:	eef0 8a69 	vmov.f32	s17, s19
 800d30e:	eeb0 0a48 	vmov.f32	s0, s16
 800d312:	eef0 0a68 	vmov.f32	s1, s17
 800d316:	ecbd 8b04 	vpop	{d8-d9}
 800d31a:	bd08      	pop	{r3, pc}

0800d31c <__fpclassifyd>:
 800d31c:	ec51 0b10 	vmov	r0, r1, d0
 800d320:	f031 4200 	bics.w	r2, r1, #2147483648	; 0x80000000
 800d324:	b510      	push	{r4, lr}
 800d326:	460b      	mov	r3, r1
 800d328:	d01b      	beq.n	800d362 <__fpclassifyd+0x46>
 800d32a:	f5a1 1480 	sub.w	r4, r1, #1048576	; 0x100000
 800d32e:	490f      	ldr	r1, [pc, #60]	; (800d36c <__fpclassifyd+0x50>)
 800d330:	428c      	cmp	r4, r1
 800d332:	d910      	bls.n	800d356 <__fpclassifyd+0x3a>
 800d334:	f103 43ff 	add.w	r3, r3, #2139095040	; 0x7f800000
 800d338:	490c      	ldr	r1, [pc, #48]	; (800d36c <__fpclassifyd+0x50>)
 800d33a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800d33e:	428b      	cmp	r3, r1
 800d340:	d909      	bls.n	800d356 <__fpclassifyd+0x3a>
 800d342:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 800d346:	d308      	bcc.n	800d35a <__fpclassifyd+0x3e>
 800d348:	4b09      	ldr	r3, [pc, #36]	; (800d370 <__fpclassifyd+0x54>)
 800d34a:	429a      	cmp	r2, r3
 800d34c:	d107      	bne.n	800d35e <__fpclassifyd+0x42>
 800d34e:	fab0 f080 	clz	r0, r0
 800d352:	0940      	lsrs	r0, r0, #5
 800d354:	bd10      	pop	{r4, pc}
 800d356:	2004      	movs	r0, #4
 800d358:	e7fc      	b.n	800d354 <__fpclassifyd+0x38>
 800d35a:	2003      	movs	r0, #3
 800d35c:	e7fa      	b.n	800d354 <__fpclassifyd+0x38>
 800d35e:	2000      	movs	r0, #0
 800d360:	e7f8      	b.n	800d354 <__fpclassifyd+0x38>
 800d362:	2800      	cmp	r0, #0
 800d364:	d1e6      	bne.n	800d334 <__fpclassifyd+0x18>
 800d366:	2002      	movs	r0, #2
 800d368:	e7f4      	b.n	800d354 <__fpclassifyd+0x38>
 800d36a:	bf00      	nop
 800d36c:	7fdfffff 	.word	0x7fdfffff
 800d370:	7ff00000 	.word	0x7ff00000

0800d374 <_init>:
 800d374:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d376:	bf00      	nop
 800d378:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d37a:	bc08      	pop	{r3}
 800d37c:	469e      	mov	lr, r3
 800d37e:	4770      	bx	lr

0800d380 <_fini>:
 800d380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d382:	bf00      	nop
 800d384:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d386:	bc08      	pop	{r3}
 800d388:	469e      	mov	lr, r3
 800d38a:	4770      	bx	lr
