
---------- Begin Simulation Statistics ----------
host_inst_rate                                 232128                       # Simulator instruction rate (inst/s)
host_mem_usage                                 403460                       # Number of bytes of host memory used
host_seconds                                    86.16                       # Real time elapsed on the host
host_tick_rate                              281502798                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.024254                       # Number of seconds simulated
sim_ticks                                 24254236000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            2851753                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 34473.814483                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 23669.047581                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                2363506                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    16831736500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.171209                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               488247                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            174570                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   7424388500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.109994                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          313675                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1670212                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 64299.037617                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 49206.555072                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1199173                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   30287354380                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.282023                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              471039                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           262102                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  10281069997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.125096                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         208937                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 60066.563058                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   6.817063                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           55774                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   3350152488                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             4521965                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 49118.918529                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 33878.782915                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 3562679                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     47119090880                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.212139                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                959286                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             436672                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  17705458497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.115572                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           522612                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.998075                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1022.028544                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            4521965                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 49118.918529                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 33878.782915                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                3562679                       # number of overall hits
system.cpu.dcache.overall_miss_latency    47119090880                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.212139                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               959286                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            436672                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  17705458497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.115572                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          522612                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 521588                       # number of replacements
system.cpu.dcache.sampled_refs                 522612                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1022.028544                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3562679                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500251725000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   208529                       # number of writebacks
system.cpu.dtb.data_accesses                        2                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            2                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        2                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            2                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           12049529                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency        60500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 58842.592593                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               12049473                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        3388000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                   56                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      3177500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses              54                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               219081.327273                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            12049529                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency        60500                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 58842.592593                       # average overall mshr miss latency
system.cpu.icache.demand_hits                12049473                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         3388000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000005                       # miss rate for demand accesses
system.cpu.icache.demand_misses                    56                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      3177500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses               54                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.105792                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             54.165702                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           12049529                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency        60500                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 58842.592593                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               12049473                       # number of overall hits
system.cpu.icache.overall_miss_latency        3388000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000005                       # miss rate for overall accesses
system.cpu.icache.overall_misses                   56                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      3177500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses              54                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                     55                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 54.165702                       # Cycle average of tags in use
system.cpu.icache.total_refs                 12049473                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 2                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 93563.884379                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     25413915839                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                271621                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                   208937                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     104405.717414                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 95211.804027                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                       124913                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           8772586000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.402150                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      84024                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                   11320                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      6922279000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.347971                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 72704                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     313732                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       106449.090409                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  108548.783993                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         273769                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             4254025000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.127379                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        39963                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     12123                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        3021672500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.088729                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   27837                       # number of ReadReq MSHR misses
system.l2.Writeback_accesses                   208529                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       208529                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.063332                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      522669                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        105064.329325                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   98904.441969                       # average overall mshr miss latency
system.l2.demand_hits                          398682                       # number of demand (read+write) hits
system.l2.demand_miss_latency             13026611000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.237219                       # miss rate for demand accesses
system.l2.demand_misses                        123987                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      23443                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         9943951500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.192361                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   100541                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.315523                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.345198                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   5169.527310                       # Average occupied blocks per context
system.l2.occ_blocks::1                   5655.715874                       # Average occupied blocks per context
system.l2.overall_accesses                     522669                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       105064.329325                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  95006.656615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         398682                       # number of overall hits
system.l2.overall_miss_latency            13026611000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.237219                       # miss rate for overall accesses
system.l2.overall_misses                       123987                       # number of overall misses
system.l2.overall_mshr_hits                     23443                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       35357867339                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.712041                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  372162                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.477765                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        129771                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher       284839                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       632417                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           296209                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        51322                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         360176                       # number of replacements
system.l2.sampled_refs                         371221                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      10825.243184                       # Cycle average of tags in use
system.l2.total_refs                           394731                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           202728                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2247102                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2245642                       # DTB hits
system.switch_cpus.dtb.data_misses               1460                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1411189                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1410550                       # DTB read hits
system.switch_cpus.dtb.read_misses                639                       # DTB read misses
system.switch_cpus.dtb.write_accesses          835913                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              835092                       # DTB write hits
system.switch_cpus.dtb.write_misses               821                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10001463                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10001461                       # ITB hits
system.switch_cpus.itb.fetch_misses                 2                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 34454704                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2768258                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits          54792                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups        56265                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect          520                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted        56056                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups          56376                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches        53216                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       993088                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     12165727                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.822008                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.307306                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     10566567     86.86%     86.86% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       144822      1.19%     88.05% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       115163      0.95%     88.99% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3        75563      0.62%     89.61% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4        76777      0.63%     90.24% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        72786      0.60%     90.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        63985      0.53%     91.37% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        56976      0.47%     91.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       993088      8.16%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     12165727                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10000321                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1723297                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          2766884                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts          519                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10000321                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      2910786                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.405376                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.405376                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      5330161                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            1                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved          320                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     18786707                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      4179643                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      2597598                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       608781                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts            8                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        58324                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3518383                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3513328                       # DTB hits
system.switch_cpus_1.dtb.data_misses             5055                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2589994                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2587616                       # DTB read hits
system.switch_cpus_1.dtb.read_misses             2378                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        928389                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            925712                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2677                       # DTB write misses
system.switch_cpus_1.fetch.Branches             56376                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         2048066                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             4708830                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         4108                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             18821225                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        563113                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.004011                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      2048066                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches        54792                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.339230                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     12774508                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.473342                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.009268                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       10113746     79.17%     79.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         103575      0.81%     79.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          89762      0.70%     80.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          75262      0.59%     81.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4          70429      0.55%     81.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          79266      0.62%     82.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         113731      0.89%     83.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          77988      0.61%     83.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2050749     16.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     12774508                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               1279259                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches          54542                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop                 324                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.892741                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4311155                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1212323                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6736608                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11391334                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.839226                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5653537                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.810554                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11396529                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts          522                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       1006484                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      3123126                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       664835                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1215267                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     12927894                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3098832                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       304753                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     12546378                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        23625                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         1407                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       608781                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        52228                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1182715                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads            0                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      1399804                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       171663                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect           46                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect          476                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.711553                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.711553                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      3022513     23.52%     23.52% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult          323      0.00%     23.52% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     23.52% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      2842287     22.12%     45.64% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     45.64% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     45.64% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      2397808     18.66%     64.30% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv       268326      2.09%     66.39% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     66.39% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      3107110     24.18%     90.56% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1212767      9.44%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     12851134                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt      1035910                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.080608                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           15      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          693      0.07%      0.07% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       794472     76.69%     76.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv       227415     21.95%     98.71% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     98.71% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        11773      1.14%     99.85% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         1542      0.15%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     12774508                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.005998                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.597394                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      7718326     60.42%     60.42% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1642248     12.86%     73.28% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1339173     10.48%     83.76% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       899972      7.05%     90.80% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       556901      4.36%     95.16% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       302236      2.37%     97.53% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       129214      1.01%     98.54% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       174948      1.37%     99.91% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        11490      0.09%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     12774508                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.914426                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         12927570                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        12851134                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      2927384                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        22372                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      1294933                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       2048068                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           2048066                       # ITB hits
system.switch_cpus_1.itb.fetch_misses               2                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      3123126                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1215267                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               14053767                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      3593044                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8590499                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       190084                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      4777897                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      1804582                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents         8710                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     24691614                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     15677088                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     13599864                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      1969623                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       608781                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      1825162                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      5009224                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      7107253                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 16254                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
