device: I219
version: Rev 2.0 (May 2015)
spec_reference: external/intel_avb/spec/ethernet-connection-i219-datasheet.md
blocks:
  - name: MAC_CTRL
    base: 0x00000
    registers:
      - name: CTRL
        offset: 0x0
        width: 32
        description: Device Control
        spec_section: Section 11.1.2.2.1
      - name: STATUS
        offset: 0x8
        width: 32
        description: Device Status
        spec_section: Section 11.1.2.2.2
      - name: CTRL_EXT
        offset: 0x18
        width: 32
        description: Extended Device Control
        spec_section: Section 11.1.2.2.4

  - name: MDIO
    base: 0x00020
    registers:
      - name: MDIC
        offset: 0x0
        width: 32
        description: MDI Control
        spec_section: Section 11.1.2.2.5

  - name: INTERRUPTS
    base: 0x000C0
    registers:
      - name: ICR
        offset: 0x0
        width: 32
        description: Interrupt Cause Read (RC/WC)
        spec_section: Section 11.1.2.2.22
      - name: ICS
        offset: 0x8
        width: 32
        description: Interrupt Cause Set (WO)
        spec_section: Section 11.1.2.2.24
      - name: IMS
        offset: 0x10
        width: 32
        description: Interrupt Mask Set/Read (RW)
        spec_section: Section 11.1.2.2.25
      - name: IMC
        offset: 0x18
        width: 32
        description: Interrupt Mask Clear (WO)
        spec_section: Section 11.1.2.2.26

  - name: EITR
    base: 0x01680
    registers:
      - name: EITR0
        offset: 0x0
        width: 32
        description: Interrupt Throttle for vector 0
        spec_section: Section 11.1.2 (EITR timers)
      - name: EITR1
        offset: 0x4
        width: 32
        description: Interrupt Throttle for vector 1
        spec_section: Section 11.1.2 (EITR timers)
      - name: EITR2
        offset: 0x8
        width: 32
        description: Interrupt Throttle for vector 2
        spec_section: Section 11.1.2 (EITR timers)
      - name: EITR3
        offset: 0xC
        width: 32
        description: Interrupt Throttle for vector 3
        spec_section: Section 11.1.2 (EITR timers)

  - name: MAC_ADDRESS
    base: 0x05400
    registers:
      - name: RAL0
        offset: 0x0
        width: 32
        description: Receive Address Low [0]
        spec_section: Section 11.1.2.6.2
      - name: RAH0
        offset: 0x4
        width: 32
        description: Receive Address High [0]
        spec_section: Section 11.1.2.6.2

  - name: VFTA
    base: 0x05600
    registers:
      - name: VFTA0
        offset: 0x0
        width: 32
        description: VLAN Filter Table Array [0]
        spec_section: Section 7.7 (VLAN filtering overview)

  - name: LED
    base: 0x00E00
    registers:
      - name: LEDCTL
        offset: 0x0
        width: 32
        description: LED Control
        spec_section: Section 11.1.2 (LEDCTL via NVM defaults; see 11.1.2.6)

  - name: WAKE
    base: 0x05800
    registers:
      - name: WUC
        offset: 0x04
        width: 32
        description: Wake Up Control
        spec_section: Section 11.1.2.6.1
      - name: WUS
        offset: 0x10
        width: 32
        description: Wake Up Status
        spec_section: Section 11.1.2.6.3
