================================================================================ 
Commit: b754ba3813cab69533097919e003fda922205539 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:58:51 2022 +0530 
-------------------------------------------------------------------------------- 
Removed redundent files for ADL-N BIOS 3222.01
Updated code.

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/BinariesAdln/PreSiIfwi/ADLN_IFWI.bin
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeBoardPkg/BuildIafw.sh
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
AlderLakeBoardPkg/prebuild.bat
AlderLakeFspPkg/FspPkgPcdUpdate.dsc
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakeOpenBoardPkg/Binaries/UefiDriver/Gop/IntelGopDriver.efi
AlderLakeOpenBoardPkg/Binaries/UefiDriver/Gop/IntelGopDriverDebug.efi
AlderLakeOpenBoardPkg/Binaries/UefiDriver/Gop/IntelGopDriverSimics.efi
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.inf
AlderLakePlatSamplePkg/PlatformPkg.dec
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/Setup.inf
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/AdlCpu/Include/CpuGenInfo.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/IgdRegs.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Fru/AdlPch/IncludePrivate/Register/PchRegsLpcAdl.h
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PeiDxeSmmPchInfoLibAdl.inf
ClientOneSiliconPkg/IpBlock/HybridGraphics/Nvidia/DynBoostAcpiTables.inf
ClientOneSiliconPkg/IpBlock/HybridGraphics/Nvidia/DynBoostSsdt.asl
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitFsp.inf
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: bb5e073663d8e3df33e4c82db5479f560da1dccf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:46:09 2022 +0530 
-------------------------------------------------------------------------------- 
Features/Storage: Emmc Software Tuning Efi Application

This commit introduces eMMC Software tuning EFI application driver for
all the supported speed modes for the eMMC card that is connected.

Hsd-es-id: 15010440874
Original commit date: Fri May 6 15:34:12 2022 +0530
Change-Id: I5ece10c5f9e9e57ed9d48b291a49e44861f255e7
Original commit hash: 297340dfc1fa586b6d6a067dea7fe2955027c1c9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
Features/Storage/EmmcFeaturePkg/EmmcFeaturePkg.dec
Features/Storage/EmmcFeaturePkg/EmmcFeaturePkg.dsc
Features/Storage/EmmcFeaturePkg/EmmcSoftwareTuningEfi/EmmcCardCommunicationEfi.c
Features/Storage/EmmcFeaturePkg/EmmcSoftwareTuningEfi/EmmcDmaMem.c
Features/Storage/EmmcFeaturePkg/EmmcSoftwareTuningEfi/EmmcSoftwareTuningEfi.c
Features/Storage/EmmcFeaturePkg/EmmcSoftwareTuningEfi/EmmcSoftwareTuningEfi.h
Features/Storage/EmmcFeaturePkg/EmmcSoftwareTuningEfi/EmmcSoftwareTuningEfi.inf
Features/Storage/EmmcFeaturePkg/EmmcSoftwareTuningEfi/Readme.md
Features/Storage/EmmcFeaturePkg/EmmcSoftwareTuningEfi/ScsEmmcHcRegs.h
Features/Storage/EmmcFeaturePkg/Include/EmmcFeature.dsc

================================================================================ 
Commit: 1c1fcce616533d08d08b12af19f2fe3beffb7965 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:46:07 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLN]: Updsted the Minor ID from 00 to 01

Updsted the Minor ID from 00 to 01 in BiosId.env

Hsd-es-id: NA
Original commit date: Thu Jun 2 23:10:19 2022 +0530
Change-Id: I5d97d70f1d50d1f742b149eb64b151dc577ca6da
Original commit hash: 2462be6332707ad1430d027b90eb43a433a3e923

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ab4956fe35e70a5f999ac7600915aa18bc3e0c0e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:46:06 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "Features/Storage: Set UFS device Ref clk frequency to 19.2Mhz."

This PR reverts commit 0c253173ee5016ceb101c5a105576987f9fd6b0e.

This commit reverts bRefClkFreq card attribute programming to 19.2Mhz
because of UFS device detection failure regression during SnS cycling.

Hsd-es-id: 22015094034
Original commit date: Thu Jun 2 17:59:10 2022 +0530
Original commit hash: 168d7a8fd49d791990598ff1ff37324465f4b993

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/UfsFeaturePkg/UfsPlatform/UfsPlatform.c

================================================================================ 
Commit: 6f7e7e18ecdd9ab7438e3696a51925e4c4d08b9b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:46:05 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N] TCC activation offset unable to set to 0 via BIOS menu option

Hsd-es-id: 15011193914
Original commit date: Thu Jun 2 11:37:36 2022 +0530
Change-Id: I866bbd31eef152633116cc895107815984682da1
Original commit hash: acf2ed95a0dbd217c4c3e440b5817cba79ebfec1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/Include/AlderLakeNRvpBoardConfigPatchTable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c

================================================================================ 
Commit: 56ee5e3c00f2e5015dbf3d9938d9656bf5303305 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:46:04 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N]: Updated the UfsProvisioningTool Readme.md

Hsd-es-id: NA
Original commit date: Thu Jun 2 14:16:25 2022 +0530
Change-Id: Ic1c1a01ecbc05bdd02f1e9888bb86f002ea17c2e
Original commit hash: e5e6ff9a756cffc0237d559a9b40adb29e266f8f

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/Readme.md

================================================================================ 
Commit: 68007fd5b5c992424d716d5dc15bdeacca15560b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:46:02 2022 +0530 
-------------------------------------------------------------------------------- 
Feature/Storage: Add support for Ufs Card Provisioning review comments
This Utility can be copied to USB pen drive. And invoke
to provision the blank ufs card. Also can be used to
reprovision or lock the configuration.

Hsd-es-id: 16016452492
Original commit date: Sat May 28 01:05:44 2022 -0700
Change-Id: Ida2f0f5ec49108edc666fa67cd025dbbdf4bdaa0
Original commit hash: 22070a10f1c5422ab6591fde60177877a172f711

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/UFSProvisioningTool.c
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/UFSProvisioningTool.h

================================================================================ 
Commit: 9a725b21780992352910611393d8f953fc7718fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:46:01 2022 +0530 
-------------------------------------------------------------------------------- 
Feature/Storage: Add support for Ufs Card Provisioning. Addressed review comments from Mateusz Albecki.
This Utility can be copied to USB pen drive. And invoke
to provision the blank ufs card. Also can be used to
reprovision or lock the configuration.

Hsd-es-id: 16016452492
Original commit date: Tue May 24 23:12:47 2022 -0700
Change-Id: Ida2f0f5ec49108edc666fa67cd025dbbdf4bdaa0
Original commit hash: 28920aa707aaf521c7ca90cc99b199bfb0a68850

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/UFSProvisioningTool.c

================================================================================ 
Commit: f8bf6dda3d1b7cd86a7c122209c3cd7885e966f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:46:00 2022 +0530 
-------------------------------------------------------------------------------- 
Updated the review comments and added Readme.md file
(Cherry-picked from master 31f7ae0807ed899f1e9741ca696f2f1e7c9619d1)

Wed May 18 03:42:17 2022 -0700
Original commit date: Wed May 18 03:42:17 2022 -0700
Original commit hash: a94c97b79abf7582478dbac96302a3b7b9d78e8d

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/Readme.md
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/UFSProvisioningTool.c

================================================================================ 
Commit: 38faa3721845d4dc03119dd778ce1b0e8987c03c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:45:59 2022 +0530 
-------------------------------------------------------------------------------- 
Feature/Storage: Add support for Ufs Card Provisioning

This Utility can be copied to USB pen drive. And invoke
to provision the blank ufs card. Also can be used to
reprovision or lock the configuration.

Hsd-es-id: 16016452492
Original commit date: Thu May 12 23:15:27 2022 +0530
Change-Id: Ida2f0f5ec49108edc666fa67cd025dbbdf4bdaa0
Original commit hash: c2c0c34b4d21804a4655f305cf9e320310ce9a8b

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/UfsFeaturePkg/Include/UfsFeature.dsc
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/UFSProvisioningTool.c
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/UFSProvisioningTool.h
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/UFSProvisioningTool.inf

================================================================================ 
Commit: 1e57b285701d2e8ce41d620766c0b21ef4046210 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:45:57 2022 +0530 
-------------------------------------------------------------------------------- 
[ISE][16016832447][ADL-N | Lpddr5 ] update Adl-N Sagv points

[Feature Description]
update Adl-N Sagv points

[Resolution]
update Adl-N Sagv points

[Impacted Area]
Adl-N Sagv

Hsd-es-id: 16016832447
Original commit date: Mon May 16 08:44:25 2022 +0800
Change-Id: Ib4ff1d9ad47abdff065c7864bc3e1cbb8a8f657f
Original commit hash: 8b96a6057ada34945124a62acac2112c087469d7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: cf12adb0307cf46265f796779eae379348bfbbda 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:45:54 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[bug][22014849038][AdlN | TaT]: add 4 to RDWR for adl-n Lp5"

This reverts commit b07bea343d805d64bffe244443a34b77e63403e2.

Thu Jun 2 19:47:20 2022 +0530
Original commit date: Thu Jun 2 19:47:20 2022 +0530
Original commit hash: c4a39134a361c3b3fa778c0a39d38ffd6c52dd83

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: b106049bb0bdd7fad886fcc72b3d9d63c616615e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:45:53 2022 +0530 
-------------------------------------------------------------------------------- 
[bug][22014849038][AdlN | TaT]: add 4 to RDWR for adl-n Lp5

[Issues]
Memtest fail on Adl-N Lp5

[Changes]
add 4 to RDWR for adl-n Lp5

Hsd-es-id: 22014849038
Original commit date: Tue May 31 10:13:45 2022 +0800
Change-Id: I10b8ee3cd4425729faab42c6ce4b9322af617285
Original commit hash: b07bea343d805d64bffe244443a34b77e63403e2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: 05e04ca1a60652069392227fb789b0d52a7f9255 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:45:52 2022 +0530 
-------------------------------------------------------------------------------- 
[Part_2] [RPL] Revert "Extra Bus Reserved" to 42

Revert "Extra Bus Reserved" to 42 in *.uni, 56 are only suitable for use in ADL.

Hsd-es-id: 16016708768, 22015123517
Original commit date: Tue May 24 14:46:01 2022 +0800
Change-Id: I7ecca785d05de0ec309b3ae0c0e91c3880c73d42
Original commit hash: 7e108ae9432230d13aec4a5fca8ae94c285f955b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/TbtSetup.uni

================================================================================ 
Commit: aa4858051167aacb9fc71523e3d9c860142d50eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:45:50 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/BoardPkg.fdf: Remove the microcode of RPL-S in ADL-N RC build

Also fix the issue of ADL-N RC build failed.

Hsd-es-id: 16016797202
Original commit date: Wed May 25 15:34:03 2022 +0800
Change-Id: Ie2f2363399af5afe4865b41f45821f36023b5137
Original commit hash: b3fd119730992371fd0d89461beca2dd9bb05763

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 7d82a8506e578dd5ec36fa81e87bbc7f2171eb00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:45:48 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/CapsuleUpdate: BIOS Resiliency OBB backup fails when an old OBB.bin exists in ESP and the freespace is less then 64MB

[Description]
ChasmFalls recovery feature relies on an ESP in external storage to keep backup images (e.g., OBB binary and/or Capsule image).
Before the backup process, BIOS checks if the frees pace on the discovered ESP is sufficient to contain the backup images. (current criteria is 64MB)
If the free space is < 64MB, the backup process is aborted.

[Changes]
Remove the condition that the space of ESP should be larger than SIZE_64MB when initializing the file system.
Instead, find the file system which has the largest available volume.

Hsd-es-id: 16016568638
Original commit date: Fri May 20 15:18:57 2022 +0800
Change-Id: I36b782a2b3ab0cb04e2d24f3cf2544e315f1f2dd
Original commit hash: b9f84dc1bff90eba3eaab270b225c098bd47a7aa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c

================================================================================ 
Commit: 47a2a08d96d4177955bbfffaa2bdc530999caac8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:45:47 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 39

(cherry picked from commit d8f5f00d2eb0186f1b1277a5f4647f42abfcc364)

Wed May 25 01:22:31 2022 -0700
Original commit date: Wed May 25 01:22:31 2022 -0700
Original commit hash: 6c2dba5b6cd97ef21f41f70f32895cd00ddd595a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 207f52f98a858156c540027a578cb51e80d97b93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:45:46 2022 +0530 
-------------------------------------------------------------------------------- 
Support Ucode Resiliency Capsule update on RPL

Hsd-es-id: 16016656596
Original commit date: Mon May 23 10:35:41 2022 +0800
Change-Id: I6751d2ffa668410f137d5d48d727070e605d05f8
Original commit hash: 2a3ae9d42ccfbb5a410ce49e58156ccd8d08caa3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/NewGenCap.py
AlderLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: a29ee51686ab2dc2c40088404f0088a510496e79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:45:44 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3222_00

(cherry picked from commit 84b8035aec71c920913b78955d544ae04477829b)

Tue May 24 23:50:05 2022 -0700
Original commit date: Tue May 24 23:50:05 2022 -0700
Original commit hash: 31425ad67a255f935ee15efb35184a3de63621b4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a567848e66ad04e64630fbf652f0a5bd723584ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:45:43 2022 +0530 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg:PcieRp] lan x1 card will be running as gen1 speed in x4 slot.

Added a check for gen2 devices while performing speed change.

Hsd-es-id: 15011231938
Original commit date: Wed May 18 14:45:55 2022 -0700
Change-Id: I7689fff13da1b0c7d1e519566222646ac72741b3
Original commit hash: 034016a22da3c63d1fd07d2e93816a385becf9bc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: db4403e43497eb3c0115ff9dc4e2c2fe5ae99eab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:45:42 2022 +0530 
-------------------------------------------------------------------------------- 
Support ADL with RPL X-comp BIOS - C1S/ME: BIOS option to configure CSE data resilience on/off

Hsd-es-id: 16016568499
Original commit date: Wed May 4 15:08:31 2022 +0800
Change-Id: Ie3c8aa0a72acfc7ef27d2e61e9d270e9e10c9aa5
Original commit hash: 3f4a208926ebe5b46d66c49228d46947ea3c7f81

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/MeSetup.hfr

================================================================================ 
Commit: c0e58a176643db34772ca691bfe14b01e12966a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:45:39 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg / Me : Core Bios Default doens't match set up default.

restore the change of mMeIpBlocks

Hsd-es-id: 14016729168
Original commit date: Tue May 24 13:36:44 2022 +0800
Change-Id: I7c39f1fa8dfac5d7292528f886599549f1b53b56
Original commit hash: e9e24f7a89a1db4948586fee9ac813612a24e6f0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMePolicyLib/DxeMePolicyLib.c

================================================================================ 
Commit: fc2709bf3246a91968a063b4b753d851f8433503 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:45:38 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 38

(cherry picked from commit d8b1a479a238c2de722cda5f8495ad40f890c87f)

Tue May 24 01:21:55 2022 -0700
Original commit date: Tue May 24 01:21:55 2022 -0700
Original commit hash: 65904ea88533d2c48f01361ab09bff06a9c0ecb1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 46d63b6d7d0ef47a1d5451df856c4fa696b4e458 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:45:37 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Cpu: [FIV-Catlow_PPO]After changing  Intel Speed shift Technology to Out of band , platform is stuck  at PC:71 .

Assert when SST Knob is changed to OOB.

Hsd-es-id: 16016762534
Original commit date: Sun May 22 16:59:06 2022 +0530
Change-Id: I844b3959c5ab71876cb73f30cdc40e5f42775b5f
Original commit hash: 8654c130b91b47c505c7dbd48557fda1dc36f2d1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c

================================================================================ 
Commit: a846b5d390ef05a47dbb19ed95c35c133a814e7a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:45:35 2022 +0530 
-------------------------------------------------------------------------------- 
WifiConnectionManagerDxe: Add WPA3 support

WPA3-Personal:
  Ieee80211AkmSuiteSAE                = 8
WPA3-Enterprise:
  Ieee80211AkmSuite8021XSuiteB        = 11
  Ieee80211AkmSuite8021XSuiteB192     = 12
Wi-Fi CERTIFIED Enhanced Open:
  Ieee80211AkmSuiteOWE                = 18

Hsd-es-id: 15011212156
Original commit date: Thu May 19 09:21:49 2022 +0800
Change-Id: I38db0be96f50948bcc66ca922138b2c3a3f9df50
Original commit hash: 18284aa94b80d1f04d1c31df262843ee8e65b9e4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionManagerDxe.vfr
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrConfigNVDataStruct.h
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrDxe.h
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrHiiConfigAccess.c
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrImpl.c
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrMisc.c
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrMisc.h

================================================================================ 
Commit: ab7b246372b94d71960a7c40f64ae6dd4153ee52 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:45:34 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: Add Edk2Staging in PACKAGES_PATH

Add Edk2Staging in PACKAGES_PATH if it exists.

Hsd-es-id: 15011169043
Original commit date: Tue May 24 08:12:19 2022 +0800
Change-Id: I3d2c9cfa4baaf1a087008443c07a33d0a64eff8b
Original commit hash: 0eb4c844c71cbb6a47da69fc4cac0ffa38e534e7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BuildIafw.sh
AlderLakeBoardPkg/prebuild.bat

================================================================================ 
Commit: 665f96cbb306b4d7ef7e9a9b9e91ae793571019c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:45:33 2022 +0530 
-------------------------------------------------------------------------------- 
Get Premem config data from Fspm UPD for FSP API mode

This patch is to fix the issue that can't locate gSiPreMemPolicyPpiGuid
during postmem policy update phase (FSP API mode).

Hsd-es-id: 15011257868
Original commit date: Tue May 24 09:19:34 2022 +0800
Change-Id: Id4dc9e9a9e62a8227acd84c2d7fc4e8096b44609
Original commit hash: fb3e9e802d106fb1f3c56f325a3d910a4ec8c9af

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c

================================================================================ 
Commit: 5de84d19f54c9a5dc059cd4409c4ee62d34cbd57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:45:31 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.4.7

(cherry picked from commit 02cd35b093939ab9bcf4645cfea5ee8a7a4cdcba)

Tue May 24 01:52:49 2022 +0000
Original commit date: Tue May 24 01:52:49 2022 +0000
Original commit hash: ee27bccc7ace53d6491fdf2701da50472850facf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 43ece4f031dd84bbfde15adcb46fbd48eba6cd9c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:45:30 2022 +0530 
-------------------------------------------------------------------------------- 
[bug][14016774760][ADL-S | DDR4 DDR5] EccSupport checks might be incorrect in mixed DIMM configs

[Issue/Feature Description]
  Some MRC algorithms are using DimmOut->EccSupport to check for ECC capability of a DIMM.
  In a mixed ECC / non-ECC DIMM config, DimmOut->EccSupport might be TRUE for some DIMMs,
  even though ECC is not used because some DIMMs are non-ECC.

[Resolution]
  Zero out DimmOut->EccSupport when ECC is disabled.

[Impacted Platform]
 DDR4 / DDR5 ECC

Hsd-es-id: 14016774760
Original commit date: Mon May 23 13:05:34 2022 -0700
Change-Id: I85fa777698b9a24e8e38cad38248fea062ea405d
Original commit hash: 369458635a9e35b2d887a0bc8e1c348d95abb35a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: cfbd7d2ef67d20167f1fad0bdbaeb47eef83876e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:45:27 2022 +0530 
-------------------------------------------------------------------------------- 
POC: Desktop-Psys (System Power Management) Support

Add StepDownMode and PlatformAtxTelemetryUnit

Hsd-es-id: 16016770379
Original commit date: Mon May 23 17:50:19 2022 +0530
Change-Id: I09978249871c1876ef5e60b671c2407cf26407bf
Original commit hash: 831adbfecaa0cc095eeabaa628eb4312c96f9f02

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtBasicConfig.h
ClientOneSiliconPkg/Cpu/Include/Register/CommonMsr.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PeiCpuPowerMgmtLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: f3995356d158d823d34d5049aa3e52c5b6ebc93b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:45:25 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3221_00

(cherry picked from commit c3190769e08058b836609fd729d3c59061dd53fa)

Mon May 23 08:46:22 2022 -0700
Original commit date: Mon May 23 08:46:22 2022 -0700
Original commit hash: f1a294efbc0b0423963872ff0844ac0f060a9eb4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 90e3f9ce6d0240cf5108b6e97ecd869aeb86f306 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:45:23 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL] Revert "Extra Bus Reserved" to 42

Revert "Extra Bus Reserved" to 42, 56 are only suitable for use in ADL.

Hsd-es-id: 16016708768
Original commit date: Mon May 23 17:43:16 2022 +0800
Change-Id: I31a1a5d96cd72c1b4a9233af3ae529e383ce4fd4
Original commit hash: 086ad08e1f23c452131c845d42c4ef26fb6abf29

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/IntegratedTbtOptions.hfr

================================================================================ 
Commit: b959aeec653ff9b96d267d789180c8ffcef342ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:45:21 2022 +0530 
-------------------------------------------------------------------------------- 
Nvme recovery: add support for rpl bios support adl platform

for adl platform, when flash an rpl bios, getseed cmd will finally cause boot hang.
so add pch information to make boot continue.

Hsd-es-id: 15011255433
Original commit date: Mon May 23 19:51:53 2022 +0800
Change-Id: I04edf67a3bb670ee06426666d3c2fde82da14fd7
Original commit hash: 918325eebc9ef1c273ff6a00b39bb04ead139472

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryPei/NvmeRecoveryPei.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryPei/NvmeRecoveryPei.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryPei/NvmeRecoveryPei.inf

================================================================================ 
Commit: c0974b7540cf61cabf6a12c8cea6050934cb5f47 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:45:20 2022 +0530 
-------------------------------------------------------------------------------- 
Catlow: Fix for NM ACPI PETE symbol not resolved

PETE symbol definition was included in SpsNm asl code, but
when NM is disabled, SpsNm SSDT is not loaded, so PETE is not defined.
Moved PETE symbol definition and changed symbol calls to full path '\PETE'.

Hsd-es-id: 18021689981
Original commit date: Tue May 17 16:17:40 2022 +0200
Change-Id: I96883cb236921b74cec681bedcf0758931c85281
Original commit hash: d620ad9291a22940cbddf887d7688d20547c111c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuAcpiTables.inf
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Ist.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Tst.asl

================================================================================ 
Commit: 1429520e3d471e2864b8ae3445f8752c0bdc3697 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:45:19 2022 +0530 
-------------------------------------------------------------------------------- 
[RPLS] Fix SUT getting hang at postcode 0B06

Hsd-es-id: 16016735209
Original commit date: Mon May 23 15:42:35 2022 +0800
Change-Id: I301302a56fb881e5cfd8301f72b366b59f64b879
Original commit hash: 2a23f24f88d053daf9c63e867ab503eeb78bcd24

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer4.c

================================================================================ 
Commit: 2c60a4b85fbb26629c3056e735b50ebd8dcec813 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:45:16 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S]Microcode patch 0x00000021 update for ADLS C0

 Updated patch 0x00000021 for ADLS C0

Hsd-es-id: 15011252679
Original commit date: Mon May 23 14:03:08 2022 +0800
Change-Id: If71400097f85fe57d8681d48bb6a593581c68397
Original commit hash: e75cccd683d1d2c82ff4d9ddfdb0743665689c06

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 3595ff38fc1b7dcf7ea72f5c53b7279c54be3546 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:45:15 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 37

(cherry picked from commit 403c9df669075b01481539379f33d354fba8ef56)

Mon May 23 01:21:59 2022 -0700
Original commit date: Mon May 23 01:21:59 2022 -0700
Original commit hash: 1788368a7c48dbd7ef89c15acef26c064086e206

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6123d22915e5e4d54c48bdce45aea5a088f7cd78 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:45:14 2022 +0530 
-------------------------------------------------------------------------------- 
Integrate ADLP GOP V1054

Hsd-es-id: 16016770562
Original commit date: Mon May 23 11:25:25 2022 +0530
Change-Id: Ib6c3739ee481bc0e8a2f8f8a2e9dbfbf8350dfe4
Original commit hash: 75d7d92629f011a061c98e4ca0624487f7bf38b8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: 49f85bf9c1d7c3af95cf2e8a60a5c96bf598f5dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:45:12 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for Lx/Rx Production patchID 0x0000041f

Hsd-es-id: 16016769312
Original commit date: Mon May 23 10:10:34 2022 +0530
Change-Id: I72c77408662918f90294e575b9a355b74c3bd128
Original commit hash: 545935080b82265ed620d38a13459254137b2929

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 38e246c44d9da61f4b23c4e38908f418f5ab6aeb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:45:10 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3217_00

(cherry picked from commit d803aa65ab94d6d9ea9b999d736209fdd5625a72)

Sun May 22 08:46:53 2022 -0700
Original commit date: Sun May 22 08:46:53 2022 -0700
Original commit hash: 3de593415349df4a403025a537ac7b39bcb82052

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8f58b55ea4e0e92cb990f3c0ab920f6338c01ad1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:45:09 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 36

(cherry picked from commit 0186e2e678458aa14aca32df681f6919c0701a94)

Sun May 22 01:24:53 2022 -0700
Original commit date: Sun May 22 01:24:53 2022 -0700
Original commit hash: 86d514b3335be59158a0ada3c028b123fe6efad3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 894370a9c2c610cf0de2c2ca6c9334d78c7aeffc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:45:07 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3216_00

(cherry picked from commit defbfaca0ef3d70710245cd9c8b1cb1d2a07949e)

Sat May 21 08:51:39 2022 -0700
Original commit date: Sat May 21 08:51:39 2022 -0700
Original commit hash: 95e31d3564e2818abe0e970258347a8bc244dbe1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 86493281867963fa1c27b03a873a22675a1f92cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:45:06 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 35

(cherry picked from commit fbc5fa940fa90d7af79a47e8e721e864cd704164)

Sat May 21 01:22:11 2022 -0700
Original commit date: Sat May 21 01:22:11 2022 -0700
Original commit hash: 93166b186f398368900c64319460d36280509c0c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 25b9912eda78988ad24842eaab3a2043da0b9282 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:45:04 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3215_00

(cherry picked from commit f6abeb1c35b955d9579ddf86f79020a3948ebe4d)

Fri May 20 08:46:28 2022 -0700
Original commit date: Fri May 20 08:46:28 2022 -0700
Original commit hash: 4473a1b15322e587e903f6b3c005e9e1bb8cf442

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3eb2b2102361928d4c6a4f99afff536a93b399d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:45:01 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.4.6

(cherry picked from commit 70f634c2024f37b390bdb543c545a6ad616acb7c)

Fri May 20 13:36:19 2022 +0000
Original commit date: Fri May 20 13:36:19 2022 +0000
Original commit hash: 97e40a1d5f3b5491a30b35c92e7fd1d1c179fd0b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fbd0943d95db0cf51fd0f5c1a496cd4061c0f5ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:45:00 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011248266][ADL-P LPDDR5] CMD/CTL PI Codes are restore before the FSP-OP switch to high frequency
[Feature Description]
For LP5, need to firstly switch to high frequency, and then restore the CMD/CTL PI codes.

[Resolution]
For LP5, switch to high frequency firstly, and then restore the CMD/CTL PI codes.

[Impacted Area]
LP5

[Register Impacted]
PHY

Hsd-es-id: 15011248266
Original commit date: Tue May 10 14:18:35 2022 +0800
Change-Id: Ibd934d092dc0a37464c4e0f876120e08c9ba6dd7
Original commit hash: 90cf96be1f45f3352dbe3f7c4fb4a73edeaeff8f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c

================================================================================ 
Commit: 80bfc2cde24ce5cf5174de18e6b8a4443aad6150 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:44:59 2022 +0530 
-------------------------------------------------------------------------------- 
Support ADL with RPL X-comp BIOS - Add dTBT SW CM support in pre-boot and OS hands off

Hsd-es-id: 15011199043
Original commit date: Wed May 18 10:27:20 2022 +0800
Change-Id: I74b9dc8bc7f26efaf36f81a138bddfac0c19c6cf
Original commit hash: 1c2cb71315b2c0398fef4a8aa3de8ccf74701de6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4CmDxe.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4CmDxe.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformPei.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformPei.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
AlderLakePlatSamplePkg/Setup/TbtSetup.hfr

================================================================================ 
Commit: 9ff34ee5a3de6c26a654f9367cb388e1cfb25ebe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:44:57 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.4.5

(cherry picked from commit a29f3b763af6cd3ee2d77909bc2de96e920a4fe7)

Fri May 20 11:48:46 2022 +0000
Original commit date: Fri May 20 11:48:46 2022 +0000
Original commit hash: 8302f315ae171bd79b4fc41964a143d2e4f3dbd7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 59b22ed30786ef50687a8412e889a3d2264e1ca6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:44:56 2022 +0530 
-------------------------------------------------------------------------------- 
Enable nvme recovery feature on RPLP RVP and fix existing bugs

This change is only target for BoardIdRplPDdr5Rvp, due to at this moment, only this slot
is visible to developer, will enable more SBGA/P board later.

Hsd-es-id: 15011169040
Original commit date: Wed May 18 14:19:38 2022 +0800
Change-Id: Ib4acd2a58e28176013c41039bcd394cbba5cc46e
Original commit hash: cad6f91bf2d2f82644d43e4d0c639a30b295861e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.inf

================================================================================ 
Commit: 6e2fe28b741245090c167189430c2e09b95d482a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:44:54 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011245640][ADL-S ADL-SBGA | DDR5] Disable unused CCC Pins

[Feature Description]
Power Savings Feature enabling - Disable unused CCC Buffer Pins for ADL-S and ADL-SBGA DDR5 and DDR4.

[Impacted Area]
ADL-S ADL-SBGA | DDR5 DDR4

[Registers impacted]
Phy

Hsd-es-id: 15011245640
Original commit date: Mon Nov 15 10:13:15 2021 +0530
Change-Id: Ic75e93c069d03998bd069f96cca85f4cbe4d033b
Original commit hash: 6a9a7219bfbfb57e185b15885be9daa4ed187df3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 028ec1efb4254f24924fff2344c1d6c14a6cda62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:44:53 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.4.4

(cherry picked from commit b8a8cea8902867b965768c3acbe3ac7d1687134e)

Fri May 20 10:55:06 2022 +0000
Original commit date: Fri May 20 10:55:06 2022 +0000
Original commit hash: e026494f9a90cacc8ca58133b928c2b7a99f7a37

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f402e287a95e0cd55554db1a28da3b7bfae3f317 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:44:51 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S | OC | DDR5] Tune RxFifoChDelay DDR5 Gear4 data

[Issues]
RPL-S OverClock hits failure at Gear4 and 6400 freq.

[Resolution]
Sometimes, Early ReadMPR fails, or Early Write 2D fails,
or LCT fails.

Tune RxFifoChDelay DDR5 Gear4 data by decreasing 4 ticks.

Hsd-es-id: 15011227525
Original commit date: Tue May 17 15:59:30 2022 +0800
Change-Id: I0982cdd0919cb0101dd16fda4b5f92cf8c6ca08c
Original commit hash: 6503142d916598507c0a45db99c63c26a6d6aaf4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: c5aa6eaaf7fd9060320faaf18141e5742b96d569 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:44:50 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg / Me : BIOS Setup Shows ME Failed Under PCH-FW Page With Entering ME SECOVR_JMPR mode By Jumper J8H4 (HDA_SDO)

Read the FWSTS from stored HOB not directly from HECI device.

Hsd-es-id: 15011238320
Original commit date: Fri May 20 16:47:42 2022 +0800
Change-Id: Ib55e7306ace38c9a964203dc5f505304953f7020
Original commit hash: 4e37346cdb698effce359dc61429fd9800beb285

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeMePolicyUpdate.c

================================================================================ 
Commit: cf6eaac53835c4cfce12def4c63ab541315a7dc1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:44:47 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 34

(cherry picked from commit 796eaf83893758b8bb74f1b7721d89649e9f638d)

Fri May 20 01:22:13 2022 -0700
Original commit date: Fri May 20 01:22:13 2022 -0700
Original commit hash: 3ccfe524642ab28a5dca04245d16e2b77c3dbb19

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 1ae5e7c5c9d8a6de608534660b601f3313fecaba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:44:45 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.4.3

(cherry picked from commit a36117026a1de9d4d3aa06324520e60b95b20831)

Fri May 20 05:52:33 2022 +0000
Original commit date: Fri May 20 05:52:33 2022 +0000
Original commit hash: 6be07693becef476417062e343f6153619cd2161

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3f1236b1cacbbdd3fb582a0679894acc86f5e8e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:44:44 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011246110][RPL-P][LPDDR5][5200] CTE: TAT fix

[Feature Description]
RD to WR TAT issue on CTE 8 bank mode

[Resolution]
Add CTE wa for TAT

[Impacted Area]
CTE

[Register Impacted]
PHY

Hsd-es-id: 15011246110
Original commit date: Fri May 20 11:07:51 2022 +0800
Change-Id: I336484c64986b44ee2d8bcad3830871fe2425bfa
Original commit hash: 2d82caa5b1cb84cddf28d51a4f8eadca8f3448aa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: 32af5f6ac326c9eef4c7a4e90862e5eb6f1b05a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:44:43 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Celeron 7305 dynamic frequency in task manager is abnormal issue

- Part 2: Resolved dynamic speed abnormal issue in Windows task manager

Hsd-es-id: 22015135473
Original commit date: Wed May 18 21:04:52 2022 -0700
Change-Id: I87334664e7b0d8ebf587df12fcf12a8ea64bc2fb
Original commit hash: e0b9fb59a4a3b818e6aac5430f01d7a6aadf6c3d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c

================================================================================ 
Commit: c2c9a9b56852f845f5b3f18f16ccbeb810f07f35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:44:42 2022 +0530 
-------------------------------------------------------------------------------- 
BIOS to enable FVM after checking IMVP version & deny list.

This patch adds the IMVP version & deny list check.

Hsd-es-id: 15011126555
Original commit date: Wed May 18 15:33:58 2022 +0800
Change-Id: Ia07d8d0b61313d74289a07506b8ca9720c358449
Original commit hash: 23d9a0b57627272adb23819f4fc12af5754af89e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h

================================================================================ 
Commit: d1519d46902de12653b40074b1fcc7c227546ff7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:44:40 2022 +0530 
-------------------------------------------------------------------------------- 
Disable FVM if CEP is disabled & Check FVM capability before IccMax/LccLimit override

1)  Add prompt message in platform setup knob & FSP UPD parts:
EnableFastVmode will only be effective by enabling the corresponding CEP.

2) For platform/fsp config policy, it will be updated according the feature requirement:
Disable the FVM when CEP disabled. EnableFastVmode only when CEP enabled.

3) For silicon init code, ICCMAX/ICCLIMIT setting will only depends on the config policy.
Check the config policy before override ICCMAX/ICCLIMIT. if conflict, assert directly.
Set ICCMAX/ICCLIMIT value only depends on EnableFastVmode flag.

Hsd-es-id: 1309793920
Original commit date: Mon May 16 18:16:43 2022 +0800
Change-Id: Ib79e5ec3d004eff964120f4aee45494a98696f58
Original commit hash: a61ec41c679d0d4ab06914532af237fba651e958

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Include/Library/PeiVrDomainLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: fc9657be1dd04e91a0c1c7cd85ec2ddf745f8223 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:44:36 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3214_00

(cherry picked from commit 82d27af2912efb3a67660cefd244dd1f3f14fb94)

Thu May 19 08:46:40 2022 -0700
Original commit date: Thu May 19 08:46:40 2022 -0700
Original commit hash: 4437f339fb756443432cbe50c8428dd9f5376074

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7cae6442ce3e3b55567dfa1dde2c97a64dd7180a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:44:34 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.4.2

(cherry picked from commit 31c8fc927ac6b3eb321c0c7d0cc06f2845108379)

Thu May 19 11:30:11 2022 +0000
Original commit date: Thu May 19 11:30:11 2022 +0000
Original commit hash: ea1473ead4381127ebc5015d2147473c3068d012

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 08dcffb24c007065a234bfcd7cfed643d85236d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:44:33 2022 +0530 
-------------------------------------------------------------------------------- 
Add support for new M.2 PEG module for RPL-S HMP RVP

Hsd-es-id: 1309801472
Original commit date: Wed May 11 16:43:27 2022 +0300
Change-Id: I54c80d6bbf4fcee64d21e3c4d41294033f81863a
Original commit hash: 650ef78e197375e0b3b02ec5a1c3057816a4166f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSHmpRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/HsioBoardConfig.h
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: bb7a9d7a304c07a97727ed150286c4992d43c70b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:44:32 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 33

(cherry picked from commit 2e45b92b657db4297be41352f5d9919d6a14d704)

Thu May 19 01:21:52 2022 -0700
Original commit date: Thu May 19 01:21:52 2022 -0700
Original commit hash: 987be25292fac11fc1ac4f2a5fbdf53a972d15d7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6cb21234b41c7ec9e70fe9f1cdbded3f0438d618 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:44:30 2022 +0530 
-------------------------------------------------------------------------------- 
[Catlow][SPS]: Platform stops booting with assert in Recovery for PEG60 slot

Skip DEKEL FW load when SPS in recovery

Hsd-es-id: 16016731623
Original commit date: Thu May 19 10:53:18 2022 +0530
Change-Id: I7bc6ce4e00560c3aad82a5a134c10b93bcb1e0e3
Original commit hash: a4afe997d7b039079f9faa735a2211713dbba4c7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.inf

================================================================================ 
Commit: 77d5375180668c412ed420a5a7f3d56f6da0e9b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:44:26 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3213_00

(cherry picked from commit e563d7920dcad52d3035e14f857c8c61ad9fbf77)

Wed May 18 08:47:06 2022 -0700
Original commit date: Wed May 18 08:47:06 2022 -0700
Original commit hash: 34fb5ac499aa490461bead6c4b33a5d5fda09c2f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b11478d8261c7ec9ac4a139ab5ca26162bb77a5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:44:24 2022 +0530 
-------------------------------------------------------------------------------- 
XmlCli: XmlCliCommonSmm SW SMI 0xF6 consumes data outside of SMRAM

Hsd-es-id: 22014664556
Original commit date: Thu Apr 21 10:35:24 2022 +0530
Change-Id: I6219b88e9f0c9a59244dbf1e3a861e69928e1a77
Original commit hash: 38934d02713e7ab1ca3b4db85954dfee8355f64f

-------------------------------------------------------------------------------- 
[Changed Files]
Features/XmlCliFeaturePkg/Include/XmlCliCommon.h
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/CliMain.c
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/XmlCliComLib.c
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/XmlCliComLib.h
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/XmlCliCommonLib.inf
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/XmlCliCommonDxe.c
Features/XmlCliFeaturePkg/XmlCliCommon/Smm/XmlCliCommonSmm.c

================================================================================ 
Commit: b58cdf73f09bd626e0f679a607b6e3709eba582c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:44:23 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL-P][RPL-S] Revise - Fix incorrect platform info

Reverts commit a0a9bf8c7322b70b17bc9661cfb2842fd0974ab8 to avoid regression on board config.
Fix the issue in UpdateSystemManufacturerInfo().

Hsd-es-id: 15011229582
Original commit date: Wed May 18 14:15:18 2022 +0800
Change-Id: Idd6c27b1828dd8fec245dc31a01e8686615ab038
Original commit hash: a3856333639f34d473e0f388a64c0dd63fe6ed17

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.c

================================================================================ 
Commit: 306045601ff2e6c6aa084ffacb34d9effe49bc31 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:44:22 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 32

(cherry picked from commit 19fe3da89a566b1a2af70ee93bfb8ccaebe62cd8)

Wed May 18 01:22:16 2022 -0700
Original commit date: Wed May 18 01:22:16 2022 -0700
Original commit hash: 558fc9cc1dbf21f9319faef41e4fcebe16426e09

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: baebdb843454a8ebcdcbc887b70fa7e116f9f86c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:44:21 2022 +0530 
-------------------------------------------------------------------------------- 
When SUT is in CS state seeing increment PC as 01CS,0101,0201,0301

Hsd-es-id: 16016055791
Original commit date: Tue May 17 17:56:08 2022 +0800
Change-Id: Icfa404c42370f009f678b66174dccdf045f66532
Original commit hash: cd1f8a6729d612ef823f70c785f1b2267da7a037

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRpCommon.asl

================================================================================ 
Commit: 1ae313eb44250ffb4207634d39c746d111e3e6e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:44:20 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL-P][RPL-S] Fix incorrect platform information

Hsd-es-id: 15011229582
Original commit date: Tue May 17 20:12:28 2022 +0800
Change-Id: I0d9d034c77979c1c7ce97317fa8de6e9abb4daf5
Original commit hash: 073478652808a3b4ae943f2a740a5bff44dcd785

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiDetect.c

================================================================================ 
Commit: f82eaf5a279925fb943ea00c41845ed67a712a5e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:44:18 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL] BIOS Support for TPG ACPI object

Created new asl file to define the SSDT table and the ACPI methods for the Dynamic boost feature. Added a function to load the table in the existing dxe init library

Hsd-es-id: 15011033891
Original commit date: Tue May 10 23:30:31 2022 -0700
Change-Id: I47d9f94734b60f1e25c2ff160a81cb5b6c788687
Original commit hash: 0fca03eae3224618771f89fdf0598181863e90e5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.inf
ClientOneSiliconPkg/IpBlock/HybridGraphics/Nvidia/DynBoostAcpiTables.inf
ClientOneSiliconPkg/IpBlock/HybridGraphics/Nvidia/DynBoostSsdt.asl

================================================================================ 
Commit: b77d4f67e713e96134cd1fa8cff568c6b2c0f3f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:44:15 2022 +0530 
-------------------------------------------------------------------------------- 
[SPS][Catlow] Platform stops booting with assert in Recovery

- when SPS is in recovery DmiDekelFwStatus () should returns FALSE
- System should not go for DEKEL FW load flow in this case

Hsd-es-id: 16016451942
Original commit date: Tue May 17 17:38:55 2022 +0530
Change-Id: I3e97b8a12534d6d2eac4a5a9c9f90ace5c42f381
Original commit hash: b8150ae472190a368026d5c762d4c4abc5f7c55a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuDmi/LibraryPrivate/PeiCpuDmiDekelInitLib/PeiCpuDmiDekelInitLib.inf

================================================================================ 
Commit: da5d4ce00a614f31e326b922875d319b13b4c28f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:44:14 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3212_00

(cherry picked from commit c45036e9e7b400e72ee768cb39bef88dd180fa7f)

Tue May 17 08:47:05 2022 -0700
Original commit date: Tue May 17 08:47:05 2022 -0700
Original commit hash: 4b6fd4cbd1edf0d1fbcf49d9e42253bdab52190e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a216d4fb168da2ffbd9a3e7415ecdb9d79ee148b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:44:12 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: DMI GenIO for eSPI CS1 address change

This change fixes invalid bitshifting and masking for GenIO register
programming in DMI for eSPI CS#1 which leads to incorrect decoding of
transactions.

Hsd-es-id: 15011170336
Original commit date: Fri May 13 15:49:05 2022 +0200
Change-Id: Ib5798ba3410cf149cb504d232be510876e974072
Original commit hash: fc9604e0a90fc1989108ec455f43eb7e5cd6c549

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PchDmiLib.c

================================================================================ 
Commit: 2ad32fb6ddf346349b5bf3285fc183aa9b6cbcdd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:44:09 2022 +0530 
-------------------------------------------------------------------------------- 
Fru/AdlRplPch: PCH is reflecting as Undefined SKU in BIOS under PCH information.

Chnage: 1. Added required Ids.

Hsd-es-id: 16016681907
Original commit date: Tue May 17 10:56:20 2022 +0530
Change-Id: I33e85f76bba471a1f0bf24783733707bfb04458d
Original commit hash: 9c94457d189e65b4bc1d05d58df8b6e11d373d99

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/IncludePrivate/Register/PchRegsLpcAdl.h
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c

================================================================================ 
Commit: 4f8e142dbb3a7e1a3552ad9af8ab17d1b82b6d94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:44:07 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL] Program Gfx Aperture region to WriteCombined in PEI
-Configured FrameBuffer Memory as WC before PEIM GOP load

Hsd-es-id: 16016462601
Original commit date: Thu Apr 21 17:25:48 2022 +0530
Change-Id: I6132cba98096d825f4ce11dae189e21f204624f1
Original commit hash: 0d2a8f90c18adeb56fa8f4876fe2d23f322b06c2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayLib/PeiDisplayLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayLib/PeiDisplayLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLibFsp.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c

================================================================================ 
Commit: cbe7b9f5bc42c37b14b9597a1b1fbe5407e60903 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:44:05 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL][OC] Wrong core /cluster mapping of per-core ratio and V/f voltage overrides after specific per core disabled

Using Atom CLuster number to avoid potential bug.

Hsd-es-id: 22015102819
Original commit date: Thu May 12 11:23:42 2022 +0800
Change-Id: I64fa4598e195e1cd903ab61dcc2a9f1ea8395193
Original commit hash: 67288c5cd1ecc003f294c41b2a46c6a514818184

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/OemSetup.h
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.inf
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr

================================================================================ 
Commit: 9d8e74b794c19f5d0f8b8c2edda86ca700e7a3a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:44:04 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 31

(cherry picked from commit 3fc8c150995d2a197c6a940800eb8c6b0b769dda)

Tue May 17 01:22:20 2022 -0700
Original commit date: Tue May 17 01:22:20 2022 -0700
Original commit hash: f0108ed55005fb92efd35a083080711b56f41c51

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a9b898ba3c1c16b3e477619c2d2a43a558457926 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:44:03 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL] WgdsWiFiSarDeltaGroup6PowerMax1 is not updated in CnvConfigInit

Update WgdsWiFiSarDeltaGroup6PowerMax1 in CnvConfigInit.

Hsd-es-id: 15011214691
Original commit date: Mon May 16 13:24:31 2022 +0800
Change-Id: I804b05feda438caed6ccf0c16cd51c6e92c222b4
Original commit hash: 815345166d291b6f020ad14a2047eebb9cfdd48e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.c

================================================================================ 
Commit: e8a918e22b64a360c1f36541f0ba147220cee6fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:44:01 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[RPLS][dTBT/PCH USB Type-C Ports] USBC Over Current Support"

This reverts commit 9ecca59c387a9b995c5c77a2ebecac8088e61e2f.

Hsd-es-id: 15011216665
Original commit date: Mon May 16 11:29:23 2022 +0800
Change-Id: I1b7c0baac106308d7365bb8dc802330941c42635
Original commit hash: fbb10963b0ac00572715eccc007b897782637577

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer4.c

================================================================================ 
Commit: 116ba3524ed3403c5bfe33b163be36d4e553da4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:43:59 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3211_00

(cherry picked from commit 762c0042d323946ad3becc7e7a120e9966a15ec1)

Mon May 16 08:46:53 2022 -0700
Original commit date: Mon May 16 08:46:53 2022 -0700
Original commit hash: 9b51161bc1de5aa8d89c6b59d9722d75da3adf2d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c5208468ad483cb938cc05538ed612a613b79293 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:43:58 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Configurable TDP Boot Mode can't show level2

Hsd-es-id: 15011222904
Original commit date: Mon May 16 18:39:23 2022 +0800
Change-Id: Ifdfe343bb60e22a3a5c17b66c49ad64896fd85e4
Original commit hash: 0dac0a58291cada727aadd7de434ae4512f50c98

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c

================================================================================ 
Commit: 4e5c11e9449d06b66e78a4e358cdb093694b4855 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:43:57 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.4.1

(cherry picked from commit 9f6aa196b729e5de2cedb83d8d17f7e322f244a8)

Mon May 16 12:46:47 2022 +0000
Original commit date: Mon May 16 12:46:47 2022 +0000
Original commit hash: 57c612b0234f2ae06863eaa171d07e199ccc48cc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 05c19dad11af60dc6e8d387e4f7b335aa8708596 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:43:56 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011208665] MRC Tuning - "refresh_abr_release" modification

[Feature Description]
MRC Tuning - "refresh_abr_release" modification

[Resolution]
change field refresh_abr_release from 5 to 6

[Impacted Area]
MC

[Register Impacted]
MC0_CH0_CR_SC_PBR_REG

Hsd-es-id: 15011208665
Original commit date: Thu Apr 7 23:05:29 2022 +0800
Change-Id: I7d39258cc30d1cf1fb191e05252f4907eb8b6470
Original commit hash: 53c801863f769732c2721abb2b008e1463790ebc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c

================================================================================ 
Commit: 8dc6ccd1fad7601d97719d23bef05ead54fec71e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:43:54 2022 +0530 
-------------------------------------------------------------------------------- 
[RPLS][Upgrade] V3141performance build hangs up post code 0b23 when first boot with Corp_IFWI.

Increase SMRAM size only for performance build.

Hsd-es-id: 15011044944
Original commit date: Thu May 12 15:28:34 2022 +0800
Change-Id: I5f7084a859faa08ac86488ab4a2caf0a0953c0cd
Original commit hash: 07b8605a8dea755df7b7809e9070b8dfcd14728b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc

================================================================================ 
Commit: e9ea9e35bd725c7bf3b55f3162ccb36261ce8175 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:43:53 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 30

(cherry picked from commit 8b9eac2a3e07a529a3a92e417a8ff1d131472a01)

Mon May 16 01:22:19 2022 -0700
Original commit date: Mon May 16 01:22:19 2022 -0700
Original commit hash: 336922277ff840d86e42e4f560cc0b460b438657

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 18681ef4f9c946bc735ad2ca254002ea0e890cb7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:43:51 2022 +0530 
-------------------------------------------------------------------------------- 
[NO_HSD] Update MRC version to 0.0.4.0
[Feature Description]
Update MRC version to 0.0.4.0

[Resolution]
Update MRC version to 0.0.4.0

[Impacted Area]
MRC Version

[Register Impacted]
NA

Hsd-es-id: NA
Original commit date: Mon May 16 02:02:20 2022 +0800
Change-Id: Ia344deda1d9a5b130304ac760e2f4ddcfe62fb5b
Original commit hash: 10c9e473def7dc519ec69364676c334f9ea2aa45

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b3e6f58a079cc2c06d94bdf57f34c4e50c3b2155 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:43:49 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.247

(cherry picked from commit e57e2faa46e8dfafd0d2118b8a7a1074c8bc4992)

Mon May 16 05:37:32 2022 +0000
Original commit date: Mon May 16 05:37:32 2022 +0000
Original commit hash: 643627c6110aaaf2aeeac617db3175282a1bf663

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e874736e4a85a9c79ccd922d4abf968dccdd60f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:43:48 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011218393][LPDDR5] ECC clean update for LP5 BG and 16B mode

[Feature Description]
ECC clean update for LP5 BG and 16B mode

[Resolution]
ECC clean update for LP5 BG and 16B mode

[Impacted Area]
LPDDR5 ECC Clean

[Register Impacted]
CPGC

Hsd-es-id: 15011218393
Original commit date: Sun May 15 23:05:24 2022 +0800
Change-Id: I150630556dadfdf974cc8ba50c83d1faf5433d41
Original commit hash: c05f5ea6e12960661afc0dffeaa86cc83ed9b7bc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c

================================================================================ 
Commit: 17f264bf1dc86d067741c667d494281856e34287 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:43:47 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.246

(cherry picked from commit a5da06c2405bafca793bbe66b5d0fac66d1e17b4)

Mon May 16 05:15:57 2022 +0000
Original commit date: Mon May 16 05:15:57 2022 +0000
Original commit hash: 241d1e0808dfbd2be62086ab00f069bb822a6918

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 074a917f4be89d22f15f4638370c8b356fe72e01 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:43:46 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16016502309][ADL-S ADL-P ADL-M | DDR4 DDR5 LP4 LP5] Update CccRxVref to avoid boundary scan failures

[Issue Description]
  Boundary scan failures on WCK pins with DRAM.

[Resolution]
  Update CccRxVref to below values based on DDR Type.
    DDR4 - 0x20
    DDR5 - 0x30
    LP4  - 0xB
    LP5  - 0x9

[Impacted Area]
  ADL-S ADL-P ADL-M | DDR4 DDR5 LP4 LP5

[Registers impacted]
  MC [] Phy [X] Both []

Hsd-es-id: 16016502309
Original commit date: Fri Apr 22 13:09:32 2022 +0530
Change-Id: I17fd5afbfd5f231f3110480f8bbca42756fac832
Original commit hash: 4093e8b352e81f4fddd3ae24578afe92a0972487

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: fc7cecf41a084e8fd37f1b2264b37f92869a54af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:43:44 2022 +0530 
-------------------------------------------------------------------------------- 
C1S/AMT: "AMT BIOS features" BIOS option inside Intel Advanced Menu > PCH-FW Configuration remains disabled even after disabling DAM.

Issue: When DAM set enabled (from DAM disabled IFWI), CSME returns consumer type in MBP, and it leads to ME_SETUP.Amt set 0.
       After changing DAM back to disabled, ME_SETUP.Amt remains 0 and cause AMT BIOS features grayed out.
Solution: ME_SETUP.Amt should not be overriden based on corporate/consumer type, it should be based on setup selection.
          Instead, AMT_PEI_CONFIG.AmtEnabled should be updated based on ME_SETUP.Amt and CSME type.

Hsd-es-id: 16016276340
Original commit date: Fri May 13 16:38:42 2022 +0800
Change-Id: Ia3ce29112c4b4086bdfa00843e2b8be379fdfbac
Original commit hash: 2281ab6115aea2a51d36105e34bbda6a024b9be1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeMePolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiAmtPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
ClientOneSiliconPkg/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLib.c
ClientOneSiliconPkg/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLib.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 4eae1f0d8f4b2e06aa8d862acb1a77b9be5f5d8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:43:42 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3207_00

(cherry picked from commit 17ff2c2aac25b6fe79c3946ac53130c6f69f7d1b)

Sun May 15 08:47:07 2022 -0700
Original commit date: Sun May 15 08:47:07 2022 -0700
Original commit hash: 6c1bdf6fe7f0b0bf2ddd8f707078c357e22c53ef

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f9bcbd31990351dbf59c723407b9e341c70289ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:43:41 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 29

(cherry picked from commit cdc469b710a87c76f3d645dfdc52d8684212466b)

Sun May 15 01:21:33 2022 -0700
Original commit date: Sun May 15 01:21:33 2022 -0700
Original commit hash: 8086eff30c59889d958468e0a0ed70a1ee58f82a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 2e2502574ec4c93fb76ef9e0dc3ca8e4b991dc38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:43:39 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3206_00

(cherry picked from commit 6b8cf464e361fc3b09d05fac91bae20b692f0de9)

Sat May 14 08:50:10 2022 -0700
Original commit date: Sat May 14 08:50:10 2022 -0700
Original commit hash: 0c6a917ccf809da344eb71b9e9fd9c9c0369b393

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bd7c30cf2729c9ea38c9256d40c49b7100a15adb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:43:36 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 28

(cherry picked from commit c66028e5a396b08121a9d8e6ff90027624451ea3)

Sat May 14 01:21:40 2022 -0700
Original commit date: Sat May 14 01:21:40 2022 -0700
Original commit hash: 2605c629278e2f96997b1521a7785c29779d606e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 08dd36cea0373430bfb1a55bbee1e582c3ac307b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:43:34 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.245

(cherry picked from commit f554756172ffdce1dfdcd8e010039f18c7e12078)

Sat May 14 03:12:16 2022 +0000
Original commit date: Sat May 14 03:12:16 2022 +0000
Original commit hash: 279b7db0947bac6ca5bd7c94ef216d79b754c2f4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 683c4048f95022a732ceb9ac986a962a95ede0c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:43:30 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3205_00

(cherry picked from commit 66ca34fa5f751cbc3b510c2042cbf4e7f4422048)

Fri May 13 08:47:06 2022 -0700
Original commit date: Fri May 13 08:47:06 2022 -0700
Original commit hash: 9fb66e9d2cc98907d5438ef24bc8484ceecfb1d5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9376552d7e62e9dd7bd0ab81d21db76933343e6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:43:29 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.244

(cherry picked from commit 3dae9f766ff1f5407ba47c018ed777291c018290)

Fri May 13 11:55:08 2022 +0000
Original commit date: Fri May 13 11:55:08 2022 +0000
Original commit hash: 627f0fa9c3e2794594313d1abafe1405bf165e9a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e4bd8f20eb83949cbbd8211c21c93a416714b0cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:43:28 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011140070][ADL-S | DDR5 DDR4 ] Add RPL CPU support to ADL BIOS - MRC

[Feature Description]
Add limited RPL-S support in ADL-S

[Resolution]
Add limited RPL-S support in ADL-S

[Impacted Area]
CPU Boot

[Register Impacted]
MC, PHY

Hsd-es-id: 15011140070
Original commit date: Thu May 12 14:44:38 2022 +0800
Change-Id: Iaa73d816f84225058cd37f3dc5d11f7958fec002
Original commit hash: 321f09d285c641cec9df46285506556d5939cbc8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/Features/Setup/Library/PeiSetupInitLib/PeiSetupInitLib.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.inf
AlderLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.inf
AlderLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfigDxe.inf
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.inf
AlderLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.inf
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
AlderLakePlatSamplePkg/Setup/Setup.inf
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiSaInitFruLib/PeiSaInitFruLib.inf
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PeiDxeSmmPchInfoLibAdl.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.inf
ClientOneSiliconPkg/IpBlock/Gna/LibraryPrivate/PeiGnaInitLib/PeiGnaInitLib.inf
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl1Dxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl1Exxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl1Fxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdlDxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdlExxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdlFxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl1Dxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl1Exxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl1Fxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdlDxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdlExxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdlFxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLib/PeiPsmiInitLibVer2.inf
ClientOneSiliconPkg/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLib.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitFsp.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitPreMemFsp.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLibFsp.inf
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.inf

================================================================================ 
Commit: 1f36b442972e4170783565b80c90f8d7fecc24e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:43:22 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 27

(cherry picked from commit 6ecaa622c304deab261674d50b92aa5be22649b5)

Fri May 13 01:22:16 2022 -0700
Original commit date: Fri May 13 01:22:16 2022 -0700
Original commit hash: 6eb4d23316fd84b3086ba653dbfcf0f3d3c502fb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6074a40741afd7f5ef08eed6172c331838aeaa6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:43:21 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Celeron 7305 base frequency in system setting and task manager is displayed as 1.11GHz, can't meet SPEC 1.1GHZ.(F/R:2/2 unit,10/10 times,100%)

- Issue caused by E-Core Nominal performance (P1) greater then Highest performance (P0)
- Correct Nominal performance of E-Core in ACPI _CPC object

Hsd-es-id: 22015103442
Original commit date: Thu May 12 00:40:44 2022 -0700
Change-Id: I63bdbc885041a805cae7d8a6dade87a589355217
Original commit hash: cdd79fb7db3b382ad1643472c100d4414dcbacf5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Hwp.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.h
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuNvsAreaDef.h

================================================================================ 
Commit: 82fac126cec3dfc093bbb166f396a81ca0f6a8cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:43:20 2022 +0530 
-------------------------------------------------------------------------------- 
ADL-S: Add limited support of RPL-S.

Add limited support of RPL-S CPU.
Need to upgrade to RPL-S BIOS for full support of RPL-S.
This change does not include the MRC and RST.

Hsd-es-id: 22015008102
Original commit date: Fri May 13 09:11:06 2022 +0800
Change-Id: If2783993250549f2530bd7d3336fa9ccad6e6c62
Original commit hash: 1c8e9fe4cced1eb251845aab08ce50a9ea38235e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.c
AlderLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.h
AlderLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.inf
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuDmi/LibraryPrivate/PeiCpuDmiDekelInitLib/PeiCpuDmiDekelInitLib.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/Library/PeiDxeSmmGraphicsInfoFruLib/GraphicsInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/Include/CpuGenInfo.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/IgdRegs.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/Vmd/LibraryPrivate/PeiVmdInitFruLib/PeiVmdInitFruLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen13/PeiDisplayInitLib.c
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c

================================================================================ 
Commit: 97257e24790968f5a4f5dcbfb72b0b40ee6f3d31 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:43:17 2022 +0530 
-------------------------------------------------------------------------------- 
[Catlow]: Add LpcDevice ID to enable RAID options in Simics

RAID options are not seen in Simics now and this LpcDevice ID needs to be added to enable RAID options on simics

Hsd-es-id: 16016648047
Original commit date: Tue May 10 17:45:02 2022 +0530
Change-Id: I53cd589ba8890263ea7ec9b1da1be76329054c41
Original commit hash: 95f47e3acd879294afcf5460c3c673cc7937de28

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c

================================================================================ 
Commit: bb766f380d6f74fa3bab8b1c8d7a42573934c280 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:43:11 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3204_00

(cherry picked from commit 67af4a5ac10c80bd21a70fa0a0eaed5bc12f6148)

Thu May 12 08:46:50 2022 -0700
Original commit date: Thu May 12 08:46:50 2022 -0700
Original commit hash: d25d33eda4aa7c23062bff0674d7b0da5132e397

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 01539d20627d60f5e928be3ae42cf433423c29a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:43:10 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "C1S/AMT: "AMT BIOS features" BIOS option inside Intel Advanced Menu > PCH-FW Configuration remains disabled even after disabling DAM."
This reverts commit 7f4a25fcdda677abd2547faa8c021b96a89f7d52.

Hsd-es-id: N/A
Original commit date: Thu May 12 17:06:11 2022 +0800
Original commit hash: 9efdcc0dfe6a1abf165906cdac3835825e340569

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeMePolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiAmtPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
ClientOneSiliconPkg/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLib.c
ClientOneSiliconPkg/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLib.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 20126a6a490339e440d8aad706ce27dd7eba6ac0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:43:09 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 26

(cherry picked from commit 827e7a08d19ec17437ee19b47d9a4f8fc553c110)

Thu May 12 01:22:05 2022 -0700
Original commit date: Thu May 12 01:22:05 2022 -0700
Original commit hash: 07a65d9ca0f10b3379fa657319779751313af479

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 5a9153ea219a56a268b994a449f7cea34ca0f034 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:43:07 2022 +0530 
-------------------------------------------------------------------------------- 
MebxFeaturePkg /MebxSetup: the malfunction when the load default is executed on MEBx

Add Interactive flag to the related MEBx options and do nothing when F3 is pressed.
Also remove the unused question ids in MebxSetup.h.

Hsd-es-id: 15011199060
Original commit date: Wed May 11 17:50:40 2022 +0800
Change-Id: Icecd7f6ff60f494054070550f9cba1fbbfe637cf
Original commit hash: 1a80705d3b48238b10f839b07c3fa93f981b876b

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.h
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetupVfr.vfr

================================================================================ 
Commit: 1eedc8543cb1c5e2472074eb59dfb07a19c4697c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:43:06 2022 +0530 
-------------------------------------------------------------------------------- 
[OC] Correction for Dynamic Undervolt Protection changes.

Correcting some debug code changes that got submitted by mistake.

Hsd-es-id: 22015008137
Original commit date: Tue May 10 22:53:16 2022 -0700
Change-Id: I672589b97e1f33211f4e26b594a561d22aa1fb81
Original commit hash: 48bedd22e403eaef4ce0973d8e320eaf4b0f9442

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c

================================================================================ 
Commit: 79c2865f0422881dd09365858d7a73f8960f4c34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:43:05 2022 +0530 
-------------------------------------------------------------------------------- 
C1S/AMT: "AMT BIOS features" BIOS option inside Intel Advanced Menu > PCH-FW Configuration remains disabled even after disabling DAM.

Issue: When DAM set enabled (from DAM disabled IFWI), CSME returns consumer type in MBP, and it leads to ME_SETUP.Amt set 0.
       After changing DAM back to disabled, ME_SETUP.Amt remains 0 and cause AMT BIOS features grayed out.
Solution: ME_SETUP.Amt should not be overriden based on corporate/consumer type, it should be based on setup selection.
          Instead, AMT_PEI_CONFIG.AmtEnabled should be updated based on ME_SETUP.Amt and CSME type.

Hsd-es-id: 16016276340
Original commit date: Tue May 10 16:55:10 2022 +0800
Change-Id: Ia0320d0e539d629aab9405feeeb6f5d3d2bc618f
Original commit hash: 8674cde5c83bbd91a86cb819dfcf1412b17b049d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeMePolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiAmtPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
ClientOneSiliconPkg/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLib.c
ClientOneSiliconPkg/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLib.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: eb63f8a32a7175b7e203c19a34f8d66374d12191 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:42:59 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3203_00

(cherry picked from commit b575e87f514badd54737ada614ab769f970b20d0)

Wed May 11 08:46:55 2022 -0700
Original commit date: Wed May 11 08:46:55 2022 -0700
Original commit hash: 9ca4ba7d69953c2dfba247c0f7c7f0c00224ab01

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0ef7a87383194a603debee7a50148d55098932f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:42:58 2022 +0530 
-------------------------------------------------------------------------------- 
[RPLP][TCSS] Enable Cpx values for RPL-P USB3

Hsd-es-id: 18021974514
Original commit date: Mon May 9 15:41:32 2022 +0200
Change-Id: I137b4ba5d8eb2a92c73d3a678deb71d2a1fabf59
Original commit hash: fcb1b14d5140e824adbd51efeb4ecc6b07c80bd4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitTcss.c

================================================================================ 
Commit: 5da9e3b1a672dadc168837efbc9c8c2c61c8a42b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:42:57 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.243

(cherry picked from commit 01d5336ca18bec6bf6427eef7a76f7d3f1dad4f8)

Wed May 11 13:25:00 2022 +0000
Original commit date: Wed May 11 13:25:00 2022 +0000
Original commit hash: e3507491c418518dcf57dd51a777266ee6c604ae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f8d96a604b94426ea7bc99e768cf94e90ff19da8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:42:55 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011169423][ADL-S ADL-P ADL-M | All] The fix for Underruns during video playback is observed when 3 4K external monitors and 1 4K eDP are connected to SUT and playing a video on each display
[Feature Description]
The fix for Underruns during video playback is observed when 3 4K external monitors and 1 4K eDP are connected to SUT and playing a video on each display

[Resolution]
The fix for Underruns during video playback is observed when 3 4K external monitors and 1 4K eDP are connected to SUT and playing a video on each display.
The fix is to change the VC1_Isoc_latency_guard_timer_x8 to 75ns.

[Impacted Area]
performance

[Register Impacted]
MC

Hsd-es-id: 15011169423
Original commit date: Tue May 3 20:55:38 2022 +0800
Change-Id: I0daf1ee496a6cadcd553f195379ffa5362baa089
Original commit hash: ea6dca02d2029393cdfbee250986813523363036

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.h

================================================================================ 
Commit: 1ed91d61931c739ee15c65745860082c8ba8baaf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:42:52 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 25

(cherry picked from commit 85aa836d5a3423eda8d58afed55577281f6aa1f8)

Wed May 11 01:22:05 2022 -0700
Original commit date: Wed May 11 01:22:05 2022 -0700
Original commit hash: 4b3fbdd5d72f26d5fb14ff0a0396db6dde30b0d8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: bc03a62a2a6c4db9d6d1b4f188fa23dc31a6f8d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:42:51 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N]: Integrating latest Microcode 008

Integrating the latest Microcode m_01_b06e0_00000008.

Hsd-es-id: N/A
Original commit date: Tue May 10 12:00:18 2022 +0530
Change-Id: Idb0298af7ad4c1c34088ff4dc64f75f1c99d5365
Original commit hash: 5073a0dac7ac918be2634b4a4149cbd2d8284e1c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 9466ae3bb2ff33bb0a07c6b8ad5aca4fea356e2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:42:50 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.242

(cherry picked from commit 962d85006a548e34a6d7ed4221aa858b7dd87477)

Wed May 11 04:59:06 2022 +0000
Original commit date: Wed May 11 04:59:06 2022 +0000
Original commit hash: ca4e738ac62551262a6d82ee7f9f27a82a8a8b7a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 34ff4fcf262ea91f4b6eed6e9e5e9b8c886ed0e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:42:48 2022 +0530 
-------------------------------------------------------------------------------- 
[bug][16016642735][ADL-P | DDR5] MRC boot time increased by 8 seconds with MRC V0.0.3.236

[Issue Description]
  PreSdl algorithm enhancement changes made as part of mrc v0.0.3.236 impacting DDR5
  boot time by 8 seconds. For DDR5, PreSdl algorithm is run multiple times and re-running
  DCC accumulator every time in the algorithm increasing the boot time significantly.

[Resolution]
  Skip PreSdl enhancement changes implemented as part of V0.0.3.236 for DDR5.

[Impacted Area]
  DDR5

[Register Impacted]
  Phy

Hsd-es-id: 16016642735
Original commit date: Mon May 9 21:05:31 2022 +0530
Change-Id: Ic3ca674a36cc07459f7bdbd24a467664d2ee9176
Original commit hash: faa2a284db742ae36c935eea50072aa6fc87c085

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 651b124d1e5b222e6a8ccef33fd1c6d08aec85a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:42:47 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL] ADL HX reuse for RPL support

Hsd-es-id: 15011189280
Original commit date: Tue May 10 15:16:03 2022 +0800
Change-Id: I3b43e4996d15c727b32396dccf54810ac49fe67d
Original commit hash: 1d263ef09564419c87bb92f41fc4616c0f3f00aa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 945b5f7d3ce72f7730312b53e236fcfd800dd144 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:42:45 2022 +0530 
-------------------------------------------------------------------------------- 
[OC] Dynamic Undervolt Protection for Overclocking.

Addition of new UnderVolt Protection Control knob in BIOS.
This option will be exposed based on the capability bit for availability of Overclocking MSR.

Hsd-es-id: 22015008137
Original commit date: Mon Apr 25 15:46:02 2022 -0700
Change-Id: Ice7b66b162d55cc06bc12f7f7c48ce87660e02ea
Original commit hash: b2c5d230db8ad5256fa52e2909f72ada05e94749

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/Library/PeiOcLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/OcMailbox.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c

================================================================================ 
Commit: f4d27f99b1233977f5896e2a15a79457ec9fcd62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:42:42 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.241

(cherry picked from commit e1e83f506132770c4c46e2cd7a38a06931fe49e6)

Tue May 10 17:16:39 2022 +0000
Original commit date: Tue May 10 17:16:39 2022 +0000
Original commit hash: 57fc9dad1c79d21bc17cfad7969af93e99dcaff7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 22166337c4217b000866ac53f7d38add89d44c47 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:42:41 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011194068][ADL-S | DDR5] Increase TAT by 2 for DR/DD for double size DIMM 2DPC 2R

[Feature Description]
Increase TAT by 2 for DR/DD for double size DIMM 2DPC 2R

[Resolution]
Increase TAT by 2 for DR/DD for double size DIMM 2DPC 2R (128)

    tRDRDdr += 2;
    tRDRDdd += 2;
    tRDWRdr += 2;
    tRDWRdd += 2;
    tWRRDdr += 2;
    tWRRDdd += 2;
    tWRWRdr += 2;
    tWRWRdd += 2;

[Impacted Area]
DDR5 TAT

[Register Impacted]
MC

Hsd-es-id: 15011194068
Original commit date: Mon Mar 7 14:10:01 2022 +0800
Change-Id: I69608c4b5e4923bb5ab7579d5bb23b04f3b8d525
Original commit hash: 494ca4f63e3c1f0e1225038bdac2182ff1922887

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: 321013d55779f12df9e9d96c6b839feecd3745dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:42:40 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3202_00

(cherry picked from commit 1a881b0aa732750798ca630ad1384f55ac8f2ea8)

Tue May 10 08:47:10 2022 -0700
Original commit date: Tue May 10 08:47:10 2022 -0700
Original commit hash: a995abd4f669056b56b6f290c7b86392d2da83c4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ab7f2cb65bc2ece035583182c058d6e9e90410da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:42:39 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 24

(cherry picked from commit 3e07f253ed9e33a24d9ce49602350146d8f5e793)

Tue May 10 01:22:03 2022 -0700
Original commit date: Tue May 10 01:22:03 2022 -0700
Original commit hash: 3adef133d49d8b0d5ac62ebb6bc885d637aed327

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 006873666105799749eb86e33575f83f21069f14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:42:36 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.240

(cherry picked from commit a79a1252089b6696ece36e5660e5cb276aa2bc64)

Mon May 9 17:02:37 2022 +0000
Original commit date: Mon May 9 17:02:37 2022 +0000
Original commit hash: 7d1e73f1aac4b1573ea95694940d241b340b5a59

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7e2356314a7a1f76ff4d51439bd268a9b3de6055 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:42:35 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010812849]Request installing Ppi to indicate mrc cold boot

[Feature Description]
Request installing Ppi to indicate mrc cold boot

[Resolution]
Install gMrcColdBootRequiredPpi before memory training

[Impacted Area]
NA

[Register Impacted]
NA

Hsd-es-id: 15010812849
Original commit date: Thu Apr 21 15:15:53 2022 +0800
Change-Id: I18988f3ba5dea9753cf0fce7f8a6d8b28250536d
Original commit hash: 26065ec219f91f80453e2790a129d24466b4e693

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf

================================================================================ 
Commit: f0bcf0d907e4c61d67ea7c54756fa15b6c235fa0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:42:34 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3201_00

(cherry picked from commit cf7883ef729e444646fc9a6f65b132947622ac44)

Mon May 9 08:47:01 2022 -0700
Original commit date: Mon May 9 08:47:01 2022 -0700
Original commit hash: 453c2c6ccabe93e0b0d731f575facb8fe18b89f6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 85148f2fa8b30e3ac8cbca96f03fd7c5218bb41d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:42:31 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 23

(cherry picked from commit 067cea4f2dbf4c8af15931d7b0eaa0d84ecfb27a)

Mon May 9 01:21:54 2022 -0700
Original commit date: Mon May 9 01:21:54 2022 -0700
Original commit hash: 6ac944dfc9aa16f72d387499a83ec008a12398b8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 9744c0b7ac7bd714b9f8ed1c68ecf583bdb0d3d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:42:30 2022 +0530 
-------------------------------------------------------------------------------- 
[IOTG][RPLS]: Fusa: PRMRR: Change the PRMRR size for Fusa

With the following combination:
SAF = 4MB
C6DRAM + SAF = 8MB
SAF + KeyLocker = 4MB
C6DRAM + SAF + KeyLocker = 8MB

Hsd-es-id: 14016224254
Original commit date: Wed Jan 5 14:30:00 2022 +0800
Change-Id: I0f11cc84960ed87c7202302799ea2e53beeb9009
Original commit hash: 4737d1b17324815621374eb54c8dcd473e699983

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPolicyUpdatePreMemLib.inf
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
ClientOneSiliconPkg/Fru/AdlPch/PeiLib.dsc
ClientOneSiliconPkg/Include/Library/FusaInfoLib.h
ClientOneSiliconPkg/IpBlock/Fusa/IncludePrivate/Library/PeiFusaLib.h
ClientOneSiliconPkg/IpBlock/Fusa/Library/PeiDxeSmmFusaInfoLib/FusaInfoLib.c
ClientOneSiliconPkg/IpBlock/Fusa/Library/PeiDxeSmmFusaInfoLib/FusaInfoLib.inf
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLib/PeiFusaLib.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitFsp.inf
ClientOneSiliconPkg/Product/AlderLake/SiPkgCommonLib.dsc

================================================================================ 
Commit: 21b8842807e3d24024614af1a792676d2df2b569 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:42:29 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.239

(cherry picked from commit b689cca8357fecd491c6892a78d4f363268ba075)

Mon May 9 07:50:18 2022 +0000
Original commit date: Mon May 9 07:50:18 2022 +0000
Original commit hash: 0cb4b8efd5b3da264849370c72e9625d36b4ba19

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 175629349ecc847f9c35a88b65102d32482964e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:42:25 2022 +0530 
-------------------------------------------------------------------------------- 
RPE: Add OEM Hook to support Clear All NVM Variable erase action

Added a Hook fucntion to clearNVM erase action for OEM to add secure boot Variables back.

Hsd-es-id: 16016544761
Original commit date: Fri Apr 29 15:31:20 2022 +0530
Change-Id: I8c2fc67045316e6d20f8866cdc1432167260f7f2
Original commit hash: 3912f283c51d0b3b60dfe145a30216863d6c4904

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/Include/Library/RpeOemCustomLib.h
AlderLakePlatSamplePkg/Features/Rpe/Library/RpeOemCustomLib/RpeOemCustomLib.c
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c

================================================================================ 
Commit: 1e48753812ff2fe42babcdceb815df54ed078a60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:42:23 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.238

(cherry picked from commit 31c1a0ace794221eaa90ad5d060c506c0e3edb25)

Mon May 9 02:51:27 2022 +0000
Original commit date: Mon May 9 02:51:27 2022 +0000
Original commit hash: 44cee3f85416a7c0c341070252a8d7880083daeb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 96ae6800b316d8a95c586a1f2c1ac6fc765f823f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:42:22 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011182786][LPDDR5] tRDWRdr TAT calculation update for LP5 BG mode
[Feature Description]
tRDWRdr calculation update for LP5 BG mode

[Resolution]
tRDWRdr calculation update for LP5 BG mode.
In RDWRDR calculation, it uses BL/n_min for calculation. The value needs to be multiplied by 4 for LP5 WCK.

[Impacted Area]
LP5 BG mode tRDWRdr

[Register Impacted]
MC

Hsd-es-id: 15011182786
Original commit date: Sun May 8 21:40:50 2022 +0800
Change-Id: Ieed77fbe782deb53bcfcf2f596d49bf2be5654d8
Original commit hash: 75f5137b4a409adda6c88a97a6e68d89d363aa3e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: fcab21d3d8878244becc467d225846bc6b198037 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:42:20 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.237

(cherry picked from commit b20b931ec68077be33e790fbbe36087ba6466c58)

Mon May 9 00:37:55 2022 +0000
Original commit date: Mon May 9 00:37:55 2022 +0000
Original commit hash: 943c6c873ad66e1e2d6e6cf4d3d6cc9f8473f47f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 444ef2c289eb729f3007d712f778c7f5fe265bd4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:42:19 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3197_00

(cherry picked from commit 9ab9b7bc8492fdd39cd2f1c648e869e8c7addc8b)

Sun May 8 08:46:58 2022 -0700
Original commit date: Sun May 8 08:46:58 2022 -0700
Original commit hash: 40fffcb6fef9c1e2ff549d9f7e82c3340d9d45cc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 30e0117b27cc6d04701fbf3bb401a863cb9dc60c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:42:18 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011182573][DDR5 LPDDR5 LP4 ] Correct the value print for tMRR and tMRRMRW
[Feature Description]
Correct the value print for tMRR and tMRRMRW

[Resolution]
Correct the value print for tMRR and tMRRMRW

[Impacted Area]
DDR5, LP5, LP4 tMRR and tMRRMRW print

[Register Impacted]
NA

Hsd-es-id: 15011182573
Original commit date: Sun May 8 19:40:27 2022 +0800
Change-Id: I5e93a17679d3c438acc49fbaf9716d9424fec55d
Original commit hash: 6e995ae392ab2f25c28e54d2382f1a4d2edd7471

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: 1d76bbfb02e95ee3c462f63c77c0382c6e5bc0c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:42:16 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg: Check that TME is supported

Measuring and logging TME data only for platforms
which support TME.

Hsd-es-id: 14016312590
Original commit date: Fri May 6 15:58:21 2022 -0700
Change-Id: I9e6b63d6e47cb2380f7565f844ab762b96068899
Original commit hash: 3bfbcc259fbd4d91bd37f25b641c6e4c9e1255b1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Tme/Dxe/TmeInitDxe.c

================================================================================ 
Commit: 929a3322ca134fa1fdae657f10eee71c816fe15d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:42:15 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 22

(cherry picked from commit 5768d17a057b4d04fb13a96d26e2a743b1a0d8ea)

Sun May 8 01:21:41 2022 -0700
Original commit date: Sun May 8 01:21:41 2022 -0700
Original commit hash: e213ba4b247146908badcceb68d64c01866bbf80

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 92682756cc5ce9513c9ad22b046c3f465f3a78dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:42:12 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3196_00

(cherry picked from commit eefd5343a9a6f40fa30846edaba407005d1fbcfd)

Sat May 7 08:47:08 2022 -0700
Original commit date: Sat May 7 08:47:08 2022 -0700
Original commit hash: d6bcd875f1ded38937301b4134ff3bd9d1a40240

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ef27bc8a48e360b802aebd0fc31a9bc06b6dd07a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:42:11 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 21

(cherry picked from commit f85bf4848769d3f872c762aa08bd05e37760fd7a)

Sat May 7 01:21:34 2022 -0700
Original commit date: Sat May 7 01:21:34 2022 -0700
Original commit hash: c85a39741c08539e200d3e73698f4476e207f03b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a736a948611add5dcb6a6d7cfd7fe576976f14e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:42:09 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/RaptorLakePBoard: Request to add new HWID for HidWovLed driver for RPL

Closed Lid WoV with lighting support has been common ask from OEMs form
two generations, it is supported by OS

Hsd-es-id: 15010899461
Original commit date: Sat Apr 9 22:11:17 2022 +0800
Change-Id: I43a68b70319aa1b00126217ad7c9119d9bb53849
Original commit hash: b95af496c977db6e4e5235852b619febafb36e80

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/ClosedLidWoVLed.asl
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf

================================================================================ 
Commit: a38df8a968916aaf4c52bc30c169be1eaefb64bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:42:07 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3195_00

(cherry picked from commit 8ac0e64002347500b0c6e3acc2f4f9fae7f9e407)

Fri May 6 08:47:09 2022 -0700
Original commit date: Fri May 6 08:47:09 2022 -0700
Original commit hash: 00423540fd4401720fa509321250c17493d81c00

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2b91414dd3b43ec5fc6b494ab623f680b6cf830f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:42:05 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL-P]Enable OEB WA

Enable OEB WA for RPL-P LP5 and DDR5 RVP.

Hsd-es-id: 15011180469
Original commit date: Wed Mar 23 18:41:03 2022 +0800
Change-Id: I3fb479e639a7def7b83f29275e8f8717d4e54927
Original commit hash: 9bd7404c43ed2df1278ab5ec0f86541b12cf767b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c

================================================================================ 
Commit: b74c4361f2d213bf967e7530c544655b45eaf499 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:42:03 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.236

(cherry picked from commit 72f7daf99bba627f28dc2647f64b97c72a916e8f)

Fri May 6 11:28:18 2022 +0000
Original commit date: Fri May 6 11:28:18 2022 +0000
Original commit hash: e7be68b63c673f97ca0869afa7a288e96e71274e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3f9315cd403ca3949f6db219d336f3df1a969fad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:42:02 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16016555963][ADL-P ADL-M | DDR5 LP5] RxPreSdl algorithm enhancments

1) Run accumulator to detect bad duty cycles with default VOC start code and
   sweep left and right of default VOC code to find optimum VOC start code if
   default VCC code is not good.
2) Rerun Accumulator upto 4 times if bad duty cycles detected during VOC code
   sweep in PreSDL training

Hsd-es-id: 16016555963
Original commit date: Wed Apr 20 18:57:24 2022 +0530
Change-Id: Ib6ed0dc21b170698190a7c769d2c40177c2d51e4
Original commit hash: 8aebe45b8f92897a8eec0ed747dc95f51198118d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 988cb7dff5604b16190a314eaa9b582cc9941232 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:42:01 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 20

(cherry picked from commit 513dc9572c0fc1e280d404c0522c947632e8098c)

Fri May 6 01:21:40 2022 -0700
Original commit date: Fri May 6 01:21:40 2022 -0700
Original commit hash: 58bef09366259af56f41aef19489689e520f35ea

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 14a7796abc0dd3f5d4e47bb2e9872f3fc3ac20f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:41:58 2022 +0530 
-------------------------------------------------------------------------------- 
updated Indentation

(cherry picked from commit ad0c6e56f4ba6e3f109567cd1ca711aad4deab6f)

Fri May 6 10:35:39 2022 +0530
Original commit date: Fri May 6 10:35:39 2022 +0530
Original commit hash: cbeca79907b5c39859872e2d19093e3181651b19

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Scs/AcpiTables/ScsEmmc.asl

================================================================================ 
Commit: a5765ee7efb3fd05a7afb0d3eb42d35984b0289f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:41:57 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLN]: Comment update on S3 resume issue with EMMC as boot media

Hsd-es-id: 16016564556
Original commit date: Thu May 5 11:57:57 2022 +0530
Change-Id: Ia5541aa8da45f4177c42f53c9915e40075b04652
Original commit hash: df1f7571ea86c283fa915cc417c983cb2ca79196

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Scs/AcpiTables/ScsEmmc.asl

================================================================================ 
Commit: 08828e674cfa8dbdfe2ad6a1b950b38be4af3b81 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:41:55 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg: Add TME data to TPM log

TME state and configuration will be measured into PCR[1]
and PCR[7]. PCR[1] is extended with TME_ACIVATE_MSR data
PCR[7] is extended only if TME is not protecting all OS
and VMM usable memory.

Hsd-es-id: 14016312590
Original commit date: Wed May 4 15:04:22 2022 -0700
Change-Id: I7327d0eb812dc26f269e7674ef00d3af88088516
Original commit hash: 7316fb0677c33e4853009879c465e96c3a06a6e5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Tme/Dxe/TmeInitDxe.c

================================================================================ 
Commit: 845f1f8c290dce5c78de27be78f27aa9c99259bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:41:53 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3194_00

(cherry picked from commit 408a66e7b744e80dcb46686ca110c511a9d89e0b)

Thu May 5 08:47:05 2022 -0700
Original commit date: Thu May 5 08:47:05 2022 -0700
Original commit hash: 90d2d6a0ceefe27eb797ff350fa72e7b227d9c31

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e08483a151d066551e881c90db1dece7f0ef39c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:41:51 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.235

(cherry picked from commit ea69e63d40f97eec8cbe6625487d7cc5bab3552e)

Thu May 5 10:37:13 2022 +0000
Original commit date: Thu May 5 10:37:13 2022 +0000
Original commit hash: 7167432fdc1c208f6e78502b9799570ba924a6f1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7b7e5717b9d385bb415a82e8e324c0a7f3985418 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:41:49 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16016468293][ADL-P ADL-M | LP5] CS is not centered after LCT on LP5

[Issue Description]
  CS is not centered properly with respect to Clock after LCT training on
  few systems due to speckling during training.

[Resolution]
  Issue Jedec Reset between CMD sweep and CS sweep during LCT.

[Impacted Area]
  ADL-P ADL-M | LP5

[Registers impacted]
  MC [] Phy [X] Both []

Hsd-es-id: 16016468293
Original commit date: Fri Apr 22 13:09:32 2022 +0530
Change-Id: Ie4adaaa5fb7d34649fc7519d99de5c84f18a4f05
Original commit hash: e93fa9fc2586887a1368ad9a61437d3765091ffb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: f701befb547d43427aa396ca18963b0568c25b13 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:41:48 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 19

(cherry picked from commit c661124fa397381a77e2e55f4064de8ed17aca2d)

Thu May 5 01:21:44 2022 -0700
Original commit date: Thu May 5 01:21:44 2022 -0700
Original commit hash: fd3b3eb8f7b1befa41e778ca3d2a9d596d2565a5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: c76076b988c3d5135ebdff8f1cefedc0f56594e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:41:45 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.234

(cherry picked from commit 65728afcd9680dab0521c8ed3aeacb2d653b6439)

Thu May 5 00:45:34 2022 +0000
Original commit date: Thu May 5 00:45:34 2022 +0000
Original commit hash: 7571e3cabc7db48cca575d4d92bd91c80a2f41e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 01aa6e7f7630b6848f4689c02ba326ae48529f74 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:41:44 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011170782][LPDDR5] Increase the tWRWRDR by 1 for 1anm 16Gb die (32GB DDR5 UDIMM)
[Feature Description]
Increase the tWRWRDR by 1 for 1anm 16Gb die (32GB DDR5 UDIMM)

[Resolution]
Increase the tWRWRDR by 1 for 1anm 16Gb die (32GB DDR5 UDIMM)

[Impacted Area]
DDR5 tWRWRDR

[Register Impacted]
MC

Hsd-es-id: 15011170782
Original commit date: Tue May 3 15:47:25 2022 +0800
Change-Id: I19235304b924ee8c0c12032ccb81a3a8bcda69ae
Original commit hash: 67a10ec2a58283c84e8226213fef8a8637da1484

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: b9b3b3550c6240f0240b6d3c40cf4bafb8db62f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:41:40 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3193_00

(cherry picked from commit 08d11f3c056608057444b65abb69d6484f27880a)

Wed May 4 08:47:07 2022 -0700
Original commit date: Wed May 4 08:47:07 2022 -0700
Original commit hash: 219386ee667da14ce2907cb25ae4c0f5d8d487f5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 084891d7e15dc93846d3cd2f33c567d3e49a3a35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:41:39 2022 +0530 
-------------------------------------------------------------------------------- 
Integrate ADL-S GOP V1077

Hsd-es-id: 16016533856
Original commit date: Thu Apr 28 16:44:34 2022 +0530
Change-Id: I56df5bd14e8394358a62324832d1f4db1c2648eb
Original commit hash: 51d03d9af0557af101ae88ebe9bf656577b4bfd1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: beee9071327f6787c449733bd60fd7d458827bf8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:41:36 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 18

(cherry picked from commit 70518045dad076488c865c31f0c16f86f7c106c4)

Wed May 4 01:22:20 2022 -0700
Original commit date: Wed May 4 01:22:20 2022 -0700
Original commit hash: 1bc320b16b5f3e38c27462c436bacdaeea1a26fd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 4a20ab9a2b833c96c22b622d017ab819a782c316 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:41:35 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL][PNP] BIOS ignores XmlCli/flash settings and uses implicit logic on multiple BIOS knobs (IDC Gaming Lab)

 - Add C6DRAM/TmeEnable/SAGV into SkipPatchSet
 - Assign question ID > 0x8000 to these BIOS knobs
 - xmlcli will recognize question ID and set BIT7
 - BIOS to check once BIT7 set, then skip patch table process

Hsd-es-id: 15011076417
Original commit date: Wed May 4 14:02:57 2022 +0800
Change-Id: I863c6dd5d9d295297a03c1ea16c99c29744b7732
Original commit hash: 2b58f4431535883b767791eafc4ba18694fefe4d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Features/Setup/Library/PeiSetupInitLib/PeiSetupInitLib.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
AlderLakePlatSamplePkg/Setup/SaSetup.uni
AlderLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 04279fd391458b67bcc8da1ddaa52f1e4cfeec28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:41:32 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3192_00

(cherry picked from commit 59891f768713dbbb6722d7baa247d5f9ba8deb18)

Tue May 3 08:47:01 2022 -0700
Original commit date: Tue May 3 08:47:01 2022 -0700
Original commit hash: 952bb0b35c2db01060feeea8022d16fc4c6219b4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a6f6157457ebf9f6c4e57d64b9e2dd4f38e8caf0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:41:31 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.233

(cherry picked from commit 368b7a43b92e751f15bc9091c4e2d9586e3c3af9)

Tue May 3 13:41:43 2022 +0000
Original commit date: Tue May 3 13:41:43 2022 +0000
Original commit hash: a00c81d88ed44ac873160dc2af6330a5413bbaa4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: dd5e824f736bcc4730f39e2408454040203c8ecd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:41:29 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 17

(cherry picked from commit ad7b9168bb3407cdb4ed559bff992b68ba184178)

Tue May 3 01:22:04 2022 -0700
Original commit date: Tue May 3 01:22:04 2022 -0700
Original commit hash: eb89ee1c5695b41a76e801b96b2a6d820f416463

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: b088975f1286d75a0a9e14bf948bde310fdd9860 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:41:28 2022 +0530 
-------------------------------------------------------------------------------- 
Support ADL with RPL X-comp BIOS - Handshake between BIOS and GOP for Pre-OS support for External Display over Type C when being the primary display

Hsd-es-id: 15011131935
Original commit date: Thu Apr 28 15:28:21 2022 +0800
Change-Id: I8bcc7bc8dce7f2416cf7812501600d2a4acff51f
Original commit hash: b61d04ccc83965b9c3c052a2931ad3e69f82b61e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 8f875dbcc5b7ebfa024b579b507fcc22a4a2e68c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:41:27 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL HX] DDR4 SKU flavor should be MobileWorkstation inside bios

Hsd-es-id: 15011132225
Original commit date: Thu Apr 28 11:22:28 2022 +0800
Change-Id: If10eb0339ce044d77e791bea1f12d8ccf0d37dce
Original commit hash: 02976c69d2e99cfc1972f1591c217eda02dd8ec7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c

================================================================================ 
Commit: 45dc0b3492bf037bb2a999b1b562e0b9b601a7fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:41:24 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3191_00

(cherry picked from commit c4ecffcd63c0be2134ec2740fcfd90d69014d0ce)

Mon May 2 08:47:00 2022 -0700
Original commit date: Mon May 2 08:47:00 2022 -0700
Original commit hash: 847be4f864a053f8dfbe1c02919b34f65e8628f5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 35291ca9c96c29e179d4ec0a961d9a6976947898 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:41:23 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.232

(cherry picked from commit 3a847417dcc24ff1dff945095b9630a168038c02)

Mon May 2 14:21:10 2022 +0000
Original commit date: Mon May 2 14:21:10 2022 +0000
Original commit hash: 8f9a90a4af9b9b2639c34246cd261499cab9bf4b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 052c756a96ab1e69aa9f697f178b0b982add0145 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 17 14:41:22 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011168794][LPDDR5] tRDRDdr calculation update for LP5 BG mode
[Feature Description]
tRDRDdr calculation update for LP5 BG mode

[Resolution]
tRDRDdr calculation update for LP5 BG mode
In RDRDDR calculation, it uses BL/n_min for calculation.

[Impacted Area]
LP5 BG mode tRDRDdr

[Register Impacted]
MC

Hsd-es-id: 15011168794
Original commit date: Mon May 2 16:28:29 2022 +0800
Change-Id: I7f185cefa91eca283959e88f2b2e8c50ac09ac38
Original commit hash: 8d7cbc691f0755aed7a0a8283cbd9f6e4444c422

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
