;redcode
;assert 1
	SPL 0, -402
	CMP -207, <-126
	MOV -1, <-20
	MOV 57, <-20
	DJN -1, @-20
	SUB @0, @2
	SPL 0, -402
	SPL 0, -402
	SUB @127, 100
	SUB @127, 100
	SLT 121, 1
	CMP 12, @10
	CMP @121, 106
	MOV @-127, 100
	ADD 100, 9
	ADD 0, @21
	ADD 100, 9
	ADD 210, 60
	SUB @0, 1
	JMZ -0, -100
	SLT 210, 60
	CMP #12, @200
	SLT 210, 60
	SLT 0, 20
	SUB 200, 0
	SUB @0, 1
	SUB 200, 0
	SUB @127, 906
	SUB @127, 906
	SUB @127, 906
	SUB @127, 906
	SLT 0, 20
	SLT 0, 20
	JMP @12, #204
	CMP 12, @10
	ADD 210, 60
	DAT #0, <2
	DAT #0, <2
	SLT 3, -2
	SUB @0, 1
	MOV -7, <-20
	SUB @0, 1
	SLT 0, 20
	SLT 725, @801
	SUB @0, @2
	SUB @0, @2
	SUB #12, @200
	MOV -7, <-20
	SPL 0, -401
	MOV 57, <-20
	DJN -1, @-20
	SUB @0, @2
