<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - drivers/gpu/drm/amd/amdgpu/amdgpu_vm.h</title>
  <link rel="stylesheet" type="text/css" href="../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../index.html">top level</a> - <a href="index.html">drivers/gpu/drm/amd/amdgpu</a> - amdgpu_vm.h<span style="font-size: 80%;"> (source / <a href="amdgpu_vm.h.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">1</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-08-30 20:32:10</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntryHi">-</td>
          </tr>
          <tr><td><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<a name="2"><span class="lineNum">       2 </span>            :  * Copyright 2016 Advanced Micro Devices, Inc.</a>
<a name="3"><span class="lineNum">       3 </span>            :  *</a>
<a name="4"><span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a</a>
<a name="5"><span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),</a>
<a name="6"><span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation</a>
<a name="7"><span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,</a>
<a name="8"><span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the</a>
<a name="9"><span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:</a>
<a name="10"><span class="lineNum">      10 </span>            :  *</a>
<a name="11"><span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in</a>
<a name="12"><span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.</a>
<a name="13"><span class="lineNum">      13 </span>            :  *</a>
<a name="14"><span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</a>
<a name="15"><span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</a>
<a name="16"><span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</a>
<a name="17"><span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</a>
<a name="18"><span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</a>
<a name="19"><span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</a>
<a name="20"><span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.</a>
<a name="21"><span class="lineNum">      21 </span>            :  *</a>
<a name="22"><span class="lineNum">      22 </span>            :  * Authors: Christian KÃ¶nig</a>
<a name="23"><span class="lineNum">      23 </span>            :  */</a>
<a name="24"><span class="lineNum">      24 </span>            : #ifndef __AMDGPU_VM_H__</a>
<a name="25"><span class="lineNum">      25 </span>            : #define __AMDGPU_VM_H__</a>
<a name="26"><span class="lineNum">      26 </span>            : </a>
<a name="27"><span class="lineNum">      27 </span>            : #include &lt;linux/idr.h&gt;</a>
<a name="28"><span class="lineNum">      28 </span>            : #include &lt;linux/kfifo.h&gt;</a>
<a name="29"><span class="lineNum">      29 </span>            : #include &lt;linux/rbtree.h&gt;</a>
<a name="30"><span class="lineNum">      30 </span>            : #include &lt;drm/gpu_scheduler.h&gt;</a>
<a name="31"><span class="lineNum">      31 </span>            : #include &lt;drm/drm_file.h&gt;</a>
<a name="32"><span class="lineNum">      32 </span>            : #include &lt;drm/ttm/ttm_bo_driver.h&gt;</a>
<a name="33"><span class="lineNum">      33 </span>            : #include &lt;linux/sched/mm.h&gt;</a>
<a name="34"><span class="lineNum">      34 </span>            : </a>
<a name="35"><span class="lineNum">      35 </span>            : #include &quot;amdgpu_sync.h&quot;</a>
<a name="36"><span class="lineNum">      36 </span>            : #include &quot;amdgpu_ring.h&quot;</a>
<a name="37"><span class="lineNum">      37 </span>            : #include &quot;amdgpu_ids.h&quot;</a>
<a name="38"><span class="lineNum">      38 </span>            : </a>
<a name="39"><span class="lineNum">      39 </span>            : struct amdgpu_bo_va;</a>
<a name="40"><span class="lineNum">      40 </span>            : struct amdgpu_job;</a>
<a name="41"><span class="lineNum">      41 </span>            : struct amdgpu_bo_list_entry;</a>
<a name="42"><span class="lineNum">      42 </span>            : struct amdgpu_bo_vm;</a>
<a name="43"><span class="lineNum">      43 </span>            : </a>
<a name="44"><span class="lineNum">      44 </span>            : /*</a>
<a name="45"><span class="lineNum">      45 </span>            :  * GPUVM handling</a>
<a name="46"><span class="lineNum">      46 </span>            :  */</a>
<a name="47"><span class="lineNum">      47 </span>            : </a>
<a name="48"><span class="lineNum">      48 </span>            : /* Maximum number of PTEs the hardware can write with one command */</a>
<a name="49"><span class="lineNum">      49 </span>            : #define AMDGPU_VM_MAX_UPDATE_SIZE       0x3FFFF</a>
<a name="50"><span class="lineNum">      50 </span>            : </a>
<a name="51"><span class="lineNum">      51 </span>            : /* number of entries in page table */</a>
<a name="52"><span class="lineNum">      52 </span>            : #define AMDGPU_VM_PTE_COUNT(adev) (1 &lt;&lt; (adev)-&gt;vm_manager.block_size)</a>
<a name="53"><span class="lineNum">      53 </span>            : </a>
<a name="54"><span class="lineNum">      54 </span>            : #define AMDGPU_PTE_VALID        (1ULL &lt;&lt; 0)</a>
<a name="55"><span class="lineNum">      55 </span>            : #define AMDGPU_PTE_SYSTEM       (1ULL &lt;&lt; 1)</a>
<a name="56"><span class="lineNum">      56 </span>            : #define AMDGPU_PTE_SNOOPED      (1ULL &lt;&lt; 2)</a>
<a name="57"><span class="lineNum">      57 </span>            : </a>
<a name="58"><span class="lineNum">      58 </span>            : /* RV+ */</a>
<a name="59"><span class="lineNum">      59 </span>            : #define AMDGPU_PTE_TMZ          (1ULL &lt;&lt; 3)</a>
<a name="60"><span class="lineNum">      60 </span>            : </a>
<a name="61"><span class="lineNum">      61 </span>            : /* VI only */</a>
<a name="62"><span class="lineNum">      62 </span>            : #define AMDGPU_PTE_EXECUTABLE   (1ULL &lt;&lt; 4)</a>
<a name="63"><span class="lineNum">      63 </span>            : </a>
<a name="64"><span class="lineNum">      64 </span>            : #define AMDGPU_PTE_READABLE     (1ULL &lt;&lt; 5)</a>
<a name="65"><span class="lineNum">      65 </span>            : #define AMDGPU_PTE_WRITEABLE    (1ULL &lt;&lt; 6)</a>
<a name="66"><span class="lineNum">      66 </span>            : </a>
<a name="67"><span class="lineNum">      67 </span>            : #define AMDGPU_PTE_FRAG(x)      ((x &amp; 0x1fULL) &lt;&lt; 7)</a>
<a name="68"><span class="lineNum">      68 </span>            : </a>
<a name="69"><span class="lineNum">      69 </span>            : /* TILED for VEGA10, reserved for older ASICs  */</a>
<a name="70"><span class="lineNum">      70 </span>            : #define AMDGPU_PTE_PRT          (1ULL &lt;&lt; 51)</a>
<a name="71"><span class="lineNum">      71 </span>            : </a>
<a name="72"><span class="lineNum">      72 </span>            : /* PDE is handled as PTE for VEGA10 */</a>
<a name="73"><span class="lineNum">      73 </span>            : #define AMDGPU_PDE_PTE          (1ULL &lt;&lt; 54)</a>
<a name="74"><span class="lineNum">      74 </span>            : </a>
<a name="75"><span class="lineNum">      75 </span>            : #define AMDGPU_PTE_LOG          (1ULL &lt;&lt; 55)</a>
<a name="76"><span class="lineNum">      76 </span>            : </a>
<a name="77"><span class="lineNum">      77 </span>            : /* PTE is handled as PDE for VEGA10 (Translate Further) */</a>
<a name="78"><span class="lineNum">      78 </span>            : #define AMDGPU_PTE_TF           (1ULL &lt;&lt; 56)</a>
<a name="79"><span class="lineNum">      79 </span>            : </a>
<a name="80"><span class="lineNum">      80 </span>            : /* MALL noalloc for sienna_cichlid, reserved for older ASICs  */</a>
<a name="81"><span class="lineNum">      81 </span>            : #define AMDGPU_PTE_NOALLOC      (1ULL &lt;&lt; 58)</a>
<a name="82"><span class="lineNum">      82 </span>            : </a>
<a name="83"><span class="lineNum">      83 </span>            : /* PDE Block Fragment Size for VEGA10 */</a>
<a name="84"><span class="lineNum">      84 </span>            : #define AMDGPU_PDE_BFS(a)       ((uint64_t)a &lt;&lt; 59)</a>
<a name="85"><span class="lineNum">      85 </span>            : </a>
<a name="86"><span class="lineNum">      86 </span>            : </a>
<a name="87"><span class="lineNum">      87 </span>            : /* For GFX9 */</a>
<a name="88"><span class="lineNum">      88 </span>            : #define AMDGPU_PTE_MTYPE_VG10(a)        ((uint64_t)(a) &lt;&lt; 57)</a>
<a name="89"><span class="lineNum">      89 </span>            : #define AMDGPU_PTE_MTYPE_VG10_MASK      AMDGPU_PTE_MTYPE_VG10(3ULL)</a>
<a name="90"><span class="lineNum">      90 </span>            : </a>
<a name="91"><span class="lineNum">      91 </span>            : #define AMDGPU_MTYPE_NC 0</a>
<a name="92"><span class="lineNum">      92 </span>            : #define AMDGPU_MTYPE_CC 2</a>
<a name="93"><span class="lineNum">      93 </span>            : </a>
<a name="94"><span class="lineNum">      94 </span>            : #define AMDGPU_PTE_DEFAULT_ATC  (AMDGPU_PTE_SYSTEM      \</a>
<a name="95"><span class="lineNum">      95 </span>            :                                 | AMDGPU_PTE_SNOOPED    \</a>
<a name="96"><span class="lineNum">      96 </span>            :                                 | AMDGPU_PTE_EXECUTABLE \</a>
<a name="97"><span class="lineNum">      97 </span>            :                                 | AMDGPU_PTE_READABLE   \</a>
<a name="98"><span class="lineNum">      98 </span>            :                                 | AMDGPU_PTE_WRITEABLE  \</a>
<a name="99"><span class="lineNum">      99 </span>            :                                 | AMDGPU_PTE_MTYPE_VG10(AMDGPU_MTYPE_CC))</a>
<a name="100"><span class="lineNum">     100 </span>            : </a>
<a name="101"><span class="lineNum">     101 </span>            : /* gfx10 */</a>
<a name="102"><span class="lineNum">     102 </span>            : #define AMDGPU_PTE_MTYPE_NV10(a)       ((uint64_t)(a) &lt;&lt; 48)</a>
<a name="103"><span class="lineNum">     103 </span>            : #define AMDGPU_PTE_MTYPE_NV10_MASK     AMDGPU_PTE_MTYPE_NV10(7ULL)</a>
<a name="104"><span class="lineNum">     104 </span>            : </a>
<a name="105"><span class="lineNum">     105 </span>            : /* How to program VM fault handling */</a>
<a name="106"><span class="lineNum">     106 </span>            : #define AMDGPU_VM_FAULT_STOP_NEVER      0</a>
<a name="107"><span class="lineNum">     107 </span>            : #define AMDGPU_VM_FAULT_STOP_FIRST      1</a>
<a name="108"><span class="lineNum">     108 </span>            : #define AMDGPU_VM_FAULT_STOP_ALWAYS     2</a>
<a name="109"><span class="lineNum">     109 </span>            : </a>
<a name="110"><span class="lineNum">     110 </span>            : /* Reserve 4MB VRAM for page tables */</a>
<a name="111"><span class="lineNum">     111 </span>            : #define AMDGPU_VM_RESERVED_VRAM         (8ULL &lt;&lt; 20)</a>
<a name="112"><span class="lineNum">     112 </span>            : </a>
<a name="113"><span class="lineNum">     113 </span>            : /* max number of VMHUB */</a>
<a name="114"><span class="lineNum">     114 </span>            : #define AMDGPU_MAX_VMHUBS                       3</a>
<a name="115"><span class="lineNum">     115 </span>            : #define AMDGPU_GFXHUB_0                         0</a>
<a name="116"><span class="lineNum">     116 </span>            : #define AMDGPU_MMHUB_0                          1</a>
<a name="117"><span class="lineNum">     117 </span>            : #define AMDGPU_MMHUB_1                          2</a>
<a name="118"><span class="lineNum">     118 </span>            : </a>
<a name="119"><span class="lineNum">     119 </span>            : /* Reserve 2MB at top/bottom of address space for kernel use */</a>
<a name="120"><span class="lineNum">     120 </span>            : #define AMDGPU_VA_RESERVED_SIZE                 (2ULL &lt;&lt; 20)</a>
<a name="121"><span class="lineNum">     121 </span>            : </a>
<a name="122"><span class="lineNum">     122 </span>            : /* max vmids dedicated for process */</a>
<a name="123"><span class="lineNum">     123 </span>            : #define AMDGPU_VM_MAX_RESERVED_VMID     1</a>
<a name="124"><span class="lineNum">     124 </span>            : </a>
<a name="125"><span class="lineNum">     125 </span>            : /* See vm_update_mode */</a>
<a name="126"><span class="lineNum">     126 </span>            : #define AMDGPU_VM_USE_CPU_FOR_GFX (1 &lt;&lt; 0)</a>
<a name="127"><span class="lineNum">     127 </span>            : #define AMDGPU_VM_USE_CPU_FOR_COMPUTE (1 &lt;&lt; 1)</a>
<a name="128"><span class="lineNum">     128 </span>            : </a>
<a name="129"><span class="lineNum">     129 </span>            : /* VMPT level enumerate, and the hiberachy is:</a>
<a name="130"><span class="lineNum">     130 </span>            :  * PDB2-&gt;PDB1-&gt;PDB0-&gt;PTB</a>
<a name="131"><span class="lineNum">     131 </span>            :  */</a>
<a name="132"><span class="lineNum">     132 </span>            : enum amdgpu_vm_level {</a>
<a name="133"><span class="lineNum">     133 </span>            :         AMDGPU_VM_PDB2,</a>
<a name="134"><span class="lineNum">     134 </span>            :         AMDGPU_VM_PDB1,</a>
<a name="135"><span class="lineNum">     135 </span>            :         AMDGPU_VM_PDB0,</a>
<a name="136"><span class="lineNum">     136 </span>            :         AMDGPU_VM_PTB</a>
<a name="137"><span class="lineNum">     137 </span>            : };</a>
<a name="138"><span class="lineNum">     138 </span>            : </a>
<a name="139"><span class="lineNum">     139 </span>            : /* base structure for tracking BO usage in a VM */</a>
<a name="140"><span class="lineNum">     140 </span>            : struct amdgpu_vm_bo_base {</a>
<a name="141"><span class="lineNum">     141 </span>            :         /* constant after initialization */</a>
<a name="142"><span class="lineNum">     142 </span>            :         struct amdgpu_vm                *vm;</a>
<a name="143"><span class="lineNum">     143 </span>            :         struct amdgpu_bo                *bo;</a>
<a name="144"><span class="lineNum">     144 </span>            : </a>
<a name="145"><span class="lineNum">     145 </span>            :         /* protected by bo being reserved */</a>
<a name="146"><span class="lineNum">     146 </span>            :         struct amdgpu_vm_bo_base        *next;</a>
<a name="147"><span class="lineNum">     147 </span>            : </a>
<a name="148"><span class="lineNum">     148 </span>            :         /* protected by spinlock */</a>
<a name="149"><span class="lineNum">     149 </span>            :         struct list_head                vm_status;</a>
<a name="150"><span class="lineNum">     150 </span>            : </a>
<a name="151"><span class="lineNum">     151 </span>            :         /* protected by the BO being reserved */</a>
<a name="152"><span class="lineNum">     152 </span>            :         bool                            moved;</a>
<a name="153"><span class="lineNum">     153 </span>            : };</a>
<a name="154"><span class="lineNum">     154 </span>            : </a>
<a name="155"><span class="lineNum">     155 </span>            : /* provided by hw blocks that can write ptes, e.g., sdma */</a>
<a name="156"><span class="lineNum">     156 </span>            : struct amdgpu_vm_pte_funcs {</a>
<a name="157"><span class="lineNum">     157 </span>            :         /* number of dw to reserve per operation */</a>
<a name="158"><span class="lineNum">     158 </span>            :         unsigned        copy_pte_num_dw;</a>
<a name="159"><span class="lineNum">     159 </span>            : </a>
<a name="160"><span class="lineNum">     160 </span>            :         /* copy pte entries from GART */</a>
<a name="161"><span class="lineNum">     161 </span>            :         void (*copy_pte)(struct amdgpu_ib *ib,</a>
<a name="162"><span class="lineNum">     162 </span>            :                          uint64_t pe, uint64_t src,</a>
<a name="163"><span class="lineNum">     163 </span>            :                          unsigned count);</a>
<a name="164"><span class="lineNum">     164 </span>            : </a>
<a name="165"><span class="lineNum">     165 </span>            :         /* write pte one entry at a time with addr mapping */</a>
<a name="166"><span class="lineNum">     166 </span>            :         void (*write_pte)(struct amdgpu_ib *ib, uint64_t pe,</a>
<a name="167"><span class="lineNum">     167 </span>            :                           uint64_t value, unsigned count,</a>
<a name="168"><span class="lineNum">     168 </span>            :                           uint32_t incr);</a>
<a name="169"><span class="lineNum">     169 </span>            :         /* for linear pte/pde updates without addr mapping */</a>
<a name="170"><span class="lineNum">     170 </span>            :         void (*set_pte_pde)(struct amdgpu_ib *ib,</a>
<a name="171"><span class="lineNum">     171 </span>            :                             uint64_t pe,</a>
<a name="172"><span class="lineNum">     172 </span>            :                             uint64_t addr, unsigned count,</a>
<a name="173"><span class="lineNum">     173 </span>            :                             uint32_t incr, uint64_t flags);</a>
<a name="174"><span class="lineNum">     174 </span>            : };</a>
<a name="175"><span class="lineNum">     175 </span>            : </a>
<a name="176"><span class="lineNum">     176 </span>            : struct amdgpu_task_info {</a>
<a name="177"><span class="lineNum">     177 </span>            :         char    process_name[TASK_COMM_LEN];</a>
<a name="178"><span class="lineNum">     178 </span>            :         char    task_name[TASK_COMM_LEN];</a>
<a name="179"><span class="lineNum">     179 </span>            :         pid_t   pid;</a>
<a name="180"><span class="lineNum">     180 </span>            :         pid_t   tgid;</a>
<a name="181"><span class="lineNum">     181 </span>            : };</a>
<a name="182"><span class="lineNum">     182 </span>            : </a>
<a name="183"><span class="lineNum">     183 </span>            : /**</a>
<a name="184"><span class="lineNum">     184 </span>            :  * struct amdgpu_vm_update_params</a>
<a name="185"><span class="lineNum">     185 </span>            :  *</a>
<a name="186"><span class="lineNum">     186 </span>            :  * Encapsulate some VM table update parameters to reduce</a>
<a name="187"><span class="lineNum">     187 </span>            :  * the number of function parameters</a>
<a name="188"><span class="lineNum">     188 </span>            :  *</a>
<a name="189"><span class="lineNum">     189 </span>            :  */</a>
<a name="190"><span class="lineNum">     190 </span>            : struct amdgpu_vm_update_params {</a>
<a name="191"><span class="lineNum">     191 </span>            : </a>
<a name="192"><span class="lineNum">     192 </span>            :         /**</a>
<a name="193"><span class="lineNum">     193 </span>            :          * @adev: amdgpu device we do this update for</a>
<a name="194"><span class="lineNum">     194 </span>            :          */</a>
<a name="195"><span class="lineNum">     195 </span>            :         struct amdgpu_device *adev;</a>
<a name="196"><span class="lineNum">     196 </span>            : </a>
<a name="197"><span class="lineNum">     197 </span>            :         /**</a>
<a name="198"><span class="lineNum">     198 </span>            :          * @vm: optional amdgpu_vm we do this update for</a>
<a name="199"><span class="lineNum">     199 </span>            :          */</a>
<a name="200"><span class="lineNum">     200 </span>            :         struct amdgpu_vm *vm;</a>
<a name="201"><span class="lineNum">     201 </span>            : </a>
<a name="202"><span class="lineNum">     202 </span>            :         /**</a>
<a name="203"><span class="lineNum">     203 </span>            :          * @immediate: if changes should be made immediately</a>
<a name="204"><span class="lineNum">     204 </span>            :          */</a>
<a name="205"><span class="lineNum">     205 </span>            :         bool immediate;</a>
<a name="206"><span class="lineNum">     206 </span>            : </a>
<a name="207"><span class="lineNum">     207 </span>            :         /**</a>
<a name="208"><span class="lineNum">     208 </span>            :          * @unlocked: true if the root BO is not locked</a>
<a name="209"><span class="lineNum">     209 </span>            :          */</a>
<a name="210"><span class="lineNum">     210 </span>            :         bool unlocked;</a>
<a name="211"><span class="lineNum">     211 </span>            : </a>
<a name="212"><span class="lineNum">     212 </span>            :         /**</a>
<a name="213"><span class="lineNum">     213 </span>            :          * @pages_addr:</a>
<a name="214"><span class="lineNum">     214 </span>            :          *</a>
<a name="215"><span class="lineNum">     215 </span>            :          * DMA addresses to use for mapping</a>
<a name="216"><span class="lineNum">     216 </span>            :          */</a>
<a name="217"><span class="lineNum">     217 </span>            :         dma_addr_t *pages_addr;</a>
<a name="218"><span class="lineNum">     218 </span>            : </a>
<a name="219"><span class="lineNum">     219 </span>            :         /**</a>
<a name="220"><span class="lineNum">     220 </span>            :          * @job: job to used for hw submission</a>
<a name="221"><span class="lineNum">     221 </span>            :          */</a>
<a name="222"><span class="lineNum">     222 </span>            :         struct amdgpu_job *job;</a>
<a name="223"><span class="lineNum">     223 </span>            : </a>
<a name="224"><span class="lineNum">     224 </span>            :         /**</a>
<a name="225"><span class="lineNum">     225 </span>            :          * @num_dw_left: number of dw left for the IB</a>
<a name="226"><span class="lineNum">     226 </span>            :          */</a>
<a name="227"><span class="lineNum">     227 </span>            :         unsigned int num_dw_left;</a>
<a name="228"><span class="lineNum">     228 </span>            : </a>
<a name="229"><span class="lineNum">     229 </span>            :         /**</a>
<a name="230"><span class="lineNum">     230 </span>            :          * @table_freed: return true if page table is freed when updating</a>
<a name="231"><span class="lineNum">     231 </span>            :          */</a>
<a name="232"><span class="lineNum">     232 </span>            :         bool table_freed;</a>
<a name="233"><span class="lineNum">     233 </span>            : };</a>
<a name="234"><span class="lineNum">     234 </span>            : </a>
<a name="235"><span class="lineNum">     235 </span>            : struct amdgpu_vm_update_funcs {</a>
<a name="236"><span class="lineNum">     236 </span>            :         int (*map_table)(struct amdgpu_bo_vm *bo);</a>
<a name="237"><span class="lineNum">     237 </span>            :         int (*prepare)(struct amdgpu_vm_update_params *p, struct dma_resv *resv,</a>
<a name="238"><span class="lineNum">     238 </span>            :                        enum amdgpu_sync_mode sync_mode);</a>
<a name="239"><span class="lineNum">     239 </span>            :         int (*update)(struct amdgpu_vm_update_params *p,</a>
<a name="240"><span class="lineNum">     240 </span>            :                       struct amdgpu_bo_vm *bo, uint64_t pe, uint64_t addr,</a>
<a name="241"><span class="lineNum">     241 </span>            :                       unsigned count, uint32_t incr, uint64_t flags);</a>
<a name="242"><span class="lineNum">     242 </span>            :         int (*commit)(struct amdgpu_vm_update_params *p,</a>
<a name="243"><span class="lineNum">     243 </span>            :                       struct dma_fence **fence);</a>
<a name="244"><span class="lineNum">     244 </span>            : };</a>
<a name="245"><span class="lineNum">     245 </span>            : </a>
<a name="246"><span class="lineNum">     246 </span>            : struct amdgpu_vm {</a>
<a name="247"><span class="lineNum">     247 </span>            :         /* tree of virtual addresses mapped */</a>
<a name="248"><span class="lineNum">     248 </span>            :         struct rb_root_cached   va;</a>
<a name="249"><span class="lineNum">     249 </span>            : </a>
<a name="250"><span class="lineNum">     250 </span>            :         /* Lock to prevent eviction while we are updating page tables</a>
<a name="251"><span class="lineNum">     251 </span>            :          * use vm_eviction_lock/unlock(vm)</a>
<a name="252"><span class="lineNum">     252 </span>            :          */</a>
<a name="253"><span class="lineNum">     253 </span>            :         struct mutex            eviction_lock;</a>
<a name="254"><span class="lineNum">     254 </span>            :         bool                    evicting;</a>
<a name="255"><span class="lineNum">     255 </span>            :         unsigned int            saved_flags;</a>
<a name="256"><span class="lineNum">     256 </span>            : </a>
<a name="257"><span class="lineNum">     257 </span>            :         /* BOs who needs a validation */</a>
<a name="258"><span class="lineNum">     258 </span>            :         struct list_head        evicted;</a>
<a name="259"><span class="lineNum">     259 </span>            : </a>
<a name="260"><span class="lineNum">     260 </span>            :         /* PT BOs which relocated and their parent need an update */</a>
<a name="261"><span class="lineNum">     261 </span>            :         struct list_head        relocated;</a>
<a name="262"><span class="lineNum">     262 </span>            : </a>
<a name="263"><span class="lineNum">     263 </span>            :         /* per VM BOs moved, but not yet updated in the PT */</a>
<a name="264"><span class="lineNum">     264 </span>            :         struct list_head        moved;</a>
<a name="265"><span class="lineNum">     265 </span>            : </a>
<a name="266"><span class="lineNum">     266 </span>            :         /* All BOs of this VM not currently in the state machine */</a>
<a name="267"><span class="lineNum">     267 </span>            :         struct list_head        idle;</a>
<a name="268"><span class="lineNum">     268 </span>            : </a>
<a name="269"><span class="lineNum">     269 </span>            :         /* regular invalidated BOs, but not yet updated in the PT */</a>
<a name="270"><span class="lineNum">     270 </span>            :         struct list_head        invalidated;</a>
<a name="271"><span class="lineNum">     271 </span>            :         spinlock_t              invalidated_lock;</a>
<a name="272"><span class="lineNum">     272 </span>            : </a>
<a name="273"><span class="lineNum">     273 </span>            :         /* BO mappings freed, but not yet updated in the PT */</a>
<a name="274"><span class="lineNum">     274 </span>            :         struct list_head        freed;</a>
<a name="275"><span class="lineNum">     275 </span>            : </a>
<a name="276"><span class="lineNum">     276 </span>            :         /* BOs which are invalidated, has been updated in the PTs */</a>
<a name="277"><span class="lineNum">     277 </span>            :         struct list_head        done;</a>
<a name="278"><span class="lineNum">     278 </span>            : </a>
<a name="279"><span class="lineNum">     279 </span>            :         /* contains the page directory */</a>
<a name="280"><span class="lineNum">     280 </span>            :         struct amdgpu_vm_bo_base     root;</a>
<a name="281"><span class="lineNum">     281 </span>            :         struct dma_fence        *last_update;</a>
<a name="282"><span class="lineNum">     282 </span>            : </a>
<a name="283"><span class="lineNum">     283 </span>            :         /* Scheduler entities for page table updates */</a>
<a name="284"><span class="lineNum">     284 </span>            :         struct drm_sched_entity immediate;</a>
<a name="285"><span class="lineNum">     285 </span>            :         struct drm_sched_entity delayed;</a>
<a name="286"><span class="lineNum">     286 </span>            : </a>
<a name="287"><span class="lineNum">     287 </span>            :         /* Last finished delayed update */</a>
<a name="288"><span class="lineNum">     288 </span>            :         atomic64_t              tlb_seq;</a>
<a name="289"><span class="lineNum">     289 </span>            :         struct dma_fence        *last_tlb_flush;</a>
<a name="290"><span class="lineNum">     290 </span>            : </a>
<a name="291"><span class="lineNum">     291 </span>            :         /* Last unlocked submission to the scheduler entities */</a>
<a name="292"><span class="lineNum">     292 </span>            :         struct dma_fence        *last_unlocked;</a>
<a name="293"><span class="lineNum">     293 </span>            : </a>
<a name="294"><span class="lineNum">     294 </span>            :         unsigned int            pasid;</a>
<a name="295"><span class="lineNum">     295 </span>            :         /* dedicated to vm */</a>
<a name="296"><span class="lineNum">     296 </span>            :         struct amdgpu_vmid      *reserved_vmid[AMDGPU_MAX_VMHUBS];</a>
<a name="297"><span class="lineNum">     297 </span>            : </a>
<a name="298"><span class="lineNum">     298 </span>            :         /* Flag to indicate if VM tables are updated by CPU or GPU (SDMA) */</a>
<a name="299"><span class="lineNum">     299 </span>            :         bool                                    use_cpu_for_update;</a>
<a name="300"><span class="lineNum">     300 </span>            : </a>
<a name="301"><span class="lineNum">     301 </span>            :         /* Functions to use for VM table updates */</a>
<a name="302"><span class="lineNum">     302 </span>            :         const struct amdgpu_vm_update_funcs     *update_funcs;</a>
<a name="303"><span class="lineNum">     303 </span>            : </a>
<a name="304"><span class="lineNum">     304 </span>            :         /* Flag to indicate ATS support from PTE for GFX9 */</a>
<a name="305"><span class="lineNum">     305 </span>            :         bool                    pte_support_ats;</a>
<a name="306"><span class="lineNum">     306 </span>            : </a>
<a name="307"><span class="lineNum">     307 </span>            :         /* Up to 128 pending retry page faults */</a>
<a name="308"><span class="lineNum">     308 </span>            :         DECLARE_KFIFO(faults, u64, 128);</a>
<a name="309"><span class="lineNum">     309 </span>            : </a>
<a name="310"><span class="lineNum">     310 </span>            :         /* Points to the KFD process VM info */</a>
<a name="311"><span class="lineNum">     311 </span>            :         struct amdkfd_process_info *process_info;</a>
<a name="312"><span class="lineNum">     312 </span>            : </a>
<a name="313"><span class="lineNum">     313 </span>            :         /* List node in amdkfd_process_info.vm_list_head */</a>
<a name="314"><span class="lineNum">     314 </span>            :         struct list_head        vm_list_node;</a>
<a name="315"><span class="lineNum">     315 </span>            : </a>
<a name="316"><span class="lineNum">     316 </span>            :         /* Valid while the PD is reserved or fenced */</a>
<a name="317"><span class="lineNum">     317 </span>            :         uint64_t                pd_phys_addr;</a>
<a name="318"><span class="lineNum">     318 </span>            : </a>
<a name="319"><span class="lineNum">     319 </span>            :         /* Some basic info about the task */</a>
<a name="320"><span class="lineNum">     320 </span>            :         struct amdgpu_task_info task_info;</a>
<a name="321"><span class="lineNum">     321 </span>            : </a>
<a name="322"><span class="lineNum">     322 </span>            :         /* Store positions of group of BOs */</a>
<a name="323"><span class="lineNum">     323 </span>            :         struct ttm_lru_bulk_move lru_bulk_move;</a>
<a name="324"><span class="lineNum">     324 </span>            :         /* Flag to indicate if VM is used for compute */</a>
<a name="325"><span class="lineNum">     325 </span>            :         bool                    is_compute_context;</a>
<a name="326"><span class="lineNum">     326 </span>            : };</a>
<a name="327"><span class="lineNum">     327 </span>            : </a>
<a name="328"><span class="lineNum">     328 </span>            : struct amdgpu_vm_manager {</a>
<a name="329"><span class="lineNum">     329 </span>            :         /* Handling of VMIDs */</a>
<a name="330"><span class="lineNum">     330 </span>            :         struct amdgpu_vmid_mgr                  id_mgr[AMDGPU_MAX_VMHUBS];</a>
<a name="331"><span class="lineNum">     331 </span>            :         unsigned int                            first_kfd_vmid;</a>
<a name="332"><span class="lineNum">     332 </span>            :         bool                                    concurrent_flush;</a>
<a name="333"><span class="lineNum">     333 </span>            : </a>
<a name="334"><span class="lineNum">     334 </span>            :         /* Handling of VM fences */</a>
<a name="335"><span class="lineNum">     335 </span>            :         u64                                     fence_context;</a>
<a name="336"><span class="lineNum">     336 </span>            :         unsigned                                seqno[AMDGPU_MAX_RINGS];</a>
<a name="337"><span class="lineNum">     337 </span>            : </a>
<a name="338"><span class="lineNum">     338 </span>            :         uint64_t                                max_pfn;</a>
<a name="339"><span class="lineNum">     339 </span>            :         uint32_t                                num_level;</a>
<a name="340"><span class="lineNum">     340 </span>            :         uint32_t                                block_size;</a>
<a name="341"><span class="lineNum">     341 </span>            :         uint32_t                                fragment_size;</a>
<a name="342"><span class="lineNum">     342 </span>            :         enum amdgpu_vm_level                    root_level;</a>
<a name="343"><span class="lineNum">     343 </span>            :         /* vram base address for page table entry  */</a>
<a name="344"><span class="lineNum">     344 </span>            :         u64                                     vram_base_offset;</a>
<a name="345"><span class="lineNum">     345 </span>            :         /* vm pte handling */</a>
<a name="346"><span class="lineNum">     346 </span>            :         const struct amdgpu_vm_pte_funcs        *vm_pte_funcs;</a>
<a name="347"><span class="lineNum">     347 </span>            :         struct drm_gpu_scheduler                *vm_pte_scheds[AMDGPU_MAX_RINGS];</a>
<a name="348"><span class="lineNum">     348 </span>            :         unsigned                                vm_pte_num_scheds;</a>
<a name="349"><span class="lineNum">     349 </span>            :         struct amdgpu_ring                      *page_fault;</a>
<a name="350"><span class="lineNum">     350 </span>            : </a>
<a name="351"><span class="lineNum">     351 </span>            :         /* partial resident texture handling */</a>
<a name="352"><span class="lineNum">     352 </span>            :         spinlock_t                              prt_lock;</a>
<a name="353"><span class="lineNum">     353 </span>            :         atomic_t                                num_prt_users;</a>
<a name="354"><span class="lineNum">     354 </span>            : </a>
<a name="355"><span class="lineNum">     355 </span>            :         /* controls how VM page tables are updated for Graphics and Compute.</a>
<a name="356"><span class="lineNum">     356 </span>            :          * BIT0[= 0] Graphics updated by SDMA [= 1] by CPU</a>
<a name="357"><span class="lineNum">     357 </span>            :          * BIT1[= 0] Compute updated by SDMA [= 1] by CPU</a>
<a name="358"><span class="lineNum">     358 </span>            :          */</a>
<a name="359"><span class="lineNum">     359 </span>            :         int                                     vm_update_mode;</a>
<a name="360"><span class="lineNum">     360 </span>            : </a>
<a name="361"><span class="lineNum">     361 </span>            :         /* PASID to VM mapping, will be used in interrupt context to</a>
<a name="362"><span class="lineNum">     362 </span>            :          * look up VM of a page fault</a>
<a name="363"><span class="lineNum">     363 </span>            :          */</a>
<a name="364"><span class="lineNum">     364 </span>            :         struct xarray                           pasids;</a>
<a name="365"><span class="lineNum">     365 </span>            : };</a>
<a name="366"><span class="lineNum">     366 </span>            : </a>
<a name="367"><span class="lineNum">     367 </span>            : struct amdgpu_bo_va_mapping;</a>
<a name="368"><span class="lineNum">     368 </span>            : </a>
<a name="369"><span class="lineNum">     369 </span>            : #define amdgpu_vm_copy_pte(adev, ib, pe, src, count) ((adev)-&gt;vm_manager.vm_pte_funcs-&gt;copy_pte((ib), (pe), (src), (count)))</a>
<a name="370"><span class="lineNum">     370 </span>            : #define amdgpu_vm_write_pte(adev, ib, pe, value, count, incr) ((adev)-&gt;vm_manager.vm_pte_funcs-&gt;write_pte((ib), (pe), (value), (count), (incr)))</a>
<a name="371"><span class="lineNum">     371 </span>            : #define amdgpu_vm_set_pte_pde(adev, ib, pe, addr, count, incr, flags) ((adev)-&gt;vm_manager.vm_pte_funcs-&gt;set_pte_pde((ib), (pe), (addr), (count), (incr), (flags)))</a>
<a name="372"><span class="lineNum">     372 </span>            : </a>
<a name="373"><span class="lineNum">     373 </span>            : extern const struct amdgpu_vm_update_funcs amdgpu_vm_cpu_funcs;</a>
<a name="374"><span class="lineNum">     374 </span>            : extern const struct amdgpu_vm_update_funcs amdgpu_vm_sdma_funcs;</a>
<a name="375"><span class="lineNum">     375 </span>            : </a>
<a name="376"><span class="lineNum">     376 </span>            : void amdgpu_vm_manager_init(struct amdgpu_device *adev);</a>
<a name="377"><span class="lineNum">     377 </span>            : void amdgpu_vm_manager_fini(struct amdgpu_device *adev);</a>
<a name="378"><span class="lineNum">     378 </span>            : </a>
<a name="379"><span class="lineNum">     379 </span>            : int amdgpu_vm_set_pasid(struct amdgpu_device *adev, struct amdgpu_vm *vm,</a>
<a name="380"><span class="lineNum">     380 </span>            :                         u32 pasid);</a>
<a name="381"><span class="lineNum">     381 </span>            : </a>
<a name="382"><span class="lineNum">     382 </span>            : long amdgpu_vm_wait_idle(struct amdgpu_vm *vm, long timeout);</a>
<a name="383"><span class="lineNum">     383 </span>            : int amdgpu_vm_init(struct amdgpu_device *adev, struct amdgpu_vm *vm);</a>
<a name="384"><span class="lineNum">     384 </span>            : int amdgpu_vm_make_compute(struct amdgpu_device *adev, struct amdgpu_vm *vm);</a>
<a name="385"><span class="lineNum">     385 </span>            : void amdgpu_vm_release_compute(struct amdgpu_device *adev, struct amdgpu_vm *vm);</a>
<a name="386"><span class="lineNum">     386 </span>            : void amdgpu_vm_fini(struct amdgpu_device *adev, struct amdgpu_vm *vm);</a>
<a name="387"><span class="lineNum">     387 </span>            : void amdgpu_vm_get_pd_bo(struct amdgpu_vm *vm,</a>
<a name="388"><span class="lineNum">     388 </span>            :                          struct list_head *validated,</a>
<a name="389"><span class="lineNum">     389 </span>            :                          struct amdgpu_bo_list_entry *entry);</a>
<a name="390"><span class="lineNum">     390 </span>            : bool amdgpu_vm_ready(struct amdgpu_vm *vm);</a>
<a name="391"><span class="lineNum">     391 </span>            : int amdgpu_vm_validate_pt_bos(struct amdgpu_device *adev, struct amdgpu_vm *vm,</a>
<a name="392"><span class="lineNum">     392 </span>            :                               int (*callback)(void *p, struct amdgpu_bo *bo),</a>
<a name="393"><span class="lineNum">     393 </span>            :                               void *param);</a>
<a name="394"><span class="lineNum">     394 </span>            : int amdgpu_vm_flush(struct amdgpu_ring *ring, struct amdgpu_job *job, bool need_pipe_sync);</a>
<a name="395"><span class="lineNum">     395 </span>            : int amdgpu_vm_update_pdes(struct amdgpu_device *adev,</a>
<a name="396"><span class="lineNum">     396 </span>            :                           struct amdgpu_vm *vm, bool immediate);</a>
<a name="397"><span class="lineNum">     397 </span>            : int amdgpu_vm_clear_freed(struct amdgpu_device *adev,</a>
<a name="398"><span class="lineNum">     398 </span>            :                           struct amdgpu_vm *vm,</a>
<a name="399"><span class="lineNum">     399 </span>            :                           struct dma_fence **fence);</a>
<a name="400"><span class="lineNum">     400 </span>            : int amdgpu_vm_handle_moved(struct amdgpu_device *adev,</a>
<a name="401"><span class="lineNum">     401 </span>            :                            struct amdgpu_vm *vm);</a>
<a name="402"><span class="lineNum">     402 </span>            : void amdgpu_vm_bo_base_init(struct amdgpu_vm_bo_base *base,</a>
<a name="403"><span class="lineNum">     403 </span>            :                             struct amdgpu_vm *vm, struct amdgpu_bo *bo);</a>
<a name="404"><span class="lineNum">     404 </span>            : int amdgpu_vm_update_range(struct amdgpu_device *adev, struct amdgpu_vm *vm,</a>
<a name="405"><span class="lineNum">     405 </span>            :                            bool immediate, bool unlocked, bool flush_tlb,</a>
<a name="406"><span class="lineNum">     406 </span>            :                            struct dma_resv *resv, uint64_t start, uint64_t last,</a>
<a name="407"><span class="lineNum">     407 </span>            :                            uint64_t flags, uint64_t offset, uint64_t vram_base,</a>
<a name="408"><span class="lineNum">     408 </span>            :                            struct ttm_resource *res, dma_addr_t *pages_addr,</a>
<a name="409"><span class="lineNum">     409 </span>            :                            struct dma_fence **fence);</a>
<a name="410"><span class="lineNum">     410 </span>            : int amdgpu_vm_bo_update(struct amdgpu_device *adev,</a>
<a name="411"><span class="lineNum">     411 </span>            :                         struct amdgpu_bo_va *bo_va,</a>
<a name="412"><span class="lineNum">     412 </span>            :                         bool clear);</a>
<a name="413"><span class="lineNum">     413 </span>            : bool amdgpu_vm_evictable(struct amdgpu_bo *bo);</a>
<a name="414"><span class="lineNum">     414 </span>            : void amdgpu_vm_bo_invalidate(struct amdgpu_device *adev,</a>
<a name="415"><span class="lineNum">     415 </span>            :                              struct amdgpu_bo *bo, bool evicted);</a>
<a name="416"><span class="lineNum">     416 </span>            : uint64_t amdgpu_vm_map_gart(const dma_addr_t *pages_addr, uint64_t addr);</a>
<a name="417"><span class="lineNum">     417 </span>            : struct amdgpu_bo_va *amdgpu_vm_bo_find(struct amdgpu_vm *vm,</a>
<a name="418"><span class="lineNum">     418 </span>            :                                        struct amdgpu_bo *bo);</a>
<a name="419"><span class="lineNum">     419 </span>            : struct amdgpu_bo_va *amdgpu_vm_bo_add(struct amdgpu_device *adev,</a>
<a name="420"><span class="lineNum">     420 </span>            :                                       struct amdgpu_vm *vm,</a>
<a name="421"><span class="lineNum">     421 </span>            :                                       struct amdgpu_bo *bo);</a>
<a name="422"><span class="lineNum">     422 </span>            : int amdgpu_vm_bo_map(struct amdgpu_device *adev,</a>
<a name="423"><span class="lineNum">     423 </span>            :                      struct amdgpu_bo_va *bo_va,</a>
<a name="424"><span class="lineNum">     424 </span>            :                      uint64_t addr, uint64_t offset,</a>
<a name="425"><span class="lineNum">     425 </span>            :                      uint64_t size, uint64_t flags);</a>
<a name="426"><span class="lineNum">     426 </span>            : int amdgpu_vm_bo_replace_map(struct amdgpu_device *adev,</a>
<a name="427"><span class="lineNum">     427 </span>            :                              struct amdgpu_bo_va *bo_va,</a>
<a name="428"><span class="lineNum">     428 </span>            :                              uint64_t addr, uint64_t offset,</a>
<a name="429"><span class="lineNum">     429 </span>            :                              uint64_t size, uint64_t flags);</a>
<a name="430"><span class="lineNum">     430 </span>            : int amdgpu_vm_bo_unmap(struct amdgpu_device *adev,</a>
<a name="431"><span class="lineNum">     431 </span>            :                        struct amdgpu_bo_va *bo_va,</a>
<a name="432"><span class="lineNum">     432 </span>            :                        uint64_t addr);</a>
<a name="433"><span class="lineNum">     433 </span>            : int amdgpu_vm_bo_clear_mappings(struct amdgpu_device *adev,</a>
<a name="434"><span class="lineNum">     434 </span>            :                                 struct amdgpu_vm *vm,</a>
<a name="435"><span class="lineNum">     435 </span>            :                                 uint64_t saddr, uint64_t size);</a>
<a name="436"><span class="lineNum">     436 </span>            : struct amdgpu_bo_va_mapping *amdgpu_vm_bo_lookup_mapping(struct amdgpu_vm *vm,</a>
<a name="437"><span class="lineNum">     437 </span>            :                                                          uint64_t addr);</a>
<a name="438"><span class="lineNum">     438 </span>            : void amdgpu_vm_bo_trace_cs(struct amdgpu_vm *vm, struct ww_acquire_ctx *ticket);</a>
<a name="439"><span class="lineNum">     439 </span>            : void amdgpu_vm_bo_del(struct amdgpu_device *adev,</a>
<a name="440"><span class="lineNum">     440 </span>            :                       struct amdgpu_bo_va *bo_va);</a>
<a name="441"><span class="lineNum">     441 </span>            : void amdgpu_vm_adjust_size(struct amdgpu_device *adev, uint32_t min_vm_size,</a>
<a name="442"><span class="lineNum">     442 </span>            :                            uint32_t fragment_size_default, unsigned max_level,</a>
<a name="443"><span class="lineNum">     443 </span>            :                            unsigned max_bits);</a>
<a name="444"><span class="lineNum">     444 </span>            : int amdgpu_vm_ioctl(struct drm_device *dev, void *data, struct drm_file *filp);</a>
<a name="445"><span class="lineNum">     445 </span>            : bool amdgpu_vm_need_pipeline_sync(struct amdgpu_ring *ring,</a>
<a name="446"><span class="lineNum">     446 </span>            :                                   struct amdgpu_job *job);</a>
<a name="447"><span class="lineNum">     447 </span>            : void amdgpu_vm_check_compute_bug(struct amdgpu_device *adev);</a>
<a name="448"><span class="lineNum">     448 </span>            : </a>
<a name="449"><span class="lineNum">     449 </span>            : void amdgpu_vm_get_task_info(struct amdgpu_device *adev, u32 pasid,</a>
<a name="450"><span class="lineNum">     450 </span>            :                              struct amdgpu_task_info *task_info);</a>
<a name="451"><span class="lineNum">     451 </span>            : bool amdgpu_vm_handle_fault(struct amdgpu_device *adev, u32 pasid,</a>
<a name="452"><span class="lineNum">     452 </span>            :                             uint64_t addr, bool write_fault);</a>
<a name="453"><span class="lineNum">     453 </span>            : </a>
<a name="454"><span class="lineNum">     454 </span>            : void amdgpu_vm_set_task_info(struct amdgpu_vm *vm);</a>
<a name="455"><span class="lineNum">     455 </span>            : </a>
<a name="456"><span class="lineNum">     456 </span>            : void amdgpu_vm_move_to_lru_tail(struct amdgpu_device *adev,</a>
<a name="457"><span class="lineNum">     457 </span>            :                                 struct amdgpu_vm *vm);</a>
<a name="458"><span class="lineNum">     458 </span>            : void amdgpu_vm_get_memory(struct amdgpu_vm *vm, uint64_t *vram_mem,</a>
<a name="459"><span class="lineNum">     459 </span>            :                                 uint64_t *gtt_mem, uint64_t *cpu_mem);</a>
<a name="460"><span class="lineNum">     460 </span>            : </a>
<a name="461"><span class="lineNum">     461 </span>            : int amdgpu_vm_pt_clear(struct amdgpu_device *adev, struct amdgpu_vm *vm,</a>
<a name="462"><span class="lineNum">     462 </span>            :                        struct amdgpu_bo_vm *vmbo, bool immediate);</a>
<a name="463"><span class="lineNum">     463 </span>            : int amdgpu_vm_pt_create(struct amdgpu_device *adev, struct amdgpu_vm *vm,</a>
<a name="464"><span class="lineNum">     464 </span>            :                         int level, bool immediate, struct amdgpu_bo_vm **vmbo);</a>
<a name="465"><span class="lineNum">     465 </span>            : void amdgpu_vm_pt_free_root(struct amdgpu_device *adev, struct amdgpu_vm *vm);</a>
<a name="466"><span class="lineNum">     466 </span>            : bool amdgpu_vm_pt_is_root_clean(struct amdgpu_device *adev,</a>
<a name="467"><span class="lineNum">     467 </span>            :                                 struct amdgpu_vm *vm);</a>
<a name="468"><span class="lineNum">     468 </span>            : </a>
<a name="469"><span class="lineNum">     469 </span>            : int amdgpu_vm_pde_update(struct amdgpu_vm_update_params *params,</a>
<a name="470"><span class="lineNum">     470 </span>            :                          struct amdgpu_vm_bo_base *entry);</a>
<a name="471"><span class="lineNum">     471 </span>            : int amdgpu_vm_ptes_update(struct amdgpu_vm_update_params *params,</a>
<a name="472"><span class="lineNum">     472 </span>            :                           uint64_t start, uint64_t end,</a>
<a name="473"><span class="lineNum">     473 </span>            :                           uint64_t dst, uint64_t flags);</a>
<a name="474"><span class="lineNum">     474 </span>            : </a>
<a name="475"><span class="lineNum">     475 </span>            : #if defined(CONFIG_DEBUG_FS)</a>
<a name="476"><span class="lineNum">     476 </span>            : void amdgpu_debugfs_vm_bo_info(struct amdgpu_vm *vm, struct seq_file *m);</a>
<a name="477"><span class="lineNum">     477 </span>            : #endif</a>
<a name="478"><span class="lineNum">     478 </span>            : </a>
<a name="479"><span class="lineNum">     479 </span>            : /**</a>
<a name="480"><span class="lineNum">     480 </span>            :  * amdgpu_vm_tlb_seq - return tlb flush sequence number</a>
<a name="481"><span class="lineNum">     481 </span>            :  * @vm: the amdgpu_vm structure to query</a>
<a name="482"><span class="lineNum">     482 </span>            :  *</a>
<a name="483"><span class="lineNum">     483 </span>            :  * Returns the tlb flush sequence number which indicates that the VM TLBs needs</a>
<a name="484"><span class="lineNum">     484 </span>            :  * to be invalidated whenever the sequence number change.</a>
<a name="485"><span class="lineNum">     485 </span>            :  */</a>
<a name="486"><span class="lineNum">     486 </span>            : static inline uint64_t amdgpu_vm_tlb_seq(struct amdgpu_vm *vm)</a>
<a name="487"><span class="lineNum">     487 </span>            : {</a>
<a name="488"><span class="lineNum">     488 </span><span class="lineNoCov">          0 :         return atomic64_read(&amp;vm-&gt;tlb_seq);</span></a>
<a name="489"><span class="lineNum">     489 </span>            : }</a>
<a name="490"><span class="lineNum">     490 </span>            : </a>
<a name="491"><span class="lineNum">     491 </span>            : #endif</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
