s1(14Jul2022:11:38:34):  ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" 
s2(14Jul2022:13:46:38):  ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" 
s3(14Jul2022:13:52:59):  ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" 
s4(14Jul2022:14:16:04):  ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" 
s5(14Jul2022:14:16:53):  ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" 
s6(14Jul2022:14:21:29):  ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" 
s7(14Jul2022:14:25:57):  ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" 
s8(14Jul2022:14:27:30):  ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" 
s9(14Jul2022:14:27:36):  ncverilog /home/caid023/Verilog_pratice/HW6/sim/tb_term.sv /home/caid023/Verilog_pratice/HW6/src/SME.v +incdir+/home/caid023/Verilog_pratice/HW6/src +nc64bit +access+r +define+FSDB_FILE="SME.fsdb" 
