{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1443754694870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Full Version " "Version 13.1.4 Build 182 03/12/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1443754694874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct  1 21:58:14 2015 " "Processing started: Thu Oct  1 21:58:14 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1443754694874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1443754694874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off slc3 -c slc3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off slc3 -c slc3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1443754694875 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "12 12 24 " "Parallel Compilation has detected 24 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 12 of the 12 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1443754695293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "/home/wirjo2/slc3/SLC3/tristate.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443754695580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443754695580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memory.sv 2 1 " "Found 2 design units, including 1 entities, in source file test_memory.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3_2.sv" "" { Text "/home/wirjo2/slc3/SLC3/SLC3_2.sv" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443754695596 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "test_memory.sv" "" { Text "/home/wirjo2/slc3/SLC3/test_memory.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443754695596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443754695596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SLC3_2.sv 0 0 " "Found 0 design units, including 0 entities, in source file SLC3_2.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443754695606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443754695617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443754695617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sext.sv 1 1 " "Found 1 design units, including 1 entities, in source file sext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sext " "Found entity 1: sext" {  } { { "sext.sv" "" { Text "/home/wirjo2/slc3/SLC3/sext.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443754695628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443754695628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "/home/wirjo2/slc3/SLC3/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443754695637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443754695637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "/home/wirjo2/slc3/SLC3/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443754695647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443754695647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plus1.sv 1 1 " "Found 1 design units, including 1 entities, in source file plus1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 plus1 " "Found entity 1: plus1" {  } { { "plus1.sv" "" { Text "/home/wirjo2/slc3/SLC3/plus1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443754695656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443754695656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.sv" "" { Text "/home/wirjo2/slc3/SLC3/mux3.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443754695666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443754695666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "/home/wirjo2/slc3/SLC3/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443754695677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443754695677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mem2IO.sv 1 1 " "Found 1 design units, including 1 entities, in source file Mem2IO.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Mem2IO.sv" "" { Text "/home/wirjo2/slc3/SLC3/Mem2IO.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443754695688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443754695688 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ISDU.sv(71) " "Verilog HDL information at ISDU.sv(71): always construct contains both blocking and non-blocking assignments" {  } { { "ISDU.sv" "" { Text "/home/wirjo2/slc3/SLC3/ISDU.sv" 71 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1443754695702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ISDU.sv 1 1 " "Found 1 design units, including 1 entities, in source file ISDU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "ISDU.sv" "" { Text "/home/wirjo2/slc3/SLC3/ISDU.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443754695704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443754695704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.sv 1 1 " "Found 1 design units, including 1 entities, in source file ir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "ir.sv" "" { Text "/home/wirjo2/slc3/SLC3/ir.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443754695713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443754695713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HexDriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file HexDriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "/home/wirjo2/slc3/SLC3/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443754695723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443754695723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gencc.sv 1 1 " "Found 1 design units, including 1 entities, in source file gencc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gencc " "Found entity 1: gencc" {  } { { "gencc.sv" "" { Text "/home/wirjo2/slc3/SLC3/gencc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443754695732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443754695732 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PCMUX pcmux datapath.sv(5) " "Verilog HDL Declaration information at datapath.sv(5): object \"PCMUX\" differs only in case from object \"pcmux\" in the same scope" {  } { { "datapath.sv" "" { Text "/home/wirjo2/slc3/SLC3/datapath.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443754695743 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MARMUX marmux datapath.sv(7) " "Verilog HDL Declaration information at datapath.sv(7): object \"MARMUX\" differs only in case from object \"marmux\" in the same scope" {  } { { "datapath.sv" "" { Text "/home/wirjo2/slc3/SLC3/datapath.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443754695744 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAR mar datapath.sv(10) " "Verilog HDL Declaration information at datapath.sv(10): object \"MAR\" differs only in case from object \"mar\" in the same scope" {  } { { "datapath.sv" "" { Text "/home/wirjo2/slc3/SLC3/datapath.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443754695744 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MDR mdr datapath.sv(10) " "Verilog HDL Declaration information at datapath.sv(10): object \"MDR\" differs only in case from object \"mdr\" in the same scope" {  } { { "datapath.sv" "" { Text "/home/wirjo2/slc3/SLC3/datapath.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443754695744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "/home/wirjo2/slc3/SLC3/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443754695746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443754695746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.sv" "" { Text "/home/wirjo2/slc3/SLC3/comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443754695757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443754695757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "/home/wirjo2/slc3/SLC3/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443754695768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443754695768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "/home/wirjo2/slc3/SLC3/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443754695781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443754695781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.sv" "" { Text "/home/wirjo2/slc3/SLC3/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443754695793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443754695793 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "slc3 " "Elaborating entity \"slc3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1443754696201 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MIO_EN slc3.sv(48) " "Verilog HDL or VHDL warning at slc3.sv(48): object \"MIO_EN\" assigned a value but never read" {  } { { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443754696210 "|slc3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED slc3.sv(21) " "Output port \"LED\" at slc3.sv(21) has no driver" {  } { { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443754696223 "|slc3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_drivers\[0\] " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_drivers\[0\]\"" {  } { { "slc3.sv" "hex_drivers\[0\]" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443754696319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux4:muxforCPU_bus " "Elaborating entity \"mux4\" for hierarchy \"mux4:muxforCPU_bus\"" {  } { { "slc3.sv" "muxforCPU_bus" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443754696378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"datapath:d0\"" {  } { { "slc3.sv" "d0" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443754696422 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IR datapath.sv(10) " "Output port \"IR\" at datapath.sv(10) has no driver" {  } { { "datapath.sv" "" { Text "/home/wirjo2/slc3/SLC3/datapath.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443754696436 "|slc3|datapath:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 datapath:d0\|mux3:pcmux " "Elaborating entity \"mux3\" for hierarchy \"datapath:d0\|mux3:pcmux\"" {  } { { "datapath.sv" "pcmux" { Text "/home/wirjo2/slc3/SLC3/datapath.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443754696498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:d0\|mux2:adder1mux " "Elaborating entity \"mux2\" for hierarchy \"datapath:d0\|mux2:adder1mux\"" {  } { { "datapath.sv" "adder1mux" { Text "/home/wirjo2/slc3/SLC3/datapath.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443754696533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sext datapath:d0\|sext:offset6_sext " "Elaborating entity \"sext\" for hierarchy \"datapath:d0\|sext:offset6_sext\"" {  } { { "datapath.sv" "offset6_sext" { Text "/home/wirjo2/slc3/SLC3/datapath.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443754696553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder datapath:d0\|adder:br_adder " "Elaborating entity \"adder\" for hierarchy \"datapath:d0\|adder:br_adder\"" {  } { { "datapath.sv" "br_adder" { Text "/home/wirjo2/slc3/SLC3/datapath.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443754696575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register datapath:d0\|register:pc " "Elaborating entity \"register\" for hierarchy \"datapath:d0\|register:pc\"" {  } { { "datapath.sv" "pc" { Text "/home/wirjo2/slc3/SLC3/datapath.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443754696594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plus1 datapath:d0\|plus1:plus1unit " "Elaborating entity \"plus1\" for hierarchy \"datapath:d0\|plus1:plus1unit\"" {  } { { "datapath.sv" "plus1unit" { Text "/home/wirjo2/slc3/SLC3/datapath.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443754696613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir datapath:d0\|ir:irunit " "Elaborating entity \"ir\" for hierarchy \"datapath:d0\|ir:irunit\"" {  } { { "datapath.sv" "irunit" { Text "/home/wirjo2/slc3/SLC3/datapath.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443754696633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:d0\|alu:ArithmeticLogicUnit " "Elaborating entity \"alu\" for hierarchy \"datapath:d0\|alu:ArithmeticLogicUnit\"" {  } { { "datapath.sv" "ArithmeticLogicUnit" { Text "/home/wirjo2/slc3/SLC3/datapath.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443754696658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile datapath:d0\|regfile:regfileunit " "Elaborating entity \"regfile\" for hierarchy \"datapath:d0\|regfile:regfileunit\"" {  } { { "datapath.sv" "regfileunit" { Text "/home/wirjo2/slc3/SLC3/datapath.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443754696677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gencc datapath:d0\|gencc:genccunit " "Elaborating entity \"gencc\" for hierarchy \"datapath:d0\|gencc:genccunit\"" {  } { { "datapath.sv" "genccunit" { Text "/home/wirjo2/slc3/SLC3/datapath.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443754696709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register datapath:d0\|register:cc " "Elaborating entity \"register\" for hierarchy \"datapath:d0\|register:cc\"" {  } { { "datapath.sv" "cc" { Text "/home/wirjo2/slc3/SLC3/datapath.sv" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443754696729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator datapath:d0\|comparator:nzpcomparator " "Elaborating entity \"comparator\" for hierarchy \"datapath:d0\|comparator:nzpcomparator\"" {  } { { "datapath.sv" "nzpcomparator" { Text "/home/wirjo2/slc3/SLC3/datapath.sv" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443754696746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate tristate:tr0 " "Elaborating entity \"tristate\" for hierarchy \"tristate:tr0\"" {  } { { "slc3.sv" "tr0" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443754696767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem2IO Mem2IO:memory_subsystem " "Elaborating entity \"Mem2IO\" for hierarchy \"Mem2IO:memory_subsystem\"" {  } { { "slc3.sv" "memory_subsystem" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443754696789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"ISDU:state_controller\"" {  } { { "slc3.sv" "state_controller" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443754696820 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "jsr_sel 0 ISDU.sv(45) " "Net \"jsr_sel\" at ISDU.sv(45) has no driver or initial value, using a default initial value '0'" {  } { { "ISDU.sv" "" { Text "/home/wirjo2/slc3/SLC3/ISDU.sv" 45 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1443754696826 "|slc3|ISDU:state_controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "alumux_sel ISDU.sv(47) " "Output port \"alumux_sel\" at ISDU.sv(47) has no driver" {  } { { "ISDU.sv" "" { Text "/home/wirjo2/slc3/SLC3/ISDU.sv" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443754696826 "|slc3|ISDU:state_controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "offset_sel ISDU.sv(44) " "Output port \"offset_sel\" at ISDU.sv(44) has no driver" {  } { { "ISDU.sv" "" { Text "/home/wirjo2/slc3/SLC3/ISDU.sv" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443754696826 "|slc3|ISDU:state_controller"}
{ "Error" "ESGN_MULTIPLE_SOURCE" "cpu_bus\[15\] tristate:tr0\|In\[15\] " "Net \"cpu_bus\[15\]\", which fans out to \"tristate:tr0\|In\[15\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux4:muxforCPU_bus\|f\[15\] " "Net is fed by \"mux4:muxforCPU_bus\|f\[15\]\"" {  } { { "mux4.sv" "f\[15\]" { Text "/home/wirjo2/slc3/SLC3/mux4.sv" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443754697074 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Mem2IO:memory_subsystem\|Data_Mem_Out\[15\] " "Net is fed by \"Mem2IO:memory_subsystem\|Data_Mem_Out\[15\]\"" {  } { { "Mem2IO.sv" "Data_Mem_Out\[15\]" { Text "/home/wirjo2/slc3/SLC3/Mem2IO.sv" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443754697074 ""}  } { { "slc3.sv" "cpu_bus\[15\]" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 57 -1 0 } } { "tristate.sv" "In\[15\]" { Text "/home/wirjo2/slc3/SLC3/tristate.sv" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1443754697074 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "cpu_bus\[14\] tristate:tr0\|In\[14\] " "Net \"cpu_bus\[14\]\", which fans out to \"tristate:tr0\|In\[14\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux4:muxforCPU_bus\|f\[14\] " "Net is fed by \"mux4:muxforCPU_bus\|f\[14\]\"" {  } { { "mux4.sv" "f\[14\]" { Text "/home/wirjo2/slc3/SLC3/mux4.sv" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443754697074 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Mem2IO:memory_subsystem\|Data_Mem_Out\[14\] " "Net is fed by \"Mem2IO:memory_subsystem\|Data_Mem_Out\[14\]\"" {  } { { "Mem2IO.sv" "Data_Mem_Out\[14\]" { Text "/home/wirjo2/slc3/SLC3/Mem2IO.sv" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443754697074 ""}  } { { "slc3.sv" "cpu_bus\[14\]" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 57 -1 0 } } { "tristate.sv" "In\[14\]" { Text "/home/wirjo2/slc3/SLC3/tristate.sv" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1443754697074 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "cpu_bus\[13\] tristate:tr0\|In\[13\] " "Net \"cpu_bus\[13\]\", which fans out to \"tristate:tr0\|In\[13\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux4:muxforCPU_bus\|f\[13\] " "Net is fed by \"mux4:muxforCPU_bus\|f\[13\]\"" {  } { { "mux4.sv" "f\[13\]" { Text "/home/wirjo2/slc3/SLC3/mux4.sv" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443754697074 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Mem2IO:memory_subsystem\|Data_Mem_Out\[13\] " "Net is fed by \"Mem2IO:memory_subsystem\|Data_Mem_Out\[13\]\"" {  } { { "Mem2IO.sv" "Data_Mem_Out\[13\]" { Text "/home/wirjo2/slc3/SLC3/Mem2IO.sv" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443754697074 ""}  } { { "slc3.sv" "cpu_bus\[13\]" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 57 -1 0 } } { "tristate.sv" "In\[13\]" { Text "/home/wirjo2/slc3/SLC3/tristate.sv" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1443754697074 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "cpu_bus\[12\] tristate:tr0\|In\[12\] " "Net \"cpu_bus\[12\]\", which fans out to \"tristate:tr0\|In\[12\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux4:muxforCPU_bus\|f\[12\] " "Net is fed by \"mux4:muxforCPU_bus\|f\[12\]\"" {  } { { "mux4.sv" "f\[12\]" { Text "/home/wirjo2/slc3/SLC3/mux4.sv" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443754697075 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Mem2IO:memory_subsystem\|Data_Mem_Out\[12\] " "Net is fed by \"Mem2IO:memory_subsystem\|Data_Mem_Out\[12\]\"" {  } { { "Mem2IO.sv" "Data_Mem_Out\[12\]" { Text "/home/wirjo2/slc3/SLC3/Mem2IO.sv" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443754697075 ""}  } { { "slc3.sv" "cpu_bus\[12\]" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 57 -1 0 } } { "tristate.sv" "In\[12\]" { Text "/home/wirjo2/slc3/SLC3/tristate.sv" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1443754697075 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "cpu_bus\[11\] tristate:tr0\|In\[11\] " "Net \"cpu_bus\[11\]\", which fans out to \"tristate:tr0\|In\[11\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux4:muxforCPU_bus\|f\[11\] " "Net is fed by \"mux4:muxforCPU_bus\|f\[11\]\"" {  } { { "mux4.sv" "f\[11\]" { Text "/home/wirjo2/slc3/SLC3/mux4.sv" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443754697075 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Mem2IO:memory_subsystem\|Data_Mem_Out\[11\] " "Net is fed by \"Mem2IO:memory_subsystem\|Data_Mem_Out\[11\]\"" {  } { { "Mem2IO.sv" "Data_Mem_Out\[11\]" { Text "/home/wirjo2/slc3/SLC3/Mem2IO.sv" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443754697075 ""}  } { { "slc3.sv" "cpu_bus\[11\]" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 57 -1 0 } } { "tristate.sv" "In\[11\]" { Text "/home/wirjo2/slc3/SLC3/tristate.sv" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1443754697075 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "cpu_bus\[10\] tristate:tr0\|In\[10\] " "Net \"cpu_bus\[10\]\", which fans out to \"tristate:tr0\|In\[10\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux4:muxforCPU_bus\|f\[10\] " "Net is fed by \"mux4:muxforCPU_bus\|f\[10\]\"" {  } { { "mux4.sv" "f\[10\]" { Text "/home/wirjo2/slc3/SLC3/mux4.sv" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443754697075 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Mem2IO:memory_subsystem\|Data_Mem_Out\[10\] " "Net is fed by \"Mem2IO:memory_subsystem\|Data_Mem_Out\[10\]\"" {  } { { "Mem2IO.sv" "Data_Mem_Out\[10\]" { Text "/home/wirjo2/slc3/SLC3/Mem2IO.sv" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443754697075 ""}  } { { "slc3.sv" "cpu_bus\[10\]" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 57 -1 0 } } { "tristate.sv" "In\[10\]" { Text "/home/wirjo2/slc3/SLC3/tristate.sv" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1443754697075 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "cpu_bus\[9\] tristate:tr0\|In\[9\] " "Net \"cpu_bus\[9\]\", which fans out to \"tristate:tr0\|In\[9\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux4:muxforCPU_bus\|f\[9\] " "Net is fed by \"mux4:muxforCPU_bus\|f\[9\]\"" {  } { { "mux4.sv" "f\[9\]" { Text "/home/wirjo2/slc3/SLC3/mux4.sv" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443754697075 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Mem2IO:memory_subsystem\|Data_Mem_Out\[9\] " "Net is fed by \"Mem2IO:memory_subsystem\|Data_Mem_Out\[9\]\"" {  } { { "Mem2IO.sv" "Data_Mem_Out\[9\]" { Text "/home/wirjo2/slc3/SLC3/Mem2IO.sv" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443754697075 ""}  } { { "slc3.sv" "cpu_bus\[9\]" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 57 -1 0 } } { "tristate.sv" "In\[9\]" { Text "/home/wirjo2/slc3/SLC3/tristate.sv" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1443754697075 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "cpu_bus\[8\] tristate:tr0\|In\[8\] " "Net \"cpu_bus\[8\]\", which fans out to \"tristate:tr0\|In\[8\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux4:muxforCPU_bus\|f\[8\] " "Net is fed by \"mux4:muxforCPU_bus\|f\[8\]\"" {  } { { "mux4.sv" "f\[8\]" { Text "/home/wirjo2/slc3/SLC3/mux4.sv" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443754697075 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Mem2IO:memory_subsystem\|Data_Mem_Out\[8\] " "Net is fed by \"Mem2IO:memory_subsystem\|Data_Mem_Out\[8\]\"" {  } { { "Mem2IO.sv" "Data_Mem_Out\[8\]" { Text "/home/wirjo2/slc3/SLC3/Mem2IO.sv" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443754697075 ""}  } { { "slc3.sv" "cpu_bus\[8\]" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 57 -1 0 } } { "tristate.sv" "In\[8\]" { Text "/home/wirjo2/slc3/SLC3/tristate.sv" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1443754697075 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "cpu_bus\[7\] tristate:tr0\|In\[7\] " "Net \"cpu_bus\[7\]\", which fans out to \"tristate:tr0\|In\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux4:muxforCPU_bus\|f\[7\] " "Net is fed by \"mux4:muxforCPU_bus\|f\[7\]\"" {  } { { "mux4.sv" "f\[7\]" { Text "/home/wirjo2/slc3/SLC3/mux4.sv" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443754697075 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Mem2IO:memory_subsystem\|Data_Mem_Out\[7\] " "Net is fed by \"Mem2IO:memory_subsystem\|Data_Mem_Out\[7\]\"" {  } { { "Mem2IO.sv" "Data_Mem_Out\[7\]" { Text "/home/wirjo2/slc3/SLC3/Mem2IO.sv" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443754697075 ""}  } { { "slc3.sv" "cpu_bus\[7\]" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 57 -1 0 } } { "tristate.sv" "In\[7\]" { Text "/home/wirjo2/slc3/SLC3/tristate.sv" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1443754697075 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "cpu_bus\[6\] tristate:tr0\|In\[6\] " "Net \"cpu_bus\[6\]\", which fans out to \"tristate:tr0\|In\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux4:muxforCPU_bus\|f\[6\] " "Net is fed by \"mux4:muxforCPU_bus\|f\[6\]\"" {  } { { "mux4.sv" "f\[6\]" { Text "/home/wirjo2/slc3/SLC3/mux4.sv" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443754697075 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Mem2IO:memory_subsystem\|Data_Mem_Out\[6\] " "Net is fed by \"Mem2IO:memory_subsystem\|Data_Mem_Out\[6\]\"" {  } { { "Mem2IO.sv" "Data_Mem_Out\[6\]" { Text "/home/wirjo2/slc3/SLC3/Mem2IO.sv" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443754697075 ""}  } { { "slc3.sv" "cpu_bus\[6\]" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 57 -1 0 } } { "tristate.sv" "In\[6\]" { Text "/home/wirjo2/slc3/SLC3/tristate.sv" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1443754697075 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "cpu_bus\[5\] tristate:tr0\|In\[5\] " "Net \"cpu_bus\[5\]\", which fans out to \"tristate:tr0\|In\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux4:muxforCPU_bus\|f\[5\] " "Net is fed by \"mux4:muxforCPU_bus\|f\[5\]\"" {  } { { "mux4.sv" "f\[5\]" { Text "/home/wirjo2/slc3/SLC3/mux4.sv" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443754697076 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Mem2IO:memory_subsystem\|Data_Mem_Out\[5\] " "Net is fed by \"Mem2IO:memory_subsystem\|Data_Mem_Out\[5\]\"" {  } { { "Mem2IO.sv" "Data_Mem_Out\[5\]" { Text "/home/wirjo2/slc3/SLC3/Mem2IO.sv" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443754697076 ""}  } { { "slc3.sv" "cpu_bus\[5\]" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 57 -1 0 } } { "tristate.sv" "In\[5\]" { Text "/home/wirjo2/slc3/SLC3/tristate.sv" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1443754697076 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "cpu_bus\[4\] tristate:tr0\|In\[4\] " "Net \"cpu_bus\[4\]\", which fans out to \"tristate:tr0\|In\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux4:muxforCPU_bus\|f\[4\] " "Net is fed by \"mux4:muxforCPU_bus\|f\[4\]\"" {  } { { "mux4.sv" "f\[4\]" { Text "/home/wirjo2/slc3/SLC3/mux4.sv" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443754697076 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Mem2IO:memory_subsystem\|Data_Mem_Out\[4\] " "Net is fed by \"Mem2IO:memory_subsystem\|Data_Mem_Out\[4\]\"" {  } { { "Mem2IO.sv" "Data_Mem_Out\[4\]" { Text "/home/wirjo2/slc3/SLC3/Mem2IO.sv" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443754697076 ""}  } { { "slc3.sv" "cpu_bus\[4\]" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 57 -1 0 } } { "tristate.sv" "In\[4\]" { Text "/home/wirjo2/slc3/SLC3/tristate.sv" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1443754697076 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "cpu_bus\[3\] tristate:tr0\|In\[3\] " "Net \"cpu_bus\[3\]\", which fans out to \"tristate:tr0\|In\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux4:muxforCPU_bus\|f\[3\] " "Net is fed by \"mux4:muxforCPU_bus\|f\[3\]\"" {  } { { "mux4.sv" "f\[3\]" { Text "/home/wirjo2/slc3/SLC3/mux4.sv" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443754697076 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Mem2IO:memory_subsystem\|Data_Mem_Out\[3\] " "Net is fed by \"Mem2IO:memory_subsystem\|Data_Mem_Out\[3\]\"" {  } { { "Mem2IO.sv" "Data_Mem_Out\[3\]" { Text "/home/wirjo2/slc3/SLC3/Mem2IO.sv" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443754697076 ""}  } { { "slc3.sv" "cpu_bus\[3\]" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 57 -1 0 } } { "tristate.sv" "In\[3\]" { Text "/home/wirjo2/slc3/SLC3/tristate.sv" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1443754697076 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "cpu_bus\[2\] tristate:tr0\|In\[2\] " "Net \"cpu_bus\[2\]\", which fans out to \"tristate:tr0\|In\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux4:muxforCPU_bus\|f\[2\] " "Net is fed by \"mux4:muxforCPU_bus\|f\[2\]\"" {  } { { "mux4.sv" "f\[2\]" { Text "/home/wirjo2/slc3/SLC3/mux4.sv" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443754697076 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Mem2IO:memory_subsystem\|Data_Mem_Out\[2\] " "Net is fed by \"Mem2IO:memory_subsystem\|Data_Mem_Out\[2\]\"" {  } { { "Mem2IO.sv" "Data_Mem_Out\[2\]" { Text "/home/wirjo2/slc3/SLC3/Mem2IO.sv" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443754697076 ""}  } { { "slc3.sv" "cpu_bus\[2\]" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 57 -1 0 } } { "tristate.sv" "In\[2\]" { Text "/home/wirjo2/slc3/SLC3/tristate.sv" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1443754697076 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "cpu_bus\[1\] tristate:tr0\|In\[1\] " "Net \"cpu_bus\[1\]\", which fans out to \"tristate:tr0\|In\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux4:muxforCPU_bus\|f\[1\] " "Net is fed by \"mux4:muxforCPU_bus\|f\[1\]\"" {  } { { "mux4.sv" "f\[1\]" { Text "/home/wirjo2/slc3/SLC3/mux4.sv" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443754697076 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Mem2IO:memory_subsystem\|Data_Mem_Out\[1\] " "Net is fed by \"Mem2IO:memory_subsystem\|Data_Mem_Out\[1\]\"" {  } { { "Mem2IO.sv" "Data_Mem_Out\[1\]" { Text "/home/wirjo2/slc3/SLC3/Mem2IO.sv" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443754697076 ""}  } { { "slc3.sv" "cpu_bus\[1\]" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 57 -1 0 } } { "tristate.sv" "In\[1\]" { Text "/home/wirjo2/slc3/SLC3/tristate.sv" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1443754697076 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "cpu_bus\[0\] tristate:tr0\|In\[0\] " "Net \"cpu_bus\[0\]\", which fans out to \"tristate:tr0\|In\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux4:muxforCPU_bus\|f\[0\] " "Net is fed by \"mux4:muxforCPU_bus\|f\[0\]\"" {  } { { "mux4.sv" "f\[0\]" { Text "/home/wirjo2/slc3/SLC3/mux4.sv" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443754697076 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Mem2IO:memory_subsystem\|Data_Mem_Out\[0\] " "Net is fed by \"Mem2IO:memory_subsystem\|Data_Mem_Out\[0\]\"" {  } { { "Mem2IO.sv" "Data_Mem_Out\[0\]" { Text "/home/wirjo2/slc3/SLC3/Mem2IO.sv" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443754697076 ""}  } { { "slc3.sv" "cpu_bus\[0\]" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 57 -1 0 } } { "tristate.sv" "In\[0\]" { Text "/home/wirjo2/slc3/SLC3/tristate.sv" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1443754697076 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1443754697079 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 48 s 7 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 48 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "373 " "Peak virtual memory: 373 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1443754697364 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct  1 21:58:17 2015 " "Processing ended: Thu Oct  1 21:58:17 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1443754697364 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1443754697364 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1443754697364 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1443754697364 ""}
