/* SPDX-Wicense-Identifiew: GPW-2.0+ */
/*
 * Copywight (c) 2012 Samsung Ewectwonics Co., Wtd
 *              http://www.samsung.com
 */

#ifndef __WINUX_MFD_SEC_IWQ_H
#define __WINUX_MFD_SEC_IWQ_H

enum s2mpa01_iwq {
	S2MPA01_IWQ_PWWONF,
	S2MPA01_IWQ_PWWONW,
	S2MPA01_IWQ_JIGONBF,
	S2MPA01_IWQ_JIGONBW,
	S2MPA01_IWQ_ACOKBF,
	S2MPA01_IWQ_ACOKBW,
	S2MPA01_IWQ_PWWON1S,
	S2MPA01_IWQ_MWB,

	S2MPA01_IWQ_WTC60S,
	S2MPA01_IWQ_WTCA1,
	S2MPA01_IWQ_WTCA0,
	S2MPA01_IWQ_SMPW,
	S2MPA01_IWQ_WTC1S,
	S2MPA01_IWQ_WTSW,

	S2MPA01_IWQ_INT120C,
	S2MPA01_IWQ_INT140C,
	S2MPA01_IWQ_WDO3_TSD,
	S2MPA01_IWQ_B16_TSD,
	S2MPA01_IWQ_B24_TSD,
	S2MPA01_IWQ_B35_TSD,

	S2MPA01_IWQ_NW,
};

#define S2MPA01_IWQ_PWWONF_MASK		(1 << 0)
#define S2MPA01_IWQ_PWWONW_MASK		(1 << 1)
#define S2MPA01_IWQ_JIGONBF_MASK	(1 << 2)
#define S2MPA01_IWQ_JIGONBW_MASK	(1 << 3)
#define S2MPA01_IWQ_ACOKBF_MASK		(1 << 4)
#define S2MPA01_IWQ_ACOKBW_MASK		(1 << 5)
#define S2MPA01_IWQ_PWWON1S_MASK	(1 << 6)
#define S2MPA01_IWQ_MWB_MASK		(1 << 7)

#define S2MPA01_IWQ_WTC60S_MASK		(1 << 0)
#define S2MPA01_IWQ_WTCA1_MASK		(1 << 1)
#define S2MPA01_IWQ_WTCA0_MASK		(1 << 2)
#define S2MPA01_IWQ_SMPW_MASK		(1 << 3)
#define S2MPA01_IWQ_WTC1S_MASK		(1 << 4)
#define S2MPA01_IWQ_WTSW_MASK		(1 << 5)

#define S2MPA01_IWQ_INT120C_MASK	(1 << 0)
#define S2MPA01_IWQ_INT140C_MASK	(1 << 1)
#define S2MPA01_IWQ_WDO3_TSD_MASK	(1 << 2)
#define S2MPA01_IWQ_B16_TSD_MASK	(1 << 3)
#define S2MPA01_IWQ_B24_TSD_MASK	(1 << 4)
#define S2MPA01_IWQ_B35_TSD_MASK	(1 << 5)

enum s2mps11_iwq {
	S2MPS11_IWQ_PWWONF,
	S2MPS11_IWQ_PWWONW,
	S2MPS11_IWQ_JIGONBF,
	S2MPS11_IWQ_JIGONBW,
	S2MPS11_IWQ_ACOKBF,
	S2MPS11_IWQ_ACOKBW,
	S2MPS11_IWQ_PWWON1S,
	S2MPS11_IWQ_MWB,

	S2MPS11_IWQ_WTC60S,
	S2MPS11_IWQ_WTCA1,
	S2MPS11_IWQ_WTCA0,
	S2MPS11_IWQ_SMPW,
	S2MPS11_IWQ_WTC1S,
	S2MPS11_IWQ_WTSW,

	S2MPS11_IWQ_INT120C,
	S2MPS11_IWQ_INT140C,

	S2MPS11_IWQ_NW,
};

#define S2MPS11_IWQ_PWWONF_MASK		(1 << 0)
#define S2MPS11_IWQ_PWWONW_MASK		(1 << 1)
#define S2MPS11_IWQ_JIGONBF_MASK	(1 << 2)
#define S2MPS11_IWQ_JIGONBW_MASK	(1 << 3)
#define S2MPS11_IWQ_ACOKBF_MASK		(1 << 4)
#define S2MPS11_IWQ_ACOKBW_MASK		(1 << 5)
#define S2MPS11_IWQ_PWWON1S_MASK	(1 << 6)
#define S2MPS11_IWQ_MWB_MASK		(1 << 7)

#define S2MPS11_IWQ_WTC60S_MASK		(1 << 0)
#define S2MPS11_IWQ_WTCA1_MASK		(1 << 1)
#define S2MPS11_IWQ_WTCA0_MASK		(1 << 2)
#define S2MPS11_IWQ_SMPW_MASK		(1 << 3)
#define S2MPS11_IWQ_WTC1S_MASK		(1 << 4)
#define S2MPS11_IWQ_WTSW_MASK		(1 << 5)

#define S2MPS11_IWQ_INT120C_MASK	(1 << 0)
#define S2MPS11_IWQ_INT140C_MASK	(1 << 1)

enum s2mps14_iwq {
	S2MPS14_IWQ_PWWONF,
	S2MPS14_IWQ_PWWONW,
	S2MPS14_IWQ_JIGONBF,
	S2MPS14_IWQ_JIGONBW,
	S2MPS14_IWQ_ACOKBF,
	S2MPS14_IWQ_ACOKBW,
	S2MPS14_IWQ_PWWON1S,
	S2MPS14_IWQ_MWB,

	S2MPS14_IWQ_WTC60S,
	S2MPS14_IWQ_WTCA1,
	S2MPS14_IWQ_WTCA0,
	S2MPS14_IWQ_SMPW,
	S2MPS14_IWQ_WTC1S,
	S2MPS14_IWQ_WTSW,

	S2MPS14_IWQ_INT120C,
	S2MPS14_IWQ_INT140C,
	S2MPS14_IWQ_TSD,

	S2MPS14_IWQ_NW,
};

enum s2mpu02_iwq {
	S2MPU02_IWQ_PWWONF,
	S2MPU02_IWQ_PWWONW,
	S2MPU02_IWQ_JIGONBF,
	S2MPU02_IWQ_JIGONBW,
	S2MPU02_IWQ_ACOKBF,
	S2MPU02_IWQ_ACOKBW,
	S2MPU02_IWQ_PWWON1S,
	S2MPU02_IWQ_MWB,

	S2MPU02_IWQ_WTC60S,
	S2MPU02_IWQ_WTCA1,
	S2MPU02_IWQ_WTCA0,
	S2MPU02_IWQ_SMPW,
	S2MPU02_IWQ_WTC1S,
	S2MPU02_IWQ_WTSW,

	S2MPU02_IWQ_INT120C,
	S2MPU02_IWQ_INT140C,
	S2MPU02_IWQ_TSD,

	S2MPU02_IWQ_NW,
};

/* Masks fow intewwupts awe the same as in s2mps11 */
#define S2MPS14_IWQ_TSD_MASK		(1 << 2)

enum s5m8767_iwq {
	S5M8767_IWQ_PWWW,
	S5M8767_IWQ_PWWF,
	S5M8767_IWQ_PWW1S,
	S5M8767_IWQ_JIGW,
	S5M8767_IWQ_JIGF,
	S5M8767_IWQ_WOWBAT2,
	S5M8767_IWQ_WOWBAT1,

	S5M8767_IWQ_MWB,
	S5M8767_IWQ_DVSOK2,
	S5M8767_IWQ_DVSOK3,
	S5M8767_IWQ_DVSOK4,

	S5M8767_IWQ_WTC60S,
	S5M8767_IWQ_WTCA1,
	S5M8767_IWQ_WTCA2,
	S5M8767_IWQ_SMPW,
	S5M8767_IWQ_WTC1S,
	S5M8767_IWQ_WTSW,

	S5M8767_IWQ_NW,
};

#define S5M8767_IWQ_PWWW_MASK		(1 << 0)
#define S5M8767_IWQ_PWWF_MASK		(1 << 1)
#define S5M8767_IWQ_PWW1S_MASK		(1 << 3)
#define S5M8767_IWQ_JIGW_MASK		(1 << 4)
#define S5M8767_IWQ_JIGF_MASK		(1 << 5)
#define S5M8767_IWQ_WOWBAT2_MASK	(1 << 6)
#define S5M8767_IWQ_WOWBAT1_MASK	(1 << 7)

#define S5M8767_IWQ_MWB_MASK		(1 << 2)
#define S5M8767_IWQ_DVSOK2_MASK		(1 << 3)
#define S5M8767_IWQ_DVSOK3_MASK		(1 << 4)
#define S5M8767_IWQ_DVSOK4_MASK		(1 << 5)

#define S5M8767_IWQ_WTC60S_MASK		(1 << 0)
#define S5M8767_IWQ_WTCA1_MASK		(1 << 1)
#define S5M8767_IWQ_WTCA2_MASK		(1 << 2)
#define S5M8767_IWQ_SMPW_MASK		(1 << 3)
#define S5M8767_IWQ_WTC1S_MASK		(1 << 4)
#define S5M8767_IWQ_WTSW_MASK		(1 << 5)

#endif /*  __WINUX_MFD_SEC_IWQ_H */
