<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › char › ipmi › ipmi_smic_sm.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>ipmi_smic_sm.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * ipmi_smic_sm.c</span>
<span class="cm"> *</span>
<span class="cm"> * The state-machine driver for an IPMI SMIC driver</span>
<span class="cm"> *</span>
<span class="cm"> * It started as a copy of Corey Minyard&#39;s driver for the KSC interface</span>
<span class="cm"> * and the kernel patch &quot;mmcdev-patch-245&quot; by HP</span>
<span class="cm"> *</span>
<span class="cm"> * modified by:	Hannes Schulz &lt;schulz@schwaar.com&gt;</span>
<span class="cm"> *		ipmi@schwaar.com</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> * Corey Minyard&#39;s driver for the KSC interface has the following</span>
<span class="cm"> * copyright notice:</span>
<span class="cm"> *   Copyright 2002 MontaVista Software Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * the kernel patch &quot;mmcdev-patch-245&quot; by HP has the following</span>
<span class="cm"> * copyright notice:</span>
<span class="cm"> * (c) Copyright 2001 Grant Grundler (c) Copyright</span>
<span class="cm"> * 2001 Hewlett-Packard Company</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> *  under the terms of the GNU General Public License as published by the</span>
<span class="cm"> *  Free Software Foundation; either version 2 of the License, or (at your</span>
<span class="cm"> *  option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> *  THIS SOFTWARE IS PROVIDED ``AS IS&#39;&#39; AND ANY EXPRESS OR IMPLIED</span>
<span class="cm"> *  WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</span>
<span class="cm"> *  MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.</span>
<span class="cm"> *  IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,</span>
<span class="cm"> *  INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span>
<span class="cm"> *  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span>
<span class="cm"> *  OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND</span>
<span class="cm"> *  ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR</span>
<span class="cm"> *  TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE</span>
<span class="cm"> *  USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<span class="cm"> *</span>
<span class="cm"> *  You should have received a copy of the GNU General Public License along</span>
<span class="cm"> *  with this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm"> *  675 Mass Ave, Cambridge, MA 02139, USA.  */</span>

<span class="cp">#include &lt;linux/kernel.h&gt; </span><span class="cm">/* For printk. */</span><span class="cp"></span>
<span class="cp">#include &lt;linux/string.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/moduleparam.h&gt;</span>
<span class="cp">#include &lt;linux/ipmi_msgdefs.h&gt;		</span><span class="cm">/* for completion codes */</span><span class="cp"></span>
<span class="cp">#include &quot;ipmi_si_sm.h&quot;</span>

<span class="cm">/* smic_debug is a bit-field</span>
<span class="cm"> *	SMIC_DEBUG_ENABLE -	turned on for now</span>
<span class="cm"> *	SMIC_DEBUG_MSG -	commands and their responses</span>
<span class="cm"> *	SMIC_DEBUG_STATES -	state machine</span>
<span class="cm">*/</span>
<span class="cp">#define SMIC_DEBUG_STATES	4</span>
<span class="cp">#define SMIC_DEBUG_MSG		2</span>
<span class="cp">#define	SMIC_DEBUG_ENABLE	1</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">smic_debug</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
<span class="n">module_param</span><span class="p">(</span><span class="n">smic_debug</span><span class="p">,</span> <span class="kt">int</span><span class="p">,</span> <span class="mo">0644</span><span class="p">);</span>
<span class="n">MODULE_PARM_DESC</span><span class="p">(</span><span class="n">smic_debug</span><span class="p">,</span> <span class="s">&quot;debug bitmask, 1=enable, 2=messages, 4=states&quot;</span><span class="p">);</span>

<span class="k">enum</span> <span class="n">smic_states</span> <span class="p">{</span>
	<span class="n">SMIC_IDLE</span><span class="p">,</span>
	<span class="n">SMIC_START_OP</span><span class="p">,</span>
	<span class="n">SMIC_OP_OK</span><span class="p">,</span>
	<span class="n">SMIC_WRITE_START</span><span class="p">,</span>
	<span class="n">SMIC_WRITE_NEXT</span><span class="p">,</span>
	<span class="n">SMIC_WRITE_END</span><span class="p">,</span>
	<span class="n">SMIC_WRITE2READ</span><span class="p">,</span>
	<span class="n">SMIC_READ_START</span><span class="p">,</span>
	<span class="n">SMIC_READ_NEXT</span><span class="p">,</span>
	<span class="n">SMIC_READ_END</span><span class="p">,</span>
	<span class="n">SMIC_HOSED</span>
<span class="p">};</span>

<span class="cp">#define MAX_SMIC_READ_SIZE 80</span>
<span class="cp">#define MAX_SMIC_WRITE_SIZE 80</span>
<span class="cp">#define SMIC_MAX_ERROR_RETRIES 3</span>

<span class="cm">/* Timeouts in microseconds. */</span>
<span class="cp">#define SMIC_RETRY_TIMEOUT 2000000</span>

<span class="cm">/* SMIC Flags Register Bits */</span>
<span class="cp">#define SMIC_RX_DATA_READY	0x80</span>
<span class="cp">#define SMIC_TX_DATA_READY	0x40</span>

<span class="cm">/*</span>
<span class="cm"> * SMIC_SMI and SMIC_EVM_DATA_AVAIL are only used by</span>
<span class="cm"> * a few systems, and then only by Systems Management</span>
<span class="cm"> * Interrupts, not by the OS.  Always ignore these bits.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#define SMIC_SMI		0x10</span>
<span class="cp">#define SMIC_EVM_DATA_AVAIL	0x08</span>
<span class="cp">#define SMIC_SMS_DATA_AVAIL	0x04</span>
<span class="cp">#define SMIC_FLAG_BSY		0x01</span>

<span class="cm">/* SMIC Error Codes */</span>
<span class="cp">#define	EC_NO_ERROR		0x00</span>
<span class="cp">#define	EC_ABORTED		0x01</span>
<span class="cp">#define	EC_ILLEGAL_CONTROL	0x02</span>
<span class="cp">#define	EC_NO_RESPONSE		0x03</span>
<span class="cp">#define	EC_ILLEGAL_COMMAND	0x04</span>
<span class="cp">#define	EC_BUFFER_FULL		0x05</span>

<span class="k">struct</span> <span class="n">si_sm_data</span> <span class="p">{</span>
	<span class="k">enum</span> <span class="n">smic_states</span> <span class="n">state</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">si_sm_io</span> <span class="o">*</span><span class="n">io</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	 <span class="n">write_data</span><span class="p">[</span><span class="n">MAX_SMIC_WRITE_SIZE</span><span class="p">];</span>
	<span class="kt">int</span>		 <span class="n">write_pos</span><span class="p">;</span>
	<span class="kt">int</span>		 <span class="n">write_count</span><span class="p">;</span>
	<span class="kt">int</span>		 <span class="n">orig_write_count</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	 <span class="n">read_data</span><span class="p">[</span><span class="n">MAX_SMIC_READ_SIZE</span><span class="p">];</span>
	<span class="kt">int</span>		 <span class="n">read_pos</span><span class="p">;</span>
	<span class="kt">int</span>		 <span class="n">truncated</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	 <span class="n">error_retries</span><span class="p">;</span>
	<span class="kt">long</span>		 <span class="n">smic_timeout</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">init_smic_data</span><span class="p">(</span><span class="k">struct</span> <span class="n">si_sm_data</span> <span class="o">*</span><span class="n">smic</span><span class="p">,</span>
				   <span class="k">struct</span> <span class="n">si_sm_io</span> <span class="o">*</span><span class="n">io</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">smic</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">SMIC_IDLE</span><span class="p">;</span>
	<span class="n">smic</span><span class="o">-&gt;</span><span class="n">io</span> <span class="o">=</span> <span class="n">io</span><span class="p">;</span>
	<span class="n">smic</span><span class="o">-&gt;</span><span class="n">write_pos</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">smic</span><span class="o">-&gt;</span><span class="n">write_count</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">smic</span><span class="o">-&gt;</span><span class="n">orig_write_count</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">smic</span><span class="o">-&gt;</span><span class="n">read_pos</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">smic</span><span class="o">-&gt;</span><span class="n">error_retries</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">smic</span><span class="o">-&gt;</span><span class="n">truncated</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">smic</span><span class="o">-&gt;</span><span class="n">smic_timeout</span> <span class="o">=</span> <span class="n">SMIC_RETRY_TIMEOUT</span><span class="p">;</span>

	<span class="cm">/* We use 3 bytes of I/O. */</span>
	<span class="k">return</span> <span class="mi">3</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">start_smic_transaction</span><span class="p">(</span><span class="k">struct</span> <span class="n">si_sm_data</span> <span class="o">*</span><span class="n">smic</span><span class="p">,</span>
				  <span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">IPMI_REQ_LEN_INVALID_ERR</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">&gt;</span> <span class="n">MAX_SMIC_WRITE_SIZE</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">IPMI_REQ_LEN_EXCEEDED_ERR</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">smic</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">!=</span> <span class="n">SMIC_IDLE</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">smic</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">!=</span> <span class="n">SMIC_HOSED</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">IPMI_NOT_IN_MY_STATE_ERR</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">smic_debug</span> <span class="o">&amp;</span> <span class="n">SMIC_DEBUG_MSG</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;start_smic_transaction -&quot;</span><span class="p">);</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">size</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="n">printk</span><span class="p">(</span><span class="s">&quot; %02x&quot;</span><span class="p">,</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span><span class="p">)</span> <span class="n">data</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="n">printk</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">smic</span><span class="o">-&gt;</span><span class="n">error_retries</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">memcpy</span><span class="p">(</span><span class="n">smic</span><span class="o">-&gt;</span><span class="n">write_data</span><span class="p">,</span> <span class="n">data</span><span class="p">,</span> <span class="n">size</span><span class="p">);</span>
	<span class="n">smic</span><span class="o">-&gt;</span><span class="n">write_count</span> <span class="o">=</span> <span class="n">size</span><span class="p">;</span>
	<span class="n">smic</span><span class="o">-&gt;</span><span class="n">orig_write_count</span> <span class="o">=</span> <span class="n">size</span><span class="p">;</span>
	<span class="n">smic</span><span class="o">-&gt;</span><span class="n">write_pos</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">smic</span><span class="o">-&gt;</span><span class="n">read_pos</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">smic</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">SMIC_START_OP</span><span class="p">;</span>
	<span class="n">smic</span><span class="o">-&gt;</span><span class="n">smic_timeout</span> <span class="o">=</span> <span class="n">SMIC_RETRY_TIMEOUT</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">smic_get_result</span><span class="p">(</span><span class="k">struct</span> <span class="n">si_sm_data</span> <span class="o">*</span><span class="n">smic</span><span class="p">,</span>
			   <span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">length</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">smic_debug</span> <span class="o">&amp;</span> <span class="n">SMIC_DEBUG_MSG</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;smic_get result -&quot;</span><span class="p">);</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">smic</span><span class="o">-&gt;</span><span class="n">read_pos</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="n">printk</span><span class="p">(</span><span class="s">&quot; %02x&quot;</span><span class="p">,</span> <span class="n">smic</span><span class="o">-&gt;</span><span class="n">read_data</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="n">printk</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">length</span> <span class="o">&lt;</span> <span class="n">smic</span><span class="o">-&gt;</span><span class="n">read_pos</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">smic</span><span class="o">-&gt;</span><span class="n">read_pos</span> <span class="o">=</span> <span class="n">length</span><span class="p">;</span>
		<span class="n">smic</span><span class="o">-&gt;</span><span class="n">truncated</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">memcpy</span><span class="p">(</span><span class="n">data</span><span class="p">,</span> <span class="n">smic</span><span class="o">-&gt;</span><span class="n">read_data</span><span class="p">,</span> <span class="n">smic</span><span class="o">-&gt;</span><span class="n">read_pos</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">length</span> <span class="o">&gt;=</span> <span class="mi">3</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">smic</span><span class="o">-&gt;</span><span class="n">read_pos</span> <span class="o">&lt;</span> <span class="mi">3</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">data</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">IPMI_ERR_UNSPECIFIED</span><span class="p">;</span>
		<span class="n">smic</span><span class="o">-&gt;</span><span class="n">read_pos</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">smic</span><span class="o">-&gt;</span><span class="n">truncated</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">data</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">IPMI_ERR_MSG_TRUNCATED</span><span class="p">;</span>
		<span class="n">smic</span><span class="o">-&gt;</span><span class="n">truncated</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">smic</span><span class="o">-&gt;</span><span class="n">read_pos</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="nf">read_smic_flags</span><span class="p">(</span><span class="k">struct</span> <span class="n">si_sm_data</span> <span class="o">*</span><span class="n">smic</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">smic</span><span class="o">-&gt;</span><span class="n">io</span><span class="o">-&gt;</span><span class="n">inputb</span><span class="p">(</span><span class="n">smic</span><span class="o">-&gt;</span><span class="n">io</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="nf">read_smic_status</span><span class="p">(</span><span class="k">struct</span> <span class="n">si_sm_data</span> <span class="o">*</span><span class="n">smic</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">smic</span><span class="o">-&gt;</span><span class="n">io</span><span class="o">-&gt;</span><span class="n">inputb</span><span class="p">(</span><span class="n">smic</span><span class="o">-&gt;</span><span class="n">io</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="nf">read_smic_data</span><span class="p">(</span><span class="k">struct</span> <span class="n">si_sm_data</span> <span class="o">*</span><span class="n">smic</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">smic</span><span class="o">-&gt;</span><span class="n">io</span><span class="o">-&gt;</span><span class="n">inputb</span><span class="p">(</span><span class="n">smic</span><span class="o">-&gt;</span><span class="n">io</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">write_smic_flags</span><span class="p">(</span><span class="k">struct</span> <span class="n">si_sm_data</span> <span class="o">*</span><span class="n">smic</span><span class="p">,</span>
				    <span class="kt">unsigned</span> <span class="kt">char</span>   <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">smic</span><span class="o">-&gt;</span><span class="n">io</span><span class="o">-&gt;</span><span class="n">outputb</span><span class="p">(</span><span class="n">smic</span><span class="o">-&gt;</span><span class="n">io</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">write_smic_control</span><span class="p">(</span><span class="k">struct</span> <span class="n">si_sm_data</span> <span class="o">*</span><span class="n">smic</span><span class="p">,</span>
				      <span class="kt">unsigned</span> <span class="kt">char</span>   <span class="n">control</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">smic</span><span class="o">-&gt;</span><span class="n">io</span><span class="o">-&gt;</span><span class="n">outputb</span><span class="p">(</span><span class="n">smic</span><span class="o">-&gt;</span><span class="n">io</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">control</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">write_si_sm_data</span><span class="p">(</span><span class="k">struct</span> <span class="n">si_sm_data</span> <span class="o">*</span><span class="n">smic</span><span class="p">,</span>
				    <span class="kt">unsigned</span> <span class="kt">char</span>   <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">smic</span><span class="o">-&gt;</span><span class="n">io</span><span class="o">-&gt;</span><span class="n">outputb</span><span class="p">(</span><span class="n">smic</span><span class="o">-&gt;</span><span class="n">io</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">start_error_recovery</span><span class="p">(</span><span class="k">struct</span> <span class="n">si_sm_data</span> <span class="o">*</span><span class="n">smic</span><span class="p">,</span> <span class="kt">char</span> <span class="o">*</span><span class="n">reason</span><span class="p">)</span>
<span class="p">{</span>
	<span class="p">(</span><span class="n">smic</span><span class="o">-&gt;</span><span class="n">error_retries</span><span class="p">)</span><span class="o">++</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">smic</span><span class="o">-&gt;</span><span class="n">error_retries</span> <span class="o">&gt;</span> <span class="n">SMIC_MAX_ERROR_RETRIES</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">smic_debug</span> <span class="o">&amp;</span> <span class="n">SMIC_DEBUG_ENABLE</span><span class="p">)</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span>
			       <span class="s">&quot;ipmi_smic_drv: smic hosed: %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">reason</span><span class="p">);</span>
		<span class="n">smic</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">SMIC_HOSED</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">smic</span><span class="o">-&gt;</span><span class="n">write_count</span> <span class="o">=</span> <span class="n">smic</span><span class="o">-&gt;</span><span class="n">orig_write_count</span><span class="p">;</span>
		<span class="n">smic</span><span class="o">-&gt;</span><span class="n">write_pos</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">smic</span><span class="o">-&gt;</span><span class="n">read_pos</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">smic</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">SMIC_START_OP</span><span class="p">;</span>
		<span class="n">smic</span><span class="o">-&gt;</span><span class="n">smic_timeout</span> <span class="o">=</span> <span class="n">SMIC_RETRY_TIMEOUT</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">write_next_byte</span><span class="p">(</span><span class="k">struct</span> <span class="n">si_sm_data</span> <span class="o">*</span><span class="n">smic</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">write_si_sm_data</span><span class="p">(</span><span class="n">smic</span><span class="p">,</span> <span class="n">smic</span><span class="o">-&gt;</span><span class="n">write_data</span><span class="p">[</span><span class="n">smic</span><span class="o">-&gt;</span><span class="n">write_pos</span><span class="p">]);</span>
	<span class="p">(</span><span class="n">smic</span><span class="o">-&gt;</span><span class="n">write_pos</span><span class="p">)</span><span class="o">++</span><span class="p">;</span>
	<span class="p">(</span><span class="n">smic</span><span class="o">-&gt;</span><span class="n">write_count</span><span class="p">)</span><span class="o">--</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">read_next_byte</span><span class="p">(</span><span class="k">struct</span> <span class="n">si_sm_data</span> <span class="o">*</span><span class="n">smic</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">smic</span><span class="o">-&gt;</span><span class="n">read_pos</span> <span class="o">&gt;=</span> <span class="n">MAX_SMIC_READ_SIZE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">read_smic_data</span><span class="p">(</span><span class="n">smic</span><span class="p">);</span>
		<span class="n">smic</span><span class="o">-&gt;</span><span class="n">truncated</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">smic</span><span class="o">-&gt;</span><span class="n">read_data</span><span class="p">[</span><span class="n">smic</span><span class="o">-&gt;</span><span class="n">read_pos</span><span class="p">]</span> <span class="o">=</span> <span class="n">read_smic_data</span><span class="p">(</span><span class="n">smic</span><span class="p">);</span>
		<span class="n">smic</span><span class="o">-&gt;</span><span class="n">read_pos</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*  SMIC Control/Status Code Components */</span>
<span class="cp">#define	SMIC_GET_STATUS		0x00	</span><span class="cm">/* Control form&#39;s name */</span><span class="cp"></span>
<span class="cp">#define	SMIC_READY		0x00	</span><span class="cm">/* Status  form&#39;s name */</span><span class="cp"></span>
<span class="cp">#define	SMIC_WR_START		0x01	</span><span class="cm">/* Unified Control/Status names... */</span><span class="cp"></span>
<span class="cp">#define	SMIC_WR_NEXT		0x02</span>
<span class="cp">#define	SMIC_WR_END		0x03</span>
<span class="cp">#define	SMIC_RD_START		0x04</span>
<span class="cp">#define	SMIC_RD_NEXT		0x05</span>
<span class="cp">#define	SMIC_RD_END		0x06</span>
<span class="cp">#define	SMIC_CODE_MASK		0x0f</span>

<span class="cp">#define	SMIC_CONTROL		0x00</span>
<span class="cp">#define	SMIC_STATUS		0x80</span>
<span class="cp">#define	SMIC_CS_MASK		0x80</span>

<span class="cp">#define	SMIC_SMS		0x40</span>
<span class="cp">#define	SMIC_SMM		0x60</span>
<span class="cp">#define	SMIC_STREAM_MASK	0x60</span>

<span class="cm">/*  SMIC Control Codes */</span>
<span class="cp">#define	SMIC_CC_SMS_GET_STATUS	(SMIC_CONTROL|SMIC_SMS|SMIC_GET_STATUS)</span>
<span class="cp">#define	SMIC_CC_SMS_WR_START	(SMIC_CONTROL|SMIC_SMS|SMIC_WR_START)</span>
<span class="cp">#define	SMIC_CC_SMS_WR_NEXT	(SMIC_CONTROL|SMIC_SMS|SMIC_WR_NEXT)</span>
<span class="cp">#define	SMIC_CC_SMS_WR_END	(SMIC_CONTROL|SMIC_SMS|SMIC_WR_END)</span>
<span class="cp">#define	SMIC_CC_SMS_RD_START	(SMIC_CONTROL|SMIC_SMS|SMIC_RD_START)</span>
<span class="cp">#define	SMIC_CC_SMS_RD_NEXT	(SMIC_CONTROL|SMIC_SMS|SMIC_RD_NEXT)</span>
<span class="cp">#define	SMIC_CC_SMS_RD_END	(SMIC_CONTROL|SMIC_SMS|SMIC_RD_END)</span>

<span class="cp">#define	SMIC_CC_SMM_GET_STATUS	(SMIC_CONTROL|SMIC_SMM|SMIC_GET_STATUS)</span>
<span class="cp">#define	SMIC_CC_SMM_WR_START	(SMIC_CONTROL|SMIC_SMM|SMIC_WR_START)</span>
<span class="cp">#define	SMIC_CC_SMM_WR_NEXT	(SMIC_CONTROL|SMIC_SMM|SMIC_WR_NEXT)</span>
<span class="cp">#define	SMIC_CC_SMM_WR_END	(SMIC_CONTROL|SMIC_SMM|SMIC_WR_END)</span>
<span class="cp">#define	SMIC_CC_SMM_RD_START	(SMIC_CONTROL|SMIC_SMM|SMIC_RD_START)</span>
<span class="cp">#define	SMIC_CC_SMM_RD_NEXT	(SMIC_CONTROL|SMIC_SMM|SMIC_RD_NEXT)</span>
<span class="cp">#define	SMIC_CC_SMM_RD_END	(SMIC_CONTROL|SMIC_SMM|SMIC_RD_END)</span>

<span class="cm">/*  SMIC Status Codes */</span>
<span class="cp">#define	SMIC_SC_SMS_READY	(SMIC_STATUS|SMIC_SMS|SMIC_READY)</span>
<span class="cp">#define	SMIC_SC_SMS_WR_START	(SMIC_STATUS|SMIC_SMS|SMIC_WR_START)</span>
<span class="cp">#define	SMIC_SC_SMS_WR_NEXT	(SMIC_STATUS|SMIC_SMS|SMIC_WR_NEXT)</span>
<span class="cp">#define	SMIC_SC_SMS_WR_END	(SMIC_STATUS|SMIC_SMS|SMIC_WR_END)</span>
<span class="cp">#define	SMIC_SC_SMS_RD_START	(SMIC_STATUS|SMIC_SMS|SMIC_RD_START)</span>
<span class="cp">#define	SMIC_SC_SMS_RD_NEXT	(SMIC_STATUS|SMIC_SMS|SMIC_RD_NEXT)</span>
<span class="cp">#define	SMIC_SC_SMS_RD_END	(SMIC_STATUS|SMIC_SMS|SMIC_RD_END)</span>

<span class="cp">#define	SMIC_SC_SMM_READY	(SMIC_STATUS|SMIC_SMM|SMIC_READY)</span>
<span class="cp">#define	SMIC_SC_SMM_WR_START	(SMIC_STATUS|SMIC_SMM|SMIC_WR_START)</span>
<span class="cp">#define	SMIC_SC_SMM_WR_NEXT	(SMIC_STATUS|SMIC_SMM|SMIC_WR_NEXT)</span>
<span class="cp">#define	SMIC_SC_SMM_WR_END	(SMIC_STATUS|SMIC_SMM|SMIC_WR_END)</span>
<span class="cp">#define	SMIC_SC_SMM_RD_START	(SMIC_STATUS|SMIC_SMM|SMIC_RD_START)</span>
<span class="cp">#define	SMIC_SC_SMM_RD_NEXT	(SMIC_STATUS|SMIC_SMM|SMIC_RD_NEXT)</span>
<span class="cp">#define	SMIC_SC_SMM_RD_END	(SMIC_STATUS|SMIC_SMM|SMIC_RD_END)</span>

<span class="cm">/* these are the control/status codes we actually use</span>
<span class="cm">	SMIC_CC_SMS_GET_STATUS	0x40</span>
<span class="cm">	SMIC_CC_SMS_WR_START	0x41</span>
<span class="cm">	SMIC_CC_SMS_WR_NEXT	0x42</span>
<span class="cm">	SMIC_CC_SMS_WR_END	0x43</span>
<span class="cm">	SMIC_CC_SMS_RD_START	0x44</span>
<span class="cm">	SMIC_CC_SMS_RD_NEXT	0x45</span>
<span class="cm">	SMIC_CC_SMS_RD_END	0x46</span>

<span class="cm">	SMIC_SC_SMS_READY	0xC0</span>
<span class="cm">	SMIC_SC_SMS_WR_START	0xC1</span>
<span class="cm">	SMIC_SC_SMS_WR_NEXT	0xC2</span>
<span class="cm">	SMIC_SC_SMS_WR_END	0xC3</span>
<span class="cm">	SMIC_SC_SMS_RD_START	0xC4</span>
<span class="cm">	SMIC_SC_SMS_RD_NEXT	0xC5</span>
<span class="cm">	SMIC_SC_SMS_RD_END	0xC6</span>
<span class="cm">*/</span>

<span class="k">static</span> <span class="k">enum</span> <span class="n">si_sm_result</span> <span class="nf">smic_event</span><span class="p">(</span><span class="k">struct</span> <span class="n">si_sm_data</span> <span class="o">*</span><span class="n">smic</span><span class="p">,</span> <span class="kt">long</span> <span class="n">time</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">status</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">data</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">smic</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">==</span> <span class="n">SMIC_HOSED</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">init_smic_data</span><span class="p">(</span><span class="n">smic</span><span class="p">,</span> <span class="n">smic</span><span class="o">-&gt;</span><span class="n">io</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">SI_SM_HOSED</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">smic</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">!=</span> <span class="n">SMIC_IDLE</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">smic_debug</span> <span class="o">&amp;</span> <span class="n">SMIC_DEBUG_STATES</span><span class="p">)</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span>
			       <span class="s">&quot;smic_event - smic-&gt;smic_timeout = %ld,&quot;</span>
			       <span class="s">&quot; time = %ld</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			       <span class="n">smic</span><span class="o">-&gt;</span><span class="n">smic_timeout</span><span class="p">,</span> <span class="n">time</span><span class="p">);</span>
		<span class="cm">/*</span>
<span class="cm">		 * FIXME: smic_event is sometimes called with time &gt;</span>
<span class="cm">		 * SMIC_RETRY_TIMEOUT</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">time</span> <span class="o">&lt;</span> <span class="n">SMIC_RETRY_TIMEOUT</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">smic</span><span class="o">-&gt;</span><span class="n">smic_timeout</span> <span class="o">-=</span> <span class="n">time</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">smic</span><span class="o">-&gt;</span><span class="n">smic_timeout</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">start_error_recovery</span><span class="p">(</span><span class="n">smic</span><span class="p">,</span> <span class="s">&quot;smic timed out.&quot;</span><span class="p">);</span>
				<span class="k">return</span> <span class="n">SI_SM_CALL_WITH_DELAY</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">flags</span> <span class="o">=</span> <span class="n">read_smic_flags</span><span class="p">(</span><span class="n">smic</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">SMIC_FLAG_BSY</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">SI_SM_CALL_WITH_DELAY</span><span class="p">;</span>

	<span class="n">status</span> <span class="o">=</span> <span class="n">read_smic_status</span><span class="p">(</span><span class="n">smic</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">smic_debug</span> <span class="o">&amp;</span> <span class="n">SMIC_DEBUG_STATES</span><span class="p">)</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span>
		       <span class="s">&quot;smic_event - state = %d, flags = 0x%02x,&quot;</span>
		       <span class="s">&quot; status = 0x%02x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">smic</span><span class="o">-&gt;</span><span class="n">state</span><span class="p">,</span> <span class="n">flags</span><span class="p">,</span> <span class="n">status</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">smic</span><span class="o">-&gt;</span><span class="n">state</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SMIC_IDLE</span>:
		<span class="cm">/* in IDLE we check for available messages */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">SMIC_SMS_DATA_AVAIL</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">SI_SM_ATTN</span><span class="p">;</span>
		<span class="k">return</span> <span class="n">SI_SM_IDLE</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">SMIC_START_OP</span>:
		<span class="cm">/* sanity check whether smic is really idle */</span>
		<span class="n">write_smic_control</span><span class="p">(</span><span class="n">smic</span><span class="p">,</span> <span class="n">SMIC_CC_SMS_GET_STATUS</span><span class="p">);</span>
		<span class="n">write_smic_flags</span><span class="p">(</span><span class="n">smic</span><span class="p">,</span> <span class="n">flags</span> <span class="o">|</span> <span class="n">SMIC_FLAG_BSY</span><span class="p">);</span>
		<span class="n">smic</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">SMIC_OP_OK</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">SMIC_OP_OK</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">!=</span> <span class="n">SMIC_SC_SMS_READY</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* this should not happen */</span>
			<span class="n">start_error_recovery</span><span class="p">(</span><span class="n">smic</span><span class="p">,</span>
					     <span class="s">&quot;state = SMIC_OP_OK,&quot;</span>
					     <span class="s">&quot; status != SMIC_SC_SMS_READY&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">SI_SM_CALL_WITH_DELAY</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="cm">/* OK so far; smic is idle let us start ... */</span>
		<span class="n">write_smic_control</span><span class="p">(</span><span class="n">smic</span><span class="p">,</span> <span class="n">SMIC_CC_SMS_WR_START</span><span class="p">);</span>
		<span class="n">write_next_byte</span><span class="p">(</span><span class="n">smic</span><span class="p">);</span>
		<span class="n">write_smic_flags</span><span class="p">(</span><span class="n">smic</span><span class="p">,</span> <span class="n">flags</span> <span class="o">|</span> <span class="n">SMIC_FLAG_BSY</span><span class="p">);</span>
		<span class="n">smic</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">SMIC_WRITE_START</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">SMIC_WRITE_START</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">!=</span> <span class="n">SMIC_SC_SMS_WR_START</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">start_error_recovery</span><span class="p">(</span><span class="n">smic</span><span class="p">,</span>
					     <span class="s">&quot;state = SMIC_WRITE_START, &quot;</span>
					     <span class="s">&quot;status != SMIC_SC_SMS_WR_START&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">SI_SM_CALL_WITH_DELAY</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="cm">/*</span>
<span class="cm">		 * we must not issue WR_(NEXT|END) unless</span>
<span class="cm">		 * TX_DATA_READY is set</span>
<span class="cm">		 * */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">SMIC_TX_DATA_READY</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">smic</span><span class="o">-&gt;</span><span class="n">write_count</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
				<span class="cm">/* last byte */</span>
				<span class="n">write_smic_control</span><span class="p">(</span><span class="n">smic</span><span class="p">,</span> <span class="n">SMIC_CC_SMS_WR_END</span><span class="p">);</span>
				<span class="n">smic</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">SMIC_WRITE_END</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">write_smic_control</span><span class="p">(</span><span class="n">smic</span><span class="p">,</span> <span class="n">SMIC_CC_SMS_WR_NEXT</span><span class="p">);</span>
				<span class="n">smic</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">SMIC_WRITE_NEXT</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">write_next_byte</span><span class="p">(</span><span class="n">smic</span><span class="p">);</span>
			<span class="n">write_smic_flags</span><span class="p">(</span><span class="n">smic</span><span class="p">,</span> <span class="n">flags</span> <span class="o">|</span> <span class="n">SMIC_FLAG_BSY</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="k">return</span> <span class="n">SI_SM_CALL_WITH_DELAY</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">SMIC_WRITE_NEXT</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">!=</span> <span class="n">SMIC_SC_SMS_WR_NEXT</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">start_error_recovery</span><span class="p">(</span><span class="n">smic</span><span class="p">,</span>
					     <span class="s">&quot;state = SMIC_WRITE_NEXT, &quot;</span>
					     <span class="s">&quot;status != SMIC_SC_SMS_WR_NEXT&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">SI_SM_CALL_WITH_DELAY</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="cm">/* this is the same code as in SMIC_WRITE_START */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">SMIC_TX_DATA_READY</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">smic</span><span class="o">-&gt;</span><span class="n">write_count</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">write_smic_control</span><span class="p">(</span><span class="n">smic</span><span class="p">,</span> <span class="n">SMIC_CC_SMS_WR_END</span><span class="p">);</span>
				<span class="n">smic</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">SMIC_WRITE_END</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">write_smic_control</span><span class="p">(</span><span class="n">smic</span><span class="p">,</span> <span class="n">SMIC_CC_SMS_WR_NEXT</span><span class="p">);</span>
				<span class="n">smic</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">SMIC_WRITE_NEXT</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">write_next_byte</span><span class="p">(</span><span class="n">smic</span><span class="p">);</span>
			<span class="n">write_smic_flags</span><span class="p">(</span><span class="n">smic</span><span class="p">,</span> <span class="n">flags</span> <span class="o">|</span> <span class="n">SMIC_FLAG_BSY</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="k">return</span> <span class="n">SI_SM_CALL_WITH_DELAY</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">SMIC_WRITE_END</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">!=</span> <span class="n">SMIC_SC_SMS_WR_END</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">start_error_recovery</span><span class="p">(</span><span class="n">smic</span><span class="p">,</span>
					     <span class="s">&quot;state = SMIC_WRITE_END, &quot;</span>
					     <span class="s">&quot;status != SMIC_SC_SMS_WR_END&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">SI_SM_CALL_WITH_DELAY</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="cm">/* data register holds an error code */</span>
		<span class="n">data</span> <span class="o">=</span> <span class="n">read_smic_data</span><span class="p">(</span><span class="n">smic</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">data</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">smic_debug</span> <span class="o">&amp;</span> <span class="n">SMIC_DEBUG_ENABLE</span><span class="p">)</span>
				<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span>
				       <span class="s">&quot;SMIC_WRITE_END: data = %02x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
			<span class="n">start_error_recovery</span><span class="p">(</span><span class="n">smic</span><span class="p">,</span>
					     <span class="s">&quot;state = SMIC_WRITE_END, &quot;</span>
					     <span class="s">&quot;data != SUCCESS&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">SI_SM_CALL_WITH_DELAY</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="n">smic</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">SMIC_WRITE2READ</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">SMIC_WRITE2READ</span>:
		<span class="cm">/*</span>
<span class="cm">		 * we must wait for RX_DATA_READY to be set before we</span>
<span class="cm">		 * can continue</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">SMIC_RX_DATA_READY</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">write_smic_control</span><span class="p">(</span><span class="n">smic</span><span class="p">,</span> <span class="n">SMIC_CC_SMS_RD_START</span><span class="p">);</span>
			<span class="n">write_smic_flags</span><span class="p">(</span><span class="n">smic</span><span class="p">,</span> <span class="n">flags</span> <span class="o">|</span> <span class="n">SMIC_FLAG_BSY</span><span class="p">);</span>
			<span class="n">smic</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">SMIC_READ_START</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="k">return</span> <span class="n">SI_SM_CALL_WITH_DELAY</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">SMIC_READ_START</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">!=</span> <span class="n">SMIC_SC_SMS_RD_START</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">start_error_recovery</span><span class="p">(</span><span class="n">smic</span><span class="p">,</span>
					     <span class="s">&quot;state = SMIC_READ_START, &quot;</span>
					     <span class="s">&quot;status != SMIC_SC_SMS_RD_START&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">SI_SM_CALL_WITH_DELAY</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">SMIC_RX_DATA_READY</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">read_next_byte</span><span class="p">(</span><span class="n">smic</span><span class="p">);</span>
			<span class="n">write_smic_control</span><span class="p">(</span><span class="n">smic</span><span class="p">,</span> <span class="n">SMIC_CC_SMS_RD_NEXT</span><span class="p">);</span>
			<span class="n">write_smic_flags</span><span class="p">(</span><span class="n">smic</span><span class="p">,</span> <span class="n">flags</span> <span class="o">|</span> <span class="n">SMIC_FLAG_BSY</span><span class="p">);</span>
			<span class="n">smic</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">SMIC_READ_NEXT</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="k">return</span> <span class="n">SI_SM_CALL_WITH_DELAY</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">SMIC_READ_NEXT</span>:
		<span class="k">switch</span> <span class="p">(</span><span class="n">status</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * smic tells us that this is the last byte to be read</span>
<span class="cm">		 * --&gt; clean up</span>
<span class="cm">		 */</span>
		<span class="k">case</span> <span class="n">SMIC_SC_SMS_RD_END</span>:
			<span class="n">read_next_byte</span><span class="p">(</span><span class="n">smic</span><span class="p">);</span>
			<span class="n">write_smic_control</span><span class="p">(</span><span class="n">smic</span><span class="p">,</span> <span class="n">SMIC_CC_SMS_RD_END</span><span class="p">);</span>
			<span class="n">write_smic_flags</span><span class="p">(</span><span class="n">smic</span><span class="p">,</span> <span class="n">flags</span> <span class="o">|</span> <span class="n">SMIC_FLAG_BSY</span><span class="p">);</span>
			<span class="n">smic</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">SMIC_READ_END</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">SMIC_SC_SMS_RD_NEXT</span>:
			<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">SMIC_RX_DATA_READY</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">read_next_byte</span><span class="p">(</span><span class="n">smic</span><span class="p">);</span>
				<span class="n">write_smic_control</span><span class="p">(</span><span class="n">smic</span><span class="p">,</span> <span class="n">SMIC_CC_SMS_RD_NEXT</span><span class="p">);</span>
				<span class="n">write_smic_flags</span><span class="p">(</span><span class="n">smic</span><span class="p">,</span> <span class="n">flags</span> <span class="o">|</span> <span class="n">SMIC_FLAG_BSY</span><span class="p">);</span>
				<span class="n">smic</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">SMIC_READ_NEXT</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span>
				<span class="k">return</span> <span class="n">SI_SM_CALL_WITH_DELAY</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">start_error_recovery</span><span class="p">(</span>
				<span class="n">smic</span><span class="p">,</span>
				<span class="s">&quot;state = SMIC_READ_NEXT, &quot;</span>
				<span class="s">&quot;status != SMIC_SC_SMS_RD_(NEXT|END)&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">SI_SM_CALL_WITH_DELAY</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">SMIC_READ_END</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">!=</span> <span class="n">SMIC_SC_SMS_READY</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">start_error_recovery</span><span class="p">(</span><span class="n">smic</span><span class="p">,</span>
					     <span class="s">&quot;state = SMIC_READ_END, &quot;</span>
					     <span class="s">&quot;status != SMIC_SC_SMS_READY&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">SI_SM_CALL_WITH_DELAY</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">data</span> <span class="o">=</span> <span class="n">read_smic_data</span><span class="p">(</span><span class="n">smic</span><span class="p">);</span>
		<span class="cm">/* data register holds an error code */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">data</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">smic_debug</span> <span class="o">&amp;</span> <span class="n">SMIC_DEBUG_ENABLE</span><span class="p">)</span>
				<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span>
				       <span class="s">&quot;SMIC_READ_END: data = %02x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
			<span class="n">start_error_recovery</span><span class="p">(</span><span class="n">smic</span><span class="p">,</span>
					     <span class="s">&quot;state = SMIC_READ_END, &quot;</span>
					     <span class="s">&quot;data != SUCCESS&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">SI_SM_CALL_WITH_DELAY</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">smic</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">SMIC_IDLE</span><span class="p">;</span>
			<span class="k">return</span> <span class="n">SI_SM_TRANSACTION_COMPLETE</span><span class="p">;</span>
		<span class="p">}</span>

	<span class="k">case</span> <span class="n">SMIC_HOSED</span>:
		<span class="n">init_smic_data</span><span class="p">(</span><span class="n">smic</span><span class="p">,</span> <span class="n">smic</span><span class="o">-&gt;</span><span class="n">io</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">SI_SM_HOSED</span><span class="p">;</span>

	<span class="nl">default:</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">smic_debug</span> <span class="o">&amp;</span> <span class="n">SMIC_DEBUG_ENABLE</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;smic-&gt;state = %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">smic</span><span class="o">-&gt;</span><span class="n">state</span><span class="p">);</span>
			<span class="n">start_error_recovery</span><span class="p">(</span><span class="n">smic</span><span class="p">,</span> <span class="s">&quot;state = UNKNOWN&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">SI_SM_CALL_WITH_DELAY</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">smic</span><span class="o">-&gt;</span><span class="n">smic_timeout</span> <span class="o">=</span> <span class="n">SMIC_RETRY_TIMEOUT</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">SI_SM_CALL_WITHOUT_DELAY</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">smic_detect</span><span class="p">(</span><span class="k">struct</span> <span class="n">si_sm_data</span> <span class="o">*</span><span class="n">smic</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * It&#39;s impossible for the SMIC fnags register to be all 1&#39;s,</span>
<span class="cm">	 * (assuming a properly functioning, self-initialized BMC)</span>
<span class="cm">	 * but that&#39;s what you get from reading a bogus address, so we</span>
<span class="cm">	 * test that first.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">read_smic_flags</span><span class="p">(</span><span class="n">smic</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0xff</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">smic_cleanup</span><span class="p">(</span><span class="k">struct</span> <span class="n">si_sm_data</span> <span class="o">*</span><span class="n">kcs</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">smic_size</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">si_sm_data</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">si_sm_handlers</span> <span class="n">smic_smi_handlers</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">init_data</span>         <span class="o">=</span> <span class="n">init_smic_data</span><span class="p">,</span>
	<span class="p">.</span><span class="n">start_transaction</span> <span class="o">=</span> <span class="n">start_smic_transaction</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_result</span>        <span class="o">=</span> <span class="n">smic_get_result</span><span class="p">,</span>
	<span class="p">.</span><span class="n">event</span>             <span class="o">=</span> <span class="n">smic_event</span><span class="p">,</span>
	<span class="p">.</span><span class="n">detect</span>            <span class="o">=</span> <span class="n">smic_detect</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cleanup</span>           <span class="o">=</span> <span class="n">smic_cleanup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">size</span>              <span class="o">=</span> <span class="n">smic_size</span><span class="p">,</span>
<span class="p">};</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
