# Generated by CMake, DO NOT EDIT
# Custom rules for HexagonCommonTableGen
.SUFFIXES: 
all: \
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenAsmWriter.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenCallingConv.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenDAGISel.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenDFAPacketizer.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenDisassemblerTables.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenInstrInfo.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenMCCodeEmitter.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenRegisterInfo.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenSubtargetInfo.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenAsmWriter.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenCallingConv.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenDAGISel.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenDFAPacketizer.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenDisassemblerTables.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenInstrInfo.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenMCCodeEmitter.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenSubtargetInfo.inc.tmp


/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenAsmWriter.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenAsmWriter.inc.tmp
	echo "Updating HexagonGenAsmWriter.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenAsmWriter.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenAsmWriter.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenCallingConv.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenCallingConv.inc.tmp
	echo "Updating HexagonGenCallingConv.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenCallingConv.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenCallingConv.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenDAGISel.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenDAGISel.inc.tmp
	echo "Updating HexagonGenDAGISel.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenDAGISel.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenDAGISel.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenDFAPacketizer.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenDFAPacketizer.inc.tmp
	echo "Updating HexagonGenDFAPacketizer.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenDFAPacketizer.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenDFAPacketizer.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenDisassemblerTables.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenDisassemblerTables.inc.tmp
	echo "Updating HexagonGenDisassemblerTables.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenDisassemblerTables.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenDisassemblerTables.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenInstrInfo.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenInstrInfo.inc.tmp
	echo "Updating HexagonGenInstrInfo.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenInstrInfo.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenInstrInfo.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenMCCodeEmitter.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenMCCodeEmitter.inc.tmp
	echo "Updating HexagonGenMCCodeEmitter.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenMCCodeEmitter.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenMCCodeEmitter.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenRegisterInfo.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.tmp
	echo "Updating HexagonGenRegisterInfo.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenRegisterInfo.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenSubtargetInfo.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenSubtargetInfo.inc.tmp
	echo "Updating HexagonGenSubtargetInfo.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenSubtargetInfo.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenSubtargetInfo.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenAsmWriter.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/Hexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrFormatsV4.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrInfoV3.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrInfoV4.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrInfoV5.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrInfoVector.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIntrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIntrinsicsDerived.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIntrinsicsV3.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIntrinsicsV4.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIntrinsicsV5.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIsetDx.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonOperands.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonRegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonScheduleV4.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonSelectCCInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/Hexagon.td
	echo "Building HexagonGenAsmWriter.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen -gen-asm-writer -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/Hexagon.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenAsmWriter.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenCallingConv.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/Hexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrFormatsV4.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrInfoV3.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrInfoV4.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrInfoV5.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrInfoVector.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIntrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIntrinsicsDerived.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIntrinsicsV3.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIntrinsicsV4.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIntrinsicsV5.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIsetDx.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonOperands.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonRegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonScheduleV4.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonSelectCCInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/Hexagon.td
	echo "Building HexagonGenCallingConv.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen -gen-callingconv -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/Hexagon.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenCallingConv.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenDAGISel.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/Hexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrFormatsV4.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrInfoV3.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrInfoV4.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrInfoV5.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrInfoVector.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIntrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIntrinsicsDerived.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIntrinsicsV3.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIntrinsicsV4.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIntrinsicsV5.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIsetDx.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonOperands.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonRegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonScheduleV4.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonSelectCCInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/Hexagon.td
	echo "Building HexagonGenDAGISel.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen -gen-dag-isel -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/Hexagon.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenDAGISel.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenDFAPacketizer.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/Hexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrFormatsV4.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrInfoV3.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrInfoV4.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrInfoV5.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrInfoVector.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIntrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIntrinsicsDerived.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIntrinsicsV3.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIntrinsicsV4.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIntrinsicsV5.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIsetDx.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonOperands.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonRegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonScheduleV4.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonSelectCCInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/Hexagon.td
	echo "Building HexagonGenDFAPacketizer.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen -gen-dfa-packetizer -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/Hexagon.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenDFAPacketizer.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenDisassemblerTables.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/Hexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrFormatsV4.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrInfoV3.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrInfoV4.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrInfoV5.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrInfoVector.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIntrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIntrinsicsDerived.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIntrinsicsV3.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIntrinsicsV4.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIntrinsicsV5.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIsetDx.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonOperands.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonRegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonScheduleV4.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonSelectCCInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/Hexagon.td
	echo "Building HexagonGenDisassemblerTables.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen -gen-disassembler -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/Hexagon.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenDisassemblerTables.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenInstrInfo.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/Hexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrFormatsV4.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrInfoV3.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrInfoV4.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrInfoV5.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrInfoVector.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIntrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIntrinsicsDerived.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIntrinsicsV3.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIntrinsicsV4.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIntrinsicsV5.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIsetDx.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonOperands.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonRegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonScheduleV4.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonSelectCCInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/Hexagon.td
	echo "Building HexagonGenInstrInfo.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen -gen-instr-info -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/Hexagon.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenInstrInfo.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenMCCodeEmitter.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/Hexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrFormatsV4.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrInfoV3.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrInfoV4.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrInfoV5.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrInfoVector.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIntrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIntrinsicsDerived.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIntrinsicsV3.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIntrinsicsV4.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIntrinsicsV5.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIsetDx.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonOperands.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonRegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonScheduleV4.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonSelectCCInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/Hexagon.td
	echo "Building HexagonGenMCCodeEmitter.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen -gen-emitter -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/Hexagon.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenMCCodeEmitter.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/Hexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrFormatsV4.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrInfoV3.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrInfoV4.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrInfoV5.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrInfoVector.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIntrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIntrinsicsDerived.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIntrinsicsV3.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIntrinsicsV4.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIntrinsicsV5.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIsetDx.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonOperands.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonRegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonScheduleV4.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonSelectCCInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/Hexagon.td
	echo "Building HexagonGenRegisterInfo.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen -gen-register-info -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/Hexagon.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenSubtargetInfo.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/Hexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrFormatsV4.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrInfoV3.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrInfoV4.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrInfoV5.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonInstrInfoVector.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIntrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIntrinsicsDerived.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIntrinsicsV3.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIntrinsicsV4.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIntrinsicsV5.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonIsetDx.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonOperands.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonRegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonScheduleV4.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/HexagonSelectCCInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/Hexagon.td
	echo "Building HexagonGenSubtargetInfo.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen -gen-subtarget -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/Hexagon/Hexagon.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/Hexagon/HexagonGenSubtargetInfo.inc.tmp
