
*** Running vivado
    with args -log TOP.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source TOP.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source TOP.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1278.383 ; gain = 9.930 ; free physical = 1464 ; free virtual = 11365
Command: link_design -top TOP -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint '/home/kuro/Principles_of_Computer_Organization/lab/lab5/lab5_vivado/lab5_vivado.gen/sources_1/ip/DATA_MEM/DATA_MEM.dcp' for cell 'data_memory'
INFO: [Project 1-454] Reading design checkpoint '/home/kuro/Principles_of_Computer_Organization/lab/lab5/lab5_vivado/lab5_vivado.gen/sources_1/ip/INST_MEM/INST_MEM.dcp' for cell 'instruction_memory'
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1671.922 ; gain = 0.000 ; free physical = 1003 ; free virtual = 10943
INFO: [Netlist 29-17] Analyzing 421 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/kuro/Principles_of_Computer_Organization/lab/lab5/constraints_0415.xdc]
Finished Parsing XDC File [/home/kuro/Principles_of_Computer_Organization/lab/lab5/constraints_0415.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1883.574 ; gain = 0.000 ; free physical = 912 ; free virtual = 10855
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 245 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 128 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 15 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM64M => RAM64M (RAMD64E(x4)): 80 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 16 instances

9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1883.609 ; gain = 588.383 ; free physical = 915 ; free virtual = 10859
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.88 . Memory (MB): peak = 1972.387 ; gain = 88.777 ; free physical = 880 ; free virtual = 10826

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: fe9655be

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2478.207 ; gain = 505.820 ; free physical = 467 ; free virtual = 10425

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: fe9655be

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2781.074 ; gain = 0.000 ; free physical = 160 ; free virtual = 10117

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: fe9655be

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2781.074 ; gain = 0.000 ; free physical = 168 ; free virtual = 10120
Phase 1 Initialization | Checksum: fe9655be

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2781.074 ; gain = 0.000 ; free physical = 168 ; free virtual = 10120

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: fe9655be

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2781.074 ; gain = 0.000 ; free physical = 168 ; free virtual = 10120

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: fe9655be

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2781.074 ; gain = 0.000 ; free physical = 168 ; free virtual = 10120
Phase 2 Timer Update And Timing Data Collection | Checksum: fe9655be

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2781.074 ; gain = 0.000 ; free physical = 168 ; free virtual = 10120

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: fe9655be

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2781.074 ; gain = 0.000 ; free physical = 168 ; free virtual = 10120
Retarget | Checksum: fe9655be
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: d706dcef

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2781.074 ; gain = 0.000 ; free physical = 166 ; free virtual = 10120
Constant propagation | Checksum: d706dcef
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: d163b2a6

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2781.074 ; gain = 0.000 ; free physical = 166 ; free virtual = 10120
Sweep | Checksum: d163b2a6
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 64 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: d163b2a6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2813.090 ; gain = 32.016 ; free physical = 165 ; free virtual = 10120
BUFG optimization | Checksum: d163b2a6
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: d163b2a6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2813.090 ; gain = 32.016 ; free physical = 165 ; free virtual = 10120
Shift Register Optimization | Checksum: d163b2a6
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: d163b2a6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2813.090 ; gain = 32.016 ; free physical = 165 ; free virtual = 10120
Post Processing Netlist | Checksum: d163b2a6
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 18d59f82f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2813.090 ; gain = 32.016 ; free physical = 165 ; free virtual = 10120

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2813.090 ; gain = 0.000 ; free physical = 165 ; free virtual = 10120
Phase 9.2 Verifying Netlist Connectivity | Checksum: 18d59f82f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2813.090 ; gain = 32.016 ; free physical = 165 ; free virtual = 10120
Phase 9 Finalization | Checksum: 18d59f82f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2813.090 ; gain = 32.016 ; free physical = 165 ; free virtual = 10120
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |              64  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 18d59f82f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2813.090 ; gain = 32.016 ; free physical = 165 ; free virtual = 10120
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2813.090 ; gain = 0.000 ; free physical = 165 ; free virtual = 10120

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 18d59f82f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2813.090 ; gain = 0.000 ; free physical = 165 ; free virtual = 10120

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 18d59f82f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2813.090 ; gain = 0.000 ; free physical = 165 ; free virtual = 10120

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2813.090 ; gain = 0.000 ; free physical = 165 ; free virtual = 10120
Ending Netlist Obfuscation Task | Checksum: 18d59f82f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2813.090 ; gain = 0.000 ; free physical = 165 ; free virtual = 10120
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2813.090 ; gain = 929.480 ; free physical = 165 ; free virtual = 10120
INFO: [runtcl-4] Executing : report_drc -file TOP_drc_opted.rpt -pb TOP_drc_opted.pb -rpx TOP_drc_opted.rpx
Command: report_drc -file TOP_drc_opted.rpt -pb TOP_drc_opted.pb -rpx TOP_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kuro/Principles_of_Computer_Organization/lab/lab5/lab5_vivado/lab5_vivado.runs/impl_1/TOP_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 165 ; free virtual = 10095
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 165 ; free virtual = 10095
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 164 ; free virtual = 10093
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 164 ; free virtual = 10093
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 164 ; free virtual = 10093
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 163 ; free virtual = 10093
Write Physdb Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 163 ; free virtual = 10093
INFO: [Common 17-1381] The checkpoint '/home/kuro/Principles_of_Computer_Organization/lab/lab5/lab5_vivado/lab5_vivado.runs/impl_1/TOP_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 160 ; free virtual = 10097
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e71decd4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 160 ; free virtual = 10097
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 160 ; free virtual = 10097

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13fcd6c4c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 146 ; free virtual = 10075

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14ac75476

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 140 ; free virtual = 10073

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14ac75476

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 140 ; free virtual = 10073
Phase 1 Placer Initialization | Checksum: 14ac75476

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 140 ; free virtual = 10073

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 23a1fc4bd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 161 ; free virtual = 10075

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 22fe00779

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 157 ; free virtual = 10075

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 22fe00779

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 157 ; free virtual = 10075

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 157c4a4f1

Time (s): cpu = 00:00:57 ; elapsed = 00:00:14 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 235 ; free virtual = 10014

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 81 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 38 nets or LUTs. Breaked 0 LUT, combined 38 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 234 ; free virtual = 10013

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             38  |                    38  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             38  |                    38  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 11a657782

Time (s): cpu = 00:00:59 ; elapsed = 00:00:15 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 232 ; free virtual = 10014
Phase 2.4 Global Placement Core | Checksum: 1b6cdc9cc

Time (s): cpu = 00:01:02 ; elapsed = 00:00:15 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 234 ; free virtual = 10011
Phase 2 Global Placement | Checksum: 1b6cdc9cc

Time (s): cpu = 00:01:02 ; elapsed = 00:00:15 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 234 ; free virtual = 10011

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11bbd0689

Time (s): cpu = 00:01:04 ; elapsed = 00:00:16 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 231 ; free virtual = 10013

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1288a8a03

Time (s): cpu = 00:01:08 ; elapsed = 00:00:17 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 219 ; free virtual = 10011

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12689f534

Time (s): cpu = 00:01:08 ; elapsed = 00:00:17 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 227 ; free virtual = 10010

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d99665c3

Time (s): cpu = 00:01:08 ; elapsed = 00:00:17 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 227 ; free virtual = 10010

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1d15323ed

Time (s): cpu = 00:01:10 ; elapsed = 00:00:19 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 223 ; free virtual = 10011

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 207a48b3c

Time (s): cpu = 00:01:11 ; elapsed = 00:00:19 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 223 ; free virtual = 10011

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 10d2dbe36

Time (s): cpu = 00:01:11 ; elapsed = 00:00:19 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 223 ; free virtual = 10013
Phase 3 Detail Placement | Checksum: 10d2dbe36

Time (s): cpu = 00:01:11 ; elapsed = 00:00:19 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 223 ; free virtual = 10013

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1521f38e2

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=23.329 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1555b921f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 234 ; free virtual = 10021
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1555b921f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 232 ; free virtual = 10020
Phase 4.1.1.1 BUFG Insertion | Checksum: 1521f38e2

Time (s): cpu = 00:01:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 232 ; free virtual = 10020

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=23.329. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 16a39c3e2

Time (s): cpu = 00:01:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 232 ; free virtual = 10013

Time (s): cpu = 00:01:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 232 ; free virtual = 10013
Phase 4.1 Post Commit Optimization | Checksum: 16a39c3e2

Time (s): cpu = 00:01:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 232 ; free virtual = 10013

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16a39c3e2

Time (s): cpu = 00:01:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 232 ; free virtual = 10013

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 16a39c3e2

Time (s): cpu = 00:01:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 232 ; free virtual = 10013
Phase 4.3 Placer Reporting | Checksum: 16a39c3e2

Time (s): cpu = 00:01:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 230 ; free virtual = 10012

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 230 ; free virtual = 10012

Time (s): cpu = 00:01:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 230 ; free virtual = 10012
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1949ea56e

Time (s): cpu = 00:01:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 230 ; free virtual = 10012
Ending Placer Task | Checksum: d9846850

Time (s): cpu = 00:01:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 230 ; free virtual = 10012
64 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 230 ; free virtual = 10012
INFO: [runtcl-4] Executing : report_io -file TOP_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 225 ; free virtual = 10007
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_placed.rpt -pb TOP_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file TOP_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 220 ; free virtual = 10005
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 218 ; free virtual = 10002
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 208 ; free virtual = 9992
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 208 ; free virtual = 9992
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 207 ; free virtual = 9992
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 207 ; free virtual = 9992
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 207 ; free virtual = 9992
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 207 ; free virtual = 9992
INFO: [Common 17-1381] The checkpoint '/home/kuro/Principles_of_Computer_Organization/lab/lab5/lab5_vivado/lab5_vivado.runs/impl_1/TOP_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 200 ; free virtual = 9982
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 198 ; free virtual = 9981
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 179 ; free virtual = 9969
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 179 ; free virtual = 9969
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 179 ; free virtual = 9969
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 179 ; free virtual = 9970
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 178 ; free virtual = 9970
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2901.133 ; gain = 0.000 ; free physical = 178 ; free virtual = 9970
INFO: [Common 17-1381] The checkpoint '/home/kuro/Principles_of_Computer_Organization/lab/lab5/lab5_vivado/lab5_vivado.runs/impl_1/TOP_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 527ddac5 ConstDB: 0 ShapeSum: 87068d8b RouteDB: 0
Post Restoration Checksum: NetGraph: 41195e31 | NumContArr: 292410a2 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1ef8f640d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 3019.422 ; gain = 86.945 ; free physical = 185 ; free virtual = 9793

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1ef8f640d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:34 . Memory (MB): peak = 3019.422 ; gain = 86.945 ; free physical = 185 ; free virtual = 9793

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1ef8f640d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:34 . Memory (MB): peak = 3019.422 ; gain = 86.945 ; free physical = 184 ; free virtual = 9793
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 29a94cc71

Time (s): cpu = 00:00:51 ; elapsed = 00:00:36 . Memory (MB): peak = 3048.625 ; gain = 116.148 ; free physical = 181 ; free virtual = 9794
INFO: [Route 35-416] Intermediate Timing Summary | WNS=23.712 | TNS=0.000  | WHS=-0.224 | THS=-109.204|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4177
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4177
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 20b58f512

Time (s): cpu = 00:00:55 ; elapsed = 00:00:37 . Memory (MB): peak = 3058.562 ; gain = 126.086 ; free physical = 164 ; free virtual = 9777

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 20b58f512

Time (s): cpu = 00:00:55 ; elapsed = 00:00:37 . Memory (MB): peak = 3058.562 ; gain = 126.086 ; free physical = 164 ; free virtual = 9777

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 2777eef68

Time (s): cpu = 00:00:59 ; elapsed = 00:00:38 . Memory (MB): peak = 3058.562 ; gain = 126.086 ; free physical = 153 ; free virtual = 9766
Phase 3 Initial Routing | Checksum: 2777eef68

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 3058.562 ; gain = 126.086 ; free physical = 150 ; free virtual = 9765

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 450
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=20.884 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 24e8384a0

Time (s): cpu = 00:01:07 ; elapsed = 00:00:41 . Memory (MB): peak = 3058.562 ; gain = 126.086 ; free physical = 146 ; free virtual = 9766

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=20.884 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2386d7e64

Time (s): cpu = 00:01:08 ; elapsed = 00:00:41 . Memory (MB): peak = 3058.562 ; gain = 126.086 ; free physical = 137 ; free virtual = 9764
Phase 4 Rip-up And Reroute | Checksum: 2386d7e64

Time (s): cpu = 00:01:08 ; elapsed = 00:00:41 . Memory (MB): peak = 3058.562 ; gain = 126.086 ; free physical = 137 ; free virtual = 9764

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2386d7e64

Time (s): cpu = 00:01:08 ; elapsed = 00:00:41 . Memory (MB): peak = 3058.562 ; gain = 126.086 ; free physical = 137 ; free virtual = 9764

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2386d7e64

Time (s): cpu = 00:01:08 ; elapsed = 00:00:41 . Memory (MB): peak = 3058.562 ; gain = 126.086 ; free physical = 137 ; free virtual = 9764
Phase 5 Delay and Skew Optimization | Checksum: 2386d7e64

Time (s): cpu = 00:01:08 ; elapsed = 00:00:41 . Memory (MB): peak = 3058.562 ; gain = 126.086 ; free physical = 137 ; free virtual = 9764

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2cb0ebc75

Time (s): cpu = 00:01:10 ; elapsed = 00:00:42 . Memory (MB): peak = 3058.562 ; gain = 126.086 ; free physical = 218 ; free virtual = 9764
INFO: [Route 35-416] Intermediate Timing Summary | WNS=20.972 | TNS=0.000  | WHS=0.034  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 24e07db86

Time (s): cpu = 00:01:10 ; elapsed = 00:00:42 . Memory (MB): peak = 3058.562 ; gain = 126.086 ; free physical = 216 ; free virtual = 9763
Phase 6 Post Hold Fix | Checksum: 24e07db86

Time (s): cpu = 00:01:10 ; elapsed = 00:00:42 . Memory (MB): peak = 3058.562 ; gain = 126.086 ; free physical = 214 ; free virtual = 9763

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.900118 %
  Global Horizontal Routing Utilization  = 1.21824 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 24e07db86

Time (s): cpu = 00:01:10 ; elapsed = 00:00:42 . Memory (MB): peak = 3058.562 ; gain = 126.086 ; free physical = 220 ; free virtual = 9771

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 24e07db86

Time (s): cpu = 00:01:10 ; elapsed = 00:00:42 . Memory (MB): peak = 3058.562 ; gain = 126.086 ; free physical = 219 ; free virtual = 9770

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d963ca59

Time (s): cpu = 00:01:11 ; elapsed = 00:00:43 . Memory (MB): peak = 3058.562 ; gain = 126.086 ; free physical = 216 ; free virtual = 9769

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=20.972 | TNS=0.000  | WHS=0.034  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d963ca59

Time (s): cpu = 00:01:13 ; elapsed = 00:00:43 . Memory (MB): peak = 3058.562 ; gain = 126.086 ; free physical = 210 ; free virtual = 9765
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 1cf9065ad

Time (s): cpu = 00:01:13 ; elapsed = 00:00:44 . Memory (MB): peak = 3058.562 ; gain = 126.086 ; free physical = 205 ; free virtual = 9763
Ending Routing Task | Checksum: 1cf9065ad

Time (s): cpu = 00:01:13 ; elapsed = 00:00:44 . Memory (MB): peak = 3058.562 ; gain = 126.086 ; free physical = 205 ; free virtual = 9763

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:15 ; elapsed = 00:00:45 . Memory (MB): peak = 3058.562 ; gain = 157.430 ; free physical = 205 ; free virtual = 9763
INFO: [runtcl-4] Executing : report_drc -file TOP_drc_routed.rpt -pb TOP_drc_routed.pb -rpx TOP_drc_routed.rpx
Command: report_drc -file TOP_drc_routed.rpt -pb TOP_drc_routed.pb -rpx TOP_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kuro/Principles_of_Computer_Organization/lab/lab5/lab5_vivado/lab5_vivado.runs/impl_1/TOP_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file TOP_methodology_drc_routed.rpt -pb TOP_methodology_drc_routed.pb -rpx TOP_methodology_drc_routed.rpx
Command: report_methodology -file TOP_methodology_drc_routed.rpt -pb TOP_methodology_drc_routed.pb -rpx TOP_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/kuro/Principles_of_Computer_Organization/lab/lab5/lab5_vivado/lab5_vivado.runs/impl_1/TOP_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file TOP_power_routed.rpt -pb TOP_power_summary_routed.pb -rpx TOP_power_routed.rpx
Command: report_power -file TOP_power_routed.rpt -pb TOP_power_summary_routed.pb -rpx TOP_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
98 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file TOP_route_status.rpt -pb TOP_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file TOP_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file TOP_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file TOP_bus_skew_routed.rpt -pb TOP_bus_skew_routed.pb -rpx TOP_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3156.355 ; gain = 0.000 ; free physical = 156 ; free virtual = 9721
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3156.355 ; gain = 0.000 ; free physical = 146 ; free virtual = 9719
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3156.355 ; gain = 0.000 ; free physical = 146 ; free virtual = 9719
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3156.355 ; gain = 0.000 ; free physical = 145 ; free virtual = 9720
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3156.355 ; gain = 0.000 ; free physical = 145 ; free virtual = 9720
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3156.355 ; gain = 0.000 ; free physical = 144 ; free virtual = 9719
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3156.355 ; gain = 0.000 ; free physical = 144 ; free virtual = 9719
INFO: [Common 17-1381] The checkpoint '/home/kuro/Principles_of_Computer_Organization/lab/lab5/lab5_vivado/lab5_vivado.runs/impl_1/TOP_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Apr 24 19:59:16 2024...
