# counter-corev

## Intro

This is a SystemVerilog module for a 4-bit synchronous up/down counter with enable, asynchronous reset, and synchronous load, and a testbench to verify the counter module.

## Simulation result


