C:/Users/Ben/Documents/systemVerilog/sourcecode/tb_multiplier.v {1 {vlog -work work -stats=none C:/Users/Ben/Documents/systemVerilog/sourcecode/tb_multiplier.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_multiplier

Top level modules:
	tb_multiplier

} {} {}} C:/Users/Ben/Documents/systemVerilog/sourcecode/multiply.v {1 {vlog -work work -stats=none C:/Users/Ben/Documents/systemVerilog/sourcecode/multiply.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module multiply

Top level modules:
	multiply

} {} {}} C:/Users/Ben/Documents/systemVerilog/sourcecode/full_adder.v {1 {vlog -work work -stats=none C:/Users/Ben/Documents/systemVerilog/sourcecode/full_adder.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module full_adder

Top level modules:
	full_adder

} {} {}} C:/Users/Ben/Documents/systemVerilog/sourcecode/add_sub.v {1 {vlog -work work -stats=none C:/Users/Ben/Documents/systemVerilog/sourcecode/add_sub.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module add_sub

Top level modules:
	add_sub

} {} {}} C:/Users/Ben/Documents/systemVerilog/sourcecode/learnverilog.v {1 {vlog -work work -stats=none C:/Users/Ben/Documents/systemVerilog/sourcecode/learnverilog.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module learnverilog

Top level modules:
	learnverilog

} {} {}} C:/Users/Ben/Documents/systemVerilog/sourcecode/learn_verilog_tb.v {1 {vlog -work work -stats=none C:/Users/Ben/Documents/systemVerilog/sourcecode/learn_verilog_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module learn_verilog_tb

Top level modules:
	learn_verilog_tb

} {} {}}
