{"Source Block": ["serv/rtl/serv_mem_if.v@35:45@HdlIdDef", "   reg [7:0] \t dat2;\n   reg [7:0] \t dat3;\n   wire \t dat0_en;\n   wire \t dat1_en;\n   wire \t dat2_en;\n   wire \t dat3_en;\n\n\n   ser_add ser_add_rs1_plus_imm\n     (\n      .clk (i_clk),\n"], "Clone Blocks": [["serv/rtl/serv_mem_if.v@32:42", "\n   reg [7:0] \t dat0;\n   reg [7:0] \t dat1;\n   reg [7:0] \t dat2;\n   reg [7:0] \t dat3;\n   wire \t dat0_en;\n   wire \t dat1_en;\n   wire \t dat2_en;\n   wire \t dat3_en;\n\n\n"], ["serv/rtl/serv_mem_if.v@34:44", "   reg [7:0] \t dat1;\n   reg [7:0] \t dat2;\n   reg [7:0] \t dat3;\n   wire \t dat0_en;\n   wire \t dat1_en;\n   wire \t dat2_en;\n   wire \t dat3_en;\n\n\n   ser_add ser_add_rs1_plus_imm\n     (\n"], ["serv/rtl/serv_mem_if.v@33:43", "   reg [7:0] \t dat0;\n   reg [7:0] \t dat1;\n   reg [7:0] \t dat2;\n   reg [7:0] \t dat3;\n   wire \t dat0_en;\n   wire \t dat1_en;\n   wire \t dat2_en;\n   wire \t dat3_en;\n\n\n   ser_add ser_add_rs1_plus_imm\n"]], "Diff Content": {"Delete": [], "Add": [[40, "   assign o_adr = adr;\n"]]}}