21462
21479
ws32
bdw_work/trace/hls.DC_Filter.BASIC.s.trace
2
0
0
0
1620116076
1620116253
/usr/cadtool/cadence/STRATUS/cur/bin/stratus_hls --logfile=stratus_hls.log -I. -Ibdw_work/wrappers -I/usr/cadtool/cadence/STRATUS/cur/share/stratus/include --tl=/usr/cadtool/cadence/STRATUS/cur/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib --clock_period=10.000 --message_detail=3 -DBASIC=1 -DBDW_RTL_DC_Filter_BASIC=1 -d bdw_work/modules/DC_Filter/BASIC -o DC_Filter_rtl.cpp --hls_module=DC_Filter --hls_config=BASIC --project=project.tcl ../DC_Filter.cpp

