
DS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001bf4  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08001dd8  08001dd8  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  08001dd8  08001dd8  00011dd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001ddc  08001ddc  00011ddc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000014  20000000  08001de0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000750  20000014  08001df4  00020014  2**2
                  ALLOC
  7 ._user_heap_stack 00000200  20000764  08001df4  00020764  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
  9 .debug_info   00004f80  00000000  00000000  0002003d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000126f  00000000  00000000  00024fbd  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000660  00000000  00000000  00026230  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000598  00000000  00000000  00026890  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000027cc  00000000  00000000  00026e28  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000020ae  00000000  00000000  000295f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0002b6a2  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00001928  00000000  00000000  0002b720  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  0002d048  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000014 	.word	0x20000014
 8000200:	00000000 	.word	0x00000000
 8000204:	08001dc0 	.word	0x08001dc0

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000018 	.word	0x20000018
 8000220:	08001dc0 	.word	0x08001dc0

08000224 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000224:	b480      	push	{r7}
 8000226:	b087      	sub	sp, #28
 8000228:	af00      	add	r7, sp, #0
 800022a:	6078      	str	r0, [r7, #4]
  uint32_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 800022c:	2300      	movs	r3, #0
 800022e:	617b      	str	r3, [r7, #20]
 8000230:	2300      	movs	r3, #0
 8000232:	613b      	str	r3, [r7, #16]
 8000234:	230f      	movs	r3, #15
 8000236:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000238:	687b      	ldr	r3, [r7, #4]
 800023a:	78db      	ldrb	r3, [r3, #3]
 800023c:	2b00      	cmp	r3, #0
 800023e:	d03a      	beq.n	80002b6 <NVIC_Init+0x92>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000240:	4b27      	ldr	r3, [pc, #156]	; (80002e0 <NVIC_Init+0xbc>)
 8000242:	68db      	ldr	r3, [r3, #12]
 8000244:	43db      	mvns	r3, r3
 8000246:	0a1b      	lsrs	r3, r3, #8
 8000248:	f003 0307 	and.w	r3, r3, #7
 800024c:	617b      	str	r3, [r7, #20]
    tmppre = (0x4 - tmppriority);
 800024e:	697b      	ldr	r3, [r7, #20]
 8000250:	f1c3 0304 	rsb	r3, r3, #4
 8000254:	613b      	str	r3, [r7, #16]
    tmpsub = tmpsub >> tmppriority;
 8000256:	68fa      	ldr	r2, [r7, #12]
 8000258:	697b      	ldr	r3, [r7, #20]
 800025a:	fa22 f303 	lsr.w	r3, r2, r3
 800025e:	60fb      	str	r3, [r7, #12]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000260:	687b      	ldr	r3, [r7, #4]
 8000262:	785b      	ldrb	r3, [r3, #1]
 8000264:	461a      	mov	r2, r3
 8000266:	693b      	ldr	r3, [r7, #16]
 8000268:	fa02 f303 	lsl.w	r3, r2, r3
 800026c:	617b      	str	r3, [r7, #20]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 800026e:	687b      	ldr	r3, [r7, #4]
 8000270:	789b      	ldrb	r3, [r3, #2]
 8000272:	461a      	mov	r2, r3
 8000274:	68fb      	ldr	r3, [r7, #12]
 8000276:	4013      	ands	r3, r2
 8000278:	697a      	ldr	r2, [r7, #20]
 800027a:	4313      	orrs	r3, r2
 800027c:	617b      	str	r3, [r7, #20]
    tmppriority = tmppriority << 0x04;
 800027e:	697b      	ldr	r3, [r7, #20]
 8000280:	011b      	lsls	r3, r3, #4
 8000282:	617b      	str	r3, [r7, #20]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000284:	4a17      	ldr	r2, [pc, #92]	; (80002e4 <NVIC_Init+0xc0>)
 8000286:	687b      	ldr	r3, [r7, #4]
 8000288:	781b      	ldrb	r3, [r3, #0]
 800028a:	6979      	ldr	r1, [r7, #20]
 800028c:	b2c9      	uxtb	r1, r1
 800028e:	4413      	add	r3, r2
 8000290:	460a      	mov	r2, r1
 8000292:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000296:	4a13      	ldr	r2, [pc, #76]	; (80002e4 <NVIC_Init+0xc0>)
 8000298:	687b      	ldr	r3, [r7, #4]
 800029a:	781b      	ldrb	r3, [r3, #0]
 800029c:	095b      	lsrs	r3, r3, #5
 800029e:	b2db      	uxtb	r3, r3
 80002a0:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	781b      	ldrb	r3, [r3, #0]
 80002a6:	f003 031f 	and.w	r3, r3, #31
 80002aa:	2101      	movs	r1, #1
 80002ac:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80002b0:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 80002b4:	e00f      	b.n	80002d6 <NVIC_Init+0xb2>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80002b6:	490b      	ldr	r1, [pc, #44]	; (80002e4 <NVIC_Init+0xc0>)
 80002b8:	687b      	ldr	r3, [r7, #4]
 80002ba:	781b      	ldrb	r3, [r3, #0]
 80002bc:	095b      	lsrs	r3, r3, #5
 80002be:	b2db      	uxtb	r3, r3
 80002c0:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80002c2:	687b      	ldr	r3, [r7, #4]
 80002c4:	781b      	ldrb	r3, [r3, #0]
 80002c6:	f003 031f 	and.w	r3, r3, #31
 80002ca:	2201      	movs	r2, #1
 80002cc:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80002ce:	f100 0320 	add.w	r3, r0, #32
 80002d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80002d6:	bf00      	nop
 80002d8:	371c      	adds	r7, #28
 80002da:	46bd      	mov	sp, r7
 80002dc:	bc80      	pop	{r7}
 80002de:	4770      	bx	lr
 80002e0:	e000ed00 	.word	0xe000ed00
 80002e4:	e000e100 	.word	0xe000e100

080002e8 <ADC_DeInit>:
  * @brief  Deinitializes the ADCx peripheral registers to their default reset values.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_DeInit(ADC_TypeDef* ADCx)
{
 80002e8:	b580      	push	{r7, lr}
 80002ea:	b082      	sub	sp, #8
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  if (ADCx == ADC1)
 80002f0:	687b      	ldr	r3, [r7, #4]
 80002f2:	4a17      	ldr	r2, [pc, #92]	; (8000350 <ADC_DeInit+0x68>)
 80002f4:	4293      	cmp	r3, r2
 80002f6:	d10a      	bne.n	800030e <ADC_DeInit+0x26>
  {
    /* Enable ADC1 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, ENABLE);
 80002f8:	2101      	movs	r1, #1
 80002fa:	f44f 7000 	mov.w	r0, #512	; 0x200
 80002fe:	f000 fd65 	bl	8000dcc <RCC_APB2PeriphResetCmd>
    /* Release ADC1 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, DISABLE);
 8000302:	2100      	movs	r1, #0
 8000304:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000308:	f000 fd60 	bl	8000dcc <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, ENABLE);
      /* Release ADC3 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
    }
  }
}
 800030c:	e01c      	b.n	8000348 <ADC_DeInit+0x60>
  else if (ADCx == ADC2)
 800030e:	687b      	ldr	r3, [r7, #4]
 8000310:	4a10      	ldr	r2, [pc, #64]	; (8000354 <ADC_DeInit+0x6c>)
 8000312:	4293      	cmp	r3, r2
 8000314:	d10a      	bne.n	800032c <ADC_DeInit+0x44>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, ENABLE);
 8000316:	2101      	movs	r1, #1
 8000318:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800031c:	f000 fd56 	bl	8000dcc <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, DISABLE);
 8000320:	2100      	movs	r1, #0
 8000322:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000326:	f000 fd51 	bl	8000dcc <RCC_APB2PeriphResetCmd>
}
 800032a:	e00d      	b.n	8000348 <ADC_DeInit+0x60>
    if (ADCx == ADC3)
 800032c:	687b      	ldr	r3, [r7, #4]
 800032e:	4a0a      	ldr	r2, [pc, #40]	; (8000358 <ADC_DeInit+0x70>)
 8000330:	4293      	cmp	r3, r2
 8000332:	d109      	bne.n	8000348 <ADC_DeInit+0x60>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, ENABLE);
 8000334:	2101      	movs	r1, #1
 8000336:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800033a:	f000 fd47 	bl	8000dcc <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
 800033e:	2100      	movs	r1, #0
 8000340:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8000344:	f000 fd42 	bl	8000dcc <RCC_APB2PeriphResetCmd>
}
 8000348:	bf00      	nop
 800034a:	3708      	adds	r7, #8
 800034c:	46bd      	mov	sp, r7
 800034e:	bd80      	pop	{r7, pc}
 8000350:	40012400 	.word	0x40012400
 8000354:	40012800 	.word	0x40012800
 8000358:	40013c00 	.word	0x40013c00

0800035c <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 800035c:	b480      	push	{r7}
 800035e:	b085      	sub	sp, #20
 8000360:	af00      	add	r7, sp, #0
 8000362:	6078      	str	r0, [r7, #4]
 8000364:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 8000366:	2300      	movs	r3, #0
 8000368:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 800036a:	2300      	movs	r3, #0
 800036c:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfChannel));

  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 800036e:	687b      	ldr	r3, [r7, #4]
 8000370:	685b      	ldr	r3, [r3, #4]
 8000372:	60fb      	str	r3, [r7, #12]
  /* Clear DUALMOD and SCAN bits */
  tmpreg1 &= CR1_CLEAR_Mask;
 8000374:	68fb      	ldr	r3, [r7, #12]
 8000376:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 800037a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800037e:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: Dual mode and scan conversion mode */
  /* Set DUALMOD bits according to ADC_Mode value */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_Mode | ((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8));
 8000380:	683b      	ldr	r3, [r7, #0]
 8000382:	681a      	ldr	r2, [r3, #0]
 8000384:	683b      	ldr	r3, [r7, #0]
 8000386:	791b      	ldrb	r3, [r3, #4]
 8000388:	021b      	lsls	r3, r3, #8
 800038a:	4313      	orrs	r3, r2
 800038c:	68fa      	ldr	r2, [r7, #12]
 800038e:	4313      	orrs	r3, r2
 8000390:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	68fa      	ldr	r2, [r7, #12]
 8000396:	605a      	str	r2, [r3, #4]

  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8000398:	687b      	ldr	r3, [r7, #4]
 800039a:	689b      	ldr	r3, [r3, #8]
 800039c:	60fb      	str	r3, [r7, #12]
  /* Clear CONT, ALIGN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_Mask;
 800039e:	68fa      	ldr	r2, [r7, #12]
 80003a0:	4b16      	ldr	r3, [pc, #88]	; (80003fc <ADC_Init+0xa0>)
 80003a2:	4013      	ands	r3, r2
 80003a4:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 80003a6:	683b      	ldr	r3, [r7, #0]
 80003a8:	68da      	ldr	r2, [r3, #12]
 80003aa:	683b      	ldr	r3, [r7, #0]
 80003ac:	689b      	ldr	r3, [r3, #8]
 80003ae:	431a      	orrs	r2, r3
            ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 80003b0:	683b      	ldr	r3, [r7, #0]
 80003b2:	795b      	ldrb	r3, [r3, #5]
 80003b4:	005b      	lsls	r3, r3, #1
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 80003b6:	4313      	orrs	r3, r2
 80003b8:	68fa      	ldr	r2, [r7, #12]
 80003ba:	4313      	orrs	r3, r2
 80003bc:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	68fa      	ldr	r2, [r7, #12]
 80003c2:	609a      	str	r2, [r3, #8]

  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 80003c4:	687b      	ldr	r3, [r7, #4]
 80003c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80003c8:	60fb      	str	r3, [r7, #12]
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
 80003ca:	68fb      	ldr	r3, [r7, #12]
 80003cc:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80003d0:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (uint8_t) (ADC_InitStruct->ADC_NbrOfChannel - (uint8_t)1);
 80003d2:	683b      	ldr	r3, [r7, #0]
 80003d4:	7c1b      	ldrb	r3, [r3, #16]
 80003d6:	3b01      	subs	r3, #1
 80003d8:	b2da      	uxtb	r2, r3
 80003da:	7afb      	ldrb	r3, [r7, #11]
 80003dc:	4313      	orrs	r3, r2
 80003de:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= (uint32_t)tmpreg2 << 20;
 80003e0:	7afb      	ldrb	r3, [r7, #11]
 80003e2:	051b      	lsls	r3, r3, #20
 80003e4:	68fa      	ldr	r2, [r7, #12]
 80003e6:	4313      	orrs	r3, r2
 80003e8:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 80003ea:	687b      	ldr	r3, [r7, #4]
 80003ec:	68fa      	ldr	r2, [r7, #12]
 80003ee:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80003f0:	bf00      	nop
 80003f2:	3714      	adds	r7, #20
 80003f4:	46bd      	mov	sp, r7
 80003f6:	bc80      	pop	{r7}
 80003f8:	4770      	bx	lr
 80003fa:	bf00      	nop
 80003fc:	fff1f7fd 	.word	0xfff1f7fd

08000400 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000400:	b480      	push	{r7}
 8000402:	b083      	sub	sp, #12
 8000404:	af00      	add	r7, sp, #0
 8000406:	6078      	str	r0, [r7, #4]
 8000408:	460b      	mov	r3, r1
 800040a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800040c:	78fb      	ldrb	r3, [r7, #3]
 800040e:	2b00      	cmp	r3, #0
 8000410:	d006      	beq.n	8000420 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
 8000412:	687b      	ldr	r3, [r7, #4]
 8000414:	689b      	ldr	r3, [r3, #8]
 8000416:	f043 0201 	orr.w	r2, r3, #1
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= CR2_ADON_Reset;
  }
}
 800041e:	e005      	b.n	800042c <ADC_Cmd+0x2c>
    ADCx->CR2 &= CR2_ADON_Reset;
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	689b      	ldr	r3, [r3, #8]
 8000424:	f023 0201 	bic.w	r2, r3, #1
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	609a      	str	r2, [r3, #8]
}
 800042c:	bf00      	nop
 800042e:	370c      	adds	r7, #12
 8000430:	46bd      	mov	sp, r7
 8000432:	bc80      	pop	{r7}
 8000434:	4770      	bx	lr

08000436 <ADC_DMACmd>:
  * @param  NewState: new state of the selected ADC DMA transfer.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000436:	b480      	push	{r7}
 8000438:	b083      	sub	sp, #12
 800043a:	af00      	add	r7, sp, #0
 800043c:	6078      	str	r0, [r7, #4]
 800043e:	460b      	mov	r3, r1
 8000440:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_DMA_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000442:	78fb      	ldrb	r3, [r7, #3]
 8000444:	2b00      	cmp	r3, #0
 8000446:	d006      	beq.n	8000456 <ADC_DMACmd+0x20>
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= CR2_DMA_Set;
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	689b      	ldr	r3, [r3, #8]
 800044c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= CR2_DMA_Reset;
  }
}
 8000454:	e005      	b.n	8000462 <ADC_DMACmd+0x2c>
    ADCx->CR2 &= CR2_DMA_Reset;
 8000456:	687b      	ldr	r3, [r7, #4]
 8000458:	689b      	ldr	r3, [r3, #8]
 800045a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800045e:	687b      	ldr	r3, [r7, #4]
 8000460:	609a      	str	r2, [r3, #8]
}
 8000462:	bf00      	nop
 8000464:	370c      	adds	r7, #12
 8000466:	46bd      	mov	sp, r7
 8000468:	bc80      	pop	{r7}
 800046a:	4770      	bx	lr

0800046c <ADC_ResetCalibration>:
  * @brief  Resets the selected ADC calibration registers.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_ResetCalibration(ADC_TypeDef* ADCx)
{
 800046c:	b480      	push	{r7}
 800046e:	b083      	sub	sp, #12
 8000470:	af00      	add	r7, sp, #0
 8000472:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Resets the selected ADC calibration registers */  
  ADCx->CR2 |= CR2_RSTCAL_Set;
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	689b      	ldr	r3, [r3, #8]
 8000478:	f043 0208 	orr.w	r2, r3, #8
 800047c:	687b      	ldr	r3, [r7, #4]
 800047e:	609a      	str	r2, [r3, #8]
}
 8000480:	bf00      	nop
 8000482:	370c      	adds	r7, #12
 8000484:	46bd      	mov	sp, r7
 8000486:	bc80      	pop	{r7}
 8000488:	4770      	bx	lr

0800048a <ADC_GetResetCalibrationStatus>:
  * @brief  Gets the selected ADC reset calibration registers status.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The new state of ADC reset calibration registers (SET or RESET).
  */
FlagStatus ADC_GetResetCalibrationStatus(ADC_TypeDef* ADCx)
{
 800048a:	b480      	push	{r7}
 800048c:	b085      	sub	sp, #20
 800048e:	af00      	add	r7, sp, #0
 8000490:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8000492:	2300      	movs	r3, #0
 8000494:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of RSTCAL bit */
  if ((ADCx->CR2 & CR2_RSTCAL_Set) != (uint32_t)RESET)
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	689b      	ldr	r3, [r3, #8]
 800049a:	f003 0308 	and.w	r3, r3, #8
 800049e:	2b00      	cmp	r3, #0
 80004a0:	d002      	beq.n	80004a8 <ADC_GetResetCalibrationStatus+0x1e>
  {
    /* RSTCAL bit is set */
    bitstatus = SET;
 80004a2:	2301      	movs	r3, #1
 80004a4:	73fb      	strb	r3, [r7, #15]
 80004a6:	e001      	b.n	80004ac <ADC_GetResetCalibrationStatus+0x22>
  }
  else
  {
    /* RSTCAL bit is reset */
    bitstatus = RESET;
 80004a8:	2300      	movs	r3, #0
 80004aa:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the RSTCAL bit status */
  return  bitstatus;
 80004ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80004ae:	4618      	mov	r0, r3
 80004b0:	3714      	adds	r7, #20
 80004b2:	46bd      	mov	sp, r7
 80004b4:	bc80      	pop	{r7}
 80004b6:	4770      	bx	lr

080004b8 <ADC_StartCalibration>:
  * @brief  Starts the selected ADC calibration process.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_StartCalibration(ADC_TypeDef* ADCx)
{
 80004b8:	b480      	push	{r7}
 80004ba:	b083      	sub	sp, #12
 80004bc:	af00      	add	r7, sp, #0
 80004be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Enable the selected ADC calibration process */  
  ADCx->CR2 |= CR2_CAL_Set;
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	689b      	ldr	r3, [r3, #8]
 80004c4:	f043 0204 	orr.w	r2, r3, #4
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	609a      	str	r2, [r3, #8]
}
 80004cc:	bf00      	nop
 80004ce:	370c      	adds	r7, #12
 80004d0:	46bd      	mov	sp, r7
 80004d2:	bc80      	pop	{r7}
 80004d4:	4770      	bx	lr

080004d6 <ADC_GetCalibrationStatus>:
  * @brief  Gets the selected ADC calibration status.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The new state of ADC calibration (SET or RESET).
  */
FlagStatus ADC_GetCalibrationStatus(ADC_TypeDef* ADCx)
{
 80004d6:	b480      	push	{r7}
 80004d8:	b085      	sub	sp, #20
 80004da:	af00      	add	r7, sp, #0
 80004dc:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 80004de:	2300      	movs	r3, #0
 80004e0:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of CAL bit */
  if ((ADCx->CR2 & CR2_CAL_Set) != (uint32_t)RESET)
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	689b      	ldr	r3, [r3, #8]
 80004e6:	f003 0304 	and.w	r3, r3, #4
 80004ea:	2b00      	cmp	r3, #0
 80004ec:	d002      	beq.n	80004f4 <ADC_GetCalibrationStatus+0x1e>
  {
    /* CAL bit is set: calibration on going */
    bitstatus = SET;
 80004ee:	2301      	movs	r3, #1
 80004f0:	73fb      	strb	r3, [r7, #15]
 80004f2:	e001      	b.n	80004f8 <ADC_GetCalibrationStatus+0x22>
  }
  else
  {
    /* CAL bit is reset: end of calibration */
    bitstatus = RESET;
 80004f4:	2300      	movs	r3, #0
 80004f6:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the CAL bit status */
  return  bitstatus;
 80004f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80004fa:	4618      	mov	r0, r3
 80004fc:	3714      	adds	r7, #20
 80004fe:	46bd      	mov	sp, r7
 8000500:	bc80      	pop	{r7}
 8000502:	4770      	bx	lr

08000504 <ADC_SoftwareStartConvCmd>:
  * @param  NewState: new state of the selected ADC software start conversion.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_SoftwareStartConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000504:	b480      	push	{r7}
 8000506:	b083      	sub	sp, #12
 8000508:	af00      	add	r7, sp, #0
 800050a:	6078      	str	r0, [r7, #4]
 800050c:	460b      	mov	r3, r1
 800050e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000510:	78fb      	ldrb	r3, [r7, #3]
 8000512:	2b00      	cmp	r3, #0
 8000514:	d006      	beq.n	8000524 <ADC_SoftwareStartConvCmd+0x20>
  {
    /* Enable the selected ADC conversion on external event and start the selected
       ADC conversion */
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	689b      	ldr	r3, [r3, #8]
 800051a:	f443 02a0 	orr.w	r2, r3, #5242880	; 0x500000
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	609a      	str	r2, [r3, #8]
  {
    /* Disable the selected ADC conversion on external event and stop the selected
       ADC conversion */
    ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset;
  }
}
 8000522:	e005      	b.n	8000530 <ADC_SoftwareStartConvCmd+0x2c>
    ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset;
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	689b      	ldr	r3, [r3, #8]
 8000528:	f423 02a0 	bic.w	r2, r3, #5242880	; 0x500000
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	609a      	str	r2, [r3, #8]
}
 8000530:	bf00      	nop
 8000532:	370c      	adds	r7, #12
 8000534:	46bd      	mov	sp, r7
 8000536:	bc80      	pop	{r7}
 8000538:	4770      	bx	lr

0800053a <ADC_RegularChannelConfig>:
  *     @arg ADC_SampleTime_71Cycles5: Sample time equal to 71.5 cycles	
  *     @arg ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 800053a:	b480      	push	{r7}
 800053c:	b085      	sub	sp, #20
 800053e:	af00      	add	r7, sp, #0
 8000540:	6078      	str	r0, [r7, #4]
 8000542:	4608      	mov	r0, r1
 8000544:	4611      	mov	r1, r2
 8000546:	461a      	mov	r2, r3
 8000548:	4603      	mov	r3, r0
 800054a:	70fb      	strb	r3, [r7, #3]
 800054c:	460b      	mov	r3, r1
 800054e:	70bb      	strb	r3, [r7, #2]
 8000550:	4613      	mov	r3, r2
 8000552:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 8000554:	2300      	movs	r3, #0
 8000556:	60fb      	str	r3, [r7, #12]
 8000558:	2300      	movs	r3, #0
 800055a:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 800055c:	78fb      	ldrb	r3, [r7, #3]
 800055e:	2b09      	cmp	r3, #9
 8000560:	d923      	bls.n	80005aa <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8000562:	687b      	ldr	r3, [r7, #4]
 8000564:	68db      	ldr	r3, [r3, #12]
 8000566:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
 8000568:	78fb      	ldrb	r3, [r7, #3]
 800056a:	f1a3 020a 	sub.w	r2, r3, #10
 800056e:	4613      	mov	r3, r2
 8000570:	005b      	lsls	r3, r3, #1
 8000572:	4413      	add	r3, r2
 8000574:	2207      	movs	r2, #7
 8000576:	fa02 f303 	lsl.w	r3, r2, r3
 800057a:	60bb      	str	r3, [r7, #8]
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 800057c:	68bb      	ldr	r3, [r7, #8]
 800057e:	43db      	mvns	r3, r3
 8000580:	68fa      	ldr	r2, [r7, #12]
 8000582:	4013      	ands	r3, r2
 8000584:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8000586:	7879      	ldrb	r1, [r7, #1]
 8000588:	78fb      	ldrb	r3, [r7, #3]
 800058a:	f1a3 020a 	sub.w	r2, r3, #10
 800058e:	4613      	mov	r3, r2
 8000590:	005b      	lsls	r3, r3, #1
 8000592:	4413      	add	r3, r2
 8000594:	fa01 f303 	lsl.w	r3, r1, r3
 8000598:	60bb      	str	r3, [r7, #8]
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 800059a:	68fa      	ldr	r2, [r7, #12]
 800059c:	68bb      	ldr	r3, [r7, #8]
 800059e:	4313      	orrs	r3, r2
 80005a0:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	68fa      	ldr	r2, [r7, #12]
 80005a6:	60da      	str	r2, [r3, #12]
 80005a8:	e01e      	b.n	80005e8 <ADC_RegularChannelConfig+0xae>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	691b      	ldr	r3, [r3, #16]
 80005ae:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 80005b0:	78fa      	ldrb	r2, [r7, #3]
 80005b2:	4613      	mov	r3, r2
 80005b4:	005b      	lsls	r3, r3, #1
 80005b6:	4413      	add	r3, r2
 80005b8:	2207      	movs	r2, #7
 80005ba:	fa02 f303 	lsl.w	r3, r2, r3
 80005be:	60bb      	str	r3, [r7, #8]
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 80005c0:	68bb      	ldr	r3, [r7, #8]
 80005c2:	43db      	mvns	r3, r3
 80005c4:	68fa      	ldr	r2, [r7, #12]
 80005c6:	4013      	ands	r3, r2
 80005c8:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 80005ca:	7879      	ldrb	r1, [r7, #1]
 80005cc:	78fa      	ldrb	r2, [r7, #3]
 80005ce:	4613      	mov	r3, r2
 80005d0:	005b      	lsls	r3, r3, #1
 80005d2:	4413      	add	r3, r2
 80005d4:	fa01 f303 	lsl.w	r3, r1, r3
 80005d8:	60bb      	str	r3, [r7, #8]
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 80005da:	68fa      	ldr	r2, [r7, #12]
 80005dc:	68bb      	ldr	r3, [r7, #8]
 80005de:	4313      	orrs	r3, r2
 80005e0:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	68fa      	ldr	r2, [r7, #12]
 80005e6:	611a      	str	r2, [r3, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 80005e8:	78bb      	ldrb	r3, [r7, #2]
 80005ea:	2b06      	cmp	r3, #6
 80005ec:	d821      	bhi.n	8000632 <ADC_RegularChannelConfig+0xf8>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80005f2:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
 80005f4:	78bb      	ldrb	r3, [r7, #2]
 80005f6:	1e5a      	subs	r2, r3, #1
 80005f8:	4613      	mov	r3, r2
 80005fa:	009b      	lsls	r3, r3, #2
 80005fc:	4413      	add	r3, r2
 80005fe:	221f      	movs	r2, #31
 8000600:	fa02 f303 	lsl.w	r3, r2, r3
 8000604:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000606:	68bb      	ldr	r3, [r7, #8]
 8000608:	43db      	mvns	r3, r3
 800060a:	68fa      	ldr	r2, [r7, #12]
 800060c:	4013      	ands	r3, r2
 800060e:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 8000610:	78f9      	ldrb	r1, [r7, #3]
 8000612:	78bb      	ldrb	r3, [r7, #2]
 8000614:	1e5a      	subs	r2, r3, #1
 8000616:	4613      	mov	r3, r2
 8000618:	009b      	lsls	r3, r3, #2
 800061a:	4413      	add	r3, r2
 800061c:	fa01 f303 	lsl.w	r3, r1, r3
 8000620:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000622:	68fa      	ldr	r2, [r7, #12]
 8000624:	68bb      	ldr	r3, [r7, #8]
 8000626:	4313      	orrs	r3, r2
 8000628:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	68fa      	ldr	r2, [r7, #12]
 800062e:	635a      	str	r2, [r3, #52]	; 0x34
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8000630:	e047      	b.n	80006c2 <ADC_RegularChannelConfig+0x188>
  else if (Rank < 13)
 8000632:	78bb      	ldrb	r3, [r7, #2]
 8000634:	2b0c      	cmp	r3, #12
 8000636:	d821      	bhi.n	800067c <ADC_RegularChannelConfig+0x142>
    tmpreg1 = ADCx->SQR2;
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800063c:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
 800063e:	78bb      	ldrb	r3, [r7, #2]
 8000640:	1fda      	subs	r2, r3, #7
 8000642:	4613      	mov	r3, r2
 8000644:	009b      	lsls	r3, r3, #2
 8000646:	4413      	add	r3, r2
 8000648:	221f      	movs	r2, #31
 800064a:	fa02 f303 	lsl.w	r3, r2, r3
 800064e:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 8000650:	68bb      	ldr	r3, [r7, #8]
 8000652:	43db      	mvns	r3, r3
 8000654:	68fa      	ldr	r2, [r7, #12]
 8000656:	4013      	ands	r3, r2
 8000658:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 800065a:	78f9      	ldrb	r1, [r7, #3]
 800065c:	78bb      	ldrb	r3, [r7, #2]
 800065e:	1fda      	subs	r2, r3, #7
 8000660:	4613      	mov	r3, r2
 8000662:	009b      	lsls	r3, r3, #2
 8000664:	4413      	add	r3, r2
 8000666:	fa01 f303 	lsl.w	r3, r1, r3
 800066a:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 800066c:	68fa      	ldr	r2, [r7, #12]
 800066e:	68bb      	ldr	r3, [r7, #8]
 8000670:	4313      	orrs	r3, r2
 8000672:	60fb      	str	r3, [r7, #12]
    ADCx->SQR2 = tmpreg1;
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	68fa      	ldr	r2, [r7, #12]
 8000678:	631a      	str	r2, [r3, #48]	; 0x30
}
 800067a:	e022      	b.n	80006c2 <ADC_RegularChannelConfig+0x188>
    tmpreg1 = ADCx->SQR1;
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000680:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
 8000682:	78bb      	ldrb	r3, [r7, #2]
 8000684:	f1a3 020d 	sub.w	r2, r3, #13
 8000688:	4613      	mov	r3, r2
 800068a:	009b      	lsls	r3, r3, #2
 800068c:	4413      	add	r3, r2
 800068e:	221f      	movs	r2, #31
 8000690:	fa02 f303 	lsl.w	r3, r2, r3
 8000694:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 8000696:	68bb      	ldr	r3, [r7, #8]
 8000698:	43db      	mvns	r3, r3
 800069a:	68fa      	ldr	r2, [r7, #12]
 800069c:	4013      	ands	r3, r2
 800069e:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 80006a0:	78f9      	ldrb	r1, [r7, #3]
 80006a2:	78bb      	ldrb	r3, [r7, #2]
 80006a4:	f1a3 020d 	sub.w	r2, r3, #13
 80006a8:	4613      	mov	r3, r2
 80006aa:	009b      	lsls	r3, r3, #2
 80006ac:	4413      	add	r3, r2
 80006ae:	fa01 f303 	lsl.w	r3, r1, r3
 80006b2:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 80006b4:	68fa      	ldr	r2, [r7, #12]
 80006b6:	68bb      	ldr	r3, [r7, #8]
 80006b8:	4313      	orrs	r3, r2
 80006ba:	60fb      	str	r3, [r7, #12]
    ADCx->SQR1 = tmpreg1;
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	68fa      	ldr	r2, [r7, #12]
 80006c0:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80006c2:	bf00      	nop
 80006c4:	3714      	adds	r7, #20
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bc80      	pop	{r7}
 80006ca:	4770      	bx	lr

080006cc <ADC_GetConversionValue>:
  * @brief  Returns the last ADCx conversion result data for regular channel.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The Data conversion value.
  */
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
 80006cc:	b480      	push	{r7}
 80006ce:	b083      	sub	sp, #12
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006d8:	b29b      	uxth	r3, r3
}
 80006da:	4618      	mov	r0, r3
 80006dc:	370c      	adds	r7, #12
 80006de:	46bd      	mov	sp, r7
 80006e0:	bc80      	pop	{r7}
 80006e2:	4770      	bx	lr

080006e4 <ADC_ClearFlag>:
  *     @arg ADC_FLAG_JSTRT: Start of injected group conversion flag
  *     @arg ADC_FLAG_STRT: Start of regular group conversion flag
  * @retval None
  */
void ADC_ClearFlag(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
 80006e4:	b480      	push	{r7}
 80006e6:	b083      	sub	sp, #12
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	6078      	str	r0, [r7, #4]
 80006ec:	460b      	mov	r3, r1
 80006ee:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG));
  /* Clear the selected ADC flags */
  ADCx->SR = ~(uint32_t)ADC_FLAG;
 80006f0:	78fb      	ldrb	r3, [r7, #3]
 80006f2:	43da      	mvns	r2, r3
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	601a      	str	r2, [r3, #0]
}
 80006f8:	bf00      	nop
 80006fa:	370c      	adds	r7, #12
 80006fc:	46bd      	mov	sp, r7
 80006fe:	bc80      	pop	{r7}
 8000700:	4770      	bx	lr
	...

08000704 <DMA_DeInit>:
  * @param  DMAy_Channelx: where y can be 1 or 2 to select the DMA and
  *   x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel.
  * @retval None
  */
void DMA_DeInit(DMA_Channel_TypeDef* DMAy_Channelx)
{
 8000704:	b480      	push	{r7}
 8000706:	b083      	sub	sp, #12
 8000708:	af00      	add	r7, sp, #0
 800070a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  
  /* Disable the selected DMAy Channelx */
  DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR1_EN);
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	681a      	ldr	r2, [r3, #0]
 8000710:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8000714:	4013      	ands	r3, r2
 8000716:	687a      	ldr	r2, [r7, #4]
 8000718:	6013      	str	r3, [r2, #0]
  
  /* Reset DMAy Channelx control register */
  DMAy_Channelx->CCR  = 0;
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	2200      	movs	r2, #0
 800071e:	601a      	str	r2, [r3, #0]
  
  /* Reset DMAy Channelx remaining bytes register */
  DMAy_Channelx->CNDTR = 0;
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	2200      	movs	r2, #0
 8000724:	605a      	str	r2, [r3, #4]
  
  /* Reset DMAy Channelx peripheral address register */
  DMAy_Channelx->CPAR  = 0;
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	2200      	movs	r2, #0
 800072a:	609a      	str	r2, [r3, #8]
  
  /* Reset DMAy Channelx memory address register */
  DMAy_Channelx->CMAR = 0;
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	2200      	movs	r2, #0
 8000730:	60da      	str	r2, [r3, #12]
  
  if (DMAy_Channelx == DMA1_Channel1)
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	4a43      	ldr	r2, [pc, #268]	; (8000844 <DMA_DeInit+0x140>)
 8000736:	4293      	cmp	r3, r2
 8000738:	d106      	bne.n	8000748 <DMA_DeInit+0x44>
  {
    /* Reset interrupt pending bits for DMA1 Channel1 */
    DMA1->IFCR |= DMA1_Channel1_IT_Mask;
 800073a:	4a43      	ldr	r2, [pc, #268]	; (8000848 <DMA_DeInit+0x144>)
 800073c:	4b42      	ldr	r3, [pc, #264]	; (8000848 <DMA_DeInit+0x144>)
 800073e:	685b      	ldr	r3, [r3, #4]
 8000740:	f043 030f 	orr.w	r3, r3, #15
 8000744:	6053      	str	r3, [r2, #4]
    {
      /* Reset interrupt pending bits for DMA2 Channel5 */
      DMA2->IFCR |= DMA2_Channel5_IT_Mask;
    }
  }
}
 8000746:	e077      	b.n	8000838 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA1_Channel2)
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	4a40      	ldr	r2, [pc, #256]	; (800084c <DMA_DeInit+0x148>)
 800074c:	4293      	cmp	r3, r2
 800074e:	d106      	bne.n	800075e <DMA_DeInit+0x5a>
    DMA1->IFCR |= DMA1_Channel2_IT_Mask;
 8000750:	4a3d      	ldr	r2, [pc, #244]	; (8000848 <DMA_DeInit+0x144>)
 8000752:	4b3d      	ldr	r3, [pc, #244]	; (8000848 <DMA_DeInit+0x144>)
 8000754:	685b      	ldr	r3, [r3, #4]
 8000756:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 800075a:	6053      	str	r3, [r2, #4]
}
 800075c:	e06c      	b.n	8000838 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA1_Channel3)
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	4a3b      	ldr	r2, [pc, #236]	; (8000850 <DMA_DeInit+0x14c>)
 8000762:	4293      	cmp	r3, r2
 8000764:	d106      	bne.n	8000774 <DMA_DeInit+0x70>
    DMA1->IFCR |= DMA1_Channel3_IT_Mask;
 8000766:	4a38      	ldr	r2, [pc, #224]	; (8000848 <DMA_DeInit+0x144>)
 8000768:	4b37      	ldr	r3, [pc, #220]	; (8000848 <DMA_DeInit+0x144>)
 800076a:	685b      	ldr	r3, [r3, #4]
 800076c:	f443 6370 	orr.w	r3, r3, #3840	; 0xf00
 8000770:	6053      	str	r3, [r2, #4]
}
 8000772:	e061      	b.n	8000838 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA1_Channel4)
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	4a37      	ldr	r2, [pc, #220]	; (8000854 <DMA_DeInit+0x150>)
 8000778:	4293      	cmp	r3, r2
 800077a:	d106      	bne.n	800078a <DMA_DeInit+0x86>
    DMA1->IFCR |= DMA1_Channel4_IT_Mask;
 800077c:	4a32      	ldr	r2, [pc, #200]	; (8000848 <DMA_DeInit+0x144>)
 800077e:	4b32      	ldr	r3, [pc, #200]	; (8000848 <DMA_DeInit+0x144>)
 8000780:	685b      	ldr	r3, [r3, #4]
 8000782:	f443 4370 	orr.w	r3, r3, #61440	; 0xf000
 8000786:	6053      	str	r3, [r2, #4]
}
 8000788:	e056      	b.n	8000838 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA1_Channel5)
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	4a32      	ldr	r2, [pc, #200]	; (8000858 <DMA_DeInit+0x154>)
 800078e:	4293      	cmp	r3, r2
 8000790:	d106      	bne.n	80007a0 <DMA_DeInit+0x9c>
    DMA1->IFCR |= DMA1_Channel5_IT_Mask;
 8000792:	4a2d      	ldr	r2, [pc, #180]	; (8000848 <DMA_DeInit+0x144>)
 8000794:	4b2c      	ldr	r3, [pc, #176]	; (8000848 <DMA_DeInit+0x144>)
 8000796:	685b      	ldr	r3, [r3, #4]
 8000798:	f443 2370 	orr.w	r3, r3, #983040	; 0xf0000
 800079c:	6053      	str	r3, [r2, #4]
}
 800079e:	e04b      	b.n	8000838 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA1_Channel6)
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	4a2e      	ldr	r2, [pc, #184]	; (800085c <DMA_DeInit+0x158>)
 80007a4:	4293      	cmp	r3, r2
 80007a6:	d106      	bne.n	80007b6 <DMA_DeInit+0xb2>
    DMA1->IFCR |= DMA1_Channel6_IT_Mask;
 80007a8:	4a27      	ldr	r2, [pc, #156]	; (8000848 <DMA_DeInit+0x144>)
 80007aa:	4b27      	ldr	r3, [pc, #156]	; (8000848 <DMA_DeInit+0x144>)
 80007ac:	685b      	ldr	r3, [r3, #4]
 80007ae:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80007b2:	6053      	str	r3, [r2, #4]
}
 80007b4:	e040      	b.n	8000838 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA1_Channel7)
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	4a29      	ldr	r2, [pc, #164]	; (8000860 <DMA_DeInit+0x15c>)
 80007ba:	4293      	cmp	r3, r2
 80007bc:	d106      	bne.n	80007cc <DMA_DeInit+0xc8>
    DMA1->IFCR |= DMA1_Channel7_IT_Mask;
 80007be:	4a22      	ldr	r2, [pc, #136]	; (8000848 <DMA_DeInit+0x144>)
 80007c0:	4b21      	ldr	r3, [pc, #132]	; (8000848 <DMA_DeInit+0x144>)
 80007c2:	685b      	ldr	r3, [r3, #4]
 80007c4:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
 80007c8:	6053      	str	r3, [r2, #4]
}
 80007ca:	e035      	b.n	8000838 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA2_Channel1)
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	4a25      	ldr	r2, [pc, #148]	; (8000864 <DMA_DeInit+0x160>)
 80007d0:	4293      	cmp	r3, r2
 80007d2:	d106      	bne.n	80007e2 <DMA_DeInit+0xde>
    DMA2->IFCR |= DMA2_Channel1_IT_Mask;
 80007d4:	4a24      	ldr	r2, [pc, #144]	; (8000868 <DMA_DeInit+0x164>)
 80007d6:	4b24      	ldr	r3, [pc, #144]	; (8000868 <DMA_DeInit+0x164>)
 80007d8:	685b      	ldr	r3, [r3, #4]
 80007da:	f043 030f 	orr.w	r3, r3, #15
 80007de:	6053      	str	r3, [r2, #4]
}
 80007e0:	e02a      	b.n	8000838 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA2_Channel2)
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	4a21      	ldr	r2, [pc, #132]	; (800086c <DMA_DeInit+0x168>)
 80007e6:	4293      	cmp	r3, r2
 80007e8:	d106      	bne.n	80007f8 <DMA_DeInit+0xf4>
    DMA2->IFCR |= DMA2_Channel2_IT_Mask;
 80007ea:	4a1f      	ldr	r2, [pc, #124]	; (8000868 <DMA_DeInit+0x164>)
 80007ec:	4b1e      	ldr	r3, [pc, #120]	; (8000868 <DMA_DeInit+0x164>)
 80007ee:	685b      	ldr	r3, [r3, #4]
 80007f0:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 80007f4:	6053      	str	r3, [r2, #4]
}
 80007f6:	e01f      	b.n	8000838 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA2_Channel3)
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	4a1d      	ldr	r2, [pc, #116]	; (8000870 <DMA_DeInit+0x16c>)
 80007fc:	4293      	cmp	r3, r2
 80007fe:	d106      	bne.n	800080e <DMA_DeInit+0x10a>
    DMA2->IFCR |= DMA2_Channel3_IT_Mask;
 8000800:	4a19      	ldr	r2, [pc, #100]	; (8000868 <DMA_DeInit+0x164>)
 8000802:	4b19      	ldr	r3, [pc, #100]	; (8000868 <DMA_DeInit+0x164>)
 8000804:	685b      	ldr	r3, [r3, #4]
 8000806:	f443 6370 	orr.w	r3, r3, #3840	; 0xf00
 800080a:	6053      	str	r3, [r2, #4]
}
 800080c:	e014      	b.n	8000838 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA2_Channel4)
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	4a18      	ldr	r2, [pc, #96]	; (8000874 <DMA_DeInit+0x170>)
 8000812:	4293      	cmp	r3, r2
 8000814:	d106      	bne.n	8000824 <DMA_DeInit+0x120>
    DMA2->IFCR |= DMA2_Channel4_IT_Mask;
 8000816:	4a14      	ldr	r2, [pc, #80]	; (8000868 <DMA_DeInit+0x164>)
 8000818:	4b13      	ldr	r3, [pc, #76]	; (8000868 <DMA_DeInit+0x164>)
 800081a:	685b      	ldr	r3, [r3, #4]
 800081c:	f443 4370 	orr.w	r3, r3, #61440	; 0xf000
 8000820:	6053      	str	r3, [r2, #4]
}
 8000822:	e009      	b.n	8000838 <DMA_DeInit+0x134>
    if (DMAy_Channelx == DMA2_Channel5)
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	4a14      	ldr	r2, [pc, #80]	; (8000878 <DMA_DeInit+0x174>)
 8000828:	4293      	cmp	r3, r2
 800082a:	d105      	bne.n	8000838 <DMA_DeInit+0x134>
      DMA2->IFCR |= DMA2_Channel5_IT_Mask;
 800082c:	4a0e      	ldr	r2, [pc, #56]	; (8000868 <DMA_DeInit+0x164>)
 800082e:	4b0e      	ldr	r3, [pc, #56]	; (8000868 <DMA_DeInit+0x164>)
 8000830:	685b      	ldr	r3, [r3, #4]
 8000832:	f443 2370 	orr.w	r3, r3, #983040	; 0xf0000
 8000836:	6053      	str	r3, [r2, #4]
}
 8000838:	bf00      	nop
 800083a:	370c      	adds	r7, #12
 800083c:	46bd      	mov	sp, r7
 800083e:	bc80      	pop	{r7}
 8000840:	4770      	bx	lr
 8000842:	bf00      	nop
 8000844:	40020008 	.word	0x40020008
 8000848:	40020000 	.word	0x40020000
 800084c:	4002001c 	.word	0x4002001c
 8000850:	40020030 	.word	0x40020030
 8000854:	40020044 	.word	0x40020044
 8000858:	40020058 	.word	0x40020058
 800085c:	4002006c 	.word	0x4002006c
 8000860:	40020080 	.word	0x40020080
 8000864:	40020408 	.word	0x40020408
 8000868:	40020400 	.word	0x40020400
 800086c:	4002041c 	.word	0x4002041c
 8000870:	40020430 	.word	0x40020430
 8000874:	40020444 	.word	0x40020444
 8000878:	40020458 	.word	0x40020458

0800087c <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that
  *         contains the configuration information for the specified DMA Channel.
  * @retval None
  */
void DMA_Init(DMA_Channel_TypeDef* DMAy_Channelx, DMA_InitTypeDef* DMA_InitStruct)
{
 800087c:	b480      	push	{r7}
 800087e:	b085      	sub	sp, #20
 8000880:	af00      	add	r7, sp, #0
 8000882:	6078      	str	r0, [r7, #4]
 8000884:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8000886:	2300      	movs	r3, #0
 8000888:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_PRIORITY(DMA_InitStruct->DMA_Priority));
  assert_param(IS_DMA_M2M_STATE(DMA_InitStruct->DMA_M2M));

/*--------------------------- DMAy Channelx CCR Configuration -----------------*/
  /* Get the DMAy_Channelx CCR value */
  tmpreg = DMAy_Channelx->CCR;
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	60fb      	str	r3, [r7, #12]
  /* Clear MEM2MEM, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= CCR_CLEAR_Mask;
 8000890:	68fb      	ldr	r3, [r7, #12]
 8000892:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8000896:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800089a:	60fb      	str	r3, [r7, #12]
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 800089c:	683b      	ldr	r3, [r7, #0]
 800089e:	689a      	ldr	r2, [r3, #8]
 80008a0:	683b      	ldr	r3, [r7, #0]
 80008a2:	6a1b      	ldr	r3, [r3, #32]
 80008a4:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80008a6:	683b      	ldr	r3, [r7, #0]
 80008a8:	691b      	ldr	r3, [r3, #16]
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 80008aa:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80008ac:	683b      	ldr	r3, [r7, #0]
 80008ae:	695b      	ldr	r3, [r3, #20]
 80008b0:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80008b2:	683b      	ldr	r3, [r7, #0]
 80008b4:	699b      	ldr	r3, [r3, #24]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80008b6:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80008b8:	683b      	ldr	r3, [r7, #0]
 80008ba:	69db      	ldr	r3, [r3, #28]
 80008bc:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
 80008be:	683b      	ldr	r3, [r7, #0]
 80008c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80008c2:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
 80008c4:	683b      	ldr	r3, [r7, #0]
 80008c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80008c8:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 80008ca:	68fa      	ldr	r2, [r7, #12]
 80008cc:	4313      	orrs	r3, r2
 80008ce:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Channelx CCR */
  DMAy_Channelx->CCR = tmpreg;
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	68fa      	ldr	r2, [r7, #12]
 80008d4:	601a      	str	r2, [r3, #0]

/*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/
  /* Write to DMAy Channelx CNDTR */
  DMAy_Channelx->CNDTR = DMA_InitStruct->DMA_BufferSize;
 80008d6:	683b      	ldr	r3, [r7, #0]
 80008d8:	68da      	ldr	r2, [r3, #12]
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	605a      	str	r2, [r3, #4]

/*--------------------------- DMAy Channelx CPAR Configuration ----------------*/
  /* Write to DMAy Channelx CPAR */
  DMAy_Channelx->CPAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 80008de:	683b      	ldr	r3, [r7, #0]
 80008e0:	681a      	ldr	r2, [r3, #0]
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	609a      	str	r2, [r3, #8]

/*--------------------------- DMAy Channelx CMAR Configuration ----------------*/
  /* Write to DMAy Channelx CMAR */
  DMAy_Channelx->CMAR = DMA_InitStruct->DMA_MemoryBaseAddr;
 80008e6:	683b      	ldr	r3, [r7, #0]
 80008e8:	685a      	ldr	r2, [r3, #4]
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	60da      	str	r2, [r3, #12]
}
 80008ee:	bf00      	nop
 80008f0:	3714      	adds	r7, #20
 80008f2:	46bd      	mov	sp, r7
 80008f4:	bc80      	pop	{r7}
 80008f6:	4770      	bx	lr

080008f8 <DMA_Cmd>:
  * @param  NewState: new state of the DMAy Channelx. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DMA_Cmd(DMA_Channel_TypeDef* DMAy_Channelx, FunctionalState NewState)
{
 80008f8:	b480      	push	{r7}
 80008fa:	b083      	sub	sp, #12
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
 8000900:	460b      	mov	r3, r1
 8000902:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000904:	78fb      	ldrb	r3, [r7, #3]
 8000906:	2b00      	cmp	r3, #0
 8000908:	d006      	beq.n	8000918 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Channelx */
    DMAy_Channelx->CCR |= DMA_CCR1_EN;
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	f043 0201 	orr.w	r2, r3, #1
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Channelx */
    DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR1_EN);
  }
}
 8000916:	e006      	b.n	8000926 <DMA_Cmd+0x2e>
    DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR1_EN);
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	681a      	ldr	r2, [r3, #0]
 800091c:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8000920:	4013      	ands	r3, r2
 8000922:	687a      	ldr	r2, [r7, #4]
 8000924:	6013      	str	r3, [r2, #0]
}
 8000926:	bf00      	nop
 8000928:	370c      	adds	r7, #12
 800092a:	46bd      	mov	sp, r7
 800092c:	bc80      	pop	{r7}
 800092e:	4770      	bx	lr

08000930 <DMA_ITConfig>:
  * @param  NewState: new state of the specified DMA interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DMA_ITConfig(DMA_Channel_TypeDef* DMAy_Channelx, uint32_t DMA_IT, FunctionalState NewState)
{
 8000930:	b480      	push	{r7}
 8000932:	b085      	sub	sp, #20
 8000934:	af00      	add	r7, sp, #0
 8000936:	60f8      	str	r0, [r7, #12]
 8000938:	60b9      	str	r1, [r7, #8]
 800093a:	4613      	mov	r3, r2
 800093c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800093e:	79fb      	ldrb	r3, [r7, #7]
 8000940:	2b00      	cmp	r3, #0
 8000942:	d006      	beq.n	8000952 <DMA_ITConfig+0x22>
  {
    /* Enable the selected DMA interrupts */
    DMAy_Channelx->CCR |= DMA_IT;
 8000944:	68fb      	ldr	r3, [r7, #12]
 8000946:	681a      	ldr	r2, [r3, #0]
 8000948:	68bb      	ldr	r3, [r7, #8]
 800094a:	431a      	orrs	r2, r3
 800094c:	68fb      	ldr	r3, [r7, #12]
 800094e:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMA interrupts */
    DMAy_Channelx->CCR &= ~DMA_IT;
  }
}
 8000950:	e006      	b.n	8000960 <DMA_ITConfig+0x30>
    DMAy_Channelx->CCR &= ~DMA_IT;
 8000952:	68fb      	ldr	r3, [r7, #12]
 8000954:	681a      	ldr	r2, [r3, #0]
 8000956:	68bb      	ldr	r3, [r7, #8]
 8000958:	43db      	mvns	r3, r3
 800095a:	401a      	ands	r2, r3
 800095c:	68fb      	ldr	r3, [r7, #12]
 800095e:	601a      	str	r2, [r3, #0]
}
 8000960:	bf00      	nop
 8000962:	3714      	adds	r7, #20
 8000964:	46bd      	mov	sp, r7
 8000966:	bc80      	pop	{r7}
 8000968:	4770      	bx	lr

0800096a <DMA_SetCurrDataCounter>:
  *         transfer.   
  * @note   This function can only be used when the DMAy_Channelx is disabled.                 
  * @retval None.
  */
void DMA_SetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx, uint16_t DataNumber)
{
 800096a:	b480      	push	{r7}
 800096c:	b083      	sub	sp, #12
 800096e:	af00      	add	r7, sp, #0
 8000970:	6078      	str	r0, [r7, #4]
 8000972:	460b      	mov	r3, r1
 8000974:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  
/*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/
  /* Write to DMAy Channelx CNDTR */
  DMAy_Channelx->CNDTR = DataNumber;  
 8000976:	887a      	ldrh	r2, [r7, #2]
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	605a      	str	r2, [r3, #4]
}
 800097c:	bf00      	nop
 800097e:	370c      	adds	r7, #12
 8000980:	46bd      	mov	sp, r7
 8000982:	bc80      	pop	{r7}
 8000984:	4770      	bx	lr

08000986 <DMA_GetCurrDataCounter>:
  *   x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel.
  * @retval The number of remaining data units in the current DMAy Channelx
  *         transfer.
  */
uint16_t DMA_GetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx)
{
 8000986:	b480      	push	{r7}
 8000988:	b083      	sub	sp, #12
 800098a:	af00      	add	r7, sp, #0
 800098c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  /* Return the number of remaining data units for DMAy Channelx */
  return ((uint16_t)(DMAy_Channelx->CNDTR));
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	685b      	ldr	r3, [r3, #4]
 8000992:	b29b      	uxth	r3, r3
}
 8000994:	4618      	mov	r0, r3
 8000996:	370c      	adds	r7, #12
 8000998:	46bd      	mov	sp, r7
 800099a:	bc80      	pop	{r7}
 800099c:	4770      	bx	lr
	...

080009a0 <DMA_ClearFlag>:
  *     @arg DMA2_FLAG_HT5: DMA2 Channel5 half transfer flag.
  *     @arg DMA2_FLAG_TE5: DMA2 Channel5 transfer error flag.
  * @retval None
  */
void DMA_ClearFlag(uint32_t DMAy_FLAG)
{
 80009a0:	b480      	push	{r7}
 80009a2:	b083      	sub	sp, #12
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_CLEAR_FLAG(DMAy_FLAG));

  /* Calculate the used DMAy */
  if ((DMAy_FLAG & FLAG_Mask) != (uint32_t)RESET)
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d003      	beq.n	80009ba <DMA_ClearFlag+0x1a>
  {
    /* Clear the selected DMAy flags */
    DMA2->IFCR = DMAy_FLAG;
 80009b2:	4a06      	ldr	r2, [pc, #24]	; (80009cc <DMA_ClearFlag+0x2c>)
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	6053      	str	r3, [r2, #4]
  else
  {
    /* Clear the selected DMAy flags */
    DMA1->IFCR = DMAy_FLAG;
  }
}
 80009b8:	e002      	b.n	80009c0 <DMA_ClearFlag+0x20>
    DMA1->IFCR = DMAy_FLAG;
 80009ba:	4a05      	ldr	r2, [pc, #20]	; (80009d0 <DMA_ClearFlag+0x30>)
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	6053      	str	r3, [r2, #4]
}
 80009c0:	bf00      	nop
 80009c2:	370c      	adds	r7, #12
 80009c4:	46bd      	mov	sp, r7
 80009c6:	bc80      	pop	{r7}
 80009c8:	4770      	bx	lr
 80009ca:	bf00      	nop
 80009cc:	40020400 	.word	0x40020400
 80009d0:	40020000 	.word	0x40020000

080009d4 <DMA_ClearITPendingBit>:
  *     @arg DMA2_IT_HT5: DMA2 Channel5 half transfer interrupt.
  *     @arg DMA2_IT_TE5: DMA2 Channel5 transfer error interrupt.
  * @retval None
  */
void DMA_ClearITPendingBit(uint32_t DMAy_IT)
{
 80009d4:	b480      	push	{r7}
 80009d6:	b083      	sub	sp, #12
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_CLEAR_IT(DMAy_IT));

  /* Calculate the used DMAy */
  if ((DMAy_IT & FLAG_Mask) != (uint32_t)RESET)
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d003      	beq.n	80009ee <DMA_ClearITPendingBit+0x1a>
  {
    /* Clear the selected DMAy interrupt pending bits */
    DMA2->IFCR = DMAy_IT;
 80009e6:	4a06      	ldr	r2, [pc, #24]	; (8000a00 <DMA_ClearITPendingBit+0x2c>)
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	6053      	str	r3, [r2, #4]
  else
  {
    /* Clear the selected DMAy interrupt pending bits */
    DMA1->IFCR = DMAy_IT;
  }
}
 80009ec:	e002      	b.n	80009f4 <DMA_ClearITPendingBit+0x20>
    DMA1->IFCR = DMAy_IT;
 80009ee:	4a05      	ldr	r2, [pc, #20]	; (8000a04 <DMA_ClearITPendingBit+0x30>)
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	6053      	str	r3, [r2, #4]
}
 80009f4:	bf00      	nop
 80009f6:	370c      	adds	r7, #12
 80009f8:	46bd      	mov	sp, r7
 80009fa:	bc80      	pop	{r7}
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop
 8000a00:	40020400 	.word	0x40020400
 8000a04:	40020000 	.word	0x40020000

08000a08 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000a08:	b480      	push	{r7}
 8000a0a:	b089      	sub	sp, #36	; 0x24
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
 8000a10:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 8000a12:	2300      	movs	r3, #0
 8000a14:	61fb      	str	r3, [r7, #28]
 8000a16:	2300      	movs	r3, #0
 8000a18:	613b      	str	r3, [r7, #16]
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	61bb      	str	r3, [r7, #24]
 8000a1e:	2300      	movs	r3, #0
 8000a20:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
 8000a22:	2300      	movs	r3, #0
 8000a24:	617b      	str	r3, [r7, #20]
 8000a26:	2300      	movs	r3, #0
 8000a28:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 8000a2a:	683b      	ldr	r3, [r7, #0]
 8000a2c:	78db      	ldrb	r3, [r3, #3]
 8000a2e:	f003 030f 	and.w	r3, r3, #15
 8000a32:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 8000a34:	683b      	ldr	r3, [r7, #0]
 8000a36:	78db      	ldrb	r3, [r3, #3]
 8000a38:	f003 0310 	and.w	r3, r3, #16
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d005      	beq.n	8000a4c <GPIO_Init+0x44>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 8000a40:	683b      	ldr	r3, [r7, #0]
 8000a42:	789b      	ldrb	r3, [r3, #2]
 8000a44:	461a      	mov	r2, r3
 8000a46:	69fb      	ldr	r3, [r7, #28]
 8000a48:	4313      	orrs	r3, r2
 8000a4a:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 8000a4c:	683b      	ldr	r3, [r7, #0]
 8000a4e:	881b      	ldrh	r3, [r3, #0]
 8000a50:	b2db      	uxtb	r3, r3
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d044      	beq.n	8000ae0 <GPIO_Init+0xd8>
  {
    tmpreg = GPIOx->CRL;
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	61bb      	str	r3, [r7, #24]
 8000a60:	e038      	b.n	8000ad4 <GPIO_Init+0xcc>
    {
      pos = ((uint32_t)0x01) << pinpos;
 8000a62:	2201      	movs	r2, #1
 8000a64:	69bb      	ldr	r3, [r7, #24]
 8000a66:	fa02 f303 	lsl.w	r3, r2, r3
 8000a6a:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000a6c:	683b      	ldr	r3, [r7, #0]
 8000a6e:	881b      	ldrh	r3, [r3, #0]
 8000a70:	461a      	mov	r2, r3
 8000a72:	68fb      	ldr	r3, [r7, #12]
 8000a74:	4013      	ands	r3, r2
 8000a76:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8000a78:	693a      	ldr	r2, [r7, #16]
 8000a7a:	68fb      	ldr	r3, [r7, #12]
 8000a7c:	429a      	cmp	r2, r3
 8000a7e:	d126      	bne.n	8000ace <GPIO_Init+0xc6>
      {
        pos = pinpos << 2;
 8000a80:	69bb      	ldr	r3, [r7, #24]
 8000a82:	009b      	lsls	r3, r3, #2
 8000a84:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8000a86:	220f      	movs	r2, #15
 8000a88:	68fb      	ldr	r3, [r7, #12]
 8000a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a8e:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8000a90:	68bb      	ldr	r3, [r7, #8]
 8000a92:	43db      	mvns	r3, r3
 8000a94:	697a      	ldr	r2, [r7, #20]
 8000a96:	4013      	ands	r3, r2
 8000a98:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8000a9a:	69fa      	ldr	r2, [r7, #28]
 8000a9c:	68fb      	ldr	r3, [r7, #12]
 8000a9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000aa2:	697a      	ldr	r2, [r7, #20]
 8000aa4:	4313      	orrs	r3, r2
 8000aa6:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8000aa8:	683b      	ldr	r3, [r7, #0]
 8000aaa:	78db      	ldrb	r3, [r3, #3]
 8000aac:	2b28      	cmp	r3, #40	; 0x28
 8000aae:	d105      	bne.n	8000abc <GPIO_Init+0xb4>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 8000ab0:	2201      	movs	r2, #1
 8000ab2:	69bb      	ldr	r3, [r7, #24]
 8000ab4:	409a      	lsls	r2, r3
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	615a      	str	r2, [r3, #20]
 8000aba:	e008      	b.n	8000ace <GPIO_Init+0xc6>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8000abc:	683b      	ldr	r3, [r7, #0]
 8000abe:	78db      	ldrb	r3, [r3, #3]
 8000ac0:	2b48      	cmp	r3, #72	; 0x48
 8000ac2:	d104      	bne.n	8000ace <GPIO_Init+0xc6>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 8000ac4:	2201      	movs	r2, #1
 8000ac6:	69bb      	ldr	r3, [r7, #24]
 8000ac8:	409a      	lsls	r2, r3
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000ace:	69bb      	ldr	r3, [r7, #24]
 8000ad0:	3301      	adds	r3, #1
 8000ad2:	61bb      	str	r3, [r7, #24]
 8000ad4:	69bb      	ldr	r3, [r7, #24]
 8000ad6:	2b07      	cmp	r3, #7
 8000ad8:	d9c3      	bls.n	8000a62 <GPIO_Init+0x5a>
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	697a      	ldr	r2, [r7, #20]
 8000ade:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8000ae0:	683b      	ldr	r3, [r7, #0]
 8000ae2:	881b      	ldrh	r3, [r3, #0]
 8000ae4:	2bff      	cmp	r3, #255	; 0xff
 8000ae6:	d946      	bls.n	8000b76 <GPIO_Init+0x16e>
  {
    tmpreg = GPIOx->CRH;
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	685b      	ldr	r3, [r3, #4]
 8000aec:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000aee:	2300      	movs	r3, #0
 8000af0:	61bb      	str	r3, [r7, #24]
 8000af2:	e03a      	b.n	8000b6a <GPIO_Init+0x162>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 8000af4:	69bb      	ldr	r3, [r7, #24]
 8000af6:	3308      	adds	r3, #8
 8000af8:	2201      	movs	r2, #1
 8000afa:	fa02 f303 	lsl.w	r3, r2, r3
 8000afe:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8000b00:	683b      	ldr	r3, [r7, #0]
 8000b02:	881b      	ldrh	r3, [r3, #0]
 8000b04:	461a      	mov	r2, r3
 8000b06:	68fb      	ldr	r3, [r7, #12]
 8000b08:	4013      	ands	r3, r2
 8000b0a:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8000b0c:	693a      	ldr	r2, [r7, #16]
 8000b0e:	68fb      	ldr	r3, [r7, #12]
 8000b10:	429a      	cmp	r2, r3
 8000b12:	d127      	bne.n	8000b64 <GPIO_Init+0x15c>
      {
        pos = pinpos << 2;
 8000b14:	69bb      	ldr	r3, [r7, #24]
 8000b16:	009b      	lsls	r3, r3, #2
 8000b18:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8000b1a:	220f      	movs	r2, #15
 8000b1c:	68fb      	ldr	r3, [r7, #12]
 8000b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b22:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8000b24:	68bb      	ldr	r3, [r7, #8]
 8000b26:	43db      	mvns	r3, r3
 8000b28:	697a      	ldr	r2, [r7, #20]
 8000b2a:	4013      	ands	r3, r2
 8000b2c:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8000b2e:	69fa      	ldr	r2, [r7, #28]
 8000b30:	68fb      	ldr	r3, [r7, #12]
 8000b32:	fa02 f303 	lsl.w	r3, r2, r3
 8000b36:	697a      	ldr	r2, [r7, #20]
 8000b38:	4313      	orrs	r3, r2
 8000b3a:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8000b3c:	683b      	ldr	r3, [r7, #0]
 8000b3e:	78db      	ldrb	r3, [r3, #3]
 8000b40:	2b28      	cmp	r3, #40	; 0x28
 8000b42:	d105      	bne.n	8000b50 <GPIO_Init+0x148>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8000b44:	69bb      	ldr	r3, [r7, #24]
 8000b46:	3308      	adds	r3, #8
 8000b48:	2201      	movs	r2, #1
 8000b4a:	409a      	lsls	r2, r3
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8000b50:	683b      	ldr	r3, [r7, #0]
 8000b52:	78db      	ldrb	r3, [r3, #3]
 8000b54:	2b48      	cmp	r3, #72	; 0x48
 8000b56:	d105      	bne.n	8000b64 <GPIO_Init+0x15c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8000b58:	69bb      	ldr	r3, [r7, #24]
 8000b5a:	3308      	adds	r3, #8
 8000b5c:	2201      	movs	r2, #1
 8000b5e:	409a      	lsls	r2, r3
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000b64:	69bb      	ldr	r3, [r7, #24]
 8000b66:	3301      	adds	r3, #1
 8000b68:	61bb      	str	r3, [r7, #24]
 8000b6a:	69bb      	ldr	r3, [r7, #24]
 8000b6c:	2b07      	cmp	r3, #7
 8000b6e:	d9c1      	bls.n	8000af4 <GPIO_Init+0xec>
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	697a      	ldr	r2, [r7, #20]
 8000b74:	605a      	str	r2, [r3, #4]
  }
}
 8000b76:	bf00      	nop
 8000b78:	3724      	adds	r7, #36	; 0x24
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	bc80      	pop	{r7}
 8000b7e:	4770      	bx	lr

08000b80 <RCC_ADCCLKConfig>:
  *     @arg RCC_PCLK2_Div6: ADC clock = PCLK2/6
  *     @arg RCC_PCLK2_Div8: ADC clock = PCLK2/8
  * @retval None
  */
void RCC_ADCCLKConfig(uint32_t RCC_PCLK2)
{
 8000b80:	b480      	push	{r7}
 8000b82:	b085      	sub	sp, #20
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PCLK2));
  tmpreg = RCC->CFGR;
 8000b8c:	4b09      	ldr	r3, [pc, #36]	; (8000bb4 <RCC_ADCCLKConfig+0x34>)
 8000b8e:	685b      	ldr	r3, [r3, #4]
 8000b90:	60fb      	str	r3, [r7, #12]
  /* Clear ADCPRE[1:0] bits */
  tmpreg &= CFGR_ADCPRE_Reset_Mask;
 8000b92:	68fb      	ldr	r3, [r7, #12]
 8000b94:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000b98:	60fb      	str	r3, [r7, #12]
  /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
  tmpreg |= RCC_PCLK2;
 8000b9a:	68fa      	ldr	r2, [r7, #12]
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	4313      	orrs	r3, r2
 8000ba0:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000ba2:	4a04      	ldr	r2, [pc, #16]	; (8000bb4 <RCC_ADCCLKConfig+0x34>)
 8000ba4:	68fb      	ldr	r3, [r7, #12]
 8000ba6:	6053      	str	r3, [r2, #4]
}
 8000ba8:	bf00      	nop
 8000baa:	3714      	adds	r7, #20
 8000bac:	46bd      	mov	sp, r7
 8000bae:	bc80      	pop	{r7}
 8000bb0:	4770      	bx	lr
 8000bb2:	bf00      	nop
 8000bb4:	40021000 	.word	0x40021000

08000bb8 <RCC_GetClocksFreq>:
  * @note   The result of this function could be not correct when using 
  *         fractional value for HSE crystal.  
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	b087      	sub	sp, #28
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	617b      	str	r3, [r7, #20]
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	613b      	str	r3, [r7, #16]
 8000bc8:	2300      	movs	r3, #0
 8000bca:	60fb      	str	r3, [r7, #12]
 8000bcc:	2300      	movs	r3, #0
 8000bce:	60bb      	str	r3, [r7, #8]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8000bd0:	4b4c      	ldr	r3, [pc, #304]	; (8000d04 <RCC_GetClocksFreq+0x14c>)
 8000bd2:	685b      	ldr	r3, [r3, #4]
 8000bd4:	f003 030c 	and.w	r3, r3, #12
 8000bd8:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
 8000bda:	697b      	ldr	r3, [r7, #20]
 8000bdc:	2b04      	cmp	r3, #4
 8000bde:	d007      	beq.n	8000bf0 <RCC_GetClocksFreq+0x38>
 8000be0:	2b08      	cmp	r3, #8
 8000be2:	d009      	beq.n	8000bf8 <RCC_GetClocksFreq+0x40>
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d133      	bne.n	8000c50 <RCC_GetClocksFreq+0x98>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	4a47      	ldr	r2, [pc, #284]	; (8000d08 <RCC_GetClocksFreq+0x150>)
 8000bec:	601a      	str	r2, [r3, #0]
      break;
 8000bee:	e033      	b.n	8000c58 <RCC_GetClocksFreq+0xa0>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	4a45      	ldr	r2, [pc, #276]	; (8000d08 <RCC_GetClocksFreq+0x150>)
 8000bf4:	601a      	str	r2, [r3, #0]
      break;
 8000bf6:	e02f      	b.n	8000c58 <RCC_GetClocksFreq+0xa0>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 8000bf8:	4b42      	ldr	r3, [pc, #264]	; (8000d04 <RCC_GetClocksFreq+0x14c>)
 8000bfa:	685b      	ldr	r3, [r3, #4]
 8000bfc:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8000c00:	613b      	str	r3, [r7, #16]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 8000c02:	4b40      	ldr	r3, [pc, #256]	; (8000d04 <RCC_GetClocksFreq+0x14c>)
 8000c04:	685b      	ldr	r3, [r3, #4]
 8000c06:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c0a:	60fb      	str	r3, [r7, #12]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 8000c0c:	693b      	ldr	r3, [r7, #16]
 8000c0e:	0c9b      	lsrs	r3, r3, #18
 8000c10:	3302      	adds	r3, #2
 8000c12:	613b      	str	r3, [r7, #16]
      
      if (pllsource == 0x00)
 8000c14:	68fb      	ldr	r3, [r7, #12]
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d106      	bne.n	8000c28 <RCC_GetClocksFreq+0x70>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 8000c1a:	693b      	ldr	r3, [r7, #16]
 8000c1c:	4a3b      	ldr	r2, [pc, #236]	; (8000d0c <RCC_GetClocksFreq+0x154>)
 8000c1e:	fb02 f203 	mul.w	r2, r2, r3
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 8000c26:	e017      	b.n	8000c58 <RCC_GetClocksFreq+0xa0>
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 8000c28:	4b36      	ldr	r3, [pc, #216]	; (8000d04 <RCC_GetClocksFreq+0x14c>)
 8000c2a:	685b      	ldr	r3, [r3, #4]
 8000c2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d006      	beq.n	8000c42 <RCC_GetClocksFreq+0x8a>
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 8000c34:	693b      	ldr	r3, [r7, #16]
 8000c36:	4a35      	ldr	r2, [pc, #212]	; (8000d0c <RCC_GetClocksFreq+0x154>)
 8000c38:	fb02 f203 	mul.w	r2, r2, r3
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	601a      	str	r2, [r3, #0]
      break;
 8000c40:	e00a      	b.n	8000c58 <RCC_GetClocksFreq+0xa0>
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 8000c42:	693b      	ldr	r3, [r7, #16]
 8000c44:	4a30      	ldr	r2, [pc, #192]	; (8000d08 <RCC_GetClocksFreq+0x150>)
 8000c46:	fb02 f203 	mul.w	r2, r2, r3
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	601a      	str	r2, [r3, #0]
      break;
 8000c4e:	e003      	b.n	8000c58 <RCC_GetClocksFreq+0xa0>

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	4a2d      	ldr	r2, [pc, #180]	; (8000d08 <RCC_GetClocksFreq+0x150>)
 8000c54:	601a      	str	r2, [r3, #0]
      break;
 8000c56:	bf00      	nop
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8000c58:	4b2a      	ldr	r3, [pc, #168]	; (8000d04 <RCC_GetClocksFreq+0x14c>)
 8000c5a:	685b      	ldr	r3, [r3, #4]
 8000c5c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000c60:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 4;
 8000c62:	697b      	ldr	r3, [r7, #20]
 8000c64:	091b      	lsrs	r3, r3, #4
 8000c66:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8000c68:	4a29      	ldr	r2, [pc, #164]	; (8000d10 <RCC_GetClocksFreq+0x158>)
 8000c6a:	697b      	ldr	r3, [r7, #20]
 8000c6c:	4413      	add	r3, r2
 8000c6e:	781b      	ldrb	r3, [r3, #0]
 8000c70:	b2db      	uxtb	r3, r3
 8000c72:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	681a      	ldr	r2, [r3, #0]
 8000c78:	68bb      	ldr	r3, [r7, #8]
 8000c7a:	40da      	lsrs	r2, r3
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	605a      	str	r2, [r3, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 8000c80:	4b20      	ldr	r3, [pc, #128]	; (8000d04 <RCC_GetClocksFreq+0x14c>)
 8000c82:	685b      	ldr	r3, [r3, #4]
 8000c84:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000c88:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 8;
 8000c8a:	697b      	ldr	r3, [r7, #20]
 8000c8c:	0a1b      	lsrs	r3, r3, #8
 8000c8e:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8000c90:	4a1f      	ldr	r2, [pc, #124]	; (8000d10 <RCC_GetClocksFreq+0x158>)
 8000c92:	697b      	ldr	r3, [r7, #20]
 8000c94:	4413      	add	r3, r2
 8000c96:	781b      	ldrb	r3, [r3, #0]
 8000c98:	b2db      	uxtb	r3, r3
 8000c9a:	60bb      	str	r3, [r7, #8]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	685a      	ldr	r2, [r3, #4]
 8000ca0:	68bb      	ldr	r3, [r7, #8]
 8000ca2:	40da      	lsrs	r2, r3
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	609a      	str	r2, [r3, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 8000ca8:	4b16      	ldr	r3, [pc, #88]	; (8000d04 <RCC_GetClocksFreq+0x14c>)
 8000caa:	685b      	ldr	r3, [r3, #4]
 8000cac:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8000cb0:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 11;
 8000cb2:	697b      	ldr	r3, [r7, #20]
 8000cb4:	0adb      	lsrs	r3, r3, #11
 8000cb6:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8000cb8:	4a15      	ldr	r2, [pc, #84]	; (8000d10 <RCC_GetClocksFreq+0x158>)
 8000cba:	697b      	ldr	r3, [r7, #20]
 8000cbc:	4413      	add	r3, r2
 8000cbe:	781b      	ldrb	r3, [r3, #0]
 8000cc0:	b2db      	uxtb	r3, r3
 8000cc2:	60bb      	str	r3, [r7, #8]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	685a      	ldr	r2, [r3, #4]
 8000cc8:	68bb      	ldr	r3, [r7, #8]
 8000cca:	40da      	lsrs	r2, r3
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	60da      	str	r2, [r3, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8000cd0:	4b0c      	ldr	r3, [pc, #48]	; (8000d04 <RCC_GetClocksFreq+0x14c>)
 8000cd2:	685b      	ldr	r3, [r3, #4]
 8000cd4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000cd8:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 14;
 8000cda:	697b      	ldr	r3, [r7, #20]
 8000cdc:	0b9b      	lsrs	r3, r3, #14
 8000cde:	617b      	str	r3, [r7, #20]
  presc = ADCPrescTable[tmp];
 8000ce0:	4a0c      	ldr	r2, [pc, #48]	; (8000d14 <RCC_GetClocksFreq+0x15c>)
 8000ce2:	697b      	ldr	r3, [r7, #20]
 8000ce4:	4413      	add	r3, r2
 8000ce6:	781b      	ldrb	r3, [r3, #0]
 8000ce8:	b2db      	uxtb	r3, r3
 8000cea:	60bb      	str	r3, [r7, #8]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	68da      	ldr	r2, [r3, #12]
 8000cf0:	68bb      	ldr	r3, [r7, #8]
 8000cf2:	fbb2 f2f3 	udiv	r2, r2, r3
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	611a      	str	r2, [r3, #16]
}
 8000cfa:	bf00      	nop
 8000cfc:	371c      	adds	r7, #28
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	bc80      	pop	{r7}
 8000d02:	4770      	bx	lr
 8000d04:	40021000 	.word	0x40021000
 8000d08:	007a1200 	.word	0x007a1200
 8000d0c:	003d0900 	.word	0x003d0900
 8000d10:	20000000 	.word	0x20000000
 8000d14:	20000010 	.word	0x20000010

08000d18 <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	b083      	sub	sp, #12
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
 8000d20:	460b      	mov	r3, r1
 8000d22:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000d24:	78fb      	ldrb	r3, [r7, #3]
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d006      	beq.n	8000d38 <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8000d2a:	4909      	ldr	r1, [pc, #36]	; (8000d50 <RCC_AHBPeriphClockCmd+0x38>)
 8000d2c:	4b08      	ldr	r3, [pc, #32]	; (8000d50 <RCC_AHBPeriphClockCmd+0x38>)
 8000d2e:	695a      	ldr	r2, [r3, #20]
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	4313      	orrs	r3, r2
 8000d34:	614b      	str	r3, [r1, #20]
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
  }
}
 8000d36:	e006      	b.n	8000d46 <RCC_AHBPeriphClockCmd+0x2e>
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8000d38:	4905      	ldr	r1, [pc, #20]	; (8000d50 <RCC_AHBPeriphClockCmd+0x38>)
 8000d3a:	4b05      	ldr	r3, [pc, #20]	; (8000d50 <RCC_AHBPeriphClockCmd+0x38>)
 8000d3c:	695a      	ldr	r2, [r3, #20]
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	43db      	mvns	r3, r3
 8000d42:	4013      	ands	r3, r2
 8000d44:	614b      	str	r3, [r1, #20]
}
 8000d46:	bf00      	nop
 8000d48:	370c      	adds	r7, #12
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bc80      	pop	{r7}
 8000d4e:	4770      	bx	lr
 8000d50:	40021000 	.word	0x40021000

08000d54 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000d54:	b480      	push	{r7}
 8000d56:	b083      	sub	sp, #12
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
 8000d5c:	460b      	mov	r3, r1
 8000d5e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000d60:	78fb      	ldrb	r3, [r7, #3]
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d006      	beq.n	8000d74 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000d66:	4909      	ldr	r1, [pc, #36]	; (8000d8c <RCC_APB2PeriphClockCmd+0x38>)
 8000d68:	4b08      	ldr	r3, [pc, #32]	; (8000d8c <RCC_APB2PeriphClockCmd+0x38>)
 8000d6a:	699a      	ldr	r2, [r3, #24]
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	4313      	orrs	r3, r2
 8000d70:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8000d72:	e006      	b.n	8000d82 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000d74:	4905      	ldr	r1, [pc, #20]	; (8000d8c <RCC_APB2PeriphClockCmd+0x38>)
 8000d76:	4b05      	ldr	r3, [pc, #20]	; (8000d8c <RCC_APB2PeriphClockCmd+0x38>)
 8000d78:	699a      	ldr	r2, [r3, #24]
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	43db      	mvns	r3, r3
 8000d7e:	4013      	ands	r3, r2
 8000d80:	618b      	str	r3, [r1, #24]
}
 8000d82:	bf00      	nop
 8000d84:	370c      	adds	r7, #12
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bc80      	pop	{r7}
 8000d8a:	4770      	bx	lr
 8000d8c:	40021000 	.word	0x40021000

08000d90 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000d90:	b480      	push	{r7}
 8000d92:	b083      	sub	sp, #12
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
 8000d98:	460b      	mov	r3, r1
 8000d9a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000d9c:	78fb      	ldrb	r3, [r7, #3]
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d006      	beq.n	8000db0 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000da2:	4909      	ldr	r1, [pc, #36]	; (8000dc8 <RCC_APB1PeriphClockCmd+0x38>)
 8000da4:	4b08      	ldr	r3, [pc, #32]	; (8000dc8 <RCC_APB1PeriphClockCmd+0x38>)
 8000da6:	69da      	ldr	r2, [r3, #28]
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	4313      	orrs	r3, r2
 8000dac:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8000dae:	e006      	b.n	8000dbe <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000db0:	4905      	ldr	r1, [pc, #20]	; (8000dc8 <RCC_APB1PeriphClockCmd+0x38>)
 8000db2:	4b05      	ldr	r3, [pc, #20]	; (8000dc8 <RCC_APB1PeriphClockCmd+0x38>)
 8000db4:	69da      	ldr	r2, [r3, #28]
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	43db      	mvns	r3, r3
 8000dba:	4013      	ands	r3, r2
 8000dbc:	61cb      	str	r3, [r1, #28]
}
 8000dbe:	bf00      	nop
 8000dc0:	370c      	adds	r7, #12
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bc80      	pop	{r7}
 8000dc6:	4770      	bx	lr
 8000dc8:	40021000 	.word	0x40021000

08000dcc <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	b083      	sub	sp, #12
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
 8000dd4:	460b      	mov	r3, r1
 8000dd6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000dd8:	78fb      	ldrb	r3, [r7, #3]
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d006      	beq.n	8000dec <RCC_APB2PeriphResetCmd+0x20>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8000dde:	4909      	ldr	r1, [pc, #36]	; (8000e04 <RCC_APB2PeriphResetCmd+0x38>)
 8000de0:	4b08      	ldr	r3, [pc, #32]	; (8000e04 <RCC_APB2PeriphResetCmd+0x38>)
 8000de2:	68da      	ldr	r2, [r3, #12]
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	4313      	orrs	r3, r2
 8000de8:	60cb      	str	r3, [r1, #12]
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
  }
}
 8000dea:	e006      	b.n	8000dfa <RCC_APB2PeriphResetCmd+0x2e>
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8000dec:	4905      	ldr	r1, [pc, #20]	; (8000e04 <RCC_APB2PeriphResetCmd+0x38>)
 8000dee:	4b05      	ldr	r3, [pc, #20]	; (8000e04 <RCC_APB2PeriphResetCmd+0x38>)
 8000df0:	68da      	ldr	r2, [r3, #12]
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	43db      	mvns	r3, r3
 8000df6:	4013      	ands	r3, r2
 8000df8:	60cb      	str	r3, [r1, #12]
}
 8000dfa:	bf00      	nop
 8000dfc:	370c      	adds	r7, #12
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bc80      	pop	{r7}
 8000e02:	4770      	bx	lr
 8000e04:	40021000 	.word	0x40021000

08000e08 <USART_Init>:
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b08c      	sub	sp, #48	; 0x30
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
 8000e10:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8000e12:	2300      	movs	r3, #0
 8000e14:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000e16:	2300      	movs	r3, #0
 8000e18:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t integerdivider = 0x00;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fractionaldivider = 0x00;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	623b      	str	r3, [r7, #32]
  uint32_t usartxbase = 0;
 8000e22:	2300      	movs	r3, #0
 8000e24:	61fb      	str	r3, [r7, #28]
  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }

  usartxbase = (uint32_t)USARTx;
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	61fb      	str	r3, [r7, #28]

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	8a1b      	ldrh	r3, [r3, #16]
 8000e2e:	b29b      	uxth	r3, r3
 8000e30:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 8000e32:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000e34:	f64c 73ff 	movw	r3, #53247	; 0xcfff
 8000e38:	4013      	ands	r3, r2
 8000e3a:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8000e3c:	683b      	ldr	r3, [r7, #0]
 8000e3e:	88db      	ldrh	r3, [r3, #6]
 8000e40:	461a      	mov	r2, r3
 8000e42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e44:	4313      	orrs	r3, r2
 8000e46:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8000e48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e4a:	b29a      	uxth	r2, r3
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	899b      	ldrh	r3, [r3, #12]
 8000e54:	b29b      	uxth	r3, r3
 8000e56:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8000e58:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000e5a:	f64e 13f3 	movw	r3, #59891	; 0xe9f3
 8000e5e:	4013      	ands	r3, r2
 8000e60:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000e62:	683b      	ldr	r3, [r7, #0]
 8000e64:	889a      	ldrh	r2, [r3, #4]
 8000e66:	683b      	ldr	r3, [r7, #0]
 8000e68:	891b      	ldrh	r3, [r3, #8]
 8000e6a:	4313      	orrs	r3, r2
 8000e6c:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8000e6e:	683b      	ldr	r3, [r7, #0]
 8000e70:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000e72:	4313      	orrs	r3, r2
 8000e74:	b29b      	uxth	r3, r3
 8000e76:	461a      	mov	r2, r3
 8000e78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e7a:	4313      	orrs	r3, r2
 8000e7c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8000e7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e80:	b29a      	uxth	r2, r3
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	8a9b      	ldrh	r3, [r3, #20]
 8000e8a:	b29b      	uxth	r3, r3
 8000e8c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 8000e8e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000e90:	f64f 43ff 	movw	r3, #64767	; 0xfcff
 8000e94:	4013      	ands	r3, r2
 8000e96:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8000e98:	683b      	ldr	r3, [r7, #0]
 8000e9a:	899b      	ldrh	r3, [r3, #12]
 8000e9c:	461a      	mov	r2, r3
 8000e9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ea0:	4313      	orrs	r3, r2
 8000ea2:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8000ea4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ea6:	b29a      	uxth	r2, r3
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8000eac:	f107 0308 	add.w	r3, r7, #8
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	f7ff fe81 	bl	8000bb8 <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 8000eb6:	69fb      	ldr	r3, [r7, #28]
 8000eb8:	4a2e      	ldr	r2, [pc, #184]	; (8000f74 <USART_Init+0x16c>)
 8000eba:	4293      	cmp	r3, r2
 8000ebc:	d102      	bne.n	8000ec4 <USART_Init+0xbc>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8000ebe:	697b      	ldr	r3, [r7, #20]
 8000ec0:	62bb      	str	r3, [r7, #40]	; 0x28
 8000ec2:	e001      	b.n	8000ec8 <USART_Init+0xc0>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8000ec4:	693b      	ldr	r3, [r7, #16]
 8000ec6:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	899b      	ldrh	r3, [r3, #12]
 8000ecc:	b29b      	uxth	r3, r3
 8000ece:	b21b      	sxth	r3, r3
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	da0c      	bge.n	8000eee <USART_Init+0xe6>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8000ed4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000ed6:	4613      	mov	r3, r2
 8000ed8:	009b      	lsls	r3, r3, #2
 8000eda:	4413      	add	r3, r2
 8000edc:	009a      	lsls	r2, r3, #2
 8000ede:	441a      	add	r2, r3
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	005b      	lsls	r3, r3, #1
 8000ee6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000eea:	627b      	str	r3, [r7, #36]	; 0x24
 8000eec:	e00b      	b.n	8000f06 <USART_Init+0xfe>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8000eee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000ef0:	4613      	mov	r3, r2
 8000ef2:	009b      	lsls	r3, r3, #2
 8000ef4:	4413      	add	r3, r2
 8000ef6:	009a      	lsls	r2, r3, #2
 8000ef8:	441a      	add	r2, r3
 8000efa:	683b      	ldr	r3, [r7, #0]
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	009b      	lsls	r3, r3, #2
 8000f00:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f04:	627b      	str	r3, [r7, #36]	; 0x24
  }
  tmpreg = (integerdivider / 100) << 4;
 8000f06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f08:	4a1b      	ldr	r2, [pc, #108]	; (8000f78 <USART_Init+0x170>)
 8000f0a:	fba2 2303 	umull	r2, r3, r2, r3
 8000f0e:	095b      	lsrs	r3, r3, #5
 8000f10:	011b      	lsls	r3, r3, #4
 8000f12:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8000f14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f16:	091b      	lsrs	r3, r3, #4
 8000f18:	2264      	movs	r2, #100	; 0x64
 8000f1a:	fb02 f303 	mul.w	r3, r2, r3
 8000f1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000f20:	1ad3      	subs	r3, r2, r3
 8000f22:	623b      	str	r3, [r7, #32]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	899b      	ldrh	r3, [r3, #12]
 8000f28:	b29b      	uxth	r3, r3
 8000f2a:	b21b      	sxth	r3, r3
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	da0c      	bge.n	8000f4a <USART_Init+0x142>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8000f30:	6a3b      	ldr	r3, [r7, #32]
 8000f32:	00db      	lsls	r3, r3, #3
 8000f34:	3332      	adds	r3, #50	; 0x32
 8000f36:	4a10      	ldr	r2, [pc, #64]	; (8000f78 <USART_Init+0x170>)
 8000f38:	fba2 2303 	umull	r2, r3, r2, r3
 8000f3c:	095b      	lsrs	r3, r3, #5
 8000f3e:	f003 0307 	and.w	r3, r3, #7
 8000f42:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000f44:	4313      	orrs	r3, r2
 8000f46:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000f48:	e00b      	b.n	8000f62 <USART_Init+0x15a>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8000f4a:	6a3b      	ldr	r3, [r7, #32]
 8000f4c:	011b      	lsls	r3, r3, #4
 8000f4e:	3332      	adds	r3, #50	; 0x32
 8000f50:	4a09      	ldr	r2, [pc, #36]	; (8000f78 <USART_Init+0x170>)
 8000f52:	fba2 2303 	umull	r2, r3, r2, r3
 8000f56:	095b      	lsrs	r3, r3, #5
 8000f58:	f003 030f 	and.w	r3, r3, #15
 8000f5c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000f5e:	4313      	orrs	r3, r2
 8000f60:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 8000f62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f64:	b29a      	uxth	r2, r3
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	811a      	strh	r2, [r3, #8]
}
 8000f6a:	bf00      	nop
 8000f6c:	3730      	adds	r7, #48	; 0x30
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	40013800 	.word	0x40013800
 8000f78:	51eb851f 	.word	0x51eb851f

08000f7c <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	b083      	sub	sp, #12
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
 8000f84:	460b      	mov	r3, r1
 8000f86:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000f88:	78fb      	ldrb	r3, [r7, #3]
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d008      	beq.n	8000fa0 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	899b      	ldrh	r3, [r3, #12]
 8000f92:	b29b      	uxth	r3, r3
 8000f94:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000f98:	b29a      	uxth	r2, r3
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
  }
}
 8000f9e:	e007      	b.n	8000fb0 <USART_Cmd+0x34>
    USARTx->CR1 &= CR1_UE_Reset;
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	899b      	ldrh	r3, [r3, #12]
 8000fa4:	b29b      	uxth	r3, r3
 8000fa6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000faa:	b29a      	uxth	r2, r3
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	819a      	strh	r2, [r3, #12]
}
 8000fb0:	bf00      	nop
 8000fb2:	370c      	adds	r7, #12
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bc80      	pop	{r7}
 8000fb8:	4770      	bx	lr

08000fba <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8000fba:	b480      	push	{r7}
 8000fbc:	b087      	sub	sp, #28
 8000fbe:	af00      	add	r7, sp, #0
 8000fc0:	6078      	str	r0, [r7, #4]
 8000fc2:	460b      	mov	r3, r1
 8000fc4:	807b      	strh	r3, [r7, #2]
 8000fc6:	4613      	mov	r3, r2
 8000fc8:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	613b      	str	r3, [r7, #16]
 8000fce:	2300      	movs	r3, #0
 8000fd0:	60fb      	str	r3, [r7, #12]
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  usartxbase = (uint32_t)USARTx;
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8000fde:	887b      	ldrh	r3, [r7, #2]
 8000fe0:	b2db      	uxtb	r3, r3
 8000fe2:	095b      	lsrs	r3, r3, #5
 8000fe4:	b2db      	uxtb	r3, r3
 8000fe6:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
 8000fe8:	887b      	ldrh	r3, [r7, #2]
 8000fea:	f003 031f 	and.w	r3, r3, #31
 8000fee:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8000ff0:	2201      	movs	r2, #1
 8000ff2:	68fb      	ldr	r3, [r7, #12]
 8000ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff8:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8000ffa:	693b      	ldr	r3, [r7, #16]
 8000ffc:	2b01      	cmp	r3, #1
 8000ffe:	d103      	bne.n	8001008 <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8001000:	697b      	ldr	r3, [r7, #20]
 8001002:	330c      	adds	r3, #12
 8001004:	617b      	str	r3, [r7, #20]
 8001006:	e009      	b.n	800101c <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8001008:	693b      	ldr	r3, [r7, #16]
 800100a:	2b02      	cmp	r3, #2
 800100c:	d103      	bne.n	8001016 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 800100e:	697b      	ldr	r3, [r7, #20]
 8001010:	3310      	adds	r3, #16
 8001012:	617b      	str	r3, [r7, #20]
 8001014:	e002      	b.n	800101c <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8001016:	697b      	ldr	r3, [r7, #20]
 8001018:	3314      	adds	r3, #20
 800101a:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 800101c:	787b      	ldrb	r3, [r7, #1]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d006      	beq.n	8001030 <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8001022:	697b      	ldr	r3, [r7, #20]
 8001024:	697a      	ldr	r2, [r7, #20]
 8001026:	6811      	ldr	r1, [r2, #0]
 8001028:	68ba      	ldr	r2, [r7, #8]
 800102a:	430a      	orrs	r2, r1
 800102c:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 800102e:	e006      	b.n	800103e <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8001030:	697b      	ldr	r3, [r7, #20]
 8001032:	697a      	ldr	r2, [r7, #20]
 8001034:	6811      	ldr	r1, [r2, #0]
 8001036:	68ba      	ldr	r2, [r7, #8]
 8001038:	43d2      	mvns	r2, r2
 800103a:	400a      	ands	r2, r1
 800103c:	601a      	str	r2, [r3, #0]
}
 800103e:	bf00      	nop
 8001040:	371c      	adds	r7, #28
 8001042:	46bd      	mov	sp, r7
 8001044:	bc80      	pop	{r7}
 8001046:	4770      	bx	lr

08001048 <USART_DMACmd>:
  * @note The DMA mode is not available for UART5 except in the STM32
  *       High density value line devices(STM32F10X_HD_VL).  
  * @retval None
  */
void USART_DMACmd(USART_TypeDef* USARTx, uint16_t USART_DMAReq, FunctionalState NewState)
{
 8001048:	b480      	push	{r7}
 800104a:	b083      	sub	sp, #12
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
 8001050:	460b      	mov	r3, r1
 8001052:	807b      	strh	r3, [r7, #2]
 8001054:	4613      	mov	r3, r2
 8001056:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  if (NewState != DISABLE)
 8001058:	787b      	ldrb	r3, [r7, #1]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d008      	beq.n	8001070 <USART_DMACmd+0x28>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	8a9b      	ldrh	r3, [r3, #20]
 8001062:	b29a      	uxth	r2, r3
 8001064:	887b      	ldrh	r3, [r7, #2]
 8001066:	4313      	orrs	r3, r2
 8001068:	b29a      	uxth	r2, r3
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	829a      	strh	r2, [r3, #20]
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
  }
}
 800106e:	e009      	b.n	8001084 <USART_DMACmd+0x3c>
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	8a9b      	ldrh	r3, [r3, #20]
 8001074:	b29a      	uxth	r2, r3
 8001076:	887b      	ldrh	r3, [r7, #2]
 8001078:	43db      	mvns	r3, r3
 800107a:	b29b      	uxth	r3, r3
 800107c:	4013      	ands	r3, r2
 800107e:	b29a      	uxth	r2, r3
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	829a      	strh	r2, [r3, #20]
}
 8001084:	bf00      	nop
 8001086:	370c      	adds	r7, #12
 8001088:	46bd      	mov	sp, r7
 800108a:	bc80      	pop	{r7}
 800108c:	4770      	bx	lr

0800108e <USART_SendData>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 800108e:	b480      	push	{r7}
 8001090:	b083      	sub	sp, #12
 8001092:	af00      	add	r7, sp, #0
 8001094:	6078      	str	r0, [r7, #4]
 8001096:	460b      	mov	r3, r1
 8001098:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 800109a:	887b      	ldrh	r3, [r7, #2]
 800109c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80010a0:	b29a      	uxth	r2, r3
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	809a      	strh	r2, [r3, #4]
}
 80010a6:	bf00      	nop
 80010a8:	370c      	adds	r7, #12
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bc80      	pop	{r7}
 80010ae:	4770      	bx	lr

080010b0 <USART_ReceiveData>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 80010b0:	b480      	push	{r7}
 80010b2:	b083      	sub	sp, #12
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	889b      	ldrh	r3, [r3, #4]
 80010bc:	b29b      	uxth	r3, r3
 80010be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80010c2:	b29b      	uxth	r3, r3
}
 80010c4:	4618      	mov	r0, r3
 80010c6:	370c      	adds	r7, #12
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bc80      	pop	{r7}
 80010cc:	4770      	bx	lr

080010ce <USART_GetITStatus>:
  *     @arg USART_IT_FE:   Framing Error interrupt
  *     @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 80010ce:	b480      	push	{r7}
 80010d0:	b087      	sub	sp, #28
 80010d2:	af00      	add	r7, sp, #0
 80010d4:	6078      	str	r0, [r7, #4]
 80010d6:	460b      	mov	r3, r1
 80010d8:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 80010da:	2300      	movs	r3, #0
 80010dc:	60fb      	str	r3, [r7, #12]
 80010de:	2300      	movs	r3, #0
 80010e0:	617b      	str	r3, [r7, #20]
 80010e2:	2300      	movs	r3, #0
 80010e4:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 80010e6:	2300      	movs	r3, #0
 80010e8:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 80010ea:	887b      	ldrh	r3, [r7, #2]
 80010ec:	b2db      	uxtb	r3, r3
 80010ee:	095b      	lsrs	r3, r3, #5
 80010f0:	b2db      	uxtb	r3, r3
 80010f2:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
 80010f4:	887b      	ldrh	r3, [r7, #2]
 80010f6:	f003 031f 	and.w	r3, r3, #31
 80010fa:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 80010fc:	2201      	movs	r2, #1
 80010fe:	697b      	ldr	r3, [r7, #20]
 8001100:	fa02 f303 	lsl.w	r3, r2, r3
 8001104:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8001106:	68bb      	ldr	r3, [r7, #8]
 8001108:	2b01      	cmp	r3, #1
 800110a:	d107      	bne.n	800111c <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	899b      	ldrh	r3, [r3, #12]
 8001110:	b29b      	uxth	r3, r3
 8001112:	461a      	mov	r2, r3
 8001114:	697b      	ldr	r3, [r7, #20]
 8001116:	4013      	ands	r3, r2
 8001118:	617b      	str	r3, [r7, #20]
 800111a:	e011      	b.n	8001140 <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 800111c:	68bb      	ldr	r3, [r7, #8]
 800111e:	2b02      	cmp	r3, #2
 8001120:	d107      	bne.n	8001132 <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	8a1b      	ldrh	r3, [r3, #16]
 8001126:	b29b      	uxth	r3, r3
 8001128:	461a      	mov	r2, r3
 800112a:	697b      	ldr	r3, [r7, #20]
 800112c:	4013      	ands	r3, r2
 800112e:	617b      	str	r3, [r7, #20]
 8001130:	e006      	b.n	8001140 <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	8a9b      	ldrh	r3, [r3, #20]
 8001136:	b29b      	uxth	r3, r3
 8001138:	461a      	mov	r2, r3
 800113a:	697b      	ldr	r3, [r7, #20]
 800113c:	4013      	ands	r3, r2
 800113e:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 8001140:	887b      	ldrh	r3, [r7, #2]
 8001142:	0a1b      	lsrs	r3, r3, #8
 8001144:	b29b      	uxth	r3, r3
 8001146:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8001148:	2201      	movs	r2, #1
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	fa02 f303 	lsl.w	r3, r2, r3
 8001150:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	881b      	ldrh	r3, [r3, #0]
 8001156:	b29b      	uxth	r3, r3
 8001158:	461a      	mov	r2, r3
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	4013      	ands	r3, r2
 800115e:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8001160:	697b      	ldr	r3, [r7, #20]
 8001162:	2b00      	cmp	r3, #0
 8001164:	d005      	beq.n	8001172 <USART_GetITStatus+0xa4>
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	2b00      	cmp	r3, #0
 800116a:	d002      	beq.n	8001172 <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 800116c:	2301      	movs	r3, #1
 800116e:	74fb      	strb	r3, [r7, #19]
 8001170:	e001      	b.n	8001176 <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 8001172:	2300      	movs	r3, #0
 8001174:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8001176:	7cfb      	ldrb	r3, [r7, #19]
}
 8001178:	4618      	mov	r0, r3
 800117a:	371c      	adds	r7, #28
 800117c:	46bd      	mov	sp, r7
 800117e:	bc80      	pop	{r7}
 8001180:	4770      	bx	lr
	...

08001184 <DS_ADC_Init>:
#include "adc.h"

uint32_t adcBuffer[DS_ADC_BUF_LEN];

void DS_ADC_Init()
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b092      	sub	sp, #72	; 0x48
 8001188:	af00      	add	r7, sp, #0
	ADC_InitTypeDef	ADC_InitTypeDef_Struct;
	NVIC_InitTypeDef NVIC_InitTypeDef_Struct;
	DMA_InitTypeDef DMA_InitTypeDef_Struct;

	/*   */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1,ENABLE);
 800118a:	2101      	movs	r1, #1
 800118c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001190:	f7ff fde0 	bl	8000d54 <RCC_APB2PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC,ENABLE);
 8001194:	2101      	movs	r1, #1
 8001196:	2010      	movs	r0, #16
 8001198:	f7ff fddc 	bl	8000d54 <RCC_APB2PeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_DMA1, ENABLE);
 800119c:	2101      	movs	r1, #1
 800119e:	2001      	movs	r0, #1
 80011a0:	f7ff fdba 	bl	8000d18 <RCC_AHBPeriphClockCmd>
	RCC_ADCCLKConfig(RCC_PCLK2_Div6);
 80011a4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80011a8:	f7ff fcea 	bl	8000b80 <RCC_ADCCLKConfig>

	/* ADC - GPIO */
	GPIO_InitTypeDef_Struct.GPIO_Pin = DS_ADC_Pin;
 80011ac:	2304      	movs	r3, #4
 80011ae:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
	GPIO_InitTypeDef_Struct.GPIO_Mode = GPIO_Mode_AIN;
 80011b2:	2300      	movs	r3, #0
 80011b4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	GPIO_Init(DS_ADC_Port,&GPIO_InitTypeDef_Struct);
 80011b8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80011bc:	4619      	mov	r1, r3
 80011be:	4840      	ldr	r0, [pc, #256]	; (80012c0 <DS_ADC_Init+0x13c>)
 80011c0:	f7ff fc22 	bl	8000a08 <GPIO_Init>

	/* ADC NVIC  */
	{
		NVIC_InitTypeDef_Struct.NVIC_IRQChannel = DMA1_Channel1_IRQn;//ADC1_2_IRQn;
 80011c4:	230b      	movs	r3, #11
 80011c6:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
		NVIC_InitTypeDef_Struct.NVIC_IRQChannelPreemptionPriority = 0;
 80011ca:	2300      	movs	r3, #0
 80011cc:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
		NVIC_InitTypeDef_Struct.NVIC_IRQChannelSubPriority = 0;
 80011d0:	2300      	movs	r3, #0
 80011d2:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
		NVIC_InitTypeDef_Struct.NVIC_IRQChannelCmd = ENABLE;
 80011d6:	2301      	movs	r3, #1
 80011d8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		NVIC_Init(&NVIC_InitTypeDef_Struct);
 80011dc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80011e0:	4618      	mov	r0, r3
 80011e2:	f7ff f81f 	bl	8000224 <NVIC_Init>
	}

	/* ADC DMA */
	DMA_DeInit(DMA1_Channel1);
 80011e6:	4837      	ldr	r0, [pc, #220]	; (80012c4 <DS_ADC_Init+0x140>)
 80011e8:	f7ff fa8c 	bl	8000704 <DMA_DeInit>
	DMA_InitTypeDef_Struct.DMA_DIR = DMA_DIR_PeripheralSRC;
 80011ec:	2300      	movs	r3, #0
 80011ee:	60bb      	str	r3, [r7, #8]
	DMA_InitTypeDef_Struct.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 80011f0:	2300      	movs	r3, #0
 80011f2:	613b      	str	r3, [r7, #16]
	DMA_InitTypeDef_Struct.DMA_MemoryInc= DMA_MemoryInc_Enable;
 80011f4:	2380      	movs	r3, #128	; 0x80
 80011f6:	617b      	str	r3, [r7, #20]
	DMA_InitTypeDef_Struct.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Word;
 80011f8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80011fc:	61bb      	str	r3, [r7, #24]
	DMA_InitTypeDef_Struct.DMA_MemoryDataSize = DMA_MemoryDataSize_Word;
 80011fe:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001202:	61fb      	str	r3, [r7, #28]
	DMA_InitTypeDef_Struct.DMA_Mode = DMA_Mode_Circular;
 8001204:	2320      	movs	r3, #32
 8001206:	623b      	str	r3, [r7, #32]
	DMA_InitTypeDef_Struct.DMA_Priority = DMA_Priority_Low;
 8001208:	2300      	movs	r3, #0
 800120a:	627b      	str	r3, [r7, #36]	; 0x24
	DMA_InitTypeDef_Struct.DMA_M2M = DMA_M2M_Disable;
 800120c:	2300      	movs	r3, #0
 800120e:	62bb      	str	r3, [r7, #40]	; 0x28
	DMA_InitTypeDef_Struct.DMA_PeripheralBaseAddr = (uint32_t)&(ADC1->DR);
 8001210:	4b2d      	ldr	r3, [pc, #180]	; (80012c8 <DS_ADC_Init+0x144>)
 8001212:	603b      	str	r3, [r7, #0]
	DMA_InitTypeDef_Struct.DMA_BufferSize = DS_ADC_BUF_LEN;
 8001214:	2314      	movs	r3, #20
 8001216:	60fb      	str	r3, [r7, #12]
	DMA_InitTypeDef_Struct.DMA_MemoryBaseAddr =  (uint32_t)&(adcBuffer);
 8001218:	4b2c      	ldr	r3, [pc, #176]	; (80012cc <DS_ADC_Init+0x148>)
 800121a:	607b      	str	r3, [r7, #4]
	DMA_Init(DMA1_Channel1,&DMA_InitTypeDef_Struct);
 800121c:	463b      	mov	r3, r7
 800121e:	4619      	mov	r1, r3
 8001220:	4828      	ldr	r0, [pc, #160]	; (80012c4 <DS_ADC_Init+0x140>)
 8001222:	f7ff fb2b 	bl	800087c <DMA_Init>
	DMA_Cmd(DMA1_Channel1,ENABLE);
 8001226:	2101      	movs	r1, #1
 8001228:	4826      	ldr	r0, [pc, #152]	; (80012c4 <DS_ADC_Init+0x140>)
 800122a:	f7ff fb65 	bl	80008f8 <DMA_Cmd>
	ADC_DMACmd(ADC1,ENABLE);
 800122e:	2101      	movs	r1, #1
 8001230:	4827      	ldr	r0, [pc, #156]	; (80012d0 <DS_ADC_Init+0x14c>)
 8001232:	f7ff f900 	bl	8000436 <ADC_DMACmd>
	DMA_ITConfig(DMA1_Channel1,DMA_IT_TC,ENABLE);
 8001236:	2201      	movs	r2, #1
 8001238:	2102      	movs	r1, #2
 800123a:	4822      	ldr	r0, [pc, #136]	; (80012c4 <DS_ADC_Init+0x140>)
 800123c:	f7ff fb78 	bl	8000930 <DMA_ITConfig>

	/* ADC  */
	ADC_DeInit(ADC1);
 8001240:	4823      	ldr	r0, [pc, #140]	; (80012d0 <DS_ADC_Init+0x14c>)
 8001242:	f7ff f851 	bl	80002e8 <ADC_DeInit>
	ADC_InitTypeDef_Struct.ADC_Mode = ADC_Mode_Independent;
 8001246:	2300      	movs	r3, #0
 8001248:	633b      	str	r3, [r7, #48]	; 0x30
	ADC_InitTypeDef_Struct.ADC_DataAlign = ADC_DataAlign_Right;
 800124a:	2300      	movs	r3, #0
 800124c:	63fb      	str	r3, [r7, #60]	; 0x3c
	ADC_InitTypeDef_Struct.ADC_ScanConvMode = DISABLE;
 800124e:	2300      	movs	r3, #0
 8001250:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
	ADC_InitTypeDef_Struct.ADC_ContinuousConvMode = ENABLE;
 8001254:	2301      	movs	r3, #1
 8001256:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
	ADC_InitTypeDef_Struct.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
 800125a:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
 800125e:	63bb      	str	r3, [r7, #56]	; 0x38
	ADC_InitTypeDef_Struct.ADC_NbrOfChannel = 1;
 8001260:	2301      	movs	r3, #1
 8001262:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
	ADC_Init(ADC1,&ADC_InitTypeDef_Struct);
 8001266:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800126a:	4619      	mov	r1, r3
 800126c:	4818      	ldr	r0, [pc, #96]	; (80012d0 <DS_ADC_Init+0x14c>)
 800126e:	f7ff f875 	bl	800035c <ADC_Init>

	ADC_RegularChannelConfig(ADC1,ADC_Channel_12,1,ADC_SampleTime_239Cycles5);
 8001272:	2307      	movs	r3, #7
 8001274:	2201      	movs	r2, #1
 8001276:	210c      	movs	r1, #12
 8001278:	4815      	ldr	r0, [pc, #84]	; (80012d0 <DS_ADC_Init+0x14c>)
 800127a:	f7ff f95e 	bl	800053a <ADC_RegularChannelConfig>
	ADC_Cmd(ADC1,ENABLE);
 800127e:	2101      	movs	r1, #1
 8001280:	4813      	ldr	r0, [pc, #76]	; (80012d0 <DS_ADC_Init+0x14c>)
 8001282:	f7ff f8bd 	bl	8000400 <ADC_Cmd>
	//ADC_ITConfig(ADC1,ADC_IT_EOC,ENABLE);

	ADC_ResetCalibration(ADC1);
 8001286:	4812      	ldr	r0, [pc, #72]	; (80012d0 <DS_ADC_Init+0x14c>)
 8001288:	f7ff f8f0 	bl	800046c <ADC_ResetCalibration>
	while(ADC_GetResetCalibrationStatus(ADC1));
 800128c:	bf00      	nop
 800128e:	4810      	ldr	r0, [pc, #64]	; (80012d0 <DS_ADC_Init+0x14c>)
 8001290:	f7ff f8fb 	bl	800048a <ADC_GetResetCalibrationStatus>
 8001294:	4603      	mov	r3, r0
 8001296:	2b00      	cmp	r3, #0
 8001298:	d1f9      	bne.n	800128e <DS_ADC_Init+0x10a>
	ADC_StartCalibration(ADC1);
 800129a:	480d      	ldr	r0, [pc, #52]	; (80012d0 <DS_ADC_Init+0x14c>)
 800129c:	f7ff f90c 	bl	80004b8 <ADC_StartCalibration>
	while(ADC_GetCalibrationStatus(ADC1));
 80012a0:	bf00      	nop
 80012a2:	480b      	ldr	r0, [pc, #44]	; (80012d0 <DS_ADC_Init+0x14c>)
 80012a4:	f7ff f917 	bl	80004d6 <ADC_GetCalibrationStatus>
 80012a8:	4603      	mov	r3, r0
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d1f9      	bne.n	80012a2 <DS_ADC_Init+0x11e>

	ADC_SoftwareStartConvCmd(ADC1,ENABLE);
 80012ae:	2101      	movs	r1, #1
 80012b0:	4807      	ldr	r0, [pc, #28]	; (80012d0 <DS_ADC_Init+0x14c>)
 80012b2:	f7ff f927 	bl	8000504 <ADC_SoftwareStartConvCmd>

}
 80012b6:	bf00      	nop
 80012b8:	3748      	adds	r7, #72	; 0x48
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	40011000 	.word	0x40011000
 80012c4:	40020008 	.word	0x40020008
 80012c8:	4001244c 	.word	0x4001244c
 80012cc:	20000244 	.word	0x20000244
 80012d0:	40012400 	.word	0x40012400

080012d4 <GetAvailableTableID>:
/**/
static uint8_t CoreRevDataBuf[USART_RX_BUF_LEN];
static uint8_t LeftDoorRevDataBuf[USART_RX_BUF_LEN];

static uint8_t GetAvailableTableID(void)
{
 80012d4:	b480      	push	{r7}
 80012d6:	b083      	sub	sp, #12
 80012d8:	af00      	add	r7, sp, #0
  uint8_t reCode = 0xFF;
 80012da:	23ff      	movs	r3, #255	; 0xff
 80012dc:	71bb      	strb	r3, [r7, #6]
  uint8_t i = 0;
 80012de:	2300      	movs	r3, #0
 80012e0:	71fb      	strb	r3, [r7, #7]

  for(i = 0; i < 16; i++)
 80012e2:	2300      	movs	r3, #0
 80012e4:	71fb      	strb	r3, [r7, #7]
 80012e6:	e009      	b.n	80012fc <GetAvailableTableID+0x28>
  {
    if(0 == Table.tab[i])
 80012e8:	79fb      	ldrb	r3, [r7, #7]
 80012ea:	4a09      	ldr	r2, [pc, #36]	; (8001310 <GetAvailableTableID+0x3c>)
 80012ec:	5cd3      	ldrb	r3, [r2, r3]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d101      	bne.n	80012f6 <GetAvailableTableID+0x22>
    {
      return i;
 80012f2:	79fb      	ldrb	r3, [r7, #7]
 80012f4:	e006      	b.n	8001304 <GetAvailableTableID+0x30>
  for(i = 0; i < 16; i++)
 80012f6:	79fb      	ldrb	r3, [r7, #7]
 80012f8:	3301      	adds	r3, #1
 80012fa:	71fb      	strb	r3, [r7, #7]
 80012fc:	79fb      	ldrb	r3, [r7, #7]
 80012fe:	2b0f      	cmp	r3, #15
 8001300:	d9f2      	bls.n	80012e8 <GetAvailableTableID+0x14>
    }
  }
  return reCode;
 8001302:	79bb      	ldrb	r3, [r7, #6]
}
 8001304:	4618      	mov	r0, r3
 8001306:	370c      	adds	r7, #12
 8001308:	46bd      	mov	sp, r7
 800130a:	bc80      	pop	{r7}
 800130c:	4770      	bx	lr
 800130e:	bf00      	nop
 8001310:	20000030 	.word	0x20000030

08001314 <getXORCode>:
    return reCode;
}


static uint8_t getXORCode(uint8_t* pData,uint16_t len)
{
 8001314:	b480      	push	{r7}
 8001316:	b085      	sub	sp, #20
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
 800131c:	460b      	mov	r3, r1
 800131e:	807b      	strh	r3, [r7, #2]
  uint8_t ret;
  uint16_t i;
  ret = pData[0];
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	73fb      	strb	r3, [r7, #15]
  for(i = 1; i < len; i++)
 8001326:	2301      	movs	r3, #1
 8001328:	81bb      	strh	r3, [r7, #12]
 800132a:	e009      	b.n	8001340 <getXORCode+0x2c>
  {
    ret ^= pData[i];
 800132c:	89bb      	ldrh	r3, [r7, #12]
 800132e:	687a      	ldr	r2, [r7, #4]
 8001330:	4413      	add	r3, r2
 8001332:	781a      	ldrb	r2, [r3, #0]
 8001334:	7bfb      	ldrb	r3, [r7, #15]
 8001336:	4053      	eors	r3, r2
 8001338:	73fb      	strb	r3, [r7, #15]
  for(i = 1; i < len; i++)
 800133a:	89bb      	ldrh	r3, [r7, #12]
 800133c:	3301      	adds	r3, #1
 800133e:	81bb      	strh	r3, [r7, #12]
 8001340:	89ba      	ldrh	r2, [r7, #12]
 8001342:	887b      	ldrh	r3, [r7, #2]
 8001344:	429a      	cmp	r2, r3
 8001346:	d3f1      	bcc.n	800132c <getXORCode+0x18>
  }
  return ret;
 8001348:	7bfb      	ldrb	r3, [r7, #15]
}
 800134a:	4618      	mov	r0, r3
 800134c:	3714      	adds	r7, #20
 800134e:	46bd      	mov	sp, r7
 8001350:	bc80      	pop	{r7}
 8001352:	4770      	bx	lr

08001354 <DS_HandingUartData>:

static DS_StatusTypeDef DS_HandingUartData(pRevDataStruct pRevData,pAckedStruct pAckedData,pUSARTRECIVETYPE pUsartType ,uint8_t* pRevDataBuf)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b086      	sub	sp, #24
 8001358:	af00      	add	r7, sp, #0
 800135a:	60f8      	str	r0, [r7, #12]
 800135c:	60b9      	str	r1, [r7, #8]
 800135e:	607a      	str	r2, [r7, #4]
 8001360:	603b      	str	r3, [r7, #0]
	DS_StatusTypeDef state = DS_OK;
 8001362:	2300      	movs	r3, #0
 8001364:	757b      	strb	r3, [r7, #21]
	uint8_t xorTemp;
	uint16_t i;

	/*  */
	if(!(pUsartType->RX_Flag))
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	781b      	ldrb	r3, [r3, #0]
 800136a:	f003 0301 	and.w	r3, r3, #1
 800136e:	b2db      	uxtb	r3, r3
 8001370:	2b00      	cmp	r3, #0
 8001372:	d101      	bne.n	8001378 <DS_HandingUartData+0x24>
	{
		return state;
 8001374:	7d7b      	ldrb	r3, [r7, #21]
 8001376:	e176      	b.n	8001666 <DS_HandingUartData+0x312>
	}
	pUsartType->RX_Flag = 0;
 8001378:	687a      	ldr	r2, [r7, #4]
 800137a:	7813      	ldrb	r3, [r2, #0]
 800137c:	f36f 0300 	bfc	r3, #0, #1
 8001380:	7013      	strb	r3, [r2, #0]
	    {
	      return state;
	    }
	}
	/* Handling Request Cmd Data */
	if(pRevData->RevOKFlag)
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	7a5b      	ldrb	r3, [r3, #9]
 8001386:	2b00      	cmp	r3, #0
 8001388:	d001      	beq.n	800138e <DS_HandingUartData+0x3a>
	{
		return state;
 800138a:	7d7b      	ldrb	r3, [r7, #21]
 800138c:	e16b      	b.n	8001666 <DS_HandingUartData+0x312>
	}

	if((pRevData->NumberOfBytesReceived) < (pRevData->DataLength) && 0 != (pRevData->NumberOfBytesReceived))
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	7a1b      	ldrb	r3, [r3, #8]
 8001392:	b29a      	uxth	r2, r3
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	889b      	ldrh	r3, [r3, #4]
 8001398:	429a      	cmp	r2, r3
 800139a:	d27b      	bcs.n	8001494 <DS_HandingUartData+0x140>
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	7a1b      	ldrb	r3, [r3, #8]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d077      	beq.n	8001494 <DS_HandingUartData+0x140>
	{
	  for(i = 0; i < pUsartType->RX_Size; i++)
 80013a4:	2300      	movs	r3, #0
 80013a6:	82fb      	strh	r3, [r7, #22]
 80013a8:	e06d      	b.n	8001486 <DS_HandingUartData+0x132>
	  {
	    pRevDataBuf[5 + pRevData->NumberOfBytesReceived] = *(pUsartType->RX_pData + i);
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	7a1b      	ldrb	r3, [r3, #8]
 80013ae:	3305      	adds	r3, #5
 80013b0:	461a      	mov	r2, r3
 80013b2:	683b      	ldr	r3, [r7, #0]
 80013b4:	4413      	add	r3, r2
 80013b6:	687a      	ldr	r2, [r7, #4]
 80013b8:	1d11      	adds	r1, r2, #4
 80013ba:	8afa      	ldrh	r2, [r7, #22]
 80013bc:	440a      	add	r2, r1
 80013be:	7812      	ldrb	r2, [r2, #0]
 80013c0:	701a      	strb	r2, [r3, #0]
	    pRevData->NumberOfBytesReceived ++;
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	7a1b      	ldrb	r3, [r3, #8]
 80013c6:	3301      	adds	r3, #1
 80013c8:	b2da      	uxtb	r2, r3
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	721a      	strb	r2, [r3, #8]
	    if(pRevData->DataLength == pRevData->NumberOfBytesReceived)
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	889a      	ldrh	r2, [r3, #4]
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	7a1b      	ldrb	r3, [r3, #8]
 80013d6:	b29b      	uxth	r3, r3
 80013d8:	429a      	cmp	r2, r3
 80013da:	d151      	bne.n	8001480 <DS_HandingUartData+0x12c>
	    {
	      pRevData->XOR8BIT = *(pUsartType->RX_pData + i + 1);
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	1d1a      	adds	r2, r3, #4
 80013e0:	8afb      	ldrh	r3, [r7, #22]
 80013e2:	3301      	adds	r3, #1
 80013e4:	4413      	add	r3, r2
 80013e6:	781a      	ldrb	r2, [r3, #0]
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	709a      	strb	r2, [r3, #2]
	      if(0x5D != *(pUsartType->RX_pData + i + 2))
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	1d1a      	adds	r2, r3, #4
 80013f0:	8afb      	ldrh	r3, [r7, #22]
 80013f2:	3302      	adds	r3, #2
 80013f4:	4413      	add	r3, r2
 80013f6:	781b      	ldrb	r3, [r3, #0]
 80013f8:	2b5d      	cmp	r3, #93	; 0x5d
 80013fa:	d00a      	beq.n	8001412 <DS_HandingUartData+0xbe>
	      {
	        pRevData->NumberOfBytesReceived = 0;
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	2200      	movs	r2, #0
 8001400:	721a      	strb	r2, [r3, #8]
	        pRevData->DataLength = 0;
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	2200      	movs	r2, #0
 8001406:	809a      	strh	r2, [r3, #4]
	        pRevData->TotalLength = 0;
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	2200      	movs	r2, #0
 800140c:	80da      	strh	r2, [r3, #6]
	        return state;
 800140e:	7d7b      	ldrb	r3, [r7, #21]
 8001410:	e129      	b.n	8001666 <DS_HandingUartData+0x312>
	      }
	      pRevData->TotalLength = pRevData->DataLength + REQUESTFIXEDCOMMANDLEN;
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	889b      	ldrh	r3, [r3, #4]
 8001416:	3307      	adds	r3, #7
 8001418:	b29a      	uxth	r2, r3
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	80da      	strh	r2, [r3, #6]
	      /* here to check XOR code */
	      xorTemp = getXORCode(pRevDataBuf + 1, pRevData->TotalLength - 3);
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	1c5a      	adds	r2, r3, #1
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	88db      	ldrh	r3, [r3, #6]
 8001426:	3b03      	subs	r3, #3
 8001428:	b29b      	uxth	r3, r3
 800142a:	4619      	mov	r1, r3
 800142c:	4610      	mov	r0, r2
 800142e:	f7ff ff71 	bl	8001314 <getXORCode>
 8001432:	4603      	mov	r3, r0
 8001434:	753b      	strb	r3, [r7, #20]
	      if(pRevData->XOR8BIT != xorTemp)
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	789b      	ldrb	r3, [r3, #2]
 800143a:	7d3a      	ldrb	r2, [r7, #20]
 800143c:	429a      	cmp	r2, r3
 800143e:	d00a      	beq.n	8001456 <DS_HandingUartData+0x102>
	      {
	        pRevData->NumberOfBytesReceived = 0;
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	2200      	movs	r2, #0
 8001444:	721a      	strb	r2, [r3, #8]
	        pRevData->DataLength = 0;
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	2200      	movs	r2, #0
 800144a:	809a      	strh	r2, [r3, #4]
	        pRevData->TotalLength = 0;
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	2200      	movs	r2, #0
 8001450:	80da      	strh	r2, [r3, #6]
	        return state;
 8001452:	7d7b      	ldrb	r3, [r7, #21]
 8001454:	e107      	b.n	8001666 <DS_HandingUartData+0x312>
	      }
	      pRevDataBuf[5 + pRevData->NumberOfBytesReceived] = xorTemp;
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	7a1b      	ldrb	r3, [r3, #8]
 800145a:	3305      	adds	r3, #5
 800145c:	461a      	mov	r2, r3
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	4413      	add	r3, r2
 8001462:	7d3a      	ldrb	r2, [r7, #20]
 8001464:	701a      	strb	r2, [r3, #0]
	      pRevDataBuf[5 + pRevData->NumberOfBytesReceived + 1] = 0x5D;
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	7a1b      	ldrb	r3, [r3, #8]
 800146a:	3306      	adds	r3, #6
 800146c:	683a      	ldr	r2, [r7, #0]
 800146e:	4413      	add	r3, r2
 8001470:	225d      	movs	r2, #93	; 0x5d
 8001472:	701a      	strb	r2, [r3, #0]
	      pRevData->pRevDataBuf = pRevDataBuf;
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	683a      	ldr	r2, [r7, #0]
 8001478:	60da      	str	r2, [r3, #12]
	      pRevData->RevOKFlag = 1;
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	2201      	movs	r2, #1
 800147e:	725a      	strb	r2, [r3, #9]
	  for(i = 0; i < pUsartType->RX_Size; i++)
 8001480:	8afb      	ldrh	r3, [r7, #22]
 8001482:	3301      	adds	r3, #1
 8001484:	82fb      	strh	r3, [r7, #22]
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	885b      	ldrh	r3, [r3, #2]
 800148a:	8afa      	ldrh	r2, [r7, #22]
 800148c:	429a      	cmp	r2, r3
 800148e:	d38c      	bcc.n	80013aa <DS_HandingUartData+0x56>
	    }
	  }
	  return state;
 8001490:	7d7b      	ldrb	r3, [r7, #21]
 8001492:	e0e8      	b.n	8001666 <DS_HandingUartData+0x312>
	}

	if(0 == pRevData->TotalLength)
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	88db      	ldrh	r3, [r3, #6]
 8001498:	2b00      	cmp	r3, #0
 800149a:	f040 80e3 	bne.w	8001664 <DS_HandingUartData+0x310>
	{
	  if(0x5B != *(pUsartType->RX_pData))
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	791b      	ldrb	r3, [r3, #4]
 80014a2:	2b5b      	cmp	r3, #91	; 0x5b
 80014a4:	d001      	beq.n	80014aa <DS_HandingUartData+0x156>
	  {
		  return state;
 80014a6:	7d7b      	ldrb	r3, [r7, #21]
 80014a8:	e0dd      	b.n	8001666 <DS_HandingUartData+0x312>
	  }
	  pRevData->CmdType      =*(pUsartType->RX_pData + 1);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	795a      	ldrb	r2, [r3, #5]
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	701a      	strb	r2, [r3, #0]
	  pRevData->CmdParam     =*(pUsartType->RX_pData + 2);
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	799a      	ldrb	r2, [r3, #6]
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	705a      	strb	r2, [r3, #1]
	  pRevData->DataLength   =(*(pUsartType->RX_pData + 3)<< 8) + *(pUsartType->RX_pData + 4);
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	79db      	ldrb	r3, [r3, #7]
 80014be:	b29b      	uxth	r3, r3
 80014c0:	021b      	lsls	r3, r3, #8
 80014c2:	b29a      	uxth	r2, r3
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	7a1b      	ldrb	r3, [r3, #8]
 80014c8:	b29b      	uxth	r3, r3
 80014ca:	4413      	add	r3, r2
 80014cc:	b29a      	uxth	r2, r3
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	809a      	strh	r2, [r3, #4]
	  if(0 == pRevData->DataLength)
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	889b      	ldrh	r3, [r3, #4]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d143      	bne.n	8001562 <DS_HandingUartData+0x20e>
	  {
	    if(0x5D != *(pUsartType->RX_pData + REQUESTFIXEDCOMMANDLEN - 1))
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	7a9b      	ldrb	r3, [r3, #10]
 80014de:	2b5d      	cmp	r3, #93	; 0x5d
 80014e0:	d001      	beq.n	80014e6 <DS_HandingUartData+0x192>
	    {
	      return state;
 80014e2:	7d7b      	ldrb	r3, [r7, #21]
 80014e4:	e0bf      	b.n	8001666 <DS_HandingUartData+0x312>
	    }
	    pRevData->XOR8BIT         =*(pUsartType->RX_pData + 5);
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	7a5a      	ldrb	r2, [r3, #9]
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	709a      	strb	r2, [r3, #2]
	    pRevData->TotalLength     = REQUESTFIXEDCOMMANDLEN;
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	2207      	movs	r2, #7
 80014f2:	80da      	strh	r2, [r3, #6]
		pRevDataBuf[0]           = 0x5B;
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	225b      	movs	r2, #91	; 0x5b
 80014f8:	701a      	strb	r2, [r3, #0]
		pRevDataBuf[1]           = pRevData->CmdType;
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	3301      	adds	r3, #1
 80014fe:	68fa      	ldr	r2, [r7, #12]
 8001500:	7812      	ldrb	r2, [r2, #0]
 8001502:	701a      	strb	r2, [r3, #0]
		pRevDataBuf[2]           = pRevData->CmdParam;
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	3302      	adds	r3, #2
 8001508:	68fa      	ldr	r2, [r7, #12]
 800150a:	7852      	ldrb	r2, [r2, #1]
 800150c:	701a      	strb	r2, [r3, #0]
		pRevDataBuf[3]           = *(pUsartType->RX_pData + 3);
 800150e:	683b      	ldr	r3, [r7, #0]
 8001510:	3303      	adds	r3, #3
 8001512:	687a      	ldr	r2, [r7, #4]
 8001514:	79d2      	ldrb	r2, [r2, #7]
 8001516:	701a      	strb	r2, [r3, #0]
		pRevDataBuf[4]           = *(pUsartType->RX_pData + 4);
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	3304      	adds	r3, #4
 800151c:	687a      	ldr	r2, [r7, #4]
 800151e:	7a12      	ldrb	r2, [r2, #8]
 8001520:	701a      	strb	r2, [r3, #0]
		xorTemp = getXORCode(pRevDataBuf + 1, REQUESTFIXEDCOMMANDLEN - 3);
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	3301      	adds	r3, #1
 8001526:	2104      	movs	r1, #4
 8001528:	4618      	mov	r0, r3
 800152a:	f7ff fef3 	bl	8001314 <getXORCode>
 800152e:	4603      	mov	r3, r0
 8001530:	753b      	strb	r3, [r7, #20]
		if((pRevData->XOR8BIT) != xorTemp)
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	789b      	ldrb	r3, [r3, #2]
 8001536:	7d3a      	ldrb	r2, [r7, #20]
 8001538:	429a      	cmp	r2, r3
 800153a:	d004      	beq.n	8001546 <DS_HandingUartData+0x1f2>
		{
		  pRevData->TotalLength = 0;
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	2200      	movs	r2, #0
 8001540:	80da      	strh	r2, [r3, #6]
		  return state;
 8001542:	7d7b      	ldrb	r3, [r7, #21]
 8001544:	e08f      	b.n	8001666 <DS_HandingUartData+0x312>
		}
	    pRevDataBuf[5]           = pRevData->XOR8BIT;
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	3305      	adds	r3, #5
 800154a:	68fa      	ldr	r2, [r7, #12]
 800154c:	7892      	ldrb	r2, [r2, #2]
 800154e:	701a      	strb	r2, [r3, #0]
	    pRevDataBuf[6]           = 0x5D;
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	3306      	adds	r3, #6
 8001554:	225d      	movs	r2, #93	; 0x5d
 8001556:	701a      	strb	r2, [r3, #0]
	    pRevData->RevOKFlag = 1;
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	2201      	movs	r2, #1
 800155c:	725a      	strb	r2, [r3, #9]
	    return state;
 800155e:	7d7b      	ldrb	r3, [r7, #21]
 8001560:	e081      	b.n	8001666 <DS_HandingUartData+0x312>
	  }
	  for(i = 5; i < pUsartType->RX_Size; i++)
 8001562:	2305      	movs	r3, #5
 8001564:	82fb      	strh	r3, [r7, #22]
 8001566:	e078      	b.n	800165a <DS_HandingUartData+0x306>
	  {
	    pRevDataBuf[i] = *(pUsartType->RX_pData + i);
 8001568:	8afb      	ldrh	r3, [r7, #22]
 800156a:	683a      	ldr	r2, [r7, #0]
 800156c:	4413      	add	r3, r2
 800156e:	687a      	ldr	r2, [r7, #4]
 8001570:	1d11      	adds	r1, r2, #4
 8001572:	8afa      	ldrh	r2, [r7, #22]
 8001574:	440a      	add	r2, r1
 8001576:	7812      	ldrb	r2, [r2, #0]
 8001578:	701a      	strb	r2, [r3, #0]
	    pRevData->NumberOfBytesReceived ++;
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	7a1b      	ldrb	r3, [r3, #8]
 800157e:	3301      	adds	r3, #1
 8001580:	b2da      	uxtb	r2, r3
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	721a      	strb	r2, [r3, #8]
	    if(pRevData->DataLength == pRevData->NumberOfBytesReceived)
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	889a      	ldrh	r2, [r3, #4]
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	7a1b      	ldrb	r3, [r3, #8]
 800158e:	b29b      	uxth	r3, r3
 8001590:	429a      	cmp	r2, r3
 8001592:	d15f      	bne.n	8001654 <DS_HandingUartData+0x300>
	    {
	      if(0x5D != *(pUsartType->RX_pData + REQUESTFIXEDCOMMANDLEN + pRevData->NumberOfBytesReceived - 1))
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	1d1a      	adds	r2, r3, #4
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	7a1b      	ldrb	r3, [r3, #8]
 800159c:	3306      	adds	r3, #6
 800159e:	4413      	add	r3, r2
 80015a0:	781b      	ldrb	r3, [r3, #0]
 80015a2:	2b5d      	cmp	r3, #93	; 0x5d
 80015a4:	d008      	beq.n	80015b8 <DS_HandingUartData+0x264>
	      {
	        pRevData->DataLength = 0;
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	2200      	movs	r2, #0
 80015aa:	809a      	strh	r2, [r3, #4]
	        pRevData->NumberOfBytesReceived = 0;
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	2200      	movs	r2, #0
 80015b0:	721a      	strb	r2, [r3, #8]
	        pRevData->TotalLength = 0;
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	2200      	movs	r2, #0
 80015b6:	80da      	strh	r2, [r3, #6]
	      }
	      pRevData->XOR8BIT = *(pUsartType->RX_pData + i + 1 );
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	1d1a      	adds	r2, r3, #4
 80015bc:	8afb      	ldrh	r3, [r7, #22]
 80015be:	3301      	adds	r3, #1
 80015c0:	4413      	add	r3, r2
 80015c2:	781a      	ldrb	r2, [r3, #0]
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	709a      	strb	r2, [r3, #2]
	      pRevData->TotalLength = pRevData->DataLength + REQUESTFIXEDCOMMANDLEN;
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	889b      	ldrh	r3, [r3, #4]
 80015cc:	3307      	adds	r3, #7
 80015ce:	b29a      	uxth	r2, r3
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	80da      	strh	r2, [r3, #6]
	      /* here to XOR check */
	      xorTemp = getXORCode(pUsartType->RX_pData + 1, pRevData->TotalLength - 3);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	3304      	adds	r3, #4
 80015d8:	1c5a      	adds	r2, r3, #1
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	88db      	ldrh	r3, [r3, #6]
 80015de:	3b03      	subs	r3, #3
 80015e0:	b29b      	uxth	r3, r3
 80015e2:	4619      	mov	r1, r3
 80015e4:	4610      	mov	r0, r2
 80015e6:	f7ff fe95 	bl	8001314 <getXORCode>
 80015ea:	4603      	mov	r3, r0
 80015ec:	753b      	strb	r3, [r7, #20]
	      /*  */
	      if(pRevData->XOR8BIT != xorTemp)
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	789b      	ldrb	r3, [r3, #2]
 80015f2:	7d3a      	ldrb	r2, [r7, #20]
 80015f4:	429a      	cmp	r2, r3
 80015f6:	d004      	beq.n	8001602 <DS_HandingUartData+0x2ae>
	      {
	        pRevData->TotalLength = 0;
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	2200      	movs	r2, #0
 80015fc:	80da      	strh	r2, [r3, #6]
	        return state;
 80015fe:	7d7b      	ldrb	r3, [r7, #21]
 8001600:	e031      	b.n	8001666 <DS_HandingUartData+0x312>
	      }
	      pRevDataBuf[0]           = 0x5B;
 8001602:	683b      	ldr	r3, [r7, #0]
 8001604:	225b      	movs	r2, #91	; 0x5b
 8001606:	701a      	strb	r2, [r3, #0]
	      pRevDataBuf[1]           = pRevData->CmdType;
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	3301      	adds	r3, #1
 800160c:	68fa      	ldr	r2, [r7, #12]
 800160e:	7812      	ldrb	r2, [r2, #0]
 8001610:	701a      	strb	r2, [r3, #0]
	      pRevDataBuf[2]           = pRevData->CmdParam;
 8001612:	683b      	ldr	r3, [r7, #0]
 8001614:	3302      	adds	r3, #2
 8001616:	68fa      	ldr	r2, [r7, #12]
 8001618:	7852      	ldrb	r2, [r2, #1]
 800161a:	701a      	strb	r2, [r3, #0]
	      pRevDataBuf[3]           = *(pUsartType->RX_pData + 3);
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	3303      	adds	r3, #3
 8001620:	687a      	ldr	r2, [r7, #4]
 8001622:	79d2      	ldrb	r2, [r2, #7]
 8001624:	701a      	strb	r2, [r3, #0]
	      pRevDataBuf[4]           = *(pUsartType->RX_pData + 4);
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	3304      	adds	r3, #4
 800162a:	687a      	ldr	r2, [r7, #4]
 800162c:	7a12      	ldrb	r2, [r2, #8]
 800162e:	701a      	strb	r2, [r3, #0]
	      pRevDataBuf[i + 1]           = pRevData->XOR8BIT;
 8001630:	8afb      	ldrh	r3, [r7, #22]
 8001632:	3301      	adds	r3, #1
 8001634:	683a      	ldr	r2, [r7, #0]
 8001636:	4413      	add	r3, r2
 8001638:	68fa      	ldr	r2, [r7, #12]
 800163a:	7892      	ldrb	r2, [r2, #2]
 800163c:	701a      	strb	r2, [r3, #0]
	      pRevDataBuf[i + 2]           = 0x5D;
 800163e:	8afb      	ldrh	r3, [r7, #22]
 8001640:	3302      	adds	r3, #2
 8001642:	683a      	ldr	r2, [r7, #0]
 8001644:	4413      	add	r3, r2
 8001646:	225d      	movs	r2, #93	; 0x5d
 8001648:	701a      	strb	r2, [r3, #0]
	      pRevData->RevOKFlag = 1;
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	2201      	movs	r2, #1
 800164e:	725a      	strb	r2, [r3, #9]
	      return state;
 8001650:	7d7b      	ldrb	r3, [r7, #21]
 8001652:	e008      	b.n	8001666 <DS_HandingUartData+0x312>
	  for(i = 5; i < pUsartType->RX_Size; i++)
 8001654:	8afb      	ldrh	r3, [r7, #22]
 8001656:	3301      	adds	r3, #1
 8001658:	82fb      	strh	r3, [r7, #22]
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	885b      	ldrh	r3, [r3, #2]
 800165e:	8afa      	ldrh	r2, [r7, #22]
 8001660:	429a      	cmp	r2, r3
 8001662:	d381      	bcc.n	8001568 <DS_HandingUartData+0x214>
	    }
	  }
	}
	return state;
 8001664:	7d7b      	ldrb	r3, [r7, #21]
}
 8001666:	4618      	mov	r0, r3
 8001668:	3718      	adds	r7, #24
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}
	...

08001670 <DS_HandingUartDataFromCoreBoard>:
*
*       Data            :2018/1/31
*       Author          :bertz
*******************************************************************************/
DS_StatusTypeDef DS_HandingUartDataFromCoreBoard()
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b082      	sub	sp, #8
 8001674:	af00      	add	r7, sp, #0
	DS_StatusTypeDef state = DS_OK;
 8001676:	2300      	movs	r3, #0
 8001678:	71fb      	strb	r3, [r7, #7]
	state = DS_HandingUartData(&CoreBoardRevDataStruct, &CoreBoardAckedData, &CoreBoardUsartType, CoreRevDataBuf);
 800167a:	4b06      	ldr	r3, [pc, #24]	; (8001694 <DS_HandingUartDataFromCoreBoard+0x24>)
 800167c:	4a06      	ldr	r2, [pc, #24]	; (8001698 <DS_HandingUartDataFromCoreBoard+0x28>)
 800167e:	4907      	ldr	r1, [pc, #28]	; (800169c <DS_HandingUartDataFromCoreBoard+0x2c>)
 8001680:	4807      	ldr	r0, [pc, #28]	; (80016a0 <DS_HandingUartDataFromCoreBoard+0x30>)
 8001682:	f7ff fe67 	bl	8001354 <DS_HandingUartData>
 8001686:	4603      	mov	r3, r0
 8001688:	71fb      	strb	r3, [r7, #7]
	return state;
 800168a:	79fb      	ldrb	r3, [r7, #7]
}
 800168c:	4618      	mov	r0, r3
 800168e:	3708      	adds	r7, #8
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}
 8001694:	20000044 	.word	0x20000044
 8001698:	20000560 	.word	0x20000560
 800169c:	20000304 	.word	0x20000304
 80016a0:	2000031c 	.word	0x2000031c

080016a4 <DS_HandingCoreBoardRequest>:

DS_StatusTypeDef DS_HandingCoreBoardRequest()
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b082      	sub	sp, #8
 80016a8:	af00      	add	r7, sp, #0
	  DS_StatusTypeDef state = DS_OK;
 80016aa:	2300      	movs	r3, #0
 80016ac:	71fb      	strb	r3, [r7, #7]
	  uint8_t tempTableID;

	  if(CoreBoardRevDataStruct.RevOKFlag)
 80016ae:	4b1d      	ldr	r3, [pc, #116]	; (8001724 <DS_HandingCoreBoardRequest+0x80>)
 80016b0:	7a5b      	ldrb	r3, [r3, #9]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d031      	beq.n	800171a <DS_HandingCoreBoardRequest+0x76>
	  {
		  tempTableID = GetAvailableTableID();
 80016b6:	f7ff fe0d 	bl	80012d4 <GetAvailableTableID>
 80016ba:	4603      	mov	r3, r0
 80016bc:	71bb      	strb	r3, [r7, #6]
		  if(0xFF == tempTableID)
 80016be:	79bb      	ldrb	r3, [r7, #6]
 80016c0:	2bff      	cmp	r3, #255	; 0xff
 80016c2:	d101      	bne.n	80016c8 <DS_HandingCoreBoardRequest+0x24>
		  {
			  return state;
 80016c4:	79fb      	ldrb	r3, [r7, #7]
 80016c6:	e029      	b.n	800171c <DS_HandingCoreBoardRequest+0x78>
		  }

		  switch((CoreBoardRevDataStruct.CmdType) & 0xF0)
 80016c8:	4b16      	ldr	r3, [pc, #88]	; (8001724 <DS_HandingCoreBoardRequest+0x80>)
 80016ca:	781b      	ldrb	r3, [r3, #0]
 80016cc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80016d0:	2bd0      	cmp	r3, #208	; 0xd0
 80016d2:	d00d      	beq.n	80016f0 <DS_HandingCoreBoardRequest+0x4c>
 80016d4:	2bd0      	cmp	r3, #208	; 0xd0
 80016d6:	dc04      	bgt.n	80016e2 <DS_HandingCoreBoardRequest+0x3e>
 80016d8:	2bb0      	cmp	r3, #176	; 0xb0
 80016da:	d00b      	beq.n	80016f4 <DS_HandingCoreBoardRequest+0x50>
 80016dc:	2bc0      	cmp	r3, #192	; 0xc0
 80016de:	d00b      	beq.n	80016f8 <DS_HandingCoreBoardRequest+0x54>
 80016e0:	e003      	b.n	80016ea <DS_HandingCoreBoardRequest+0x46>
 80016e2:	2be0      	cmp	r3, #224	; 0xe0
 80016e4:	d00a      	beq.n	80016fc <DS_HandingCoreBoardRequest+0x58>
 80016e6:	2bf0      	cmp	r3, #240	; 0xf0
 80016e8:	d00a      	beq.n	8001700 <DS_HandingCoreBoardRequest+0x5c>
		  	  case 0xB0:break;
		  	  case 0xC0:break;
		  	  case 0xD0:break;
		  	  case 0xE0:break;
		  	  case 0xF0:break;
		  	  default:state = DS_ERR;break;
 80016ea:	2301      	movs	r3, #1
 80016ec:	71fb      	strb	r3, [r7, #7]
 80016ee:	e008      	b.n	8001702 <DS_HandingCoreBoardRequest+0x5e>
		  	  case 0xD0:break;
 80016f0:	bf00      	nop
 80016f2:	e006      	b.n	8001702 <DS_HandingCoreBoardRequest+0x5e>
		  	  case 0xB0:break;
 80016f4:	bf00      	nop
 80016f6:	e004      	b.n	8001702 <DS_HandingCoreBoardRequest+0x5e>
		  	  case 0xC0:break;
 80016f8:	bf00      	nop
 80016fa:	e002      	b.n	8001702 <DS_HandingCoreBoardRequest+0x5e>
		  	  case 0xE0:break;
 80016fc:	bf00      	nop
 80016fe:	e000      	b.n	8001702 <DS_HandingCoreBoardRequest+0x5e>
		  	  case 0xF0:break;
 8001700:	bf00      	nop
		  }

		  CoreBoardRevDataStruct.NumberOfBytesReceived = 0;
 8001702:	4b08      	ldr	r3, [pc, #32]	; (8001724 <DS_HandingCoreBoardRequest+0x80>)
 8001704:	2200      	movs	r2, #0
 8001706:	721a      	strb	r2, [r3, #8]
		  CoreBoardRevDataStruct.DataLength = 0;
 8001708:	4b06      	ldr	r3, [pc, #24]	; (8001724 <DS_HandingCoreBoardRequest+0x80>)
 800170a:	2200      	movs	r2, #0
 800170c:	809a      	strh	r2, [r3, #4]
		  CoreBoardRevDataStruct.TotalLength = 0;
 800170e:	4b05      	ldr	r3, [pc, #20]	; (8001724 <DS_HandingCoreBoardRequest+0x80>)
 8001710:	2200      	movs	r2, #0
 8001712:	80da      	strh	r2, [r3, #6]
		  CoreBoardRevDataStruct.RevOKFlag = 0;
 8001714:	4b03      	ldr	r3, [pc, #12]	; (8001724 <DS_HandingCoreBoardRequest+0x80>)
 8001716:	2200      	movs	r2, #0
 8001718:	725a      	strb	r2, [r3, #9]

	  }
	  return state;
 800171a:	79fb      	ldrb	r3, [r7, #7]
}
 800171c:	4618      	mov	r0, r3
 800171e:	3708      	adds	r7, #8
 8001720:	46bd      	mov	sp, r7
 8001722:	bd80      	pop	{r7, pc}
 8001724:	2000031c 	.word	0x2000031c

08001728 <main>:
**  Abstract: main program
**
**===========================================================================
*/
int main(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b082      	sub	sp, #8
 800172c:	af00      	add	r7, sp, #0
  int i = 0;
 800172e:	2300      	movs	r3, #0
 8001730:	607b      	str	r3, [r7, #4]
  /* TODO - Add your application code here */

  /* Infinite loop */
  MX_USART1_Init();
 8001732:	f000 f9fb 	bl	8001b2c <MX_USART1_Init>
  MX_USART2_Init();
 8001736:	f000 fa8b 	bl	8001c50 <MX_USART2_Init>
  DS_ADC_Init();
 800173a:	f7ff fd23 	bl	8001184 <DS_ADC_Init>

  while (1)
  {
	  i++;
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	3301      	adds	r3, #1
 8001742:	607b      	str	r3, [r7, #4]
	  if(i > 4096)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800174a:	dd01      	ble.n	8001750 <main+0x28>
	  {
		  i =0;
 800174c:	2300      	movs	r3, #0
 800174e:	607b      	str	r3, [r7, #4]
		  //USART_SendData(USART1,(uint16_t)'A');
	  }

	  DS_HandingUartDataFromCoreBoard();
 8001750:	f7ff ff8e 	bl	8001670 <DS_HandingUartDataFromCoreBoard>
	  DS_HandingCoreBoardRequest();
 8001754:	f7ff ffa6 	bl	80016a4 <DS_HandingCoreBoardRequest>

	  if(1 == gADCConvOKFlag)
 8001758:	4b21      	ldr	r3, [pc, #132]	; (80017e0 <main+0xb8>)
 800175a:	781b      	ldrb	r3, [r3, #0]
 800175c:	2b01      	cmp	r3, #1
 800175e:	d11c      	bne.n	800179a <main+0x72>
	  {
		  gADCConvOKFlag = 0;
 8001760:	4b1f      	ldr	r3, [pc, #124]	; (80017e0 <main+0xb8>)
 8001762:	2200      	movs	r2, #0
 8001764:	701a      	strb	r2, [r3, #0]
		  adcData = ADC_GetConversionValue(ADC1);
 8001766:	481f      	ldr	r0, [pc, #124]	; (80017e4 <main+0xbc>)
 8001768:	f7fe ffb0 	bl	80006cc <ADC_GetConversionValue>
 800176c:	4603      	mov	r3, r0
 800176e:	461a      	mov	r2, r3
 8001770:	4b1d      	ldr	r3, [pc, #116]	; (80017e8 <main+0xc0>)
 8001772:	601a      	str	r2, [r3, #0]
		  USART_SendData(USART2,adcData);
 8001774:	4b1c      	ldr	r3, [pc, #112]	; (80017e8 <main+0xc0>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	b29b      	uxth	r3, r3
 800177a:	4619      	mov	r1, r3
 800177c:	481b      	ldr	r0, [pc, #108]	; (80017ec <main+0xc4>)
 800177e:	f7ff fc86 	bl	800108e <USART_SendData>
		  USART_SendData(USART2,adcData >> 8);
 8001782:	4b19      	ldr	r3, [pc, #100]	; (80017e8 <main+0xc0>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	121b      	asrs	r3, r3, #8
 8001788:	b29b      	uxth	r3, r3
 800178a:	4619      	mov	r1, r3
 800178c:	4817      	ldr	r0, [pc, #92]	; (80017ec <main+0xc4>)
 800178e:	f7ff fc7e 	bl	800108e <USART_SendData>
		  ADC_SoftwareStartConvCmd(ADC1,ENABLE);
 8001792:	2101      	movs	r1, #1
 8001794:	4813      	ldr	r0, [pc, #76]	; (80017e4 <main+0xbc>)
 8001796:	f7fe feb5 	bl	8000504 <ADC_SoftwareStartConvCmd>
	  }

	  if(1 == LeftBoardUsartType.RX_Flag)
 800179a:	4b15      	ldr	r3, [pc, #84]	; (80017f0 <main+0xc8>)
 800179c:	781b      	ldrb	r3, [r3, #0]
 800179e:	f003 0301 	and.w	r3, r3, #1
 80017a2:	b2db      	uxtb	r3, r3
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d0ca      	beq.n	800173e <main+0x16>
	  {
		  LeftBoardUsartType.RX_Flag = 0;
 80017a8:	4a11      	ldr	r2, [pc, #68]	; (80017f0 <main+0xc8>)
 80017aa:	7813      	ldrb	r3, [r2, #0]
 80017ac:	f36f 0300 	bfc	r3, #0, #1
 80017b0:	7013      	strb	r3, [r2, #0]
		  for(i = 0; i < LeftBoardUsartType.RX_Size;i++)
 80017b2:	2300      	movs	r3, #0
 80017b4:	607b      	str	r3, [r7, #4]
 80017b6:	e00c      	b.n	80017d2 <main+0xaa>
		  {
			  USART_SendData(USART2,(uint16_t)LeftBoardUsartType.RX_pData[i]);
 80017b8:	4a0d      	ldr	r2, [pc, #52]	; (80017f0 <main+0xc8>)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	4413      	add	r3, r2
 80017be:	3304      	adds	r3, #4
 80017c0:	781b      	ldrb	r3, [r3, #0]
 80017c2:	b29b      	uxth	r3, r3
 80017c4:	4619      	mov	r1, r3
 80017c6:	4809      	ldr	r0, [pc, #36]	; (80017ec <main+0xc4>)
 80017c8:	f7ff fc61 	bl	800108e <USART_SendData>
		  for(i = 0; i < LeftBoardUsartType.RX_Size;i++)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	3301      	adds	r3, #1
 80017d0:	607b      	str	r3, [r7, #4]
 80017d2:	4b07      	ldr	r3, [pc, #28]	; (80017f0 <main+0xc8>)
 80017d4:	885b      	ldrh	r3, [r3, #2]
 80017d6:	461a      	mov	r2, r3
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	429a      	cmp	r2, r3
 80017dc:	dcec      	bgt.n	80017b8 <main+0x90>
	  i++;
 80017de:	e7ae      	b.n	800173e <main+0x16>
 80017e0:	20000354 	.word	0x20000354
 80017e4:	40012400 	.word	0x40012400
 80017e8:	20000358 	.word	0x20000358
 80017ec:	40004400 	.word	0x40004400
 80017f0:	2000035c 	.word	0x2000035c

080017f4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80017f4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800182c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80017f8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80017fa:	e003      	b.n	8001804 <LoopCopyDataInit>

080017fc <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80017fc:	4b0c      	ldr	r3, [pc, #48]	; (8001830 <LoopFillZerobss+0x18>)
	ldr	r3, [r3, r1]
 80017fe:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001800:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001802:	3104      	adds	r1, #4

08001804 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001804:	480b      	ldr	r0, [pc, #44]	; (8001834 <LoopFillZerobss+0x1c>)
	ldr	r3, =_edata
 8001806:	4b0c      	ldr	r3, [pc, #48]	; (8001838 <LoopFillZerobss+0x20>)
	adds	r2, r0, r1
 8001808:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800180a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800180c:	d3f6      	bcc.n	80017fc <CopyDataInit>
	ldr	r2, =_sbss
 800180e:	4a0b      	ldr	r2, [pc, #44]	; (800183c <LoopFillZerobss+0x24>)
	b	LoopFillZerobss
 8001810:	e002      	b.n	8001818 <LoopFillZerobss>

08001812 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001812:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001814:	f842 3b04 	str.w	r3, [r2], #4

08001818 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001818:	4b09      	ldr	r3, [pc, #36]	; (8001840 <LoopFillZerobss+0x28>)
	cmp	r2, r3
 800181a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800181c:	d3f9      	bcc.n	8001812 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800181e:	f000 f863 	bl	80018e8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001822:	f000 faa9 	bl	8001d78 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001826:	f7ff ff7f 	bl	8001728 <main>
	bx	lr
 800182a:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800182c:	2000c000 	.word	0x2000c000
	ldr	r3, =_sidata
 8001830:	08001de0 	.word	0x08001de0
	ldr	r0, =_sdata
 8001834:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001838:	20000014 	.word	0x20000014
	ldr	r2, =_sbss
 800183c:	20000014 	.word	0x20000014
	ldr	r3, = _ebss
 8001840:	20000764 	.word	0x20000764

08001844 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001844:	e7fe      	b.n	8001844 <ADC3_IRQHandler>

08001846 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8001846:	b480      	push	{r7}
 8001848:	af00      	add	r7, sp, #0
}
 800184a:	bf00      	nop
 800184c:	46bd      	mov	sp, r7
 800184e:	bc80      	pop	{r7}
 8001850:	4770      	bx	lr

08001852 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8001852:	b480      	push	{r7}
 8001854:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8001856:	e7fe      	b.n	8001856 <HardFault_Handler+0x4>

08001858 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 800185c:	e7fe      	b.n	800185c <MemManage_Handler+0x4>

0800185e <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800185e:	b480      	push	{r7}
 8001860:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8001862:	e7fe      	b.n	8001862 <BusFault_Handler+0x4>

08001864 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8001864:	b480      	push	{r7}
 8001866:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8001868:	e7fe      	b.n	8001868 <UsageFault_Handler+0x4>

0800186a <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 800186a:	b480      	push	{r7}
 800186c:	af00      	add	r7, sp, #0
}
 800186e:	bf00      	nop
 8001870:	46bd      	mov	sp, r7
 8001872:	bc80      	pop	{r7}
 8001874:	4770      	bx	lr

08001876 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8001876:	b480      	push	{r7}
 8001878:	af00      	add	r7, sp, #0
}
 800187a:	bf00      	nop
 800187c:	46bd      	mov	sp, r7
 800187e:	bc80      	pop	{r7}
 8001880:	4770      	bx	lr

08001882 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8001882:	b480      	push	{r7}
 8001884:	af00      	add	r7, sp, #0
}
 8001886:	bf00      	nop
 8001888:	46bd      	mov	sp, r7
 800188a:	bc80      	pop	{r7}
 800188c:	4770      	bx	lr

0800188e <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 800188e:	b480      	push	{r7}
 8001890:	af00      	add	r7, sp, #0
}
 8001892:	bf00      	nop
 8001894:	46bd      	mov	sp, r7
 8001896:	bc80      	pop	{r7}
 8001898:	4770      	bx	lr

0800189a <USART1_IRQHandler>:

/**
  * @}
  */ 
void USART1_IRQHandler(void)
{
 800189a:	b580      	push	{r7, lr}
 800189c:	af00      	add	r7, sp, #0
	DS_CoreBoardUsartReceive_IDLE();
 800189e:	f000 f911 	bl	8001ac4 <DS_CoreBoardUsartReceive_IDLE>
}
 80018a2:	bf00      	nop
 80018a4:	bd80      	pop	{r7, pc}

080018a6 <USART2_IRQHandler>:


void USART2_IRQHandler(void)
{
 80018a6:	b580      	push	{r7, lr}
 80018a8:	af00      	add	r7, sp, #0
	DS_LeftBoardUsartReceive_IDLE();
 80018aa:	f000 f8d7 	bl	8001a5c <DS_LeftBoardUsartReceive_IDLE>
}
 80018ae:	bf00      	nop
 80018b0:	bd80      	pop	{r7, pc}
	...

080018b4 <ADC1_2_IRQHandler>:

void ADC1_2_IRQHandler(void)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	af00      	add	r7, sp, #0
	gADCConvOKFlag = 1;
 80018b8:	4b04      	ldr	r3, [pc, #16]	; (80018cc <ADC1_2_IRQHandler+0x18>)
 80018ba:	2201      	movs	r2, #1
 80018bc:	701a      	strb	r2, [r3, #0]
	ADC_ClearFlag(ADC1,ADC_FLAG_EOC);
 80018be:	2102      	movs	r1, #2
 80018c0:	4803      	ldr	r0, [pc, #12]	; (80018d0 <ADC1_2_IRQHandler+0x1c>)
 80018c2:	f7fe ff0f 	bl	80006e4 <ADC_ClearFlag>
}
 80018c6:	bf00      	nop
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	bf00      	nop
 80018cc:	20000354 	.word	0x20000354
 80018d0:	40012400 	.word	0x40012400

080018d4 <DMA1_Channel1_IRQHandler>:

void DMA1_Channel1_IRQHandler(void)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	af00      	add	r7, sp, #0
	DMA_ClearITPendingBit(DMA1_IT_TC1);
 80018d8:	2002      	movs	r0, #2
 80018da:	f7ff f87b 	bl	80009d4 <DMA_ClearITPendingBit>
	DMA_ClearFlag(DMA1_FLAG_TC1);
 80018de:	2002      	movs	r0, #2
 80018e0:	f7ff f85e 	bl	80009a0 <DMA_ClearFlag>
}
 80018e4:	bf00      	nop
 80018e6:	bd80      	pop	{r7, pc}

080018e8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80018ec:	4a15      	ldr	r2, [pc, #84]	; (8001944 <SystemInit+0x5c>)
 80018ee:	4b15      	ldr	r3, [pc, #84]	; (8001944 <SystemInit+0x5c>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f043 0301 	orr.w	r3, r3, #1
 80018f6:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 80018f8:	4912      	ldr	r1, [pc, #72]	; (8001944 <SystemInit+0x5c>)
 80018fa:	4b12      	ldr	r3, [pc, #72]	; (8001944 <SystemInit+0x5c>)
 80018fc:	685a      	ldr	r2, [r3, #4]
 80018fe:	4b12      	ldr	r3, [pc, #72]	; (8001948 <SystemInit+0x60>)
 8001900:	4013      	ands	r3, r2
 8001902:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001904:	4a0f      	ldr	r2, [pc, #60]	; (8001944 <SystemInit+0x5c>)
 8001906:	4b0f      	ldr	r3, [pc, #60]	; (8001944 <SystemInit+0x5c>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800190e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001912:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001914:	4a0b      	ldr	r2, [pc, #44]	; (8001944 <SystemInit+0x5c>)
 8001916:	4b0b      	ldr	r3, [pc, #44]	; (8001944 <SystemInit+0x5c>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800191e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8001920:	4a08      	ldr	r2, [pc, #32]	; (8001944 <SystemInit+0x5c>)
 8001922:	4b08      	ldr	r3, [pc, #32]	; (8001944 <SystemInit+0x5c>)
 8001924:	685b      	ldr	r3, [r3, #4]
 8001926:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800192a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 800192c:	4b05      	ldr	r3, [pc, #20]	; (8001944 <SystemInit+0x5c>)
 800192e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001932:	609a      	str	r2, [r3, #8]
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 8001934:	f000 f80c 	bl	8001950 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001938:	4b04      	ldr	r3, [pc, #16]	; (800194c <SystemInit+0x64>)
 800193a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800193e:	609a      	str	r2, [r3, #8]
#endif 
}
 8001940:	bf00      	nop
 8001942:	bd80      	pop	{r7, pc}
 8001944:	40021000 	.word	0x40021000
 8001948:	f8ff0000 	.word	0xf8ff0000
 800194c:	e000ed00 	.word	0xe000ed00

08001950 <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
 8001954:	f000 f802 	bl	800195c <SetSysClockTo72>
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 8001958:	bf00      	nop
 800195a:	bd80      	pop	{r7, pc}

0800195c <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
 800195c:	b480      	push	{r7}
 800195e:	b083      	sub	sp, #12
 8001960:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8001962:	2300      	movs	r3, #0
 8001964:	607b      	str	r3, [r7, #4]
 8001966:	2300      	movs	r3, #0
 8001968:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800196a:	4a3a      	ldr	r2, [pc, #232]	; (8001a54 <SetSysClockTo72+0xf8>)
 800196c:	4b39      	ldr	r3, [pc, #228]	; (8001a54 <SetSysClockTo72+0xf8>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001974:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8001976:	4b37      	ldr	r3, [pc, #220]	; (8001a54 <SetSysClockTo72+0xf8>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800197e:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	3301      	adds	r3, #1
 8001984:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	2b00      	cmp	r3, #0
 800198a:	d103      	bne.n	8001994 <SetSysClockTo72+0x38>
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001992:	d1f0      	bne.n	8001976 <SetSysClockTo72+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8001994:	4b2f      	ldr	r3, [pc, #188]	; (8001a54 <SetSysClockTo72+0xf8>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800199c:	2b00      	cmp	r3, #0
 800199e:	d002      	beq.n	80019a6 <SetSysClockTo72+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80019a0:	2301      	movs	r3, #1
 80019a2:	603b      	str	r3, [r7, #0]
 80019a4:	e001      	b.n	80019aa <SetSysClockTo72+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80019a6:	2300      	movs	r3, #0
 80019a8:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	2b01      	cmp	r3, #1
 80019ae:	d14b      	bne.n	8001a48 <SetSysClockTo72+0xec>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 80019b0:	4a29      	ldr	r2, [pc, #164]	; (8001a58 <SetSysClockTo72+0xfc>)
 80019b2:	4b29      	ldr	r3, [pc, #164]	; (8001a58 <SetSysClockTo72+0xfc>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f043 0310 	orr.w	r3, r3, #16
 80019ba:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 80019bc:	4a26      	ldr	r2, [pc, #152]	; (8001a58 <SetSysClockTo72+0xfc>)
 80019be:	4b26      	ldr	r3, [pc, #152]	; (8001a58 <SetSysClockTo72+0xfc>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	f023 0303 	bic.w	r3, r3, #3
 80019c6:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 80019c8:	4a23      	ldr	r2, [pc, #140]	; (8001a58 <SetSysClockTo72+0xfc>)
 80019ca:	4b23      	ldr	r3, [pc, #140]	; (8001a58 <SetSysClockTo72+0xfc>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f043 0302 	orr.w	r3, r3, #2
 80019d2:	6013      	str	r3, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 80019d4:	4a1f      	ldr	r2, [pc, #124]	; (8001a54 <SetSysClockTo72+0xf8>)
 80019d6:	4b1f      	ldr	r3, [pc, #124]	; (8001a54 <SetSysClockTo72+0xf8>)
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 80019dc:	4a1d      	ldr	r2, [pc, #116]	; (8001a54 <SetSysClockTo72+0xf8>)
 80019de:	4b1d      	ldr	r3, [pc, #116]	; (8001a54 <SetSysClockTo72+0xf8>)
 80019e0:	685b      	ldr	r3, [r3, #4]
 80019e2:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 80019e4:	4a1b      	ldr	r2, [pc, #108]	; (8001a54 <SetSysClockTo72+0xf8>)
 80019e6:	4b1b      	ldr	r3, [pc, #108]	; (8001a54 <SetSysClockTo72+0xf8>)
 80019e8:	685b      	ldr	r3, [r3, #4]
 80019ea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80019ee:	6053      	str	r3, [r2, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 80019f0:	4a18      	ldr	r2, [pc, #96]	; (8001a54 <SetSysClockTo72+0xf8>)
 80019f2:	4b18      	ldr	r3, [pc, #96]	; (8001a54 <SetSysClockTo72+0xf8>)
 80019f4:	685b      	ldr	r3, [r3, #4]
 80019f6:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 80019fa:	6053      	str	r3, [r2, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 80019fc:	4a15      	ldr	r2, [pc, #84]	; (8001a54 <SetSysClockTo72+0xf8>)
 80019fe:	4b15      	ldr	r3, [pc, #84]	; (8001a54 <SetSysClockTo72+0xf8>)
 8001a00:	685b      	ldr	r3, [r3, #4]
 8001a02:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
 8001a06:	6053      	str	r3, [r2, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8001a08:	4a12      	ldr	r2, [pc, #72]	; (8001a54 <SetSysClockTo72+0xf8>)
 8001a0a:	4b12      	ldr	r3, [pc, #72]	; (8001a54 <SetSysClockTo72+0xf8>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a12:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8001a14:	bf00      	nop
 8001a16:	4b0f      	ldr	r3, [pc, #60]	; (8001a54 <SetSysClockTo72+0xf8>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d0f9      	beq.n	8001a16 <SetSysClockTo72+0xba>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001a22:	4a0c      	ldr	r2, [pc, #48]	; (8001a54 <SetSysClockTo72+0xf8>)
 8001a24:	4b0b      	ldr	r3, [pc, #44]	; (8001a54 <SetSysClockTo72+0xf8>)
 8001a26:	685b      	ldr	r3, [r3, #4]
 8001a28:	f023 0303 	bic.w	r3, r3, #3
 8001a2c:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8001a2e:	4a09      	ldr	r2, [pc, #36]	; (8001a54 <SetSysClockTo72+0xf8>)
 8001a30:	4b08      	ldr	r3, [pc, #32]	; (8001a54 <SetSysClockTo72+0xf8>)
 8001a32:	685b      	ldr	r3, [r3, #4]
 8001a34:	f043 0302 	orr.w	r3, r3, #2
 8001a38:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 8001a3a:	bf00      	nop
 8001a3c:	4b05      	ldr	r3, [pc, #20]	; (8001a54 <SetSysClockTo72+0xf8>)
 8001a3e:	685b      	ldr	r3, [r3, #4]
 8001a40:	f003 030c 	and.w	r3, r3, #12
 8001a44:	2b08      	cmp	r3, #8
 8001a46:	d1f9      	bne.n	8001a3c <SetSysClockTo72+0xe0>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }
}
 8001a48:	bf00      	nop
 8001a4a:	370c      	adds	r7, #12
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bc80      	pop	{r7}
 8001a50:	4770      	bx	lr
 8001a52:	bf00      	nop
 8001a54:	40021000 	.word	0x40021000
 8001a58:	40022000 	.word	0x40022000

08001a5c <DS_LeftBoardUsartReceive_IDLE>:

USARTRECIVETYPE CoreBoardUsartType;
USARTRECIVETYPE	LeftBoardUsartType;

void DS_LeftBoardUsartReceive_IDLE()
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	af00      	add	r7, sp, #0
	if(RESET != USART_GetITStatus(USART2,USART_IT_IDLE))
 8001a60:	f240 4124 	movw	r1, #1060	; 0x424
 8001a64:	4814      	ldr	r0, [pc, #80]	; (8001ab8 <DS_LeftBoardUsartReceive_IDLE+0x5c>)
 8001a66:	f7ff fb32 	bl	80010ce <USART_GetITStatus>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d021      	beq.n	8001ab4 <DS_LeftBoardUsartReceive_IDLE+0x58>
	{
		DMA_Cmd(DMA1_Channel6,DISABLE);
 8001a70:	2100      	movs	r1, #0
 8001a72:	4812      	ldr	r0, [pc, #72]	; (8001abc <DS_LeftBoardUsartReceive_IDLE+0x60>)
 8001a74:	f7fe ff40 	bl	80008f8 <DMA_Cmd>
		DMA_ClearFlag(DMA1_FLAG_GL3);
 8001a78:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001a7c:	f7fe ff90 	bl	80009a0 <DMA_ClearFlag>
		LeftBoardUsartType.RX_Size = USART_RX_BUF_LEN - DMA_GetCurrDataCounter(DMA1_Channel6);
 8001a80:	480e      	ldr	r0, [pc, #56]	; (8001abc <DS_LeftBoardUsartReceive_IDLE+0x60>)
 8001a82:	f7fe ff80 	bl	8000986 <DMA_GetCurrDataCounter>
 8001a86:	4603      	mov	r3, r0
 8001a88:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8001a8c:	b29a      	uxth	r2, r3
 8001a8e:	4b0c      	ldr	r3, [pc, #48]	; (8001ac0 <DS_LeftBoardUsartReceive_IDLE+0x64>)
 8001a90:	805a      	strh	r2, [r3, #2]
		LeftBoardUsartType.RX_Flag = 1;
 8001a92:	4a0b      	ldr	r2, [pc, #44]	; (8001ac0 <DS_LeftBoardUsartReceive_IDLE+0x64>)
 8001a94:	7813      	ldrb	r3, [r2, #0]
 8001a96:	f043 0301 	orr.w	r3, r3, #1
 8001a9a:	7013      	strb	r3, [r2, #0]
		DMA_SetCurrDataCounter(DMA1_Channel6,USART_RX_BUF_LEN);
 8001a9c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001aa0:	4806      	ldr	r0, [pc, #24]	; (8001abc <DS_LeftBoardUsartReceive_IDLE+0x60>)
 8001aa2:	f7fe ff62 	bl	800096a <DMA_SetCurrDataCounter>
		DMA_Cmd(DMA1_Channel6,ENABLE);
 8001aa6:	2101      	movs	r1, #1
 8001aa8:	4804      	ldr	r0, [pc, #16]	; (8001abc <DS_LeftBoardUsartReceive_IDLE+0x60>)
 8001aaa:	f7fe ff25 	bl	80008f8 <DMA_Cmd>
		USART_ReceiveData(USART2);
 8001aae:	4802      	ldr	r0, [pc, #8]	; (8001ab8 <DS_LeftBoardUsartReceive_IDLE+0x5c>)
 8001ab0:	f7ff fafe 	bl	80010b0 <USART_ReceiveData>
	}
}
 8001ab4:	bf00      	nop
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	40004400 	.word	0x40004400
 8001abc:	4002006c 	.word	0x4002006c
 8001ac0:	2000035c 	.word	0x2000035c

08001ac4 <DS_CoreBoardUsartReceive_IDLE>:

void DS_CoreBoardUsartReceive_IDLE()
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	af00      	add	r7, sp, #0
	if(RESET != USART_GetITStatus(USART1,USART_IT_IDLE))
 8001ac8:	f240 4124 	movw	r1, #1060	; 0x424
 8001acc:	4814      	ldr	r0, [pc, #80]	; (8001b20 <DS_CoreBoardUsartReceive_IDLE+0x5c>)
 8001ace:	f7ff fafe 	bl	80010ce <USART_GetITStatus>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d021      	beq.n	8001b1c <DS_CoreBoardUsartReceive_IDLE+0x58>
	{
		DMA_Cmd(DMA1_Channel5,DISABLE);
 8001ad8:	2100      	movs	r1, #0
 8001ada:	4812      	ldr	r0, [pc, #72]	; (8001b24 <DS_CoreBoardUsartReceive_IDLE+0x60>)
 8001adc:	f7fe ff0c 	bl	80008f8 <DMA_Cmd>
		DMA_ClearFlag(DMA1_FLAG_GL3);
 8001ae0:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001ae4:	f7fe ff5c 	bl	80009a0 <DMA_ClearFlag>
		CoreBoardUsartType.RX_Size = USART_RX_BUF_LEN - DMA_GetCurrDataCounter(DMA1_Channel5);
 8001ae8:	480e      	ldr	r0, [pc, #56]	; (8001b24 <DS_CoreBoardUsartReceive_IDLE+0x60>)
 8001aea:	f7fe ff4c 	bl	8000986 <DMA_GetCurrDataCounter>
 8001aee:	4603      	mov	r3, r0
 8001af0:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8001af4:	b29a      	uxth	r2, r3
 8001af6:	4b0c      	ldr	r3, [pc, #48]	; (8001b28 <DS_CoreBoardUsartReceive_IDLE+0x64>)
 8001af8:	805a      	strh	r2, [r3, #2]
		CoreBoardUsartType.RX_Flag = 1;
 8001afa:	4a0b      	ldr	r2, [pc, #44]	; (8001b28 <DS_CoreBoardUsartReceive_IDLE+0x64>)
 8001afc:	7813      	ldrb	r3, [r2, #0]
 8001afe:	f043 0301 	orr.w	r3, r3, #1
 8001b02:	7013      	strb	r3, [r2, #0]
		DMA_SetCurrDataCounter(DMA1_Channel5,USART_RX_BUF_LEN);
 8001b04:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001b08:	4806      	ldr	r0, [pc, #24]	; (8001b24 <DS_CoreBoardUsartReceive_IDLE+0x60>)
 8001b0a:	f7fe ff2e 	bl	800096a <DMA_SetCurrDataCounter>
		DMA_Cmd(DMA1_Channel5,ENABLE);
 8001b0e:	2101      	movs	r1, #1
 8001b10:	4804      	ldr	r0, [pc, #16]	; (8001b24 <DS_CoreBoardUsartReceive_IDLE+0x60>)
 8001b12:	f7fe fef1 	bl	80008f8 <DMA_Cmd>
		USART_ReceiveData(USART1);
 8001b16:	4802      	ldr	r0, [pc, #8]	; (8001b20 <DS_CoreBoardUsartReceive_IDLE+0x5c>)
 8001b18:	f7ff faca 	bl	80010b0 <USART_ReceiveData>
	}
}
 8001b1c:	bf00      	nop
 8001b1e:	bd80      	pop	{r7, pc}
 8001b20:	40013800 	.word	0x40013800
 8001b24:	40020058 	.word	0x40020058
 8001b28:	20000560 	.word	0x20000560

08001b2c <MX_USART1_Init>:


void MX_USART1_Init(void)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b092      	sub	sp, #72	; 0x48
 8001b30:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitTypeDef_Struct;
	NVIC_InitTypeDef NVIC_InitTypeDef_Struct;
	DMA_InitTypeDef DMA_InitTypeDef_Struct;

	/*  */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1 | RCC_APB2Periph_GPIOA,ENABLE);
 8001b32:	2101      	movs	r1, #1
 8001b34:	f244 0004 	movw	r0, #16388	; 0x4004
 8001b38:	f7ff f90c 	bl	8000d54 <RCC_APB2PeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_DMA1, ENABLE);
 8001b3c:	2101      	movs	r1, #1
 8001b3e:	2001      	movs	r0, #1
 8001b40:	f7ff f8ea 	bl	8000d18 <RCC_AHBPeriphClockCmd>

	/* TX GPIOA.9 */
	GPIO_InitTypeDef_Struct.GPIO_Mode = GPIO_Mode_AF_PP;
 8001b44:	2318      	movs	r3, #24
 8001b46:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	GPIO_InitTypeDef_Struct.GPIO_Pin = USART1_TX_Pin;
 8001b4a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001b4e:	86bb      	strh	r3, [r7, #52]	; 0x34
	GPIO_InitTypeDef_Struct.GPIO_Speed = GPIO_Speed_50MHz;
 8001b50:	2303      	movs	r3, #3
 8001b52:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	GPIO_Init(USART1_TX_Port,&GPIO_InitTypeDef_Struct);
 8001b56:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	4837      	ldr	r0, [pc, #220]	; (8001c3c <MX_USART1_Init+0x110>)
 8001b5e:	f7fe ff53 	bl	8000a08 <GPIO_Init>

	/* RX GPIOA.10 */
	GPIO_InitTypeDef_Struct.GPIO_Pin = USART1_RX_Pin;
 8001b62:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b66:	86bb      	strh	r3, [r7, #52]	; 0x34
	GPIO_InitTypeDef_Struct.GPIO_Speed = GPIO_Speed_50MHz;
 8001b68:	2303      	movs	r3, #3
 8001b6a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	GPIO_InitTypeDef_Struct.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8001b6e:	2304      	movs	r3, #4
 8001b70:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	GPIO_Init(USART1_RX_Port,&GPIO_InitTypeDef_Struct);
 8001b74:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001b78:	4619      	mov	r1, r3
 8001b7a:	4830      	ldr	r0, [pc, #192]	; (8001c3c <MX_USART1_Init+0x110>)
 8001b7c:	f7fe ff44 	bl	8000a08 <GPIO_Init>

	/* USART1 NVIC  */
	NVIC_InitTypeDef_Struct.NVIC_IRQChannel = USART1_IRQn;
 8001b80:	2325      	movs	r3, #37	; 0x25
 8001b82:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
	NVIC_InitTypeDef_Struct.NVIC_IRQChannelPreemptionPriority = 3;
 8001b86:	2303      	movs	r3, #3
 8001b88:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
	NVIC_InitTypeDef_Struct.NVIC_IRQChannelSubPriority = 3;
 8001b8c:	2303      	movs	r3, #3
 8001b8e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	NVIC_InitTypeDef_Struct.NVIC_IRQChannelCmd = ENABLE;
 8001b92:	2301      	movs	r3, #1
 8001b94:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	NVIC_Init(&NVIC_InitTypeDef_Struct);
 8001b98:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f7fe fb41 	bl	8000224 <NVIC_Init>


	/* USART1 DMA  */
	DMA_DeInit(DMA1_Channel5);
 8001ba2:	4827      	ldr	r0, [pc, #156]	; (8001c40 <MX_USART1_Init+0x114>)
 8001ba4:	f7fe fdae 	bl	8000704 <DMA_DeInit>
	DMA_InitTypeDef_Struct.DMA_DIR = DMA_DIR_PeripheralSRC;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	60fb      	str	r3, [r7, #12]
	DMA_InitTypeDef_Struct.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8001bac:	2300      	movs	r3, #0
 8001bae:	617b      	str	r3, [r7, #20]
	DMA_InitTypeDef_Struct.DMA_MemoryInc= DMA_MemoryInc_Enable;
 8001bb0:	2380      	movs	r3, #128	; 0x80
 8001bb2:	61bb      	str	r3, [r7, #24]
	DMA_InitTypeDef_Struct.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	61fb      	str	r3, [r7, #28]
	DMA_InitTypeDef_Struct.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	623b      	str	r3, [r7, #32]
	DMA_InitTypeDef_Struct.DMA_Mode = DMA_Mode_Normal;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	627b      	str	r3, [r7, #36]	; 0x24
	DMA_InitTypeDef_Struct.DMA_Priority = DMA_Priority_Low;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	62bb      	str	r3, [r7, #40]	; 0x28
	DMA_InitTypeDef_Struct.DMA_M2M = DMA_M2M_Disable;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	62fb      	str	r3, [r7, #44]	; 0x2c
	DMA_InitTypeDef_Struct.DMA_PeripheralBaseAddr = (uint32_t)&(USART1->DR);
 8001bc8:	4b1e      	ldr	r3, [pc, #120]	; (8001c44 <MX_USART1_Init+0x118>)
 8001bca:	607b      	str	r3, [r7, #4]
	DMA_InitTypeDef_Struct.DMA_BufferSize = USART_RX_BUF_LEN;
 8001bcc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001bd0:	613b      	str	r3, [r7, #16]
	DMA_InitTypeDef_Struct.DMA_MemoryBaseAddr =  (uint32_t)&(CoreBoardUsartType.RX_pData);
 8001bd2:	4b1d      	ldr	r3, [pc, #116]	; (8001c48 <MX_USART1_Init+0x11c>)
 8001bd4:	60bb      	str	r3, [r7, #8]
	DMA_Init(DMA1_Channel5,&DMA_InitTypeDef_Struct);
 8001bd6:	1d3b      	adds	r3, r7, #4
 8001bd8:	4619      	mov	r1, r3
 8001bda:	4819      	ldr	r0, [pc, #100]	; (8001c40 <MX_USART1_Init+0x114>)
 8001bdc:	f7fe fe4e 	bl	800087c <DMA_Init>
	DMA_Cmd(DMA1_Channel5,ENABLE);
 8001be0:	2101      	movs	r1, #1
 8001be2:	4817      	ldr	r0, [pc, #92]	; (8001c40 <MX_USART1_Init+0x114>)
 8001be4:	f7fe fe88 	bl	80008f8 <DMA_Cmd>
	USART_DMACmd(USART1,USART_DMAReq_Rx,ENABLE);
 8001be8:	2201      	movs	r2, #1
 8001bea:	2140      	movs	r1, #64	; 0x40
 8001bec:	4817      	ldr	r0, [pc, #92]	; (8001c4c <MX_USART1_Init+0x120>)
 8001bee:	f7ff fa2b 	bl	8001048 <USART_DMACmd>

	/* USART1  */
	USART_InitTypeDef_Struct.USART_BaudRate = USARTBAUDRATE;
 8001bf2:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001bf6:	63bb      	str	r3, [r7, #56]	; 0x38
	USART_InitTypeDef_Struct.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
	USART_InitTypeDef_Struct.USART_Parity = USART_Parity_No;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
	USART_InitTypeDef_Struct.USART_StopBits = USART_StopBits_1;
 8001c04:	2300      	movs	r3, #0
 8001c06:	87fb      	strh	r3, [r7, #62]	; 0x3e
	USART_InitTypeDef_Struct.USART_WordLength = USART_WordLength_8b;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	87bb      	strh	r3, [r7, #60]	; 0x3c
	USART_InitTypeDef_Struct.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8001c0c:	230c      	movs	r3, #12
 8001c0e:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
	USART_Init(USART1, &USART_InitTypeDef_Struct);
 8001c12:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001c16:	4619      	mov	r1, r3
 8001c18:	480c      	ldr	r0, [pc, #48]	; (8001c4c <MX_USART1_Init+0x120>)
 8001c1a:	f7ff f8f5 	bl	8000e08 <USART_Init>
	USART_Cmd(USART1,ENABLE);
 8001c1e:	2101      	movs	r1, #1
 8001c20:	480a      	ldr	r0, [pc, #40]	; (8001c4c <MX_USART1_Init+0x120>)
 8001c22:	f7ff f9ab 	bl	8000f7c <USART_Cmd>
	USART_ITConfig(USART1, USART_IT_IDLE, ENABLE);
 8001c26:	2201      	movs	r2, #1
 8001c28:	f240 4124 	movw	r1, #1060	; 0x424
 8001c2c:	4807      	ldr	r0, [pc, #28]	; (8001c4c <MX_USART1_Init+0x120>)
 8001c2e:	f7ff f9c4 	bl	8000fba <USART_ITConfig>
}
 8001c32:	bf00      	nop
 8001c34:	3748      	adds	r7, #72	; 0x48
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	40010800 	.word	0x40010800
 8001c40:	40020058 	.word	0x40020058
 8001c44:	40013804 	.word	0x40013804
 8001c48:	20000564 	.word	0x20000564
 8001c4c:	40013800 	.word	0x40013800

08001c50 <MX_USART2_Init>:
void MX_USART2_Init(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b092      	sub	sp, #72	; 0x48
 8001c54:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitTypeDef_Struct;
	NVIC_InitTypeDef NVIC_InitTypeDef_Struct;
	DMA_InitTypeDef DMA_InitTypeDef_Struct;

	/*  */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA,ENABLE);
 8001c56:	2101      	movs	r1, #1
 8001c58:	2004      	movs	r0, #4
 8001c5a:	f7ff f87b 	bl	8000d54 <RCC_APB2PeriphClockCmd>
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2,ENABLE);
 8001c5e:	2101      	movs	r1, #1
 8001c60:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001c64:	f7ff f894 	bl	8000d90 <RCC_APB1PeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_DMA1, ENABLE);
 8001c68:	2101      	movs	r1, #1
 8001c6a:	2001      	movs	r0, #1
 8001c6c:	f7ff f854 	bl	8000d18 <RCC_AHBPeriphClockCmd>

	/* GPIOA.02 TX */
	GPIO_InitTypeDef_Struct.GPIO_Pin = USART2_TX_Pin;
 8001c70:	2304      	movs	r3, #4
 8001c72:	86bb      	strh	r3, [r7, #52]	; 0x34
	GPIO_InitTypeDef_Struct.GPIO_Mode = GPIO_Mode_AF_PP;
 8001c74:	2318      	movs	r3, #24
 8001c76:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	GPIO_InitTypeDef_Struct.GPIO_Speed = GPIO_Speed_50MHz;
 8001c7a:	2303      	movs	r3, #3
 8001c7c:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	GPIO_Init(USART2_TX_Port,&GPIO_InitTypeDef_Struct);
 8001c80:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001c84:	4619      	mov	r1, r3
 8001c86:	4837      	ldr	r0, [pc, #220]	; (8001d64 <MX_USART2_Init+0x114>)
 8001c88:	f7fe febe 	bl	8000a08 <GPIO_Init>

	/* GPIOA.03 RX */
	GPIO_InitTypeDef_Struct.GPIO_Pin = USART2_RX_Pin;
 8001c8c:	2308      	movs	r3, #8
 8001c8e:	86bb      	strh	r3, [r7, #52]	; 0x34
	GPIO_InitTypeDef_Struct.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8001c90:	2304      	movs	r3, #4
 8001c92:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	GPIO_InitTypeDef_Struct.GPIO_Speed = GPIO_Speed_50MHz;
 8001c96:	2303      	movs	r3, #3
 8001c98:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	GPIO_Init(USART2_RX_Port,&GPIO_InitTypeDef_Struct);
 8001c9c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001ca0:	4619      	mov	r1, r3
 8001ca2:	4830      	ldr	r0, [pc, #192]	; (8001d64 <MX_USART2_Init+0x114>)
 8001ca4:	f7fe feb0 	bl	8000a08 <GPIO_Init>

	/* USART2 NVIC */
	NVIC_InitTypeDef_Struct.NVIC_IRQChannel = USART2_IRQn;
 8001ca8:	2326      	movs	r3, #38	; 0x26
 8001caa:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
	NVIC_InitTypeDef_Struct.NVIC_IRQChannelPreemptionPriority = 3;
 8001cae:	2303      	movs	r3, #3
 8001cb0:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
	NVIC_InitTypeDef_Struct.NVIC_IRQChannelSubPriority = 2;
 8001cb4:	2302      	movs	r3, #2
 8001cb6:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	NVIC_InitTypeDef_Struct.NVIC_IRQChannelCmd = ENABLE;
 8001cba:	2301      	movs	r3, #1
 8001cbc:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	NVIC_Init(&NVIC_InitTypeDef_Struct);
 8001cc0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	f7fe faad 	bl	8000224 <NVIC_Init>

	/* USART2 DMA */
	DMA_DeInit(DMA1_Channel6);
 8001cca:	4827      	ldr	r0, [pc, #156]	; (8001d68 <MX_USART2_Init+0x118>)
 8001ccc:	f7fe fd1a 	bl	8000704 <DMA_DeInit>
	DMA_InitTypeDef_Struct.DMA_DIR = DMA_DIR_PeripheralSRC;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	60fb      	str	r3, [r7, #12]
	DMA_InitTypeDef_Struct.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	617b      	str	r3, [r7, #20]
	DMA_InitTypeDef_Struct.DMA_MemoryInc= DMA_MemoryInc_Enable;
 8001cd8:	2380      	movs	r3, #128	; 0x80
 8001cda:	61bb      	str	r3, [r7, #24]
	DMA_InitTypeDef_Struct.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	61fb      	str	r3, [r7, #28]
	DMA_InitTypeDef_Struct.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	623b      	str	r3, [r7, #32]
	DMA_InitTypeDef_Struct.DMA_Mode = DMA_Mode_Normal;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	627b      	str	r3, [r7, #36]	; 0x24
	DMA_InitTypeDef_Struct.DMA_Priority = DMA_Priority_Low;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	62bb      	str	r3, [r7, #40]	; 0x28
	DMA_InitTypeDef_Struct.DMA_M2M = DMA_M2M_Disable;
 8001cec:	2300      	movs	r3, #0
 8001cee:	62fb      	str	r3, [r7, #44]	; 0x2c
	DMA_InitTypeDef_Struct.DMA_PeripheralBaseAddr = (uint32_t)&(USART2->DR);
 8001cf0:	4b1e      	ldr	r3, [pc, #120]	; (8001d6c <MX_USART2_Init+0x11c>)
 8001cf2:	607b      	str	r3, [r7, #4]
	DMA_InitTypeDef_Struct.DMA_BufferSize = USART_RX_BUF_LEN;
 8001cf4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001cf8:	613b      	str	r3, [r7, #16]
	DMA_InitTypeDef_Struct.DMA_MemoryBaseAddr =  (uint32_t)&(LeftBoardUsartType.RX_pData);
 8001cfa:	4b1d      	ldr	r3, [pc, #116]	; (8001d70 <MX_USART2_Init+0x120>)
 8001cfc:	60bb      	str	r3, [r7, #8]
	DMA_Init(DMA1_Channel6,&DMA_InitTypeDef_Struct);
 8001cfe:	1d3b      	adds	r3, r7, #4
 8001d00:	4619      	mov	r1, r3
 8001d02:	4819      	ldr	r0, [pc, #100]	; (8001d68 <MX_USART2_Init+0x118>)
 8001d04:	f7fe fdba 	bl	800087c <DMA_Init>
	DMA_Cmd(DMA1_Channel6,ENABLE);
 8001d08:	2101      	movs	r1, #1
 8001d0a:	4817      	ldr	r0, [pc, #92]	; (8001d68 <MX_USART2_Init+0x118>)
 8001d0c:	f7fe fdf4 	bl	80008f8 <DMA_Cmd>
	USART_DMACmd(USART2,USART_DMAReq_Rx,ENABLE);
 8001d10:	2201      	movs	r2, #1
 8001d12:	2140      	movs	r1, #64	; 0x40
 8001d14:	4817      	ldr	r0, [pc, #92]	; (8001d74 <MX_USART2_Init+0x124>)
 8001d16:	f7ff f997 	bl	8001048 <USART_DMACmd>

	/* USART2 */
	USART_InitTypeDef_Struct.USART_BaudRate = USARTBAUDRATE;
 8001d1a:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001d1e:	63bb      	str	r3, [r7, #56]	; 0x38
	USART_InitTypeDef_Struct.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8001d20:	2300      	movs	r3, #0
 8001d22:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
	USART_InitTypeDef_Struct.USART_Parity = USART_Parity_No;
 8001d26:	2300      	movs	r3, #0
 8001d28:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
	USART_InitTypeDef_Struct.USART_StopBits = USART_StopBits_1;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	87fb      	strh	r3, [r7, #62]	; 0x3e
	USART_InitTypeDef_Struct.USART_WordLength = USART_WordLength_8b;
 8001d30:	2300      	movs	r3, #0
 8001d32:	87bb      	strh	r3, [r7, #60]	; 0x3c
	USART_InitTypeDef_Struct.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8001d34:	230c      	movs	r3, #12
 8001d36:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
	USART_Init(USART2,&USART_InitTypeDef_Struct);
 8001d3a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001d3e:	4619      	mov	r1, r3
 8001d40:	480c      	ldr	r0, [pc, #48]	; (8001d74 <MX_USART2_Init+0x124>)
 8001d42:	f7ff f861 	bl	8000e08 <USART_Init>
	USART_Cmd(USART2,ENABLE);
 8001d46:	2101      	movs	r1, #1
 8001d48:	480a      	ldr	r0, [pc, #40]	; (8001d74 <MX_USART2_Init+0x124>)
 8001d4a:	f7ff f917 	bl	8000f7c <USART_Cmd>
	USART_ITConfig(USART2, USART_IT_IDLE, ENABLE);
 8001d4e:	2201      	movs	r2, #1
 8001d50:	f240 4124 	movw	r1, #1060	; 0x424
 8001d54:	4807      	ldr	r0, [pc, #28]	; (8001d74 <MX_USART2_Init+0x124>)
 8001d56:	f7ff f930 	bl	8000fba <USART_ITConfig>
}
 8001d5a:	bf00      	nop
 8001d5c:	3748      	adds	r7, #72	; 0x48
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bd80      	pop	{r7, pc}
 8001d62:	bf00      	nop
 8001d64:	40010800 	.word	0x40010800
 8001d68:	4002006c 	.word	0x4002006c
 8001d6c:	40004404 	.word	0x40004404
 8001d70:	20000360 	.word	0x20000360
 8001d74:	40004400 	.word	0x40004400

08001d78 <__libc_init_array>:
 8001d78:	b570      	push	{r4, r5, r6, lr}
 8001d7a:	2500      	movs	r5, #0
 8001d7c:	4e0c      	ldr	r6, [pc, #48]	; (8001db0 <__libc_init_array+0x38>)
 8001d7e:	4c0d      	ldr	r4, [pc, #52]	; (8001db4 <__libc_init_array+0x3c>)
 8001d80:	1ba4      	subs	r4, r4, r6
 8001d82:	10a4      	asrs	r4, r4, #2
 8001d84:	42a5      	cmp	r5, r4
 8001d86:	d109      	bne.n	8001d9c <__libc_init_array+0x24>
 8001d88:	f000 f81a 	bl	8001dc0 <_init>
 8001d8c:	2500      	movs	r5, #0
 8001d8e:	4e0a      	ldr	r6, [pc, #40]	; (8001db8 <__libc_init_array+0x40>)
 8001d90:	4c0a      	ldr	r4, [pc, #40]	; (8001dbc <__libc_init_array+0x44>)
 8001d92:	1ba4      	subs	r4, r4, r6
 8001d94:	10a4      	asrs	r4, r4, #2
 8001d96:	42a5      	cmp	r5, r4
 8001d98:	d105      	bne.n	8001da6 <__libc_init_array+0x2e>
 8001d9a:	bd70      	pop	{r4, r5, r6, pc}
 8001d9c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001da0:	4798      	blx	r3
 8001da2:	3501      	adds	r5, #1
 8001da4:	e7ee      	b.n	8001d84 <__libc_init_array+0xc>
 8001da6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001daa:	4798      	blx	r3
 8001dac:	3501      	adds	r5, #1
 8001dae:	e7f2      	b.n	8001d96 <__libc_init_array+0x1e>
 8001db0:	08001dd8 	.word	0x08001dd8
 8001db4:	08001dd8 	.word	0x08001dd8
 8001db8:	08001dd8 	.word	0x08001dd8
 8001dbc:	08001ddc 	.word	0x08001ddc

08001dc0 <_init>:
 8001dc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001dc2:	bf00      	nop
 8001dc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001dc6:	bc08      	pop	{r3}
 8001dc8:	469e      	mov	lr, r3
 8001dca:	4770      	bx	lr

08001dcc <_fini>:
 8001dcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001dce:	bf00      	nop
 8001dd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001dd2:	bc08      	pop	{r3}
 8001dd4:	469e      	mov	lr, r3
 8001dd6:	4770      	bx	lr
