Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Saman/LogicCircuitDesignProjectFirstPhase/prj/pressureTest_isim_beh.exe -prj C:/Users/Saman/LogicCircuitDesignProjectFirstPhase/prj/pressureTest_beh.prj work.pressureTest work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Saman/LogicCircuitDesignProjectFirstPhase/prj/../src/PressureAnalyzer.v" into library work
Analyzing Verilog file "C:/Users/Saman/LogicCircuitDesignProjectFirstPhase/prj/../src/ParityErrorChecker.v" into library work
ERROR:HDLCompiler:661 - "C:/Users/Saman/LogicCircuitDesignProjectFirstPhase/prj/../src/ParityErrorChecker.v" Line 21: Non-net port data cannot be of mode input
WARNING:HDLCompiler:329 - "C:/Users/Saman/LogicCircuitDesignProjectFirstPhase/prj/../src/ParityErrorChecker.v" Line 23: Target <error> of concurrent assignment or output port connection should be a net type.
ERROR:HDLCompiler:598 - "C:/Users/Saman/LogicCircuitDesignProjectFirstPhase/prj/../src/ParityErrorChecker.v" Line 20: Module <ParityErrorChecker> ignored due to previous errors.
Verilog file C:/Users/Saman/LogicCircuitDesignProjectFirstPhase/prj/../src/ParityErrorChecker.v ignored due to errors
