<HTML>
<HEAD>
<TITLE>Timing Report</TITLE>
<link href="file:///D:/APPS/lscc/radiant/1.0/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///D:/APPS/lscc/radiant/1.0/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" class="Child" onclick="hideTocList()"><PRE>
<A name="timing_rpt_top">Timing Report</A><B><U><big></big></U></B>
Lattice Timing Report -  Setup  and Hold, Version Radiant (64-bit) 1.0.0.350.6

Mon Apr 23 15:06:12 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2018 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt radiant_proj_impl_1.tw1 radiant_proj_impl_1.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
<LI>    <A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<LI>        <A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI>        <A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
<LI>    <A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Clk_1>2.1  Clock pclk</A></LI>
<LI>        <A href=#Timing_rpt_Clk_2>2.2  Clock u_HSOSC.osc_inst/CLKHF</A></LI>
<LI>    <A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI>            <A href=#Timing_rpt_ConstraintCoverage>3.1.1  Constraint Coverage</A></LI>
<LI>            <A href=#Timing_rpt_Errors>3.1.2  Timing Errors</A></LI>
<LI>            <A href=#Timing_rpt_TotalScore>3.1.3  Total Timing Score</A></LI>
<LI>        <A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupConstraintSlackSummary>3.2.1  Setup Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_SetupCriticalEndpointSummary>3.2.2  Setup Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldConstraintSlackSummary>3.3.1  Hold Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_HoldCriticalEndpointSummary>3.3.2  Hold Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
<LI>            <A href=#Timing_rpt_UnconstrainedEndpoints>3.4.1  Unconstrained Start/End Points</A></LI>
<LI>            <A href=#Timing_rpt_StartEndPointsWithoutTimingConstraints>3.4.2  Start/End Points Without Timing Constraints</A></LI>
<LI>    <A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<LI>        <A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_1>4.1.1  Setup Path Details For Constraint: create_clock -name {pclk} -period 41.6666666666667 [get_ports pclk]</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_2>4.1.2  Setup Path Details For Constraint: create_clock -name {u_HSOSC.osc_inst/CLKHF} -period 41.6667 [get_pins {u_HSOSC.osc_inst/CLKHF }] </A></LI>
<LI>        <A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_1>4.2.1  Hold Path Details For Constraint: create_clock -name {pclk} -period 41.6666666666667 [get_ports pclk]</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_2>4.2.2  Hold Path Details For Constraint: create_clock -name {u_HSOSC.osc_inst/CLKHF} -period 41.6667 [get_pins {u_HSOSC.osc_inst/CLKHF }] </A></LI>

=====================================================================
                    End of Table of Contents
=====================================================================


<A name="Timing_rpt_DesignChecking"></A><B><U><big>1  DESIGN CHECKING</big></U></B>

<A name="Timing_rpt_SDCConstraints"></A><B><U><big>1.1  SDC Constraints</big></U></B>

create_clock -name {pclk} -period 41.6666666666667 [get_ports pclk]
create_clock -name {u_HSOSC.osc_inst/CLKHF} -period 41.6667 [get_pins {u_HSOSC.osc_inst/CLKHF }] 

<A name="Timing_rpt_CombinationalLoop"></A><B><U><big>1.2  Combinational Loop</big></U></B>


<A name="Timing_rpt_ClockSummary"></A><B><U><big>2  CLOCK SUMMARY</big></U></B>

<A name="Timing_rpt_Clk_1"></A><B><U><big>2.1 Clock "pclk"</big></U></B>

create_clock -name {pclk} -period 41.6666666666667 [get_ports pclk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock pclk               |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pclk                              |             Target |          41.666 ns |         24.000 MHz 
                                        | Actual (all paths) |          68.433 ns |         14.613 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock pclk               |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From u_HSOSC.osc_inst/CLKHF            |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_2"></A><B><U><big>2.2 Clock "u_HSOSC.osc_inst/CLKHF"</big></U></B>

create_clock -name {u_HSOSC.osc_inst/CLKHF} -period 41.6667 [get_pins {u_HSOSC.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
      Clock u_HSOSC.osc_inst/CLKHF      |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From u_HSOSC.osc_inst/CLKHF            |             Target |          41.666 ns |         24.000 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
      Clock u_HSOSC.osc_inst/CLKHF      |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pclk                              |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------


<A name="Timing_rpt_AnalysisSummary"></A><B><U><big>3  TIMING ANALYSIS SUMMARY</big></U></B>

<A name="Timing_rpt_Overall"></A><B><U><big>3.1  Overall (Setup and Hold)</big></U></B>

<A name="Timing_rpt_ConstraintCoverage"></A><B><U><big>3.1.1  Constraint Coverage</big></U></B>

Constraint Coverage: 98.1786%

<A name="Timing_rpt_Errors"></A><B><U><big>3.1.2  Timing Errors</big></U></B>

Timing Errors: 44 endpoints (setup), 0 endpoints (hold)

<A name="Timing_rpt_TotalScore"></A><B><U><big>3.1.3  Total Timing Score</big></U></B>

Total Negative Slack: 931.542 ns (setup), 0.000 ns (hold)

<A name="Timing_rpt_SetupSummary"></A><B><U><big>3.2  Setup Summary Report</big></U></B>

<A name="Timing_rpt_SetupConstraintSlackSummary"></A><B><U><big>3.2.1  Setup Constraint Slack Summary</big></U></B>
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1><FONT COLOR=red>create_clock -name {pclk} -period 41.66</FONT></A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1><FONT COLOR=red>66666666667 [get_ports pclk]</FONT></A>            |   <FONT COLOR=red>41.666 ns </FONT>|  <FONT COLOR=red>-26.767 ns </FONT>|   <FONT COLOR=red>66</FONT>   |   <FONT COLOR=red>68.434 ns </FONT>|  <FONT COLOR=red>14.613 MHz </FONT>|      <FONT COLOR=red>2383</FONT>      |       <FONT COLOR=red>44</FONT>       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>create_clock -name {u_HSOSC.osc_inst/CL</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>KHF} -period 41.6667 [get_pins {u_HSOSC</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>.osc_inst/CLKHF }] </A>                     |   41.667 ns |   20.837 ns |    0   |   20.830 ns |  48.008 MHz |       298      |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_SetupCriticalEndpointSummary"></A><B><U><big>3.2.2  Setup Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
je/un5_QNT_DU.QNT_DU_ret_19_Z.ff_inst/D  |  -26.767 ns 
je/un5_QNT_DU.QNT_DU_ret_16_Z.ff_inst/D  |  -26.767 ns 
je/un5_QNT_DU.QNT_DU_ret_18_Z.ff_inst/D  |  -25.790 ns 
je/un5_QNT_DU.QNT_DU_ret_15_Z.ff_inst/D  |  -25.790 ns 
je/QNT_DU_ret_416_Z[2].ff_inst/D         |  -25.520 ns 
je/un5_QNT_DU.QNT_DU_ret_21_Z.ff_inst/D  |  -24.736 ns 
je/QNT_DU_ret_416_Z[1].ff_inst/D         |  -24.574 ns 
je/QNT_DU_ret_416_Z[0].ff_inst/D         |  -24.574 ns 
je/QNT_DU_ret_8_Z.ff_inst/D              |  -24.543 ns 
je/QNT_DU_ret_15_Z.ff_inst/D             |  -24.543 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|          44 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_HoldSummary"></A><B><U><big>3.3  Hold Summary Report</big></U></B>

<A name="Timing_rpt_HoldConstraintSlackSummary"></A><B><U><big>3.3.1  Hold Constraint Slack Summary</big></U></B>

-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>create_clock -name {pclk} -period 41.66</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>66666666667 [get_ports pclk]</A>            |    0.000 ns |    1.613 ns |    1   |        ---- |        ---- |      2383      |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>create_clock -name {u_HSOSC.osc_inst/CL</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>KHF} -period 41.6667 [get_pins {u_HSOSC</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>.osc_inst/CLKHF }] </A>                     |    0.000 ns |    2.280 ns |    1   |        ---- |        ---- |       298      |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_HoldCriticalEndpointSummary"></A><B><U><big>3.3.2  Hold Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
je/ram_rom/du_ram_du_ram_0_0.ebr_inst/WDATA7              
                                         |    1.613 ns 
je/ram_rom/du_ram_du_ram_0_0.ebr_inst/WDATA6              
                                         |    1.613 ns 
je/ram_rom/du_ram_du_ram_0_0.ebr_inst/WDATA5              
                                         |    1.613 ns 
je/ram_rom/du_ram_du_ram_0_0.ebr_inst/WDATA4              
                                         |    1.613 ns 
je/ram_rom/du_ram_du_ram_0_0.ebr_inst/WDATA3              
                                         |    1.613 ns 
je/ram_rom/du_ram_du_ram_0_0.ebr_inst/WDATA2              
                                         |    1.613 ns 
je/ram_rom/du_ram_du_ram_0_0.ebr_inst/WDATA1              
                                         |    1.613 ns 
je/ram_rom/du_ram_du_ram_0_0.ebr_inst/WDATA0              
                                         |    1.613 ns 
je/ram_rom/zzdu_ram_zzdu_ram_0_0.ebr_inst/RADDR5              
                                         |    1.785 ns 
je/ram_rom/zzdu_ram_zzdu_ram_0_0.ebr_inst/RADDR4              
                                         |    1.785 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_UnconstrainedReport"></A><B><U><big>3.4  Unconstrained Report</big></U></B>

<A name="Timing_rpt_UnconstrainedEndpoints"></A><B><U><big>3.4.1  Unconstrained Start/End Points</big></U></B>

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
cam_buf/u_spram0.vfb_b_inst/DATAOUT2    |    No arrival or required
cam_buf/u_spram0.vfb_b_inst/DATAOUT10   |    No arrival or required
cam_buf/u_spram2.vfb_b_inst/DATAOUT2    |    No arrival or required
cam_buf/u_spram2.vfb_b_inst/DATAOUT10   |    No arrival or required
cam_buf/u_spram0.vfb_b_inst/DATAOUT3    |    No arrival or required
cam_buf/u_spram0.vfb_b_inst/DATAOUT11   |    No arrival or required
cam_buf/u_spram2.vfb_b_inst/DATAOUT3    |    No arrival or required
cam_buf/u_spram2.vfb_b_inst/DATAOUT11   |    No arrival or required
cam_buf/u_spram0.vfb_b_inst/DATAOUT6    |    No arrival or required
cam_buf/u_spram0.vfb_b_inst/DATAOUT14   |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                       110
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{pix_per_line_Z[14].ff_inst/SR   pix_per_line_Z[15].ff_inst/SR}                           
                                        |           No arrival time
{pix_per_line_Z[12].ff_inst/SR   pix_per_line_Z[13].ff_inst/SR}                           
                                        |           No arrival time
{pix_per_line_Z[10].ff_inst/SR   pix_per_line_Z[11].ff_inst/SR}                           
                                        |           No arrival time
{pix_per_line_Z[8].ff_inst/SR   pix_per_line_Z[9].ff_inst/SR}                           
                                        |           No arrival time
{pix_per_line_Z[6].ff_inst/SR   pix_per_line_Z[7].ff_inst/SR}                           
                                        |           No arrival time
{pix_per_line_Z[4].ff_inst/SR   pix_per_line_Z[5].ff_inst/SR}                           
                                        |           No arrival time
{pix_per_line_Z[2].ff_inst/SR   pix_per_line_Z[3].ff_inst/SR}                           
                                        |           No arrival time
pix_per_line_Z[1].ff_inst/SR            |           No arrival time
pix_per_line_Z[0].ff_inst/SR            |           No arrival time
je/ram_rom/zzidx_rom_data_2_0_0.ebr_inst/RADDR5                           
                                        |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        99
                                        |                          
-------------------------------------------------------------------

<A name="Timing_rpt_StartEndPointsWithoutTimingConstraints"></A><B><U><big>3.4.2  Start/End Points Without Timing Constraints</big></U></B>

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
ssel                                    |                     input
sclk                                    |                     input
img_req                                 |                     input
pdata[7]                                |                     input
pdata[6]                                |                     input
pdata[5]                                |                     input
pdata[4]                                |                     input
pdata[3]                                |                     input
pdata[2]                                |                     input
pdata[1]                                |                     input
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        21
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


<A name="Timing_rpt_DetailedReport"></A><B><U><big>4  DETAILED REPORT</big></U></B>
<A name="Timing_rpt_SetupDetailedReport"></A><B><U><big>4.1  Setup Detailed Report</big></U></B>
<A name="Timing_rpt_SetupDetailedConstraint_1"></A><A href=#Timing_rpt_SetupSummaryConstraint_1>4.1.1  Setup path details for constraint: create_clock -name {pclk} -period 41.6666666666667 [get_ports pclk]</A>
----------------------------------------------------------------------
2383 endpoints scored, 44 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : SRAM
MPW Pin          : CLOCK
MPW Period       : 0.418 ns
Clock Period     : 41.6667 ns
Period margin    : 41.2487 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
Path End         : je/un5_QNT_DU.QNT_DU_ret_19_Z.ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 66
Delay Ratio      : 64.8% (route), 35.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -26.767 ns  (Failed)

  Destination Clock Arrival Time (pclk:R#2)    41.666
+ Destination Clock Source Latency              0.000
- Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  2.040
- Setup Time                                    0.199
-------------------------------------------   -------
End-of-path required time( ns )                43.507

  Source Clock Arrival Time (pclk:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 2.040
+ Data Path Delay                        68.235
--------------------------------------   ------
End-of-path arrival time( ns )           70.275

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1192    
pclk_c                                                    NET DELAY             1.530         2.040  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RCLK->je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
                                          EBR             RCLK_TO_RDATA_DELAY  1.179         3.219  3       
je/dctdu_ram_do[0]                                        NET DELAY            0.719         3.938  1       
je/dctdu_ram_do_sbtinv[0]/A->je/dctdu_ram_do_sbtinv[0]/Z
                                          SLICE           A0_TO_F0_DELAY       0.477         4.415  1       
je/dctdu_ram_do_i[0]                                      NET DELAY            0.500         4.915  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/B0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO0
                                          SLICE           B0_TO_COUT0_DELAY    0.358         5.273  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.CO0
                                                          NET DELAY            0.638         5.911  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.189  2       
je/mult1_inf_abs1_a_0_cry_1                               NET DELAY            0.638         6.827  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.105  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.CO0
                                                          NET DELAY            0.638         7.743  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.021  2       
je/mult1_inf_abs1_a_0_cry_3                               NET DELAY            0.638         8.659  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.937  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.CO0
                                                          NET DELAY            0.638         9.575  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         9.853  2       
je/mult1_inf_abs1_a_0_cry_5                               NET DELAY            0.638        10.491  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.769  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.CO0
                                                          NET DELAY            0.638        11.407  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.685  2       
je/mult1_inf_abs1_a_0_cry_7                               NET DELAY            0.638        12.323  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        12.601  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.CO0
                                                          NET DELAY            0.638        13.239  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.517  2       
je/mult1_inf_abs1_a_0_cry_9                               NET DELAY            0.638        14.155  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        14.433  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.CO0
                                                          NET DELAY            0.638        15.071  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.349  2       
je/mult1_inf_abs1_a_0_cry_11                              NET DELAY            0.638        15.987  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.265  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.CO0
                                                          NET DELAY            0.638        16.903  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        17.181  2       
je/mult1_inf_abs1_a_0_cry_13                              NET DELAY            0.638        17.819  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.097  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.CO0
                                                          NET DELAY            0.638        18.735  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.013  2       
je/mult1_inf_abs1_a_0_cry_15                              NET DELAY            0.638        19.651  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        19.929  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.CO0
                                                          NET DELAY            0.638        20.567  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/D1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        21.044  9       
je/mult1_inf_abs1_a_0[17]                                 NET DELAY            0.939        21.983  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1[17]/B->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1[17]/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        22.460  3       
je/mult1_inf_abs1[17]                                     NET DELAY            0.719        23.179  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_4_RNICLDD8/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_4_RNICLDD8/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        23.656  1       
je/mult1_un10_sum_0_axb_2                                 NET DELAY            0.500        24.156  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIPD1P8/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIPD1P8/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        24.633  1       
je/fdtbl_rom_data_2_0_dreg_ret_22_RNIPD1P8
                                                          NET DELAY            0.500        25.133  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI9NEOQ.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI9NEOQ.fa22_inst/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        25.491  2       
je/mult1_un10_sum_0_cry_2                                 NET DELAY            0.638        26.129  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        26.407  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.CO0
                                                          NET DELAY            0.638        27.045  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        27.323  2       
je/mult1_un10_sum_0_cry_4                                 NET DELAY            0.638        27.961  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        28.239  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.CO0
                                                          NET DELAY            0.638        28.877  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        29.155  2       
je/mult1_un10_sum_0_cry_6                                 NET DELAY            0.638        29.793  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5SHAG3.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5SHAG3.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        30.071  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5SHAG3.CO0
                                                          NET DELAY            0.638        30.709  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5SHAG3.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5SHAG3.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        31.186  15      
je/mult1_un10_sum0[8]                                     NET DELAY            1.041        32.227  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI78OM78/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI78OM78/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        32.704  29      
je/mult1_un10_sum[8]                                      NET DELAY            1.173        33.877  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIRH1IN8/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIRH1IN8/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        34.354  1       
je/mult1_un24_sum_1_axb_1                                 NET DELAY            0.500        34.854  1       
SLICE_2572/D0->SLICE_2572/F0              SLICE           D0_TO_F0_DELAY       0.477        35.331  1       
je/fdtbl_rom_data_2_0_dreg_ret_3_RNI3EJEOL
                                                          NET DELAY            0.500        35.831  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIG469R63.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIG469R63.fa22_inst/S0
                                          SLICE           B0_TO_F0_DELAY       0.477        36.308  4       
je/mult1_un24_sum1[1]                                     NET DELAY            0.777        37.085  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNIP391R81_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNIP391R81_0/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        37.562  2       
je/fdtbl_rom_data_2_0_dreg_ret_21_RNIP391R81_0
                                                          NET DELAY            0.638        38.200  1       
SLICE_2564/B0->SLICE_2564/F0              SLICE           B0_TO_F0_DELAY       0.477        38.677  1       
je/fdtbl_rom_data_2_0_dreg_ret_4_RNIEKKA1T1
                                                          NET DELAY            0.500        39.177  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI7HBJI63.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI7HBJI63.fa22_inst/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        39.535  2       
je/mult1_un31_sum_1_cry_2                                 NET DELAY            0.638        40.173  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNIT6B3I93.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNIT6B3I93.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        40.451  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNIT6B3I93.CO0
                                                          NET DELAY            0.638        41.089  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNIT6B3I93.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNIT6B3I93.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        41.367  2       
je/mult1_un31_sum_1_cry_4                                 NET DELAY            0.638        42.005  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNID1C44A.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNID1C44A.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        42.283  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNID1C44A.CO0
                                                          NET DELAY            0.638        42.921  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNID1C44A.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNID1C44A.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        43.199  2       
je/mult1_un31_sum_1_cry_6                                 NET DELAY            0.638        43.837  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI8ALMVH3.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI8ALMVH3.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        44.115  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI8ALMVH3.CO0
                                                          NET DELAY            0.638        44.753  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI8ALMVH3.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI8ALMVH3.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        45.230  15      
je/mult1_un31_sum1[8]                                     NET DELAY            1.041        46.271  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNIMFTEIA3_0/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNIMFTEIA3_0/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        46.748  35      
je/mult1_un31_sum[8]                                      NET DELAY            1.211        47.959  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI81E91B3/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI81E91B3/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        48.436  1       
je/fdtbl_rom_data_2_0_dreg_ret_21_RNI81E91B3
                                                          NET DELAY            0.500        48.936  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI503H2V3.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI503H2V3.fa22_inst/CO0
                                          SLICE           B0_TO_COUT0_DELAY    0.358        49.294  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI503H2V3.CO0
                                                          NET DELAY            0.638        49.932  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI503H2V3.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI503H2V3.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        50.210  2       
je/mult1_un45_sum_0_cry_2                                 NET DELAY            0.638        50.848  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNICK7P97.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNICK7P97.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        51.126  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNICK7P97.CO0
                                                          NET DELAY            0.638        51.764  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNICK7P97.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNICK7P97.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        52.042  2       
je/mult1_un45_sum_0_cry_4                                 NET DELAY            0.638        52.680  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9VK55Q1.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9VK55Q1.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        52.958  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9VK55Q1.CO0
                                                          NET DELAY            0.638        53.596  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9VK55Q1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9VK55Q1.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        53.874  2       
je/mult1_un45_sum_0_cry_6                                 NET DELAY            0.638        54.512  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9OOE6B3.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9OOE6B3.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        54.790  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9OOE6B3.CO0
                                                          NET DELAY            0.638        55.428  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9OOE6B3.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9OOE6B3.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        55.905  16      
je/mult1_un45_sum0[8]                                     NET DELAY            1.054        56.959  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIELU1OT2_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIELU1OT2_0/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        57.436  2       
je/fdtbl_rom_data_2_0_dreg_ret_15_RNIELU1OT2_0
                                                          NET DELAY            0.638        58.074  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3RMG0C1/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3RMG0C1/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        58.551  31      
je/mult1_un45_sum[8]                                      NET DELAY            1.186        59.737  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIR3NQDC1/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIR3NQDC1/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        60.214  1       
je/mult1_un59_sum_1_axb_1                                 NET DELAY            0.500        60.714  1       
SLICE_2528/D0->SLICE_2528/F0              SLICE           D0_TO_F0_DELAY       0.477        61.191  1       
je/fdtbl_rom_data_2_0_dreg_ret_3_RNIMOUN8P2
                                                          NET DELAY            0.500        61.691  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIPK99JQ.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIPK99JQ.fa22_inst/CO0
                                          SLICE           B0_TO_COUT0_DELAY    0.358        62.049  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIPK99JQ.CO0
                                                          NET DELAY            0.638        62.687  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIPK99JQ.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIPK99JQ.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        62.965  2       
je/mult1_un59_sum_1_cry_2                                 NET DELAY            0.638        63.603  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNIVKF5FJ.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNIVKF5FJ.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        63.881  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNIVKF5FJ.CO0
                                                          NET DELAY            0.638        64.519  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNIVKF5FJ.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNIVKF5FJ.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        64.797  2       
je/mult1_un59_sum_1_cry_4                                 NET DELAY            0.638        65.435  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3GB94K1.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3GB94K1.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        65.713  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3GB94K1.CO0
                                                          NET DELAY            0.638        66.351  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3GB94K1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3GB94K1.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        66.629  2       
je/mult1_un59_sum_1_cry_6                                 NET DELAY            0.638        67.267  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNICKDKI41.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNICKDKI41.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        67.545  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNICKDKI41.CO0
                                                          NET DELAY            0.638        68.183  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNICKDKI41.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNICKDKI41.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        68.660  2       
je/mult1_un59_sum1[8]                                     NET DELAY            0.638        69.298  1       
SLICE_695/A0->SLICE_695/F0                SLICE           A0_TO_F0_DELAY       0.477        69.775  1       
je/mult1_un59_sum1[8]/sig_031/FeedThruLUT
                                                          NET DELAY            0.500        70.275  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1192    
pclk_c                                                    NET DELAY             1.530         2.040  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
Path End         : je/un5_QNT_DU.QNT_DU_ret_16_Z.ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 66
Delay Ratio      : 64.8% (route), 35.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -26.767 ns  (Failed)

  Destination Clock Arrival Time (pclk:R#2)    41.666
+ Destination Clock Source Latency              0.000
- Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  2.040
- Setup Time                                    0.199
-------------------------------------------   -------
End-of-path required time( ns )                43.507

  Source Clock Arrival Time (pclk:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 2.040
+ Data Path Delay                        68.235
--------------------------------------   ------
End-of-path arrival time( ns )           70.275

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1192    
pclk_c                                                    NET DELAY             1.530         2.040  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RCLK->je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
                                          EBR             RCLK_TO_RDATA_DELAY  1.179         3.219  3       
je/dctdu_ram_do[0]                                        NET DELAY            0.719         3.938  1       
je/dctdu_ram_do_sbtinv[0]/A->je/dctdu_ram_do_sbtinv[0]/Z
                                          SLICE           A0_TO_F0_DELAY       0.477         4.415  1       
je/dctdu_ram_do_i[0]                                      NET DELAY            0.500         4.915  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/B0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO0
                                          SLICE           B0_TO_COUT0_DELAY    0.358         5.273  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.CO0
                                                          NET DELAY            0.638         5.911  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.189  2       
je/mult1_inf_abs1_a_0_cry_1                               NET DELAY            0.638         6.827  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.105  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.CO0
                                                          NET DELAY            0.638         7.743  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.021  2       
je/mult1_inf_abs1_a_0_cry_3                               NET DELAY            0.638         8.659  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.937  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.CO0
                                                          NET DELAY            0.638         9.575  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         9.853  2       
je/mult1_inf_abs1_a_0_cry_5                               NET DELAY            0.638        10.491  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.769  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.CO0
                                                          NET DELAY            0.638        11.407  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.685  2       
je/mult1_inf_abs1_a_0_cry_7                               NET DELAY            0.638        12.323  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        12.601  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.CO0
                                                          NET DELAY            0.638        13.239  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.517  2       
je/mult1_inf_abs1_a_0_cry_9                               NET DELAY            0.638        14.155  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        14.433  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.CO0
                                                          NET DELAY            0.638        15.071  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.349  2       
je/mult1_inf_abs1_a_0_cry_11                              NET DELAY            0.638        15.987  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.265  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.CO0
                                                          NET DELAY            0.638        16.903  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        17.181  2       
je/mult1_inf_abs1_a_0_cry_13                              NET DELAY            0.638        17.819  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.097  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.CO0
                                                          NET DELAY            0.638        18.735  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.013  2       
je/mult1_inf_abs1_a_0_cry_15                              NET DELAY            0.638        19.651  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        19.929  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.CO0
                                                          NET DELAY            0.638        20.567  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/D1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        21.044  9       
je/mult1_inf_abs1_a_0[17]                                 NET DELAY            0.939        21.983  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1[17]/B->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1[17]/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        22.460  3       
je/mult1_inf_abs1[17]                                     NET DELAY            0.719        23.179  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_4_RNICLDD8/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_4_RNICLDD8/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        23.656  1       
je/mult1_un10_sum_0_axb_2                                 NET DELAY            0.500        24.156  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIPD1P8/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIPD1P8/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        24.633  1       
je/fdtbl_rom_data_2_0_dreg_ret_22_RNIPD1P8
                                                          NET DELAY            0.500        25.133  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI9NEOQ.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI9NEOQ.fa22_inst/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        25.491  2       
je/mult1_un10_sum_0_cry_2                                 NET DELAY            0.638        26.129  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        26.407  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.CO0
                                                          NET DELAY            0.638        27.045  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        27.323  2       
je/mult1_un10_sum_0_cry_4                                 NET DELAY            0.638        27.961  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        28.239  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.CO0
                                                          NET DELAY            0.638        28.877  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        29.155  2       
je/mult1_un10_sum_0_cry_6                                 NET DELAY            0.638        29.793  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5SHAG3.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5SHAG3.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        30.071  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5SHAG3.CO0
                                                          NET DELAY            0.638        30.709  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5SHAG3.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5SHAG3.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        31.186  15      
je/mult1_un10_sum0[8]                                     NET DELAY            1.041        32.227  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI78OM78/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI78OM78/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        32.704  29      
je/mult1_un10_sum[8]                                      NET DELAY            1.173        33.877  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIRH1IN8/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIRH1IN8/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        34.354  1       
je/mult1_un24_sum_1_axb_1                                 NET DELAY            0.500        34.854  1       
SLICE_2572/D0->SLICE_2572/F0              SLICE           D0_TO_F0_DELAY       0.477        35.331  1       
je/fdtbl_rom_data_2_0_dreg_ret_3_RNI3EJEOL
                                                          NET DELAY            0.500        35.831  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIG469R63.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIG469R63.fa22_inst/S0
                                          SLICE           B0_TO_F0_DELAY       0.477        36.308  4       
je/mult1_un24_sum1[1]                                     NET DELAY            0.777        37.085  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNIP391R81_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNIP391R81_0/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        37.562  2       
je/fdtbl_rom_data_2_0_dreg_ret_21_RNIP391R81_0
                                                          NET DELAY            0.638        38.200  1       
SLICE_2564/B0->SLICE_2564/F0              SLICE           B0_TO_F0_DELAY       0.477        38.677  1       
je/fdtbl_rom_data_2_0_dreg_ret_4_RNIEKKA1T1
                                                          NET DELAY            0.500        39.177  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI7HBJI63.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI7HBJI63.fa22_inst/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        39.535  2       
je/mult1_un31_sum_1_cry_2                                 NET DELAY            0.638        40.173  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNIT6B3I93.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNIT6B3I93.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        40.451  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNIT6B3I93.CO0
                                                          NET DELAY            0.638        41.089  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNIT6B3I93.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNIT6B3I93.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        41.367  2       
je/mult1_un31_sum_1_cry_4                                 NET DELAY            0.638        42.005  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNID1C44A.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNID1C44A.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        42.283  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNID1C44A.CO0
                                                          NET DELAY            0.638        42.921  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNID1C44A.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNID1C44A.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        43.199  2       
je/mult1_un31_sum_1_cry_6                                 NET DELAY            0.638        43.837  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI8ALMVH3.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI8ALMVH3.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        44.115  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI8ALMVH3.CO0
                                                          NET DELAY            0.638        44.753  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI8ALMVH3.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI8ALMVH3.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        45.230  15      
je/mult1_un31_sum1[8]                                     NET DELAY            1.041        46.271  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNIMFTEIA3_0/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNIMFTEIA3_0/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        46.748  35      
je/mult1_un31_sum[8]                                      NET DELAY            1.211        47.959  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI81E91B3/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI81E91B3/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        48.436  1       
je/fdtbl_rom_data_2_0_dreg_ret_21_RNI81E91B3
                                                          NET DELAY            0.500        48.936  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI503H2V3.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI503H2V3.fa22_inst/CO0
                                          SLICE           B0_TO_COUT0_DELAY    0.358        49.294  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI503H2V3.CO0
                                                          NET DELAY            0.638        49.932  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI503H2V3.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI503H2V3.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        50.210  2       
je/mult1_un45_sum_0_cry_2                                 NET DELAY            0.638        50.848  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNICK7P97.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNICK7P97.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        51.126  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNICK7P97.CO0
                                                          NET DELAY            0.638        51.764  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNICK7P97.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNICK7P97.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        52.042  2       
je/mult1_un45_sum_0_cry_4                                 NET DELAY            0.638        52.680  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9VK55Q1.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9VK55Q1.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        52.958  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9VK55Q1.CO0
                                                          NET DELAY            0.638        53.596  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9VK55Q1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9VK55Q1.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        53.874  2       
je/mult1_un45_sum_0_cry_6                                 NET DELAY            0.638        54.512  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9OOE6B3.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9OOE6B3.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        54.790  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9OOE6B3.CO0
                                                          NET DELAY            0.638        55.428  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9OOE6B3.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9OOE6B3.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        55.905  16      
je/mult1_un45_sum0[8]                                     NET DELAY            1.054        56.959  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIELU1OT2_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIELU1OT2_0/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        57.436  2       
je/fdtbl_rom_data_2_0_dreg_ret_15_RNIELU1OT2_0
                                                          NET DELAY            0.638        58.074  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3RMG0C1/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3RMG0C1/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        58.551  31      
je/mult1_un45_sum[8]                                      NET DELAY            1.186        59.737  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIR3NQDC1/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIR3NQDC1/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        60.214  1       
je/mult1_un59_sum_1_axb_1                                 NET DELAY            0.500        60.714  1       
SLICE_2528/D0->SLICE_2528/F0              SLICE           D0_TO_F0_DELAY       0.477        61.191  1       
je/fdtbl_rom_data_2_0_dreg_ret_3_RNIMOUN8P2
                                                          NET DELAY            0.500        61.691  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIPK99JQ.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIPK99JQ.fa22_inst/CO0
                                          SLICE           B0_TO_COUT0_DELAY    0.358        62.049  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIPK99JQ.CO0
                                                          NET DELAY            0.638        62.687  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIPK99JQ.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIPK99JQ.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        62.965  2       
je/mult1_un59_sum_1_cry_2                                 NET DELAY            0.638        63.603  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNIVKF5FJ.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNIVKF5FJ.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        63.881  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNIVKF5FJ.CO0
                                                          NET DELAY            0.638        64.519  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNIVKF5FJ.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNIVKF5FJ.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        64.797  2       
je/mult1_un59_sum_1_cry_4                                 NET DELAY            0.638        65.435  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3GB94K1.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3GB94K1.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        65.713  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3GB94K1.CO0
                                                          NET DELAY            0.638        66.351  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3GB94K1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3GB94K1.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        66.629  2       
je/mult1_un59_sum_1_cry_6                                 NET DELAY            0.638        67.267  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNICKDKI41.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNICKDKI41.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        67.545  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNICKDKI41.CO0
                                                          NET DELAY            0.638        68.183  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNICKDKI41.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNICKDKI41.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        68.660  2       
je/mult1_un59_sum1[8]                                     NET DELAY            0.638        69.298  1       
SLICE_699/A0->SLICE_699/F0                SLICE           A0_TO_F0_DELAY       0.477        69.775  1       
je/mult1_un59_sum1[8]/sig_033/FeedThruLUT
                                                          NET DELAY            0.500        70.275  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1192    
pclk_c                                                    NET DELAY             1.530         2.040  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
Path End         : je/un5_QNT_DU.QNT_DU_ret_18_Z.ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 65
Delay Ratio      : 65.0% (route), 35.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -25.790 ns  (Failed)

  Destination Clock Arrival Time (pclk:R#2)    41.666
+ Destination Clock Source Latency              0.000
- Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  2.040
- Setup Time                                    0.199
-------------------------------------------   -------
End-of-path required time( ns )                43.507

  Source Clock Arrival Time (pclk:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 2.040
+ Data Path Delay                        67.258
--------------------------------------   ------
End-of-path arrival time( ns )           69.298

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1192    
pclk_c                                                    NET DELAY             1.530         2.040  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RCLK->je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
                                          EBR             RCLK_TO_RDATA_DELAY  1.179         3.219  3       
je/dctdu_ram_do[0]                                        NET DELAY            0.719         3.938  1       
je/dctdu_ram_do_sbtinv[0]/A->je/dctdu_ram_do_sbtinv[0]/Z
                                          SLICE           A0_TO_F0_DELAY       0.477         4.415  1       
je/dctdu_ram_do_i[0]                                      NET DELAY            0.500         4.915  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/B0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO0
                                          SLICE           B0_TO_COUT0_DELAY    0.358         5.273  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.CO0
                                                          NET DELAY            0.638         5.911  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.189  2       
je/mult1_inf_abs1_a_0_cry_1                               NET DELAY            0.638         6.827  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.105  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.CO0
                                                          NET DELAY            0.638         7.743  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.021  2       
je/mult1_inf_abs1_a_0_cry_3                               NET DELAY            0.638         8.659  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.937  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.CO0
                                                          NET DELAY            0.638         9.575  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         9.853  2       
je/mult1_inf_abs1_a_0_cry_5                               NET DELAY            0.638        10.491  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.769  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.CO0
                                                          NET DELAY            0.638        11.407  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.685  2       
je/mult1_inf_abs1_a_0_cry_7                               NET DELAY            0.638        12.323  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        12.601  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.CO0
                                                          NET DELAY            0.638        13.239  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.517  2       
je/mult1_inf_abs1_a_0_cry_9                               NET DELAY            0.638        14.155  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        14.433  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.CO0
                                                          NET DELAY            0.638        15.071  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.349  2       
je/mult1_inf_abs1_a_0_cry_11                              NET DELAY            0.638        15.987  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.265  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.CO0
                                                          NET DELAY            0.638        16.903  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        17.181  2       
je/mult1_inf_abs1_a_0_cry_13                              NET DELAY            0.638        17.819  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.097  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.CO0
                                                          NET DELAY            0.638        18.735  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.013  2       
je/mult1_inf_abs1_a_0_cry_15                              NET DELAY            0.638        19.651  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        19.929  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.CO0
                                                          NET DELAY            0.638        20.567  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/D1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        21.044  9       
je/mult1_inf_abs1_a_0[17]                                 NET DELAY            0.939        21.983  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1[17]/B->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1[17]/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        22.460  3       
je/mult1_inf_abs1[17]                                     NET DELAY            0.719        23.179  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_4_RNICLDD8/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_4_RNICLDD8/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        23.656  1       
je/mult1_un10_sum_0_axb_2                                 NET DELAY            0.500        24.156  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIPD1P8/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIPD1P8/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        24.633  1       
je/fdtbl_rom_data_2_0_dreg_ret_22_RNIPD1P8
                                                          NET DELAY            0.500        25.133  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI9NEOQ.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI9NEOQ.fa22_inst/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        25.491  2       
je/mult1_un10_sum_0_cry_2                                 NET DELAY            0.638        26.129  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        26.407  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.CO0
                                                          NET DELAY            0.638        27.045  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        27.323  2       
je/mult1_un10_sum_0_cry_4                                 NET DELAY            0.638        27.961  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        28.239  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.CO0
                                                          NET DELAY            0.638        28.877  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        29.155  2       
je/mult1_un10_sum_0_cry_6                                 NET DELAY            0.638        29.793  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5SHAG3.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5SHAG3.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        30.071  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5SHAG3.CO0
                                                          NET DELAY            0.638        30.709  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5SHAG3.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5SHAG3.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        31.186  15      
je/mult1_un10_sum0[8]                                     NET DELAY            1.041        32.227  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI78OM78/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI78OM78/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        32.704  29      
je/mult1_un10_sum[8]                                      NET DELAY            1.173        33.877  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIRH1IN8/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIRH1IN8/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        34.354  1       
je/mult1_un24_sum_1_axb_1                                 NET DELAY            0.500        34.854  1       
SLICE_2572/D0->SLICE_2572/F0              SLICE           D0_TO_F0_DELAY       0.477        35.331  1       
je/fdtbl_rom_data_2_0_dreg_ret_3_RNI3EJEOL
                                                          NET DELAY            0.500        35.831  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIG469R63.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIG469R63.fa22_inst/S0
                                          SLICE           B0_TO_F0_DELAY       0.477        36.308  4       
je/mult1_un24_sum1[1]                                     NET DELAY            0.777        37.085  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNIP391R81_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNIP391R81_0/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        37.562  2       
je/fdtbl_rom_data_2_0_dreg_ret_21_RNIP391R81_0
                                                          NET DELAY            0.638        38.200  1       
SLICE_2564/B0->SLICE_2564/F0              SLICE           B0_TO_F0_DELAY       0.477        38.677  1       
je/fdtbl_rom_data_2_0_dreg_ret_4_RNIEKKA1T1
                                                          NET DELAY            0.500        39.177  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI7HBJI63.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI7HBJI63.fa22_inst/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        39.535  2       
je/mult1_un31_sum_1_cry_2                                 NET DELAY            0.638        40.173  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNIT6B3I93.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNIT6B3I93.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        40.451  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNIT6B3I93.CO0
                                                          NET DELAY            0.638        41.089  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNIT6B3I93.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNIT6B3I93.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        41.367  2       
je/mult1_un31_sum_1_cry_4                                 NET DELAY            0.638        42.005  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNID1C44A.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNID1C44A.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        42.283  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNID1C44A.CO0
                                                          NET DELAY            0.638        42.921  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNID1C44A.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNID1C44A.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        43.199  2       
je/mult1_un31_sum_1_cry_6                                 NET DELAY            0.638        43.837  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI8ALMVH3.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI8ALMVH3.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        44.115  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI8ALMVH3.CO0
                                                          NET DELAY            0.638        44.753  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI8ALMVH3.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI8ALMVH3.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        45.230  15      
je/mult1_un31_sum1[8]                                     NET DELAY            1.041        46.271  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNIMFTEIA3_0/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNIMFTEIA3_0/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        46.748  35      
je/mult1_un31_sum[8]                                      NET DELAY            1.211        47.959  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI81E91B3/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI81E91B3/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        48.436  1       
je/fdtbl_rom_data_2_0_dreg_ret_21_RNI81E91B3
                                                          NET DELAY            0.500        48.936  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI503H2V3.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI503H2V3.fa22_inst/CO0
                                          SLICE           B0_TO_COUT0_DELAY    0.358        49.294  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI503H2V3.CO0
                                                          NET DELAY            0.638        49.932  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI503H2V3.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI503H2V3.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        50.210  2       
je/mult1_un45_sum_0_cry_2                                 NET DELAY            0.638        50.848  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNICK7P97.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNICK7P97.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        51.126  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNICK7P97.CO0
                                                          NET DELAY            0.638        51.764  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNICK7P97.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNICK7P97.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        52.042  2       
je/mult1_un45_sum_0_cry_4                                 NET DELAY            0.638        52.680  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9VK55Q1.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9VK55Q1.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        52.958  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9VK55Q1.CO0
                                                          NET DELAY            0.638        53.596  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9VK55Q1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9VK55Q1.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        53.874  2       
je/mult1_un45_sum_0_cry_6                                 NET DELAY            0.638        54.512  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9OOE6B3.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9OOE6B3.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        54.790  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9OOE6B3.CO0
                                                          NET DELAY            0.638        55.428  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9OOE6B3.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9OOE6B3.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        55.905  16      
je/mult1_un45_sum0[8]                                     NET DELAY            1.054        56.959  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIELU1OT2_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIELU1OT2_0/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        57.436  2       
je/fdtbl_rom_data_2_0_dreg_ret_15_RNIELU1OT2_0
                                                          NET DELAY            0.638        58.074  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3RMG0C1/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3RMG0C1/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        58.551  31      
je/mult1_un45_sum[8]                                      NET DELAY            1.186        59.737  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNIB0J2EC1/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNIB0J2EC1/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        60.214  1       
je/fdtbl_rom_data_2_0_dreg_ret_21_RNIB0J2EC1
                                                          NET DELAY            0.500        60.714  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNII0L14F.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNII0L14F.fa22_inst/CO0
                                          SLICE           B0_TO_COUT0_DELAY    0.358        61.072  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNII0L14F.CO0
                                                          NET DELAY            0.638        61.710  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNII0L14F.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNII0L14F.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        61.988  2       
je/mult1_un59_sum_0_cry_2                                 NET DELAY            0.638        62.626  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNI3BP9EK1.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNI3BP9EK1.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        62.904  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNI3BP9EK1.CO0
                                                          NET DELAY            0.638        63.542  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNI3BP9EK1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNI3BP9EK1.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        63.820  2       
je/mult1_un59_sum_0_cry_4                                 NET DELAY            0.638        64.458  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI2E4M3L.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI2E4M3L.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        64.736  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI2E4M3L.CO0
                                                          NET DELAY            0.638        65.374  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI2E4M3L.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI2E4M3L.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        65.652  2       
je/mult1_un59_sum_0_cry_6                                 NET DELAY            0.638        66.290  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI4N6F5K3.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI4N6F5K3.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        66.568  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI4N6F5K3.CO0
                                                          NET DELAY            0.638        67.206  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI4N6F5K3.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI4N6F5K3.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        67.683  2       
je/mult1_un59_sum0[8]                                     NET DELAY            0.638        68.321  1       
SLICE_696/A0->SLICE_696/F0                SLICE           A0_TO_F0_DELAY       0.477        68.798  1       
je/mult1_un59_sum0[8]/sig_032/FeedThruLUT
                                                          NET DELAY            0.500        69.298  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1192    
pclk_c                                                    NET DELAY             1.530         2.040  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
Path End         : je/un5_QNT_DU.QNT_DU_ret_15_Z.ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 65
Delay Ratio      : 65.0% (route), 35.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -25.790 ns  (Failed)

  Destination Clock Arrival Time (pclk:R#2)    41.666
+ Destination Clock Source Latency              0.000
- Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  2.040
- Setup Time                                    0.199
-------------------------------------------   -------
End-of-path required time( ns )                43.507

  Source Clock Arrival Time (pclk:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 2.040
+ Data Path Delay                        67.258
--------------------------------------   ------
End-of-path arrival time( ns )           69.298

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1192    
pclk_c                                                    NET DELAY             1.530         2.040  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RCLK->je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
                                          EBR             RCLK_TO_RDATA_DELAY  1.179         3.219  3       
je/dctdu_ram_do[0]                                        NET DELAY            0.719         3.938  1       
je/dctdu_ram_do_sbtinv[0]/A->je/dctdu_ram_do_sbtinv[0]/Z
                                          SLICE           A0_TO_F0_DELAY       0.477         4.415  1       
je/dctdu_ram_do_i[0]                                      NET DELAY            0.500         4.915  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/B0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO0
                                          SLICE           B0_TO_COUT0_DELAY    0.358         5.273  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.CO0
                                                          NET DELAY            0.638         5.911  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.189  2       
je/mult1_inf_abs1_a_0_cry_1                               NET DELAY            0.638         6.827  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.105  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.CO0
                                                          NET DELAY            0.638         7.743  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.021  2       
je/mult1_inf_abs1_a_0_cry_3                               NET DELAY            0.638         8.659  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.937  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.CO0
                                                          NET DELAY            0.638         9.575  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         9.853  2       
je/mult1_inf_abs1_a_0_cry_5                               NET DELAY            0.638        10.491  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.769  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.CO0
                                                          NET DELAY            0.638        11.407  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.685  2       
je/mult1_inf_abs1_a_0_cry_7                               NET DELAY            0.638        12.323  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        12.601  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.CO0
                                                          NET DELAY            0.638        13.239  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.517  2       
je/mult1_inf_abs1_a_0_cry_9                               NET DELAY            0.638        14.155  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        14.433  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.CO0
                                                          NET DELAY            0.638        15.071  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.349  2       
je/mult1_inf_abs1_a_0_cry_11                              NET DELAY            0.638        15.987  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.265  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.CO0
                                                          NET DELAY            0.638        16.903  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        17.181  2       
je/mult1_inf_abs1_a_0_cry_13                              NET DELAY            0.638        17.819  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.097  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.CO0
                                                          NET DELAY            0.638        18.735  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.013  2       
je/mult1_inf_abs1_a_0_cry_15                              NET DELAY            0.638        19.651  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        19.929  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.CO0
                                                          NET DELAY            0.638        20.567  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/D1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        21.044  9       
je/mult1_inf_abs1_a_0[17]                                 NET DELAY            0.939        21.983  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1[17]/B->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1[17]/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        22.460  3       
je/mult1_inf_abs1[17]                                     NET DELAY            0.719        23.179  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_4_RNICLDD8/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_4_RNICLDD8/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        23.656  1       
je/mult1_un10_sum_0_axb_2                                 NET DELAY            0.500        24.156  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIPD1P8/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIPD1P8/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        24.633  1       
je/fdtbl_rom_data_2_0_dreg_ret_22_RNIPD1P8
                                                          NET DELAY            0.500        25.133  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI9NEOQ.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI9NEOQ.fa22_inst/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        25.491  2       
je/mult1_un10_sum_0_cry_2                                 NET DELAY            0.638        26.129  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        26.407  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.CO0
                                                          NET DELAY            0.638        27.045  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        27.323  2       
je/mult1_un10_sum_0_cry_4                                 NET DELAY            0.638        27.961  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        28.239  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.CO0
                                                          NET DELAY            0.638        28.877  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        29.155  2       
je/mult1_un10_sum_0_cry_6                                 NET DELAY            0.638        29.793  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5SHAG3.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5SHAG3.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        30.071  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5SHAG3.CO0
                                                          NET DELAY            0.638        30.709  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5SHAG3.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5SHAG3.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        31.186  15      
je/mult1_un10_sum0[8]                                     NET DELAY            1.041        32.227  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI78OM78/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI78OM78/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        32.704  29      
je/mult1_un10_sum[8]                                      NET DELAY            1.173        33.877  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIRH1IN8/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIRH1IN8/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        34.354  1       
je/mult1_un24_sum_1_axb_1                                 NET DELAY            0.500        34.854  1       
SLICE_2572/D0->SLICE_2572/F0              SLICE           D0_TO_F0_DELAY       0.477        35.331  1       
je/fdtbl_rom_data_2_0_dreg_ret_3_RNI3EJEOL
                                                          NET DELAY            0.500        35.831  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIG469R63.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIG469R63.fa22_inst/S0
                                          SLICE           B0_TO_F0_DELAY       0.477        36.308  4       
je/mult1_un24_sum1[1]                                     NET DELAY            0.777        37.085  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNIP391R81_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNIP391R81_0/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        37.562  2       
je/fdtbl_rom_data_2_0_dreg_ret_21_RNIP391R81_0
                                                          NET DELAY            0.638        38.200  1       
SLICE_2564/B0->SLICE_2564/F0              SLICE           B0_TO_F0_DELAY       0.477        38.677  1       
je/fdtbl_rom_data_2_0_dreg_ret_4_RNIEKKA1T1
                                                          NET DELAY            0.500        39.177  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI7HBJI63.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI7HBJI63.fa22_inst/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        39.535  2       
je/mult1_un31_sum_1_cry_2                                 NET DELAY            0.638        40.173  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNIT6B3I93.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNIT6B3I93.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        40.451  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNIT6B3I93.CO0
                                                          NET DELAY            0.638        41.089  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNIT6B3I93.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNIT6B3I93.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        41.367  2       
je/mult1_un31_sum_1_cry_4                                 NET DELAY            0.638        42.005  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNID1C44A.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNID1C44A.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        42.283  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNID1C44A.CO0
                                                          NET DELAY            0.638        42.921  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNID1C44A.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNID1C44A.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        43.199  2       
je/mult1_un31_sum_1_cry_6                                 NET DELAY            0.638        43.837  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI8ALMVH3.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI8ALMVH3.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        44.115  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI8ALMVH3.CO0
                                                          NET DELAY            0.638        44.753  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI8ALMVH3.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI8ALMVH3.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        45.230  15      
je/mult1_un31_sum1[8]                                     NET DELAY            1.041        46.271  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNIMFTEIA3_0/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNIMFTEIA3_0/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        46.748  35      
je/mult1_un31_sum[8]                                      NET DELAY            1.211        47.959  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI81E91B3/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI81E91B3/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        48.436  1       
je/fdtbl_rom_data_2_0_dreg_ret_21_RNI81E91B3
                                                          NET DELAY            0.500        48.936  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI503H2V3.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI503H2V3.fa22_inst/CO0
                                          SLICE           B0_TO_COUT0_DELAY    0.358        49.294  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI503H2V3.CO0
                                                          NET DELAY            0.638        49.932  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI503H2V3.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI503H2V3.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        50.210  2       
je/mult1_un45_sum_0_cry_2                                 NET DELAY            0.638        50.848  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNICK7P97.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNICK7P97.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        51.126  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNICK7P97.CO0
                                                          NET DELAY            0.638        51.764  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNICK7P97.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNICK7P97.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        52.042  2       
je/mult1_un45_sum_0_cry_4                                 NET DELAY            0.638        52.680  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9VK55Q1.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9VK55Q1.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        52.958  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9VK55Q1.CO0
                                                          NET DELAY            0.638        53.596  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9VK55Q1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9VK55Q1.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        53.874  2       
je/mult1_un45_sum_0_cry_6                                 NET DELAY            0.638        54.512  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9OOE6B3.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9OOE6B3.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        54.790  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9OOE6B3.CO0
                                                          NET DELAY            0.638        55.428  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9OOE6B3.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9OOE6B3.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        55.905  16      
je/mult1_un45_sum0[8]                                     NET DELAY            1.054        56.959  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIELU1OT2_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIELU1OT2_0/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        57.436  2       
je/fdtbl_rom_data_2_0_dreg_ret_15_RNIELU1OT2_0
                                                          NET DELAY            0.638        58.074  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3RMG0C1/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3RMG0C1/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        58.551  31      
je/mult1_un45_sum[8]                                      NET DELAY            1.186        59.737  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNIB0J2EC1/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNIB0J2EC1/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        60.214  1       
je/fdtbl_rom_data_2_0_dreg_ret_21_RNIB0J2EC1
                                                          NET DELAY            0.500        60.714  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNII0L14F.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNII0L14F.fa22_inst/CO0
                                          SLICE           B0_TO_COUT0_DELAY    0.358        61.072  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNII0L14F.CO0
                                                          NET DELAY            0.638        61.710  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNII0L14F.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNII0L14F.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        61.988  2       
je/mult1_un59_sum_0_cry_2                                 NET DELAY            0.638        62.626  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNI3BP9EK1.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNI3BP9EK1.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        62.904  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNI3BP9EK1.CO0
                                                          NET DELAY            0.638        63.542  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNI3BP9EK1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNI3BP9EK1.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        63.820  2       
je/mult1_un59_sum_0_cry_4                                 NET DELAY            0.638        64.458  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI2E4M3L.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI2E4M3L.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        64.736  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI2E4M3L.CO0
                                                          NET DELAY            0.638        65.374  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI2E4M3L.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI2E4M3L.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        65.652  2       
je/mult1_un59_sum_0_cry_6                                 NET DELAY            0.638        66.290  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI4N6F5K3.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI4N6F5K3.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        66.568  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI4N6F5K3.CO0
                                                          NET DELAY            0.638        67.206  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI4N6F5K3.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI4N6F5K3.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        67.683  2       
je/mult1_un59_sum0[8]                                     NET DELAY            0.638        68.321  1       
SLICE_700/A0->SLICE_700/F0                SLICE           A0_TO_F0_DELAY       0.477        68.798  1       
je/mult1_un59_sum0[8]/sig_034/FeedThruLUT
                                                          NET DELAY            0.500        69.298  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1192    
pclk_c                                                    NET DELAY             1.530         2.040  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
Path End         : je/QNT_DU_ret_416_Z[2].ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 65
Delay Ratio      : 65.1% (route), 34.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -25.520 ns  (Failed)

  Destination Clock Arrival Time (pclk:R#2)    41.666
+ Destination Clock Source Latency              0.000
- Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  2.040
- Setup Time                                    0.199
-------------------------------------------   -------
End-of-path required time( ns )                43.507

  Source Clock Arrival Time (pclk:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 2.040
+ Data Path Delay                        66.988
--------------------------------------   ------
End-of-path arrival time( ns )           69.028

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1192    
pclk_c                                                    NET DELAY             1.530         2.040  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RCLK->je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
                                          EBR             RCLK_TO_RDATA_DELAY  1.179         3.219  3       
je/dctdu_ram_do[0]                                        NET DELAY            0.719         3.938  1       
je/dctdu_ram_do_sbtinv[0]/A->je/dctdu_ram_do_sbtinv[0]/Z
                                          SLICE           A0_TO_F0_DELAY       0.477         4.415  1       
je/dctdu_ram_do_i[0]                                      NET DELAY            0.500         4.915  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/B0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO0
                                          SLICE           B0_TO_COUT0_DELAY    0.358         5.273  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.CO0
                                                          NET DELAY            0.638         5.911  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.189  2       
je/mult1_inf_abs1_a_0_cry_1                               NET DELAY            0.638         6.827  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.105  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.CO0
                                                          NET DELAY            0.638         7.743  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.021  2       
je/mult1_inf_abs1_a_0_cry_3                               NET DELAY            0.638         8.659  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.937  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.CO0
                                                          NET DELAY            0.638         9.575  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         9.853  2       
je/mult1_inf_abs1_a_0_cry_5                               NET DELAY            0.638        10.491  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.769  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.CO0
                                                          NET DELAY            0.638        11.407  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.685  2       
je/mult1_inf_abs1_a_0_cry_7                               NET DELAY            0.638        12.323  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        12.601  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.CO0
                                                          NET DELAY            0.638        13.239  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.517  2       
je/mult1_inf_abs1_a_0_cry_9                               NET DELAY            0.638        14.155  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        14.433  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.CO0
                                                          NET DELAY            0.638        15.071  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.349  2       
je/mult1_inf_abs1_a_0_cry_11                              NET DELAY            0.638        15.987  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.265  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.CO0
                                                          NET DELAY            0.638        16.903  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        17.181  2       
je/mult1_inf_abs1_a_0_cry_13                              NET DELAY            0.638        17.819  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.097  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.CO0
                                                          NET DELAY            0.638        18.735  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.013  2       
je/mult1_inf_abs1_a_0_cry_15                              NET DELAY            0.638        19.651  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        19.929  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.CO0
                                                          NET DELAY            0.638        20.567  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/D1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        21.044  9       
je/mult1_inf_abs1_a_0[17]                                 NET DELAY            0.939        21.983  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1[17]/B->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1[17]/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        22.460  3       
je/mult1_inf_abs1[17]                                     NET DELAY            0.719        23.179  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_4_RNICLDD8/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_4_RNICLDD8/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        23.656  1       
je/mult1_un10_sum_0_axb_2                                 NET DELAY            0.500        24.156  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIPD1P8/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIPD1P8/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        24.633  1       
je/fdtbl_rom_data_2_0_dreg_ret_22_RNIPD1P8
                                                          NET DELAY            0.500        25.133  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI9NEOQ.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI9NEOQ.fa22_inst/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        25.491  2       
je/mult1_un10_sum_0_cry_2                                 NET DELAY            0.638        26.129  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        26.407  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.CO0
                                                          NET DELAY            0.638        27.045  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        27.323  2       
je/mult1_un10_sum_0_cry_4                                 NET DELAY            0.638        27.961  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        28.239  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.CO0
                                                          NET DELAY            0.638        28.877  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        29.155  2       
je/mult1_un10_sum_0_cry_6                                 NET DELAY            0.638        29.793  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5SHAG3.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5SHAG3.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        30.071  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5SHAG3.CO0
                                                          NET DELAY            0.638        30.709  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5SHAG3.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5SHAG3.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        31.186  15      
je/mult1_un10_sum0[8]                                     NET DELAY            1.041        32.227  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI78OM78/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI78OM78/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        32.704  29      
je/mult1_un10_sum[8]                                      NET DELAY            1.173        33.877  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIRH1IN8/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIRH1IN8/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        34.354  1       
je/mult1_un24_sum_1_axb_1                                 NET DELAY            0.500        34.854  1       
SLICE_2572/D0->SLICE_2572/F0              SLICE           D0_TO_F0_DELAY       0.477        35.331  1       
je/fdtbl_rom_data_2_0_dreg_ret_3_RNI3EJEOL
                                                          NET DELAY            0.500        35.831  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIG469R63.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIG469R63.fa22_inst/CO0
                                          SLICE           B0_TO_COUT0_DELAY    0.358        36.189  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIG469R63.CO0
                                                          NET DELAY            0.638        36.827  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIG469R63.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIG469R63.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        37.105  2       
je/mult1_un24_sum_1_cry_2                                 NET DELAY            0.638        37.743  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNISC7TMG1.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNISC7TMG1.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        38.021  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNISC7TMG1.CO0
                                                          NET DELAY            0.638        38.659  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNISC7TMG1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNISC7TMG1.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        38.937  2       
je/mult1_un24_sum_1_cry_4                                 NET DELAY            0.638        39.575  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIU6L2LT3.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIU6L2LT3.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        39.853  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIU6L2LT3.CO0
                                                          NET DELAY            0.638        40.491  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIU6L2LT3.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIU6L2LT3.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        40.769  2       
je/mult1_un24_sum_1_cry_6                                 NET DELAY            0.638        41.407  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIVP4EMA1.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIVP4EMA1.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        41.685  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIVP4EMA1.CO0
                                                          NET DELAY            0.638        42.323  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIVP4EMA1.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIVP4EMA1.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        42.800  16      
je/mult1_un24_sum1[8]                                     NET DELAY            1.054        43.854  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNISENK7J1_0/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNISENK7J1_0/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        44.331  30      
je/mult1_un24_sum[8]                                      NET DELAY            1.180        45.511  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIU3C7MJ1/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIU3C7MJ1/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        45.988  1       
je/mult1_un38_sum_1_axb_1                                 NET DELAY            0.500        46.488  1       
SLICE_2554/D0->SLICE_2554/F0              SLICE           D0_TO_F0_DELAY       0.477        46.965  1       
je/fdtbl_rom_data_2_0_dreg_ret_3_RNI3QF0CG3
                                                          NET DELAY            0.500        47.465  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI9J29M52.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI9J29M52.fa22_inst/CO0
                                          SLICE           B0_TO_COUT0_DELAY    0.358        47.823  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI9J29M52.CO0
                                                          NET DELAY            0.638        48.461  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI9J29M52.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI9J29M52.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        48.739  2       
je/mult1_un38_sum_1_cry_2                                 NET DELAY            0.638        49.377  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNI1JBS1Q1.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNI1JBS1Q1.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        49.655  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNI1JBS1Q1.CO0
                                                          NET DELAY            0.638        50.293  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNI1JBS1Q1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNI1JBS1Q1.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        50.571  2       
je/mult1_un38_sum_1_cry_4                                 NET DELAY            0.638        51.209  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIN8S75H2.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIN8S75H2.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        51.487  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIN8S75H2.CO0
                                                          NET DELAY            0.638        52.125  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIN8S75H2.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIN8S75H2.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        52.403  2       
je/mult1_un38_sum_1_cry_6                                 NET DELAY            0.638        53.041  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNICRQR6B3.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNICRQR6B3.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        53.319  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNICRQR6B3.CO0
                                                          NET DELAY            0.638        53.957  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNICRQR6B3.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNICRQR6B3.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        54.434  18      
je/mult1_un38_sum1[8]                                     NET DELAY            1.078        55.512  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI5T5JHI3_0/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI5T5JHI3_0/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        55.989  28      
je/mult1_un38_sum[8]                                      NET DELAY            1.166        57.155  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIT56TUI3/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIT56TUI3/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        57.632  1       
je/mult1_un52_sum_1_axb_1                                 NET DELAY            0.500        58.132  1       
SLICE_2534/D0->SLICE_2534/F0              SLICE           D0_TO_F0_DELAY       0.477        58.609  1       
je/fdtbl_rom_data_2_0_dreg_ret_3_RNIJU7KLD3
                                                          NET DELAY            0.500        59.109  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI25EGCG.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI25EGCG.fa22_inst/CO0
                                          SLICE           B0_TO_COUT0_DELAY    0.358        59.467  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI25EGCG.CO0
                                                          NET DELAY            0.638        60.105  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI25EGCG.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI25EGCG.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        60.383  2       
je/mult1_un52_sum_1_cry_2                                 NET DELAY            0.638        61.021  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNI89FHBP2.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNI89FHBP2.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        61.299  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNI89FHBP2.CO0
                                                          NET DELAY            0.638        61.937  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNI89FHBP2.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNI89FHBP2.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        62.215  2       
je/mult1_un52_sum_1_cry_4                                 NET DELAY            0.638        62.853  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI422RRG2.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI422RRG2.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        63.131  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI422RRG2.CO0
                                                          NET DELAY            0.638        63.769  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI422RRG2.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI422RRG2.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        64.047  2       
je/mult1_un52_sum_1_cry_6                                 NET DELAY            0.638        64.685  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNINNABH21.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNINNABH21.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        64.963  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNINNABH21.CO0
                                                          NET DELAY            0.638        65.601  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNINNABH21.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNINNABH21.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        66.078  12      
je/mult1_un52_sum1[8]                                     NET DELAY            0.996        67.074  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNIM84P9G2_0/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNIM84P9G2_0/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        67.551  1       
je/fdtbl_rom_data_2_0_dreg_ret_21_RNIM84P9G2_0
                                                          NET DELAY            0.500        68.051  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI56IR6R1/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI56IR6R1/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        68.528  1       
je/mult1_un59_sum[2]                                      NET DELAY            0.500        69.028  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1192    
pclk_c                                                    NET DELAY             1.530         2.040  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
Path End         : je/un5_QNT_DU.QNT_DU_ret_21_Z.ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 64
Delay Ratio      : 64.8% (route), 35.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -24.736 ns  (Failed)

  Destination Clock Arrival Time (pclk:R#2)    41.666
+ Destination Clock Source Latency              0.000
- Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  2.040
- Setup Time                                    0.199
-------------------------------------------   -------
End-of-path required time( ns )                43.507

  Source Clock Arrival Time (pclk:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 2.040
+ Data Path Delay                        66.204
--------------------------------------   ------
End-of-path arrival time( ns )           68.244

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1192    
pclk_c                                                    NET DELAY             1.530         2.040  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RCLK->je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
                                          EBR             RCLK_TO_RDATA_DELAY  1.179         3.219  3       
je/dctdu_ram_do[0]                                        NET DELAY            0.719         3.938  1       
je/dctdu_ram_do_sbtinv[0]/A->je/dctdu_ram_do_sbtinv[0]/Z
                                          SLICE           A0_TO_F0_DELAY       0.477         4.415  1       
je/dctdu_ram_do_i[0]                                      NET DELAY            0.500         4.915  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/B0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO0
                                          SLICE           B0_TO_COUT0_DELAY    0.358         5.273  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.CO0
                                                          NET DELAY            0.638         5.911  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.189  2       
je/mult1_inf_abs1_a_0_cry_1                               NET DELAY            0.638         6.827  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.105  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.CO0
                                                          NET DELAY            0.638         7.743  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.021  2       
je/mult1_inf_abs1_a_0_cry_3                               NET DELAY            0.638         8.659  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.937  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.CO0
                                                          NET DELAY            0.638         9.575  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         9.853  2       
je/mult1_inf_abs1_a_0_cry_5                               NET DELAY            0.638        10.491  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.769  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.CO0
                                                          NET DELAY            0.638        11.407  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.685  2       
je/mult1_inf_abs1_a_0_cry_7                               NET DELAY            0.638        12.323  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        12.601  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.CO0
                                                          NET DELAY            0.638        13.239  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.517  2       
je/mult1_inf_abs1_a_0_cry_9                               NET DELAY            0.638        14.155  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        14.433  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.CO0
                                                          NET DELAY            0.638        15.071  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.349  2       
je/mult1_inf_abs1_a_0_cry_11                              NET DELAY            0.638        15.987  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.265  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.CO0
                                                          NET DELAY            0.638        16.903  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        17.181  2       
je/mult1_inf_abs1_a_0_cry_13                              NET DELAY            0.638        17.819  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.097  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.CO0
                                                          NET DELAY            0.638        18.735  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.013  2       
je/mult1_inf_abs1_a_0_cry_15                              NET DELAY            0.638        19.651  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        19.929  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.CO0
                                                          NET DELAY            0.638        20.567  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/D1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        21.044  9       
je/mult1_inf_abs1_a_0[17]                                 NET DELAY            0.939        21.983  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1[17]/B->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1[17]/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        22.460  3       
je/mult1_inf_abs1[17]                                     NET DELAY            0.719        23.179  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_4_RNICLDD8/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_4_RNICLDD8/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        23.656  1       
je/mult1_un10_sum_0_axb_2                                 NET DELAY            0.500        24.156  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIPD1P8/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIPD1P8/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        24.633  1       
je/fdtbl_rom_data_2_0_dreg_ret_22_RNIPD1P8
                                                          NET DELAY            0.500        25.133  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI9NEOQ.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI9NEOQ.fa22_inst/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        25.491  2       
je/mult1_un10_sum_0_cry_2                                 NET DELAY            0.638        26.129  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        26.407  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.CO0
                                                          NET DELAY            0.638        27.045  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        27.323  2       
je/mult1_un10_sum_0_cry_4                                 NET DELAY            0.638        27.961  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        28.239  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.CO0
                                                          NET DELAY            0.638        28.877  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        29.155  2       
je/mult1_un10_sum_0_cry_6                                 NET DELAY            0.638        29.793  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5SHAG3.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5SHAG3.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        30.071  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5SHAG3.CO0
                                                          NET DELAY            0.638        30.709  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5SHAG3.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5SHAG3.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        31.186  15      
je/mult1_un10_sum0[8]                                     NET DELAY            1.041        32.227  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI78OM78/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI78OM78/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        32.704  29      
je/mult1_un10_sum[8]                                      NET DELAY            1.173        33.877  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIRH1IN8/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIRH1IN8/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        34.354  1       
je/mult1_un24_sum_1_axb_1                                 NET DELAY            0.500        34.854  1       
SLICE_2572/D0->SLICE_2572/F0              SLICE           D0_TO_F0_DELAY       0.477        35.331  1       
je/fdtbl_rom_data_2_0_dreg_ret_3_RNI3EJEOL
                                                          NET DELAY            0.500        35.831  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIG469R63.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIG469R63.fa22_inst/S0
                                          SLICE           B0_TO_F0_DELAY       0.477        36.308  4       
je/mult1_un24_sum1[1]                                     NET DELAY            0.777        37.085  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNIP391R81_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNIP391R81_0/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        37.562  2       
je/fdtbl_rom_data_2_0_dreg_ret_21_RNIP391R81_0
                                                          NET DELAY            0.638        38.200  1       
SLICE_2564/B0->SLICE_2564/F0              SLICE           B0_TO_F0_DELAY       0.477        38.677  1       
je/fdtbl_rom_data_2_0_dreg_ret_4_RNIEKKA1T1
                                                          NET DELAY            0.500        39.177  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI7HBJI63.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI7HBJI63.fa22_inst/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        39.535  2       
je/mult1_un31_sum_1_cry_2                                 NET DELAY            0.638        40.173  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNIT6B3I93.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNIT6B3I93.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        40.451  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNIT6B3I93.CO0
                                                          NET DELAY            0.638        41.089  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNIT6B3I93.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNIT6B3I93.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        41.367  2       
je/mult1_un31_sum_1_cry_4                                 NET DELAY            0.638        42.005  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNID1C44A.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNID1C44A.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        42.283  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNID1C44A.CO0
                                                          NET DELAY            0.638        42.921  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNID1C44A.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNID1C44A.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        43.199  2       
je/mult1_un31_sum_1_cry_6                                 NET DELAY            0.638        43.837  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI8ALMVH3.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI8ALMVH3.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        44.115  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI8ALMVH3.CO0
                                                          NET DELAY            0.638        44.753  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI8ALMVH3.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI8ALMVH3.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        45.230  15      
je/mult1_un31_sum1[8]                                     NET DELAY            1.041        46.271  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNIMFTEIA3_0/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNIMFTEIA3_0/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        46.748  35      
je/mult1_un31_sum[8]                                      NET DELAY            1.211        47.959  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI81E91B3/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI81E91B3/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        48.436  1       
je/fdtbl_rom_data_2_0_dreg_ret_21_RNI81E91B3
                                                          NET DELAY            0.500        48.936  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI503H2V3.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI503H2V3.fa22_inst/CO0
                                          SLICE           B0_TO_COUT0_DELAY    0.358        49.294  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI503H2V3.CO0
                                                          NET DELAY            0.638        49.932  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI503H2V3.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI503H2V3.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        50.210  2       
je/mult1_un45_sum_0_cry_2                                 NET DELAY            0.638        50.848  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNICK7P97.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNICK7P97.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        51.126  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNICK7P97.CO0
                                                          NET DELAY            0.638        51.764  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNICK7P97.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNICK7P97.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        52.042  2       
je/mult1_un45_sum_0_cry_4                                 NET DELAY            0.638        52.680  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9VK55Q1.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9VK55Q1.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        52.958  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9VK55Q1.CO0
                                                          NET DELAY            0.638        53.596  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9VK55Q1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9VK55Q1.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        53.874  2       
je/mult1_un45_sum_0_cry_6                                 NET DELAY            0.638        54.512  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9OOE6B3.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9OOE6B3.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        54.790  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9OOE6B3.CO0
                                                          NET DELAY            0.638        55.428  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9OOE6B3.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9OOE6B3.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        55.905  16      
je/mult1_un45_sum0[8]                                     NET DELAY            1.054        56.959  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIELU1OT2_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIELU1OT2_0/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        57.436  2       
je/fdtbl_rom_data_2_0_dreg_ret_15_RNIELU1OT2_0
                                                          NET DELAY            0.638        58.074  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3RMG0C1/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3RMG0C1/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        58.551  31      
je/mult1_un45_sum[8]                                      NET DELAY            1.186        59.737  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIR3NQDC1/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIR3NQDC1/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        60.214  1       
je/mult1_un59_sum_1_axb_1                                 NET DELAY            0.500        60.714  1       
SLICE_2528/D0->SLICE_2528/F0              SLICE           D0_TO_F0_DELAY       0.477        61.191  1       
je/fdtbl_rom_data_2_0_dreg_ret_3_RNIMOUN8P2
                                                          NET DELAY            0.500        61.691  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIPK99JQ.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIPK99JQ.fa22_inst/CO0
                                          SLICE           B0_TO_COUT0_DELAY    0.358        62.049  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIPK99JQ.CO0
                                                          NET DELAY            0.638        62.687  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIPK99JQ.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIPK99JQ.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        62.965  2       
je/mult1_un59_sum_1_cry_2                                 NET DELAY            0.638        63.603  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNIVKF5FJ.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNIVKF5FJ.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        63.881  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNIVKF5FJ.CO0
                                                          NET DELAY            0.638        64.519  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNIVKF5FJ.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNIVKF5FJ.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        64.797  2       
je/mult1_un59_sum_1_cry_4                                 NET DELAY            0.638        65.435  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3GB94K1.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3GB94K1.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        65.713  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3GB94K1.CO0
                                                          NET DELAY            0.638        66.351  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3GB94K1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3GB94K1.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        66.629  2       
je/mult1_un59_sum_1_cry_6                                 NET DELAY            0.638        67.267  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNICKDKI41.fa22_inst/D0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNICKDKI41.fa22_inst/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        67.744  1       
je/mult1_un59_sum1[7]                                     NET DELAY            0.500        68.244  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1192    
pclk_c                                                    NET DELAY             1.530         2.040  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
Path End         : je/QNT_DU_ret_416_Z[0].ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 64
Delay Ratio      : 65.4% (route), 34.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -24.574 ns  (Failed)

  Destination Clock Arrival Time (pclk:R#2)    41.666
+ Destination Clock Source Latency              0.000
- Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  2.040
- Setup Time                                    0.199
-------------------------------------------   -------
End-of-path required time( ns )                43.507

  Source Clock Arrival Time (pclk:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 2.040
+ Data Path Delay                        66.042
--------------------------------------   ------
End-of-path arrival time( ns )           68.082

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1192    
pclk_c                                                    NET DELAY             1.530         2.040  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RCLK->je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
                                          EBR             RCLK_TO_RDATA_DELAY  1.179         3.219  3       
je/dctdu_ram_do[0]                                        NET DELAY            0.719         3.938  1       
je/dctdu_ram_do_sbtinv[0]/A->je/dctdu_ram_do_sbtinv[0]/Z
                                          SLICE           A0_TO_F0_DELAY       0.477         4.415  1       
je/dctdu_ram_do_i[0]                                      NET DELAY            0.500         4.915  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/B0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO0
                                          SLICE           B0_TO_COUT0_DELAY    0.358         5.273  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.CO0
                                                          NET DELAY            0.638         5.911  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.189  2       
je/mult1_inf_abs1_a_0_cry_1                               NET DELAY            0.638         6.827  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.105  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.CO0
                                                          NET DELAY            0.638         7.743  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.021  2       
je/mult1_inf_abs1_a_0_cry_3                               NET DELAY            0.638         8.659  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.937  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.CO0
                                                          NET DELAY            0.638         9.575  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         9.853  2       
je/mult1_inf_abs1_a_0_cry_5                               NET DELAY            0.638        10.491  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.769  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.CO0
                                                          NET DELAY            0.638        11.407  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.685  2       
je/mult1_inf_abs1_a_0_cry_7                               NET DELAY            0.638        12.323  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        12.601  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.CO0
                                                          NET DELAY            0.638        13.239  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.517  2       
je/mult1_inf_abs1_a_0_cry_9                               NET DELAY            0.638        14.155  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        14.433  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.CO0
                                                          NET DELAY            0.638        15.071  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.349  2       
je/mult1_inf_abs1_a_0_cry_11                              NET DELAY            0.638        15.987  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.265  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.CO0
                                                          NET DELAY            0.638        16.903  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        17.181  2       
je/mult1_inf_abs1_a_0_cry_13                              NET DELAY            0.638        17.819  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.097  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.CO0
                                                          NET DELAY            0.638        18.735  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.013  2       
je/mult1_inf_abs1_a_0_cry_15                              NET DELAY            0.638        19.651  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        19.929  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.CO0
                                                          NET DELAY            0.638        20.567  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/D1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        21.044  9       
je/mult1_inf_abs1_a_0[17]                                 NET DELAY            0.939        21.983  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1[17]/B->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1[17]/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        22.460  3       
je/mult1_inf_abs1[17]                                     NET DELAY            0.719        23.179  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_4_RNICLDD8/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_4_RNICLDD8/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        23.656  1       
je/mult1_un10_sum_0_axb_2                                 NET DELAY            0.500        24.156  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIPD1P8/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIPD1P8/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        24.633  1       
je/fdtbl_rom_data_2_0_dreg_ret_22_RNIPD1P8
                                                          NET DELAY            0.500        25.133  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI9NEOQ.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI9NEOQ.fa22_inst/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        25.491  2       
je/mult1_un10_sum_0_cry_2                                 NET DELAY            0.638        26.129  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        26.407  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.CO0
                                                          NET DELAY            0.638        27.045  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        27.323  2       
je/mult1_un10_sum_0_cry_4                                 NET DELAY            0.638        27.961  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        28.239  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.CO0
                                                          NET DELAY            0.638        28.877  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        29.155  2       
je/mult1_un10_sum_0_cry_6                                 NET DELAY            0.638        29.793  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5SHAG3.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5SHAG3.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        30.071  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5SHAG3.CO0
                                                          NET DELAY            0.638        30.709  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5SHAG3.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5SHAG3.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        31.186  15      
je/mult1_un10_sum0[8]                                     NET DELAY            1.041        32.227  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI78OM78/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI78OM78/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        32.704  29      
je/mult1_un10_sum[8]                                      NET DELAY            1.173        33.877  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIRH1IN8/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIRH1IN8/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        34.354  1       
je/mult1_un24_sum_1_axb_1                                 NET DELAY            0.500        34.854  1       
SLICE_2572/D0->SLICE_2572/F0              SLICE           D0_TO_F0_DELAY       0.477        35.331  1       
je/fdtbl_rom_data_2_0_dreg_ret_3_RNI3EJEOL
                                                          NET DELAY            0.500        35.831  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIG469R63.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIG469R63.fa22_inst/CO0
                                          SLICE           B0_TO_COUT0_DELAY    0.358        36.189  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIG469R63.CO0
                                                          NET DELAY            0.638        36.827  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIG469R63.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIG469R63.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        37.105  2       
je/mult1_un24_sum_1_cry_2                                 NET DELAY            0.638        37.743  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNISC7TMG1.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNISC7TMG1.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        38.021  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNISC7TMG1.CO0
                                                          NET DELAY            0.638        38.659  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNISC7TMG1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNISC7TMG1.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        38.937  2       
je/mult1_un24_sum_1_cry_4                                 NET DELAY            0.638        39.575  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIU6L2LT3.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIU6L2LT3.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        39.853  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIU6L2LT3.CO0
                                                          NET DELAY            0.638        40.491  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIU6L2LT3.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIU6L2LT3.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        40.769  2       
je/mult1_un24_sum_1_cry_6                                 NET DELAY            0.638        41.407  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIVP4EMA1.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIVP4EMA1.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        41.685  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIVP4EMA1.CO0
                                                          NET DELAY            0.638        42.323  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIVP4EMA1.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIVP4EMA1.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        42.800  16      
je/mult1_un24_sum1[8]                                     NET DELAY            1.054        43.854  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNISENK7J1_0/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNISENK7J1_0/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        44.331  30      
je/mult1_un24_sum[8]                                      NET DELAY            1.180        45.511  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIU3C7MJ1/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIU3C7MJ1/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        45.988  1       
je/mult1_un38_sum_1_axb_1                                 NET DELAY            0.500        46.488  1       
SLICE_2554/D0->SLICE_2554/F0              SLICE           D0_TO_F0_DELAY       0.477        46.965  1       
je/fdtbl_rom_data_2_0_dreg_ret_3_RNI3QF0CG3
                                                          NET DELAY            0.500        47.465  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI9J29M52.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI9J29M52.fa22_inst/CO0
                                          SLICE           B0_TO_COUT0_DELAY    0.358        47.823  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI9J29M52.CO0
                                                          NET DELAY            0.638        48.461  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI9J29M52.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI9J29M52.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        48.739  2       
je/mult1_un38_sum_1_cry_2                                 NET DELAY            0.638        49.377  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNI1JBS1Q1.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNI1JBS1Q1.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        49.655  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNI1JBS1Q1.CO0
                                                          NET DELAY            0.638        50.293  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNI1JBS1Q1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNI1JBS1Q1.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        50.571  2       
je/mult1_un38_sum_1_cry_4                                 NET DELAY            0.638        51.209  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIN8S75H2.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIN8S75H2.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        51.487  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIN8S75H2.CO0
                                                          NET DELAY            0.638        52.125  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIN8S75H2.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIN8S75H2.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        52.403  2       
je/mult1_un38_sum_1_cry_6                                 NET DELAY            0.638        53.041  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNICRQR6B3.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNICRQR6B3.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        53.319  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNICRQR6B3.CO0
                                                          NET DELAY            0.638        53.957  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNICRQR6B3.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNICRQR6B3.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        54.434  18      
je/mult1_un38_sum1[8]                                     NET DELAY            1.078        55.512  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI5T5JHI3_0/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI5T5JHI3_0/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        55.989  28      
je/mult1_un38_sum[8]                                      NET DELAY            1.166        57.155  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNID225VI3/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNID225VI3/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        57.632  1       
je/fdtbl_rom_data_2_0_dreg_ret_21_RNID225VI3
                                                          NET DELAY            0.500        58.132  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNIFI7S161.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNIFI7S161.fa22_inst/CO0
                                          SLICE           B0_TO_COUT0_DELAY    0.358        58.490  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNIFI7S161.CO0
                                                          NET DELAY            0.638        59.128  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNIFI7S161.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNIFI7S161.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        59.406  2       
je/mult1_un52_sum_0_cry_2                                 NET DELAY            0.638        60.044  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIKJ2QDT1.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIKJ2QDT1.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        60.322  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIKJ2QDT1.CO0
                                                          NET DELAY            0.638        60.960  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIKJ2QDT1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIKJ2QDT1.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        61.238  2       
je/mult1_un52_sum_0_cry_4                                 NET DELAY            0.638        61.876  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINDQLT01.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINDQLT01.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        62.154  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINDQLT01.CO0
                                                          NET DELAY            0.638        62.792  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINDQLT01.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINDQLT01.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        63.070  2       
je/mult1_un52_sum_0_cry_6                                 NET DELAY            0.638        63.708  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIALDRJI3.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIALDRJI3.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        63.986  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIALDRJI3.CO0
                                                          NET DELAY            0.638        64.624  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIALDRJI3.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIALDRJI3.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        65.101  14      
je/mult1_un52_sum0[8]                                     NET DELAY            1.027        66.128  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI7PO90V_0/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI7PO90V_0/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        66.605  1       
je/fdtbl_rom_data_2_0_dreg_ret_15_RNI7PO90V_0
                                                          NET DELAY            0.500        67.105  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI5ASUH03/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI5ASUH03/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        67.582  1       
je/mult1_un59_sum[0]                                      NET DELAY            0.500        68.082  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1192    
pclk_c                                                    NET DELAY             1.530         2.040  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
Path End         : je/QNT_DU_ret_416_Z[1].ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 64
Delay Ratio      : 65.4% (route), 34.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -24.574 ns  (Failed)

  Destination Clock Arrival Time (pclk:R#2)    41.666
+ Destination Clock Source Latency              0.000
- Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  2.040
- Setup Time                                    0.199
-------------------------------------------   -------
End-of-path required time( ns )                43.507

  Source Clock Arrival Time (pclk:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 2.040
+ Data Path Delay                        66.042
--------------------------------------   ------
End-of-path arrival time( ns )           68.082

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1192    
pclk_c                                                    NET DELAY             1.530         2.040  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RCLK->je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
                                          EBR             RCLK_TO_RDATA_DELAY  1.179         3.219  3       
je/dctdu_ram_do[0]                                        NET DELAY            0.719         3.938  1       
je/dctdu_ram_do_sbtinv[0]/A->je/dctdu_ram_do_sbtinv[0]/Z
                                          SLICE           A0_TO_F0_DELAY       0.477         4.415  1       
je/dctdu_ram_do_i[0]                                      NET DELAY            0.500         4.915  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/B0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO0
                                          SLICE           B0_TO_COUT0_DELAY    0.358         5.273  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.CO0
                                                          NET DELAY            0.638         5.911  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.189  2       
je/mult1_inf_abs1_a_0_cry_1                               NET DELAY            0.638         6.827  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.105  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.CO0
                                                          NET DELAY            0.638         7.743  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.021  2       
je/mult1_inf_abs1_a_0_cry_3                               NET DELAY            0.638         8.659  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.937  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.CO0
                                                          NET DELAY            0.638         9.575  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         9.853  2       
je/mult1_inf_abs1_a_0_cry_5                               NET DELAY            0.638        10.491  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.769  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.CO0
                                                          NET DELAY            0.638        11.407  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.685  2       
je/mult1_inf_abs1_a_0_cry_7                               NET DELAY            0.638        12.323  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        12.601  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.CO0
                                                          NET DELAY            0.638        13.239  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.517  2       
je/mult1_inf_abs1_a_0_cry_9                               NET DELAY            0.638        14.155  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        14.433  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.CO0
                                                          NET DELAY            0.638        15.071  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.349  2       
je/mult1_inf_abs1_a_0_cry_11                              NET DELAY            0.638        15.987  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.265  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.CO0
                                                          NET DELAY            0.638        16.903  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        17.181  2       
je/mult1_inf_abs1_a_0_cry_13                              NET DELAY            0.638        17.819  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.097  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.CO0
                                                          NET DELAY            0.638        18.735  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.013  2       
je/mult1_inf_abs1_a_0_cry_15                              NET DELAY            0.638        19.651  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        19.929  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.CO0
                                                          NET DELAY            0.638        20.567  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/D1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        21.044  9       
je/mult1_inf_abs1_a_0[17]                                 NET DELAY            0.939        21.983  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1[17]/B->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1[17]/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        22.460  3       
je/mult1_inf_abs1[17]                                     NET DELAY            0.719        23.179  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_4_RNICLDD8/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_4_RNICLDD8/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        23.656  1       
je/mult1_un10_sum_0_axb_2                                 NET DELAY            0.500        24.156  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIPD1P8/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIPD1P8/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        24.633  1       
je/fdtbl_rom_data_2_0_dreg_ret_22_RNIPD1P8
                                                          NET DELAY            0.500        25.133  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI9NEOQ.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI9NEOQ.fa22_inst/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        25.491  2       
je/mult1_un10_sum_0_cry_2                                 NET DELAY            0.638        26.129  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        26.407  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.CO0
                                                          NET DELAY            0.638        27.045  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        27.323  2       
je/mult1_un10_sum_0_cry_4                                 NET DELAY            0.638        27.961  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        28.239  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.CO0
                                                          NET DELAY            0.638        28.877  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        29.155  2       
je/mult1_un10_sum_0_cry_6                                 NET DELAY            0.638        29.793  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5SHAG3.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5SHAG3.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        30.071  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5SHAG3.CO0
                                                          NET DELAY            0.638        30.709  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5SHAG3.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5SHAG3.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        31.186  15      
je/mult1_un10_sum0[8]                                     NET DELAY            1.041        32.227  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI78OM78/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI78OM78/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        32.704  29      
je/mult1_un10_sum[8]                                      NET DELAY            1.173        33.877  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIRH1IN8/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIRH1IN8/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        34.354  1       
je/mult1_un24_sum_1_axb_1                                 NET DELAY            0.500        34.854  1       
SLICE_2572/D0->SLICE_2572/F0              SLICE           D0_TO_F0_DELAY       0.477        35.331  1       
je/fdtbl_rom_data_2_0_dreg_ret_3_RNI3EJEOL
                                                          NET DELAY            0.500        35.831  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIG469R63.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIG469R63.fa22_inst/CO0
                                          SLICE           B0_TO_COUT0_DELAY    0.358        36.189  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIG469R63.CO0
                                                          NET DELAY            0.638        36.827  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIG469R63.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIG469R63.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        37.105  2       
je/mult1_un24_sum_1_cry_2                                 NET DELAY            0.638        37.743  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNISC7TMG1.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNISC7TMG1.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        38.021  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNISC7TMG1.CO0
                                                          NET DELAY            0.638        38.659  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNISC7TMG1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNISC7TMG1.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        38.937  2       
je/mult1_un24_sum_1_cry_4                                 NET DELAY            0.638        39.575  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIU6L2LT3.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIU6L2LT3.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        39.853  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIU6L2LT3.CO0
                                                          NET DELAY            0.638        40.491  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIU6L2LT3.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIU6L2LT3.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        40.769  2       
je/mult1_un24_sum_1_cry_6                                 NET DELAY            0.638        41.407  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIVP4EMA1.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIVP4EMA1.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        41.685  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIVP4EMA1.CO0
                                                          NET DELAY            0.638        42.323  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIVP4EMA1.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIVP4EMA1.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        42.800  16      
je/mult1_un24_sum1[8]                                     NET DELAY            1.054        43.854  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNISENK7J1_0/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNISENK7J1_0/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        44.331  30      
je/mult1_un24_sum[8]                                      NET DELAY            1.180        45.511  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIU3C7MJ1/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIU3C7MJ1/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        45.988  1       
je/mult1_un38_sum_1_axb_1                                 NET DELAY            0.500        46.488  1       
SLICE_2554/D0->SLICE_2554/F0              SLICE           D0_TO_F0_DELAY       0.477        46.965  1       
je/fdtbl_rom_data_2_0_dreg_ret_3_RNI3QF0CG3
                                                          NET DELAY            0.500        47.465  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI9J29M52.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI9J29M52.fa22_inst/CO0
                                          SLICE           B0_TO_COUT0_DELAY    0.358        47.823  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI9J29M52.CO0
                                                          NET DELAY            0.638        48.461  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI9J29M52.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI9J29M52.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        48.739  2       
je/mult1_un38_sum_1_cry_2                                 NET DELAY            0.638        49.377  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNI1JBS1Q1.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNI1JBS1Q1.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        49.655  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNI1JBS1Q1.CO0
                                                          NET DELAY            0.638        50.293  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNI1JBS1Q1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNI1JBS1Q1.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        50.571  2       
je/mult1_un38_sum_1_cry_4                                 NET DELAY            0.638        51.209  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIN8S75H2.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIN8S75H2.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        51.487  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIN8S75H2.CO0
                                                          NET DELAY            0.638        52.125  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIN8S75H2.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIN8S75H2.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        52.403  2       
je/mult1_un38_sum_1_cry_6                                 NET DELAY            0.638        53.041  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNICRQR6B3.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNICRQR6B3.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        53.319  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNICRQR6B3.CO0
                                                          NET DELAY            0.638        53.957  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNICRQR6B3.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNICRQR6B3.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        54.434  18      
je/mult1_un38_sum1[8]                                     NET DELAY            1.078        55.512  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI5T5JHI3_0/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI5T5JHI3_0/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        55.989  28      
je/mult1_un38_sum[8]                                      NET DELAY            1.166        57.155  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNID225VI3/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNID225VI3/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        57.632  1       
je/fdtbl_rom_data_2_0_dreg_ret_21_RNID225VI3
                                                          NET DELAY            0.500        58.132  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNIFI7S161.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNIFI7S161.fa22_inst/CO0
                                          SLICE           B0_TO_COUT0_DELAY    0.358        58.490  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNIFI7S161.CO0
                                                          NET DELAY            0.638        59.128  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNIFI7S161.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNIFI7S161.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        59.406  2       
je/mult1_un52_sum_0_cry_2                                 NET DELAY            0.638        60.044  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIKJ2QDT1.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIKJ2QDT1.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        60.322  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIKJ2QDT1.CO0
                                                          NET DELAY            0.638        60.960  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIKJ2QDT1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIKJ2QDT1.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        61.238  2       
je/mult1_un52_sum_0_cry_4                                 NET DELAY            0.638        61.876  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINDQLT01.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINDQLT01.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        62.154  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINDQLT01.CO0
                                                          NET DELAY            0.638        62.792  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINDQLT01.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINDQLT01.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        63.070  2       
je/mult1_un52_sum_0_cry_6                                 NET DELAY            0.638        63.708  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIALDRJI3.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIALDRJI3.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        63.986  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIALDRJI3.CO0
                                                          NET DELAY            0.638        64.624  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIALDRJI3.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIALDRJI3.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        65.101  14      
je/mult1_un52_sum0[8]                                     NET DELAY            1.027        66.128  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNIO53NB82_0/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNIO53NB82_0/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        66.605  1       
je/fdtbl_rom_data_2_0_dreg_ret_21_RNIO53NB82_0
                                                          NET DELAY            0.500        67.105  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI73HP8J1/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI73HP8J1/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        67.582  1       
je/mult1_un59_sum[1]                                      NET DELAY            0.500        68.082  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1192    
pclk_c                                                    NET DELAY             1.530         2.040  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
Path End         : je/QNT_DU_ret_8_Z.ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 64
Delay Ratio      : 65.3% (route), 34.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -24.543 ns  (Failed)

  Destination Clock Arrival Time (pclk:R#2)    41.666
+ Destination Clock Source Latency              0.000
- Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  2.040
- Setup Time                                    0.199
-------------------------------------------   -------
End-of-path required time( ns )                43.507

  Source Clock Arrival Time (pclk:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 2.040
+ Data Path Delay                        66.011
--------------------------------------   ------
End-of-path arrival time( ns )           68.051

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1192    
pclk_c                                                    NET DELAY             1.530         2.040  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RCLK->je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
                                          EBR             RCLK_TO_RDATA_DELAY  1.179         3.219  3       
je/dctdu_ram_do[0]                                        NET DELAY            0.719         3.938  1       
je/dctdu_ram_do_sbtinv[0]/A->je/dctdu_ram_do_sbtinv[0]/Z
                                          SLICE           A0_TO_F0_DELAY       0.477         4.415  1       
je/dctdu_ram_do_i[0]                                      NET DELAY            0.500         4.915  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/B0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO0
                                          SLICE           B0_TO_COUT0_DELAY    0.358         5.273  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.CO0
                                                          NET DELAY            0.638         5.911  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.189  2       
je/mult1_inf_abs1_a_0_cry_1                               NET DELAY            0.638         6.827  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.105  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.CO0
                                                          NET DELAY            0.638         7.743  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.021  2       
je/mult1_inf_abs1_a_0_cry_3                               NET DELAY            0.638         8.659  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.937  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.CO0
                                                          NET DELAY            0.638         9.575  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         9.853  2       
je/mult1_inf_abs1_a_0_cry_5                               NET DELAY            0.638        10.491  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.769  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.CO0
                                                          NET DELAY            0.638        11.407  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.685  2       
je/mult1_inf_abs1_a_0_cry_7                               NET DELAY            0.638        12.323  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        12.601  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.CO0
                                                          NET DELAY            0.638        13.239  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.517  2       
je/mult1_inf_abs1_a_0_cry_9                               NET DELAY            0.638        14.155  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        14.433  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.CO0
                                                          NET DELAY            0.638        15.071  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.349  2       
je/mult1_inf_abs1_a_0_cry_11                              NET DELAY            0.638        15.987  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.265  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.CO0
                                                          NET DELAY            0.638        16.903  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        17.181  2       
je/mult1_inf_abs1_a_0_cry_13                              NET DELAY            0.638        17.819  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.097  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.CO0
                                                          NET DELAY            0.638        18.735  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.013  2       
je/mult1_inf_abs1_a_0_cry_15                              NET DELAY            0.638        19.651  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        19.929  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.CO0
                                                          NET DELAY            0.638        20.567  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/D1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        21.044  9       
je/mult1_inf_abs1_a_0[17]                                 NET DELAY            0.939        21.983  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1[17]/B->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1[17]/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        22.460  3       
je/mult1_inf_abs1[17]                                     NET DELAY            0.719        23.179  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_4_RNICLDD8/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_4_RNICLDD8/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        23.656  1       
je/mult1_un10_sum_0_axb_2                                 NET DELAY            0.500        24.156  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIPD1P8/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIPD1P8/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        24.633  1       
je/fdtbl_rom_data_2_0_dreg_ret_22_RNIPD1P8
                                                          NET DELAY            0.500        25.133  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI9NEOQ.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI9NEOQ.fa22_inst/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        25.491  2       
je/mult1_un10_sum_0_cry_2                                 NET DELAY            0.638        26.129  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        26.407  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.CO0
                                                          NET DELAY            0.638        27.045  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        27.323  2       
je/mult1_un10_sum_0_cry_4                                 NET DELAY            0.638        27.961  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        28.239  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.CO0
                                                          NET DELAY            0.638        28.877  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        29.155  2       
je/mult1_un10_sum_0_cry_6                                 NET DELAY            0.638        29.793  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5SHAG3.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5SHAG3.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        30.071  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5SHAG3.CO0
                                                          NET DELAY            0.638        30.709  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5SHAG3.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5SHAG3.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        31.186  15      
je/mult1_un10_sum0[8]                                     NET DELAY            1.041        32.227  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI78OM78/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI78OM78/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        32.704  29      
je/mult1_un10_sum[8]                                      NET DELAY            1.173        33.877  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIRH1IN8/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIRH1IN8/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        34.354  1       
je/mult1_un24_sum_1_axb_1                                 NET DELAY            0.500        34.854  1       
SLICE_2572/D0->SLICE_2572/F0              SLICE           D0_TO_F0_DELAY       0.477        35.331  1       
je/fdtbl_rom_data_2_0_dreg_ret_3_RNI3EJEOL
                                                          NET DELAY            0.500        35.831  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIG469R63.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIG469R63.fa22_inst/CO0
                                          SLICE           B0_TO_COUT0_DELAY    0.358        36.189  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIG469R63.CO0
                                                          NET DELAY            0.638        36.827  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIG469R63.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIG469R63.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        37.105  2       
je/mult1_un24_sum_1_cry_2                                 NET DELAY            0.638        37.743  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNISC7TMG1.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNISC7TMG1.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        38.021  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNISC7TMG1.CO0
                                                          NET DELAY            0.638        38.659  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNISC7TMG1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNISC7TMG1.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        38.937  2       
je/mult1_un24_sum_1_cry_4                                 NET DELAY            0.638        39.575  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIU6L2LT3.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIU6L2LT3.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        39.853  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIU6L2LT3.CO0
                                                          NET DELAY            0.638        40.491  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIU6L2LT3.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIU6L2LT3.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        40.769  2       
je/mult1_un24_sum_1_cry_6                                 NET DELAY            0.638        41.407  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIVP4EMA1.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIVP4EMA1.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        41.685  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIVP4EMA1.CO0
                                                          NET DELAY            0.638        42.323  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIVP4EMA1.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIVP4EMA1.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        42.800  16      
je/mult1_un24_sum1[8]                                     NET DELAY            1.054        43.854  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNISENK7J1_0/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNISENK7J1_0/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        44.331  30      
je/mult1_un24_sum[8]                                      NET DELAY            1.180        45.511  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIU3C7MJ1/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIU3C7MJ1/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        45.988  1       
je/mult1_un38_sum_1_axb_1                                 NET DELAY            0.500        46.488  1       
SLICE_2554/D0->SLICE_2554/F0              SLICE           D0_TO_F0_DELAY       0.477        46.965  1       
je/fdtbl_rom_data_2_0_dreg_ret_3_RNI3QF0CG3
                                                          NET DELAY            0.500        47.465  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI9J29M52.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI9J29M52.fa22_inst/CO0
                                          SLICE           B0_TO_COUT0_DELAY    0.358        47.823  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI9J29M52.CO0
                                                          NET DELAY            0.638        48.461  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI9J29M52.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI9J29M52.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        48.739  2       
je/mult1_un38_sum_1_cry_2                                 NET DELAY            0.638        49.377  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNI1JBS1Q1.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNI1JBS1Q1.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        49.655  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNI1JBS1Q1.CO0
                                                          NET DELAY            0.638        50.293  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNI1JBS1Q1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNI1JBS1Q1.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        50.571  2       
je/mult1_un38_sum_1_cry_4                                 NET DELAY            0.638        51.209  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIN8S75H2.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIN8S75H2.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        51.487  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIN8S75H2.CO0
                                                          NET DELAY            0.638        52.125  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIN8S75H2.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIN8S75H2.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        52.403  2       
je/mult1_un38_sum_1_cry_6                                 NET DELAY            0.638        53.041  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNICRQR6B3.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNICRQR6B3.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        53.319  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNICRQR6B3.CO0
                                                          NET DELAY            0.638        53.957  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNICRQR6B3.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNICRQR6B3.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        54.434  18      
je/mult1_un38_sum1[8]                                     NET DELAY            1.078        55.512  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI5T5JHI3_0/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI5T5JHI3_0/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        55.989  28      
je/mult1_un38_sum[8]                                      NET DELAY            1.166        57.155  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIT56TUI3/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIT56TUI3/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        57.632  1       
je/mult1_un52_sum_1_axb_1                                 NET DELAY            0.500        58.132  1       
SLICE_2534/D0->SLICE_2534/F0              SLICE           D0_TO_F0_DELAY       0.477        58.609  1       
je/fdtbl_rom_data_2_0_dreg_ret_3_RNIJU7KLD3
                                                          NET DELAY            0.500        59.109  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI25EGCG.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI25EGCG.fa22_inst/CO0
                                          SLICE           B0_TO_COUT0_DELAY    0.358        59.467  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI25EGCG.CO0
                                                          NET DELAY            0.638        60.105  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI25EGCG.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI25EGCG.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        60.383  2       
je/mult1_un52_sum_1_cry_2                                 NET DELAY            0.638        61.021  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNI89FHBP2.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNI89FHBP2.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        61.299  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNI89FHBP2.CO0
                                                          NET DELAY            0.638        61.937  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNI89FHBP2.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNI89FHBP2.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        62.215  2       
je/mult1_un52_sum_1_cry_4                                 NET DELAY            0.638        62.853  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI422RRG2.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI422RRG2.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        63.131  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI422RRG2.CO0
                                                          NET DELAY            0.638        63.769  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI422RRG2.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI422RRG2.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        64.047  2       
je/mult1_un52_sum_1_cry_6                                 NET DELAY            0.638        64.685  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNINNABH21.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNINNABH21.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        64.963  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNINNABH21.CO0
                                                          NET DELAY            0.638        65.601  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNINNABH21.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNINNABH21.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        66.078  12      
je/mult1_un52_sum1[8]                                     NET DELAY            0.996        67.074  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI48FN512_0/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI48FN512_0/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        67.551  1       
je/mult1_un52_sum[8]                                      NET DELAY            0.500        68.051  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1192    
pclk_c                                                    NET DELAY             1.530         2.040  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
Path End         : je/QNT_DU_ret_3_Z.ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 64
Delay Ratio      : 65.3% (route), 34.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -24.543 ns  (Failed)

  Destination Clock Arrival Time (pclk:R#2)    41.666
+ Destination Clock Source Latency              0.000
- Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  2.040
- Setup Time                                    0.199
-------------------------------------------   -------
End-of-path required time( ns )                43.507

  Source Clock Arrival Time (pclk:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 2.040
+ Data Path Delay                        66.011
--------------------------------------   ------
End-of-path arrival time( ns )           68.051

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1192    
pclk_c                                                    NET DELAY             1.530         2.040  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RCLK->je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
                                          EBR             RCLK_TO_RDATA_DELAY  1.179         3.219  3       
je/dctdu_ram_do[0]                                        NET DELAY            0.719         3.938  1       
je/dctdu_ram_do_sbtinv[0]/A->je/dctdu_ram_do_sbtinv[0]/Z
                                          SLICE           A0_TO_F0_DELAY       0.477         4.415  1       
je/dctdu_ram_do_i[0]                                      NET DELAY            0.500         4.915  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/B0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO0
                                          SLICE           B0_TO_COUT0_DELAY    0.358         5.273  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.CO0
                                                          NET DELAY            0.638         5.911  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.189  2       
je/mult1_inf_abs1_a_0_cry_1                               NET DELAY            0.638         6.827  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.105  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.CO0
                                                          NET DELAY            0.638         7.743  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.021  2       
je/mult1_inf_abs1_a_0_cry_3                               NET DELAY            0.638         8.659  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.937  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.CO0
                                                          NET DELAY            0.638         9.575  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         9.853  2       
je/mult1_inf_abs1_a_0_cry_5                               NET DELAY            0.638        10.491  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.769  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.CO0
                                                          NET DELAY            0.638        11.407  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.685  2       
je/mult1_inf_abs1_a_0_cry_7                               NET DELAY            0.638        12.323  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        12.601  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.CO0
                                                          NET DELAY            0.638        13.239  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.517  2       
je/mult1_inf_abs1_a_0_cry_9                               NET DELAY            0.638        14.155  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        14.433  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.CO0
                                                          NET DELAY            0.638        15.071  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.349  2       
je/mult1_inf_abs1_a_0_cry_11                              NET DELAY            0.638        15.987  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.265  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.CO0
                                                          NET DELAY            0.638        16.903  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        17.181  2       
je/mult1_inf_abs1_a_0_cry_13                              NET DELAY            0.638        17.819  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.097  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.CO0
                                                          NET DELAY            0.638        18.735  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.013  2       
je/mult1_inf_abs1_a_0_cry_15                              NET DELAY            0.638        19.651  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        19.929  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.CO0
                                                          NET DELAY            0.638        20.567  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/D1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        21.044  9       
je/mult1_inf_abs1_a_0[17]                                 NET DELAY            0.939        21.983  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1[17]/B->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1[17]/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        22.460  3       
je/mult1_inf_abs1[17]                                     NET DELAY            0.719        23.179  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_4_RNICLDD8/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_4_RNICLDD8/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        23.656  1       
je/mult1_un10_sum_0_axb_2                                 NET DELAY            0.500        24.156  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIPD1P8/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIPD1P8/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        24.633  1       
je/fdtbl_rom_data_2_0_dreg_ret_22_RNIPD1P8
                                                          NET DELAY            0.500        25.133  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI9NEOQ.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI9NEOQ.fa22_inst/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        25.491  2       
je/mult1_un10_sum_0_cry_2                                 NET DELAY            0.638        26.129  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        26.407  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.CO0
                                                          NET DELAY            0.638        27.045  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        27.323  2       
je/mult1_un10_sum_0_cry_4                                 NET DELAY            0.638        27.961  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        28.239  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.CO0
                                                          NET DELAY            0.638        28.877  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        29.155  2       
je/mult1_un10_sum_0_cry_6                                 NET DELAY            0.638        29.793  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5SHAG3.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5SHAG3.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        30.071  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5SHAG3.CO0
                                                          NET DELAY            0.638        30.709  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5SHAG3.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5SHAG3.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        31.186  15      
je/mult1_un10_sum0[8]                                     NET DELAY            1.041        32.227  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI78OM78/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI78OM78/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        32.704  29      
je/mult1_un10_sum[8]                                      NET DELAY            1.173        33.877  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIRH1IN8/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIRH1IN8/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        34.354  1       
je/mult1_un24_sum_1_axb_1                                 NET DELAY            0.500        34.854  1       
SLICE_2572/D0->SLICE_2572/F0              SLICE           D0_TO_F0_DELAY       0.477        35.331  1       
je/fdtbl_rom_data_2_0_dreg_ret_3_RNI3EJEOL
                                                          NET DELAY            0.500        35.831  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIG469R63.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIG469R63.fa22_inst/CO0
                                          SLICE           B0_TO_COUT0_DELAY    0.358        36.189  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIG469R63.CO0
                                                          NET DELAY            0.638        36.827  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIG469R63.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIG469R63.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        37.105  2       
je/mult1_un24_sum_1_cry_2                                 NET DELAY            0.638        37.743  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNISC7TMG1.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNISC7TMG1.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        38.021  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNISC7TMG1.CO0
                                                          NET DELAY            0.638        38.659  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNISC7TMG1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNISC7TMG1.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        38.937  2       
je/mult1_un24_sum_1_cry_4                                 NET DELAY            0.638        39.575  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIU6L2LT3.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIU6L2LT3.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        39.853  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIU6L2LT3.CO0
                                                          NET DELAY            0.638        40.491  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIU6L2LT3.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIU6L2LT3.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        40.769  2       
je/mult1_un24_sum_1_cry_6                                 NET DELAY            0.638        41.407  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIVP4EMA1.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIVP4EMA1.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        41.685  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIVP4EMA1.CO0
                                                          NET DELAY            0.638        42.323  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIVP4EMA1.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIVP4EMA1.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        42.800  16      
je/mult1_un24_sum1[8]                                     NET DELAY            1.054        43.854  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNISENK7J1_0/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNISENK7J1_0/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        44.331  30      
je/mult1_un24_sum[8]                                      NET DELAY            1.180        45.511  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIU3C7MJ1/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIU3C7MJ1/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        45.988  1       
je/mult1_un38_sum_1_axb_1                                 NET DELAY            0.500        46.488  1       
SLICE_2554/D0->SLICE_2554/F0              SLICE           D0_TO_F0_DELAY       0.477        46.965  1       
je/fdtbl_rom_data_2_0_dreg_ret_3_RNI3QF0CG3
                                                          NET DELAY            0.500        47.465  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI9J29M52.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI9J29M52.fa22_inst/CO0
                                          SLICE           B0_TO_COUT0_DELAY    0.358        47.823  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI9J29M52.CO0
                                                          NET DELAY            0.638        48.461  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI9J29M52.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI9J29M52.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        48.739  2       
je/mult1_un38_sum_1_cry_2                                 NET DELAY            0.638        49.377  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNI1JBS1Q1.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNI1JBS1Q1.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        49.655  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNI1JBS1Q1.CO0
                                                          NET DELAY            0.638        50.293  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNI1JBS1Q1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNI1JBS1Q1.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        50.571  2       
je/mult1_un38_sum_1_cry_4                                 NET DELAY            0.638        51.209  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIN8S75H2.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIN8S75H2.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        51.487  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIN8S75H2.CO0
                                                          NET DELAY            0.638        52.125  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIN8S75H2.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIN8S75H2.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        52.403  2       
je/mult1_un38_sum_1_cry_6                                 NET DELAY            0.638        53.041  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNICRQR6B3.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNICRQR6B3.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        53.319  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNICRQR6B3.CO0
                                                          NET DELAY            0.638        53.957  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNICRQR6B3.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNICRQR6B3.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        54.434  18      
je/mult1_un38_sum1[8]                                     NET DELAY            1.078        55.512  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI5T5JHI3_0/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI5T5JHI3_0/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        55.989  28      
je/mult1_un38_sum[8]                                      NET DELAY            1.166        57.155  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIT56TUI3/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIT56TUI3/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        57.632  1       
je/mult1_un52_sum_1_axb_1                                 NET DELAY            0.500        58.132  1       
SLICE_2534/D0->SLICE_2534/F0              SLICE           D0_TO_F0_DELAY       0.477        58.609  1       
je/fdtbl_rom_data_2_0_dreg_ret_3_RNIJU7KLD3
                                                          NET DELAY            0.500        59.109  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI25EGCG.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI25EGCG.fa22_inst/CO0
                                          SLICE           B0_TO_COUT0_DELAY    0.358        59.467  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI25EGCG.CO0
                                                          NET DELAY            0.638        60.105  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI25EGCG.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI25EGCG.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        60.383  2       
je/mult1_un52_sum_1_cry_2                                 NET DELAY            0.638        61.021  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNI89FHBP2.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNI89FHBP2.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        61.299  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNI89FHBP2.CO0
                                                          NET DELAY            0.638        61.937  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNI89FHBP2.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_8_RNI89FHBP2.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        62.215  2       
je/mult1_un52_sum_1_cry_4                                 NET DELAY            0.638        62.853  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI422RRG2.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI422RRG2.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        63.131  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI422RRG2.CO0
                                                          NET DELAY            0.638        63.769  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI422RRG2.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI422RRG2.fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        64.047  2       
je/mult1_un52_sum_1_cry_6                                 NET DELAY            0.638        64.685  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNINNABH21.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNINNABH21.fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        64.963  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNINNABH21.CO0
                                                          NET DELAY            0.638        65.601  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNINNABH21.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNINNABH21.fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        66.078  12      
je/mult1_un52_sum1[8]                                     NET DELAY            0.996        67.074  1       
SLICE_687/C0->SLICE_687/F0                SLICE           C0_TO_F0_DELAY       0.477        67.551  1       
je/mult1_un52_sum[8]$n22                                  NET DELAY            0.500        68.051  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1192    
pclk_c                                                    NET DELAY             1.530         2.040  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_SetupDetailedConstraint_2"></A><A href=#Timing_rpt_SetupSummaryConstraint_2>4.1.2  Setup path details for constraint: create_clock -name {u_HSOSC.osc_inst/CLKHF} -period 41.6667 [get_pins {u_HSOSC.osc_inst/CLKHF }] </A>
----------------------------------------------------------------------
298 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HFOSC
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 41.6667 ns
Period margin    : 20.8367 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/LUT/address_Z[0].ff_inst/Q
Path End         : u_OV7670_Controller/LUT/address_Z[7].ff_inst/D
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 9
Delay Ratio      : 61.5% (route), 38.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 31.346 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#2)    41.666
+ Destination Clock Source Latency                                0.000
- Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    1.502
- Setup Time                                                      0.199
-------------------------------------------------------------   -------
End-of-path required time( ns )                                  42.969

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)    0.000
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   1.502
+ Data Path Delay                                          10.121
--------------------------------------------------------   ------
End-of-path arrival time( ns )                             11.623

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY  0.000         0.000  139     
clk_24m                                                   NET DELAY      1.502         1.502  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
u_OV7670_Controller/LUT/address_Z[0].ff_inst/CK->u_OV7670_Controller/LUT/address_Z[0].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         2.893  45      
u_OV7670_Controller/LUT/address[0]                        NET DELAY            1.261         4.154  1       
u_OV7670_Controller/LUT/address_cry_0[0].fa22_inst/B1->u_OV7670_Controller/LUT/address_cry_0[0].fa22_inst/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358         4.512  2       
u_OV7670_Controller/LUT/address_cry[0]                    NET DELAY            0.638         5.150  1       
u_OV7670_Controller/LUT/address_cry_0[1].fa22_inst/CI0->u_OV7670_Controller/LUT/address_cry_0[1].fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         5.428  2       
u_OV7670_Controller/LUT/address_cry_0[1].CO0
                                                          NET DELAY            0.638         6.066  1       
u_OV7670_Controller/LUT/address_cry_0[1].fa22_inst/CI1->u_OV7670_Controller/LUT/address_cry_0[1].fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.344  2       
u_OV7670_Controller/LUT/address_cry[2]                    NET DELAY            0.638         6.982  1       
u_OV7670_Controller/LUT/address_cry_0[3].fa22_inst/CI0->u_OV7670_Controller/LUT/address_cry_0[3].fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.260  2       
u_OV7670_Controller/LUT/address_cry_0[3].CO0
                                                          NET DELAY            0.638         7.898  1       
u_OV7670_Controller/LUT/address_cry_0[3].fa22_inst/CI1->u_OV7670_Controller/LUT/address_cry_0[3].fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.176  2       
u_OV7670_Controller/LUT/address_cry[4]                    NET DELAY            0.638         8.814  1       
u_OV7670_Controller/LUT/address_cry_0[5].fa22_inst/CI0->u_OV7670_Controller/LUT/address_cry_0[5].fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         9.092  2       
u_OV7670_Controller/LUT/address_cry_0[5].CO0
                                                          NET DELAY            0.638         9.730  1       
u_OV7670_Controller/LUT/address_cry_0[5].fa22_inst/CI1->u_OV7670_Controller/LUT/address_cry_0[5].fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.008  2       
u_OV7670_Controller/LUT/address_cry[6]                    NET DELAY            0.638        10.646  1       
u_OV7670_Controller/LUT/address_s_0[7].fa22_inst/D0->u_OV7670_Controller/LUT/address_s_0[7].fa22_inst/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        11.123  1       
u_OV7670_Controller/LUT/address_s[7]                      NET DELAY            0.500        11.623  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY  0.000         0.000  139     
clk_24m                                                   NET DELAY      1.502         1.502  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/LUT/address_Z[0].ff_inst/Q
Path End         : u_OV7670_Controller/LUT/address_Z[6].ff_inst/D
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 8
Delay Ratio      : 60.7% (route), 39.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 32.262 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#2)    41.666
+ Destination Clock Source Latency                                0.000
- Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    1.502
- Setup Time                                                      0.199
-------------------------------------------------------------   -------
End-of-path required time( ns )                                  42.969

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)    0.000
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   1.502
+ Data Path Delay                                           9.205
--------------------------------------------------------   ------
End-of-path arrival time( ns )                             10.707

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY  0.000         0.000  139     
clk_24m                                                   NET DELAY      1.502         1.502  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
u_OV7670_Controller/LUT/address_Z[0].ff_inst/CK->u_OV7670_Controller/LUT/address_Z[0].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         2.893  45      
u_OV7670_Controller/LUT/address[0]                        NET DELAY            1.261         4.154  1       
u_OV7670_Controller/LUT/address_cry_0[0].fa22_inst/B1->u_OV7670_Controller/LUT/address_cry_0[0].fa22_inst/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358         4.512  2       
u_OV7670_Controller/LUT/address_cry[0]                    NET DELAY            0.638         5.150  1       
u_OV7670_Controller/LUT/address_cry_0[1].fa22_inst/CI0->u_OV7670_Controller/LUT/address_cry_0[1].fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         5.428  2       
u_OV7670_Controller/LUT/address_cry_0[1].CO0
                                                          NET DELAY            0.638         6.066  1       
u_OV7670_Controller/LUT/address_cry_0[1].fa22_inst/CI1->u_OV7670_Controller/LUT/address_cry_0[1].fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.344  2       
u_OV7670_Controller/LUT/address_cry[2]                    NET DELAY            0.638         6.982  1       
u_OV7670_Controller/LUT/address_cry_0[3].fa22_inst/CI0->u_OV7670_Controller/LUT/address_cry_0[3].fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.260  2       
u_OV7670_Controller/LUT/address_cry_0[3].CO0
                                                          NET DELAY            0.638         7.898  1       
u_OV7670_Controller/LUT/address_cry_0[3].fa22_inst/CI1->u_OV7670_Controller/LUT/address_cry_0[3].fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.176  2       
u_OV7670_Controller/LUT/address_cry[4]                    NET DELAY            0.638         8.814  1       
u_OV7670_Controller/LUT/address_cry_0[5].fa22_inst/CI0->u_OV7670_Controller/LUT/address_cry_0[5].fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         9.092  2       
u_OV7670_Controller/LUT/address_cry_0[5].CO0
                                                          NET DELAY            0.638         9.730  1       
u_OV7670_Controller/LUT/address_cry_0[5].fa22_inst/D1->u_OV7670_Controller/LUT/address_cry_0[5].fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        10.207  1       
u_OV7670_Controller/LUT/address_s[6]                      NET DELAY            0.500        10.707  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY  0.000         0.000  139     
clk_24m                                                   NET DELAY      1.502         1.502  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/LUT/address_Z[0].ff_inst/Q
Path End         : u_OV7670_Controller/LUT/address_Z[5].ff_inst/D
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 7
Delay Ratio      : 59.7% (route), 40.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 33.178 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#2)    41.666
+ Destination Clock Source Latency                                0.000
- Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    1.502
- Setup Time                                                      0.199
-------------------------------------------------------------   -------
End-of-path required time( ns )                                  42.969

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  1.502
+ Data Path Delay                                          8.289
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             9.791

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY  0.000         0.000  139     
clk_24m                                                   NET DELAY      1.502         1.502  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
u_OV7670_Controller/LUT/address_Z[0].ff_inst/CK->u_OV7670_Controller/LUT/address_Z[0].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         2.893  45      
u_OV7670_Controller/LUT/address[0]                        NET DELAY            1.261         4.154  1       
u_OV7670_Controller/LUT/address_cry_0[0].fa22_inst/B1->u_OV7670_Controller/LUT/address_cry_0[0].fa22_inst/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358         4.512  2       
u_OV7670_Controller/LUT/address_cry[0]                    NET DELAY            0.638         5.150  1       
u_OV7670_Controller/LUT/address_cry_0[1].fa22_inst/CI0->u_OV7670_Controller/LUT/address_cry_0[1].fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         5.428  2       
u_OV7670_Controller/LUT/address_cry_0[1].CO0
                                                          NET DELAY            0.638         6.066  1       
u_OV7670_Controller/LUT/address_cry_0[1].fa22_inst/CI1->u_OV7670_Controller/LUT/address_cry_0[1].fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.344  2       
u_OV7670_Controller/LUT/address_cry[2]                    NET DELAY            0.638         6.982  1       
u_OV7670_Controller/LUT/address_cry_0[3].fa22_inst/CI0->u_OV7670_Controller/LUT/address_cry_0[3].fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.260  2       
u_OV7670_Controller/LUT/address_cry_0[3].CO0
                                                          NET DELAY            0.638         7.898  1       
u_OV7670_Controller/LUT/address_cry_0[3].fa22_inst/CI1->u_OV7670_Controller/LUT/address_cry_0[3].fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.176  2       
u_OV7670_Controller/LUT/address_cry[4]                    NET DELAY            0.638         8.814  1       
u_OV7670_Controller/LUT/address_cry_0[5].fa22_inst/D0->u_OV7670_Controller/LUT/address_cry_0[5].fa22_inst/S0
                                          SLICE           D0_TO_F0_DELAY       0.477         9.291  1       
u_OV7670_Controller/LUT/address_s[5]                      NET DELAY            0.500         9.791  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY  0.000         0.000  139     
clk_24m                                                   NET DELAY      1.502         1.502  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/LUT/address_Z[0].ff_inst/Q
Path End         : u_OV7670_Controller/LUT/address_Z[3].ff_inst/D
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 6
Delay Ratio      : 57.0% (route), 43.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 33.895 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#2)    41.666
+ Destination Clock Source Latency                                0.000
- Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    1.502
- Setup Time                                                      0.199
-------------------------------------------------------------   -------
End-of-path required time( ns )                                  42.969

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  1.502
+ Data Path Delay                                          7.572
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             9.074

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY  0.000         0.000  139     
clk_24m                                                   NET DELAY      1.502         1.502  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
u_OV7670_Controller/LUT/address_Z[0].ff_inst/CK->u_OV7670_Controller/LUT/address_Z[0].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         2.893  45      
u_OV7670_Controller/LUT/address[0]                        NET DELAY            1.261         4.154  1       
u_OV7670_Controller/LUT/address_cry_0[0].fa22_inst/B1->u_OV7670_Controller/LUT/address_cry_0[0].fa22_inst/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358         4.512  2       
u_OV7670_Controller/LUT/address_cry[0]                    NET DELAY            0.638         5.150  1       
u_OV7670_Controller/LUT/address_cry_0[1].fa22_inst/CI0->u_OV7670_Controller/LUT/address_cry_0[1].fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         5.428  2       
u_OV7670_Controller/LUT/address_cry_0[1].CO0
                                                          NET DELAY            0.638         6.066  1       
u_OV7670_Controller/LUT/address_cry_0[1].fa22_inst/CI1->u_OV7670_Controller/LUT/address_cry_0[1].fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.344  2       
u_OV7670_Controller/LUT/address_cry[2]                    NET DELAY            0.638         6.982  1       
u_OV7670_Controller/LUT/address_cry_0[3].fa22_inst/D0->u_OV7670_Controller/LUT/address_cry_0[3].fa22_inst/S0
                                          SLICE           D0_TO_F0_DELAY       0.477         7.459  2       
u_OV7670_Controller/LUT/address_s[3]                      NET DELAY            0.638         8.097  1       
SLICE_1637/A0->SLICE_1637/F0              SLICE           A0_TO_F0_DELAY       0.477         8.574  1       
u_OV7670_Controller/LUT/address_s[3]/sig_222/FeedThruLUT
                                                          NET DELAY            0.500         9.074  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY  0.000         0.000  139     
clk_24m                                                   NET DELAY      1.502         1.502  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/LUT/address_Z[0].ff_inst/Q
Path End         : u_OV7670_Controller/LUT/sreg_3_15_0_.address_ret_Z.ff_inst/D
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 6
Delay Ratio      : 57.0% (route), 43.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 33.895 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#2)    41.666
+ Destination Clock Source Latency                                0.000
- Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    1.502
- Setup Time                                                      0.199
-------------------------------------------------------------   -------
End-of-path required time( ns )                                  42.969

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  1.502
+ Data Path Delay                                          7.572
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             9.074

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY  0.000         0.000  139     
clk_24m                                                   NET DELAY      1.502         1.502  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
u_OV7670_Controller/LUT/address_Z[0].ff_inst/CK->u_OV7670_Controller/LUT/address_Z[0].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         2.893  45      
u_OV7670_Controller/LUT/address[0]                        NET DELAY            1.261         4.154  1       
u_OV7670_Controller/LUT/address_cry_0[0].fa22_inst/B1->u_OV7670_Controller/LUT/address_cry_0[0].fa22_inst/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358         4.512  2       
u_OV7670_Controller/LUT/address_cry[0]                    NET DELAY            0.638         5.150  1       
u_OV7670_Controller/LUT/address_cry_0[1].fa22_inst/CI0->u_OV7670_Controller/LUT/address_cry_0[1].fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         5.428  2       
u_OV7670_Controller/LUT/address_cry_0[1].CO0
                                                          NET DELAY            0.638         6.066  1       
u_OV7670_Controller/LUT/address_cry_0[1].fa22_inst/CI1->u_OV7670_Controller/LUT/address_cry_0[1].fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.344  2       
u_OV7670_Controller/LUT/address_cry[2]                    NET DELAY            0.638         6.982  1       
u_OV7670_Controller/LUT/address_cry_0[3].fa22_inst/D0->u_OV7670_Controller/LUT/address_cry_0[3].fa22_inst/S0
                                          SLICE           D0_TO_F0_DELAY       0.477         7.459  2       
u_OV7670_Controller/LUT/address_s[3]                      NET DELAY            0.638         8.097  1       
u_OV7670_Controller/LUT/sreg_3_15_0_.address_ret_RNO/B->u_OV7670_Controller/LUT/sreg_3_15_0_.address_ret_RNO/Z
                                          SLICE           B0_TO_F0_DELAY       0.477         8.574  1       
u_OV7670_Controller/LUT/N_2_reti                          NET DELAY            0.500         9.074  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY  0.000         0.000  139     
clk_24m                                                   NET DELAY      1.502         1.502  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/LUT/address_Z[0].ff_inst/Q
Path End         : u_OV7670_Controller/LUT/address_Z[4].ff_inst/D
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 6
Delay Ratio      : 58.5% (route), 41.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 34.094 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#2)    41.666
+ Destination Clock Source Latency                                0.000
- Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    1.502
- Setup Time                                                      0.199
-------------------------------------------------------------   -------
End-of-path required time( ns )                                  42.969

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  1.502
+ Data Path Delay                                          7.373
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             8.875

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY  0.000         0.000  139     
clk_24m                                                   NET DELAY      1.502         1.502  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
u_OV7670_Controller/LUT/address_Z[0].ff_inst/CK->u_OV7670_Controller/LUT/address_Z[0].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         2.893  45      
u_OV7670_Controller/LUT/address[0]                        NET DELAY            1.261         4.154  1       
u_OV7670_Controller/LUT/address_cry_0[0].fa22_inst/B1->u_OV7670_Controller/LUT/address_cry_0[0].fa22_inst/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358         4.512  2       
u_OV7670_Controller/LUT/address_cry[0]                    NET DELAY            0.638         5.150  1       
u_OV7670_Controller/LUT/address_cry_0[1].fa22_inst/CI0->u_OV7670_Controller/LUT/address_cry_0[1].fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         5.428  2       
u_OV7670_Controller/LUT/address_cry_0[1].CO0
                                                          NET DELAY            0.638         6.066  1       
u_OV7670_Controller/LUT/address_cry_0[1].fa22_inst/CI1->u_OV7670_Controller/LUT/address_cry_0[1].fa22_inst/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.344  2       
u_OV7670_Controller/LUT/address_cry[2]                    NET DELAY            0.638         6.982  1       
u_OV7670_Controller/LUT/address_cry_0[3].fa22_inst/CI0->u_OV7670_Controller/LUT/address_cry_0[3].fa22_inst/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.260  2       
u_OV7670_Controller/LUT/address_cry_0[3].CO0
                                                          NET DELAY            0.638         7.898  1       
u_OV7670_Controller/LUT/address_cry_0[3].fa22_inst/D1->u_OV7670_Controller/LUT/address_cry_0[3].fa22_inst/S1
                                          SLICE           D1_TO_F1_DELAY       0.477         8.375  1       
u_OV7670_Controller/LUT/address_s[4]                      NET DELAY            0.500         8.875  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY  0.000         0.000  139     
clk_24m                                                   NET DELAY      1.502         1.502  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/divider_Z[0].ff_inst/Q
Path End         : u_OV7670_Controller/I2C/busy_sr_ess_Z[30].ff_inst/SP
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 4
Delay Ratio      : 60.5% (route), 39.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 34.320 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#2)    41.666
+ Destination Clock Source Latency                                0.000
- Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    1.502
- Setup Time                                                      0.199
-------------------------------------------------------------   -------
End-of-path required time( ns )                                  42.969

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  1.502
+ Data Path Delay                                          7.147
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             8.649

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY  0.000         0.000  139     
clk_24m                                                   NET DELAY      1.502         1.502  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
u_OV7670_Controller/I2C/divider_Z[0].ff_inst/CK->u_OV7670_Controller/I2C/divider_Z[0].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         2.893  38      
u_OV7670_Controller/I2C/divider[0]                        NET DELAY        1.227         4.120  1       
u_OV7670_Controller/I2C/divider_RNIIDP71[1]/A->u_OV7670_Controller/I2C/divider_RNIIDP71[1]/Z
                                          SLICE           A0_TO_F0_DELAY   0.477         4.597  3       
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1_6
                                                          NET DELAY        0.719         5.316  1       
u_OV7670_Controller/I2C/busy_sr_RNIGDS74[31]/C->u_OV7670_Controller/I2C/busy_sr_RNIGDS74[31]/Z
                                          SLICE           C0_TO_F0_DELAY   0.477         5.793  33      
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1
                                                          NET DELAY        1.199         6.992  1       
u_OV7670_Controller/I2C/divider_RNI1BHS7[1]/B->u_OV7670_Controller/I2C/divider_RNI1BHS7[1]/Z
                                          SLICE           B0_TO_F0_DELAY   0.477         7.469  30      
u_OV7670_Controller/I2C/un1_N_8_0                         NET DELAY        1.180         8.649  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY  0.000         0.000  139     
clk_24m                                                   NET DELAY      1.502         1.502  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/divider_Z[0].ff_inst/Q
Path End         : u_OV7670_Controller/I2C/busy_sr_ess_Z[29].ff_inst/SP
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 4
Delay Ratio      : 60.5% (route), 39.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 34.320 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#2)    41.666
+ Destination Clock Source Latency                                0.000
- Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    1.502
- Setup Time                                                      0.199
-------------------------------------------------------------   -------
End-of-path required time( ns )                                  42.969

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  1.502
+ Data Path Delay                                          7.147
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             8.649

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY  0.000         0.000  139     
clk_24m                                                   NET DELAY      1.502         1.502  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
u_OV7670_Controller/I2C/divider_Z[0].ff_inst/CK->u_OV7670_Controller/I2C/divider_Z[0].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         2.893  38      
u_OV7670_Controller/I2C/divider[0]                        NET DELAY        1.227         4.120  1       
u_OV7670_Controller/I2C/divider_RNIIDP71[1]/A->u_OV7670_Controller/I2C/divider_RNIIDP71[1]/Z
                                          SLICE           A0_TO_F0_DELAY   0.477         4.597  3       
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1_6
                                                          NET DELAY        0.719         5.316  1       
u_OV7670_Controller/I2C/busy_sr_RNIGDS74[31]/C->u_OV7670_Controller/I2C/busy_sr_RNIGDS74[31]/Z
                                          SLICE           C0_TO_F0_DELAY   0.477         5.793  33      
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1
                                                          NET DELAY        1.199         6.992  1       
u_OV7670_Controller/I2C/divider_RNI1BHS7[1]/B->u_OV7670_Controller/I2C/divider_RNI1BHS7[1]/Z
                                          SLICE           B0_TO_F0_DELAY   0.477         7.469  30      
u_OV7670_Controller/I2C/un1_N_8_0                         NET DELAY        1.180         8.649  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY  0.000         0.000  139     
clk_24m                                                   NET DELAY      1.502         1.502  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/divider_Z[0].ff_inst/Q
Path End         : u_OV7670_Controller/I2C/busy_sr_ess_Z[28].ff_inst/SP
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 4
Delay Ratio      : 60.5% (route), 39.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 34.320 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#2)    41.666
+ Destination Clock Source Latency                                0.000
- Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    1.502
- Setup Time                                                      0.199
-------------------------------------------------------------   -------
End-of-path required time( ns )                                  42.969

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  1.502
+ Data Path Delay                                          7.147
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             8.649

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY  0.000         0.000  139     
clk_24m                                                   NET DELAY      1.502         1.502  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
u_OV7670_Controller/I2C/divider_Z[0].ff_inst/CK->u_OV7670_Controller/I2C/divider_Z[0].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         2.893  38      
u_OV7670_Controller/I2C/divider[0]                        NET DELAY        1.227         4.120  1       
u_OV7670_Controller/I2C/divider_RNIIDP71[1]/A->u_OV7670_Controller/I2C/divider_RNIIDP71[1]/Z
                                          SLICE           A0_TO_F0_DELAY   0.477         4.597  3       
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1_6
                                                          NET DELAY        0.719         5.316  1       
u_OV7670_Controller/I2C/busy_sr_RNIGDS74[31]/C->u_OV7670_Controller/I2C/busy_sr_RNIGDS74[31]/Z
                                          SLICE           C0_TO_F0_DELAY   0.477         5.793  33      
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1
                                                          NET DELAY        1.199         6.992  1       
u_OV7670_Controller/I2C/divider_RNI1BHS7[1]/B->u_OV7670_Controller/I2C/divider_RNI1BHS7[1]/Z
                                          SLICE           B0_TO_F0_DELAY   0.477         7.469  30      
u_OV7670_Controller/I2C/un1_N_8_0                         NET DELAY        1.180         8.649  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY  0.000         0.000  139     
clk_24m                                                   NET DELAY      1.502         1.502  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/divider_Z[0].ff_inst/Q
Path End         : u_OV7670_Controller/I2C/busy_sr_ess_Z[27].ff_inst/SP
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 4
Delay Ratio      : 60.5% (route), 39.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 34.320 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#2)    41.666
+ Destination Clock Source Latency                                0.000
- Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    1.502
- Setup Time                                                      0.199
-------------------------------------------------------------   -------
End-of-path required time( ns )                                  42.969

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  1.502
+ Data Path Delay                                          7.147
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             8.649

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY  0.000         0.000  139     
clk_24m                                                   NET DELAY      1.502         1.502  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
u_OV7670_Controller/I2C/divider_Z[0].ff_inst/CK->u_OV7670_Controller/I2C/divider_Z[0].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         2.893  38      
u_OV7670_Controller/I2C/divider[0]                        NET DELAY        1.227         4.120  1       
u_OV7670_Controller/I2C/divider_RNIIDP71[1]/A->u_OV7670_Controller/I2C/divider_RNIIDP71[1]/Z
                                          SLICE           A0_TO_F0_DELAY   0.477         4.597  3       
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1_6
                                                          NET DELAY        0.719         5.316  1       
u_OV7670_Controller/I2C/busy_sr_RNIGDS74[31]/C->u_OV7670_Controller/I2C/busy_sr_RNIGDS74[31]/Z
                                          SLICE           C0_TO_F0_DELAY   0.477         5.793  33      
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1
                                                          NET DELAY        1.199         6.992  1       
u_OV7670_Controller/I2C/divider_RNI1BHS7[1]/B->u_OV7670_Controller/I2C/divider_RNI1BHS7[1]/Z
                                          SLICE           B0_TO_F0_DELAY   0.477         7.469  30      
u_OV7670_Controller/I2C/un1_N_8_0                         NET DELAY        1.180         8.649  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY  0.000         0.000  139     
clk_24m                                                   NET DELAY      1.502         1.502  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedReport"></A><B><U><big>4.2  Hold Detailed Report</big></U></B>
<A name="Timing_rpt_HoldDetailedConstraint_1"></A><A href=#Timing_rpt_HoldSummaryConstraint_1>4.2.1  Hold path details for constraint: create_clock -name {pclk} -period 41.6666666666667 [get_ports pclk]</A>
----------------------------------------------------------------------
2383 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : yty/yuv_fifo/fifo_fifo_0_0_cZ.ebr_inst/RDATA0
Path End         : je/ram_rom/du_ram_du_ram_0_0.ebr_inst/WDATA0
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 1
Delay Ratio      : 29.8% (route), 70.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.613 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  2.040
+ Hold Time                                    -0.066
-------------------------------------------   -------
End-of-path required time( ns )                 2.106

  Source Clock Arrival Time (pclk:R#1)   0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.040
+ Data Path Delay                        1.679
--------------------------------------   -----
End-of-path arrival time( ns )           3.719

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1192    
pclk_c                                                    NET DELAY             1.530         2.040  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
yty/yuv_fifo/fifo_fifo_0_0_cZ.ebr_inst/RCLK->yty/yuv_fifo/fifo_fifo_0_0_cZ.ebr_inst/RDATA0
                                          EBR             RCLK_TO_RDATA_DELAY  1.179         3.219  1       
yty_data[0]                                               NET DELAY            0.500         3.719  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1192    
pclk_c                                                    NET DELAY             1.530         2.040  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : yty/yuv_fifo/fifo_fifo_0_0_cZ.ebr_inst/RDATA2
Path End         : je/ram_rom/du_ram_du_ram_0_0.ebr_inst/WDATA1
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 1
Delay Ratio      : 29.8% (route), 70.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.613 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  2.040
+ Hold Time                                    -0.066
-------------------------------------------   -------
End-of-path required time( ns )                 2.106

  Source Clock Arrival Time (pclk:R#1)   0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.040
+ Data Path Delay                        1.679
--------------------------------------   -----
End-of-path arrival time( ns )           3.719

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1192    
pclk_c                                                    NET DELAY             1.530         2.040  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
yty/yuv_fifo/fifo_fifo_0_0_cZ.ebr_inst/RCLK->yty/yuv_fifo/fifo_fifo_0_0_cZ.ebr_inst/RDATA2
                                          EBR             RCLK_TO_RDATA_DELAY  1.179         3.219  1       
yty_data[1]                                               NET DELAY            0.500         3.719  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1192    
pclk_c                                                    NET DELAY             1.530         2.040  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : yty/yuv_fifo/fifo_fifo_0_0_cZ.ebr_inst/RDATA4
Path End         : je/ram_rom/du_ram_du_ram_0_0.ebr_inst/WDATA2
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 1
Delay Ratio      : 29.8% (route), 70.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.613 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  2.040
+ Hold Time                                    -0.066
-------------------------------------------   -------
End-of-path required time( ns )                 2.106

  Source Clock Arrival Time (pclk:R#1)   0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.040
+ Data Path Delay                        1.679
--------------------------------------   -----
End-of-path arrival time( ns )           3.719

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1192    
pclk_c                                                    NET DELAY             1.530         2.040  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
yty/yuv_fifo/fifo_fifo_0_0_cZ.ebr_inst/RCLK->yty/yuv_fifo/fifo_fifo_0_0_cZ.ebr_inst/RDATA4
                                          EBR             RCLK_TO_RDATA_DELAY  1.179         3.219  1       
yty_data[2]                                               NET DELAY            0.500         3.719  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1192    
pclk_c                                                    NET DELAY             1.530         2.040  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : yty/yuv_fifo/fifo_fifo_0_0_cZ.ebr_inst/RDATA6
Path End         : je/ram_rom/du_ram_du_ram_0_0.ebr_inst/WDATA3
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 1
Delay Ratio      : 29.8% (route), 70.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.613 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  2.040
+ Hold Time                                    -0.066
-------------------------------------------   -------
End-of-path required time( ns )                 2.106

  Source Clock Arrival Time (pclk:R#1)   0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.040
+ Data Path Delay                        1.679
--------------------------------------   -----
End-of-path arrival time( ns )           3.719

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1192    
pclk_c                                                    NET DELAY             1.530         2.040  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
yty/yuv_fifo/fifo_fifo_0_0_cZ.ebr_inst/RCLK->yty/yuv_fifo/fifo_fifo_0_0_cZ.ebr_inst/RDATA6
                                          EBR             RCLK_TO_RDATA_DELAY  1.179         3.219  1       
yty_data[3]                                               NET DELAY            0.500         3.719  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1192    
pclk_c                                                    NET DELAY             1.530         2.040  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : yty/yuv_fifo/fifo_fifo_0_0_cZ.ebr_inst/RDATA8
Path End         : je/ram_rom/du_ram_du_ram_0_0.ebr_inst/WDATA4
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 1
Delay Ratio      : 29.8% (route), 70.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.613 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  2.040
+ Hold Time                                    -0.066
-------------------------------------------   -------
End-of-path required time( ns )                 2.106

  Source Clock Arrival Time (pclk:R#1)   0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.040
+ Data Path Delay                        1.679
--------------------------------------   -----
End-of-path arrival time( ns )           3.719

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1192    
pclk_c                                                    NET DELAY             1.530         2.040  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
yty/yuv_fifo/fifo_fifo_0_0_cZ.ebr_inst/RCLK->yty/yuv_fifo/fifo_fifo_0_0_cZ.ebr_inst/RDATA8
                                          EBR             RCLK_TO_RDATA_DELAY  1.179         3.219  1       
yty_data[4]                                               NET DELAY            0.500         3.719  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1192    
pclk_c                                                    NET DELAY             1.530         2.040  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : yty/yuv_fifo/fifo_fifo_0_0_cZ.ebr_inst/RDATA10
Path End         : je/ram_rom/du_ram_du_ram_0_0.ebr_inst/WDATA5
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 1
Delay Ratio      : 29.8% (route), 70.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.613 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  2.040
+ Hold Time                                    -0.066
-------------------------------------------   -------
End-of-path required time( ns )                 2.106

  Source Clock Arrival Time (pclk:R#1)   0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.040
+ Data Path Delay                        1.679
--------------------------------------   -----
End-of-path arrival time( ns )           3.719

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1192    
pclk_c                                                    NET DELAY             1.530         2.040  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
yty/yuv_fifo/fifo_fifo_0_0_cZ.ebr_inst/RCLK->yty/yuv_fifo/fifo_fifo_0_0_cZ.ebr_inst/RDATA10
                                          EBR             RCLK_TO_RDATA_DELAY  1.179         3.219  1       
yty_data[5]                                               NET DELAY            0.500         3.719  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1192    
pclk_c                                                    NET DELAY             1.530         2.040  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : yty/yuv_fifo/fifo_fifo_0_0_cZ.ebr_inst/RDATA12
Path End         : je/ram_rom/du_ram_du_ram_0_0.ebr_inst/WDATA6
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 1
Delay Ratio      : 29.8% (route), 70.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.613 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  2.040
+ Hold Time                                    -0.066
-------------------------------------------   -------
End-of-path required time( ns )                 2.106

  Source Clock Arrival Time (pclk:R#1)   0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.040
+ Data Path Delay                        1.679
--------------------------------------   -----
End-of-path arrival time( ns )           3.719

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1192    
pclk_c                                                    NET DELAY             1.530         2.040  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
yty/yuv_fifo/fifo_fifo_0_0_cZ.ebr_inst/RCLK->yty/yuv_fifo/fifo_fifo_0_0_cZ.ebr_inst/RDATA12
                                          EBR             RCLK_TO_RDATA_DELAY  1.179         3.219  1       
yty_data[6]                                               NET DELAY            0.500         3.719  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1192    
pclk_c                                                    NET DELAY             1.530         2.040  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : yty/yuv_fifo/fifo_fifo_0_0_cZ.ebr_inst/RDATA14
Path End         : je/ram_rom/du_ram_du_ram_0_0.ebr_inst/WDATA7
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 1
Delay Ratio      : 29.8% (route), 70.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.613 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  2.040
+ Hold Time                                    -0.066
-------------------------------------------   -------
End-of-path required time( ns )                 2.106

  Source Clock Arrival Time (pclk:R#1)   0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.040
+ Data Path Delay                        1.679
--------------------------------------   -----
End-of-path arrival time( ns )           3.719

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1192    
pclk_c                                                    NET DELAY             1.530         2.040  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
yty/yuv_fifo/fifo_fifo_0_0_cZ.ebr_inst/RCLK->yty/yuv_fifo/fifo_fifo_0_0_cZ.ebr_inst/RDATA14
                                          EBR             RCLK_TO_RDATA_DELAY  1.179         3.219  1       
yty_data[7]                                               NET DELAY            0.500         3.719  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1192    
pclk_c                                                    NET DELAY             1.530         2.040  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/zzdu_ram_ar_Z[0].ff_inst/Q
Path End         : je/ram_rom/zzdu_ram_zzdu_ram_0_0.ebr_inst/RADDR0
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 1
Delay Ratio      : 26.4% (route), 73.6% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.785 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  2.040
+ Hold Time                                    -0.106
-------------------------------------------   -------
End-of-path required time( ns )                 2.146

  Source Clock Arrival Time (pclk:R#1)   0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.040
+ Data Path Delay                        1.891
--------------------------------------   -----
End-of-path arrival time( ns )           3.931

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1192    
pclk_c                                                    NET DELAY             1.530         2.040  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
je/zzdu_ram_ar_Z[0].ff_inst/CK->je/zzdu_ram_ar_Z[0].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.431  1       
je/zzdu_ram_ar[0]                                         NET DELAY        0.500         3.931  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1192    
pclk_c                                                    NET DELAY             1.530         2.040  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/zzdu_ram_ar_Z[1].ff_inst/Q
Path End         : je/ram_rom/zzdu_ram_zzdu_ram_0_0.ebr_inst/RADDR1
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 1
Delay Ratio      : 26.4% (route), 73.6% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.785 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  2.040
+ Hold Time                                    -0.106
-------------------------------------------   -------
End-of-path required time( ns )                 2.146

  Source Clock Arrival Time (pclk:R#1)   0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.040
+ Data Path Delay                        1.891
--------------------------------------   -----
End-of-path arrival time( ns )           3.931

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1192    
pclk_c                                                    NET DELAY             1.530         2.040  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
je/zzdu_ram_ar_Z[1].ff_inst/CK->je/zzdu_ram_ar_Z[1].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.431  1       
je/zzdu_ram_ar[1]                                         NET DELAY        0.500         3.931  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1192    
pclk_c                                                    NET DELAY             1.530         2.040  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedConstraint_2"></A><A href=#Timing_rpt_HoldSummaryConstraint_2>4.2.2  Hold path details for constraint: create_clock -name {u_HSOSC.osc_inst/CLKHF} -period 41.6667 [get_pins {u_HSOSC.osc_inst/CLKHF }] </A>
----------------------------------------------------------------------
298 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/taken_temp_Z.ff_inst/Q
Path End         : u_OV7670_Controller/LUT/address_Z[7].ff_inst/SP
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 1
Delay Ratio      : 39.0% (route), 61.0% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.280 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                                0.000
+ Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    1.502
+ Hold Time                                                      -0.000
-------------------------------------------------------------   -------
End-of-path required time( ns )                                   1.502

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  1.502
+ Data Path Delay                                          2.280
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             3.782

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY  0.000         0.000  139     
clk_24m                                                   NET DELAY      1.502         1.502  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
u_OV7670_Controller/I2C/taken_temp_Z.ff_inst/CK->u_OV7670_Controller/I2C/taken_temp_Z.ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         2.893  7       
u_OV7670_Controller/taken                                 NET DELAY        0.889         3.782  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY  0.000         0.000  139     
clk_24m                                                   NET DELAY      1.502         1.502  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/taken_temp_Z.ff_inst/Q
Path End         : {u_OV7670_Controller/LUT/address_Z[5].ff_inst/SP   u_OV7670_Controller/LUT/address_Z[6].ff_inst/SP}
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 1
Delay Ratio      : 39.0% (route), 61.0% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.280 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                                0.000
+ Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    1.502
+ Hold Time                                                      -0.000
-------------------------------------------------------------   -------
End-of-path required time( ns )                                   1.502

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  1.502
+ Data Path Delay                                          2.280
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             3.782

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY  0.000         0.000  139     
clk_24m                                                   NET DELAY      1.502         1.502  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
u_OV7670_Controller/I2C/taken_temp_Z.ff_inst/CK->u_OV7670_Controller/I2C/taken_temp_Z.ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         2.893  7       
u_OV7670_Controller/taken                                 NET DELAY        0.889         3.782  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY  0.000         0.000  139     
clk_24m                                                   NET DELAY      1.502         1.502  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/taken_temp_Z.ff_inst/Q
Path End         : u_OV7670_Controller/LUT/address_Z[4].ff_inst/SP
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 1
Delay Ratio      : 39.0% (route), 61.0% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.280 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                                0.000
+ Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    1.502
+ Hold Time                                                      -0.000
-------------------------------------------------------------   -------
End-of-path required time( ns )                                   1.502

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  1.502
+ Data Path Delay                                          2.280
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             3.782

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY  0.000         0.000  139     
clk_24m                                                   NET DELAY      1.502         1.502  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
u_OV7670_Controller/I2C/taken_temp_Z.ff_inst/CK->u_OV7670_Controller/I2C/taken_temp_Z.ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         2.893  7       
u_OV7670_Controller/taken                                 NET DELAY        0.889         3.782  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY  0.000         0.000  139     
clk_24m                                                   NET DELAY      1.502         1.502  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/taken_temp_Z.ff_inst/Q
Path End         : {u_OV7670_Controller/LUT/address_Z[1].ff_inst/SP   u_OV7670_Controller/LUT/address_Z[2].ff_inst/SP}
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 1
Delay Ratio      : 39.0% (route), 61.0% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.280 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                                0.000
+ Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    1.502
+ Hold Time                                                      -0.000
-------------------------------------------------------------   -------
End-of-path required time( ns )                                   1.502

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  1.502
+ Data Path Delay                                          2.280
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             3.782

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY  0.000         0.000  139     
clk_24m                                                   NET DELAY      1.502         1.502  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
u_OV7670_Controller/I2C/taken_temp_Z.ff_inst/CK->u_OV7670_Controller/I2C/taken_temp_Z.ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         2.893  7       
u_OV7670_Controller/taken                                 NET DELAY        0.889         3.782  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY  0.000         0.000  139     
clk_24m                                                   NET DELAY      1.502         1.502  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/taken_temp_Z.ff_inst/Q
Path End         : u_OV7670_Controller/LUT/address_Z[3].ff_inst/SP
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 1
Delay Ratio      : 39.0% (route), 61.0% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.280 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                                0.000
+ Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    1.502
+ Hold Time                                                      -0.000
-------------------------------------------------------------   -------
End-of-path required time( ns )                                   1.502

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  1.502
+ Data Path Delay                                          2.280
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             3.782

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY  0.000         0.000  139     
clk_24m                                                   NET DELAY      1.502         1.502  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
u_OV7670_Controller/I2C/taken_temp_Z.ff_inst/CK->u_OV7670_Controller/I2C/taken_temp_Z.ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         2.893  7       
u_OV7670_Controller/taken                                 NET DELAY        0.889         3.782  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY  0.000         0.000  139     
clk_24m                                                   NET DELAY      1.502         1.502  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/taken_temp_Z.ff_inst/Q
Path End         : u_OV7670_Controller/LUT/address_Z[0].ff_inst/SP
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 1
Delay Ratio      : 39.0% (route), 61.0% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.280 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                                0.000
+ Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    1.502
+ Hold Time                                                      -0.000
-------------------------------------------------------------   -------
End-of-path required time( ns )                                   1.502

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  1.502
+ Data Path Delay                                          2.280
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             3.782

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY  0.000         0.000  139     
clk_24m                                                   NET DELAY      1.502         1.502  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
u_OV7670_Controller/I2C/taken_temp_Z.ff_inst/CK->u_OV7670_Controller/I2C/taken_temp_Z.ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         2.893  7       
u_OV7670_Controller/taken                                 NET DELAY        0.889         3.782  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY  0.000         0.000  139     
clk_24m                                                   NET DELAY      1.502         1.502  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/taken_temp_Z.ff_inst/Q
Path End         : u_OV7670_Controller/LUT/sreg_3_15_0_.address_ret_Z.ff_inst/SP
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 1
Delay Ratio      : 39.0% (route), 61.0% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.280 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                                0.000
+ Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    1.502
+ Hold Time                                                      -0.000
-------------------------------------------------------------   -------
End-of-path required time( ns )                                   1.502

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  1.502
+ Data Path Delay                                          2.280
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             3.782

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY  0.000         0.000  139     
clk_24m                                                   NET DELAY      1.502         1.502  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
u_OV7670_Controller/I2C/taken_temp_Z.ff_inst/CK->u_OV7670_Controller/I2C/taken_temp_Z.ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         2.893  7       
u_OV7670_Controller/taken                                 NET DELAY        0.889         3.782  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY  0.000         0.000  139     
clk_24m                                                   NET DELAY      1.502         1.502  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/busy_sr_ess_Z[3].ff_inst/Q
Path End         : u_OV7670_Controller/I2C/busy_sr_ess_Z[4].ff_inst/D
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 2
Delay Ratio      : 35.2% (route), 64.8% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.841 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                                0.000
+ Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    1.502
+ Hold Time                                                      -0.000
-------------------------------------------------------------   -------
End-of-path required time( ns )                                   1.502

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  1.502
+ Data Path Delay                                          2.841
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             4.343

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY  0.000         0.000  139     
clk_24m                                                   NET DELAY      1.502         1.502  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
u_OV7670_Controller/I2C/busy_sr_ess_Z[3].ff_inst/CK->u_OV7670_Controller/I2C/busy_sr_ess_Z[3].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         2.893  1       
u_OV7670_Controller/I2C/busy_sr[3]                        NET DELAY        0.500         3.393  1       
SLICE_1708/A0->SLICE_1708/F0              SLICE           A0_TO_F0_DELAY   0.450         3.843  1       
u_OV7670_Controller/I2C/busy_sr[3]/sig_251/FeedThruLUT
                                                          NET DELAY        0.500         4.343  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY  0.000         0.000  139     
clk_24m                                                   NET DELAY      1.502         1.502  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/busy_sr_ess_Z[4].ff_inst/Q
Path End         : u_OV7670_Controller/I2C/busy_sr_ess_Z[5].ff_inst/D
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 2
Delay Ratio      : 35.2% (route), 64.8% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.841 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                                0.000
+ Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    1.502
+ Hold Time                                                      -0.000
-------------------------------------------------------------   -------
End-of-path required time( ns )                                   1.502

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  1.502
+ Data Path Delay                                          2.841
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             4.343

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY  0.000         0.000  139     
clk_24m                                                   NET DELAY      1.502         1.502  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
u_OV7670_Controller/I2C/busy_sr_ess_Z[4].ff_inst/CK->u_OV7670_Controller/I2C/busy_sr_ess_Z[4].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         2.893  1       
u_OV7670_Controller/I2C/busy_sr[4]                        NET DELAY        0.500         3.393  1       
SLICE_1707/A0->SLICE_1707/F0              SLICE           A0_TO_F0_DELAY   0.450         3.843  1       
u_OV7670_Controller/I2C/busy_sr[4]/sig_250/FeedThruLUT
                                                          NET DELAY        0.500         4.343  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY  0.000         0.000  139     
clk_24m                                                   NET DELAY      1.502         1.502  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/busy_sr_ess_Z[5].ff_inst/Q
Path End         : u_OV7670_Controller/I2C/busy_sr_ess_Z[6].ff_inst/D
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 2
Delay Ratio      : 35.2% (route), 64.8% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.841 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                                0.000
+ Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    1.502
+ Hold Time                                                      -0.000
-------------------------------------------------------------   -------
End-of-path required time( ns )                                   1.502

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  1.502
+ Data Path Delay                                          2.841
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             4.343

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY  0.000         0.000  139     
clk_24m                                                   NET DELAY      1.502         1.502  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
u_OV7670_Controller/I2C/busy_sr_ess_Z[5].ff_inst/CK->u_OV7670_Controller/I2C/busy_sr_ess_Z[5].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         2.893  1       
u_OV7670_Controller/I2C/busy_sr[5]                        NET DELAY        0.500         3.393  1       
SLICE_1706/A0->SLICE_1706/F0              SLICE           A0_TO_F0_DELAY   0.450         3.843  1       
u_OV7670_Controller/I2C/busy_sr[5]/sig_249/FeedThruLUT
                                                          NET DELAY        0.500         4.343  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC           CLOCK LATENCY  0.000         0.000  139     
clk_24m                                                   NET DELAY      1.502         1.502  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++






<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"<span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#timing_rpt_top>Timing Report</A></LI>
<LI><A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<UL>
<LI><A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI><A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
</UL>
<LI><A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI><A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<UL>
<LI><A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI><A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI><A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI><A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
</UL>
<LI><A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<UL>
<LI><A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI><A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
</UL>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
   var funScroll = function() {
      var top = document.body.scrollTop;
      if (top == 0) {
         scrollStep = 0;
         return;
      }
      if (scrollStep == 0)
         scrollStep = top/20 + 1;
      top -= scrollStep;
      if (top < 0)
         top = 0;
      document.body.scrollTop = top;
      requestAnimationFrame(funScroll);
   };
   funScroll();
}

window.addEventListener('scroll', function(e) {
   var backToTop = document.getElementById('back_to_top')
   if (document.body.scrollTop > 0) {
      backToTop.style.display = 'block';
   } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
   bottom:20px; right:20px;
   width:30px; height:30px;
   font-size: 20px;
   padding: 2px 5px 2px 5px;
   position:fixed;
   background-color:rgba(210,210,210,0.1);
   border-style: solid;
   border-color: rgba(192,192,192,0.8);
   border-width:1px;
   display:none;
   -webkit-transform: rotate(90deg);
   -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
   outline-width:0px;
}
</style>

</BODY>

