Analysis & Synthesis report for PROJ0
Sun Nov 21 19:57:02 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |PROJ0|ADXL345_controller:U4|gsensor:U0|spi:u0|state
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: vga_pll_25_175:U1|altpll:altpll_component
 14. Parameter Settings for User Entity Instance: vga_controller:U2
 15. Parameter Settings for User Entity Instance: ADXL345_controller:U4|gsensor:U0
 16. Parameter Settings for User Entity Instance: ADXL345_controller:U4|gsensor:U0|spi:u0
 17. Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_divide:Div0
 18. Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_divide:Mod0
 19. Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_divide:Mod1
 20. Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_divide:Div1
 21. Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_divide:Mod2
 22. Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_divide:Mod3
 23. Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_divide:Div2
 24. Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_divide:Mod4
 25. Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_divide:Mod5
 26. Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_divide:Div3
 27. Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_divide:Mod6
 28. Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_divide:Mod7
 29. Parameter Settings for Inferred Entity Instance: sounds_controller:U6|lpm_divide:Div0
 30. Parameter Settings for Inferred Entity Instance: sounds_controller:U6|lpm_divide:Div1
 31. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 32. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 33. altpll Parameter Settings by Entity Instance
 34. Port Connectivity Checks: "ADXL345_controller:U4"
 35. Port Connectivity Checks: "vga_controller:U2"
 36. Post-Synthesis Netlist Statistics for Top Partition
 37. Elapsed Time Per Partition
 38. Analysis & Synthesis Messages
 39. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Nov 21 19:57:02 2021       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; PROJ0                                       ;
; Top-level Entity Name              ; PROJ0                                       ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 26,641                                      ;
;     Total combinational functions  ; 26,396                                      ;
;     Dedicated logic registers      ; 854                                         ;
; Total registers                    ; 854                                         ;
; Total pins                         ; 34                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; PROJ0              ; PROJ0              ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                            ;
+------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path               ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                          ; Library ;
+------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------+
; components/CLK_50MHZ_to_60HZ.vhd               ; yes             ; User VHDL File               ; C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/CLK_50MHZ_to_60HZ.vhd               ;         ;
; components/Tilt_Control/spi.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/spi.sv                 ;         ;
; components/Tilt_Control/gsensor.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/gsensor.sv             ;         ;
; components/Tilt_Control/ADXL345_controller.vhd ; yes             ; User VHDL File               ; C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/ADXL345_controller.vhd ;         ;
; components/vga_pll_25_175.vhd                  ; yes             ; User Wizard-Generated File   ; C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/vga_pll_25_175.vhd                  ;         ;
; components/vga_controller.vhd                  ; yes             ; User VHDL File               ; C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/vga_controller.vhd                  ;         ;
; components/hw_image_generator.vhd              ; yes             ; User VHDL File               ; C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd              ;         ;
; PROJ0.vhd                                      ; yes             ; User VHDL File               ; C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd                                      ;         ;
; components/sounds.vhd                          ; yes             ; User VHDL File               ; C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd                          ;         ;
; altpll.tdf                                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                                                     ;         ;
; aglobal201.inc                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                 ;         ;
; stratix_pll.inc                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                                                ;         ;
; stratixii_pll.inc                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                                              ;         ;
; cycloneii_pll.inc                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                              ;         ;
; db/vga_pll_25_175_altpll.v                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/vga_pll_25_175_altpll.v                     ;         ;
; lpm_divide.tdf                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                 ;         ;
; abs_divider.inc                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc                                                ;         ;
; sign_div_unsign.inc                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                            ;         ;
; db/lpm_divide_avl.tdf                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/lpm_divide_avl.tdf                          ;         ;
; db/sign_div_unsign_cnh.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/sign_div_unsign_cnh.tdf                     ;         ;
; db/alt_u_div_2le.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_2le.tdf                           ;         ;
; db/add_sub_t3c.tdf                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/add_sub_t3c.tdf                             ;         ;
; db/add_sub_u3c.tdf                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/add_sub_u3c.tdf                             ;         ;
; db/lpm_divide_gnl.tdf                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/lpm_divide_gnl.tdf                          ;         ;
; db/sign_div_unsign_fnh.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/sign_div_unsign_fnh.tdf                     ;         ;
; db/alt_u_div_8le.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_8le.tdf                           ;         ;
; db/lpm_divide_6vl.tdf                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/lpm_divide_6vl.tdf                          ;         ;
; db/sign_div_unsign_8nh.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/sign_div_unsign_8nh.tdf                     ;         ;
; db/alt_u_div_qke.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_qke.tdf                           ;         ;
; db/lpm_divide_stl.tdf                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/lpm_divide_stl.tdf                          ;         ;
; db/sign_div_unsign_ulh.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/sign_div_unsign_ulh.tdf                     ;         ;
; db/alt_u_div_6ie.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_6ie.tdf                           ;         ;
; db/lpm_divide_ptl.tdf                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/lpm_divide_ptl.tdf                          ;         ;
; db/sign_div_unsign_rlh.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/sign_div_unsign_rlh.tdf                     ;         ;
; db/alt_u_div_0ie.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_0ie.tdf                           ;         ;
; db/lpm_divide_dbo.tdf                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/lpm_divide_dbo.tdf                          ;         ;
; db/abs_divider_ibg.tdf                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/abs_divider_ibg.tdf                         ;         ;
; db/alt_u_div_ohe.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_ohe.tdf                           ;         ;
; db/lpm_abs_m99.tdf                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/lpm_abs_m99.tdf                             ;         ;
; db/lpm_abs_8b9.tdf                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/lpm_abs_8b9.tdf                             ;         ;
; db/lpm_divide_9vl.tdf                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/lpm_divide_9vl.tdf                          ;         ;
; db/sign_div_unsign_bnh.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/sign_div_unsign_bnh.tdf                     ;         ;
; db/alt_u_div_0le.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_0le.tdf                           ;         ;
+------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 26,641                   ;
;                                             ;                          ;
; Total combinational functions               ; 26396                    ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 6949                     ;
;     -- 3 input functions                    ; 11088                    ;
;     -- <=2 input functions                  ; 8359                     ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 15545                    ;
;     -- arithmetic mode                      ; 10851                    ;
;                                             ;                          ;
; Total registers                             ; 854                      ;
;     -- Dedicated logic registers            ; 854                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 34                       ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Total PLLs                                  ; 1                        ;
;     -- PLLs                                 ; 1                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; CLK_50MHZ_to_60HZ:U5|tmp ;
; Maximum fan-out                             ; 591                      ;
; Total fan-out                               ; 79124                    ;
; Average fan-out                             ; 2.90                     ;
+---------------------------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                          ; Entity Name           ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |PROJ0                                          ; 26396 (19414)       ; 854 (590)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 34   ; 0            ; 0          ; |PROJ0                                                                                                                       ; PROJ0                 ; work         ;
;    |ADXL345_controller:U4|                      ; 143 (0)             ; 95 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|ADXL345_controller:U4                                                                                                 ; ADXL345_controller    ; work         ;
;       |gsensor:U0|                              ; 143 (99)            ; 95 (57)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|ADXL345_controller:U4|gsensor:U0                                                                                      ; gsensor               ; work         ;
;          |spi:u0|                               ; 44 (44)             ; 38 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|ADXL345_controller:U4|gsensor:U0|spi:u0                                                                               ; spi                   ; work         ;
;    |CLK_50MHZ_to_60HZ:U5|                       ; 56 (56)             ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|CLK_50MHZ_to_60HZ:U5                                                                                                  ; CLK_50MHZ_to_60HZ     ; work         ;
;    |hw_image_generator:U3|                      ; 5140 (2251)         ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|hw_image_generator:U3                                                                                                 ; hw_image_generator    ; work         ;
;       |lpm_divide:Div0|                         ; 122 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|hw_image_generator:U3|lpm_divide:Div0                                                                                 ; lpm_divide            ; work         ;
;          |lpm_divide_avl:auto_generated|        ; 122 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|hw_image_generator:U3|lpm_divide:Div0|lpm_divide_avl:auto_generated                                                   ; lpm_divide_avl        ; work         ;
;             |sign_div_unsign_cnh:divider|       ; 122 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|hw_image_generator:U3|lpm_divide:Div0|lpm_divide_avl:auto_generated|sign_div_unsign_cnh:divider                       ; sign_div_unsign_cnh   ; work         ;
;                |alt_u_div_2le:divider|          ; 122 (122)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|hw_image_generator:U3|lpm_divide:Div0|lpm_divide_avl:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_2le:divider ; alt_u_div_2le         ; work         ;
;       |lpm_divide:Div1|                         ; 223 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|hw_image_generator:U3|lpm_divide:Div1                                                                                 ; lpm_divide            ; work         ;
;          |lpm_divide_6vl:auto_generated|        ; 223 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|hw_image_generator:U3|lpm_divide:Div1|lpm_divide_6vl:auto_generated                                                   ; lpm_divide_6vl        ; work         ;
;             |sign_div_unsign_8nh:divider|       ; 223 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|hw_image_generator:U3|lpm_divide:Div1|lpm_divide_6vl:auto_generated|sign_div_unsign_8nh:divider                       ; sign_div_unsign_8nh   ; work         ;
;                |alt_u_div_qke:divider|          ; 223 (223)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|hw_image_generator:U3|lpm_divide:Div1|lpm_divide_6vl:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_qke:divider ; alt_u_div_qke         ; work         ;
;       |lpm_divide:Div2|                         ; 233 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|hw_image_generator:U3|lpm_divide:Div2                                                                                 ; lpm_divide            ; work         ;
;          |lpm_divide_stl:auto_generated|        ; 233 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|hw_image_generator:U3|lpm_divide:Div2|lpm_divide_stl:auto_generated                                                   ; lpm_divide_stl        ; work         ;
;             |sign_div_unsign_ulh:divider|       ; 233 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|hw_image_generator:U3|lpm_divide:Div2|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider                       ; sign_div_unsign_ulh   ; work         ;
;                |alt_u_div_6ie:divider|          ; 233 (233)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|hw_image_generator:U3|lpm_divide:Div2|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider ; alt_u_div_6ie         ; work         ;
;       |lpm_divide:Div3|                         ; 186 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|hw_image_generator:U3|lpm_divide:Div3                                                                                 ; lpm_divide            ; work         ;
;          |lpm_divide_ptl:auto_generated|        ; 186 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|hw_image_generator:U3|lpm_divide:Div3|lpm_divide_ptl:auto_generated                                                   ; lpm_divide_ptl        ; work         ;
;             |sign_div_unsign_rlh:divider|       ; 186 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|hw_image_generator:U3|lpm_divide:Div3|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider                       ; sign_div_unsign_rlh   ; work         ;
;                |alt_u_div_0ie:divider|          ; 186 (186)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|hw_image_generator:U3|lpm_divide:Div3|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider ; alt_u_div_0ie         ; work         ;
;       |lpm_divide:Mod0|                         ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|hw_image_generator:U3|lpm_divide:Mod0                                                                                 ; lpm_divide            ; work         ;
;          |lpm_divide_gnl:auto_generated|        ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|hw_image_generator:U3|lpm_divide:Mod0|lpm_divide_gnl:auto_generated                                                   ; lpm_divide_gnl        ; work         ;
;             |sign_div_unsign_fnh:divider|       ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|hw_image_generator:U3|lpm_divide:Mod0|lpm_divide_gnl:auto_generated|sign_div_unsign_fnh:divider                       ; sign_div_unsign_fnh   ; work         ;
;                |alt_u_div_8le:divider|          ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|hw_image_generator:U3|lpm_divide:Mod0|lpm_divide_gnl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider ; alt_u_div_8le         ; work         ;
;       |lpm_divide:Mod1|                         ; 168 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|hw_image_generator:U3|lpm_divide:Mod1                                                                                 ; lpm_divide            ; work         ;
;          |lpm_divide_gnl:auto_generated|        ; 168 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|hw_image_generator:U3|lpm_divide:Mod1|lpm_divide_gnl:auto_generated                                                   ; lpm_divide_gnl        ; work         ;
;             |sign_div_unsign_fnh:divider|       ; 168 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|hw_image_generator:U3|lpm_divide:Mod1|lpm_divide_gnl:auto_generated|sign_div_unsign_fnh:divider                       ; sign_div_unsign_fnh   ; work         ;
;                |alt_u_div_8le:divider|          ; 168 (168)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|hw_image_generator:U3|lpm_divide:Mod1|lpm_divide_gnl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider ; alt_u_div_8le         ; work         ;
;       |lpm_divide:Mod2|                         ; 165 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|hw_image_generator:U3|lpm_divide:Mod2                                                                                 ; lpm_divide            ; work         ;
;          |lpm_divide_gnl:auto_generated|        ; 165 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|hw_image_generator:U3|lpm_divide:Mod2|lpm_divide_gnl:auto_generated                                                   ; lpm_divide_gnl        ; work         ;
;             |sign_div_unsign_fnh:divider|       ; 165 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|hw_image_generator:U3|lpm_divide:Mod2|lpm_divide_gnl:auto_generated|sign_div_unsign_fnh:divider                       ; sign_div_unsign_fnh   ; work         ;
;                |alt_u_div_8le:divider|          ; 165 (165)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|hw_image_generator:U3|lpm_divide:Mod2|lpm_divide_gnl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider ; alt_u_div_8le         ; work         ;
;       |lpm_divide:Mod3|                         ; 315 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|hw_image_generator:U3|lpm_divide:Mod3                                                                                 ; lpm_divide            ; work         ;
;          |lpm_divide_gnl:auto_generated|        ; 315 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|hw_image_generator:U3|lpm_divide:Mod3|lpm_divide_gnl:auto_generated                                                   ; lpm_divide_gnl        ; work         ;
;             |sign_div_unsign_fnh:divider|       ; 315 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|hw_image_generator:U3|lpm_divide:Mod3|lpm_divide_gnl:auto_generated|sign_div_unsign_fnh:divider                       ; sign_div_unsign_fnh   ; work         ;
;                |alt_u_div_8le:divider|          ; 315 (315)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|hw_image_generator:U3|lpm_divide:Mod3|lpm_divide_gnl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider ; alt_u_div_8le         ; work         ;
;       |lpm_divide:Mod4|                         ; 291 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|hw_image_generator:U3|lpm_divide:Mod4                                                                                 ; lpm_divide            ; work         ;
;          |lpm_divide_gnl:auto_generated|        ; 291 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|hw_image_generator:U3|lpm_divide:Mod4|lpm_divide_gnl:auto_generated                                                   ; lpm_divide_gnl        ; work         ;
;             |sign_div_unsign_fnh:divider|       ; 291 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|hw_image_generator:U3|lpm_divide:Mod4|lpm_divide_gnl:auto_generated|sign_div_unsign_fnh:divider                       ; sign_div_unsign_fnh   ; work         ;
;                |alt_u_div_8le:divider|          ; 291 (291)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|hw_image_generator:U3|lpm_divide:Mod4|lpm_divide_gnl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider ; alt_u_div_8le         ; work         ;
;       |lpm_divide:Mod5|                         ; 393 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|hw_image_generator:U3|lpm_divide:Mod5                                                                                 ; lpm_divide            ; work         ;
;          |lpm_divide_gnl:auto_generated|        ; 393 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|hw_image_generator:U3|lpm_divide:Mod5|lpm_divide_gnl:auto_generated                                                   ; lpm_divide_gnl        ; work         ;
;             |sign_div_unsign_fnh:divider|       ; 393 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|hw_image_generator:U3|lpm_divide:Mod5|lpm_divide_gnl:auto_generated|sign_div_unsign_fnh:divider                       ; sign_div_unsign_fnh   ; work         ;
;                |alt_u_div_8le:divider|          ; 393 (393)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|hw_image_generator:U3|lpm_divide:Mod5|lpm_divide_gnl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider ; alt_u_div_8le         ; work         ;
;       |lpm_divide:Mod6|                         ; 374 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|hw_image_generator:U3|lpm_divide:Mod6                                                                                 ; lpm_divide            ; work         ;
;          |lpm_divide_gnl:auto_generated|        ; 374 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|hw_image_generator:U3|lpm_divide:Mod6|lpm_divide_gnl:auto_generated                                                   ; lpm_divide_gnl        ; work         ;
;             |sign_div_unsign_fnh:divider|       ; 374 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|hw_image_generator:U3|lpm_divide:Mod6|lpm_divide_gnl:auto_generated|sign_div_unsign_fnh:divider                       ; sign_div_unsign_fnh   ; work         ;
;                |alt_u_div_8le:divider|          ; 374 (374)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|hw_image_generator:U3|lpm_divide:Mod6|lpm_divide_gnl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider ; alt_u_div_8le         ; work         ;
;       |lpm_divide:Mod7|                         ; 410 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|hw_image_generator:U3|lpm_divide:Mod7                                                                                 ; lpm_divide            ; work         ;
;          |lpm_divide_gnl:auto_generated|        ; 410 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|hw_image_generator:U3|lpm_divide:Mod7|lpm_divide_gnl:auto_generated                                                   ; lpm_divide_gnl        ; work         ;
;             |sign_div_unsign_fnh:divider|       ; 410 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|hw_image_generator:U3|lpm_divide:Mod7|lpm_divide_gnl:auto_generated|sign_div_unsign_fnh:divider                       ; sign_div_unsign_fnh   ; work         ;
;                |alt_u_div_8le:divider|          ; 410 (410)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|hw_image_generator:U3|lpm_divide:Mod7|lpm_divide_gnl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider ; alt_u_div_8le         ; work         ;
;    |lpm_divide:Div0|                            ; 155 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|lpm_divide:Div0                                                                                                       ; lpm_divide            ; work         ;
;       |lpm_divide_9vl:auto_generated|           ; 155 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|lpm_divide:Div0|lpm_divide_9vl:auto_generated                                                                         ; lpm_divide_9vl        ; work         ;
;          |sign_div_unsign_bnh:divider|          ; 155 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|lpm_divide:Div0|lpm_divide_9vl:auto_generated|sign_div_unsign_bnh:divider                                             ; sign_div_unsign_bnh   ; work         ;
;             |alt_u_div_0le:divider|             ; 155 (155)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|lpm_divide:Div0|lpm_divide_9vl:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_0le:divider                       ; alt_u_div_0le         ; work         ;
;    |lpm_divide:Div1|                            ; 162 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|lpm_divide:Div1                                                                                                       ; lpm_divide            ; work         ;
;       |lpm_divide_9vl:auto_generated|           ; 162 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|lpm_divide:Div1|lpm_divide_9vl:auto_generated                                                                         ; lpm_divide_9vl        ; work         ;
;          |sign_div_unsign_bnh:divider|          ; 162 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|lpm_divide:Div1|lpm_divide_9vl:auto_generated|sign_div_unsign_bnh:divider                                             ; sign_div_unsign_bnh   ; work         ;
;             |alt_u_div_0le:divider|             ; 162 (162)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|lpm_divide:Div1|lpm_divide_9vl:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_0le:divider                       ; alt_u_div_0le         ; work         ;
;    |sounds_controller:U6|                       ; 1270 (813)          ; 94 (94)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|sounds_controller:U6                                                                                                  ; sounds_controller     ; work         ;
;       |lpm_divide:Div0|                         ; 225 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|sounds_controller:U6|lpm_divide:Div0                                                                                  ; lpm_divide            ; work         ;
;          |lpm_divide_dbo:auto_generated|        ; 225 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|sounds_controller:U6|lpm_divide:Div0|lpm_divide_dbo:auto_generated                                                    ; lpm_divide_dbo        ; work         ;
;             |abs_divider_ibg:divider|           ; 225 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|sounds_controller:U6|lpm_divide:Div0|lpm_divide_dbo:auto_generated|abs_divider_ibg:divider                            ; abs_divider_ibg       ; work         ;
;                |alt_u_div_ohe:divider|          ; 225 (225)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|sounds_controller:U6|lpm_divide:Div0|lpm_divide_dbo:auto_generated|abs_divider_ibg:divider|alt_u_div_ohe:divider      ; alt_u_div_ohe         ; work         ;
;       |lpm_divide:Div1|                         ; 232 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|sounds_controller:U6|lpm_divide:Div1                                                                                  ; lpm_divide            ; work         ;
;          |lpm_divide_dbo:auto_generated|        ; 232 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|sounds_controller:U6|lpm_divide:Div1|lpm_divide_dbo:auto_generated                                                    ; lpm_divide_dbo        ; work         ;
;             |abs_divider_ibg:divider|           ; 232 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|sounds_controller:U6|lpm_divide:Div1|lpm_divide_dbo:auto_generated|abs_divider_ibg:divider                            ; abs_divider_ibg       ; work         ;
;                |alt_u_div_ohe:divider|          ; 232 (232)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|sounds_controller:U6|lpm_divide:Div1|lpm_divide_dbo:auto_generated|abs_divider_ibg:divider|alt_u_div_ohe:divider      ; alt_u_div_ohe         ; work         ;
;    |vga_controller:U2|                          ; 56 (56)             ; 42 (42)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|vga_controller:U2                                                                                                     ; vga_controller        ; work         ;
;    |vga_pll_25_175:U1|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|vga_pll_25_175:U1                                                                                                     ; vga_pll_25_175        ; work         ;
;       |altpll:altpll_component|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|vga_pll_25_175:U1|altpll:altpll_component                                                                             ; altpll                ; work         ;
;          |vga_pll_25_175_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PROJ0|vga_pll_25_175:U1|altpll:altpll_component|vga_pll_25_175_altpll:auto_generated                                        ; vga_pll_25_175_altpll ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |PROJ0|ADXL345_controller:U4|gsensor:U0|spi:u0|state          ;
+-----------------+---------------+--------------+-----------------+------------+
; Name            ; state.TO_IDLE ; state.ACTIVE ; state.TO_ACTIVE ; state.IDLE ;
+-----------------+---------------+--------------+-----------------+------------+
; state.IDLE      ; 0             ; 0            ; 0               ; 0          ;
; state.TO_ACTIVE ; 0             ; 0            ; 1               ; 1          ;
; state.ACTIVE    ; 0             ; 1            ; 0               ; 1          ;
; state.TO_IDLE   ; 1             ; 0            ; 0               ; 1          ;
+-----------------+---------------+--------------+-----------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                      ;
+------------------------------------------------------------+------------------------------------------------------------+
; Register name                                              ; Reason for Removal                                         ;
+------------------------------------------------------------+------------------------------------------------------------+
; exhaust_level[2..9]                                        ; Stuck at GND due to stuck port data_in                     ;
; vga_controller:U2|column[10]                               ; Stuck at GND due to stuck port data_in                     ;
; vga_controller:U2|row[10]                                  ; Stuck at GND due to stuck port data_in                     ;
; enemyPosition_y[0][9]                                      ; Merged with enemyPosition_y[0][10]                         ;
; enemySize[0][10]                                           ; Merged with enemyPosition_y[0][10]                         ;
; enemySize[0][7]                                            ; Merged with enemyPosition_y[0][10]                         ;
; enemySize[0][8]                                            ; Merged with enemyPosition_y[0][10]                         ;
; enemySize[0][9]                                            ; Merged with enemyPosition_y[0][10]                         ;
; enemyPosition_y[1][9]                                      ; Merged with enemyPosition_y[1][10]                         ;
; enemySize[1][10]                                           ; Merged with enemyPosition_y[1][10]                         ;
; enemySize[1][7]                                            ; Merged with enemyPosition_y[1][10]                         ;
; enemySize[1][8]                                            ; Merged with enemyPosition_y[1][10]                         ;
; enemySize[1][9]                                            ; Merged with enemyPosition_y[1][10]                         ;
; enemyPosition_y[2][9]                                      ; Merged with enemyPosition_y[2][10]                         ;
; enemySize[2][10]                                           ; Merged with enemyPosition_y[2][10]                         ;
; enemySize[2][7]                                            ; Merged with enemyPosition_y[2][10]                         ;
; enemySize[2][8]                                            ; Merged with enemyPosition_y[2][10]                         ;
; enemySize[2][9]                                            ; Merged with enemyPosition_y[2][10]                         ;
; enemyPosition_y[3][9]                                      ; Merged with enemyPosition_y[3][10]                         ;
; enemySize[3][10]                                           ; Merged with enemyPosition_y[3][10]                         ;
; enemySize[3][7]                                            ; Merged with enemyPosition_y[3][10]                         ;
; enemySize[3][8]                                            ; Merged with enemyPosition_y[3][10]                         ;
; enemySize[3][9]                                            ; Merged with enemyPosition_y[3][10]                         ;
; enemyPosition_y[4][9]                                      ; Merged with enemyPosition_y[4][10]                         ;
; enemySize[4][10]                                           ; Merged with enemyPosition_y[4][10]                         ;
; enemySize[4][7]                                            ; Merged with enemyPosition_y[4][10]                         ;
; enemySize[4][8]                                            ; Merged with enemyPosition_y[4][10]                         ;
; enemySize[4][9]                                            ; Merged with enemyPosition_y[4][10]                         ;
; enemyPosition_y[5][9]                                      ; Merged with enemyPosition_y[5][10]                         ;
; enemySize[5][10]                                           ; Merged with enemyPosition_y[5][10]                         ;
; enemySize[5][7]                                            ; Merged with enemyPosition_y[5][10]                         ;
; enemySize[5][8]                                            ; Merged with enemyPosition_y[5][10]                         ;
; enemySize[5][9]                                            ; Merged with enemyPosition_y[5][10]                         ;
; enemyPosition_y[6][9]                                      ; Merged with enemyPosition_y[6][10]                         ;
; enemySize[6][10]                                           ; Merged with enemyPosition_y[6][10]                         ;
; enemySize[6][7]                                            ; Merged with enemyPosition_y[6][10]                         ;
; enemySize[6][8]                                            ; Merged with enemyPosition_y[6][10]                         ;
; enemySize[6][9]                                            ; Merged with enemyPosition_y[6][10]                         ;
; enemyPosition_y[7][9]                                      ; Merged with enemyPosition_y[7][10]                         ;
; enemySize[7][10]                                           ; Merged with enemyPosition_y[7][10]                         ;
; enemySize[7][7]                                            ; Merged with enemyPosition_y[7][10]                         ;
; enemySize[7][8]                                            ; Merged with enemyPosition_y[7][10]                         ;
; enemySize[7][9]                                            ; Merged with enemyPosition_y[7][10]                         ;
; enemyPosition_y[8][9]                                      ; Merged with enemyPosition_y[8][10]                         ;
; enemySize[8][10]                                           ; Merged with enemyPosition_y[8][10]                         ;
; enemySize[8][7]                                            ; Merged with enemyPosition_y[8][10]                         ;
; enemySize[8][8]                                            ; Merged with enemyPosition_y[8][10]                         ;
; enemySize[8][9]                                            ; Merged with enemyPosition_y[8][10]                         ;
; enemyPosition_y[9][9]                                      ; Merged with enemyPosition_y[9][10]                         ;
; enemySize[9][10]                                           ; Merged with enemyPosition_y[9][10]                         ;
; enemySize[9][7]                                            ; Merged with enemyPosition_y[9][10]                         ;
; enemySize[9][8]                                            ; Merged with enemyPosition_y[9][10]                         ;
; enemySize[9][9]                                            ; Merged with enemyPosition_y[9][10]                         ;
; sounds_controller:U6|\sound:sound_duration[1..5,17,25..31] ; Merged with sounds_controller:U6|\sound:sound_duration[0]  ;
; sounds_controller:U6|\sound:sound_duration[7,23]           ; Merged with sounds_controller:U6|\sound:sound_duration[15] ;
; sounds_controller:U6|\sound:sound_duration[20]             ; Merged with sounds_controller:U6|\sound:sound_duration[12] ;
; sounds_controller:U6|\sound:sound_duration[21]             ; Merged with sounds_controller:U6|\sound:sound_duration[13] ;
; sounds_controller:U6|\sound:sound_duration[18]             ; Merged with sounds_controller:U6|\sound:sound_duration[11] ;
; sounds_controller:U6|\sound:sound_duration[19]             ; Merged with sounds_controller:U6|\sound:sound_duration[14] ;
; sounds_controller:U6|\sound:sound_duration[9]              ; Merged with sounds_controller:U6|\sound:sound_duration[8]  ;
; sounds_controller:U6|\sound:sound_duration[0]              ; Stuck at GND due to stuck port data_in                     ;
; sound_effect[3]                                            ; Stuck at GND due to stuck port data_in                     ;
; vga_controller:U2|row[9]                                   ; Stuck at GND due to stuck port data_in                     ;
; ADXL345_controller:U4|gsensor:U0|spi:u0|state~2            ; Lost fanout                                                ;
; ADXL345_controller:U4|gsensor:U0|spi:u0|state~3            ; Lost fanout                                                ;
; enemySpeed[3]                                              ; Stuck at GND due to stuck port data_in                     ;
; Total Number of Removed Registers = 86                     ;                                                            ;
+------------------------------------------------------------+------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 854   ;
; Number of registers using Synchronous Clear  ; 41    ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 423   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Inverted Register Statistics                        ;
+-------------------------------------------+---------+
; Inverted Register                         ; Fan out ;
+-------------------------------------------+---------+
; shotPosition_x[1][10]                     ; 49      ;
; shotPosition_x[1][9]                      ; 33      ;
; shotPosition_x[1][8]                      ; 33      ;
; shotPosition_x[1][7]                      ; 33      ;
; shotPosition_x[1][4]                      ; 32      ;
; shotPosition_x[1][3]                      ; 32      ;
; shotPosition_x[1][2]                      ; 33      ;
; shotPosition_x[1][0]                      ; 50      ;
; vga_controller:U2|column[0]               ; 92      ;
; shotPosition_x[2][10]                     ; 44      ;
; shotPosition_x[2][9]                      ; 32      ;
; shotPosition_x[2][8]                      ; 32      ;
; shotPosition_x[2][7]                      ; 32      ;
; shotPosition_x[2][4]                      ; 32      ;
; shotPosition_x[2][3]                      ; 32      ;
; shotPosition_x[2][2]                      ; 33      ;
; shotPosition_x[2][0]                      ; 50      ;
; shotPosition_x[3][10]                     ; 44      ;
; shotPosition_x[3][9]                      ; 32      ;
; shotPosition_x[3][8]                      ; 32      ;
; shotPosition_x[3][7]                      ; 32      ;
; shotPosition_x[3][4]                      ; 32      ;
; shotPosition_x[3][3]                      ; 32      ;
; shotPosition_x[3][2]                      ; 33      ;
; shotPosition_x[3][0]                      ; 50      ;
; shotPosition_x[4][10]                     ; 46      ;
; shotPosition_x[4][9]                      ; 32      ;
; shotPosition_x[4][8]                      ; 32      ;
; shotPosition_x[4][7]                      ; 32      ;
; shotPosition_x[4][4]                      ; 32      ;
; shotPosition_x[4][3]                      ; 32      ;
; shotPosition_x[4][2]                      ; 33      ;
; shotPosition_x[4][0]                      ; 50      ;
; shotPosition_x[5][10]                     ; 48      ;
; shotPosition_x[5][9]                      ; 32      ;
; shotPosition_x[5][8]                      ; 32      ;
; shotPosition_x[5][7]                      ; 32      ;
; shotPosition_x[5][4]                      ; 32      ;
; shotPosition_x[5][3]                      ; 32      ;
; shotPosition_x[5][2]                      ; 33      ;
; shotPosition_x[5][0]                      ; 50      ;
; shotPosition_x[6][10]                     ; 43      ;
; shotPosition_x[6][9]                      ; 32      ;
; shotPosition_x[6][8]                      ; 32      ;
; shotPosition_x[6][7]                      ; 32      ;
; shotPosition_x[6][4]                      ; 32      ;
; shotPosition_x[6][3]                      ; 32      ;
; shotPosition_x[6][2]                      ; 33      ;
; shotPosition_x[6][0]                      ; 50      ;
; shotPosition_y[6][10]                     ; 65      ;
; shotPosition_y[6][9]                      ; 33      ;
; shotPosition_y[6][8]                      ; 33      ;
; shotPosition_y[6][7]                      ; 33      ;
; shotPosition_y[6][4]                      ; 33      ;
; shotPosition_y[6][3]                      ; 33      ;
; shotPosition_y[6][2]                      ; 33      ;
; vga_controller:U2|row[0]                  ; 46      ;
; shotPosition_y[6][0]                      ; 62      ;
; shotPosition_y[5][10]                     ; 65      ;
; shotPosition_y[5][9]                      ; 34      ;
; shotPosition_y[5][8]                      ; 33      ;
; shotPosition_y[5][7]                      ; 34      ;
; shotPosition_y[5][4]                      ; 34      ;
; shotPosition_y[5][3]                      ; 33      ;
; shotPosition_y[5][2]                      ; 33      ;
; shotPosition_y[5][0]                      ; 62      ;
; shotPosition_y[4][10]                     ; 67      ;
; shotPosition_y[4][9]                      ; 36      ;
; shotPosition_y[4][8]                      ; 33      ;
; shotPosition_y[4][7]                      ; 35      ;
; shotPosition_y[4][4]                      ; 35      ;
; shotPosition_y[4][3]                      ; 33      ;
; shotPosition_y[4][2]                      ; 33      ;
; shotPosition_y[4][0]                      ; 62      ;
; shotPosition_y[3][10]                     ; 65      ;
; shotPosition_y[3][9]                      ; 33      ;
; shotPosition_y[3][8]                      ; 33      ;
; shotPosition_y[3][7]                      ; 33      ;
; shotPosition_y[3][4]                      ; 33      ;
; shotPosition_y[3][3]                      ; 33      ;
; shotPosition_y[3][2]                      ; 33      ;
; shotPosition_y[3][0]                      ; 62      ;
; shotPosition_y[2][10]                     ; 62      ;
; shotPosition_y[2][9]                      ; 33      ;
; shotPosition_y[2][8]                      ; 33      ;
; shotPosition_y[2][7]                      ; 33      ;
; shotPosition_y[2][4]                      ; 33      ;
; shotPosition_y[2][3]                      ; 33      ;
; shotPosition_y[2][2]                      ; 33      ;
; shotPosition_y[2][0]                      ; 62      ;
; shotPosition_y[1][10]                     ; 65      ;
; shotPosition_y[1][9]                      ; 33      ;
; shotPosition_y[1][8]                      ; 33      ;
; shotPosition_y[1][7]                      ; 34      ;
; shotPosition_y[1][4]                      ; 33      ;
; shotPosition_y[1][3]                      ; 33      ;
; shotPosition_y[1][2]                      ; 33      ;
; shotPosition_y[1][0]                      ; 62      ;
; shotPosition_x[0][10]                     ; 46      ;
; shotPosition_x[0][9]                      ; 33      ;
; Total number of inverted registers = 328* ;         ;
+-------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |PROJ0|\HZ60_Update:score_tmp[6]                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |PROJ0|enemySpeed[3]                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |PROJ0|spawnRate[6]                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |PROJ0|ADXL345_controller:U4|gsensor:U0|spi:u0|clk_counter[3] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |PROJ0|currentEnemyIndex[0]                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |PROJ0|currentShotIndex[0]                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |PROJ0|sounds_controller:U6|\sound:duration[1]                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |PROJ0|shotCounter[2]                                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |PROJ0|sounds_controller:U6|\sound:frequency_count[5]         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |PROJ0|ADXL345_controller:U4|gsensor:U0|spi:u0|count[1]       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |PROJ0|pauseCounter[7]                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |PROJ0|ADXL345_controller:U4|gsensor:U0|spi:u0|idlecount[3]   ;
; 8:1                ; 13 bits   ; 65 LEs        ; 52 LEs               ; 13 LEs                 ; Yes        ; |PROJ0|player_bottom[7]                                       ;
; 8:1                ; 13 bits   ; 65 LEs        ; 52 LEs               ; 13 LEs                 ; Yes        ; |PROJ0|player_left[7]                                         ;
; 10:1               ; 10 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |PROJ0|pulse_position[0]                                      ;
; 15:1               ; 3 bits    ; 30 LEs        ; 9 LEs                ; 21 LEs                 ; Yes        ; |PROJ0|enemyPosition_x[0][4]                                  ;
; 15:1               ; 3 bits    ; 30 LEs        ; 9 LEs                ; 21 LEs                 ; Yes        ; |PROJ0|enemyPosition_x[1][0]                                  ;
; 15:1               ; 3 bits    ; 30 LEs        ; 9 LEs                ; 21 LEs                 ; Yes        ; |PROJ0|enemyPosition_x[2][4]                                  ;
; 15:1               ; 3 bits    ; 30 LEs        ; 9 LEs                ; 21 LEs                 ; Yes        ; |PROJ0|enemyPosition_x[3][0]                                  ;
; 15:1               ; 3 bits    ; 30 LEs        ; 9 LEs                ; 21 LEs                 ; Yes        ; |PROJ0|enemyPosition_x[4][4]                                  ;
; 15:1               ; 3 bits    ; 30 LEs        ; 9 LEs                ; 21 LEs                 ; Yes        ; |PROJ0|enemyPosition_x[5][1]                                  ;
; 15:1               ; 3 bits    ; 30 LEs        ; 9 LEs                ; 21 LEs                 ; Yes        ; |PROJ0|enemyPosition_x[6][0]                                  ;
; 15:1               ; 3 bits    ; 30 LEs        ; 9 LEs                ; 21 LEs                 ; Yes        ; |PROJ0|enemyPosition_x[7][1]                                  ;
; 15:1               ; 3 bits    ; 30 LEs        ; 9 LEs                ; 21 LEs                 ; Yes        ; |PROJ0|enemyPosition_x[8][0]                                  ;
; 15:1               ; 3 bits    ; 30 LEs        ; 9 LEs                ; 21 LEs                 ; Yes        ; |PROJ0|enemyPosition_x[9][0]                                  ;
; 16:1               ; 3 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |PROJ0|shotPosition_x[0][1]                                   ;
; 16:1               ; 3 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |PROJ0|shotPosition_x[1][1]                                   ;
; 16:1               ; 3 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |PROJ0|shotPosition_x[2][1]                                   ;
; 16:1               ; 3 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |PROJ0|shotPosition_x[3][6]                                   ;
; 16:1               ; 3 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |PROJ0|shotPosition_x[4][6]                                   ;
; 16:1               ; 3 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |PROJ0|shotPosition_x[5][6]                                   ;
; 16:1               ; 3 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |PROJ0|shotPosition_x[6][6]                                   ;
; 25:1               ; 8 bits    ; 128 LEs       ; 16 LEs               ; 112 LEs                ; Yes        ; |PROJ0|invincible_counter[6]                                  ;
; 94:1               ; 8 bits    ; 496 LEs       ; 16 LEs               ; 480 LEs                ; Yes        ; |PROJ0|num_lives[5]                                           ;
; 95:1               ; 2 bits    ; 126 LEs       ; 110 LEs              ; 16 LEs                 ; Yes        ; |PROJ0|sound_effect[3]                                        ;
; 95:1               ; 2 bits    ; 126 LEs       ; 6 LEs                ; 120 LEs                ; Yes        ; |PROJ0|sound_effect[1]                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |PROJ0|spawnRate[2]                                           ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; Yes        ; |PROJ0|player_top[6]                                          ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; Yes        ; |PROJ0|player_left[3]                                         ;
; 15:1               ; 8 bits    ; 80 LEs        ; 24 LEs               ; 56 LEs                 ; Yes        ; |PROJ0|enemyPosition_x[0][9]                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 24 LEs               ; 56 LEs                 ; Yes        ; |PROJ0|enemyPosition_x[1][2]                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 24 LEs               ; 56 LEs                 ; Yes        ; |PROJ0|enemyPosition_x[2][3]                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 24 LEs               ; 56 LEs                 ; Yes        ; |PROJ0|enemyPosition_x[3][10]                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 24 LEs               ; 56 LEs                 ; Yes        ; |PROJ0|enemyPosition_x[4][3]                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 24 LEs               ; 56 LEs                 ; Yes        ; |PROJ0|enemyPosition_x[5][5]                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 24 LEs               ; 56 LEs                 ; Yes        ; |PROJ0|enemyPosition_x[6][8]                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 24 LEs               ; 56 LEs                 ; Yes        ; |PROJ0|enemyPosition_x[7][6]                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 24 LEs               ; 56 LEs                 ; Yes        ; |PROJ0|enemyPosition_x[8][2]                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 24 LEs               ; 56 LEs                 ; Yes        ; |PROJ0|enemyPosition_x[9][2]                                  ;
; 16:1               ; 8 bits    ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |PROJ0|shotPosition_x[0][2]                                   ;
; 16:1               ; 8 bits    ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |PROJ0|shotPosition_x[1][9]                                   ;
; 16:1               ; 8 bits    ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |PROJ0|shotPosition_x[2][2]                                   ;
; 16:1               ; 8 bits    ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |PROJ0|shotPosition_x[3][0]                                   ;
; 16:1               ; 8 bits    ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |PROJ0|shotPosition_x[4][4]                                   ;
; 16:1               ; 8 bits    ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |PROJ0|shotPosition_x[5][0]                                   ;
; 16:1               ; 8 bits    ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |PROJ0|shotPosition_x[6][2]                                   ;
; 94:1               ; 2 bits    ; 124 LEs       ; 4 LEs                ; 120 LEs                ; Yes        ; |PROJ0|num_lives[1]                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |PROJ0|vga_controller:U2|v_count                              ;
; 7:1                ; 11 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; No         ; |PROJ0|Mux28                                                  ;
; 10:1               ; 11 bits   ; 66 LEs        ; 66 LEs               ; 0 LEs                  ; No         ; |PROJ0|Mux0                                                   ;
; 16:1               ; 22 bits   ; 220 LEs       ; 88 LEs               ; 132 LEs                ; No         ; |PROJ0|sounds_controller:U6|sound_duration                    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; No         ; |PROJ0|sounds_controller:U6|frequency_count                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |PROJ0|sounds_controller:U6|sound_frequency                   ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |PROJ0|score_tmp                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |PROJ0|ADXL345_controller:U4|gsensor:U0|spi:u0|Selector3      ;
; 8:1                ; 6 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; No         ; |PROJ0|ADXL345_controller:U4|gsensor:U0|Selector0             ;
; 15:1               ; 27 bits   ; 270 LEs       ; 162 LEs              ; 108 LEs                ; No         ; |PROJ0|sounds_controller:U6|sound_frequency                   ;
; 23:1               ; 3 bits    ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; No         ; |PROJ0|hw_image_generator:U3|red[2]                           ;
; 27:1               ; 2 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |PROJ0|hw_image_generator:U3|blue[0]                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_pll_25_175:U1|altpll:altpll_component ;
+-------------------------------+----------------------------------+---------------------+
; Parameter Name                ; Value                            ; Type                ;
+-------------------------------+----------------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                           ; Untyped             ;
; PLL_TYPE                      ; AUTO                             ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=vga_pll_25_175 ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                              ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                             ; Untyped             ;
; SCAN_CHAIN                    ; LONG                             ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                           ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                            ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                                ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                               ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                                ; Untyped             ;
; LOCK_HIGH                     ; 1                                ; Untyped             ;
; LOCK_LOW                      ; 1                                ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                                ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                                ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                              ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                              ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                              ; Untyped             ;
; SKIP_VCO                      ; OFF                              ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                                ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                             ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                          ; Untyped             ;
; BANDWIDTH                     ; 0                                ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                             ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                                ; Untyped             ;
; DOWN_SPREAD                   ; 0                                ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                              ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                              ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                                ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                                ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                                ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                                ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                                ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                                ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                                ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                                ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 1                                ; Untyped             ;
; CLK0_MULTIPLY_BY              ; 74                               ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                                ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                                ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                                ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                                ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                                ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                                ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                                ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                                ; Untyped             ;
; CLK1_DIVIDE_BY                ; 1                                ; Untyped             ;
; CLK0_DIVIDE_BY                ; 147                              ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK0_DUTY_CYCLE               ; 50                               ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                            ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                           ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                           ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                           ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                                ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                                ; Untyped             ;
; DPA_DIVIDER                   ; 0                                ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                                ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                                ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                                ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                                ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                                ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                                ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                                ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                                ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                                ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                                ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                                ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                                ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                                ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                                ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                                ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                                ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                               ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                               ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                               ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                               ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                                ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                                ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                ; Untyped             ;
; VCO_MIN                       ; 0                                ; Untyped             ;
; VCO_MAX                       ; 0                                ; Untyped             ;
; VCO_CENTER                    ; 0                                ; Untyped             ;
; PFD_MIN                       ; 0                                ; Untyped             ;
; PFD_MAX                       ; 0                                ; Untyped             ;
; M_INITIAL                     ; 0                                ; Untyped             ;
; M                             ; 0                                ; Untyped             ;
; N                             ; 1                                ; Untyped             ;
; M2                            ; 1                                ; Untyped             ;
; N2                            ; 1                                ; Untyped             ;
; SS                            ; 1                                ; Untyped             ;
; C0_HIGH                       ; 0                                ; Untyped             ;
; C1_HIGH                       ; 0                                ; Untyped             ;
; C2_HIGH                       ; 0                                ; Untyped             ;
; C3_HIGH                       ; 0                                ; Untyped             ;
; C4_HIGH                       ; 0                                ; Untyped             ;
; C5_HIGH                       ; 0                                ; Untyped             ;
; C6_HIGH                       ; 0                                ; Untyped             ;
; C7_HIGH                       ; 0                                ; Untyped             ;
; C8_HIGH                       ; 0                                ; Untyped             ;
; C9_HIGH                       ; 0                                ; Untyped             ;
; C0_LOW                        ; 0                                ; Untyped             ;
; C1_LOW                        ; 0                                ; Untyped             ;
; C2_LOW                        ; 0                                ; Untyped             ;
; C3_LOW                        ; 0                                ; Untyped             ;
; C4_LOW                        ; 0                                ; Untyped             ;
; C5_LOW                        ; 0                                ; Untyped             ;
; C6_LOW                        ; 0                                ; Untyped             ;
; C7_LOW                        ; 0                                ; Untyped             ;
; C8_LOW                        ; 0                                ; Untyped             ;
; C9_LOW                        ; 0                                ; Untyped             ;
; C0_INITIAL                    ; 0                                ; Untyped             ;
; C1_INITIAL                    ; 0                                ; Untyped             ;
; C2_INITIAL                    ; 0                                ; Untyped             ;
; C3_INITIAL                    ; 0                                ; Untyped             ;
; C4_INITIAL                    ; 0                                ; Untyped             ;
; C5_INITIAL                    ; 0                                ; Untyped             ;
; C6_INITIAL                    ; 0                                ; Untyped             ;
; C7_INITIAL                    ; 0                                ; Untyped             ;
; C8_INITIAL                    ; 0                                ; Untyped             ;
; C9_INITIAL                    ; 0                                ; Untyped             ;
; C0_MODE                       ; BYPASS                           ; Untyped             ;
; C1_MODE                       ; BYPASS                           ; Untyped             ;
; C2_MODE                       ; BYPASS                           ; Untyped             ;
; C3_MODE                       ; BYPASS                           ; Untyped             ;
; C4_MODE                       ; BYPASS                           ; Untyped             ;
; C5_MODE                       ; BYPASS                           ; Untyped             ;
; C6_MODE                       ; BYPASS                           ; Untyped             ;
; C7_MODE                       ; BYPASS                           ; Untyped             ;
; C8_MODE                       ; BYPASS                           ; Untyped             ;
; C9_MODE                       ; BYPASS                           ; Untyped             ;
; C0_PH                         ; 0                                ; Untyped             ;
; C1_PH                         ; 0                                ; Untyped             ;
; C2_PH                         ; 0                                ; Untyped             ;
; C3_PH                         ; 0                                ; Untyped             ;
; C4_PH                         ; 0                                ; Untyped             ;
; C5_PH                         ; 0                                ; Untyped             ;
; C6_PH                         ; 0                                ; Untyped             ;
; C7_PH                         ; 0                                ; Untyped             ;
; C8_PH                         ; 0                                ; Untyped             ;
; C9_PH                         ; 0                                ; Untyped             ;
; L0_HIGH                       ; 1                                ; Untyped             ;
; L1_HIGH                       ; 1                                ; Untyped             ;
; G0_HIGH                       ; 1                                ; Untyped             ;
; G1_HIGH                       ; 1                                ; Untyped             ;
; G2_HIGH                       ; 1                                ; Untyped             ;
; G3_HIGH                       ; 1                                ; Untyped             ;
; E0_HIGH                       ; 1                                ; Untyped             ;
; E1_HIGH                       ; 1                                ; Untyped             ;
; E2_HIGH                       ; 1                                ; Untyped             ;
; E3_HIGH                       ; 1                                ; Untyped             ;
; L0_LOW                        ; 1                                ; Untyped             ;
; L1_LOW                        ; 1                                ; Untyped             ;
; G0_LOW                        ; 1                                ; Untyped             ;
; G1_LOW                        ; 1                                ; Untyped             ;
; G2_LOW                        ; 1                                ; Untyped             ;
; G3_LOW                        ; 1                                ; Untyped             ;
; E0_LOW                        ; 1                                ; Untyped             ;
; E1_LOW                        ; 1                                ; Untyped             ;
; E2_LOW                        ; 1                                ; Untyped             ;
; E3_LOW                        ; 1                                ; Untyped             ;
; L0_INITIAL                    ; 1                                ; Untyped             ;
; L1_INITIAL                    ; 1                                ; Untyped             ;
; G0_INITIAL                    ; 1                                ; Untyped             ;
; G1_INITIAL                    ; 1                                ; Untyped             ;
; G2_INITIAL                    ; 1                                ; Untyped             ;
; G3_INITIAL                    ; 1                                ; Untyped             ;
; E0_INITIAL                    ; 1                                ; Untyped             ;
; E1_INITIAL                    ; 1                                ; Untyped             ;
; E2_INITIAL                    ; 1                                ; Untyped             ;
; E3_INITIAL                    ; 1                                ; Untyped             ;
; L0_MODE                       ; BYPASS                           ; Untyped             ;
; L1_MODE                       ; BYPASS                           ; Untyped             ;
; G0_MODE                       ; BYPASS                           ; Untyped             ;
; G1_MODE                       ; BYPASS                           ; Untyped             ;
; G2_MODE                       ; BYPASS                           ; Untyped             ;
; G3_MODE                       ; BYPASS                           ; Untyped             ;
; E0_MODE                       ; BYPASS                           ; Untyped             ;
; E1_MODE                       ; BYPASS                           ; Untyped             ;
; E2_MODE                       ; BYPASS                           ; Untyped             ;
; E3_MODE                       ; BYPASS                           ; Untyped             ;
; L0_PH                         ; 0                                ; Untyped             ;
; L1_PH                         ; 0                                ; Untyped             ;
; G0_PH                         ; 0                                ; Untyped             ;
; G1_PH                         ; 0                                ; Untyped             ;
; G2_PH                         ; 0                                ; Untyped             ;
; G3_PH                         ; 0                                ; Untyped             ;
; E0_PH                         ; 0                                ; Untyped             ;
; E1_PH                         ; 0                                ; Untyped             ;
; E2_PH                         ; 0                                ; Untyped             ;
; E3_PH                         ; 0                                ; Untyped             ;
; M_PH                          ; 0                                ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                              ; Untyped             ;
; CLK0_COUNTER                  ; G0                               ; Untyped             ;
; CLK1_COUNTER                  ; G0                               ; Untyped             ;
; CLK2_COUNTER                  ; G0                               ; Untyped             ;
; CLK3_COUNTER                  ; G0                               ; Untyped             ;
; CLK4_COUNTER                  ; G0                               ; Untyped             ;
; CLK5_COUNTER                  ; G0                               ; Untyped             ;
; CLK6_COUNTER                  ; E0                               ; Untyped             ;
; CLK7_COUNTER                  ; E1                               ; Untyped             ;
; CLK8_COUNTER                  ; E2                               ; Untyped             ;
; CLK9_COUNTER                  ; E3                               ; Untyped             ;
; L0_TIME_DELAY                 ; 0                                ; Untyped             ;
; L1_TIME_DELAY                 ; 0                                ; Untyped             ;
; G0_TIME_DELAY                 ; 0                                ; Untyped             ;
; G1_TIME_DELAY                 ; 0                                ; Untyped             ;
; G2_TIME_DELAY                 ; 0                                ; Untyped             ;
; G3_TIME_DELAY                 ; 0                                ; Untyped             ;
; E0_TIME_DELAY                 ; 0                                ; Untyped             ;
; E1_TIME_DELAY                 ; 0                                ; Untyped             ;
; E2_TIME_DELAY                 ; 0                                ; Untyped             ;
; E3_TIME_DELAY                 ; 0                                ; Untyped             ;
; M_TIME_DELAY                  ; 0                                ; Untyped             ;
; N_TIME_DELAY                  ; 0                                ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                               ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                               ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                               ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                               ; Untyped             ;
; ENABLE0_COUNTER               ; L0                               ; Untyped             ;
; ENABLE1_COUNTER               ; L0                               ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                                ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                        ; Untyped             ;
; LOOP_FILTER_C                 ; 5                                ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                             ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                             ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                             ; Untyped             ;
; VCO_POST_SCALE                ; 0                                ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                           ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                        ; Untyped             ;
; PORT_CLK1                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED                      ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                        ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED                      ; Untyped             ;
; PORT_ARESET                   ; PORT_UNUSED                      ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED                      ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_LOCKED                   ; PORT_UNUSED                      ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                      ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED                      ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED                      ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED                      ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                      ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                ; Untyped             ;
; M_TEST_SOURCE                 ; 5                                ; Untyped             ;
; C0_TEST_SOURCE                ; 5                                ; Untyped             ;
; C1_TEST_SOURCE                ; 5                                ; Untyped             ;
; C2_TEST_SOURCE                ; 5                                ; Untyped             ;
; C3_TEST_SOURCE                ; 5                                ; Untyped             ;
; C4_TEST_SOURCE                ; 5                                ; Untyped             ;
; C5_TEST_SOURCE                ; 5                                ; Untyped             ;
; C6_TEST_SOURCE                ; 5                                ; Untyped             ;
; C7_TEST_SOURCE                ; 5                                ; Untyped             ;
; C8_TEST_SOURCE                ; 5                                ; Untyped             ;
; C9_TEST_SOURCE                ; 5                                ; Untyped             ;
; CBXI_PARAMETER                ; vga_pll_25_175_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                             ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                                ; Untyped             ;
; WIDTH_CLOCK                   ; 5                                ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                              ; Untyped             ;
; DEVICE_FAMILY                 ; MAX 10                           ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                           ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                              ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                               ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                              ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                               ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                              ; IGNORE_CASCADE      ;
+-------------------------------+----------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:U2 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; h_pulse        ; 96    ; Signed Integer                        ;
; h_bp           ; 48    ; Signed Integer                        ;
; h_pixels       ; 640   ; Signed Integer                        ;
; h_fp           ; 16    ; Signed Integer                        ;
; h_pol          ; '0'   ; Enumerated                            ;
; v_pulse        ; 2     ; Signed Integer                        ;
; v_bp           ; 33    ; Signed Integer                        ;
; v_pixels       ; 480   ; Signed Integer                        ;
; v_fp           ; 10    ; Signed Integer                        ;
; v_pol          ; '0'   ; Enumerated                            ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADXL345_controller:U4|gsensor:U0 ;
+------------------+----------+-------------------------------------------------+
; Parameter Name   ; Value    ; Type                                            ;
+------------------+----------+-------------------------------------------------+
; CLK_FREQUENCY    ; 50000000 ; Signed Integer                                  ;
; SPI_FREQUENCY    ; 2000000  ; Signed Integer                                  ;
; IDLE_NS          ; 200      ; Signed Integer                                  ;
; UPDATE_FREQUENCY ; 50       ; Signed Integer                                  ;
+------------------+----------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADXL345_controller:U4|gsensor:U0|spi:u0 ;
+----------------+----------+----------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                     ;
+----------------+----------+----------------------------------------------------------+
; DATASIZE       ; 8        ; Signed Integer                                           ;
; CLK_FREQUENCY  ; 50000000 ; Signed Integer                                           ;
; SPI_FREQUENCY  ; 2000000  ; Signed Integer                                           ;
; IDLE_NS        ; 200      ; Signed Integer                                           ;
+----------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                                      ;
; LPM_WIDTHD             ; 14             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_avl ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                                      ;
; LPM_WIDTHD             ; 17             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_gnl ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                                      ;
; LPM_WIDTHD             ; 17             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_gnl ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                                      ;
; LPM_WIDTHD             ; 10             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_6vl ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_divide:Mod2 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                                      ;
; LPM_WIDTHD             ; 17             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_gnl ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_divide:Mod3 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                                      ;
; LPM_WIDTHD             ; 17             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_gnl ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_divide:Div2 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                                      ;
; LPM_WIDTHD             ; 7              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_stl ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_divide:Mod4 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                                      ;
; LPM_WIDTHD             ; 17             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_gnl ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_divide:Mod5 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                                      ;
; LPM_WIDTHD             ; 17             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_gnl ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_divide:Div3 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                                      ;
; LPM_WIDTHD             ; 4              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_ptl ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_divide:Mod6 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                                      ;
; LPM_WIDTHD             ; 17             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_gnl ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_divide:Mod7 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                                      ;
; LPM_WIDTHD             ; 17             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_gnl ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sounds_controller:U6|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                     ;
; LPM_WIDTHD             ; 3              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                     ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_dbo ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sounds_controller:U6|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                     ;
; LPM_WIDTHD             ; 3              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                     ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_dbo ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                ;
; LPM_WIDTHD             ; 13             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_9vl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                ;
; LPM_WIDTHD             ; 13             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_9vl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                              ;
+-------------------------------+-------------------------------------------+
; Name                          ; Value                                     ;
+-------------------------------+-------------------------------------------+
; Number of entity instances    ; 1                                         ;
; Entity Instance               ; vga_pll_25_175:U1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                    ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
+-------------------------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADXL345_controller:U4"                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_n        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; data_valid     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_x[15..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_x[10..8]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_x[3..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_y[15..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_y[10..8]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_y[3..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_z         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:U2"                                                                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_n        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; column[31..11] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; row[31..11]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_blank        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_sync         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 34                          ;
; cycloneiii_ff         ; 854                         ;
;     ENA               ; 381                         ;
;     ENA SCLR          ; 41                          ;
;     ENA SLD           ; 1                           ;
;     plain             ; 431                         ;
; cycloneiii_io_obuf    ; 2                           ;
; cycloneiii_lcell_comb ; 26396                       ;
;     arith             ; 10851                       ;
;         1 data inputs ; 42                          ;
;         2 data inputs ; 5584                        ;
;         3 data inputs ; 5225                        ;
;     normal            ; 15545                       ;
;         0 data inputs ; 196                         ;
;         1 data inputs ; 454                         ;
;         2 data inputs ; 2083                        ;
;         3 data inputs ; 5863                        ;
;         4 data inputs ; 6949                        ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 308.70                      ;
; Average LUT depth     ; 171.88                      ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:03:59     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sun Nov 21 19:52:38 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PROJ0 -c PROJ0
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file components/clk_50mhz_to_60hz.vhd
    Info (12022): Found design unit 1: CLK_50MHZ_to_60HZ-CLK_50MHZ_to_60HZ_ARCH File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/CLK_50MHZ_to_60HZ.vhd Line: 9
    Info (12023): Found entity 1: CLK_50MHZ_to_60HZ File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/CLK_50MHZ_to_60HZ.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file components/tilt_control/spi.sv
    Info (12023): Found entity 1: spi File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/spi.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file components/tilt_control/gsensor.sv
    Info (12023): Found entity 1: gsensor File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/gsensor.sv Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file components/tilt_control/adxl345_controller.vhd
    Info (12022): Found design unit 1: ADXL345_controller-ADXL345_controller_structural File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/ADXL345_controller.vhd Line: 26
    Info (12023): Found entity 1: ADXL345_controller File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/ADXL345_controller.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file components/vga_pll_25_175.vhd
    Info (12022): Found design unit 1: vga_pll_25_175-SYN File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/vga_pll_25_175.vhd Line: 51
    Info (12023): Found entity 1: vga_pll_25_175 File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/vga_pll_25_175.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file components/vga_controller.vhd
    Info (12022): Found design unit 1: vga_controller-behavior File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/vga_controller.vhd Line: 52
    Info (12023): Found entity 1: vga_controller File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/vga_controller.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file components/hw_image_generator.vhd
    Info (12022): Found design unit 1: hw_image_generator-behavior File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 65
    Info (12023): Found entity 1: hw_image_generator File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 36
Info (12021): Found 3 design units, including 1 entities, in source file proj0.vhd
    Info (12022): Found design unit 1: my_types File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd Line: 7
    Info (12022): Found design unit 2: PROJ0-PROJ0_ARCH File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd Line: 49
    Info (12023): Found entity 1: PROJ0 File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file components/sounds.vhd
    Info (12022): Found design unit 1: sounds_controller-sounds_controller_arch File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd Line: 11
    Info (12023): Found entity 1: sounds_controller File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd Line: 4
Info (12127): Elaborating entity "PROJ0" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at PROJ0.vhd(141): used explicit default value for signal "spawnPositions" because signal was never assigned a value File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd Line: 141
Warning (10540): VHDL Signal Declaration warning at PROJ0.vhd(144): used explicit default value for signal "enemySizes" because signal was never assigned a value File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd Line: 144
Warning (10540): VHDL Signal Declaration warning at PROJ0.vhd(147): used explicit default value for signal "maxEnemyIndex" because signal was never assigned a value File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd Line: 147
Warning (10540): VHDL Signal Declaration warning at PROJ0.vhd(148): used explicit default value for signal "maxSizeIndex" because signal was never assigned a value File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd Line: 148
Warning (10540): VHDL Signal Declaration warning at PROJ0.vhd(149): used explicit default value for signal "maxSpawnIndex" because signal was never assigned a value File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd Line: 149
Warning (10540): VHDL Signal Declaration warning at PROJ0.vhd(150): used explicit default value for signal "maxShotIndex" because signal was never assigned a value File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd Line: 150
Warning (10540): VHDL Signal Declaration warning at PROJ0.vhd(151): used explicit default value for signal "maxShotCounter" because signal was never assigned a value File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd Line: 151
Warning (10036): Verilog HDL or VHDL warning at PROJ0.vhd(155): object "data_z" assigned a value but never read File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd Line: 155
Warning (10036): Verilog HDL or VHDL warning at PROJ0.vhd(169): object "player_face_right" assigned a value but never read File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd Line: 169
Info (12128): Elaborating entity "vga_pll_25_175" for hierarchy "vga_pll_25_175:U1" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd Line: 187
Info (12128): Elaborating entity "altpll" for hierarchy "vga_pll_25_175:U1|altpll:altpll_component" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/vga_pll_25_175.vhd Line: 133
Info (12130): Elaborated megafunction instantiation "vga_pll_25_175:U1|altpll:altpll_component" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/vga_pll_25_175.vhd Line: 133
Info (12133): Instantiated megafunction "vga_pll_25_175:U1|altpll:altpll_component" with the following parameter: File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/vga_pll_25_175.vhd Line: 133
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "147"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "74"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=vga_pll_25_175"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/vga_pll_25_175_altpll.v
    Info (12023): Found entity 1: vga_pll_25_175_altpll File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/vga_pll_25_175_altpll.v Line: 30
Info (12128): Elaborating entity "vga_pll_25_175_altpll" for hierarchy "vga_pll_25_175:U1|altpll:altpll_component|vga_pll_25_175_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:U2" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd Line: 188
Info (12128): Elaborating entity "hw_image_generator" for hierarchy "hw_image_generator:U3" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd Line: 189
Warning (10540): VHDL Signal Declaration warning at hw_image_generator.vhd(68): used explicit default value for signal "maxEnemyIndex" because signal was never assigned a value File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 68
Warning (10540): VHDL Signal Declaration warning at hw_image_generator.vhd(69): used explicit default value for signal "maxShotIndex" because signal was never assigned a value File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 69
Warning (10540): VHDL Signal Declaration warning at hw_image_generator.vhd(71): used explicit default value for signal "seg1" because signal was never assigned a value File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 71
Warning (10540): VHDL Signal Declaration warning at hw_image_generator.vhd(72): used explicit default value for signal "seg2" because signal was never assigned a value File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 72
Warning (10540): VHDL Signal Declaration warning at hw_image_generator.vhd(73): used explicit default value for signal "seg3" because signal was never assigned a value File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 73
Warning (10540): VHDL Signal Declaration warning at hw_image_generator.vhd(74): used explicit default value for signal "seg4" because signal was never assigned a value File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 74
Warning (10540): VHDL Signal Declaration warning at hw_image_generator.vhd(75): used explicit default value for signal "seg5" because signal was never assigned a value File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 75
Warning (10540): VHDL Signal Declaration warning at hw_image_generator.vhd(76): used explicit default value for signal "seg6" because signal was never assigned a value File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 76
Warning (10540): VHDL Signal Declaration warning at hw_image_generator.vhd(77): used explicit default value for signal "seg7" because signal was never assigned a value File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 77
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(105): signal "seg1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 105
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(105): signal "score10k" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 105
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(106): signal "seg1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 106
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(106): signal "score10k" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 106
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(107): signal "seg1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 107
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(107): signal "score10k" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 107
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(109): signal "seg1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 109
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(109): signal "score1k" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 109
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(110): signal "seg1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 110
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(110): signal "score1k" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 110
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(111): signal "seg1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 111
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(111): signal "score1k" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 111
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(113): signal "seg1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 113
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(113): signal "scoreHund" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 113
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(114): signal "seg1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 114
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(114): signal "scoreHund" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 114
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(115): signal "seg1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 115
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(115): signal "scoreHund" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 115
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(117): signal "seg1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 117
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(117): signal "scoreTen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 117
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(118): signal "seg1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 118
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(118): signal "scoreTen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 118
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(119): signal "seg1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 119
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(119): signal "scoreTen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 119
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(121): signal "seg1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 121
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(121): signal "scoreOne" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 121
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(122): signal "seg1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 122
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(122): signal "scoreOne" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 122
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(123): signal "seg1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 123
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(123): signal "scoreOne" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 123
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(129): signal "seg2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 129
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(129): signal "score10k" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 129
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(130): signal "seg2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 130
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(130): signal "score10k" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 130
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(131): signal "seg2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 131
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(131): signal "score10k" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 131
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(133): signal "seg2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 133
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(133): signal "score1k" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 133
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(134): signal "seg2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 134
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(134): signal "score1k" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 134
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(135): signal "seg2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 135
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(135): signal "score1k" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 135
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(137): signal "seg2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 137
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(137): signal "scoreHund" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 137
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(138): signal "seg2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 138
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(138): signal "scoreHund" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 138
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(139): signal "seg2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 139
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(139): signal "scoreHund" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 139
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(141): signal "seg2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 141
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(141): signal "scoreTen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 141
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(142): signal "seg2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 142
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(142): signal "scoreTen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 142
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(143): signal "seg2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 143
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(143): signal "scoreTen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 143
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(145): signal "seg2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 145
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(145): signal "scoreOne" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 145
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(146): signal "seg2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 146
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(146): signal "scoreOne" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 146
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(147): signal "seg2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 147
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(147): signal "scoreOne" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 147
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(153): signal "seg3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 153
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(153): signal "score10k" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 153
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(154): signal "seg3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 154
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(154): signal "score10k" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 154
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(155): signal "seg3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 155
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(155): signal "score10k" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 155
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(157): signal "seg3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 157
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(157): signal "score1k" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 157
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(158): signal "seg3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 158
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(158): signal "score1k" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 158
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(159): signal "seg3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 159
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(159): signal "score1k" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 159
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(161): signal "seg3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 161
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(161): signal "scoreHund" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 161
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(162): signal "seg3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 162
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(162): signal "scoreHund" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 162
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(163): signal "seg3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 163
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(163): signal "scoreHund" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 163
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(165): signal "seg3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 165
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(165): signal "scoreTen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 165
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(166): signal "seg3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 166
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(166): signal "scoreTen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 166
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(167): signal "seg3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 167
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(167): signal "scoreTen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 167
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(169): signal "seg3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 169
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(169): signal "scoreOne" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 169
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(170): signal "seg3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 170
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(170): signal "scoreOne" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 170
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(171): signal "seg3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 171
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(171): signal "scoreOne" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 171
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(177): signal "seg4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 177
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(177): signal "score10k" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 177
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(178): signal "seg4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 178
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(178): signal "score10k" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 178
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(179): signal "seg4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 179
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(179): signal "score10k" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 179
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(181): signal "seg4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 181
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(181): signal "score1k" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 181
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(182): signal "seg4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 182
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(182): signal "score1k" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 182
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(183): signal "seg4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 183
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(183): signal "score1k" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 183
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(185): signal "seg4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 185
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(185): signal "scoreHund" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 185
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(186): signal "seg4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 186
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(186): signal "scoreHund" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 186
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(187): signal "seg4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 187
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(187): signal "scoreHund" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 187
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(189): signal "seg4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 189
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(189): signal "scoreTen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 189
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(190): signal "seg4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 190
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(190): signal "scoreTen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 190
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(191): signal "seg4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 191
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(191): signal "scoreTen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 191
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(193): signal "seg4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 193
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(193): signal "scoreOne" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 193
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(194): signal "seg4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 194
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(194): signal "scoreOne" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 194
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(195): signal "seg4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 195
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(195): signal "scoreOne" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 195
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(201): signal "seg5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 201
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(201): signal "score10k" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 201
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(202): signal "seg5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 202
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(202): signal "score10k" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 202
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(203): signal "seg5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 203
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(203): signal "score10k" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 203
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(205): signal "seg5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 205
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(205): signal "score1k" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 205
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(206): signal "seg5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 206
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(206): signal "score1k" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 206
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(207): signal "seg5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 207
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(207): signal "score1k" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 207
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(209): signal "seg5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 209
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(209): signal "scoreHund" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 209
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(210): signal "seg5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 210
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(210): signal "scoreHund" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 210
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(211): signal "seg5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 211
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(211): signal "scoreHund" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 211
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(213): signal "seg5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 213
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(213): signal "scoreTen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 213
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(214): signal "seg5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 214
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(214): signal "scoreTen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 214
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(215): signal "seg5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 215
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(215): signal "scoreTen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 215
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(217): signal "seg5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 217
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(217): signal "scoreOne" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 217
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(218): signal "seg5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 218
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(218): signal "scoreOne" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 218
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(219): signal "seg5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 219
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(219): signal "scoreOne" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 219
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(225): signal "seg6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 225
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(225): signal "score10k" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 225
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(226): signal "seg6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 226
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(226): signal "score10k" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 226
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(227): signal "seg6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 227
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(227): signal "score10k" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 227
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(229): signal "seg6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 229
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(229): signal "score1k" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 229
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(230): signal "seg6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 230
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(230): signal "score1k" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 230
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(231): signal "seg6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 231
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(231): signal "score1k" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 231
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(233): signal "seg6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 233
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(233): signal "scoreHund" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 233
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(234): signal "seg6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 234
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(234): signal "scoreHund" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 234
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(235): signal "seg6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 235
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(235): signal "scoreHund" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 235
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(237): signal "seg6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 237
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(237): signal "scoreTen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 237
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(238): signal "seg6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 238
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(238): signal "scoreTen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 238
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(239): signal "seg6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 239
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(239): signal "scoreTen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 239
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(241): signal "seg6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 241
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(241): signal "scoreOne" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 241
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(242): signal "seg6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 242
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(242): signal "scoreOne" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 242
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(243): signal "seg6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 243
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(243): signal "scoreOne" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 243
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(249): signal "seg7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 249
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(249): signal "score10k" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 249
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(250): signal "seg7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 250
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(250): signal "score10k" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 250
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(251): signal "seg7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 251
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(251): signal "score10k" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 251
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(253): signal "seg7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 253
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(253): signal "score1k" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 253
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(254): signal "seg7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 254
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(254): signal "score1k" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 254
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(255): signal "seg7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 255
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(255): signal "score1k" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 255
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(257): signal "seg7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 257
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(257): signal "scoreHund" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 257
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(258): signal "seg7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 258
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(258): signal "scoreHund" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 258
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(259): signal "seg7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 259
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(259): signal "scoreHund" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 259
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(261): signal "seg7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 261
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(261): signal "scoreTen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 261
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(262): signal "seg7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 262
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(262): signal "scoreTen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 262
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(263): signal "seg7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 263
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(263): signal "scoreTen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 263
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(265): signal "seg7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 265
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(265): signal "scoreOne" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 265
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(266): signal "seg7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 266
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(266): signal "scoreOne" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 266
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(267): signal "seg7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 267
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(267): signal "scoreOne" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 267
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(271): signal "player_face_right" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 271
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(272): signal "player_top" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 272
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(272): signal "player_bottom" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 272
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(273): signal "player_left" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 273
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(273): signal "player_right" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 273
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(274): signal "player_top" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 274
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(274): signal "player_left" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 274
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(275): signal "player_Blink" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 275
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(291): signal "player_face_right" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 291
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(292): signal "player_top" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 292
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(292): signal "player_bottom" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 292
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(293): signal "player_left" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 293
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(293): signal "player_right" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 293
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(294): signal "player_top" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 294
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(294): signal "player_right" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 294
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(295): signal "player_Blink" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 295
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(313): signal "player_Blink" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 313
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(314): signal "player_top" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 314
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(314): signal "player_bottom" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 314
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(315): signal "player_face_right" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 315
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(316): signal "exhaust_level" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 316
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(317): signal "player_left" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 317
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(322): signal "exhaust_level" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 322
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(323): signal "player_left" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 323
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(328): signal "exhaust_level" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 328
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(329): signal "player_left" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 329
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(336): signal "exhaust_level" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 336
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(337): signal "player_right" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 337
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(342): signal "exhaust_level" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 342
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(343): signal "player_right" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 343
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(348): signal "exhaust_level" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 348
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(349): signal "player_right" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 349
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(359): signal "player_face_right" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 359
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(360): signal "player_top" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 360
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(360): signal "player_bottom" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 360
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(361): signal "pulse_position" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 361
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(368): signal "player_top" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 368
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(368): signal "player_bottom" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 368
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(369): signal "pulse_position" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 369
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(378): signal "num_lives" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 378
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(392): signal "num_lives" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 392
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(406): signal "num_lives" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 406
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(420): signal "maxEnemyIndex" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 420
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(421): signal "enemyPosition_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 421
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(421): signal "enemySize" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 421
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(422): signal "enemyPosition_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 422
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(422): signal "enemySize" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 422
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(423): signal "maxEnemyIndex" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 423
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(427): signal "maxEnemyIndex" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 427
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(431): signal "maxEnemyIndex" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 431
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(435): signal "maxEnemyIndex" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 435
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(439): signal "maxEnemyIndex" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 439
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(452): signal "maxShotIndex" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 452
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(453): signal "shotPosition_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 453
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(454): signal "shotDirection" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 454
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(455): signal "shotPosition_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 455
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(459): signal "shotPosition_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 459
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(463): signal "shotPosition_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 463
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(469): signal "shotPosition_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 469
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(473): signal "shotPosition_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 473
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(477): signal "shotPosition_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 477
Info (12128): Elaborating entity "ADXL345_controller" for hierarchy "ADXL345_controller:U4" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd Line: 190
Info (12128): Elaborating entity "gsensor" for hierarchy "ADXL345_controller:U4|gsensor:U0" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/ADXL345_controller.vhd Line: 47
Warning (10230): Verilog HDL assignment warning at gsensor.sv(28): truncated value with size 32 to match size of target (20) File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/gsensor.sv Line: 28
Warning (10230): Verilog HDL assignment warning at gsensor.sv(266): truncated value with size 8 to match size of target (6) File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/gsensor.sv Line: 266
Warning (10030): Net "spi_program.data_a.opcode" at gsensor.sv(84) has no driver or initial value, using a default initial value '0' File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/gsensor.sv Line: 84
Warning (10030): Net "spi_program.data_a.immediate" at gsensor.sv(84) has no driver or initial value, using a default initial value '0' File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/gsensor.sv Line: 84
Warning (10030): Net "spi_program.waddr_a" at gsensor.sv(84) has no driver or initial value, using a default initial value '0' File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/gsensor.sv Line: 84
Warning (10030): Net "spi_program.we_a" at gsensor.sv(84) has no driver or initial value, using a default initial value '0' File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/gsensor.sv Line: 84
Info (12128): Elaborating entity "spi" for hierarchy "ADXL345_controller:U4|gsensor:U0|spi:u0" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/gsensor.sv Line: 180
Warning (10230): Verilog HDL assignment warning at spi.sv(47): truncated value with size 32 to match size of target (4) File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/spi.sv Line: 47
Warning (10230): Verilog HDL assignment warning at spi.sv(156): truncated value with size 32 to match size of target (3) File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/spi.sv Line: 156
Warning (10230): Verilog HDL assignment warning at spi.sv(204): truncated value with size 64 to match size of target (4) File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/spi.sv Line: 204
Info (12128): Elaborating entity "CLK_50MHZ_to_60HZ" for hierarchy "CLK_50MHZ_to_60HZ:U5" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd Line: 191
Warning (10492): VHDL Process Statement warning at CLK_50MHZ_to_60HZ.vhd(23): signal "tmp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/CLK_50MHZ_to_60HZ.vhd Line: 23
Info (12128): Elaborating entity "sounds_controller" for hierarchy "sounds_controller:U6" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd Line: 192
Warning (10540): VHDL Signal Declaration warning at sounds.vhd(13): used explicit default value for signal "sound1_frequency" because signal was never assigned a value File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd Line: 13
Warning (10540): VHDL Signal Declaration warning at sounds.vhd(14): used explicit default value for signal "sound1_duration" because signal was never assigned a value File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd Line: 14
Warning (10540): VHDL Signal Declaration warning at sounds.vhd(15): used explicit default value for signal "sound2_duration" because signal was never assigned a value File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd Line: 15
Warning (10540): VHDL Signal Declaration warning at sounds.vhd(16): used explicit default value for signal "sound2_frequency" because signal was never assigned a value File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd Line: 16
Warning (10540): VHDL Signal Declaration warning at sounds.vhd(17): used explicit default value for signal "sound3_frequency" because signal was never assigned a value File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd Line: 17
Warning (10540): VHDL Signal Declaration warning at sounds.vhd(18): used explicit default value for signal "sound3_duration" because signal was never assigned a value File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd Line: 18
Warning (10540): VHDL Signal Declaration warning at sounds.vhd(19): used explicit default value for signal "sound4_frequency" because signal was never assigned a value File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd Line: 19
Warning (10540): VHDL Signal Declaration warning at sounds.vhd(20): used explicit default value for signal "sound4_duration" because signal was never assigned a value File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd Line: 20
Warning (10540): VHDL Signal Declaration warning at sounds.vhd(21): used explicit default value for signal "sound5_frequency" because signal was never assigned a value File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd Line: 21
Warning (10540): VHDL Signal Declaration warning at sounds.vhd(22): used explicit default value for signal "sound5_duration" because signal was never assigned a value File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd Line: 22
Critical Warning (127005): Memory depth (64) in the design file differs from memory depth (44) in the Memory Initialization File "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/PROJ0.ram0_gsensor_889e66e.hdl.mif" -- setting initial value for remaining addresses to 0
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276013): RAM logic "ADXL345_controller:U4|gsensor:U0|spi_program" is uninferred because MIF is not supported for the selected family File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/gsensor.sv Line: 84
Info (278001): Inferred 16 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "hw_image_generator:U3|Div0" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 79
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "hw_image_generator:U3|Mod0" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 79
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "hw_image_generator:U3|Mod1" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 80
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "hw_image_generator:U3|Div1" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 80
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "hw_image_generator:U3|Mod2" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 80
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "hw_image_generator:U3|Mod3" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 81
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "hw_image_generator:U3|Div2" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 81
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "hw_image_generator:U3|Mod4" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 81
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "hw_image_generator:U3|Mod5" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 82
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "hw_image_generator:U3|Div3" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 82
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "hw_image_generator:U3|Mod6" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 82
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "hw_image_generator:U3|Mod7" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 83
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "sounds_controller:U6|Div0" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd Line: 64
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "sounds_controller:U6|Div1" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd Line: 66
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd Line: 547
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd Line: 547
Info (12130): Elaborated megafunction instantiation "hw_image_generator:U3|lpm_divide:Div0" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 79
Info (12133): Instantiated megafunction "hw_image_generator:U3|lpm_divide:Div0" with the following parameter: File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 79
    Info (12134): Parameter "LPM_WIDTHN" = "17"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_avl.tdf
    Info (12023): Found entity 1: lpm_divide_avl File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/lpm_divide_avl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_cnh File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/sign_div_unsign_cnh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_2le.tdf
    Info (12023): Found entity 1: alt_u_div_2le File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_2le.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/add_sub_t3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/add_sub_u3c.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "hw_image_generator:U3|lpm_divide:Mod0" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 79
Info (12133): Instantiated megafunction "hw_image_generator:U3|lpm_divide:Mod0" with the following parameter: File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 79
    Info (12134): Parameter "LPM_WIDTHN" = "17"
    Info (12134): Parameter "LPM_WIDTHD" = "17"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_gnl.tdf
    Info (12023): Found entity 1: lpm_divide_gnl File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/lpm_divide_gnl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_fnh File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/sign_div_unsign_fnh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_8le.tdf
    Info (12023): Found entity 1: alt_u_div_8le File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_8le.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "hw_image_generator:U3|lpm_divide:Mod1" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 80
Info (12133): Instantiated megafunction "hw_image_generator:U3|lpm_divide:Mod1" with the following parameter: File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 80
    Info (12134): Parameter "LPM_WIDTHN" = "17"
    Info (12134): Parameter "LPM_WIDTHD" = "17"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "hw_image_generator:U3|lpm_divide:Div1" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 80
Info (12133): Instantiated megafunction "hw_image_generator:U3|lpm_divide:Div1" with the following parameter: File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 80
    Info (12134): Parameter "LPM_WIDTHN" = "17"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_6vl.tdf
    Info (12023): Found entity 1: lpm_divide_6vl File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/lpm_divide_6vl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_8nh File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/sign_div_unsign_8nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qke.tdf
    Info (12023): Found entity 1: alt_u_div_qke File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_qke.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "hw_image_generator:U3|lpm_divide:Mod3" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 81
Info (12133): Instantiated megafunction "hw_image_generator:U3|lpm_divide:Mod3" with the following parameter: File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 81
    Info (12134): Parameter "LPM_WIDTHN" = "17"
    Info (12134): Parameter "LPM_WIDTHD" = "17"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "hw_image_generator:U3|lpm_divide:Div2" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 81
Info (12133): Instantiated megafunction "hw_image_generator:U3|lpm_divide:Div2" with the following parameter: File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 81
    Info (12134): Parameter "LPM_WIDTHN" = "17"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_stl.tdf
    Info (12023): Found entity 1: lpm_divide_stl File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/lpm_divide_stl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ulh File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/sign_div_unsign_ulh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6ie.tdf
    Info (12023): Found entity 1: alt_u_div_6ie File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_6ie.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "hw_image_generator:U3|lpm_divide:Mod5" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 82
Info (12133): Instantiated megafunction "hw_image_generator:U3|lpm_divide:Mod5" with the following parameter: File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 82
    Info (12134): Parameter "LPM_WIDTHN" = "17"
    Info (12134): Parameter "LPM_WIDTHD" = "17"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "hw_image_generator:U3|lpm_divide:Div3" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 82
Info (12133): Instantiated megafunction "hw_image_generator:U3|lpm_divide:Div3" with the following parameter: File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd Line: 82
    Info (12134): Parameter "LPM_WIDTHN" = "17"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ptl.tdf
    Info (12023): Found entity 1: lpm_divide_ptl File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/lpm_divide_ptl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_rlh File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/sign_div_unsign_rlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_0ie.tdf
    Info (12023): Found entity 1: alt_u_div_0ie File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_0ie.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "sounds_controller:U6|lpm_divide:Div0" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd Line: 64
Info (12133): Instantiated megafunction "sounds_controller:U6|lpm_divide:Div0" with the following parameter: File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd Line: 64
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_dbo.tdf
    Info (12023): Found entity 1: lpm_divide_dbo File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/lpm_divide_dbo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_ibg.tdf
    Info (12023): Found entity 1: abs_divider_ibg File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/abs_divider_ibg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ohe.tdf
    Info (12023): Found entity 1: alt_u_div_ohe File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_ohe.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_m99.tdf
    Info (12023): Found entity 1: lpm_abs_m99 File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/lpm_abs_m99.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf
    Info (12023): Found entity 1: lpm_abs_8b9 File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/lpm_abs_8b9.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "sounds_controller:U6|lpm_divide:Div1" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd Line: 66
Info (12133): Instantiated megafunction "sounds_controller:U6|lpm_divide:Div1" with the following parameter: File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd Line: 66
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div1" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd Line: 547
Info (12133): Instantiated megafunction "lpm_divide:Div1" with the following parameter: File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd Line: 547
    Info (12134): Parameter "LPM_WIDTHN" = "17"
    Info (12134): Parameter "LPM_WIDTHD" = "13"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_9vl.tdf
    Info (12023): Found entity 1: lpm_divide_9vl File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/lpm_divide_9vl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bnh File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/sign_div_unsign_bnh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_0le.tdf
    Info (12023): Found entity 1: alt_u_div_0le File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_0le.tdf Line: 27
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GSENSOR_SDI" and its non-tri-state driver. File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd Line: 40
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GSENSOR_SDO" has no driver File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd Line: 41
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GSENSOR_SDI~synth" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd Line: 40
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "hw_image_generator:U3|lpm_divide:Mod6|lpm_divide_gnl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider|add_sub_16_result_int[0]~0" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_8le.tdf Line: 67
    Info (17048): Logic cell "hw_image_generator:U3|lpm_divide:Mod6|lpm_divide_gnl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider|add_sub_6_result_int[0]~14" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_8le.tdf Line: 92
    Info (17048): Logic cell "hw_image_generator:U3|lpm_divide:Mod6|lpm_divide_gnl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider|add_sub_7_result_int[0]~16" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_8le.tdf Line: 97
    Info (17048): Logic cell "hw_image_generator:U3|lpm_divide:Mod6|lpm_divide_gnl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider|add_sub_8_result_int[0]~18" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_8le.tdf Line: 102
    Info (17048): Logic cell "hw_image_generator:U3|lpm_divide:Mod6|lpm_divide_gnl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider|add_sub_9_result_int[0]~20" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_8le.tdf Line: 107
    Info (17048): Logic cell "hw_image_generator:U3|lpm_divide:Mod6|lpm_divide_gnl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider|add_sub_10_result_int[0]~22" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_8le.tdf Line: 37
    Info (17048): Logic cell "hw_image_generator:U3|lpm_divide:Mod6|lpm_divide_gnl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider|add_sub_11_result_int[0]~24" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_8le.tdf Line: 42
    Info (17048): Logic cell "hw_image_generator:U3|lpm_divide:Mod6|lpm_divide_gnl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider|add_sub_12_result_int[0]~26" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_8le.tdf Line: 47
    Info (17048): Logic cell "hw_image_generator:U3|lpm_divide:Mod6|lpm_divide_gnl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider|add_sub_13_result_int[0]~28" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_8le.tdf Line: 52
    Info (17048): Logic cell "hw_image_generator:U3|lpm_divide:Mod6|lpm_divide_gnl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider|add_sub_14_result_int[0]~30" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_8le.tdf Line: 57
    Info (17048): Logic cell "hw_image_generator:U3|lpm_divide:Mod6|lpm_divide_gnl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider|add_sub_15_result_int[0]~32" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_8le.tdf Line: 62
    Info (17048): Logic cell "hw_image_generator:U3|lpm_divide:Mod4|lpm_divide_gnl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider|add_sub_16_result_int[0]~0" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_8le.tdf Line: 67
    Info (17048): Logic cell "hw_image_generator:U3|lpm_divide:Mod4|lpm_divide_gnl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider|op_15~18"
    Info (17048): Logic cell "hw_image_generator:U3|lpm_divide:Mod4|lpm_divide_gnl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider|add_sub_10_result_int[0]~22" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_8le.tdf Line: 37
    Info (17048): Logic cell "hw_image_generator:U3|lpm_divide:Mod4|lpm_divide_gnl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider|add_sub_11_result_int[0]~24" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_8le.tdf Line: 42
    Info (17048): Logic cell "hw_image_generator:U3|lpm_divide:Mod4|lpm_divide_gnl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider|add_sub_12_result_int[0]~26" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_8le.tdf Line: 47
    Info (17048): Logic cell "hw_image_generator:U3|lpm_divide:Mod4|lpm_divide_gnl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider|add_sub_13_result_int[0]~28" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_8le.tdf Line: 52
    Info (17048): Logic cell "hw_image_generator:U3|lpm_divide:Mod4|lpm_divide_gnl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider|add_sub_14_result_int[0]~30" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_8le.tdf Line: 57
    Info (17048): Logic cell "hw_image_generator:U3|lpm_divide:Mod4|lpm_divide_gnl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider|add_sub_15_result_int[0]~32" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_8le.tdf Line: 62
    Info (17048): Logic cell "hw_image_generator:U3|lpm_divide:Mod2|lpm_divide_gnl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider|add_sub_16_result_int[0]~0" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_8le.tdf Line: 67
    Info (17048): Logic cell "hw_image_generator:U3|lpm_divide:Mod2|lpm_divide_gnl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider|op_3~18"
    Info (17048): Logic cell "hw_image_generator:U3|lpm_divide:Mod2|lpm_divide_gnl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider|op_4~22"
    Info (17048): Logic cell "hw_image_generator:U3|lpm_divide:Mod2|lpm_divide_gnl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider|add_sub_14_result_int[0]~30" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_8le.tdf Line: 57
    Info (17048): Logic cell "hw_image_generator:U3|lpm_divide:Mod2|lpm_divide_gnl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider|add_sub_15_result_int[0]~32" File: C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_8le.tdf Line: 62
    Info (17048): Logic cell "hw_image_generator:U3|lpm_divide:Mod0|lpm_divide_gnl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider|op_7~16"
Warning (20013): Ignored 24 assignments for entity "ADXL345_Driver" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity ADXL345_Driver -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ADXL345_Driver -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ADXL345_Driver -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ADXL345_Driver -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ADXL345_Driver -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ADXL345_Driver -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ADXL345_Driver -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ADXL345_Driver -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ADXL345_Driver -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ADXL345_Driver -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ADXL345_Driver -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ADXL345_Driver -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ADXL345_Driver -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ADXL345_Driver -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ADXL345_Driver -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ADXL345_Driver -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ADXL345_Driver -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ADXL345_Driver -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ADXL345_Driver -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ADXL345_Driver -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ADXL345_Driver -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ADXL345_Driver -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ADXL345_Driver -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ADXL345_Driver -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "accelerometer_top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity accelerometer_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity accelerometer_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity accelerometer_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity accelerometer_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity accelerometer_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity accelerometer_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity accelerometer_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity accelerometer_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity accelerometer_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity accelerometer_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity accelerometer_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity accelerometer_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity accelerometer_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity accelerometer_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity accelerometer_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity accelerometer_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity accelerometer_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity accelerometer_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity accelerometer_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity accelerometer_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity accelerometer_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity accelerometer_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity accelerometer_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity accelerometer_top -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "hw8p3" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity hw8p3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity hw8p3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity hw8p3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity hw8p3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity hw8p3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity hw8p3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity hw8p3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity hw8p3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity hw8p3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity hw8p3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity hw8p3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity hw8p3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity hw8p3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity hw8p3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity hw8p3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity hw8p3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity hw8p3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity hw8p3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity hw8p3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity hw8p3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity hw8p3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity hw8p3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity hw8p3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity hw8p3 -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "hw9p1" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity hw9p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity hw9p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity hw9p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity hw9p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity hw9p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity hw9p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity hw9p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity hw9p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity hw9p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity hw9p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity hw9p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity hw9p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity hw9p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity hw9p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity hw9p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity hw9p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity hw9p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity hw9p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity hw9p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity hw9p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity hw9p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity hw9p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity hw9p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity hw9p1 -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "vga_top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity vga_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity vga_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity vga_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity vga_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity vga_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity vga_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity vga_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity vga_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity vga_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity vga_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity vga_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity vga_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity vga_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity vga_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity vga_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity vga_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity vga_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity vga_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity vga_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity vga_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity vga_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity vga_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity vga_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity vga_top -section_id Top was ignored
Info (144001): Generated suppressed messages file C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/output_files/PROJ0.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 26765 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 29 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 26730 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 442 warnings
    Info: Peak virtual memory: 4986 megabytes
    Info: Processing ended: Sun Nov 21 19:57:02 2021
    Info: Elapsed time: 00:04:24
    Info: Total CPU time (on all processors): 00:04:38


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/output_files/PROJ0.map.smsg.


