[options]
isa rv32i

[depth]
pc_fwd     5   10
insn           10
reg        5   10
pc_bwd     5   10
causal     5   10
unique     5 10 10
cover      5   10
ill            10
csrw           10
csr_ill        10

csrc_zero  1    5
csrc_any   1    5
csrc_inc   1    5
csrc_const 1    5
csrc_upcnt 1   10
csrc_hpm   1   10

[csrs]
mcycle          upcnt
minstret        upcnt
mcause 
mepc
mtvec
mie
mip
mstatus


[defines]
`define YOSYS // Hotfix for older Tabby CAD Releases
`define RISCV_FORMAL_ALIGNED_MEM

[verilog-files]
@basedir@/cores/@core@/wrapper.sv
@basedir@/cores/@core@/rtl/params_pkg.sv
@basedir@/cores/@core@/rtl/@core@.sv
@basedir@/cores/@core@/rtl/regfile.sv
@basedir@/cores/@core@/rtl/load_unit.sv
@basedir@/cores/@core@/rtl/store_unit.sv
@basedir@/cores/@core@/rtl/csrfile.sv
@basedir@/cores/@core@/rtl/alu.sv
@basedir@/cores/@core@/rtl/decoder.sv
@basedir@/cores/@core@/rtl/extend.sv
@basedir@/cores/@core@/rtl/hazard_unit.sv
@basedir@/cores/@core@/rtl/pulse_generator.sv
@basedir@/cores/@core@/rtl/gshare.sv



[cover]
always @* if (!reset) cover (channel[0].cnt_insns == 5);
