
*** Running vivado
    with args -log design_1_llr_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_llr_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_llr_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/shubham/HLS_Exercises/LLRGen/solution1/impl'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/shubham/HLS_Exercises/DataCPP/solution1/impl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/shubham/Xilinx2018.3/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_llr_0_0 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17508 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1466.031 ; gain = 75.000 ; free physical = 894 ; free virtual = 10206
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_llr_0_0' [/home/shubham/Vivado_Exercises/EncoderDecoderChain/EncoderDecoderChain.srcs/sources_1/bd/design_1/ip/design_1_llr_0_0/synth/design_1_llr_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'llr' [/home/shubham/Vivado_Exercises/EncoderDecoderChain/EncoderDecoderChain.srcs/sources_1/bd/design_1/ipshared/9ce4/hdl/verilog/llr.v:12]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/shubham/Vivado_Exercises/EncoderDecoderChain/EncoderDecoderChain.srcs/sources_1/bd/design_1/ipshared/9ce4/hdl/verilog/llr.v:76]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/shubham/Vivado_Exercises/EncoderDecoderChain/EncoderDecoderChain.srcs/sources_1/bd/design_1/ipshared/9ce4/hdl/verilog/llr.v:887]
WARNING: [Synth 8-6014] Unused sequential element control_V_1_sel_rd_reg was removed.  [/home/shubham/Vivado_Exercises/EncoderDecoderChain/EncoderDecoderChain.srcs/sources_1/bd/design_1/ipshared/9ce4/hdl/verilog/llr.v:223]
WARNING: [Synth 8-6014] Unused sequential element din_words_V_data_V_1_sel_rd_reg was removed.  [/home/shubham/Vivado_Exercises/EncoderDecoderChain/EncoderDecoderChain.srcs/sources_1/bd/design_1/ipshared/9ce4/hdl/verilog/llr.v:321]
WARNING: [Synth 8-6014] Unused sequential element din_words_V_tlast_1_sel_rd_reg was removed.  [/home/shubham/Vivado_Exercises/EncoderDecoderChain/EncoderDecoderChain.srcs/sources_1/bd/design_1/ipshared/9ce4/hdl/verilog/llr.v:347]
WARNING: [Synth 8-6014] Unused sequential element dout_words_V_data_V_1_sel_rd_reg was removed.  [/home/shubham/Vivado_Exercises/EncoderDecoderChain/EncoderDecoderChain.srcs/sources_1/bd/design_1/ipshared/9ce4/hdl/verilog/llr.v:373]
WARNING: [Synth 8-6014] Unused sequential element dout_words_V_tlast_1_sel_rd_reg was removed.  [/home/shubham/Vivado_Exercises/EncoderDecoderChain/EncoderDecoderChain.srcs/sources_1/bd/design_1/ipshared/9ce4/hdl/verilog/llr.v:399]
INFO: [Synth 8-6155] done synthesizing module 'llr' (1#1) [/home/shubham/Vivado_Exercises/EncoderDecoderChain/EncoderDecoderChain.srcs/sources_1/bd/design_1/ipshared/9ce4/hdl/verilog/llr.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_llr_0_0' (2#1) [/home/shubham/Vivado_Exercises/EncoderDecoderChain/EncoderDecoderChain.srcs/sources_1/bd/design_1/ip/design_1_llr_0_0/synth/design_1_llr_0_0.v:58]
WARNING: [Synth 8-3331] design llr has unconnected port dt_TLAST
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1512.781 ; gain = 121.750 ; free physical = 904 ; free virtual = 10216
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1512.781 ; gain = 121.750 ; free physical = 921 ; free virtual = 10216
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1512.781 ; gain = 121.750 ; free physical = 921 ; free virtual = 10216
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/shubham/Vivado_Exercises/EncoderDecoderChain/EncoderDecoderChain.srcs/sources_1/bd/design_1/ip/design_1_llr_0_0/constraints/llr_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/EncoderDecoderChain/EncoderDecoderChain.srcs/sources_1/bd/design_1/ip/design_1_llr_0_0/constraints/llr_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/shubham/Vivado_Exercises/EncoderDecoderChain/EncoderDecoderChain.runs/design_1_llr_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/EncoderDecoderChain/EncoderDecoderChain.runs/design_1_llr_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2493.852 ; gain = 0.000 ; free physical = 424 ; free virtual = 9521
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2493.852 ; gain = 0.000 ; free physical = 423 ; free virtual = 9521
Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2493.852 ; gain = 0.000 ; free physical = 423 ; free virtual = 9520
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2493.852 ; gain = 1102.820 ; free physical = 487 ; free virtual = 9584
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2493.852 ; gain = 1102.820 ; free physical = 487 ; free virtual = 9584
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/shubham/Vivado_Exercises/EncoderDecoderChain/EncoderDecoderChain.runs/design_1_llr_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2493.852 ; gain = 1102.820 ; free physical = 487 ; free virtual = 9584
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_5_fu_135_p2" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 2493.852 ; gain = 1102.820 ; free physical = 484 ; free virtual = 9577
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   4 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module llr 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   4 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "tmp_5_fu_135_p2" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design llr has unconnected port dt_TLAST
INFO: [Synth 8-3886] merging instance 'inst/temp_data_V_1_reg_179_reg[126]' (FDE) to 'inst/temp_data_V_1_reg_179_reg[127]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\din_V_data_V_1_payload_B_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\din_V_data_V_1_payload_A_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_B_reg[1]' (FDE) to 'inst/din_V_data_V_1_payload_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_A_reg[1]' (FDE) to 'inst/din_V_data_V_1_payload_A_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_B_reg[2]' (FDE) to 'inst/din_V_data_V_1_payload_B_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_A_reg[2]' (FDE) to 'inst/din_V_data_V_1_payload_A_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_B_reg[3]' (FDE) to 'inst/din_V_data_V_1_payload_B_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_A_reg[3]' (FDE) to 'inst/din_V_data_V_1_payload_A_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_B_reg[4]' (FDE) to 'inst/din_V_data_V_1_payload_B_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_A_reg[4]' (FDE) to 'inst/din_V_data_V_1_payload_A_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_B_reg[5]' (FDE) to 'inst/din_V_data_V_1_payload_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_A_reg[5]' (FDE) to 'inst/din_V_data_V_1_payload_A_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_B_reg[7]' (FDE) to 'inst/din_V_data_V_1_payload_B_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_A_reg[7]' (FDE) to 'inst/din_V_data_V_1_payload_A_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_B_reg[8]' (FDE) to 'inst/din_V_data_V_1_payload_B_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_A_reg[8]' (FDE) to 'inst/din_V_data_V_1_payload_A_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_B_reg[9]' (FDE) to 'inst/din_V_data_V_1_payload_B_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_A_reg[9]' (FDE) to 'inst/din_V_data_V_1_payload_A_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_B_reg[10]' (FDE) to 'inst/din_V_data_V_1_payload_B_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_A_reg[10]' (FDE) to 'inst/din_V_data_V_1_payload_A_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_B_reg[11]' (FDE) to 'inst/din_V_data_V_1_payload_B_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_A_reg[11]' (FDE) to 'inst/din_V_data_V_1_payload_A_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_B_reg[12]' (FDE) to 'inst/din_V_data_V_1_payload_B_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_A_reg[12]' (FDE) to 'inst/din_V_data_V_1_payload_A_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_B_reg[13]' (FDE) to 'inst/din_V_data_V_1_payload_B_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_A_reg[13]' (FDE) to 'inst/din_V_data_V_1_payload_A_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_B_reg[14]' (FDE) to 'inst/din_V_data_V_1_payload_B_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_A_reg[14]' (FDE) to 'inst/din_V_data_V_1_payload_A_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_B_reg[15]' (FDE) to 'inst/din_V_data_V_1_payload_B_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_A_reg[15]' (FDE) to 'inst/din_V_data_V_1_payload_A_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_B_reg[16]' (FDE) to 'inst/din_V_data_V_1_payload_B_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_A_reg[16]' (FDE) to 'inst/din_V_data_V_1_payload_A_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_B_reg[17]' (FDE) to 'inst/din_V_data_V_1_payload_B_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_A_reg[17]' (FDE) to 'inst/din_V_data_V_1_payload_A_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_B_reg[18]' (FDE) to 'inst/din_V_data_V_1_payload_B_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_A_reg[18]' (FDE) to 'inst/din_V_data_V_1_payload_A_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_B_reg[19]' (FDE) to 'inst/din_V_data_V_1_payload_B_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_A_reg[19]' (FDE) to 'inst/din_V_data_V_1_payload_A_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_B_reg[20]' (FDE) to 'inst/din_V_data_V_1_payload_B_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_A_reg[20]' (FDE) to 'inst/din_V_data_V_1_payload_A_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_B_reg[21]' (FDE) to 'inst/din_V_data_V_1_payload_B_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_A_reg[21]' (FDE) to 'inst/din_V_data_V_1_payload_A_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_B_reg[22]' (FDE) to 'inst/din_V_data_V_1_payload_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_A_reg[22]' (FDE) to 'inst/din_V_data_V_1_payload_A_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_B_reg[23]' (FDE) to 'inst/din_V_data_V_1_payload_B_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_A_reg[23]' (FDE) to 'inst/din_V_data_V_1_payload_A_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_B_reg[24]' (FDE) to 'inst/din_V_data_V_1_payload_B_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_A_reg[24]' (FDE) to 'inst/din_V_data_V_1_payload_A_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_B_reg[25]' (FDE) to 'inst/din_V_data_V_1_payload_B_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_A_reg[25]' (FDE) to 'inst/din_V_data_V_1_payload_A_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_B_reg[26]' (FDE) to 'inst/din_V_data_V_1_payload_B_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_A_reg[26]' (FDE) to 'inst/din_V_data_V_1_payload_A_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_B_reg[27]' (FDE) to 'inst/din_V_data_V_1_payload_B_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_A_reg[27]' (FDE) to 'inst/din_V_data_V_1_payload_A_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_B_reg[28]' (FDE) to 'inst/din_V_data_V_1_payload_B_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_A_reg[28]' (FDE) to 'inst/din_V_data_V_1_payload_A_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_B_reg[29]' (FDE) to 'inst/din_V_data_V_1_payload_B_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_A_reg[29]' (FDE) to 'inst/din_V_data_V_1_payload_A_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_B_reg[30]' (FDE) to 'inst/din_V_data_V_1_payload_B_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_A_reg[30]' (FDE) to 'inst/din_V_data_V_1_payload_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_B_reg[31]' (FDE) to 'inst/din_V_data_V_1_payload_B_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_A_reg[31]' (FDE) to 'inst/din_V_data_V_1_payload_A_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_B_reg[32]' (FDE) to 'inst/din_V_data_V_1_payload_B_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_A_reg[32]' (FDE) to 'inst/din_V_data_V_1_payload_A_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_B_reg[33]' (FDE) to 'inst/din_V_data_V_1_payload_B_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_A_reg[33]' (FDE) to 'inst/din_V_data_V_1_payload_A_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_B_reg[34]' (FDE) to 'inst/din_V_data_V_1_payload_B_reg[35]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_A_reg[34]' (FDE) to 'inst/din_V_data_V_1_payload_A_reg[35]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_B_reg[35]' (FDE) to 'inst/din_V_data_V_1_payload_B_reg[36]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_A_reg[35]' (FDE) to 'inst/din_V_data_V_1_payload_A_reg[36]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_B_reg[36]' (FDE) to 'inst/din_V_data_V_1_payload_B_reg[37]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_A_reg[36]' (FDE) to 'inst/din_V_data_V_1_payload_A_reg[37]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_B_reg[37]' (FDE) to 'inst/din_V_data_V_1_payload_B_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_A_reg[37]' (FDE) to 'inst/din_V_data_V_1_payload_A_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_B_reg[38]' (FDE) to 'inst/din_V_data_V_1_payload_B_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_A_reg[38]' (FDE) to 'inst/din_V_data_V_1_payload_A_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_B_reg[39]' (FDE) to 'inst/din_V_data_V_1_payload_B_reg[40]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_A_reg[39]' (FDE) to 'inst/din_V_data_V_1_payload_A_reg[40]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_B_reg[40]' (FDE) to 'inst/din_V_data_V_1_payload_B_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_A_reg[40]' (FDE) to 'inst/din_V_data_V_1_payload_A_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_B_reg[41]' (FDE) to 'inst/din_V_data_V_1_payload_B_reg[42]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_A_reg[41]' (FDE) to 'inst/din_V_data_V_1_payload_A_reg[42]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_B_reg[42]' (FDE) to 'inst/din_V_data_V_1_payload_B_reg[43]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_A_reg[42]' (FDE) to 'inst/din_V_data_V_1_payload_A_reg[43]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_B_reg[43]' (FDE) to 'inst/din_V_data_V_1_payload_B_reg[44]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_A_reg[43]' (FDE) to 'inst/din_V_data_V_1_payload_A_reg[44]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_B_reg[44]' (FDE) to 'inst/din_V_data_V_1_payload_B_reg[45]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_A_reg[44]' (FDE) to 'inst/din_V_data_V_1_payload_A_reg[45]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_B_reg[45]' (FDE) to 'inst/din_V_data_V_1_payload_B_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_A_reg[45]' (FDE) to 'inst/din_V_data_V_1_payload_A_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_B_reg[46]' (FDE) to 'inst/din_V_data_V_1_payload_B_reg[47]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_A_reg[46]' (FDE) to 'inst/din_V_data_V_1_payload_A_reg[47]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_B_reg[47]' (FDE) to 'inst/din_V_data_V_1_payload_B_reg[48]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_A_reg[47]' (FDE) to 'inst/din_V_data_V_1_payload_A_reg[48]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_B_reg[48]' (FDE) to 'inst/din_V_data_V_1_payload_B_reg[49]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_A_reg[48]' (FDE) to 'inst/din_V_data_V_1_payload_A_reg[49]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_B_reg[49]' (FDE) to 'inst/din_V_data_V_1_payload_B_reg[50]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_A_reg[49]' (FDE) to 'inst/din_V_data_V_1_payload_A_reg[50]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_B_reg[50]' (FDE) to 'inst/din_V_data_V_1_payload_B_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_A_reg[50]' (FDE) to 'inst/din_V_data_V_1_payload_A_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/din_V_data_V_1_payload_B_reg[51]' (FDE) to 'inst/din_V_data_V_1_payload_B_reg[52]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 2493.852 ; gain = 1102.820 ; free physical = 471 ; free virtual = 9566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:53 . Memory (MB): peak = 2733.516 ; gain = 1342.484 ; free physical = 165 ; free virtual = 8989
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:53 . Memory (MB): peak = 2771.547 ; gain = 1380.516 ; free physical = 186 ; free virtual = 8977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:53 . Memory (MB): peak = 2772.555 ; gain = 1381.523 ; free physical = 181 ; free virtual = 8973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:54 . Memory (MB): peak = 2772.555 ; gain = 1381.523 ; free physical = 183 ; free virtual = 8975
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:54 . Memory (MB): peak = 2772.555 ; gain = 1381.523 ; free physical = 183 ; free virtual = 8975
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:54 . Memory (MB): peak = 2772.555 ; gain = 1381.523 ; free physical = 183 ; free virtual = 8975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:54 . Memory (MB): peak = 2772.555 ; gain = 1381.523 ; free physical = 183 ; free virtual = 8975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:54 . Memory (MB): peak = 2772.555 ; gain = 1381.523 ; free physical = 183 ; free virtual = 8975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:54 . Memory (MB): peak = 2772.555 ; gain = 1381.523 ; free physical = 183 ; free virtual = 8975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     6|
|2     |LUT1   |     3|
|3     |LUT2   |     6|
|4     |LUT3   |   184|
|5     |LUT4   |   135|
|6     |LUT5   |    13|
|7     |LUT6   |    29|
|8     |FDRE   |   672|
|9     |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1049|
|2     |  inst   |llr    |  1049|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:54 . Memory (MB): peak = 2772.555 ; gain = 1381.523 ; free physical = 183 ; free virtual = 8975
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:39 . Memory (MB): peak = 2772.555 ; gain = 400.453 ; free physical = 219 ; free virtual = 9011
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:54 . Memory (MB): peak = 2772.562 ; gain = 1381.523 ; free physical = 219 ; free virtual = 9011
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_llr_0_0' is not ideal for floorplanning, since the cellview 'llr' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.570 ; gain = 0.000 ; free physical = 157 ; free virtual = 8951
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
127 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:55 . Memory (MB): peak = 2817.570 ; gain = 1454.215 ; free physical = 216 ; free virtual = 9009
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.570 ; gain = 0.000 ; free physical = 216 ; free virtual = 9009
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/shubham/Vivado_Exercises/EncoderDecoderChain/EncoderDecoderChain.runs/design_1_llr_0_0_synth_1/design_1_llr_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_llr_0_0, cache-ID = aa01dee1ff5e9e28
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2841.582 ; gain = 0.000 ; free physical = 219 ; free virtual = 9005
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/shubham/Vivado_Exercises/EncoderDecoderChain/EncoderDecoderChain.runs/design_1_llr_0_0_synth_1/design_1_llr_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_llr_0_0_utilization_synth.rpt -pb design_1_llr_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar  9 11:30:41 2020...
