Source Block: hdl/library/common/ad_tdd_control.v@182:192@HdlIdDef
  reg   [21:0]    tdd_rx_on_2_d = 22'h0;
  reg   [21:0]    tdd_rx_off_2_d = 22'h0;
  reg   [21:0]    tdd_tx_on_2_d = 22'h0;
  reg   [21:0]    tdd_tx_off_2_d = 22'h0;

  reg   [21:0]    tdd_tx_dp_on_2_d = 22'h0;
  reg   [21:0]    tdd_tx_dp_off_2_d = 22'h0;

  reg             tdd_tx_dp_en = 1'b0;
  reg             tdd_rx_vco_en = 1'b0;
  reg             tdd_tx_vco_en = 1'b0;

Diff Content:
- 187   reg   [21:0]    tdd_tx_dp_on_2_d = 22'h0;

Clone Blocks:
Clone Blocks 1:
hdl/library/common/ad_tdd_control.v@175:185
  reg   [21:0]    tdd_tx_dp_off_1_d = 22'h0;

  reg   [21:0]    tdd_vco_rx_on_2_d = 22'h0;
  reg   [21:0]    tdd_vco_rx_off_2_d = 22'h0;
  reg   [21:0]    tdd_vco_tx_on_2_d = 22'h0;
  reg   [21:0]    tdd_vco_tx_off_2_d = 22'h0;

  reg   [21:0]    tdd_rx_on_2_d = 22'h0;
  reg   [21:0]    tdd_rx_off_2_d = 22'h0;
  reg   [21:0]    tdd_tx_on_2_d = 22'h0;
  reg   [21:0]    tdd_tx_off_2_d = 22'h0;

Clone Blocks 2:
hdl/library/common/ad_tdd_control.v@170:180
  reg   [21:0]    tdd_rx_off_1_d = 22'h0;
  reg   [21:0]    tdd_tx_on_1_d = 22'h0;
  reg   [21:0]    tdd_tx_off_1_d = 22'h0;

  reg   [21:0]    tdd_tx_dp_on_1_d = 22'h0;
  reg   [21:0]    tdd_tx_dp_off_1_d = 22'h0;

  reg   [21:0]    tdd_vco_rx_on_2_d = 22'h0;
  reg   [21:0]    tdd_vco_rx_off_2_d = 22'h0;
  reg   [21:0]    tdd_vco_tx_on_2_d = 22'h0;
  reg   [21:0]    tdd_vco_tx_off_2_d = 22'h0;

Clone Blocks 3:
hdl/library/common/ad_tdd_control.v@172:182
  reg   [21:0]    tdd_tx_off_1_d = 22'h0;

  reg   [21:0]    tdd_tx_dp_on_1_d = 22'h0;
  reg   [21:0]    tdd_tx_dp_off_1_d = 22'h0;

  reg   [21:0]    tdd_vco_rx_on_2_d = 22'h0;
  reg   [21:0]    tdd_vco_rx_off_2_d = 22'h0;
  reg   [21:0]    tdd_vco_tx_on_2_d = 22'h0;
  reg   [21:0]    tdd_vco_tx_off_2_d = 22'h0;

  reg   [21:0]    tdd_rx_on_2_d = 22'h0;

Clone Blocks 4:
hdl/library/common/ad_tdd_control.v@165:175
  reg   [21:0]    tdd_vco_rx_off_1_d = 22'h0;
  reg   [21:0]    tdd_vco_tx_on_1_d = 22'h0;
  reg   [21:0]    tdd_vco_tx_off_1_d = 22'h0;

  reg   [21:0]    tdd_rx_on_1_d = 22'h0;
  reg   [21:0]    tdd_rx_off_1_d = 22'h0;
  reg   [21:0]    tdd_tx_on_1_d = 22'h0;
  reg   [21:0]    tdd_tx_off_1_d = 22'h0;

  reg   [21:0]    tdd_tx_dp_on_1_d = 22'h0;
  reg   [21:0]    tdd_tx_dp_off_1_d = 22'h0;

Clone Blocks 5:
hdl/library/common/ad_tdd_control.v@167:177
  reg   [21:0]    tdd_vco_tx_off_1_d = 22'h0;

  reg   [21:0]    tdd_rx_on_1_d = 22'h0;
  reg   [21:0]    tdd_rx_off_1_d = 22'h0;
  reg   [21:0]    tdd_tx_on_1_d = 22'h0;
  reg   [21:0]    tdd_tx_off_1_d = 22'h0;

  reg   [21:0]    tdd_tx_dp_on_1_d = 22'h0;
  reg   [21:0]    tdd_tx_dp_off_1_d = 22'h0;

  reg   [21:0]    tdd_vco_rx_on_2_d = 22'h0;

Clone Blocks 6:
hdl/library/common/ad_tdd_control.v@164:174
  reg   [21:0]    tdd_vco_rx_on_1_d = 22'h0;
  reg   [21:0]    tdd_vco_rx_off_1_d = 22'h0;
  reg   [21:0]    tdd_vco_tx_on_1_d = 22'h0;
  reg   [21:0]    tdd_vco_tx_off_1_d = 22'h0;

  reg   [21:0]    tdd_rx_on_1_d = 22'h0;
  reg   [21:0]    tdd_rx_off_1_d = 22'h0;
  reg   [21:0]    tdd_tx_on_1_d = 22'h0;
  reg   [21:0]    tdd_tx_off_1_d = 22'h0;

  reg   [21:0]    tdd_tx_dp_on_1_d = 22'h0;

Clone Blocks 7:
hdl/library/common/ad_tdd_control.v@173:183

  reg   [21:0]    tdd_tx_dp_on_1_d = 22'h0;
  reg   [21:0]    tdd_tx_dp_off_1_d = 22'h0;

  reg   [21:0]    tdd_vco_rx_on_2_d = 22'h0;
  reg   [21:0]    tdd_vco_rx_off_2_d = 22'h0;
  reg   [21:0]    tdd_vco_tx_on_2_d = 22'h0;
  reg   [21:0]    tdd_vco_tx_off_2_d = 22'h0;

  reg   [21:0]    tdd_rx_on_2_d = 22'h0;
  reg   [21:0]    tdd_rx_off_2_d = 22'h0;

Clone Blocks 8:
hdl/library/common/ad_tdd_control.v@174:184
  reg   [21:0]    tdd_tx_dp_on_1_d = 22'h0;
  reg   [21:0]    tdd_tx_dp_off_1_d = 22'h0;

  reg   [21:0]    tdd_vco_rx_on_2_d = 22'h0;
  reg   [21:0]    tdd_vco_rx_off_2_d = 22'h0;
  reg   [21:0]    tdd_vco_tx_on_2_d = 22'h0;
  reg   [21:0]    tdd_vco_tx_off_2_d = 22'h0;

  reg   [21:0]    tdd_rx_on_2_d = 22'h0;
  reg   [21:0]    tdd_rx_off_2_d = 22'h0;
  reg   [21:0]    tdd_tx_on_2_d = 22'h0;

Clone Blocks 9:
hdl/library/common/ad_tdd_control.v@162:172
  reg   [ 7:0]    tdd_tx_dp_delay_d = 8'h0;

  reg   [21:0]    tdd_vco_rx_on_1_d = 22'h0;
  reg   [21:0]    tdd_vco_rx_off_1_d = 22'h0;
  reg   [21:0]    tdd_vco_tx_on_1_d = 22'h0;
  reg   [21:0]    tdd_vco_tx_off_1_d = 22'h0;

  reg   [21:0]    tdd_rx_on_1_d = 22'h0;
  reg   [21:0]    tdd_rx_off_1_d = 22'h0;
  reg   [21:0]    tdd_tx_on_1_d = 22'h0;
  reg   [21:0]    tdd_tx_off_1_d = 22'h0;

Clone Blocks 10:
hdl/library/common/ad_tdd_control.v@179:189
  reg   [21:0]    tdd_vco_tx_on_2_d = 22'h0;
  reg   [21:0]    tdd_vco_tx_off_2_d = 22'h0;

  reg   [21:0]    tdd_rx_on_2_d = 22'h0;
  reg   [21:0]    tdd_rx_off_2_d = 22'h0;
  reg   [21:0]    tdd_tx_on_2_d = 22'h0;
  reg   [21:0]    tdd_tx_off_2_d = 22'h0;

  reg   [21:0]    tdd_tx_dp_on_2_d = 22'h0;
  reg   [21:0]    tdd_tx_dp_off_2_d = 22'h0;


Clone Blocks 11:
hdl/library/common/ad_tdd_control.v@178:188
  reg   [21:0]    tdd_vco_rx_off_2_d = 22'h0;
  reg   [21:0]    tdd_vco_tx_on_2_d = 22'h0;
  reg   [21:0]    tdd_vco_tx_off_2_d = 22'h0;

  reg   [21:0]    tdd_rx_on_2_d = 22'h0;
  reg   [21:0]    tdd_rx_off_2_d = 22'h0;
  reg   [21:0]    tdd_tx_on_2_d = 22'h0;
  reg   [21:0]    tdd_tx_off_2_d = 22'h0;

  reg   [21:0]    tdd_tx_dp_on_2_d = 22'h0;
  reg   [21:0]    tdd_tx_dp_off_2_d = 22'h0;

Clone Blocks 12:
hdl/library/common/ad_tdd_control.v@169:179
  reg   [21:0]    tdd_rx_on_1_d = 22'h0;
  reg   [21:0]    tdd_rx_off_1_d = 22'h0;
  reg   [21:0]    tdd_tx_on_1_d = 22'h0;
  reg   [21:0]    tdd_tx_off_1_d = 22'h0;

  reg   [21:0]    tdd_tx_dp_on_1_d = 22'h0;
  reg   [21:0]    tdd_tx_dp_off_1_d = 22'h0;

  reg   [21:0]    tdd_vco_rx_on_2_d = 22'h0;
  reg   [21:0]    tdd_vco_rx_off_2_d = 22'h0;
  reg   [21:0]    tdd_vco_tx_on_2_d = 22'h0;

Clone Blocks 13:
hdl/library/common/ad_tdd_control.v@177:187
  reg   [21:0]    tdd_vco_rx_on_2_d = 22'h0;
  reg   [21:0]    tdd_vco_rx_off_2_d = 22'h0;
  reg   [21:0]    tdd_vco_tx_on_2_d = 22'h0;
  reg   [21:0]    tdd_vco_tx_off_2_d = 22'h0;

  reg   [21:0]    tdd_rx_on_2_d = 22'h0;
  reg   [21:0]    tdd_rx_off_2_d = 22'h0;
  reg   [21:0]    tdd_tx_on_2_d = 22'h0;
  reg   [21:0]    tdd_tx_off_2_d = 22'h0;

  reg   [21:0]    tdd_tx_dp_on_2_d = 22'h0;

Clone Blocks 14:
hdl/library/common/ad_tdd_control.v@180:190
  reg   [21:0]    tdd_vco_tx_off_2_d = 22'h0;

  reg   [21:0]    tdd_rx_on_2_d = 22'h0;
  reg   [21:0]    tdd_rx_off_2_d = 22'h0;
  reg   [21:0]    tdd_tx_on_2_d = 22'h0;
  reg   [21:0]    tdd_tx_off_2_d = 22'h0;

  reg   [21:0]    tdd_tx_dp_on_2_d = 22'h0;
  reg   [21:0]    tdd_tx_dp_off_2_d = 22'h0;

  reg             tdd_tx_dp_en = 1'b0;

Clone Blocks 15:
hdl/library/common/ad_tdd_control.v@166:176
  reg   [21:0]    tdd_vco_tx_on_1_d = 22'h0;
  reg   [21:0]    tdd_vco_tx_off_1_d = 22'h0;

  reg   [21:0]    tdd_rx_on_1_d = 22'h0;
  reg   [21:0]    tdd_rx_off_1_d = 22'h0;
  reg   [21:0]    tdd_tx_on_1_d = 22'h0;
  reg   [21:0]    tdd_tx_off_1_d = 22'h0;

  reg   [21:0]    tdd_tx_dp_on_1_d = 22'h0;
  reg   [21:0]    tdd_tx_dp_off_1_d = 22'h0;


Clone Blocks 16:
hdl/library/common/ad_tdd_control.v@183:193
  reg   [21:0]    tdd_rx_off_2_d = 22'h0;
  reg   [21:0]    tdd_tx_on_2_d = 22'h0;
  reg   [21:0]    tdd_tx_off_2_d = 22'h0;

  reg   [21:0]    tdd_tx_dp_on_2_d = 22'h0;
  reg   [21:0]    tdd_tx_dp_off_2_d = 22'h0;

  reg             tdd_tx_dp_en = 1'b0;
  reg             tdd_rx_vco_en = 1'b0;
  reg             tdd_tx_vco_en = 1'b0;
  reg             tdd_rx_rf_en = 1'b0;

