// Seed: 1877032670
module module_0 (
    output tri id_0,
    output wand id_1,
    input uwire id_2,
    input supply0 id_3,
    output tri0 id_4,
    input tri0 id_5,
    input wor id_6
);
  wire id_8;
  assign module_1.id_16 = 0;
endmodule
module module_1 #(
    parameter id_12 = 32'd99,
    parameter id_13 = 32'd24,
    parameter id_4  = 32'd54,
    parameter id_7  = 32'd50,
    parameter id_8  = 32'd36
) (
    input supply1 id_0,
    output tri id_1,
    output supply1 id_2,
    input tri1 id_3,
    input tri _id_4,
    output tri0 id_5,
    input wand id_6,
    input tri _id_7,
    input tri _id_8,
    input wire id_9,
    output wor id_10,
    output wor id_11,
    input tri1 _id_12,
    input uwire _id_13,
    output tri1 id_14
);
  module_0 modCall_1 (
      id_10,
      id_10,
      id_6,
      id_9,
      id_2,
      id_3,
      id_0
  );
  assign id_14 = -1 < id_13;
  wor [id_7  (  -1  ,  id_12  >  (  id_4  )  ,  id_13  ) : id_8] id_16 = -1;
endmodule
