

================================================================
== Vitis HLS Report for 'dma_master_test'
================================================================
* Date:           Thu Apr 27 23:04:39 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        dma-master-test
* Solution:       dma-master-test (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      557|      869|  5.570 us|  8.690 us|  558|  870|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 95
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 29 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 88 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 96 [1/1] (1.00ns)   --->   "%num_quads_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %num_quads"   --->   Operation 96 'read' 'num_quads_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 97 [1/1] (1.00ns)   --->   "%arr_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arr"   --->   Operation 97 'read' 'arr_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%success_index_loc = alloca i64 1"   --->   Operation 98 'alloca' 'success_index_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%t_final_loc = alloca i64 1"   --->   Operation 99 'alloca' 't_final_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%buff = alloca i64 1" [dma-master-test.cpp:28]   --->   Operation 100 'alloca' 'buff' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%buff_1 = alloca i64 1" [dma-master-test.cpp:28]   --->   Operation 101 'alloca' 'buff_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%buff_2 = alloca i64 1" [dma-master-test.cpp:28]   --->   Operation 102 'alloca' 'buff_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%buff_3 = alloca i64 1" [dma-master-test.cpp:28]   --->   Operation 103 'alloca' 'buff_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%buff_4 = alloca i64 1" [dma-master-test.cpp:28]   --->   Operation 104 'alloca' 'buff_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%t_finals = alloca i64 1" [dma-master-test.cpp:29]   --->   Operation 105 'alloca' 't_finals' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arr_read, i32 2, i32 63" [dma-master-test.cpp:31]   --->   Operation 106 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i62 %trunc_ln" [dma-master-test.cpp:31]   --->   Operation 107 'sext' 'sext_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln31" [dma-master-test.cpp:31]   --->   Operation 108 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 514" [dma-master-test.cpp:31]   --->   Operation 109 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 110 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 514" [dma-master-test.cpp:31]   --->   Operation 110 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 111 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 514" [dma-master-test.cpp:31]   --->   Operation 111 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 112 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 514" [dma-master-test.cpp:31]   --->   Operation 112 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 113 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 514" [dma-master-test.cpp:31]   --->   Operation 113 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 114 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 514" [dma-master-test.cpp:31]   --->   Operation 114 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 115 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 514" [dma-master-test.cpp:31]   --->   Operation 115 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 116 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dma_master_test_Pipeline_1, i32 %t_finals"   --->   Operation 116 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 117 [2/2] (0.00ns)   --->   "%call_ln31 = call void @dma_master_test_Pipeline_2, i32 %gmem, i62 %trunc_ln, i32 %buff, i32 %buff_1, i32 %buff_2, i32 %buff_3, i32 %buff_4" [dma-master-test.cpp:31]   --->   Operation 117 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 118 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dma_master_test_Pipeline_1, i32 %t_finals"   --->   Operation 118 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 119 [1/2] (0.00ns)   --->   "%call_ln31 = call void @dma_master_test_Pipeline_2, i32 %gmem, i62 %trunc_ln, i32 %buff, i32 %buff_1, i32 %buff_2, i32 %buff_3, i32 %buff_4" [dma-master-test.cpp:31]   --->   Operation 119 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%buff_3_addr_1 = getelementptr i32 %buff_3, i64 0, i64 1" [dma-master-test.cpp:33]   --->   Operation 120 'getelementptr' 'buff_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 121 [2/2] (3.25ns)   --->   "%px = load i7 %buff_3_addr_1" [dma-master-test.cpp:33]   --->   Operation 121 'load' 'px' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%buff_4_addr_1 = getelementptr i32 %buff_4, i64 0, i64 1" [dma-master-test.cpp:34]   --->   Operation 122 'getelementptr' 'buff_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 123 [2/2] (3.25ns)   --->   "%py = load i7 %buff_4_addr_1" [dma-master-test.cpp:34]   --->   Operation 123 'load' 'py' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%buff_addr_1 = getelementptr i32 %buff, i64 0, i64 2" [dma-master-test.cpp:35]   --->   Operation 124 'getelementptr' 'buff_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [2/2] (3.25ns)   --->   "%pz = load i7 %buff_addr_1" [dma-master-test.cpp:35]   --->   Operation 125 'load' 'pz' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%buff_1_addr_1 = getelementptr i32 %buff_1, i64 0, i64 2" [dma-master-test.cpp:36]   --->   Operation 126 'getelementptr' 'buff_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [2/2] (3.25ns)   --->   "%dx = load i7 %buff_1_addr_1" [dma-master-test.cpp:36]   --->   Operation 127 'load' 'dx' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%buff_2_addr_1 = getelementptr i32 %buff_2, i64 0, i64 2" [dma-master-test.cpp:37]   --->   Operation 128 'getelementptr' 'buff_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [2/2] (3.25ns)   --->   "%dy = load i7 %buff_2_addr_1" [dma-master-test.cpp:37]   --->   Operation 129 'load' 'dy' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%buff_3_addr_2 = getelementptr i32 %buff_3, i64 0, i64 2" [dma-master-test.cpp:38]   --->   Operation 130 'getelementptr' 'buff_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [2/2] (3.25ns)   --->   "%dz = load i7 %buff_3_addr_2" [dma-master-test.cpp:38]   --->   Operation 131 'load' 'dz' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 132 [1/2] (3.25ns)   --->   "%px = load i7 %buff_3_addr_1" [dma-master-test.cpp:33]   --->   Operation 132 'load' 'px' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_12 : Operation 133 [1/2] (3.25ns)   --->   "%py = load i7 %buff_4_addr_1" [dma-master-test.cpp:34]   --->   Operation 133 'load' 'py' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_12 : Operation 134 [1/2] (3.25ns)   --->   "%pz = load i7 %buff_addr_1" [dma-master-test.cpp:35]   --->   Operation 134 'load' 'pz' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_12 : Operation 135 [1/2] (3.25ns)   --->   "%dx = load i7 %buff_1_addr_1" [dma-master-test.cpp:36]   --->   Operation 135 'load' 'dx' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_12 : Operation 136 [1/2] (3.25ns)   --->   "%dy = load i7 %buff_2_addr_1" [dma-master-test.cpp:37]   --->   Operation 136 'load' 'dy' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_12 : Operation 137 [1/2] (3.25ns)   --->   "%dz = load i7 %buff_3_addr_2" [dma-master-test.cpp:38]   --->   Operation 137 'load' 'dz' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>

State 13 <SV = 12> <Delay = 5.70>
ST_13 : Operation 138 [4/4] (5.70ns)   --->   "%mul = fmul i32 %px, i32 %dy" [dma-master-test.cpp:33]   --->   Operation 138 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 139 [4/4] (5.70ns)   --->   "%mul1 = fmul i32 %dx, i32 %py" [dma-master-test.cpp:36]   --->   Operation 139 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 140 [4/4] (5.70ns)   --->   "%mul2 = fmul i32 %px, i32 %dz" [dma-master-test.cpp:33]   --->   Operation 140 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 141 [4/4] (5.70ns)   --->   "%mul3 = fmul i32 %dx, i32 %pz" [dma-master-test.cpp:36]   --->   Operation 141 'fmul' 'mul3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 142 [4/4] (5.70ns)   --->   "%mul4 = fmul i32 %py, i32 %dz" [dma-master-test.cpp:34]   --->   Operation 142 'fmul' 'mul4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 143 [4/4] (5.70ns)   --->   "%mul5 = fmul i32 %dy, i32 %pz" [dma-master-test.cpp:37]   --->   Operation 143 'fmul' 'mul5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.70>
ST_14 : Operation 144 [3/4] (5.70ns)   --->   "%mul = fmul i32 %px, i32 %dy" [dma-master-test.cpp:33]   --->   Operation 144 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 145 [3/4] (5.70ns)   --->   "%mul1 = fmul i32 %dx, i32 %py" [dma-master-test.cpp:36]   --->   Operation 145 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 146 [3/4] (5.70ns)   --->   "%mul2 = fmul i32 %px, i32 %dz" [dma-master-test.cpp:33]   --->   Operation 146 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 147 [3/4] (5.70ns)   --->   "%mul3 = fmul i32 %dx, i32 %pz" [dma-master-test.cpp:36]   --->   Operation 147 'fmul' 'mul3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 148 [3/4] (5.70ns)   --->   "%mul4 = fmul i32 %py, i32 %dz" [dma-master-test.cpp:34]   --->   Operation 148 'fmul' 'mul4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 149 [3/4] (5.70ns)   --->   "%mul5 = fmul i32 %dy, i32 %pz" [dma-master-test.cpp:37]   --->   Operation 149 'fmul' 'mul5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.70>
ST_15 : Operation 150 [2/4] (5.70ns)   --->   "%mul = fmul i32 %px, i32 %dy" [dma-master-test.cpp:33]   --->   Operation 150 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 151 [2/4] (5.70ns)   --->   "%mul1 = fmul i32 %dx, i32 %py" [dma-master-test.cpp:36]   --->   Operation 151 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 152 [2/4] (5.70ns)   --->   "%mul2 = fmul i32 %px, i32 %dz" [dma-master-test.cpp:33]   --->   Operation 152 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 153 [2/4] (5.70ns)   --->   "%mul3 = fmul i32 %dx, i32 %pz" [dma-master-test.cpp:36]   --->   Operation 153 'fmul' 'mul3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 154 [2/4] (5.70ns)   --->   "%mul4 = fmul i32 %py, i32 %dz" [dma-master-test.cpp:34]   --->   Operation 154 'fmul' 'mul4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 155 [2/4] (5.70ns)   --->   "%mul5 = fmul i32 %dy, i32 %pz" [dma-master-test.cpp:37]   --->   Operation 155 'fmul' 'mul5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.70>
ST_16 : Operation 156 [1/4] (5.70ns)   --->   "%mul = fmul i32 %px, i32 %dy" [dma-master-test.cpp:33]   --->   Operation 156 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 157 [1/4] (5.70ns)   --->   "%mul1 = fmul i32 %dx, i32 %py" [dma-master-test.cpp:36]   --->   Operation 157 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 158 [1/4] (5.70ns)   --->   "%mul2 = fmul i32 %px, i32 %dz" [dma-master-test.cpp:33]   --->   Operation 158 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 159 [1/4] (5.70ns)   --->   "%mul3 = fmul i32 %dx, i32 %pz" [dma-master-test.cpp:36]   --->   Operation 159 'fmul' 'mul3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 160 [1/4] (5.70ns)   --->   "%mul4 = fmul i32 %py, i32 %dz" [dma-master-test.cpp:34]   --->   Operation 160 'fmul' 'mul4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 161 [1/4] (5.70ns)   --->   "%mul5 = fmul i32 %dy, i32 %pz" [dma-master-test.cpp:37]   --->   Operation 161 'fmul' 'mul5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 162 [5/5] (7.25ns)   --->   "%add = fadd i32 %mul, i32 %mul1" [dma-master-test.cpp:33]   --->   Operation 162 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 163 [5/5] (7.25ns)   --->   "%add1 = fadd i32 %mul2, i32 %mul3" [dma-master-test.cpp:33]   --->   Operation 163 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 164 [5/5] (7.25ns)   --->   "%add2 = fadd i32 %mul4, i32 %mul5" [dma-master-test.cpp:34]   --->   Operation 164 'fadd' 'add2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 165 [4/5] (7.25ns)   --->   "%add = fadd i32 %mul, i32 %mul1" [dma-master-test.cpp:33]   --->   Operation 165 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 166 [4/5] (7.25ns)   --->   "%add1 = fadd i32 %mul2, i32 %mul3" [dma-master-test.cpp:33]   --->   Operation 166 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 167 [4/5] (7.25ns)   --->   "%add2 = fadd i32 %mul4, i32 %mul5" [dma-master-test.cpp:34]   --->   Operation 167 'fadd' 'add2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 168 [3/5] (7.25ns)   --->   "%add = fadd i32 %mul, i32 %mul1" [dma-master-test.cpp:33]   --->   Operation 168 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 169 [3/5] (7.25ns)   --->   "%add1 = fadd i32 %mul2, i32 %mul3" [dma-master-test.cpp:33]   --->   Operation 169 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 170 [3/5] (7.25ns)   --->   "%add2 = fadd i32 %mul4, i32 %mul5" [dma-master-test.cpp:34]   --->   Operation 170 'fadd' 'add2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 171 [2/5] (7.25ns)   --->   "%add = fadd i32 %mul, i32 %mul1" [dma-master-test.cpp:33]   --->   Operation 171 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 172 [2/5] (7.25ns)   --->   "%add1 = fadd i32 %mul2, i32 %mul3" [dma-master-test.cpp:33]   --->   Operation 172 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 173 [2/5] (7.25ns)   --->   "%add2 = fadd i32 %mul4, i32 %mul5" [dma-master-test.cpp:34]   --->   Operation 173 'fadd' 'add2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 174 [1/1] (0.00ns)   --->   "%spectopmodule_ln23 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9" [dma-master-test.cpp:23]   --->   Operation 174 'spectopmodule' 'spectopmodule_ln23' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 175 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 514, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 175 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 176 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 176 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arr, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 178 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arr, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 178 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 179 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %num_quads"   --->   Operation 179 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 180 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_quads, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 180 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 181 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_quads, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 181 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 182 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 182 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 183 [1/1] (0.00ns)   --->   "%buff_addr = getelementptr i32 %buff, i64 0, i64 0"   --->   Operation 183 'getelementptr' 'buff_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 184 [1/1] (0.00ns)   --->   "%buff_1_addr = getelementptr i32 %buff_1, i64 0, i64 0"   --->   Operation 184 'getelementptr' 'buff_1_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 185 [1/1] (0.00ns)   --->   "%buff_2_addr = getelementptr i32 %buff_2, i64 0, i64 0"   --->   Operation 185 'getelementptr' 'buff_2_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 186 [1/1] (0.00ns)   --->   "%buff_3_addr = getelementptr i32 %buff_3, i64 0, i64 0"   --->   Operation 186 'getelementptr' 'buff_3_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 187 [1/1] (0.00ns)   --->   "%buff_4_addr = getelementptr i32 %buff_4, i64 0, i64 0"   --->   Operation 187 'getelementptr' 'buff_4_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 188 [1/5] (7.25ns)   --->   "%add = fadd i32 %mul, i32 %mul1" [dma-master-test.cpp:33]   --->   Operation 188 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 189 [1/5] (7.25ns)   --->   "%add1 = fadd i32 %mul2, i32 %mul3" [dma-master-test.cpp:33]   --->   Operation 189 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 190 [1/5] (7.25ns)   --->   "%add2 = fadd i32 %mul4, i32 %mul5" [dma-master-test.cpp:34]   --->   Operation 190 'fadd' 'add2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 191 [1/1] (2.47ns)   --->   "%icmp_ln43 = icmp_sgt  i32 %num_quads_read, i32 0" [dma-master-test.cpp:43]   --->   Operation 191 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 192 [1/1] (1.58ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %for.end170, void %for.body.lr.ph" [dma-master-test.cpp:43]   --->   Operation 192 'br' 'br_ln43' <Predicate = true> <Delay = 1.58>
ST_21 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i32 %num_quads_read" [dma-master-test.cpp:43]   --->   Operation 193 'trunc' 'trunc_ln43' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_21 : Operation 194 [4/4] (5.70ns)   --->   "%tmp1 = fmul i32 %dx, i32 %dx" [dma-master-test.cpp:58]   --->   Operation 194 'fmul' 'tmp1' <Predicate = (icmp_ln43)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 195 [4/4] (5.70ns)   --->   "%tmp4 = fmul i32 %dy, i32 %dy" [dma-master-test.cpp:61]   --->   Operation 195 'fmul' 'tmp4' <Predicate = (icmp_ln43)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 196 [4/4] (5.70ns)   --->   "%tmp9 = fmul i32 %dz, i32 %dz" [dma-master-test.cpp:63]   --->   Operation 196 'fmul' 'tmp9' <Predicate = (icmp_ln43)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 197 [4/4] (5.70ns)   --->   "%tmp20 = fmul i32 %px, i32 2" [dma-master-test.cpp:80]   --->   Operation 197 'fmul' 'tmp20' <Predicate = (icmp_ln43)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 198 [4/4] (5.70ns)   --->   "%tmp22 = fmul i32 %py, i32 2" [dma-master-test.cpp:83]   --->   Operation 198 'fmul' 'tmp22' <Predicate = (icmp_ln43)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 199 [4/4] (5.70ns)   --->   "%tmp23 = fmul i32 %pz, i32 2" [dma-master-test.cpp:85]   --->   Operation 199 'fmul' 'tmp23' <Predicate = (icmp_ln43)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.70>
ST_22 : Operation 200 [3/4] (5.70ns)   --->   "%tmp1 = fmul i32 %dx, i32 %dx" [dma-master-test.cpp:58]   --->   Operation 200 'fmul' 'tmp1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 201 [3/4] (5.70ns)   --->   "%tmp4 = fmul i32 %dy, i32 %dy" [dma-master-test.cpp:61]   --->   Operation 201 'fmul' 'tmp4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 202 [3/4] (5.70ns)   --->   "%tmp9 = fmul i32 %dz, i32 %dz" [dma-master-test.cpp:63]   --->   Operation 202 'fmul' 'tmp9' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 203 [3/4] (5.70ns)   --->   "%tmp20 = fmul i32 %px, i32 2" [dma-master-test.cpp:80]   --->   Operation 203 'fmul' 'tmp20' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 204 [3/4] (5.70ns)   --->   "%tmp22 = fmul i32 %py, i32 2" [dma-master-test.cpp:83]   --->   Operation 204 'fmul' 'tmp22' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 205 [3/4] (5.70ns)   --->   "%tmp23 = fmul i32 %pz, i32 2" [dma-master-test.cpp:85]   --->   Operation 205 'fmul' 'tmp23' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.70>
ST_23 : Operation 206 [2/4] (5.70ns)   --->   "%tmp1 = fmul i32 %dx, i32 %dx" [dma-master-test.cpp:58]   --->   Operation 206 'fmul' 'tmp1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 207 [2/4] (5.70ns)   --->   "%tmp4 = fmul i32 %dy, i32 %dy" [dma-master-test.cpp:61]   --->   Operation 207 'fmul' 'tmp4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 208 [2/4] (5.70ns)   --->   "%tmp9 = fmul i32 %dz, i32 %dz" [dma-master-test.cpp:63]   --->   Operation 208 'fmul' 'tmp9' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 209 [2/4] (5.70ns)   --->   "%tmp20 = fmul i32 %px, i32 2" [dma-master-test.cpp:80]   --->   Operation 209 'fmul' 'tmp20' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 210 [2/4] (5.70ns)   --->   "%tmp22 = fmul i32 %py, i32 2" [dma-master-test.cpp:83]   --->   Operation 210 'fmul' 'tmp22' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 211 [2/4] (5.70ns)   --->   "%tmp23 = fmul i32 %pz, i32 2" [dma-master-test.cpp:85]   --->   Operation 211 'fmul' 'tmp23' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.70>
ST_24 : Operation 212 [1/4] (5.70ns)   --->   "%tmp1 = fmul i32 %dx, i32 %dx" [dma-master-test.cpp:58]   --->   Operation 212 'fmul' 'tmp1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 213 [1/4] (5.70ns)   --->   "%tmp4 = fmul i32 %dy, i32 %dy" [dma-master-test.cpp:61]   --->   Operation 213 'fmul' 'tmp4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 214 [1/4] (5.70ns)   --->   "%tmp9 = fmul i32 %dz, i32 %dz" [dma-master-test.cpp:63]   --->   Operation 214 'fmul' 'tmp9' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 215 [1/4] (5.70ns)   --->   "%tmp20 = fmul i32 %px, i32 2" [dma-master-test.cpp:80]   --->   Operation 215 'fmul' 'tmp20' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 216 [1/4] (5.70ns)   --->   "%tmp22 = fmul i32 %py, i32 2" [dma-master-test.cpp:83]   --->   Operation 216 'fmul' 'tmp22' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 217 [1/4] (5.70ns)   --->   "%tmp23 = fmul i32 %pz, i32 2" [dma-master-test.cpp:85]   --->   Operation 217 'fmul' 'tmp23' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.05>
ST_25 : Operation 218 [2/2] (4.05ns)   --->   "%call_ln43 = call void @dma_master_test_Pipeline_VITIS_LOOP_43_1, i31 %trunc_ln43, i32 %buff_4, i32 %buff, i32 %buff_1, i32 %buff_2, i32 %buff_3, i32 %tmp1, i32 %dy, i32 %dx, i32 %dz, i32 %tmp4, i32 %tmp9, i32 %px, i32 %add, i32 %add1, i32 %py, i32 %add2, i32 %pz, i32 %tmp20, i32 %tmp22, i32 %tmp23, i32 %t_finals" [dma-master-test.cpp:43]   --->   Operation 218 'call' 'call_ln43' <Predicate = true> <Delay = 4.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 219 [1/2] (0.00ns)   --->   "%call_ln43 = call void @dma_master_test_Pipeline_VITIS_LOOP_43_1, i31 %trunc_ln43, i32 %buff_4, i32 %buff, i32 %buff_1, i32 %buff_2, i32 %buff_3, i32 %tmp1, i32 %dy, i32 %dx, i32 %dz, i32 %tmp4, i32 %tmp9, i32 %px, i32 %add, i32 %add1, i32 %py, i32 %add2, i32 %pz, i32 %tmp20, i32 %tmp22, i32 %tmp23, i32 %t_finals" [dma-master-test.cpp:43]   --->   Operation 219 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 2.47>
ST_27 : Operation 220 [2/2] (2.47ns)   --->   "%call_ln43 = call void @dma_master_test_Pipeline_VITIS_LOOP_120_2, i31 %trunc_ln43, i32 %t_finals, i32 %t_final_loc, i32 %success_index_loc" [dma-master-test.cpp:43]   --->   Operation 220 'call' 'call_ln43' <Predicate = true> <Delay = 2.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 221 [1/2] (0.00ns)   --->   "%call_ln43 = call void @dma_master_test_Pipeline_VITIS_LOOP_120_2, i31 %trunc_ln43, i32 %t_finals, i32 %t_final_loc, i32 %success_index_loc" [dma-master-test.cpp:43]   --->   Operation 221 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 7.29>
ST_29 : Operation 222 [1/1] (0.00ns)   --->   "%t_final_loc_load = load i32 %t_final_loc"   --->   Operation 222 'load' 't_final_loc_load' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_29 : Operation 223 [1/1] (0.00ns)   --->   "%success_index_loc_load = load i32 %success_index_loc"   --->   Operation 223 'load' 'success_index_loc_load' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_29 : Operation 224 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.end170"   --->   Operation 224 'br' 'br_ln0' <Predicate = (icmp_ln43)> <Delay = 1.58>
ST_29 : Operation 225 [1/1] (0.00ns)   --->   "%success_index_0_lcssa = phi i32 %success_index_loc_load, void %for.body.lr.ph, i32 4294967295, void %entry"   --->   Operation 225 'phi' 'success_index_0_lcssa' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 226 [1/1] (0.00ns)   --->   "%t_final_0_lcssa = phi i32 %t_final_loc_load, void %for.body.lr.ph, i32 1e+06, void %entry"   --->   Operation 226 'phi' 't_final_0_lcssa' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 227 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %success_index_0_lcssa, i32 31" [dma-master-test.cpp:129]   --->   Operation 227 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln129 = br i1 %tmp, void %if.then172, void %if.else253" [dma-master-test.cpp:129]   --->   Operation 228 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 229 [4/4] (5.70ns)   --->   "%mul33 = fmul i32 %dx, i32 %t_final_0_lcssa" [dma-master-test.cpp:131]   --->   Operation 229 'fmul' 'mul33' <Predicate = (!tmp)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 230 [4/4] (5.70ns)   --->   "%mul34 = fmul i32 %dy, i32 %t_final_0_lcssa" [dma-master-test.cpp:132]   --->   Operation 230 'fmul' 'mul34' <Predicate = (!tmp)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 231 [4/4] (5.70ns)   --->   "%mul35 = fmul i32 %dz, i32 %t_final_0_lcssa" [dma-master-test.cpp:133]   --->   Operation 231 'fmul' 'mul35' <Predicate = (!tmp)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 232 [1/1] (3.25ns)   --->   "%store_ln157 = store i32 -1, i7 %buff_addr" [dma-master-test.cpp:157]   --->   Operation 232 'store' 'store_ln157' <Predicate = (tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_29 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end255"   --->   Operation 233 'br' 'br_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 30 <SV = 29> <Delay = 5.70>
ST_30 : Operation 234 [3/4] (5.70ns)   --->   "%mul33 = fmul i32 %dx, i32 %t_final_0_lcssa" [dma-master-test.cpp:131]   --->   Operation 234 'fmul' 'mul33' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 235 [3/4] (5.70ns)   --->   "%mul34 = fmul i32 %dy, i32 %t_final_0_lcssa" [dma-master-test.cpp:132]   --->   Operation 235 'fmul' 'mul34' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 236 [3/4] (5.70ns)   --->   "%mul35 = fmul i32 %dz, i32 %t_final_0_lcssa" [dma-master-test.cpp:133]   --->   Operation 236 'fmul' 'mul35' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.70>
ST_31 : Operation 237 [2/4] (5.70ns)   --->   "%mul33 = fmul i32 %dx, i32 %t_final_0_lcssa" [dma-master-test.cpp:131]   --->   Operation 237 'fmul' 'mul33' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 238 [2/4] (5.70ns)   --->   "%mul34 = fmul i32 %dy, i32 %t_final_0_lcssa" [dma-master-test.cpp:132]   --->   Operation 238 'fmul' 'mul34' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 239 [2/4] (5.70ns)   --->   "%mul35 = fmul i32 %dz, i32 %t_final_0_lcssa" [dma-master-test.cpp:133]   --->   Operation 239 'fmul' 'mul35' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.70>
ST_32 : Operation 240 [1/4] (5.70ns)   --->   "%mul33 = fmul i32 %dx, i32 %t_final_0_lcssa" [dma-master-test.cpp:131]   --->   Operation 240 'fmul' 'mul33' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 241 [1/4] (5.70ns)   --->   "%mul34 = fmul i32 %dy, i32 %t_final_0_lcssa" [dma-master-test.cpp:132]   --->   Operation 241 'fmul' 'mul34' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 242 [1/4] (5.70ns)   --->   "%mul35 = fmul i32 %dz, i32 %t_final_0_lcssa" [dma-master-test.cpp:133]   --->   Operation 242 'fmul' 'mul35' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node mult)   --->   "%shl_ln130 = shl i32 %success_index_0_lcssa, i32 3" [dma-master-test.cpp:130]   --->   Operation 243 'shl' 'shl_ln130' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node mult)   --->   "%shl_ln130_1 = shl i32 %success_index_0_lcssa, i32 1" [dma-master-test.cpp:130]   --->   Operation 244 'shl' 'shl_ln130_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 245 [1/1] (2.55ns) (out node of the LUT)   --->   "%mult = add i32 %shl_ln130, i32 %shl_ln130_1" [dma-master-test.cpp:130]   --->   Operation 245 'add' 'mult' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 246 [5/5] (7.25ns)   --->   "%pox = fadd i32 %px, i32 %mul33" [dma-master-test.cpp:131]   --->   Operation 246 'fadd' 'pox' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 247 [5/5] (7.25ns)   --->   "%poy = fadd i32 %py, i32 %mul34" [dma-master-test.cpp:132]   --->   Operation 247 'fadd' 'poy' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 248 [5/5] (7.25ns)   --->   "%poz = fadd i32 %pz, i32 %mul35" [dma-master-test.cpp:133]   --->   Operation 248 'fadd' 'poz' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 249 [1/1] (2.55ns)   --->   "%add_ln135 = add i32 %mult, i32 14" [dma-master-test.cpp:135]   --->   Operation 249 'add' 'add_ln135' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 250 [1/1] (2.55ns)   --->   "%add_ln135_1 = add i32 %mult, i32 15" [dma-master-test.cpp:135]   --->   Operation 250 'add' 'add_ln135_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 251 [1/1] (2.55ns)   --->   "%add_ln135_2 = add i32 %mult, i32 16" [dma-master-test.cpp:135]   --->   Operation 251 'add' 'add_ln135_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 252 [1/1] (2.55ns)   --->   "%add_ln136 = add i32 %mult, i32 18" [dma-master-test.cpp:136]   --->   Operation 252 'add' 'add_ln136' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 253 [1/1] (2.55ns)   --->   "%add_ln136_1 = add i32 %mult, i32 19" [dma-master-test.cpp:136]   --->   Operation 253 'add' 'add_ln136_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 254 [1/1] (2.55ns)   --->   "%add_ln137 = add i32 %mult, i32 21" [dma-master-test.cpp:137]   --->   Operation 254 'add' 'add_ln137' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 255 [6/6] (6.41ns)   --->   "%conv2 = sitofp i32 %success_index_0_lcssa" [dma-master-test.cpp:152]   --->   Operation 255 'sitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.25>
ST_34 : Operation 256 [4/5] (7.25ns)   --->   "%pox = fadd i32 %px, i32 %mul33" [dma-master-test.cpp:131]   --->   Operation 256 'fadd' 'pox' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 257 [4/5] (7.25ns)   --->   "%poy = fadd i32 %py, i32 %mul34" [dma-master-test.cpp:132]   --->   Operation 257 'fadd' 'poy' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 258 [4/5] (7.25ns)   --->   "%poz = fadd i32 %pz, i32 %mul35" [dma-master-test.cpp:133]   --->   Operation 258 'fadd' 'poz' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln135_4 = zext i32 %add_ln135" [dma-master-test.cpp:135]   --->   Operation 259 'zext' 'zext_ln135_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 260 [2/2] (6.91ns)   --->   "%mul_ln135 = mul i65 %zext_ln135_4, i65 6871947674" [dma-master-test.cpp:135]   --->   Operation 260 'mul' 'mul_ln135' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln135_5 = zext i32 %add_ln135_1" [dma-master-test.cpp:135]   --->   Operation 261 'zext' 'zext_ln135_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 262 [2/2] (6.91ns)   --->   "%mul_ln135_1 = mul i65 %zext_ln135_5, i65 6871947674" [dma-master-test.cpp:135]   --->   Operation 262 'mul' 'mul_ln135_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln135_6 = zext i32 %add_ln135_2" [dma-master-test.cpp:135]   --->   Operation 263 'zext' 'zext_ln135_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 264 [2/2] (6.91ns)   --->   "%mul_ln135_2 = mul i65 %zext_ln135_6, i65 6871947674" [dma-master-test.cpp:135]   --->   Operation 264 'mul' 'mul_ln135_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 265 [1/1] (2.55ns)   --->   "%add_ln135_3 = add i32 %mult, i32 17" [dma-master-test.cpp:135]   --->   Operation 265 'add' 'add_ln135_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln136_3 = zext i32 %add_ln136" [dma-master-test.cpp:136]   --->   Operation 266 'zext' 'zext_ln136_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 267 [2/2] (6.91ns)   --->   "%mul_ln136 = mul i65 %zext_ln136_3, i65 6871947674" [dma-master-test.cpp:136]   --->   Operation 267 'mul' 'mul_ln136' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln136_4 = zext i32 %add_ln136_1" [dma-master-test.cpp:136]   --->   Operation 268 'zext' 'zext_ln136_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 269 [2/2] (6.91ns)   --->   "%mul_ln136_1 = mul i65 %zext_ln136_4, i65 6871947674" [dma-master-test.cpp:136]   --->   Operation 269 'mul' 'mul_ln136_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 270 [1/1] (2.55ns)   --->   "%add_ln136_2 = add i32 %mult, i32 20" [dma-master-test.cpp:136]   --->   Operation 270 'add' 'add_ln136_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln137_2 = zext i32 %add_ln137" [dma-master-test.cpp:137]   --->   Operation 271 'zext' 'zext_ln137_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 272 [2/2] (6.91ns)   --->   "%mul_ln137 = mul i65 %zext_ln137_2, i65 6871947674" [dma-master-test.cpp:137]   --->   Operation 272 'mul' 'mul_ln137' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 273 [1/1] (2.55ns)   --->   "%add_ln137_1 = add i32 %mult, i32 22" [dma-master-test.cpp:137]   --->   Operation 273 'add' 'add_ln137_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 274 [5/6] (6.41ns)   --->   "%conv2 = sitofp i32 %success_index_0_lcssa" [dma-master-test.cpp:152]   --->   Operation 274 'sitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.25>
ST_35 : Operation 275 [3/5] (7.25ns)   --->   "%pox = fadd i32 %px, i32 %mul33" [dma-master-test.cpp:131]   --->   Operation 275 'fadd' 'pox' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 276 [3/5] (7.25ns)   --->   "%poy = fadd i32 %py, i32 %mul34" [dma-master-test.cpp:132]   --->   Operation 276 'fadd' 'poy' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 277 [3/5] (7.25ns)   --->   "%poz = fadd i32 %pz, i32 %mul35" [dma-master-test.cpp:133]   --->   Operation 277 'fadd' 'poz' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 278 [1/2] (6.91ns)   --->   "%mul_ln135 = mul i65 %zext_ln135_4, i65 6871947674" [dma-master-test.cpp:135]   --->   Operation 278 'mul' 'mul_ln135' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i30 @_ssdm_op_PartSelect.i30.i65.i32.i32, i65 %mul_ln135, i32 35, i32 64" [dma-master-test.cpp:135]   --->   Operation 279 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 280 [1/2] (6.91ns)   --->   "%mul_ln135_1 = mul i65 %zext_ln135_5, i65 6871947674" [dma-master-test.cpp:135]   --->   Operation 280 'mul' 'mul_ln135_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i30 @_ssdm_op_PartSelect.i30.i65.i32.i32, i65 %mul_ln135_1, i32 35, i32 64" [dma-master-test.cpp:135]   --->   Operation 281 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 282 [1/2] (6.91ns)   --->   "%mul_ln135_2 = mul i65 %zext_ln135_6, i65 6871947674" [dma-master-test.cpp:135]   --->   Operation 282 'mul' 'mul_ln135_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i30 @_ssdm_op_PartSelect.i30.i65.i32.i32, i65 %mul_ln135_2, i32 35, i32 64" [dma-master-test.cpp:135]   --->   Operation 283 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln135_7 = zext i32 %add_ln135_3" [dma-master-test.cpp:135]   --->   Operation 284 'zext' 'zext_ln135_7' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 285 [2/2] (6.91ns)   --->   "%mul_ln135_3 = mul i65 %zext_ln135_7, i65 6871947674" [dma-master-test.cpp:135]   --->   Operation 285 'mul' 'mul_ln135_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 286 [1/2] (6.91ns)   --->   "%mul_ln136 = mul i65 %zext_ln136_3, i65 6871947674" [dma-master-test.cpp:136]   --->   Operation 286 'mul' 'mul_ln136' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i30 @_ssdm_op_PartSelect.i30.i65.i32.i32, i65 %mul_ln136, i32 35, i32 64" [dma-master-test.cpp:136]   --->   Operation 287 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 288 [1/2] (6.91ns)   --->   "%mul_ln136_1 = mul i65 %zext_ln136_4, i65 6871947674" [dma-master-test.cpp:136]   --->   Operation 288 'mul' 'mul_ln136_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i30 @_ssdm_op_PartSelect.i30.i65.i32.i32, i65 %mul_ln136_1, i32 35, i32 64" [dma-master-test.cpp:136]   --->   Operation 289 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln136_5 = zext i32 %add_ln136_2" [dma-master-test.cpp:136]   --->   Operation 290 'zext' 'zext_ln136_5' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 291 [2/2] (6.91ns)   --->   "%mul_ln136_2 = mul i65 %zext_ln136_5, i65 6871947674" [dma-master-test.cpp:136]   --->   Operation 291 'mul' 'mul_ln136_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 292 [1/2] (6.91ns)   --->   "%mul_ln137 = mul i65 %zext_ln137_2, i65 6871947674" [dma-master-test.cpp:137]   --->   Operation 292 'mul' 'mul_ln137' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i30 @_ssdm_op_PartSelect.i30.i65.i32.i32, i65 %mul_ln137, i32 35, i32 64" [dma-master-test.cpp:137]   --->   Operation 293 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln137_3 = zext i32 %add_ln137_1" [dma-master-test.cpp:137]   --->   Operation 294 'zext' 'zext_ln137_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 295 [2/2] (6.91ns)   --->   "%mul_ln137_1 = mul i65 %zext_ln137_3, i65 6871947674" [dma-master-test.cpp:137]   --->   Operation 295 'mul' 'mul_ln137_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 296 [4/6] (6.41ns)   --->   "%conv2 = sitofp i32 %success_index_0_lcssa" [dma-master-test.cpp:152]   --->   Operation 296 'sitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.25>
ST_36 : Operation 297 [2/5] (7.25ns)   --->   "%pox = fadd i32 %px, i32 %mul33" [dma-master-test.cpp:131]   --->   Operation 297 'fadd' 'pox' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 298 [2/5] (7.25ns)   --->   "%poy = fadd i32 %py, i32 %mul34" [dma-master-test.cpp:132]   --->   Operation 298 'fadd' 'poy' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 299 [2/5] (7.25ns)   --->   "%poz = fadd i32 %pz, i32 %mul35" [dma-master-test.cpp:133]   --->   Operation 299 'fadd' 'poz' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i30 %tmp_33" [dma-master-test.cpp:135]   --->   Operation 300 'zext' 'zext_ln135' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 301 [1/1] (0.00ns)   --->   "%buff_4_addr_2 = getelementptr i32 %buff_4, i64 0, i64 %zext_ln135" [dma-master-test.cpp:135]   --->   Operation 301 'getelementptr' 'buff_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 302 [2/2] (3.25ns)   --->   "%buff_4_load = load i7 %buff_4_addr_2" [dma-master-test.cpp:135]   --->   Operation 302 'load' 'buff_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_36 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln135_1 = zext i30 %tmp_34" [dma-master-test.cpp:135]   --->   Operation 303 'zext' 'zext_ln135_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 304 [1/1] (0.00ns)   --->   "%buff_addr_2 = getelementptr i32 %buff, i64 0, i64 %zext_ln135_1" [dma-master-test.cpp:135]   --->   Operation 304 'getelementptr' 'buff_addr_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 305 [2/2] (3.25ns)   --->   "%buff_load = load i7 %buff_addr_2" [dma-master-test.cpp:135]   --->   Operation 305 'load' 'buff_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_36 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln135_2 = zext i30 %tmp_35" [dma-master-test.cpp:135]   --->   Operation 306 'zext' 'zext_ln135_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 307 [1/1] (0.00ns)   --->   "%buff_1_addr_2 = getelementptr i32 %buff_1, i64 0, i64 %zext_ln135_2" [dma-master-test.cpp:135]   --->   Operation 307 'getelementptr' 'buff_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 308 [2/2] (3.25ns)   --->   "%buff_1_load = load i7 %buff_1_addr_2" [dma-master-test.cpp:135]   --->   Operation 308 'load' 'buff_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_36 : Operation 309 [1/2] (6.91ns)   --->   "%mul_ln135_3 = mul i65 %zext_ln135_7, i65 6871947674" [dma-master-test.cpp:135]   --->   Operation 309 'mul' 'mul_ln135_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i30 @_ssdm_op_PartSelect.i30.i65.i32.i32, i65 %mul_ln135_3, i32 35, i32 64" [dma-master-test.cpp:135]   --->   Operation 310 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i30 %tmp_37" [dma-master-test.cpp:136]   --->   Operation 311 'zext' 'zext_ln136' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 312 [1/1] (0.00ns)   --->   "%buff_3_addr_3 = getelementptr i32 %buff_3, i64 0, i64 %zext_ln136" [dma-master-test.cpp:136]   --->   Operation 312 'getelementptr' 'buff_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 313 [2/2] (3.25ns)   --->   "%buff_3_load = load i7 %buff_3_addr_3" [dma-master-test.cpp:136]   --->   Operation 313 'load' 'buff_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_36 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln136_1 = zext i30 %tmp_38" [dma-master-test.cpp:136]   --->   Operation 314 'zext' 'zext_ln136_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 315 [1/1] (0.00ns)   --->   "%buff_4_addr_3 = getelementptr i32 %buff_4, i64 0, i64 %zext_ln136_1" [dma-master-test.cpp:136]   --->   Operation 315 'getelementptr' 'buff_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 316 [2/2] (3.25ns)   --->   "%buff_4_load_1 = load i7 %buff_4_addr_3" [dma-master-test.cpp:136]   --->   Operation 316 'load' 'buff_4_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_36 : Operation 317 [1/2] (6.91ns)   --->   "%mul_ln136_2 = mul i65 %zext_ln136_5, i65 6871947674" [dma-master-test.cpp:136]   --->   Operation 317 'mul' 'mul_ln136_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i30 @_ssdm_op_PartSelect.i30.i65.i32.i32, i65 %mul_ln136_2, i32 35, i32 64" [dma-master-test.cpp:136]   --->   Operation 318 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i30 %tmp_40" [dma-master-test.cpp:137]   --->   Operation 319 'zext' 'zext_ln137' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 320 [1/1] (0.00ns)   --->   "%buff_1_addr_3 = getelementptr i32 %buff_1, i64 0, i64 %zext_ln137" [dma-master-test.cpp:137]   --->   Operation 320 'getelementptr' 'buff_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 321 [2/2] (3.25ns)   --->   "%buff_1_load_1 = load i7 %buff_1_addr_3" [dma-master-test.cpp:137]   --->   Operation 321 'load' 'buff_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_36 : Operation 322 [1/2] (6.91ns)   --->   "%mul_ln137_1 = mul i65 %zext_ln137_3, i65 6871947674" [dma-master-test.cpp:137]   --->   Operation 322 'mul' 'mul_ln137_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i30 @_ssdm_op_PartSelect.i30.i65.i32.i32, i65 %mul_ln137_1, i32 35, i32 64" [dma-master-test.cpp:137]   --->   Operation 323 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 324 [3/6] (6.41ns)   --->   "%conv2 = sitofp i32 %success_index_0_lcssa" [dma-master-test.cpp:152]   --->   Operation 324 'sitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.25>
ST_37 : Operation 325 [1/5] (7.25ns)   --->   "%pox = fadd i32 %px, i32 %mul33" [dma-master-test.cpp:131]   --->   Operation 325 'fadd' 'pox' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 326 [1/5] (7.25ns)   --->   "%poy = fadd i32 %py, i32 %mul34" [dma-master-test.cpp:132]   --->   Operation 326 'fadd' 'poy' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 327 [1/5] (7.25ns)   --->   "%poz = fadd i32 %pz, i32 %mul35" [dma-master-test.cpp:133]   --->   Operation 327 'fadd' 'poz' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 328 [1/2] (3.25ns)   --->   "%buff_4_load = load i7 %buff_4_addr_2" [dma-master-test.cpp:135]   --->   Operation 328 'load' 'buff_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_37 : Operation 329 [1/2] (3.25ns)   --->   "%buff_load = load i7 %buff_addr_2" [dma-master-test.cpp:135]   --->   Operation 329 'load' 'buff_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_37 : Operation 330 [1/2] (3.25ns)   --->   "%buff_1_load = load i7 %buff_1_addr_2" [dma-master-test.cpp:135]   --->   Operation 330 'load' 'buff_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_37 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln135_3 = zext i30 %tmp_36" [dma-master-test.cpp:135]   --->   Operation 331 'zext' 'zext_ln135_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 332 [1/1] (0.00ns)   --->   "%buff_2_addr_2 = getelementptr i32 %buff_2, i64 0, i64 %zext_ln135_3" [dma-master-test.cpp:135]   --->   Operation 332 'getelementptr' 'buff_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 333 [2/2] (3.25ns)   --->   "%buff_2_load = load i7 %buff_2_addr_2" [dma-master-test.cpp:135]   --->   Operation 333 'load' 'buff_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_37 : Operation 334 [1/2] (3.25ns)   --->   "%buff_3_load = load i7 %buff_3_addr_3" [dma-master-test.cpp:136]   --->   Operation 334 'load' 'buff_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_37 : Operation 335 [1/2] (3.25ns)   --->   "%buff_4_load_1 = load i7 %buff_4_addr_3" [dma-master-test.cpp:136]   --->   Operation 335 'load' 'buff_4_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_37 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln136_2 = zext i30 %tmp_39" [dma-master-test.cpp:136]   --->   Operation 336 'zext' 'zext_ln136_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 337 [1/1] (0.00ns)   --->   "%buff_addr_3 = getelementptr i32 %buff, i64 0, i64 %zext_ln136_2" [dma-master-test.cpp:136]   --->   Operation 337 'getelementptr' 'buff_addr_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 338 [2/2] (3.25ns)   --->   "%buff_load_1 = load i7 %buff_addr_3" [dma-master-test.cpp:136]   --->   Operation 338 'load' 'buff_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_37 : Operation 339 [1/2] (3.25ns)   --->   "%buff_1_load_1 = load i7 %buff_1_addr_3" [dma-master-test.cpp:137]   --->   Operation 339 'load' 'buff_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_37 : Operation 340 [1/1] (3.25ns)   --->   "%store_ln141 = store i32 %t_final_0_lcssa, i7 %buff_addr" [dma-master-test.cpp:141]   --->   Operation 340 'store' 'store_ln141' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_37 : Operation 341 [2/6] (6.41ns)   --->   "%conv2 = sitofp i32 %success_index_0_lcssa" [dma-master-test.cpp:152]   --->   Operation 341 'sitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.41>
ST_38 : Operation 342 [4/4] (5.70ns)   --->   "%mul36 = fmul i32 %buff_4_load, i32 %pox" [dma-master-test.cpp:135]   --->   Operation 342 'fmul' 'mul36' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 343 [4/4] (5.70ns)   --->   "%mul37 = fmul i32 %buff_load, i32 %poy" [dma-master-test.cpp:135]   --->   Operation 343 'fmul' 'mul37' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 344 [4/4] (5.70ns)   --->   "%mul38 = fmul i32 %buff_1_load, i32 %poz" [dma-master-test.cpp:135]   --->   Operation 344 'fmul' 'mul38' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 345 [1/2] (3.25ns)   --->   "%buff_2_load = load i7 %buff_2_addr_2" [dma-master-test.cpp:135]   --->   Operation 345 'load' 'buff_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_38 : Operation 346 [4/4] (5.70ns)   --->   "%mul39 = fmul i32 %buff_load, i32 %pox" [dma-master-test.cpp:136]   --->   Operation 346 'fmul' 'mul39' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 347 [4/4] (5.70ns)   --->   "%mul40 = fmul i32 %buff_3_load, i32 %poy" [dma-master-test.cpp:136]   --->   Operation 347 'fmul' 'mul40' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 348 [4/4] (5.70ns)   --->   "%mul41 = fmul i32 %buff_4_load_1, i32 %poz" [dma-master-test.cpp:136]   --->   Operation 348 'fmul' 'mul41' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 349 [1/2] (3.25ns)   --->   "%buff_load_1 = load i7 %buff_addr_3" [dma-master-test.cpp:136]   --->   Operation 349 'load' 'buff_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_38 : Operation 350 [4/4] (5.70ns)   --->   "%mul42 = fmul i32 %buff_1_load, i32 %pox" [dma-master-test.cpp:137]   --->   Operation 350 'fmul' 'mul42' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 351 [4/4] (5.70ns)   --->   "%mul43 = fmul i32 %buff_4_load_1, i32 %poy" [dma-master-test.cpp:137]   --->   Operation 351 'fmul' 'mul43' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 352 [4/4] (5.70ns)   --->   "%mul44 = fmul i32 %buff_1_load_1, i32 %poz" [dma-master-test.cpp:137]   --->   Operation 352 'fmul' 'mul44' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln137_1 = zext i30 %tmp_41" [dma-master-test.cpp:137]   --->   Operation 353 'zext' 'zext_ln137_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 354 [1/1] (0.00ns)   --->   "%buff_2_addr_3 = getelementptr i32 %buff_2, i64 0, i64 %zext_ln137_1" [dma-master-test.cpp:137]   --->   Operation 354 'getelementptr' 'buff_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 355 [2/2] (3.25ns)   --->   "%buff_2_load_1 = load i7 %buff_2_addr_3" [dma-master-test.cpp:137]   --->   Operation 355 'load' 'buff_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_38 : Operation 356 [1/1] (3.25ns)   --->   "%store_ln143 = store i32 %pox, i7 %buff_1_addr" [dma-master-test.cpp:143]   --->   Operation 356 'store' 'store_ln143' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_38 : Operation 357 [1/1] (3.25ns)   --->   "%store_ln144 = store i32 %poy, i7 %buff_2_addr" [dma-master-test.cpp:144]   --->   Operation 357 'store' 'store_ln144' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_38 : Operation 358 [1/1] (3.25ns)   --->   "%store_ln145 = store i32 %poz, i7 %buff_3_addr" [dma-master-test.cpp:145]   --->   Operation 358 'store' 'store_ln145' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_38 : Operation 359 [1/6] (6.41ns)   --->   "%conv2 = sitofp i32 %success_index_0_lcssa" [dma-master-test.cpp:152]   --->   Operation 359 'sitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.70>
ST_39 : Operation 360 [3/4] (5.70ns)   --->   "%mul36 = fmul i32 %buff_4_load, i32 %pox" [dma-master-test.cpp:135]   --->   Operation 360 'fmul' 'mul36' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 361 [3/4] (5.70ns)   --->   "%mul37 = fmul i32 %buff_load, i32 %poy" [dma-master-test.cpp:135]   --->   Operation 361 'fmul' 'mul37' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 362 [3/4] (5.70ns)   --->   "%mul38 = fmul i32 %buff_1_load, i32 %poz" [dma-master-test.cpp:135]   --->   Operation 362 'fmul' 'mul38' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 363 [3/4] (5.70ns)   --->   "%mul39 = fmul i32 %buff_load, i32 %pox" [dma-master-test.cpp:136]   --->   Operation 363 'fmul' 'mul39' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 364 [3/4] (5.70ns)   --->   "%mul40 = fmul i32 %buff_3_load, i32 %poy" [dma-master-test.cpp:136]   --->   Operation 364 'fmul' 'mul40' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 365 [3/4] (5.70ns)   --->   "%mul41 = fmul i32 %buff_4_load_1, i32 %poz" [dma-master-test.cpp:136]   --->   Operation 365 'fmul' 'mul41' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 366 [3/4] (5.70ns)   --->   "%mul42 = fmul i32 %buff_1_load, i32 %pox" [dma-master-test.cpp:137]   --->   Operation 366 'fmul' 'mul42' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 367 [3/4] (5.70ns)   --->   "%mul43 = fmul i32 %buff_4_load_1, i32 %poy" [dma-master-test.cpp:137]   --->   Operation 367 'fmul' 'mul43' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 368 [3/4] (5.70ns)   --->   "%mul44 = fmul i32 %buff_1_load_1, i32 %poz" [dma-master-test.cpp:137]   --->   Operation 368 'fmul' 'mul44' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 369 [1/2] (3.25ns)   --->   "%buff_2_load_1 = load i7 %buff_2_addr_3" [dma-master-test.cpp:137]   --->   Operation 369 'load' 'buff_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_39 : Operation 370 [1/1] (0.00ns)   --->   "%buff_2_addr_4 = getelementptr i32 %buff_2, i64 0, i64 1" [dma-master-test.cpp:152]   --->   Operation 370 'getelementptr' 'buff_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 371 [1/1] (3.25ns)   --->   "%store_ln152 = store i32 %conv2, i7 %buff_2_addr_4" [dma-master-test.cpp:152]   --->   Operation 371 'store' 'store_ln152' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>

State 40 <SV = 39> <Delay = 5.70>
ST_40 : Operation 372 [2/4] (5.70ns)   --->   "%mul36 = fmul i32 %buff_4_load, i32 %pox" [dma-master-test.cpp:135]   --->   Operation 372 'fmul' 'mul36' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 373 [2/4] (5.70ns)   --->   "%mul37 = fmul i32 %buff_load, i32 %poy" [dma-master-test.cpp:135]   --->   Operation 373 'fmul' 'mul37' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 374 [2/4] (5.70ns)   --->   "%mul38 = fmul i32 %buff_1_load, i32 %poz" [dma-master-test.cpp:135]   --->   Operation 374 'fmul' 'mul38' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 375 [2/4] (5.70ns)   --->   "%mul39 = fmul i32 %buff_load, i32 %pox" [dma-master-test.cpp:136]   --->   Operation 375 'fmul' 'mul39' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 376 [2/4] (5.70ns)   --->   "%mul40 = fmul i32 %buff_3_load, i32 %poy" [dma-master-test.cpp:136]   --->   Operation 376 'fmul' 'mul40' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 377 [2/4] (5.70ns)   --->   "%mul41 = fmul i32 %buff_4_load_1, i32 %poz" [dma-master-test.cpp:136]   --->   Operation 377 'fmul' 'mul41' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 378 [2/4] (5.70ns)   --->   "%mul42 = fmul i32 %buff_1_load, i32 %pox" [dma-master-test.cpp:137]   --->   Operation 378 'fmul' 'mul42' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 379 [2/4] (5.70ns)   --->   "%mul43 = fmul i32 %buff_4_load_1, i32 %poy" [dma-master-test.cpp:137]   --->   Operation 379 'fmul' 'mul43' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 380 [2/4] (5.70ns)   --->   "%mul44 = fmul i32 %buff_1_load_1, i32 %poz" [dma-master-test.cpp:137]   --->   Operation 380 'fmul' 'mul44' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.70>
ST_41 : Operation 381 [1/4] (5.70ns)   --->   "%mul36 = fmul i32 %buff_4_load, i32 %pox" [dma-master-test.cpp:135]   --->   Operation 381 'fmul' 'mul36' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 382 [1/4] (5.70ns)   --->   "%mul37 = fmul i32 %buff_load, i32 %poy" [dma-master-test.cpp:135]   --->   Operation 382 'fmul' 'mul37' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 383 [1/4] (5.70ns)   --->   "%mul38 = fmul i32 %buff_1_load, i32 %poz" [dma-master-test.cpp:135]   --->   Operation 383 'fmul' 'mul38' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 384 [1/4] (5.70ns)   --->   "%mul39 = fmul i32 %buff_load, i32 %pox" [dma-master-test.cpp:136]   --->   Operation 384 'fmul' 'mul39' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 385 [1/4] (5.70ns)   --->   "%mul40 = fmul i32 %buff_3_load, i32 %poy" [dma-master-test.cpp:136]   --->   Operation 385 'fmul' 'mul40' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 386 [1/4] (5.70ns)   --->   "%mul41 = fmul i32 %buff_4_load_1, i32 %poz" [dma-master-test.cpp:136]   --->   Operation 386 'fmul' 'mul41' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 387 [1/4] (5.70ns)   --->   "%mul42 = fmul i32 %buff_1_load, i32 %pox" [dma-master-test.cpp:137]   --->   Operation 387 'fmul' 'mul42' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 388 [1/4] (5.70ns)   --->   "%mul43 = fmul i32 %buff_4_load_1, i32 %poy" [dma-master-test.cpp:137]   --->   Operation 388 'fmul' 'mul43' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 389 [1/4] (5.70ns)   --->   "%mul44 = fmul i32 %buff_1_load_1, i32 %poz" [dma-master-test.cpp:137]   --->   Operation 389 'fmul' 'mul44' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.25>
ST_42 : Operation 390 [5/5] (7.25ns)   --->   "%tmp34 = fadd i32 %buff_2_load, i32 %mul37" [dma-master-test.cpp:135]   --->   Operation 390 'fadd' 'tmp34' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 391 [5/5] (7.25ns)   --->   "%tmp35 = fadd i32 %mul38, i32 %mul36" [dma-master-test.cpp:135]   --->   Operation 391 'fadd' 'tmp35' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 392 [5/5] (7.25ns)   --->   "%tmp36 = fadd i32 %buff_load_1, i32 %mul40" [dma-master-test.cpp:136]   --->   Operation 392 'fadd' 'tmp36' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 393 [5/5] (7.25ns)   --->   "%tmp37 = fadd i32 %mul41, i32 %mul39" [dma-master-test.cpp:136]   --->   Operation 393 'fadd' 'tmp37' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 394 [5/5] (7.25ns)   --->   "%tmp38 = fadd i32 %buff_2_load_1, i32 %mul43" [dma-master-test.cpp:137]   --->   Operation 394 'fadd' 'tmp38' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 395 [5/5] (7.25ns)   --->   "%tmp39 = fadd i32 %mul44, i32 %mul42" [dma-master-test.cpp:137]   --->   Operation 395 'fadd' 'tmp39' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.25>
ST_43 : Operation 396 [4/5] (7.25ns)   --->   "%tmp34 = fadd i32 %buff_2_load, i32 %mul37" [dma-master-test.cpp:135]   --->   Operation 396 'fadd' 'tmp34' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 397 [4/5] (7.25ns)   --->   "%tmp35 = fadd i32 %mul38, i32 %mul36" [dma-master-test.cpp:135]   --->   Operation 397 'fadd' 'tmp35' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 398 [4/5] (7.25ns)   --->   "%tmp36 = fadd i32 %buff_load_1, i32 %mul40" [dma-master-test.cpp:136]   --->   Operation 398 'fadd' 'tmp36' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 399 [4/5] (7.25ns)   --->   "%tmp37 = fadd i32 %mul41, i32 %mul39" [dma-master-test.cpp:136]   --->   Operation 399 'fadd' 'tmp37' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 400 [4/5] (7.25ns)   --->   "%tmp38 = fadd i32 %buff_2_load_1, i32 %mul43" [dma-master-test.cpp:137]   --->   Operation 400 'fadd' 'tmp38' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 401 [4/5] (7.25ns)   --->   "%tmp39 = fadd i32 %mul44, i32 %mul42" [dma-master-test.cpp:137]   --->   Operation 401 'fadd' 'tmp39' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.25>
ST_44 : Operation 402 [3/5] (7.25ns)   --->   "%tmp34 = fadd i32 %buff_2_load, i32 %mul37" [dma-master-test.cpp:135]   --->   Operation 402 'fadd' 'tmp34' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 403 [3/5] (7.25ns)   --->   "%tmp35 = fadd i32 %mul38, i32 %mul36" [dma-master-test.cpp:135]   --->   Operation 403 'fadd' 'tmp35' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 404 [3/5] (7.25ns)   --->   "%tmp36 = fadd i32 %buff_load_1, i32 %mul40" [dma-master-test.cpp:136]   --->   Operation 404 'fadd' 'tmp36' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 405 [3/5] (7.25ns)   --->   "%tmp37 = fadd i32 %mul41, i32 %mul39" [dma-master-test.cpp:136]   --->   Operation 405 'fadd' 'tmp37' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 406 [3/5] (7.25ns)   --->   "%tmp38 = fadd i32 %buff_2_load_1, i32 %mul43" [dma-master-test.cpp:137]   --->   Operation 406 'fadd' 'tmp38' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 407 [3/5] (7.25ns)   --->   "%tmp39 = fadd i32 %mul44, i32 %mul42" [dma-master-test.cpp:137]   --->   Operation 407 'fadd' 'tmp39' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.25>
ST_45 : Operation 408 [2/5] (7.25ns)   --->   "%tmp34 = fadd i32 %buff_2_load, i32 %mul37" [dma-master-test.cpp:135]   --->   Operation 408 'fadd' 'tmp34' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 409 [2/5] (7.25ns)   --->   "%tmp35 = fadd i32 %mul38, i32 %mul36" [dma-master-test.cpp:135]   --->   Operation 409 'fadd' 'tmp35' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 410 [2/5] (7.25ns)   --->   "%tmp36 = fadd i32 %buff_load_1, i32 %mul40" [dma-master-test.cpp:136]   --->   Operation 410 'fadd' 'tmp36' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 411 [2/5] (7.25ns)   --->   "%tmp37 = fadd i32 %mul41, i32 %mul39" [dma-master-test.cpp:136]   --->   Operation 411 'fadd' 'tmp37' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 412 [2/5] (7.25ns)   --->   "%tmp38 = fadd i32 %buff_2_load_1, i32 %mul43" [dma-master-test.cpp:137]   --->   Operation 412 'fadd' 'tmp38' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 413 [2/5] (7.25ns)   --->   "%tmp39 = fadd i32 %mul44, i32 %mul42" [dma-master-test.cpp:137]   --->   Operation 413 'fadd' 'tmp39' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.25>
ST_46 : Operation 414 [1/5] (7.25ns)   --->   "%tmp34 = fadd i32 %buff_2_load, i32 %mul37" [dma-master-test.cpp:135]   --->   Operation 414 'fadd' 'tmp34' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 415 [1/5] (7.25ns)   --->   "%tmp35 = fadd i32 %mul38, i32 %mul36" [dma-master-test.cpp:135]   --->   Operation 415 'fadd' 'tmp35' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 416 [1/5] (7.25ns)   --->   "%tmp36 = fadd i32 %buff_load_1, i32 %mul40" [dma-master-test.cpp:136]   --->   Operation 416 'fadd' 'tmp36' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 417 [1/5] (7.25ns)   --->   "%tmp37 = fadd i32 %mul41, i32 %mul39" [dma-master-test.cpp:136]   --->   Operation 417 'fadd' 'tmp37' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 418 [1/5] (7.25ns)   --->   "%tmp38 = fadd i32 %buff_2_load_1, i32 %mul43" [dma-master-test.cpp:137]   --->   Operation 418 'fadd' 'tmp38' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 419 [1/5] (7.25ns)   --->   "%tmp39 = fadd i32 %mul44, i32 %mul42" [dma-master-test.cpp:137]   --->   Operation 419 'fadd' 'tmp39' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.25>
ST_47 : Operation 420 [5/5] (7.25ns)   --->   "%n_x = fadd i32 %tmp35, i32 %tmp34" [dma-master-test.cpp:135]   --->   Operation 420 'fadd' 'n_x' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 421 [5/5] (7.25ns)   --->   "%n_y = fadd i32 %tmp37, i32 %tmp36" [dma-master-test.cpp:136]   --->   Operation 421 'fadd' 'n_y' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 422 [5/5] (7.25ns)   --->   "%n_z = fadd i32 %tmp39, i32 %tmp38" [dma-master-test.cpp:137]   --->   Operation 422 'fadd' 'n_z' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.25>
ST_48 : Operation 423 [4/5] (7.25ns)   --->   "%n_x = fadd i32 %tmp35, i32 %tmp34" [dma-master-test.cpp:135]   --->   Operation 423 'fadd' 'n_x' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 424 [4/5] (7.25ns)   --->   "%n_y = fadd i32 %tmp37, i32 %tmp36" [dma-master-test.cpp:136]   --->   Operation 424 'fadd' 'n_y' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 425 [4/5] (7.25ns)   --->   "%n_z = fadd i32 %tmp39, i32 %tmp38" [dma-master-test.cpp:137]   --->   Operation 425 'fadd' 'n_z' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.25>
ST_49 : Operation 426 [3/5] (7.25ns)   --->   "%n_x = fadd i32 %tmp35, i32 %tmp34" [dma-master-test.cpp:135]   --->   Operation 426 'fadd' 'n_x' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 427 [3/5] (7.25ns)   --->   "%n_y = fadd i32 %tmp37, i32 %tmp36" [dma-master-test.cpp:136]   --->   Operation 427 'fadd' 'n_y' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 428 [3/5] (7.25ns)   --->   "%n_z = fadd i32 %tmp39, i32 %tmp38" [dma-master-test.cpp:137]   --->   Operation 428 'fadd' 'n_z' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.25>
ST_50 : Operation 429 [2/5] (7.25ns)   --->   "%n_x = fadd i32 %tmp35, i32 %tmp34" [dma-master-test.cpp:135]   --->   Operation 429 'fadd' 'n_x' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 430 [2/5] (7.25ns)   --->   "%n_y = fadd i32 %tmp37, i32 %tmp36" [dma-master-test.cpp:136]   --->   Operation 430 'fadd' 'n_y' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 431 [2/5] (7.25ns)   --->   "%n_z = fadd i32 %tmp39, i32 %tmp38" [dma-master-test.cpp:137]   --->   Operation 431 'fadd' 'n_z' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.25>
ST_51 : Operation 432 [1/5] (7.25ns)   --->   "%n_x = fadd i32 %tmp35, i32 %tmp34" [dma-master-test.cpp:135]   --->   Operation 432 'fadd' 'n_x' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 433 [1/5] (7.25ns)   --->   "%n_y = fadd i32 %tmp37, i32 %tmp36" [dma-master-test.cpp:136]   --->   Operation 433 'fadd' 'n_y' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 434 [1/5] (7.25ns)   --->   "%n_z = fadd i32 %tmp39, i32 %tmp38" [dma-master-test.cpp:137]   --->   Operation 434 'fadd' 'n_z' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.70>
ST_52 : Operation 435 [4/4] (5.70ns)   --->   "%mul46 = fmul i32 %n_y, i32 %n_y" [dma-master-test.cpp:139]   --->   Operation 435 'fmul' 'mul46' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 436 [4/4] (5.70ns)   --->   "%mul47 = fmul i32 %n_z, i32 %n_z" [dma-master-test.cpp:139]   --->   Operation 436 'fmul' 'mul47' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.70>
ST_53 : Operation 437 [3/4] (5.70ns)   --->   "%mul46 = fmul i32 %n_y, i32 %n_y" [dma-master-test.cpp:139]   --->   Operation 437 'fmul' 'mul46' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 438 [3/4] (5.70ns)   --->   "%mul47 = fmul i32 %n_z, i32 %n_z" [dma-master-test.cpp:139]   --->   Operation 438 'fmul' 'mul47' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.70>
ST_54 : Operation 439 [2/4] (5.70ns)   --->   "%mul46 = fmul i32 %n_y, i32 %n_y" [dma-master-test.cpp:139]   --->   Operation 439 'fmul' 'mul46' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 440 [2/4] (5.70ns)   --->   "%mul47 = fmul i32 %n_z, i32 %n_z" [dma-master-test.cpp:139]   --->   Operation 440 'fmul' 'mul47' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.70>
ST_55 : Operation 441 [1/4] (5.70ns)   --->   "%mul46 = fmul i32 %n_y, i32 %n_y" [dma-master-test.cpp:139]   --->   Operation 441 'fmul' 'mul46' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 442 [1/4] (5.70ns)   --->   "%mul47 = fmul i32 %n_z, i32 %n_z" [dma-master-test.cpp:139]   --->   Operation 442 'fmul' 'mul47' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.25>
ST_56 : Operation 443 [5/5] (7.25ns)   --->   "%tmp40 = fadd i32 %mul46, i32 %mul47" [dma-master-test.cpp:139]   --->   Operation 443 'fadd' 'tmp40' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.25>
ST_57 : Operation 444 [4/4] (5.70ns)   --->   "%mul45 = fmul i32 %n_x, i32 %n_x" [dma-master-test.cpp:139]   --->   Operation 444 'fmul' 'mul45' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 445 [4/5] (7.25ns)   --->   "%tmp40 = fadd i32 %mul46, i32 %mul47" [dma-master-test.cpp:139]   --->   Operation 445 'fadd' 'tmp40' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.25>
ST_58 : Operation 446 [3/4] (5.70ns)   --->   "%mul45 = fmul i32 %n_x, i32 %n_x" [dma-master-test.cpp:139]   --->   Operation 446 'fmul' 'mul45' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 447 [3/5] (7.25ns)   --->   "%tmp40 = fadd i32 %mul46, i32 %mul47" [dma-master-test.cpp:139]   --->   Operation 447 'fadd' 'tmp40' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.25>
ST_59 : Operation 448 [2/4] (5.70ns)   --->   "%mul45 = fmul i32 %n_x, i32 %n_x" [dma-master-test.cpp:139]   --->   Operation 448 'fmul' 'mul45' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 449 [2/5] (7.25ns)   --->   "%tmp40 = fadd i32 %mul46, i32 %mul47" [dma-master-test.cpp:139]   --->   Operation 449 'fadd' 'tmp40' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.25>
ST_60 : Operation 450 [1/4] (5.70ns)   --->   "%mul45 = fmul i32 %n_x, i32 %n_x" [dma-master-test.cpp:139]   --->   Operation 450 'fmul' 'mul45' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 451 [1/5] (7.25ns)   --->   "%tmp40 = fadd i32 %mul46, i32 %mul47" [dma-master-test.cpp:139]   --->   Operation 451 'fadd' 'tmp40' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.25>
ST_61 : Operation 452 [5/5] (7.25ns)   --->   "%n_assign = fadd i32 %tmp40, i32 %mul45" [dma-master-test.cpp:139]   --->   Operation 452 'fadd' 'n_assign' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.25>
ST_62 : Operation 453 [4/5] (7.25ns)   --->   "%n_assign = fadd i32 %tmp40, i32 %mul45" [dma-master-test.cpp:139]   --->   Operation 453 'fadd' 'n_assign' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.25>
ST_63 : Operation 454 [3/5] (7.25ns)   --->   "%n_assign = fadd i32 %tmp40, i32 %mul45" [dma-master-test.cpp:139]   --->   Operation 454 'fadd' 'n_assign' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.25>
ST_64 : Operation 455 [2/5] (7.25ns)   --->   "%n_assign = fadd i32 %tmp40, i32 %mul45" [dma-master-test.cpp:139]   --->   Operation 455 'fadd' 'n_assign' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.25>
ST_65 : Operation 456 [1/5] (7.25ns)   --->   "%n_assign = fadd i32 %tmp40, i32 %mul45" [dma-master-test.cpp:139]   --->   Operation 456 'fadd' 'n_assign' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 2.55>
ST_66 : Operation 457 [1/1] (0.00ns)   --->   "%y = bitcast i32 %n_assign" [dma-master-test.cpp:10]   --->   Operation 457 'bitcast' 'y' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 458 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %y, i32 1, i32 31" [dma-master-test.cpp:15]   --->   Operation 458 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i31 %lshr_ln" [dma-master-test.cpp:15]   --->   Operation 459 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 460 [1/1] (2.55ns)   --->   "%sub_ln15 = sub i32 1597463007, i32 %zext_ln15" [dma-master-test.cpp:15]   --->   Operation 460 'sub' 'sub_ln15' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 5.70>
ST_67 : Operation 461 [1/1] (0.00ns)   --->   "%bitcast_ln15 = bitcast i32 %sub_ln15" [dma-master-test.cpp:15]   --->   Operation 461 'bitcast' 'bitcast_ln15' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 462 [4/4] (5.70ns)   --->   "%tmp41 = fmul i32 %n_assign, i32 0.5" [dma-master-test.cpp:17]   --->   Operation 462 'fmul' 'tmp41' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 463 [4/4] (5.70ns)   --->   "%tmp42 = fmul i32 %bitcast_ln15, i32 %bitcast_ln15" [dma-master-test.cpp:17]   --->   Operation 463 'fmul' 'tmp42' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 5.70>
ST_68 : Operation 464 [3/4] (5.70ns)   --->   "%tmp41 = fmul i32 %n_assign, i32 0.5" [dma-master-test.cpp:17]   --->   Operation 464 'fmul' 'tmp41' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 465 [3/4] (5.70ns)   --->   "%tmp42 = fmul i32 %bitcast_ln15, i32 %bitcast_ln15" [dma-master-test.cpp:17]   --->   Operation 465 'fmul' 'tmp42' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 5.70>
ST_69 : Operation 466 [2/4] (5.70ns)   --->   "%tmp41 = fmul i32 %n_assign, i32 0.5" [dma-master-test.cpp:17]   --->   Operation 466 'fmul' 'tmp41' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 467 [2/4] (5.70ns)   --->   "%tmp42 = fmul i32 %bitcast_ln15, i32 %bitcast_ln15" [dma-master-test.cpp:17]   --->   Operation 467 'fmul' 'tmp42' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 5.70>
ST_70 : Operation 468 [1/4] (5.70ns)   --->   "%tmp41 = fmul i32 %n_assign, i32 0.5" [dma-master-test.cpp:17]   --->   Operation 468 'fmul' 'tmp41' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 469 [1/4] (5.70ns)   --->   "%tmp42 = fmul i32 %bitcast_ln15, i32 %bitcast_ln15" [dma-master-test.cpp:17]   --->   Operation 469 'fmul' 'tmp42' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 5.70>
ST_71 : Operation 470 [4/4] (5.70ns)   --->   "%mul2_i = fmul i32 %tmp42, i32 %tmp41" [dma-master-test.cpp:17]   --->   Operation 470 'fmul' 'mul2_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 5.70>
ST_72 : Operation 471 [3/4] (5.70ns)   --->   "%mul2_i = fmul i32 %tmp42, i32 %tmp41" [dma-master-test.cpp:17]   --->   Operation 471 'fmul' 'mul2_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 5.70>
ST_73 : Operation 472 [2/4] (5.70ns)   --->   "%mul2_i = fmul i32 %tmp42, i32 %tmp41" [dma-master-test.cpp:17]   --->   Operation 472 'fmul' 'mul2_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 5.70>
ST_74 : Operation 473 [1/4] (5.70ns)   --->   "%mul2_i = fmul i32 %tmp42, i32 %tmp41" [dma-master-test.cpp:17]   --->   Operation 473 'fmul' 'mul2_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 7.25>
ST_75 : Operation 474 [5/5] (7.25ns)   --->   "%sub3_i = fsub i32 1.5, i32 %mul2_i" [dma-master-test.cpp:17]   --->   Operation 474 'fsub' 'sub3_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 7.25>
ST_76 : Operation 475 [4/5] (7.25ns)   --->   "%sub3_i = fsub i32 1.5, i32 %mul2_i" [dma-master-test.cpp:17]   --->   Operation 475 'fsub' 'sub3_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 7.25>
ST_77 : Operation 476 [3/5] (7.25ns)   --->   "%sub3_i = fsub i32 1.5, i32 %mul2_i" [dma-master-test.cpp:17]   --->   Operation 476 'fsub' 'sub3_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 7.25>
ST_78 : Operation 477 [2/5] (7.25ns)   --->   "%sub3_i = fsub i32 1.5, i32 %mul2_i" [dma-master-test.cpp:17]   --->   Operation 477 'fsub' 'sub3_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 7.25>
ST_79 : Operation 478 [1/5] (7.25ns)   --->   "%sub3_i = fsub i32 1.5, i32 %mul2_i" [dma-master-test.cpp:17]   --->   Operation 478 'fsub' 'sub3_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 5.70>
ST_80 : Operation 479 [4/4] (5.70ns)   --->   "%mod = fmul i32 %bitcast_ln15, i32 %sub3_i" [dma-master-test.cpp:17]   --->   Operation 479 'fmul' 'mod' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 5.70>
ST_81 : Operation 480 [3/4] (5.70ns)   --->   "%mod = fmul i32 %bitcast_ln15, i32 %sub3_i" [dma-master-test.cpp:17]   --->   Operation 480 'fmul' 'mod' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 5.70>
ST_82 : Operation 481 [2/4] (5.70ns)   --->   "%mod = fmul i32 %bitcast_ln15, i32 %sub3_i" [dma-master-test.cpp:17]   --->   Operation 481 'fmul' 'mod' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 5.70>
ST_83 : Operation 482 [1/4] (5.70ns)   --->   "%mod = fmul i32 %bitcast_ln15, i32 %sub3_i" [dma-master-test.cpp:17]   --->   Operation 482 'fmul' 'mod' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 5.70>
ST_84 : Operation 483 [4/4] (5.70ns)   --->   "%mul48 = fmul i32 %n_x, i32 %mod" [dma-master-test.cpp:149]   --->   Operation 483 'fmul' 'mul48' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 484 [4/4] (5.70ns)   --->   "%mul49 = fmul i32 %n_y, i32 %mod" [dma-master-test.cpp:150]   --->   Operation 484 'fmul' 'mul49' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 485 [4/4] (5.70ns)   --->   "%mul50 = fmul i32 %n_z, i32 %mod" [dma-master-test.cpp:151]   --->   Operation 485 'fmul' 'mul50' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 5.70>
ST_85 : Operation 486 [3/4] (5.70ns)   --->   "%mul48 = fmul i32 %n_x, i32 %mod" [dma-master-test.cpp:149]   --->   Operation 486 'fmul' 'mul48' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 487 [3/4] (5.70ns)   --->   "%mul49 = fmul i32 %n_y, i32 %mod" [dma-master-test.cpp:150]   --->   Operation 487 'fmul' 'mul49' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 488 [3/4] (5.70ns)   --->   "%mul50 = fmul i32 %n_z, i32 %mod" [dma-master-test.cpp:151]   --->   Operation 488 'fmul' 'mul50' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 5.70>
ST_86 : Operation 489 [2/4] (5.70ns)   --->   "%mul48 = fmul i32 %n_x, i32 %mod" [dma-master-test.cpp:149]   --->   Operation 489 'fmul' 'mul48' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 490 [2/4] (5.70ns)   --->   "%mul49 = fmul i32 %n_y, i32 %mod" [dma-master-test.cpp:150]   --->   Operation 490 'fmul' 'mul49' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 491 [2/4] (5.70ns)   --->   "%mul50 = fmul i32 %n_z, i32 %mod" [dma-master-test.cpp:151]   --->   Operation 491 'fmul' 'mul50' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 5.70>
ST_87 : Operation 492 [1/4] (5.70ns)   --->   "%mul48 = fmul i32 %n_x, i32 %mod" [dma-master-test.cpp:149]   --->   Operation 492 'fmul' 'mul48' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 493 [1/4] (5.70ns)   --->   "%mul49 = fmul i32 %n_y, i32 %mod" [dma-master-test.cpp:150]   --->   Operation 493 'fmul' 'mul49' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 494 [1/4] (5.70ns)   --->   "%mul50 = fmul i32 %n_z, i32 %mod" [dma-master-test.cpp:151]   --->   Operation 494 'fmul' 'mul50' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 7.30>
ST_88 : Operation 495 [1/1] (3.25ns)   --->   "%store_ln149 = store i32 %mul48, i7 %buff_4_addr" [dma-master-test.cpp:149]   --->   Operation 495 'store' 'store_ln149' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_88 : Operation 496 [1/1] (0.00ns)   --->   "%buff_addr_4 = getelementptr i32 %buff, i64 0, i64 1" [dma-master-test.cpp:150]   --->   Operation 496 'getelementptr' 'buff_addr_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_88 : Operation 497 [1/1] (3.25ns)   --->   "%store_ln150 = store i32 %mul49, i7 %buff_addr_4" [dma-master-test.cpp:150]   --->   Operation 497 'store' 'store_ln150' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_88 : Operation 498 [1/1] (0.00ns)   --->   "%buff_1_addr_4 = getelementptr i32 %buff_1, i64 0, i64 1" [dma-master-test.cpp:151]   --->   Operation 498 'getelementptr' 'buff_1_addr_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_88 : Operation 499 [1/1] (3.25ns)   --->   "%store_ln151 = store i32 %mul50, i7 %buff_1_addr_4" [dma-master-test.cpp:151]   --->   Operation 499 'store' 'store_ln151' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_88 : Operation 500 [1/1] (0.00ns)   --->   "%br_ln155 = br void %if.end255" [dma-master-test.cpp:155]   --->   Operation 500 'br' 'br_ln155' <Predicate = (!tmp)> <Delay = 0.00>
ST_88 : Operation 501 [1/1] (7.30ns)   --->   "%empty_32 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i32 8" [dma-master-test.cpp:160]   --->   Operation 501 'writereq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 88> <Delay = 0.00>
ST_89 : Operation 502 [2/2] (0.00ns)   --->   "%call_ln31 = call void @dma_master_test_Pipeline_5, i32 %gmem, i62 %trunc_ln, i32 %buff, i32 %buff_1, i32 %buff_2, i32 %buff_3, i32 %buff_4" [dma-master-test.cpp:31]   --->   Operation 502 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 90 <SV = 89> <Delay = 0.00>
ST_90 : Operation 503 [1/2] (0.00ns)   --->   "%call_ln31 = call void @dma_master_test_Pipeline_5, i32 %gmem, i62 %trunc_ln, i32 %buff, i32 %buff_1, i32 %buff_2, i32 %buff_3, i32 %buff_4" [dma-master-test.cpp:31]   --->   Operation 503 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 91 <SV = 90> <Delay = 7.30>
ST_91 : Operation 504 [5/5] (7.30ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [dma-master-test.cpp:162]   --->   Operation 504 'writeresp' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 91> <Delay = 7.30>
ST_92 : Operation 505 [4/5] (7.30ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [dma-master-test.cpp:162]   --->   Operation 505 'writeresp' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 92> <Delay = 7.30>
ST_93 : Operation 506 [3/5] (7.30ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [dma-master-test.cpp:162]   --->   Operation 506 'writeresp' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 93> <Delay = 7.30>
ST_94 : Operation 507 [2/5] (7.30ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [dma-master-test.cpp:162]   --->   Operation 507 'writeresp' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 94> <Delay = 7.30>
ST_95 : Operation 508 [1/5] (7.30ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [dma-master-test.cpp:162]   --->   Operation 508 'writeresp' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_95 : Operation 509 [1/1] (0.00ns)   --->   "%ret_ln162 = ret" [dma-master-test.cpp:162]   --->   Operation 509 'ret' 'ret_ln162' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read operation ('num_quads') on port 'num_quads' [4]  (1 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', dma-master-test.cpp:31) [31]  (0 ns)
	bus request operation ('empty', dma-master-test.cpp:31) on port 'gmem' (dma-master-test.cpp:31) [32]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dma-master-test.cpp:31) on port 'gmem' (dma-master-test.cpp:31) [32]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dma-master-test.cpp:31) on port 'gmem' (dma-master-test.cpp:31) [32]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dma-master-test.cpp:31) on port 'gmem' (dma-master-test.cpp:31) [32]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dma-master-test.cpp:31) on port 'gmem' (dma-master-test.cpp:31) [32]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dma-master-test.cpp:31) on port 'gmem' (dma-master-test.cpp:31) [32]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dma-master-test.cpp:31) on port 'gmem' (dma-master-test.cpp:31) [32]  (7.3 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('buff_3_addr_1', dma-master-test.cpp:33) [34]  (0 ns)
	'load' operation ('px', dma-master-test.cpp:33) on array 'buff', dma-master-test.cpp:28 [35]  (3.25 ns)

 <State 12>: 3.25ns
The critical path consists of the following:
	'load' operation ('px', dma-master-test.cpp:33) on array 'buff', dma-master-test.cpp:28 [35]  (3.25 ns)

 <State 13>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', dma-master-test.cpp:33) [46]  (5.7 ns)

 <State 14>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', dma-master-test.cpp:33) [46]  (5.7 ns)

 <State 15>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', dma-master-test.cpp:33) [46]  (5.7 ns)

 <State 16>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', dma-master-test.cpp:33) [46]  (5.7 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', dma-master-test.cpp:33) [48]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', dma-master-test.cpp:33) [48]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', dma-master-test.cpp:33) [48]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', dma-master-test.cpp:33) [48]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', dma-master-test.cpp:33) [48]  (7.26 ns)

 <State 22>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp1', dma-master-test.cpp:58) [59]  (5.7 ns)

 <State 23>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp1', dma-master-test.cpp:58) [59]  (5.7 ns)

 <State 24>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp1', dma-master-test.cpp:58) [59]  (5.7 ns)

 <State 25>: 4.06ns
The critical path consists of the following:
	'call' operation ('call_ln43', dma-master-test.cpp:43) to 'dma_master_test_Pipeline_VITIS_LOOP_43_1' [65]  (4.06 ns)

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 2.47ns
The critical path consists of the following:
	'call' operation ('call_ln43', dma-master-test.cpp:43) to 'dma_master_test_Pipeline_VITIS_LOOP_120_2' [66]  (2.47 ns)

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 7.29ns
The critical path consists of the following:
	'load' operation ('t_final_loc_load') on local variable 't_final_loc' [67]  (0 ns)
	multiplexor before 'phi' operation ('t_final_0_lcssa') with incoming values : ('t_final_loc_load') [72]  (1.59 ns)
	'phi' operation ('t_final_0_lcssa') with incoming values : ('t_final_loc_load') [72]  (0 ns)
	'fmul' operation ('mul33', dma-master-test.cpp:131) [79]  (5.7 ns)

 <State 30>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul33', dma-master-test.cpp:131) [79]  (5.7 ns)

 <State 31>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul33', dma-master-test.cpp:131) [79]  (5.7 ns)

 <State 32>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul33', dma-master-test.cpp:131) [79]  (5.7 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('pox', dma-master-test.cpp:131) [80]  (7.26 ns)

 <State 34>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('pox', dma-master-test.cpp:131) [80]  (7.26 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('pox', dma-master-test.cpp:131) [80]  (7.26 ns)

 <State 36>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('pox', dma-master-test.cpp:131) [80]  (7.26 ns)

 <State 37>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('pox', dma-master-test.cpp:131) [80]  (7.26 ns)

 <State 38>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv2', dma-master-test.cpp:152) [193]  (6.41 ns)

 <State 39>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul36', dma-master-test.cpp:135) [92]  (5.7 ns)

 <State 40>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul36', dma-master-test.cpp:135) [92]  (5.7 ns)

 <State 41>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul36', dma-master-test.cpp:135) [92]  (5.7 ns)

 <State 42>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp34', dma-master-test.cpp:135) [116]  (7.26 ns)

 <State 43>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp34', dma-master-test.cpp:135) [116]  (7.26 ns)

 <State 44>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp34', dma-master-test.cpp:135) [116]  (7.26 ns)

 <State 45>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp34', dma-master-test.cpp:135) [116]  (7.26 ns)

 <State 46>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp34', dma-master-test.cpp:135) [116]  (7.26 ns)

 <State 47>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('n_x', dma-master-test.cpp:135) [118]  (7.26 ns)

 <State 48>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('n_x', dma-master-test.cpp:135) [118]  (7.26 ns)

 <State 49>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('n_x', dma-master-test.cpp:135) [118]  (7.26 ns)

 <State 50>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('n_x', dma-master-test.cpp:135) [118]  (7.26 ns)

 <State 51>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('n_x', dma-master-test.cpp:135) [118]  (7.26 ns)

 <State 52>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul46', dma-master-test.cpp:139) [167]  (5.7 ns)

 <State 53>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul46', dma-master-test.cpp:139) [167]  (5.7 ns)

 <State 54>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul46', dma-master-test.cpp:139) [167]  (5.7 ns)

 <State 55>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul46', dma-master-test.cpp:139) [167]  (5.7 ns)

 <State 56>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp40', dma-master-test.cpp:139) [169]  (7.26 ns)

 <State 57>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp40', dma-master-test.cpp:139) [169]  (7.26 ns)

 <State 58>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp40', dma-master-test.cpp:139) [169]  (7.26 ns)

 <State 59>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp40', dma-master-test.cpp:139) [169]  (7.26 ns)

 <State 60>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp40', dma-master-test.cpp:139) [169]  (7.26 ns)

 <State 61>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('n', dma-master-test.cpp:139) [170]  (7.26 ns)

 <State 62>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('n', dma-master-test.cpp:139) [170]  (7.26 ns)

 <State 63>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('n', dma-master-test.cpp:139) [170]  (7.26 ns)

 <State 64>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('n', dma-master-test.cpp:139) [170]  (7.26 ns)

 <State 65>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('n', dma-master-test.cpp:139) [170]  (7.26 ns)

 <State 66>: 2.55ns
The critical path consists of the following:
	'sub' operation ('sub_ln15', dma-master-test.cpp:15) [174]  (2.55 ns)

 <State 67>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp41', dma-master-test.cpp:17) [176]  (5.7 ns)

 <State 68>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp41', dma-master-test.cpp:17) [176]  (5.7 ns)

 <State 69>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp41', dma-master-test.cpp:17) [176]  (5.7 ns)

 <State 70>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp41', dma-master-test.cpp:17) [176]  (5.7 ns)

 <State 71>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul2_i', dma-master-test.cpp:17) [178]  (5.7 ns)

 <State 72>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul2_i', dma-master-test.cpp:17) [178]  (5.7 ns)

 <State 73>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul2_i', dma-master-test.cpp:17) [178]  (5.7 ns)

 <State 74>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul2_i', dma-master-test.cpp:17) [178]  (5.7 ns)

 <State 75>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub3_i', dma-master-test.cpp:17) [179]  (7.26 ns)

 <State 76>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub3_i', dma-master-test.cpp:17) [179]  (7.26 ns)

 <State 77>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub3_i', dma-master-test.cpp:17) [179]  (7.26 ns)

 <State 78>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub3_i', dma-master-test.cpp:17) [179]  (7.26 ns)

 <State 79>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub3_i', dma-master-test.cpp:17) [179]  (7.26 ns)

 <State 80>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mod', dma-master-test.cpp:17) [180]  (5.7 ns)

 <State 81>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mod', dma-master-test.cpp:17) [180]  (5.7 ns)

 <State 82>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mod', dma-master-test.cpp:17) [180]  (5.7 ns)

 <State 83>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mod', dma-master-test.cpp:17) [180]  (5.7 ns)

 <State 84>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul48', dma-master-test.cpp:149) [185]  (5.7 ns)

 <State 85>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul48', dma-master-test.cpp:149) [185]  (5.7 ns)

 <State 86>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul48', dma-master-test.cpp:149) [185]  (5.7 ns)

 <State 87>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul48', dma-master-test.cpp:149) [185]  (5.7 ns)

 <State 88>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_32', dma-master-test.cpp:160) on port 'gmem' (dma-master-test.cpp:160) [201]  (7.3 ns)

 <State 89>: 0ns
The critical path consists of the following:

 <State 90>: 0ns
The critical path consists of the following:

 <State 91>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_33', dma-master-test.cpp:162) on port 'gmem' (dma-master-test.cpp:162) [203]  (7.3 ns)

 <State 92>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_33', dma-master-test.cpp:162) on port 'gmem' (dma-master-test.cpp:162) [203]  (7.3 ns)

 <State 93>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_33', dma-master-test.cpp:162) on port 'gmem' (dma-master-test.cpp:162) [203]  (7.3 ns)

 <State 94>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_33', dma-master-test.cpp:162) on port 'gmem' (dma-master-test.cpp:162) [203]  (7.3 ns)

 <State 95>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_33', dma-master-test.cpp:162) on port 'gmem' (dma-master-test.cpp:162) [203]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
