 
****************************************
Report : area
Design : NRS_top_new_tx
Version: K-2015.06
Date   : Tue Jul  2 22:52:55 2024
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          679
Number of nets:                          1518
Number of cells:                          879
Number of combinational cells:            698
Number of sequential cells:               164
Number of macros/black boxes:               0
Number of buf/inv:                        165
Number of references:                      10

Combinational area:               6701.306590
Buf/Inv area:                      903.705615
Noncombinational area:            3325.354177
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 10026.660768
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area           Local cell area
                                  -------------------  ---------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-     Noncombi-  Black-
                                  Total       Total    national   national   boxes   Design
--------------------------------  ----------  -------  ---------  ---------  ------  ------------------------------
NRS_top_new_tx                    10026.6608    100.0   136.4972     0.0000  0.0000  NRS_top_new_tx
NRS_control_unit                    996.6649      9.9   298.8818   544.8121  0.0000  NRS_control_unit_tx
NRS_control_unit/add_147            152.9710      1.5   152.9710     0.0000  0.0000  NRS_control_unit_tx_DW01_inc_0
NRS_decision_muxes                  484.8004      4.8   484.8004     0.0000  0.0000  NRS_decision_muxes_tx
NRS_reg                            1253.1855     12.5   838.9871   414.1984  0.0000  NRS_reg_new_tx
XOR                                  11.7670      0.1    11.7670     0.0000  0.0000  XOR
cinit_generator                    4267.8909     42.6     7.0602     0.0000  0.0000  cinit_gen_top
cinit_generator/a_mux               181.2118      1.8   181.2118     0.0000  0.0000  a_mux
cinit_generator/adder              1171.9932     11.7   177.6817   465.9732  0.0000  adder
cinit_generator/adder/add_11        528.3383      5.3   528.3383     0.0000  0.0000  adder_DW01_add_0
cinit_generator/b_mux               211.8060      2.1   211.8060     0.0000  0.0000  b_mux
cinit_generator/cinit_control_unit
                                    232.9866      2.3   129.4370   103.5496  0.0000  cinit_control_unit
cinit_generator/multiplier         2462.8331     24.6     0.0000     0.0000  0.0000  multiplier
cinit_generator/multiplier/mult_33
                                   2462.8331     24.6  2181.6018     0.0000  0.0000  multiplier_DW02_mult_0
cinit_generator/multiplier/mult_33/FS_1
                                    281.2313      2.8   281.2313     0.0000  0.0000  multiplier_DW01_add_0
slot_counter                        461.2664      4.6   304.7653   156.5011  0.0000  slot_counter_tx
x1_LFSR                            1095.5077     10.9   258.8740   836.6337  0.0000  x1_LFSR
x2_LFSR                            1319.0807     13.2   515.3946   803.6861  0.0000  x2_LFSR
--------------------------------  ----------  -------  ---------  ---------  ------  ------------------------------
Total                                                  6701.3066  3325.3542  0.0000

1
