#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x12a618360 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12a6199c0 .scope module, "tb_vector_unit" "tb_vector_unit" 3 6;
 .timescale -9 -12;
P_0x12a61c200 .param/l "CLK" 0 3 7, +C4<00000000000000000000000000001010>;
P_0x12a61c240 .param/l "DATA_WIDTH" 0 3 9, +C4<00000000000000000000000000010000>;
P_0x12a61c280 .param/l "LANES" 0 3 8, +C4<00000000000000000000000000001000>;
P_0x12a61c2c0 .param/l "VOP_ADD" 1 3 33, C4<00000001>;
P_0x12a61c300 .param/l "VOP_RELU" 1 3 33, C4<00010000>;
P_0x12a61c340 .param/l "VOP_SUM" 1 3 33, C4<00100000>;
P_0x12a61c380 .param/l "VOP_ZERO" 1 3 33, C4<00110100>;
v0x600002780630_0 .var "clk", 0 0;
v0x6000027806c0_0 .var "cmd", 127 0;
v0x600002780750_0 .var "cmd_accepted", 0 0;
v0x6000027807e0_0 .net "cmd_done", 0 0, L_0x600003e80070;  1 drivers
v0x600002780870_0 .net "cmd_ready", 0 0, L_0x600002485ea0;  1 drivers
v0x600002780900_0 .var "cmd_valid", 0 0;
v0x600002780990_0 .var/i "errors", 31 0;
v0x600002780a20_0 .var "rst_n", 0 0;
v0x600002780ab0_0 .net "sram_addr", 19 0, L_0x600003e803f0;  1 drivers
v0x600002780b40_0 .var "sram_rdata", 127 0;
v0x600002780bd0_0 .net "sram_re", 0 0, L_0x600003e80540;  1 drivers
v0x600002780c60_0 .var "sram_ready", 0 0;
v0x600002780cf0_0 .net "sram_wdata", 127 0, L_0x600003e80460;  1 drivers
v0x600002780d80_0 .net "sram_we", 0 0, L_0x600003e804d0;  1 drivers
v0x600002780e10_0 .var/i "timeout", 31 0;
v0x600002780ea0_0 .var/s "val", 15 0;
S_0x12a61a9e0 .scope module, "dut" "vector_unit" 3 25, 4 17 0, S_0x12a6199c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 128 "sram_wdata";
    .port_info 8 /INPUT 128 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x12a814000 .param/l "DATA_WIDTH" 0 4 19, +C4<00000000000000000000000000010000>;
P_0x12a814040 .param/l "LANES" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x12a814080 .param/l "REDUCE_STAGES" 1 4 181, +C4<00000000000000000000000000000011>;
P_0x12a8140c0 .param/l "SRAM_ADDR_W" 0 4 21, +C4<00000000000000000000000000010100>;
P_0x12a814100 .param/l "S_DECODE" 1 4 92, C4<001>;
P_0x12a814140 .param/l "S_DONE" 1 4 97, C4<110>;
P_0x12a814180 .param/l "S_EXECUTE" 1 4 93, C4<010>;
P_0x12a8141c0 .param/l "S_IDLE" 1 4 91, C4<000>;
P_0x12a814200 .param/l "S_MEM_WAIT" 1 4 94, C4<011>;
P_0x12a814240 .param/l "S_REDUCE" 1 4 95, C4<100>;
P_0x12a814280 .param/l "S_WRITEBACK" 1 4 96, C4<101>;
P_0x12a8142c0 .param/l "VOP_ADD" 1 4 59, C4<00000001>;
P_0x12a814300 .param/l "VOP_BCAST" 1 4 73, C4<00110010>;
P_0x12a814340 .param/l "VOP_GELU" 1 4 64, C4<00010001>;
P_0x12a814380 .param/l "VOP_LOAD" 1 4 71, C4<00110000>;
P_0x12a8143c0 .param/l "VOP_MADD" 1 4 62, C4<00000100>;
P_0x12a814400 .param/l "VOP_MAX" 1 4 69, C4<00100001>;
P_0x12a814440 .param/l "VOP_MIN" 1 4 70, C4<00100010>;
P_0x12a814480 .param/l "VOP_MOV" 1 4 74, C4<00110011>;
P_0x12a8144c0 .param/l "VOP_MUL" 1 4 61, C4<00000011>;
P_0x12a814500 .param/l "VOP_RELU" 1 4 63, C4<00010000>;
P_0x12a814540 .param/l "VOP_SIGMOID" 1 4 66, C4<00010011>;
P_0x12a814580 .param/l "VOP_SILU" 1 4 65, C4<00010010>;
P_0x12a8145c0 .param/l "VOP_STORE" 1 4 72, C4<00110001>;
P_0x12a814600 .param/l "VOP_SUB" 1 4 60, C4<00000010>;
P_0x12a814640 .param/l "VOP_SUM" 1 4 68, C4<00100000>;
P_0x12a814680 .param/l "VOP_TANH" 1 4 67, C4<00010100>;
P_0x12a8146c0 .param/l "VOP_ZERO" 1 4 75, C4<00110100>;
P_0x12a814700 .param/l "VREG_COUNT" 0 4 20, +C4<00000000000000000000000000100000>;
L_0x600003e80150 .functor BUFZ 128, L_0x600002485c20, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003e80000 .functor BUFZ 128, L_0x600002485d60, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003e80070 .functor BUFZ 1, v0x600002787210_0, C4<0>, C4<0>, C4<0>;
L_0x600003e803f0 .functor BUFZ 20, v0x600002787960_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x600003e80460 .functor BUFZ 128, v0x600002787cc0_0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003e804d0 .functor BUFZ 1, v0x600002787de0_0, C4<0>, C4<0>, C4<0>;
L_0x600003e80540 .functor BUFZ 1, v0x600002787b10_0, C4<0>, C4<0>, C4<0>;
v0x600002786910_0 .net *"_ivl_32", 127 0, L_0x600002485c20;  1 drivers
v0x6000027869a0_0 .net *"_ivl_34", 6 0, L_0x600002485cc0;  1 drivers
L_0x130088010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002786a30_0 .net *"_ivl_37", 1 0, L_0x130088010;  1 drivers
v0x600002786ac0_0 .net *"_ivl_40", 127 0, L_0x600002485d60;  1 drivers
v0x600002786b50_0 .net *"_ivl_42", 6 0, L_0x600002485e00;  1 drivers
L_0x130088058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002786be0_0 .net *"_ivl_45", 1 0, L_0x130088058;  1 drivers
L_0x1300880a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002786c70_0 .net/2u *"_ivl_48", 2 0, L_0x1300880a0;  1 drivers
v0x600002786d00_0 .var "addr_reg", 19 0;
v0x600002786d90_0 .var "alu_result", 127 0;
v0x600002786e20_0 .net "clk", 0 0, v0x600002780630_0;  1 drivers
v0x600002786eb0_0 .net "cmd", 127 0, v0x6000027806c0_0;  1 drivers
v0x600002786f40_0 .net "cmd_done", 0 0, L_0x600003e80070;  alias, 1 drivers
v0x600002786fd0_0 .net "cmd_ready", 0 0, L_0x600002485ea0;  alias, 1 drivers
v0x600002787060_0 .var "cmd_reg", 127 0;
v0x6000027870f0_0 .net "cmd_valid", 0 0, v0x600002780900_0;  1 drivers
v0x600002787180_0 .net "count", 15 0, L_0x600002485b80;  1 drivers
v0x600002787210_0 .var "done_reg", 0 0;
v0x6000027872a0_0 .var "elem_count", 15 0;
v0x600002787330_0 .net "imm", 15 0, L_0x600002485900;  1 drivers
v0x6000027873c0_0 .var/i "lane", 31 0;
v0x600002787450 .array "lane_a", 7 0;
v0x600002787450_0 .net v0x600002787450 0, 15 0, L_0x600002484000; 1 drivers
v0x600002787450_1 .net v0x600002787450 1, 15 0, L_0x600002484aa0; 1 drivers
v0x600002787450_2 .net v0x600002787450 2, 15 0, L_0x600002484960; 1 drivers
v0x600002787450_3 .net v0x600002787450 3, 15 0, L_0x600002484820; 1 drivers
v0x600002787450_4 .net v0x600002787450 4, 15 0, L_0x6000024846e0; 1 drivers
v0x600002787450_5 .net v0x600002787450 5, 15 0, L_0x6000024845a0; 1 drivers
v0x600002787450_6 .net v0x600002787450 6, 15 0, L_0x600002484460; 1 drivers
v0x600002787450_7 .net v0x600002787450 7, 15 0, L_0x600002484320; 1 drivers
v0x6000027874e0 .array "lane_b", 7 0;
v0x6000027874e0_0 .net v0x6000027874e0 0, 15 0, L_0x600002484a00; 1 drivers
v0x6000027874e0_1 .net v0x6000027874e0 1, 15 0, L_0x6000024848c0; 1 drivers
v0x6000027874e0_2 .net v0x6000027874e0 2, 15 0, L_0x600002484780; 1 drivers
v0x6000027874e0_3 .net v0x6000027874e0 3, 15 0, L_0x600002484640; 1 drivers
v0x6000027874e0_4 .net v0x6000027874e0 4, 15 0, L_0x600002484500; 1 drivers
v0x6000027874e0_5 .net v0x6000027874e0 5, 15 0, L_0x6000024843c0; 1 drivers
v0x6000027874e0_6 .net v0x6000027874e0 6, 15 0, L_0x600002484280; 1 drivers
v0x6000027874e0_7 .net v0x6000027874e0 7, 15 0, L_0x600002485680; 1 drivers
v0x600002787570 .array "lane_result", 7 0, 15 0;
v0x600002787600_0 .net "mem_addr", 19 0, L_0x600002485ae0;  1 drivers
v0x600002787690_0 .net "opcode", 7 0, L_0x600002485720;  1 drivers
v0x600002787720_0 .var "reduce_result", 15 0;
v0x6000027877b0 .array "reduce_tree", 31 0, 15 0;
v0x600002787840_0 .net "rst_n", 0 0, v0x600002780a20_0;  1 drivers
v0x6000027878d0_0 .net "sram_addr", 19 0, L_0x600003e803f0;  alias, 1 drivers
v0x600002787960_0 .var "sram_addr_reg", 19 0;
v0x6000027879f0_0 .net "sram_rdata", 127 0, v0x600002780b40_0;  1 drivers
v0x600002787a80_0 .net "sram_re", 0 0, L_0x600003e80540;  alias, 1 drivers
v0x600002787b10_0 .var "sram_re_reg", 0 0;
v0x600002787ba0_0 .net "sram_ready", 0 0, v0x600002780c60_0;  1 drivers
v0x600002787c30_0 .net "sram_wdata", 127 0, L_0x600003e80460;  alias, 1 drivers
v0x600002787cc0_0 .var "sram_wdata_reg", 127 0;
v0x600002787d50_0 .net "sram_we", 0 0, L_0x600003e804d0;  alias, 1 drivers
v0x600002787de0_0 .var "sram_we_reg", 0 0;
v0x600002787e70_0 .var/i "stage", 31 0;
v0x600002787f00_0 .var "state", 2 0;
v0x600002780000_0 .net "subop", 7 0, L_0x6000024857c0;  1 drivers
v0x600002780090_0 .net "vd", 4 0, L_0x600002485860;  1 drivers
v0x600002780120 .array "vrf", 31 0, 127 0;
v0x6000027801b0_0 .net "vs1", 4 0, L_0x6000024859a0;  1 drivers
v0x600002780240_0 .net "vs1_data", 127 0, L_0x600003e80150;  1 drivers
v0x6000027802d0_0 .net "vs2", 4 0, L_0x600002485a40;  1 drivers
v0x600002780360_0 .net "vs2_data", 127 0, L_0x600003e80000;  1 drivers
E_0x60000009dc40/0 .event negedge, v0x600002787840_0;
E_0x60000009dc40/1 .event posedge, v0x600002786e20_0;
E_0x60000009dc40 .event/or E_0x60000009dc40/0, E_0x60000009dc40/1;
E_0x60000009dc80/0 .event anyedge, v0x600002787450_0, v0x600002787450_1, v0x600002787450_2, v0x600002787450_3;
E_0x60000009dc80/1 .event anyedge, v0x600002787450_4, v0x600002787450_5, v0x600002787450_6, v0x600002787450_7;
v0x6000027877b0_0 .array/port v0x6000027877b0, 0;
v0x6000027877b0_1 .array/port v0x6000027877b0, 1;
v0x6000027877b0_2 .array/port v0x6000027877b0, 2;
E_0x60000009dc80/2 .event anyedge, v0x600002780000_0, v0x6000027877b0_0, v0x6000027877b0_1, v0x6000027877b0_2;
v0x6000027877b0_3 .array/port v0x6000027877b0, 3;
v0x6000027877b0_4 .array/port v0x6000027877b0, 4;
v0x6000027877b0_5 .array/port v0x6000027877b0, 5;
v0x6000027877b0_6 .array/port v0x6000027877b0, 6;
E_0x60000009dc80/3 .event anyedge, v0x6000027877b0_3, v0x6000027877b0_4, v0x6000027877b0_5, v0x6000027877b0_6;
v0x6000027877b0_7 .array/port v0x6000027877b0, 7;
v0x6000027877b0_8 .array/port v0x6000027877b0, 8;
v0x6000027877b0_9 .array/port v0x6000027877b0, 9;
v0x6000027877b0_10 .array/port v0x6000027877b0, 10;
E_0x60000009dc80/4 .event anyedge, v0x6000027877b0_7, v0x6000027877b0_8, v0x6000027877b0_9, v0x6000027877b0_10;
v0x6000027877b0_11 .array/port v0x6000027877b0, 11;
v0x6000027877b0_12 .array/port v0x6000027877b0, 12;
v0x6000027877b0_13 .array/port v0x6000027877b0, 13;
v0x6000027877b0_14 .array/port v0x6000027877b0, 14;
E_0x60000009dc80/5 .event anyedge, v0x6000027877b0_11, v0x6000027877b0_12, v0x6000027877b0_13, v0x6000027877b0_14;
v0x6000027877b0_15 .array/port v0x6000027877b0, 15;
v0x6000027877b0_16 .array/port v0x6000027877b0, 16;
v0x6000027877b0_17 .array/port v0x6000027877b0, 17;
v0x6000027877b0_18 .array/port v0x6000027877b0, 18;
E_0x60000009dc80/6 .event anyedge, v0x6000027877b0_15, v0x6000027877b0_16, v0x6000027877b0_17, v0x6000027877b0_18;
v0x6000027877b0_19 .array/port v0x6000027877b0, 19;
v0x6000027877b0_20 .array/port v0x6000027877b0, 20;
v0x6000027877b0_21 .array/port v0x6000027877b0, 21;
v0x6000027877b0_22 .array/port v0x6000027877b0, 22;
E_0x60000009dc80/7 .event anyedge, v0x6000027877b0_19, v0x6000027877b0_20, v0x6000027877b0_21, v0x6000027877b0_22;
v0x6000027877b0_23 .array/port v0x6000027877b0, 23;
v0x6000027877b0_24 .array/port v0x6000027877b0, 24;
v0x6000027877b0_25 .array/port v0x6000027877b0, 25;
v0x6000027877b0_26 .array/port v0x6000027877b0, 26;
E_0x60000009dc80/8 .event anyedge, v0x6000027877b0_23, v0x6000027877b0_24, v0x6000027877b0_25, v0x6000027877b0_26;
v0x6000027877b0_27 .array/port v0x6000027877b0, 27;
v0x6000027877b0_28 .array/port v0x6000027877b0, 28;
v0x6000027877b0_29 .array/port v0x6000027877b0, 29;
v0x6000027877b0_30 .array/port v0x6000027877b0, 30;
E_0x60000009dc80/9 .event anyedge, v0x6000027877b0_27, v0x6000027877b0_28, v0x6000027877b0_29, v0x6000027877b0_30;
v0x6000027877b0_31 .array/port v0x6000027877b0, 31;
E_0x60000009dc80/10 .event anyedge, v0x6000027877b0_31;
E_0x60000009dc80 .event/or E_0x60000009dc80/0, E_0x60000009dc80/1, E_0x60000009dc80/2, E_0x60000009dc80/3, E_0x60000009dc80/4, E_0x60000009dc80/5, E_0x60000009dc80/6, E_0x60000009dc80/7, E_0x60000009dc80/8, E_0x60000009dc80/9, E_0x60000009dc80/10;
L_0x600002484000 .part L_0x600003e80150, 0, 16;
L_0x600002484a00 .part L_0x600003e80000, 0, 16;
L_0x600002484aa0 .part L_0x600003e80150, 16, 16;
L_0x6000024848c0 .part L_0x600003e80000, 16, 16;
L_0x600002484960 .part L_0x600003e80150, 32, 16;
L_0x600002484780 .part L_0x600003e80000, 32, 16;
L_0x600002484820 .part L_0x600003e80150, 48, 16;
L_0x600002484640 .part L_0x600003e80000, 48, 16;
L_0x6000024846e0 .part L_0x600003e80150, 64, 16;
L_0x600002484500 .part L_0x600003e80000, 64, 16;
L_0x6000024845a0 .part L_0x600003e80150, 80, 16;
L_0x6000024843c0 .part L_0x600003e80000, 80, 16;
L_0x600002484460 .part L_0x600003e80150, 96, 16;
L_0x600002484280 .part L_0x600003e80000, 96, 16;
L_0x600002484320 .part L_0x600003e80150, 112, 16;
L_0x600002485680 .part L_0x600003e80000, 112, 16;
L_0x600002485720 .part v0x6000027806c0_0, 120, 8;
L_0x6000024857c0 .part v0x6000027806c0_0, 112, 8;
L_0x600002485860 .part v0x6000027806c0_0, 112, 5;
L_0x6000024859a0 .part v0x6000027806c0_0, 107, 5;
L_0x600002485a40 .part v0x6000027806c0_0, 102, 5;
L_0x600002485900 .part v0x6000027806c0_0, 32, 16;
L_0x600002485ae0 .part v0x6000027806c0_0, 76, 20;
L_0x600002485b80 .part v0x6000027806c0_0, 48, 16;
L_0x600002485c20 .array/port v0x600002780120, L_0x600002485cc0;
L_0x600002485cc0 .concat [ 5 2 0 0], L_0x6000024859a0, L_0x130088010;
L_0x600002485d60 .array/port v0x600002780120, L_0x600002485e00;
L_0x600002485e00 .concat [ 5 2 0 0], L_0x600002485a40, L_0x130088058;
L_0x600002485ea0 .cmp/eq 3, v0x600002787f00_0, L_0x1300880a0;
S_0x12a6124e0 .scope generate, "lane_extract[0]" "lane_extract[0]" 4 117, 4 117 0, S_0x12a61a9e0;
 .timescale 0 0;
P_0x60000009dcc0 .param/l "i" 1 4 117, +C4<00>;
v0x600002787570_0 .array/port v0x600002787570, 0;
v0x600002787570_1 .array/port v0x600002787570, 1;
v0x600002787570_2 .array/port v0x600002787570, 2;
v0x600002787570_3 .array/port v0x600002787570, 3;
E_0x60000009dd40/0 .event anyedge, v0x600002787570_0, v0x600002787570_1, v0x600002787570_2, v0x600002787570_3;
v0x600002787570_4 .array/port v0x600002787570, 4;
v0x600002787570_5 .array/port v0x600002787570, 5;
v0x600002787570_6 .array/port v0x600002787570, 6;
v0x600002787570_7 .array/port v0x600002787570, 7;
E_0x60000009dd40/1 .event anyedge, v0x600002787570_4, v0x600002787570_5, v0x600002787570_6, v0x600002787570_7;
E_0x60000009dd40 .event/or E_0x60000009dd40/0, E_0x60000009dd40/1;
E_0x60000009ddc0/0 .event anyedge, v0x600002780000_0, v0x600002787450_0, v0x600002787450_1, v0x600002787450_2;
E_0x60000009ddc0/1 .event anyedge, v0x600002787450_3, v0x600002787450_4, v0x600002787450_5, v0x600002787450_6;
E_0x60000009ddc0/2 .event anyedge, v0x600002787450_7, v0x6000027874e0_0, v0x6000027874e0_1, v0x6000027874e0_2;
E_0x60000009ddc0/3 .event anyedge, v0x6000027874e0_3, v0x6000027874e0_4, v0x6000027874e0_5, v0x6000027874e0_6;
E_0x60000009ddc0/4 .event anyedge, v0x6000027874e0_7, v0x600002787330_0;
E_0x60000009ddc0 .event/or E_0x60000009ddc0/0, E_0x60000009ddc0/1, E_0x60000009ddc0/2, E_0x60000009ddc0/3, E_0x60000009ddc0/4;
S_0x12a61b360 .scope generate, "lane_extract[1]" "lane_extract[1]" 4 117, 4 117 0, S_0x12a61a9e0;
 .timescale 0 0;
P_0x60000009de00 .param/l "i" 1 4 117, +C4<01>;
S_0x12a604b10 .scope generate, "lane_extract[2]" "lane_extract[2]" 4 117, 4 117 0, S_0x12a61a9e0;
 .timescale 0 0;
P_0x60000009de80 .param/l "i" 1 4 117, +C4<010>;
S_0x12a604c80 .scope generate, "lane_extract[3]" "lane_extract[3]" 4 117, 4 117 0, S_0x12a61a9e0;
 .timescale 0 0;
P_0x60000009df00 .param/l "i" 1 4 117, +C4<011>;
S_0x12a609850 .scope generate, "lane_extract[4]" "lane_extract[4]" 4 117, 4 117 0, S_0x12a61a9e0;
 .timescale 0 0;
P_0x60000009dfc0 .param/l "i" 1 4 117, +C4<0100>;
S_0x12a6099c0 .scope generate, "lane_extract[5]" "lane_extract[5]" 4 117, 4 117 0, S_0x12a61a9e0;
 .timescale 0 0;
P_0x60000009e040 .param/l "i" 1 4 117, +C4<0101>;
S_0x12a61b8a0 .scope generate, "lane_extract[6]" "lane_extract[6]" 4 117, 4 117 0, S_0x12a61a9e0;
 .timescale 0 0;
P_0x60000009e0c0 .param/l "i" 1 4 117, +C4<0110>;
S_0x12a61ba10 .scope generate, "lane_extract[7]" "lane_extract[7]" 4 117, 4 117 0, S_0x12a61a9e0;
 .timescale 0 0;
P_0x60000009e140 .param/l "i" 1 4 117, +C4<0111>;
S_0x12a616790 .scope task, "init_vrf" "init_vrf" 3 72, 3 72 0, S_0x12a6199c0;
 .timescale -9 -12;
v0x6000027803f0_0 .var/i "r", 31 0;
TD_tb_vector_unit.init_vrf ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000027803f0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x6000027803f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 128;
    %ix/getv/s 4, v0x6000027803f0_0;
    %store/vec4a v0x600002780120, 4, 0;
    %load/vec4 v0x6000027803f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000027803f0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x12a616900 .scope task, "issue_cmd" "issue_cmd" 3 39, 3 39 0, S_0x12a6199c0;
 .timescale -9 -12;
v0x600002780480_0 .var "c", 127 0;
E_0x60000009e280 .event posedge, v0x600002786e20_0;
TD_tb_vector_unit.issue_cmd ;
    %load/vec4 v0x600002780480_0;
    %store/vec4 v0x6000027806c0_0, 0, 128;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002780900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002780750_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002780e10_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x6000027807e0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v0x600002780e10_0;
    %cmpi/s 50, 0, 32;
    %flag_get/vec4 5;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz T_1.3, 8;
    %wait E_0x60000009e280;
    %delay 1000, 0;
    %load/vec4 v0x600002780870_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.8, 10;
    %load/vec4 v0x600002780900_0;
    %and;
T_1.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.7, 9;
    %load/vec4 v0x600002780750_0;
    %nor/r;
    %and;
T_1.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002780750_0, 0, 1;
T_1.5 ;
    %load/vec4 v0x600002780750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.9, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002780900_0, 0, 1;
T_1.9 ;
    %load/vec4 v0x600002780e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002780e10_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %wait E_0x60000009e280;
    %end;
S_0x12a612ae0 .scope task, "print_vreg" "print_vreg" 3 57, 3 57 0, S_0x12a6199c0;
 .timescale -9 -12;
v0x600002780510_0 .var/i "j", 31 0;
v0x6000027805a0_0 .var "r", 4 0;
TD_tb_vector_unit.print_vreg ;
    %vpi_call/w 3 61 "$write", "    V%0d = [", v0x6000027805a0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002780510_0, 0, 32;
T_2.11 ;
    %load/vec4 v0x600002780510_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.12, 5;
    %load/vec4 v0x6000027805a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600002780120, 4;
    %load/vec4 v0x600002780510_0;
    %muli 16, 0, 32;
    %part/s 16;
    %store/vec4 v0x600002780ea0_0, 0, 16;
    %vpi_call/w 3 64 "$write", "%0d", v0x600002780ea0_0 {0 0 0};
    %load/vec4 v0x600002780510_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz  T_2.13, 5;
    %vpi_call/w 3 65 "$write", ", " {0 0 0};
T_2.13 ;
    %load/vec4 v0x600002780510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002780510_0, 0, 32;
    %jmp T_2.11;
T_2.12 ;
    %vpi_call/w 3 67 "$display", "]" {0 0 0};
    %end;
    .scope S_0x12a6124e0;
T_3 ;
    %wait E_0x60000009ddc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %load/vec4 v0x600002780000_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_3.9;
T_3.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027874e0, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_3.9;
T_3.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027874e0, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_3.9;
T_3.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027874e0, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_3.9;
T_3.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_3.9;
T_3.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_3.9;
T_3.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_3.9;
T_3.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_3.9;
T_3.7 ;
    %load/vec4 v0x600002787330_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x12a6124e0;
T_4 ;
    %wait E_0x60000009dd40;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787570, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002786d90_0, 4, 16;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x12a61b360;
T_5 ;
    %wait E_0x60000009ddc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %load/vec4 v0x600002780000_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_5.9;
T_5.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027874e0, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_5.9;
T_5.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027874e0, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_5.9;
T_5.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027874e0, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_5.9;
T_5.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_5.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_5.11, 8;
T_5.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %jmp/0 T_5.11, 8;
 ; End of false expr.
    %blend;
T_5.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_5.9;
T_5.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_5.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_5.13, 8;
T_5.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %jmp/0 T_5.13, 8;
 ; End of false expr.
    %blend;
T_5.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_5.9;
T_5.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_5.9;
T_5.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0x600002787330_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x12a61b360;
T_6 ;
    %wait E_0x60000009dd40;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787570, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002786d90_0, 4, 16;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x12a604b10;
T_7 ;
    %wait E_0x60000009ddc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %load/vec4 v0x600002780000_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_7.9;
T_7.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027874e0, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_7.9;
T_7.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027874e0, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_7.9;
T_7.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027874e0, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_7.9;
T_7.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_7.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_7.11, 8;
T_7.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %jmp/0 T_7.11, 8;
 ; End of false expr.
    %blend;
T_7.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_7.9;
T_7.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_7.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_7.13, 8;
T_7.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %jmp/0 T_7.13, 8;
 ; End of false expr.
    %blend;
T_7.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_7.9;
T_7.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_7.9;
T_7.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_7.9;
T_7.7 ;
    %load/vec4 v0x600002787330_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x12a604b10;
T_8 ;
    %wait E_0x60000009dd40;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787570, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002786d90_0, 4, 16;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x12a604c80;
T_9 ;
    %wait E_0x60000009ddc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %load/vec4 v0x600002780000_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_9.9;
T_9.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027874e0, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_9.9;
T_9.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027874e0, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_9.9;
T_9.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027874e0, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_9.9;
T_9.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_9.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_9.11, 8;
T_9.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %jmp/0 T_9.11, 8;
 ; End of false expr.
    %blend;
T_9.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_9.9;
T_9.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_9.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_9.13, 8;
T_9.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %jmp/0 T_9.13, 8;
 ; End of false expr.
    %blend;
T_9.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_9.9;
T_9.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_9.9;
T_9.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_9.9;
T_9.7 ;
    %load/vec4 v0x600002787330_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x12a604c80;
T_10 ;
    %wait E_0x60000009dd40;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787570, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002786d90_0, 4, 16;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x12a609850;
T_11 ;
    %wait E_0x60000009ddc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %load/vec4 v0x600002780000_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_11.9;
T_11.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027874e0, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_11.9;
T_11.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027874e0, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_11.9;
T_11.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027874e0, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_11.9;
T_11.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_11.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_11.11, 8;
T_11.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %jmp/0 T_11.11, 8;
 ; End of false expr.
    %blend;
T_11.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_11.9;
T_11.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_11.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_11.13, 8;
T_11.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %jmp/0 T_11.13, 8;
 ; End of false expr.
    %blend;
T_11.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_11.9;
T_11.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_11.9;
T_11.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_11.9;
T_11.7 ;
    %load/vec4 v0x600002787330_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x12a609850;
T_12 ;
    %wait E_0x60000009dd40;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787570, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002786d90_0, 4, 16;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x12a6099c0;
T_13 ;
    %wait E_0x60000009ddc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %load/vec4 v0x600002780000_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_13.9;
T_13.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027874e0, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_13.9;
T_13.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027874e0, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_13.9;
T_13.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027874e0, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_13.9;
T_13.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_13.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_13.11, 8;
T_13.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %jmp/0 T_13.11, 8;
 ; End of false expr.
    %blend;
T_13.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_13.9;
T_13.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_13.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_13.13, 8;
T_13.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %jmp/0 T_13.13, 8;
 ; End of false expr.
    %blend;
T_13.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_13.9;
T_13.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_13.9;
T_13.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_13.9;
T_13.7 ;
    %load/vec4 v0x600002787330_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_13.9;
T_13.9 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x12a6099c0;
T_14 ;
    %wait E_0x60000009dd40;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787570, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002786d90_0, 4, 16;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x12a61b8a0;
T_15 ;
    %wait E_0x60000009ddc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %load/vec4 v0x600002780000_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_15.9;
T_15.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027874e0, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_15.9;
T_15.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027874e0, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_15.9;
T_15.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027874e0, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_15.9;
T_15.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_15.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_15.11, 8;
T_15.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %jmp/0 T_15.11, 8;
 ; End of false expr.
    %blend;
T_15.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_15.9;
T_15.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_15.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_15.13, 8;
T_15.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %jmp/0 T_15.13, 8;
 ; End of false expr.
    %blend;
T_15.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_15.9;
T_15.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_15.9;
T_15.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_15.9;
T_15.7 ;
    %load/vec4 v0x600002787330_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_15.9;
T_15.9 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x12a61b8a0;
T_16 ;
    %wait E_0x60000009dd40;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787570, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002786d90_0, 4, 16;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x12a61ba10;
T_17 ;
    %wait E_0x60000009ddc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %load/vec4 v0x600002780000_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_17.9;
T_17.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027874e0, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_17.9;
T_17.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027874e0, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_17.9;
T_17.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027874e0, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_17.9;
T_17.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_17.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_17.11, 8;
T_17.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %jmp/0 T_17.11, 8;
 ; End of false expr.
    %blend;
T_17.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_17.9;
T_17.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_17.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_17.13, 8;
T_17.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %jmp/0 T_17.13, 8;
 ; End of false expr.
    %blend;
T_17.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_17.9;
T_17.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_17.9;
T_17.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787450, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_17.9;
T_17.7 ;
    %load/vec4 v0x600002787330_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002787570, 4, 0;
    %jmp T_17.9;
T_17.9 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x12a61ba10;
T_18 ;
    %wait E_0x60000009dd40;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002787570, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002786d90_0, 4, 16;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x12a61a9e0;
T_19 ;
    %wait E_0x60000009dc80;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000027873c0_0, 0, 32;
T_19.0 ;
    %load/vec4 v0x6000027873c0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v0x6000027873c0_0;
    %load/vec4a v0x600002787450, 4;
    %ix/getv/s 4, v0x6000027873c0_0;
    %store/vec4a v0x6000027877b0, 4, 0;
    %load/vec4 v0x6000027873c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000027873c0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002787e70_0, 0, 32;
T_19.2 ;
    %load/vec4 v0x600002787e70_0;
    %cmpi/s 3, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000027873c0_0, 0, 32;
T_19.4 ;
    %load/vec4 v0x6000027873c0_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x600002787e70_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_19.5, 5;
    %load/vec4 v0x600002780000_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %load/vec4 v0x600002787e70_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000027873c0_0;
    %muli 2, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000027877b0, 4;
    %load/vec4 v0x600002787e70_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000027873c0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000027877b0, 4, 0;
    %jmp T_19.10;
T_19.6 ;
    %load/vec4 v0x600002787e70_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000027873c0_0;
    %muli 2, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000027877b0, 4;
    %load/vec4 v0x600002787e70_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000027873c0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000027877b0, 4;
    %add;
    %load/vec4 v0x600002787e70_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000027873c0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000027877b0, 4, 0;
    %jmp T_19.10;
T_19.7 ;
    %load/vec4 v0x600002787e70_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000027873c0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000027877b0, 4;
    %load/vec4 v0x600002787e70_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000027873c0_0;
    %muli 2, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000027877b0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_19.11, 8;
    %load/vec4 v0x600002787e70_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000027873c0_0;
    %muli 2, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000027877b0, 4;
    %jmp/1 T_19.12, 8;
T_19.11 ; End of true expr.
    %load/vec4 v0x600002787e70_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000027873c0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000027877b0, 4;
    %jmp/0 T_19.12, 8;
 ; End of false expr.
    %blend;
T_19.12;
    %load/vec4 v0x600002787e70_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000027873c0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000027877b0, 4, 0;
    %jmp T_19.10;
T_19.8 ;
    %load/vec4 v0x600002787e70_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000027873c0_0;
    %muli 2, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000027877b0, 4;
    %load/vec4 v0x600002787e70_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000027873c0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000027877b0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_19.13, 8;
    %load/vec4 v0x600002787e70_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000027873c0_0;
    %muli 2, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000027877b0, 4;
    %jmp/1 T_19.14, 8;
T_19.13 ; End of true expr.
    %load/vec4 v0x600002787e70_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000027873c0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000027877b0, 4;
    %jmp/0 T_19.14, 8;
 ; End of false expr.
    %blend;
T_19.14;
    %load/vec4 v0x600002787e70_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000027873c0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000027877b0, 4, 0;
    %jmp T_19.10;
T_19.10 ;
    %pop/vec4 1;
    %load/vec4 v0x6000027873c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000027873c0_0, 0, 32;
    %jmp T_19.4;
T_19.5 ;
    %load/vec4 v0x600002787e70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002787e70_0, 0, 32;
    %jmp T_19.2;
T_19.3 ;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027877b0, 4;
    %store/vec4 v0x600002787720_0, 0, 16;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x12a61a9e0;
T_20 ;
    %wait E_0x60000009dc40;
    %load/vec4 v0x600002787840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002787f00_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002787060_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000027872a0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002786d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002787de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002787b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002787210_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002787de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002787b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002787210_0, 0;
    %load/vec4 v0x600002787f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002787f00_0, 0;
    %jmp T_20.9;
T_20.2 ;
    %load/vec4 v0x6000027870f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.10, 8;
    %load/vec4 v0x600002786eb0_0;
    %assign/vec4 v0x600002787060_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600002787f00_0, 0;
T_20.10 ;
    %jmp T_20.9;
T_20.3 ;
    %load/vec4 v0x600002787180_0;
    %assign/vec4 v0x6000027872a0_0, 0;
    %load/vec4 v0x600002787600_0;
    %assign/vec4 v0x600002786d00_0, 0;
    %load/vec4 v0x600002780000_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_20.12, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_20.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_20.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_20.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_20.16, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600002787f00_0, 0;
    %jmp T_20.18;
T_20.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002787b10_0, 0;
    %load/vec4 v0x600002787600_0;
    %assign/vec4 v0x600002787960_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002787f00_0, 0;
    %jmp T_20.18;
T_20.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002787de0_0, 0;
    %load/vec4 v0x600002787600_0;
    %assign/vec4 v0x600002787960_0, 0;
    %load/vec4 v0x600002780240_0;
    %assign/vec4 v0x600002787cc0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002787f00_0, 0;
    %jmp T_20.18;
T_20.14 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002787f00_0, 0;
    %jmp T_20.18;
T_20.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002787f00_0, 0;
    %jmp T_20.18;
T_20.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002787f00_0, 0;
    %jmp T_20.18;
T_20.18 ;
    %pop/vec4 1;
    %jmp T_20.9;
T_20.4 ;
    %load/vec4 v0x600002786d90_0;
    %load/vec4 v0x600002780090_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002780120, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002787f00_0, 0;
    %jmp T_20.9;
T_20.5 ;
    %load/vec4 v0x600002787ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.19, 8;
    %load/vec4 v0x600002780000_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_20.21, 4;
    %load/vec4 v0x6000027879f0_0;
    %load/vec4 v0x600002780090_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002780120, 0, 4;
T_20.21 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002787f00_0, 0;
T_20.19 ;
    %jmp T_20.9;
T_20.6 ;
    %pushi/vec4 0, 0, 112;
    %load/vec4 v0x600002787720_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002780090_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002780120, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002787f00_0, 0;
    %jmp T_20.9;
T_20.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002787210_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002787f00_0, 0;
    %jmp T_20.9;
T_20.9 ;
    %pop/vec4 1;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x12a6199c0;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002780630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002780a20_0, 0, 1;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x6000027806c0_0, 0, 128;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002780900_0, 0, 1;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x600002780b40_0, 0, 128;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002780c60_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002780990_0, 0, 32;
    %end;
    .thread T_21, $init;
    .scope S_0x12a6199c0;
T_22 ;
    %delay 5000, 0;
    %load/vec4 v0x600002780630_0;
    %inv;
    %store/vec4 v0x600002780630_0, 0, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0x12a6199c0;
T_23 ;
    %vpi_call/w 3 82 "$display", "\000" {0 0 0};
    %vpi_call/w 3 83 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 84 "$display", "\342\225\221         Vector Processing Unit Testbench                   \342\225\221" {0 0 0};
    %vpi_call/w 3 85 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %fork TD_tb_vector_unit.init_vrf, S_0x12a616790;
    %join;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002780a20_0, 0, 1;
    %delay 30000, 0;
    %fork TD_tb_vector_unit.init_vrf, S_0x12a616790;
    %join;
    %delay 20000, 0;
    %vpi_call/w 3 99 "$display", "\000" {0 0 0};
    %vpi_call/w 3 100 "$display", "[TEST 1] Vector ADD: V1 = V0 + V1" {0 0 0};
    %pushi/vec4 2147512320, 0, 44;
    %concati/vec4 3221266432, 0, 33;
    %concati/vec4 2147508224, 0, 32;
    %concati/vec4 131073, 0, 19;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002780120, 4, 0;
    %pushi/vec4 2684390400, 0, 41;
    %concati/vec4 4026583040, 0, 33;
    %concati/vec4 2684385280, 0, 32;
    %concati/vec4 1310730, 0, 22;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002780120, 4, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x6000027805a0_0, 0, 5;
    %fork TD_tb_vector_unit.print_vreg, S_0x12a612ae0;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x6000027805a0_0, 0, 5;
    %fork TD_tb_vector_unit.print_vreg, S_0x12a612ae0;
    %join;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x6000027806c0_0, 0, 128;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 120, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000027806c0_0, 4, 8;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000027806c0_0, 4, 8;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 107, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000027806c0_0, 4, 5;
    %pushi/vec4 1, 0, 5;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000027806c0_0, 4, 5;
    %load/vec4 v0x6000027806c0_0;
    %store/vec4 v0x600002780480_0, 0, 128;
    %fork TD_tb_vector_unit.issue_cmd, S_0x12a616900;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x6000027805a0_0, 0, 5;
    %fork TD_tb_vector_unit.print_vreg, S_0x12a612ae0;
    %join;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002780120, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v0x600002780ea0_0, 0, 16;
    %load/vec4 v0x600002780ea0_0;
    %pad/s 32;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_23.0, 4;
    %vpi_call/w 3 117 "$display", "  PASS: V1[0] = %0d (1+10)", v0x600002780ea0_0 {0 0 0};
    %jmp T_23.1;
T_23.0 ;
    %vpi_call/w 3 118 "$display", "  FAIL: V1[0] = %0d, expected 11", v0x600002780ea0_0 {0 0 0};
    %load/vec4 v0x600002780990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002780990_0, 0, 32;
T_23.1 ;
    %delay 50000, 0;
    %vpi_call/w 3 125 "$display", "\000" {0 0 0};
    %vpi_call/w 3 126 "$display", "[TEST 2] ReLU: V16 = relu(V5)" {0 0 0};
    %fork TD_tb_vector_unit.init_vrf, S_0x12a616790;
    %join;
    %pushi/vec4 3758137344, 0, 45;
    %concati/vec4 3221241856, 0, 33;
    %concati/vec4 4294967293, 0, 34;
    %concati/vec4 65531, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002780120, 4, 0;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x6000027805a0_0, 0, 5;
    %fork TD_tb_vector_unit.print_vreg, S_0x12a612ae0;
    %join;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x6000027806c0_0, 0, 128;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 120, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000027806c0_0, 4, 8;
    %pushi/vec4 16, 0, 8;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000027806c0_0, 4, 8;
    %pushi/vec4 5, 0, 5;
    %ix/load 4, 107, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000027806c0_0, 4, 5;
    %load/vec4 v0x6000027806c0_0;
    %store/vec4 v0x600002780480_0, 0, 128;
    %fork TD_tb_vector_unit.issue_cmd, S_0x12a616900;
    %join;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x6000027805a0_0, 0, 5;
    %fork TD_tb_vector_unit.print_vreg, S_0x12a612ae0;
    %join;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002780120, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v0x600002780ea0_0, 0, 16;
    %load/vec4 v0x600002780ea0_0;
    %pad/s 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.2, 4;
    %vpi_call/w 3 143 "$display", "  PASS: relu(-5) = 0" {0 0 0};
    %jmp T_23.3;
T_23.2 ;
    %vpi_call/w 3 144 "$display", "  FAIL: relu(-5) = %0d, expected 0", v0x600002780ea0_0 {0 0 0};
    %load/vec4 v0x600002780990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002780990_0, 0, 32;
T_23.3 ;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002780120, 4;
    %parti/s 16, 112, 8;
    %store/vec4 v0x600002780ea0_0, 0, 16;
    %load/vec4 v0x600002780ea0_0;
    %pad/s 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_23.4, 4;
    %vpi_call/w 3 147 "$display", "  PASS: relu(7) = 7" {0 0 0};
    %jmp T_23.5;
T_23.4 ;
    %vpi_call/w 3 148 "$display", "  FAIL: relu(7) = %0d, expected 7", v0x600002780ea0_0 {0 0 0};
    %load/vec4 v0x600002780990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002780990_0, 0, 32;
T_23.5 ;
    %delay 50000, 0;
    %vpi_call/w 3 155 "$display", "\000" {0 0 0};
    %vpi_call/w 3 156 "$display", "[TEST 3] Reduction SUM: V0 = sum(V3)" {0 0 0};
    %fork TD_tb_vector_unit.init_vrf, S_0x12a616790;
    %join;
    %pushi/vec4 2147512320, 0, 44;
    %concati/vec4 3221266432, 0, 33;
    %concati/vec4 2147508224, 0, 32;
    %concati/vec4 131073, 0, 19;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002780120, 4, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x6000027805a0_0, 0, 5;
    %fork TD_tb_vector_unit.print_vreg, S_0x12a612ae0;
    %join;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x6000027806c0_0, 0, 128;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 120, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000027806c0_0, 4, 8;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000027806c0_0, 4, 8;
    %pushi/vec4 3, 0, 5;
    %ix/load 4, 107, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000027806c0_0, 4, 5;
    %load/vec4 v0x6000027806c0_0;
    %store/vec4 v0x600002780480_0, 0, 128;
    %fork TD_tb_vector_unit.issue_cmd, S_0x12a616900;
    %join;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x6000027805a0_0, 0, 5;
    %fork TD_tb_vector_unit.print_vreg, S_0x12a612ae0;
    %join;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002780120, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v0x600002780ea0_0, 0, 16;
    %load/vec4 v0x600002780ea0_0;
    %pad/s 32;
    %cmpi/e 36, 0, 32;
    %jmp/0xz  T_23.6, 4;
    %vpi_call/w 3 171 "$display", "  PASS: sum([1..8]) = %0d", v0x600002780ea0_0 {0 0 0};
    %jmp T_23.7;
T_23.6 ;
    %vpi_call/w 3 172 "$display", "  FAIL: sum = %0d, expected 36", v0x600002780ea0_0 {0 0 0};
    %load/vec4 v0x600002780990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002780990_0, 0, 32;
T_23.7 ;
    %delay 50000, 0;
    %vpi_call/w 3 179 "$display", "\000" {0 0 0};
    %vpi_call/w 3 180 "$display", "[TEST 4] Vector ZERO: V20 = 0" {0 0 0};
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002780120, 4, 0;
    %vpi_call/w 3 183 "$display", "    Before: V20 = %h", &A<v0x600002780120, 20> {0 0 0};
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x6000027806c0_0, 0, 128;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 120, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000027806c0_0, 4, 8;
    %pushi/vec4 52, 0, 8;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000027806c0_0, 4, 8;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 107, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000027806c0_0, 4, 5;
    %load/vec4 v0x6000027806c0_0;
    %store/vec4 v0x600002780480_0, 0, 128;
    %fork TD_tb_vector_unit.issue_cmd, S_0x12a616900;
    %join;
    %vpi_call/w 3 192 "$display", "    After:  V20 = %h", &A<v0x600002780120, 20> {0 0 0};
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002780120, 4;
    %cmpi/e 0, 0, 128;
    %jmp/0xz  T_23.8, 4;
    %vpi_call/w 3 193 "$display", "  PASS: V20 zeroed" {0 0 0};
    %jmp T_23.9;
T_23.8 ;
    %vpi_call/w 3 194 "$display", "  FAIL: V20 not zero" {0 0 0};
    %load/vec4 v0x600002780990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002780990_0, 0, 32;
T_23.9 ;
    %delay 100000, 0;
    %vpi_call/w 3 200 "$display", "\000" {0 0 0};
    %vpi_call/w 3 201 "$display", "\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220" {0 0 0};
    %vpi_call/w 3 202 "$display", "Tests: 4, Errors: %0d", v0x600002780990_0 {0 0 0};
    %load/vec4 v0x600002780990_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.10, 4;
    %vpi_call/w 3 203 "$display", ">>> ALL TESTS PASSED! <<<" {0 0 0};
    %jmp T_23.11;
T_23.10 ;
    %vpi_call/w 3 204 "$display", ">>> SOME TESTS FAILED <<<" {0 0 0};
T_23.11 ;
    %vpi_call/w 3 205 "$display", "\000" {0 0 0};
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_23;
    .scope S_0x12a6199c0;
T_24 ;
    %vpi_call/w 3 209 "$dumpfile", "vpu.vcd" {0 0 0};
    %vpi_call/w 3 209 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12a6199c0 {0 0 0};
    %end;
    .thread T_24;
    .scope S_0x12a6199c0;
T_25 ;
    %delay 50000000, 0;
    %vpi_call/w 3 210 "$display", "TIMEOUT!" {0 0 0};
    %vpi_call/w 3 210 "$finish" {0 0 0};
    %end;
    .thread T_25;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_vector_unit.v";
    "rtl/core/vector_unit.v";
