# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../microblaze_system.ip_user_files/bd/mb_block_design/ip/mb_block_design_microblaze_0_0/sim/mb_block_design_microblaze_0_0.vhd" \
"../../../../microblaze_system.ip_user_files/bd/mb_block_design/ip/mb_block_design_lmb_v10_0_0/sim/mb_block_design_lmb_v10_0_0.vhd" \
"../../../../microblaze_system.ip_user_files/bd/mb_block_design/ip/mb_block_design_lmb_v10_1_0/sim/mb_block_design_lmb_v10_1_0.vhd" \
"../../../../microblaze_system.ip_user_files/bd/mb_block_design/ip/mb_block_design_lmb_bram_if_cntlr_0_0/sim/mb_block_design_lmb_bram_if_cntlr_0_0.vhd" \
"../../../../microblaze_system.ip_user_files/bd/mb_block_design/ip/mb_block_design_lmb_v10_2_0/sim/mb_block_design_lmb_v10_2_0.vhd" \
"../../../../microblaze_system.ip_user_files/bd/mb_block_design/ip/mb_block_design_lmb_bram_if_cntlr_1_0/sim/mb_block_design_lmb_bram_if_cntlr_1_0.vhd" \
"../../../../microblaze_system.ip_user_files/bd/mb_block_design/sim/mb_block_design.vhd" \
"../../../../microblaze_system.srcs/sources_1/new/hw_accel_controller.vhd" \
"../../../../microblaze_system.srcs/sources_1/bd/mb_block_design/hdl/mb_block_design_wrapper.vhd" \
"../../../../microblaze_system.srcs/sim_1/new/testbench_test.vhd" \

# Do not sort compile order
nosort
