 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 10
        -transition_time
Design : selector_ds
Version: T-2022.03-SP2
Date   : Mon May 12 14:07:18 2025
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: sel[2] (input port)
  Endpoint: dout_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  selector_ds        5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  sel[2] (in)                              0.00      0.00       0.00 f
  sel[2] (net)                   7                   0.00       0.00 f
  U33/ZN (INV_X1)                          0.01      0.03       0.03 r
  n25 (net)                      1                   0.00       0.03 r
  U34/ZN (NAND3_X1)                        0.01      0.03       0.06 f
  n21 (net)                      1                   0.00       0.06 f
  U35/ZN (NAND3_X1)                        0.01      0.03       0.09 r
  n23 (net)                      1                   0.00       0.09 r
  U24/ZN (NAND2_X1)                        0.01      0.03       0.11 f
  n29 (net)                      1                   0.00       0.11 f
  U23/ZN (XNOR2_X1)                        0.01      0.05       0.16 f
  dout_next_4_ (net)             1                   0.00       0.16 f
  dout_reg_4_/D (DFF_X1)                   0.01      0.01       0.17 f
  data arrival time                                             0.17

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.17
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.11


  Startpoint: sel[0] (input port)
  Endpoint: dout_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  selector_ds        5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  sel[0] (in)                              0.00      0.00       0.00 f
  sel[0] (net)                   5                   0.00       0.00 f
  U15/ZN (INV_X1)                          0.01      0.03       0.03 r
  n7 (net)                       1                   0.00       0.03 r
  U9/ZN (NAND2_X1)                         0.01      0.03       0.05 f
  n5 (net)                       1                   0.00       0.05 f
  U8/ZN (XNOR2_X1)                         0.01      0.05       0.11 f
  n10 (net)                      1                   0.00       0.11 f
  U22/ZN (XNOR2_X1)                        0.01      0.06       0.16 f
  dout_next_2_ (net)             1                   0.00       0.16 f
  dout_reg_2_/D (DFF_X1)                   0.01      0.01       0.17 f
  data arrival time                                             0.17

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.17
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.11


  Startpoint: sel[1] (input port)
  Endpoint: dout_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  selector_ds        5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  sel[1] (in)                              0.00      0.00       0.00 r
  sel[1] (net)                   7                   0.00       0.00 r
  U19/ZN (XNOR2_X1)                        0.02      0.07       0.07 r
  n9 (net)                       1                   0.00       0.07 r
  U18/ZN (XNOR2_X1)                        0.02      0.06       0.12 r
  n12 (net)                      1                   0.00       0.12 r
  U29/ZN (OAI22_X1)                        0.01      0.03       0.16 f
  n30 (net)                      1                   0.00       0.16 f
  dout_reg_3_/D (DFF_X1)                   0.01      0.01       0.16 f
  data arrival time                                             0.16

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.16
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.11


  Startpoint: sel[0] (input port)
  Endpoint: dout_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  selector_ds        5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  sel[0] (in)                              0.00      0.00       0.00 f
  sel[0] (net)                   5                   0.00       0.00 f
  U5/Z (BUF_X2)                            0.01      0.04       0.04 f
  n6 (net)                       3                   0.00       0.04 f
  U6/ZN (XNOR2_X1)                         0.01      0.06       0.10 f
  n3 (net)                       2                   0.00       0.10 f
  dout_reg_1_/D (DFF_X1)                   0.01      0.01       0.11 f
  data arrival time                                             0.11

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.11
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.05


  Startpoint: sel[0] (input port)
  Endpoint: dout_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  selector_ds        5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  sel[0] (in)                              0.00      0.00       0.00 f
  sel[0] (net)                   5                   0.00       0.00 f
  U5/Z (BUF_X2)                            0.01      0.04       0.04 f
  n6 (net)                       3                   0.00       0.04 f
  dout_reg_0_/D (DFF_X1)                   0.01      0.01       0.05 f
  data arrival time                                             0.05

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.05
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.01


  Startpoint: sel[3] (input port)
  Endpoint: dout_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  selector_ds        5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  sel[3] (in)                              0.00      0.00       0.00 f
  sel[3] (net)                   9                   0.00       0.00 f
  dout_reg_5_/D (DFF_X1)                   0.00      0.02       0.02 f
  data arrival time                                             0.02

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.02
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.05


  Startpoint: dout_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[5] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  selector_ds        5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  dout_reg_5_/CK (DFF_X1)                  0.00      0.00       0.00 r
  dout_reg_5_/Q (DFF_X1)                   0.01      0.08       0.08 r
  dout[5] (net)                  1                   0.00       0.08 r
  dout[5] (out)                            0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: dout_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[4] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  selector_ds        5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  dout_reg_4_/CK (DFF_X1)                  0.00      0.00       0.00 r
  dout_reg_4_/Q (DFF_X1)                   0.01      0.08       0.08 r
  dout[4] (net)                  1                   0.00       0.08 r
  dout[4] (out)                            0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: dout_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[3] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  selector_ds        5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  dout_reg_3_/CK (DFF_X1)                  0.00      0.00       0.00 r
  dout_reg_3_/Q (DFF_X1)                   0.01      0.08       0.08 r
  dout[3] (net)                  1                   0.00       0.08 r
  dout[3] (out)                            0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: dout_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[2] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  selector_ds        5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  dout_reg_2_/CK (DFF_X1)                  0.00      0.00       0.00 r
  dout_reg_2_/Q (DFF_X1)                   0.01      0.08       0.08 r
  dout[2] (net)                  1                   0.00       0.08 r
  dout[2] (out)                            0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: dout_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[1] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  selector_ds        5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  dout_reg_1_/CK (DFF_X1)                  0.00      0.00       0.00 r
  dout_reg_1_/Q (DFF_X1)                   0.01      0.08       0.08 r
  dout[1] (net)                  1                   0.00       0.08 r
  dout[1] (out)                            0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: dout_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[0] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  selector_ds        5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  dout_reg_0_/CK (DFF_X1)                  0.00      0.00       0.00 r
  dout_reg_0_/Q (DFF_X1)                   0.01      0.08       0.08 r
  dout[0] (net)                  1                   0.00       0.08 r
  dout[0] (out)                            0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


1
