$comment
	File created using the following command:
		vcd file MIC1.msim.vcd -direction
$end
$date
	Mon Dec 02 14:42:26 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module CONTROL_UNIT_vlg_vec_tst $end
$var reg 1 ! CLOCK $end
$var reg 8 " MBR_IN [7:0] $end
$var reg 1 # N $end
$var reg 1 $ Z $end
$var wire 1 % MIR [35] $end
$var wire 1 & MIR [34] $end
$var wire 1 ' MIR [33] $end
$var wire 1 ( MIR [32] $end
$var wire 1 ) MIR [31] $end
$var wire 1 * MIR [30] $end
$var wire 1 + MIR [29] $end
$var wire 1 , MIR [28] $end
$var wire 1 - MIR [27] $end
$var wire 1 . MIR [26] $end
$var wire 1 / MIR [25] $end
$var wire 1 0 MIR [24] $end
$var wire 1 1 MIR [23] $end
$var wire 1 2 MIR [22] $end
$var wire 1 3 MIR [21] $end
$var wire 1 4 MIR [20] $end
$var wire 1 5 MIR [19] $end
$var wire 1 6 MIR [18] $end
$var wire 1 7 MIR [17] $end
$var wire 1 8 MIR [16] $end
$var wire 1 9 MIR [15] $end
$var wire 1 : MIR [14] $end
$var wire 1 ; MIR [13] $end
$var wire 1 < MIR [12] $end
$var wire 1 = MIR [11] $end
$var wire 1 > MIR [10] $end
$var wire 1 ? MIR [9] $end
$var wire 1 @ MIR [8] $end
$var wire 1 A MIR [7] $end
$var wire 1 B MIR [6] $end
$var wire 1 C MIR [5] $end
$var wire 1 D MIR [4] $end
$var wire 1 E MIR [3] $end
$var wire 1 F MIR [2] $end
$var wire 1 G MIR [1] $end
$var wire 1 H MIR [0] $end
$var wire 1 I MPC [8] $end
$var wire 1 J MPC [7] $end
$var wire 1 K MPC [6] $end
$var wire 1 L MPC [5] $end
$var wire 1 M MPC [4] $end
$var wire 1 N MPC [3] $end
$var wire 1 O MPC [2] $end
$var wire 1 P MPC [1] $end
$var wire 1 Q MPC [0] $end
$var wire 1 R sampler $end
$scope module i1 $end
$var wire 1 S gnd $end
$var wire 1 T vcc $end
$var wire 1 U unknown $end
$var tri1 1 V devclrn $end
$var tri1 1 W devpor $end
$var tri1 1 X devoe $end
$var wire 1 Y MIR[35]~output_o $end
$var wire 1 Z MIR[34]~output_o $end
$var wire 1 [ MIR[33]~output_o $end
$var wire 1 \ MIR[32]~output_o $end
$var wire 1 ] MIR[31]~output_o $end
$var wire 1 ^ MIR[30]~output_o $end
$var wire 1 _ MIR[29]~output_o $end
$var wire 1 ` MIR[28]~output_o $end
$var wire 1 a MIR[27]~output_o $end
$var wire 1 b MIR[26]~output_o $end
$var wire 1 c MIR[25]~output_o $end
$var wire 1 d MIR[24]~output_o $end
$var wire 1 e MIR[23]~output_o $end
$var wire 1 f MIR[22]~output_o $end
$var wire 1 g MIR[21]~output_o $end
$var wire 1 h MIR[20]~output_o $end
$var wire 1 i MIR[19]~output_o $end
$var wire 1 j MIR[18]~output_o $end
$var wire 1 k MIR[17]~output_o $end
$var wire 1 l MIR[16]~output_o $end
$var wire 1 m MIR[15]~output_o $end
$var wire 1 n MIR[14]~output_o $end
$var wire 1 o MIR[13]~output_o $end
$var wire 1 p MIR[12]~output_o $end
$var wire 1 q MIR[11]~output_o $end
$var wire 1 r MIR[10]~output_o $end
$var wire 1 s MIR[9]~output_o $end
$var wire 1 t MIR[8]~output_o $end
$var wire 1 u MIR[7]~output_o $end
$var wire 1 v MIR[6]~output_o $end
$var wire 1 w MIR[5]~output_o $end
$var wire 1 x MIR[4]~output_o $end
$var wire 1 y MIR[3]~output_o $end
$var wire 1 z MIR[2]~output_o $end
$var wire 1 { MIR[1]~output_o $end
$var wire 1 | MIR[0]~output_o $end
$var wire 1 } MPC[8]~output_o $end
$var wire 1 ~ MPC[7]~output_o $end
$var wire 1 !! MPC[6]~output_o $end
$var wire 1 "! MPC[5]~output_o $end
$var wire 1 #! MPC[4]~output_o $end
$var wire 1 $! MPC[3]~output_o $end
$var wire 1 %! MPC[2]~output_o $end
$var wire 1 &! MPC[1]~output_o $end
$var wire 1 '! MPC[0]~output_o $end
$var wire 1 (! CLOCK~input_o $end
$var wire 1 )! CLOCK~inputclkctrl_outclk $end
$var wire 1 *! MBR_IN[1]~input_o $end
$var wire 1 +! MBR_IN[5]~input_o $end
$var wire 1 ,! MBR_IN[6]~input_o $end
$var wire 1 -! MBR_IN[7]~input_o $end
$var wire 1 .! Z~input_o $end
$var wire 1 /! inst|inst8~q $end
$var wire 1 0! N~input_o $end
$var wire 1 1! inst|inst1~q $end
$var wire 1 2! inst|inst~0_combout $end
$var wire 1 3! inst|inst~combout $end
$var wire 1 4! MBR_IN[4]~input_o $end
$var wire 1 5! MBR_IN[3]~input_o $end
$var wire 1 6! MBR_IN[2]~input_o $end
$var wire 1 7! MBR_IN[0]~input_o $end
$var wire 1 8! inst|inst12 [7] $end
$var wire 1 9! inst|inst12 [6] $end
$var wire 1 :! inst|inst12 [5] $end
$var wire 1 ;! inst|inst12 [4] $end
$var wire 1 <! inst|inst12 [3] $end
$var wire 1 =! inst|inst12 [2] $end
$var wire 1 >! inst|inst12 [1] $end
$var wire 1 ?! inst|inst12 [0] $end
$var wire 1 @! inst8|altsyncram_component|auto_generated|q_a [35] $end
$var wire 1 A! inst8|altsyncram_component|auto_generated|q_a [34] $end
$var wire 1 B! inst8|altsyncram_component|auto_generated|q_a [33] $end
$var wire 1 C! inst8|altsyncram_component|auto_generated|q_a [32] $end
$var wire 1 D! inst8|altsyncram_component|auto_generated|q_a [31] $end
$var wire 1 E! inst8|altsyncram_component|auto_generated|q_a [30] $end
$var wire 1 F! inst8|altsyncram_component|auto_generated|q_a [29] $end
$var wire 1 G! inst8|altsyncram_component|auto_generated|q_a [28] $end
$var wire 1 H! inst8|altsyncram_component|auto_generated|q_a [27] $end
$var wire 1 I! inst8|altsyncram_component|auto_generated|q_a [26] $end
$var wire 1 J! inst8|altsyncram_component|auto_generated|q_a [25] $end
$var wire 1 K! inst8|altsyncram_component|auto_generated|q_a [24] $end
$var wire 1 L! inst8|altsyncram_component|auto_generated|q_a [23] $end
$var wire 1 M! inst8|altsyncram_component|auto_generated|q_a [22] $end
$var wire 1 N! inst8|altsyncram_component|auto_generated|q_a [21] $end
$var wire 1 O! inst8|altsyncram_component|auto_generated|q_a [20] $end
$var wire 1 P! inst8|altsyncram_component|auto_generated|q_a [19] $end
$var wire 1 Q! inst8|altsyncram_component|auto_generated|q_a [18] $end
$var wire 1 R! inst8|altsyncram_component|auto_generated|q_a [17] $end
$var wire 1 S! inst8|altsyncram_component|auto_generated|q_a [16] $end
$var wire 1 T! inst8|altsyncram_component|auto_generated|q_a [15] $end
$var wire 1 U! inst8|altsyncram_component|auto_generated|q_a [14] $end
$var wire 1 V! inst8|altsyncram_component|auto_generated|q_a [13] $end
$var wire 1 W! inst8|altsyncram_component|auto_generated|q_a [12] $end
$var wire 1 X! inst8|altsyncram_component|auto_generated|q_a [11] $end
$var wire 1 Y! inst8|altsyncram_component|auto_generated|q_a [10] $end
$var wire 1 Z! inst8|altsyncram_component|auto_generated|q_a [9] $end
$var wire 1 [! inst8|altsyncram_component|auto_generated|q_a [8] $end
$var wire 1 \! inst8|altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 ]! inst8|altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 ^! inst8|altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 _! inst8|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 `! inst8|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 a! inst8|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 b! inst8|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 c! inst8|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 d! inst8|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [17] $end
$var wire 1 e! inst8|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [16] $end
$var wire 1 f! inst8|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [15] $end
$var wire 1 g! inst8|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [14] $end
$var wire 1 h! inst8|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [13] $end
$var wire 1 i! inst8|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [12] $end
$var wire 1 j! inst8|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [11] $end
$var wire 1 k! inst8|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [10] $end
$var wire 1 l! inst8|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [9] $end
$var wire 1 m! inst8|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [8] $end
$var wire 1 n! inst8|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [7] $end
$var wire 1 o! inst8|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [6] $end
$var wire 1 p! inst8|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [5] $end
$var wire 1 q! inst8|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [4] $end
$var wire 1 r! inst8|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [3] $end
$var wire 1 s! inst8|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [2] $end
$var wire 1 t! inst8|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1] $end
$var wire 1 u! inst8|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0] $end
$var wire 1 v! inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17] $end
$var wire 1 w! inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16] $end
$var wire 1 x! inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 y! inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 z! inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 {! inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 |! inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 }! inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 ~! inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 !" inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 "" inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 #" inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 $" inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 %" inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 &" inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 '" inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 (" inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 )" inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b1100000 "
0#
0$
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0Q
0P
0O
0N
0M
0L
0K
0J
0I
xR
0S
1T
xU
1V
1W
1X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
1+!
1,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
0?!
0>!
0=!
0<!
0;!
0:!
09!
08!
0c!
0b!
0a!
0`!
0_!
0^!
0]!
0\!
0[!
0Z!
0Y!
0X!
0W!
0V!
0U!
0T!
0S!
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
0J!
0I!
0H!
0G!
0F!
0E!
0D!
0C!
0B!
0A!
0@!
0u!
0t!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
0l!
0k!
0j!
0i!
0h!
0g!
0f!
0e!
0d!
0)"
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~!
0}!
0|!
0{!
0z!
0y!
0x!
0w!
0v!
$end
#140000
1!
1(!
1)!
0R
#200000
0!
0(!
0)!
1R
#200001
1k!
1G!
1`
1,
1>!
1&!
1P
#340000
1!
1(!
1)!
0R
#400000
0!
0(!
0)!
1R
#400001
1u!
1s!
1r!
1m!
0k!
1)"
1%"
1~!
1w!
1Q!
1O!
1N!
1I!
0G!
1c!
1_!
1Z!
1S!
1j
1h
1g
1b
0`
1|
1x
1s
1l
16
14
13
1.
0,
1H
1D
1?
18
0>!
1:!
19!
0&!
1"!
1!!
0P
1L
1K
#420000
b1100100 "
16!
0R
1=!
1%!
1O
#540000
1!
1(!
1)!
1R
#600000
0!
0(!
0)!
0R
#600001
0m!
1l!
1j!
1g!
1f!
0)"
1'"
0%"
1$"
1""
0~!
1}!
0w!
1v!
0I!
1H!
1F!
1C!
1B!
0c!
1a!
0_!
1^!
1\!
0Z!
1Y!
0S!
1R!
0b
1a
1_
1\
1[
0|
1z
0x
1w
1u
0s
1r
0l
1k
0.
1-
1+
1(
1'
0H
1F
0D
1C
1A
0?
1>
08
17
1?!
1'!
1Q
#740000
1!
1(!
1)!
1R
#800000
0!
0(!
0)!
0R
#800001
0r!
0l!
1k!
1)"
1("
0$"
0""
0}!
1x!
0v!
0N!
0H!
1G!
1c!
1b!
0^!
0\!
0Y!
1T!
0R!
0g
0a
1`
1|
1{
0w
0u
0r
1m
0k
03
0-
1,
1H
1G
0C
0A
0>
19
07
0?!
1>!
0'!
1&!
0Q
1P
#940000
1!
1(!
1)!
1R
#1000000
0!
0(!
0)!
0R
#1000001
1t!
1r!
0j!
0g!
0f!
0)"
0("
0'"
1#"
1!"
1z!
0x!
1w!
1v!
1P!
1N!
0F!
0C!
0B!
0c!
0b!
0a!
1]!
1[!
1V!
0T!
1S!
1R!
1i
1g
0_
0\
0[
0|
0{
0z
1v
1t
1o
0m
1l
1k
15
13
0+
0(
0'
0H
0G
0F
1B
1@
1;
09
18
17
0=!
0:!
09!
0%!
0"!
0!!
0O
0L
0K
#1140000
1!
1(!
1)!
1R
#1200000
0!
0(!
0)!
0R
#1200001
0t!
1m!
0k!
1)"
1%"
0#"
0!"
1~!
0z!
0v!
0P!
1I!
0G!
1c!
1_!
0]!
0[!
1Z!
0V!
0R!
0i
1b
0`
1|
1x
0v
0t
1s
0o
0k
05
1.
0,
1H
1D
0B
0@
1?
0;
07
0>!
1=!
1:!
19!
0&!
1%!
1"!
1!!
0P
1O
1L
1K
#1340000
1!
1(!
1)!
1R
#1399000
b100100 "
b100 "
b0 "
06!
0+!
0,!
0R
0=!
0:!
09!
0%!
0"!
0!!
0O
0L
0K
#1400000
0!
0(!
0)!
1R
#1400001
0u!
0s!
0r!
0m!
1k!
0)"
0%"
0~!
0w!
0Q!
0O!
0N!
0I!
1G!
0c!
0_!
0Z!
0S!
0j
0h
0g
0b
1`
0|
0x
0s
0l
06
04
03
0.
1,
0H
0D
0?
08
1>!
1&!
1P
#1540000
1!
1(!
1)!
0R
#1600000
0!
0(!
0)!
1R
#1600001
1u!
1s!
1r!
1m!
0k!
1)"
1%"
1~!
1w!
1Q!
1O!
1N!
1I!
0G!
1c!
1_!
1Z!
1S!
1j
1h
1g
1b
0`
1|
1x
1s
1l
16
14
13
1.
0,
1H
1D
1?
18
0>!
0&!
0P
#1740000
1!
1(!
1)!
0R
#1800000
