// Seed: 2755786687
module module_0 (
    input supply0 id_0
    , id_18,
    output wor id_1,
    output wor id_2,
    input tri id_3,
    output uwire id_4,
    input supply0 id_5,
    input supply0 id_6
    , id_19,
    output wand id_7,
    output supply1 id_8,
    input tri1 id_9,
    input uwire id_10,
    input wand id_11,
    output tri1 id_12,
    input wor id_13,
    input wand id_14,
    input uwire id_15,
    input supply1 id_16
);
  supply1 id_20, id_21;
  assign id_2 = 1;
  wire id_22;
  initial $display({id_18}, id_19, id_16, id_20);
endmodule
module module_1 (
    input  logic id_0,
    output tri1  id_1,
    input  tri0  id_2
);
  id_4(
      1'b0
  );
  for (id_5 = id_5; 1 - 1; id_5 = 1) reg id_6;
  wire id_7;
  always_comb if (id_6) id_6 <= id_0;
  wor  id_8 = id_6 == id_2;
  wire id_9;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_1,
      id_2,
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.type_26 = 0;
endmodule
