/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/

/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/

HEADER
{
	VERSION = 1;
	TIME_UNIT = ns;
	DATA_OFFSET = 0.0;
	DATA_DURATION = 1000.0;
	SIMULATION_TIME = 0.0;
	GRID_PHASE = 0.0;
	GRID_PERIOD = 0.0;
	GRID_DUTY_CYCLE = 50;
}

SIGNAL("Counter2_VHDL_vlg_vec_tst|Clock")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Counter2_VHDL_vlg_vec_tst|Clock_enable_B")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Counter2_VHDL_vlg_vec_tst|Reset")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Counter2_VHDL_vlg_vec_tst|Output[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Counter2_VHDL_vlg_vec_tst|Output[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Counter2_VHDL_vlg_vec_tst|Output[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Counter2_VHDL_vlg_vec_tst|Output[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Counter2_VHDL_vlg_vec_tst|Output[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Counter2_VHDL_vlg_vec_tst|Output[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Counter2_VHDL_vlg_vec_tst|Output[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Counter2_VHDL_vlg_vec_tst|sampler")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Counter2_VHDL_vlg_vec_tst|i1|gnd")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Counter2_VHDL_vlg_vec_tst|i1|vcc")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Counter2_VHDL_vlg_vec_tst|i1|unknown")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Counter2_VHDL_vlg_vec_tst|i1|devclrn")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Counter2_VHDL_vlg_vec_tst|i1|devpor")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Counter2_VHDL_vlg_vec_tst|i1|devoe")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Counter2_VHDL_vlg_vec_tst|i1|temp~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Counter2_VHDL_vlg_vec_tst|i1|Clock~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Counter2_VHDL_vlg_vec_tst|i1|Clock_enable_B~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Counter2_VHDL_vlg_vec_tst|i1|temp[1]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Counter2_VHDL_vlg_vec_tst|i1|Reset~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Counter2_VHDL_vlg_vec_tst|i1|temp~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Counter2_VHDL_vlg_vec_tst|i1|temp[2]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Counter2_VHDL_vlg_vec_tst|i1|Output~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Counter2_VHDL_vlg_vec_tst|i1|Output~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Counter2_VHDL_vlg_vec_tst|i1|Output~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Counter2_VHDL_vlg_vec_tst|i1|Output~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Counter2_VHDL_vlg_vec_tst|i1|Output~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Counter2_VHDL_vlg_vec_tst|i1|Output~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Counter2_VHDL_vlg_vec_tst|i1|Output~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Counter2_VHDL_vlg_vec_tst|i1|temp[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Counter2_VHDL_vlg_vec_tst|i1|temp[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Counter2_VHDL_vlg_vec_tst|i1|temp[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Counter2_VHDL_vlg_vec_tst|i1|temp[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

TRANSITION_LIST("Counter2_VHDL_vlg_vec_tst|Clock")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 31.25;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 31.25;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 31.25;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 31.25;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 31.25;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 31.25;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 31.25;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 31.25;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 31.25;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 31.25;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 31.25;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 31.25;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 31.25;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 31.25;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 31.25;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 31.25;
	}
}

TRANSITION_LIST("Counter2_VHDL_vlg_vec_tst|Clock_enable_B")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Counter2_VHDL_vlg_vec_tst|Reset")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 450.0;
		LEVEL 1 FOR 150.0;
		LEVEL 0 FOR 400.0;
	}
}

TRANSITION_LIST("Counter2_VHDL_vlg_vec_tst|Output[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 62.5;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 62.5;
		LEVEL 0 FOR 375.0;
		LEVEL 1 FOR 62.5;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 62.5;
		LEVEL 0 FOR 93.75;
	}
}

TRANSITION_LIST("Counter2_VHDL_vlg_vec_tst|Output[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 281.25;
		LEVEL 1 FOR 62.5;
		LEVEL 0 FOR 562.5;
		LEVEL 1 FOR 62.5;
		LEVEL 0 FOR 31.25;
	}
}

TRANSITION_LIST("Counter2_VHDL_vlg_vec_tst|Output[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 93.75;
		LEVEL 1 FOR 62.5;
		LEVEL 0 FOR 562.5;
		LEVEL 1 FOR 62.5;
		LEVEL 0 FOR 218.75;
	}
}

TRANSITION_LIST("Counter2_VHDL_vlg_vec_tst|Output[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 62.5;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 62.5;
		LEVEL 0 FOR 62.5;
		LEVEL 1 FOR 62.5;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 62.5;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 62.5;
		LEVEL 0 FOR 62.5;
		LEVEL 1 FOR 31.25;
	}
}

TRANSITION_LIST("Counter2_VHDL_vlg_vec_tst|Output[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 62.5;
		LEVEL 0 FOR 62.5;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 62.5;
		LEVEL 0 FOR 62.5;
		LEVEL 1 FOR 218.75;
	}
}

TRANSITION_LIST("Counter2_VHDL_vlg_vec_tst|Output[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 187.5;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 62.5;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 187.5;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 31.25;
	}
}

TRANSITION_LIST("Counter2_VHDL_vlg_vec_tst|Output[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 93.75;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 62.5;
		LEVEL 0 FOR 43.75;
		LEVEL 1 FOR 268.75;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 31.25;
	}
}

TRANSITION_LIST("Counter2_VHDL_vlg_vec_tst|sampler")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 31.25;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 31.25;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 31.25;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 31.25;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 31.25;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 31.25;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 31.25;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 12.5;
		LEVEL 0 FOR 18.75;
		LEVEL 1 FOR 31.25;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 31.25;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 6.25;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 31.25;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 31.25;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 31.25;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 31.25;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 31.25;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 31.25;
		LEVEL 0 FOR 31.25;
	}
}

TRANSITION_LIST("Counter2_VHDL_vlg_vec_tst|i1|gnd")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Counter2_VHDL_vlg_vec_tst|i1|vcc")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Counter2_VHDL_vlg_vec_tst|i1|unknown")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("Counter2_VHDL_vlg_vec_tst|i1|devclrn")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Counter2_VHDL_vlg_vec_tst|i1|devpor")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Counter2_VHDL_vlg_vec_tst|i1|devoe")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Counter2_VHDL_vlg_vec_tst|i1|temp~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 406.25;
		LEVEL 1 FOR 43.75;
		LEVEL 0 FOR 550.0;
	}
}

TRANSITION_LIST("Counter2_VHDL_vlg_vec_tst|i1|Clock~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 31.25;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 31.25;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 31.25;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 31.25;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 31.25;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 31.25;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 31.25;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 31.25;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 31.25;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 31.25;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 31.25;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 31.25;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 31.25;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 31.25;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 31.25;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 31.25;
	}
}

TRANSITION_LIST("Counter2_VHDL_vlg_vec_tst|i1|Clock_enable_B~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Counter2_VHDL_vlg_vec_tst|i1|temp[1]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 156.25;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 375.0;
		LEVEL 1 FOR 218.75;
	}
}

TRANSITION_LIST("Counter2_VHDL_vlg_vec_tst|i1|Reset~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 450.0;
		LEVEL 1 FOR 150.0;
		LEVEL 0 FOR 400.0;
	}
}

TRANSITION_LIST("Counter2_VHDL_vlg_vec_tst|i1|temp~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 31.25;
		LEVEL 0 FOR 62.5;
		LEVEL 1 FOR 62.5;
		LEVEL 0 FOR 62.5;
		LEVEL 1 FOR 62.5;
		LEVEL 0 FOR 62.5;
		LEVEL 1 FOR 62.5;
		LEVEL 0 FOR 43.75;
		LEVEL 1 FOR 206.25;
		LEVEL 0 FOR 62.5;
		LEVEL 1 FOR 62.5;
		LEVEL 0 FOR 62.5;
		LEVEL 1 FOR 62.5;
		LEVEL 0 FOR 62.5;
		LEVEL 1 FOR 31.25;
	}
}

TRANSITION_LIST("Counter2_VHDL_vlg_vec_tst|i1|temp[2]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 93.75;
	}
}

TRANSITION_LIST("Counter2_VHDL_vlg_vec_tst|i1|Output~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 93.75;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 62.5;
		LEVEL 0 FOR 43.75;
		LEVEL 1 FOR 268.75;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 31.25;
	}
}

TRANSITION_LIST("Counter2_VHDL_vlg_vec_tst|i1|Output~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 187.5;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 62.5;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 187.5;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 31.25;
	}
}

TRANSITION_LIST("Counter2_VHDL_vlg_vec_tst|i1|Output~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 62.5;
		LEVEL 0 FOR 62.5;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 62.5;
		LEVEL 0 FOR 62.5;
		LEVEL 1 FOR 218.75;
	}
}

TRANSITION_LIST("Counter2_VHDL_vlg_vec_tst|i1|Output~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 62.5;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 62.5;
		LEVEL 0 FOR 62.5;
		LEVEL 1 FOR 62.5;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 62.5;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 62.5;
		LEVEL 0 FOR 62.5;
		LEVEL 1 FOR 31.25;
	}
}

TRANSITION_LIST("Counter2_VHDL_vlg_vec_tst|i1|Output~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 93.75;
		LEVEL 1 FOR 62.5;
		LEVEL 0 FOR 562.5;
		LEVEL 1 FOR 62.5;
		LEVEL 0 FOR 218.75;
	}
}

TRANSITION_LIST("Counter2_VHDL_vlg_vec_tst|i1|Output~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 281.25;
		LEVEL 1 FOR 62.5;
		LEVEL 0 FOR 562.5;
		LEVEL 1 FOR 62.5;
		LEVEL 0 FOR 31.25;
	}
}

TRANSITION_LIST("Counter2_VHDL_vlg_vec_tst|i1|Output~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 62.5;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 62.5;
		LEVEL 0 FOR 375.0;
		LEVEL 1 FOR 62.5;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 62.5;
		LEVEL 0 FOR 93.75;
	}
}

TRANSITION_LIST("Counter2_VHDL_vlg_vec_tst|i1|temp[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Counter2_VHDL_vlg_vec_tst|i1|temp[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 218.75;
		LEVEL 1 FOR 231.25;
		LEVEL 0 FOR 393.75;
		LEVEL 1 FOR 156.25;
	}
}

TRANSITION_LIST("Counter2_VHDL_vlg_vec_tst|i1|temp[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 93.75;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 106.25;
		LEVEL 0 FOR 268.75;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 31.25;
	}
}

TRANSITION_LIST("Counter2_VHDL_vlg_vec_tst|i1|temp[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 31.25;
		LEVEL 1 FOR 62.5;
		LEVEL 0 FOR 62.5;
		LEVEL 1 FOR 62.5;
		LEVEL 0 FOR 62.5;
		LEVEL 1 FOR 62.5;
		LEVEL 0 FOR 62.5;
		LEVEL 1 FOR 43.75;
		LEVEL 0 FOR 206.25;
		LEVEL 1 FOR 62.5;
		LEVEL 0 FOR 62.5;
		LEVEL 1 FOR 62.5;
		LEVEL 0 FOR 62.5;
		LEVEL 1 FOR 62.5;
		LEVEL 0 FOR 31.25;
	}
}

DISPLAY_LINE
{
	CHANNEL = "Counter2_VHDL_vlg_vec_tst|Clock";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 0;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Counter2_VHDL_vlg_vec_tst|Clock_enable_B";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Counter2_VHDL_vlg_vec_tst|Reset";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Counter2_VHDL_vlg_vec_tst|Output[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 3;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Counter2_VHDL_vlg_vec_tst|Output[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 4;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Counter2_VHDL_vlg_vec_tst|Output[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 5;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Counter2_VHDL_vlg_vec_tst|Output[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 6;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Counter2_VHDL_vlg_vec_tst|Output[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 7;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Counter2_VHDL_vlg_vec_tst|Output[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 8;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Counter2_VHDL_vlg_vec_tst|Output[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 9;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Counter2_VHDL_vlg_vec_tst|sampler";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 10;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Counter2_VHDL_vlg_vec_tst|i1|gnd";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 11;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Counter2_VHDL_vlg_vec_tst|i1|vcc";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 12;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Counter2_VHDL_vlg_vec_tst|i1|unknown";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 13;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Counter2_VHDL_vlg_vec_tst|i1|devclrn";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 14;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Counter2_VHDL_vlg_vec_tst|i1|devpor";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 15;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Counter2_VHDL_vlg_vec_tst|i1|devoe";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 16;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Counter2_VHDL_vlg_vec_tst|i1|temp~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 17;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Counter2_VHDL_vlg_vec_tst|i1|Clock~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 18;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Counter2_VHDL_vlg_vec_tst|i1|Clock_enable_B~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 19;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Counter2_VHDL_vlg_vec_tst|i1|temp[1]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 20;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Counter2_VHDL_vlg_vec_tst|i1|Reset~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 21;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Counter2_VHDL_vlg_vec_tst|i1|temp~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 22;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Counter2_VHDL_vlg_vec_tst|i1|temp[2]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 23;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Counter2_VHDL_vlg_vec_tst|i1|Output~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 24;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Counter2_VHDL_vlg_vec_tst|i1|Output~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 25;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Counter2_VHDL_vlg_vec_tst|i1|Output~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 26;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Counter2_VHDL_vlg_vec_tst|i1|Output~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 27;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Counter2_VHDL_vlg_vec_tst|i1|Output~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 28;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Counter2_VHDL_vlg_vec_tst|i1|Output~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 29;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Counter2_VHDL_vlg_vec_tst|i1|Output~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 30;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Counter2_VHDL_vlg_vec_tst|i1|temp[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 31;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Counter2_VHDL_vlg_vec_tst|i1|temp[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 32;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Counter2_VHDL_vlg_vec_tst|i1|temp[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 33;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Counter2_VHDL_vlg_vec_tst|i1|temp[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 34;
	TREE_LEVEL = 0;
}
;
