{"summary": "Defines a class that encapsulates hardware instruction timing constraints—such as latencies, cycle counts, and other temporal limits—for use by the Qiskit transpiler when scheduling and mapping quantum circuits.", "business_intent": "Provide a structured way to represent and enforce hardware timing constraints during quantum circuit transpilation, ensuring that generated schedules respect the physical limits of the target device.", "keywords": ["Qiskit", "transpiler", "timing constraints", "latency", "cycle count", "hardware limits", "scheduling", "quantum circuit"], "summary_hash": "a5c076328881", "cached_at": "2026-02-08T14:03:17+00:00"}