#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Apr 16 13:06:40 2023
# Process ID: 12360
# Current directory: C:/Users/Administrator/Desktop/de1-project/UART/UART
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20596 C:\Users\Administrator\Desktop\de1-project\UART\UART\UART.xpr
# Log file: C:/Users/Administrator/Desktop/de1-project/UART/UART/vivado.log
# Journal file: C:/Users/Administrator/Desktop/de1-project/UART/UART\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.xpr
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_receiver [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source tb_receiver.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_transmitter [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
close_sim
launch_simulation
source tb_transmitter.tcl
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
file delete -force C:/Users/Administrator/Desktop/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
update_compile_order -fileset sources_1
close_sim
