ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f10x_gpio.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c"
  18              		.section	.text.gpio_deinit,"ax",%progbits
  19              		.align	1
  20              		.global	gpio_deinit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	gpio_deinit:
  26              	.LFB56:
   1:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** /*!
   2:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \file    gd32f10x_gpio.c
   3:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \brief   GPIO driver
   4:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     
   5:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \version 2014-12-26, V1.0.0, firmware for GD32F10x
   6:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \version 2017-06-20, V2.0.0, firmware for GD32F10x
   7:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \version 2018-07-31, V2.1.0, firmware for GD32F10x
   8:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \version 2020-09-30, V2.2.0, firmware for GD32F10x
   9:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** */
  10:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** 
  11:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** /*
  12:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     Copyright (c) 2020, GigaDevice Semiconductor Inc.
  13:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** 
  14:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     Redistribution and use in source and binary forms, with or without modification, 
  15:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** are permitted provided that the following conditions are met:
  16:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** 
  17:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  18:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****        list of conditions and the following disclaimer.
  19:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  20:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****        this list of conditions and the following disclaimer in the documentation 
  21:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****        and/or other materials provided with the distribution.
  22:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  23:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****        may be used to endorse or promote products derived from this software without 
  24:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****        specific prior written permission.
  25:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** 
  26:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  27:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  28:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  29:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  30:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  31:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  32:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s 			page 2


  33:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  34:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  35:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** OF SUCH DAMAGE.
  36:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** */
  37:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** 
  38:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** #include "gd32f10x_gpio.h"
  39:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** 
  40:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** #define AFIO_EXTI_SOURCE_MASK              ((uint8_t)0x03U)         /*!< AFIO exti source selection
  41:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** #define AFIO_EXTI_SOURCE_FIELDS            ((uint8_t)0x04U)         /*!< select AFIO exti source re
  42:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** #define LSB_16BIT_MASK                     ((uint16_t)0xFFFFU)      /*!< LSB 16-bit mask */
  43:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** #define PCF_POSITION_MASK                  ((uint32_t)0x000F0000U)  /*!< AFIO_PCF register position
  44:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** #define PCF_SWJCFG_MASK                    ((uint32_t)0xF0FFFFFFU)  /*!< AFIO_PCF register SWJCFG m
  45:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** #define PCF_LOCATION1_MASK                 ((uint32_t)0x00200000U)  /*!< AFIO_PCF register location
  46:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** #define PCF_LOCATION2_MASK                 ((uint32_t)0x00100000U)  /*!< AFIO_PCF register location
  47:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** #define AFIO_PCF1_FIELDS                   ((uint32_t)0x80000000U)  /*!< select AFIO_PCF1 register 
  48:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** #define GPIO_OUTPUT_PORT_OFFSET            ((uint32_t)4U)           /*!< GPIO event output port off
  49:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** 
  50:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** /*!
  51:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \brief      reset GPIO port
  52:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \param[in]  gpio_periph: GPIOx(x = A,B,C,D,E,F,G)
  53:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \param[out] none
  54:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \retval     none
  55:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** */
  56:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** void gpio_deinit(uint32_t gpio_periph)
  57:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** {
  27              		.loc 1 57 1
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31 0000 80B5     		push	{r7, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 7, -8
  35              		.cfi_offset 14, -4
  36 0002 82B0     		sub	sp, sp, #8
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 16
  39 0004 00AF     		add	r7, sp, #0
  40              	.LCFI2:
  41              		.cfi_def_cfa_register 7
  42 0006 7860     		str	r0, [r7, #4]
  58:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     switch(gpio_periph){
  43              		.loc 1 58 5
  44 0008 7B68     		ldr	r3, [r7, #4]
  45 000a 3A4A     		ldr	r2, .L12
  46 000c 9342     		cmp	r3, r2
  47 000e 62D0     		beq	.L2
  48 0010 7B68     		ldr	r3, [r7, #4]
  49 0012 384A     		ldr	r2, .L12
  50 0014 9342     		cmp	r3, r2
  51 0016 67D8     		bhi	.L11
  52 0018 7B68     		ldr	r3, [r7, #4]
  53 001a 374A     		ldr	r2, .L12+4
  54 001c 9342     		cmp	r3, r2
  55 001e 51D0     		beq	.L4
  56 0020 7B68     		ldr	r3, [r7, #4]
  57 0022 354A     		ldr	r2, .L12+4
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s 			page 3


  58 0024 9342     		cmp	r3, r2
  59 0026 5FD8     		bhi	.L11
  60 0028 7B68     		ldr	r3, [r7, #4]
  61 002a 344A     		ldr	r2, .L12+8
  62 002c 9342     		cmp	r3, r2
  63 002e 40D0     		beq	.L5
  64 0030 7B68     		ldr	r3, [r7, #4]
  65 0032 324A     		ldr	r2, .L12+8
  66 0034 9342     		cmp	r3, r2
  67 0036 57D8     		bhi	.L11
  68 0038 7B68     		ldr	r3, [r7, #4]
  69 003a 314A     		ldr	r2, .L12+12
  70 003c 9342     		cmp	r3, r2
  71 003e 2FD0     		beq	.L6
  72 0040 7B68     		ldr	r3, [r7, #4]
  73 0042 2F4A     		ldr	r2, .L12+12
  74 0044 9342     		cmp	r3, r2
  75 0046 4FD8     		bhi	.L11
  76 0048 7B68     		ldr	r3, [r7, #4]
  77 004a 2E4A     		ldr	r2, .L12+16
  78 004c 9342     		cmp	r3, r2
  79 004e 1ED0     		beq	.L7
  80 0050 7B68     		ldr	r3, [r7, #4]
  81 0052 2C4A     		ldr	r2, .L12+16
  82 0054 9342     		cmp	r3, r2
  83 0056 47D8     		bhi	.L11
  84 0058 7B68     		ldr	r3, [r7, #4]
  85 005a 2B4A     		ldr	r2, .L12+20
  86 005c 9342     		cmp	r3, r2
  87 005e 04D0     		beq	.L8
  88 0060 7B68     		ldr	r3, [r7, #4]
  89 0062 2A4A     		ldr	r2, .L12+24
  90 0064 9342     		cmp	r3, r2
  91 0066 09D0     		beq	.L9
  59:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     case GPIOA:
  60:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         /* reset GPIOA */
  61:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         rcu_periph_reset_enable(RCU_GPIOARST);
  62:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         rcu_periph_reset_disable(RCU_GPIOARST);
  63:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         break;
  64:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     case GPIOB:
  65:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         /* reset GPIOB */
  66:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         rcu_periph_reset_enable(RCU_GPIOBRST);
  67:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         rcu_periph_reset_disable(RCU_GPIOBRST);
  68:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         break;
  69:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     case GPIOC:
  70:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         /* reset GPIOC */
  71:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         rcu_periph_reset_enable(RCU_GPIOCRST);
  72:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         rcu_periph_reset_disable(RCU_GPIOCRST);
  73:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         break;
  74:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     case GPIOD:
  75:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         /* reset GPIOD */
  76:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         rcu_periph_reset_enable(RCU_GPIODRST);
  77:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         rcu_periph_reset_disable(RCU_GPIODRST);
  78:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         break;
  79:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     case GPIOE:
  80:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         /* reset GPIOE */
  81:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         rcu_periph_reset_enable(RCU_GPIOERST);
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s 			page 4


  82:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         rcu_periph_reset_disable(RCU_GPIOERST);
  83:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         break;
  84:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     case GPIOF:
  85:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         /* reset GPIOF */
  86:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         rcu_periph_reset_enable(RCU_GPIOFRST);
  87:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         rcu_periph_reset_disable(RCU_GPIOFRST);
  88:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         break;
  89:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     case GPIOG:
  90:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         /* reset GPIOG */
  91:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         rcu_periph_reset_enable(RCU_GPIOGRST);
  92:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         rcu_periph_reset_disable(RCU_GPIOGRST);
  93:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         break;
  94:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     default:
  95:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         break;
  92              		.loc 1 95 9
  93 0068 3EE0     		b	.L11
  94              	.L8:
  61:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         rcu_periph_reset_disable(RCU_GPIOARST);
  95              		.loc 1 61 9
  96 006a 40F20230 		movw	r0, #770
  97 006e FFF7FEFF 		bl	rcu_periph_reset_enable
  62:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         break;
  98              		.loc 1 62 9
  99 0072 40F20230 		movw	r0, #770
 100 0076 FFF7FEFF 		bl	rcu_periph_reset_disable
  63:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     case GPIOB:
 101              		.loc 1 63 9
 102 007a 36E0     		b	.L10
 103              	.L9:
  66:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         rcu_periph_reset_disable(RCU_GPIOBRST);
 104              		.loc 1 66 9
 105 007c 40F20330 		movw	r0, #771
 106 0080 FFF7FEFF 		bl	rcu_periph_reset_enable
  67:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         break;
 107              		.loc 1 67 9
 108 0084 40F20330 		movw	r0, #771
 109 0088 FFF7FEFF 		bl	rcu_periph_reset_disable
  68:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     case GPIOC:
 110              		.loc 1 68 9
 111 008c 2DE0     		b	.L10
 112              	.L7:
  71:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         rcu_periph_reset_disable(RCU_GPIOCRST);
 113              		.loc 1 71 9
 114 008e 4FF44170 		mov	r0, #772
 115 0092 FFF7FEFF 		bl	rcu_periph_reset_enable
  72:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         break;
 116              		.loc 1 72 9
 117 0096 4FF44170 		mov	r0, #772
 118 009a FFF7FEFF 		bl	rcu_periph_reset_disable
  73:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     case GPIOD:
 119              		.loc 1 73 9
 120 009e 24E0     		b	.L10
 121              	.L6:
  76:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         rcu_periph_reset_disable(RCU_GPIODRST);
 122              		.loc 1 76 9
 123 00a0 40F20530 		movw	r0, #773
 124 00a4 FFF7FEFF 		bl	rcu_periph_reset_enable
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s 			page 5


  77:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         break;
 125              		.loc 1 77 9
 126 00a8 40F20530 		movw	r0, #773
 127 00ac FFF7FEFF 		bl	rcu_periph_reset_disable
  78:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     case GPIOE:
 128              		.loc 1 78 9
 129 00b0 1BE0     		b	.L10
 130              	.L5:
  81:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         rcu_periph_reset_disable(RCU_GPIOERST);
 131              		.loc 1 81 9
 132 00b2 40F20630 		movw	r0, #774
 133 00b6 FFF7FEFF 		bl	rcu_periph_reset_enable
  82:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         break;
 134              		.loc 1 82 9
 135 00ba 40F20630 		movw	r0, #774
 136 00be FFF7FEFF 		bl	rcu_periph_reset_disable
  83:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     case GPIOF:
 137              		.loc 1 83 9
 138 00c2 12E0     		b	.L10
 139              	.L4:
  86:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         rcu_periph_reset_disable(RCU_GPIOFRST);
 140              		.loc 1 86 9
 141 00c4 40F20730 		movw	r0, #775
 142 00c8 FFF7FEFF 		bl	rcu_periph_reset_enable
  87:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         break;
 143              		.loc 1 87 9
 144 00cc 40F20730 		movw	r0, #775
 145 00d0 FFF7FEFF 		bl	rcu_periph_reset_disable
  88:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     case GPIOG:
 146              		.loc 1 88 9
 147 00d4 09E0     		b	.L10
 148              	.L2:
  91:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         rcu_periph_reset_disable(RCU_GPIOGRST);
 149              		.loc 1 91 9
 150 00d6 4FF44270 		mov	r0, #776
 151 00da FFF7FEFF 		bl	rcu_periph_reset_enable
  92:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         break;
 152              		.loc 1 92 9
 153 00de 4FF44270 		mov	r0, #776
 154 00e2 FFF7FEFF 		bl	rcu_periph_reset_disable
  93:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     default:
 155              		.loc 1 93 9
 156 00e6 00E0     		b	.L10
 157              	.L11:
 158              		.loc 1 95 9
 159 00e8 00BF     		nop
 160              	.L10:
  96:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     }
  97:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** }
 161              		.loc 1 97 1
 162 00ea 00BF     		nop
 163 00ec 0837     		adds	r7, r7, #8
 164              	.LCFI3:
 165              		.cfi_def_cfa_offset 8
 166 00ee BD46     		mov	sp, r7
 167              	.LCFI4:
 168              		.cfi_def_cfa_register 13
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s 			page 6


 169              		@ sp needed
 170 00f0 80BD     		pop	{r7, pc}
 171              	.L13:
 172 00f2 00BF     		.align	2
 173              	.L12:
 174 00f4 00200140 		.word	1073815552
 175 00f8 001C0140 		.word	1073814528
 176 00fc 00180140 		.word	1073813504
 177 0100 00140140 		.word	1073812480
 178 0104 00100140 		.word	1073811456
 179 0108 00080140 		.word	1073809408
 180 010c 000C0140 		.word	1073810432
 181              		.cfi_endproc
 182              	.LFE56:
 184              		.section	.text.gpio_afio_deinit,"ax",%progbits
 185              		.align	1
 186              		.global	gpio_afio_deinit
 187              		.syntax unified
 188              		.thumb
 189              		.thumb_func
 191              	gpio_afio_deinit:
 192              	.LFB57:
  98:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** 
  99:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** /*!
 100:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \brief      reset alternate function I/O(AFIO)
 101:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \param[in]  none
 102:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \param[out] none
 103:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \retval     none
 104:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** */
 105:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** void gpio_afio_deinit(void)
 106:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** {
 193              		.loc 1 106 1
 194              		.cfi_startproc
 195              		@ args = 0, pretend = 0, frame = 0
 196              		@ frame_needed = 1, uses_anonymous_args = 0
 197 0000 80B5     		push	{r7, lr}
 198              	.LCFI5:
 199              		.cfi_def_cfa_offset 8
 200              		.cfi_offset 7, -8
 201              		.cfi_offset 14, -4
 202 0002 00AF     		add	r7, sp, #0
 203              	.LCFI6:
 204              		.cfi_def_cfa_register 7
 107:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     rcu_periph_reset_enable(RCU_AFRST);
 205              		.loc 1 107 5
 206 0004 4FF44070 		mov	r0, #768
 207 0008 FFF7FEFF 		bl	rcu_periph_reset_enable
 108:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     rcu_periph_reset_disable(RCU_AFRST);
 208              		.loc 1 108 5
 209 000c 4FF44070 		mov	r0, #768
 210 0010 FFF7FEFF 		bl	rcu_periph_reset_disable
 109:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** }
 211              		.loc 1 109 1
 212 0014 00BF     		nop
 213 0016 80BD     		pop	{r7, pc}
 214              		.cfi_endproc
 215              	.LFE57:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s 			page 7


 217              		.section	.text.gpio_init,"ax",%progbits
 218              		.align	1
 219              		.global	gpio_init
 220              		.syntax unified
 221              		.thumb
 222              		.thumb_func
 224              	gpio_init:
 225              	.LFB58:
 110:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** 
 111:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** /*!
 112:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \brief      GPIO parameter initialization
 113:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \param[in]  gpio_periph: GPIOx(x = A,B,C,D,E,F,G) 
 114:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \param[in]  mode: gpio pin mode
 115:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****                 only one parameter can be selected which is shown as below:
 116:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_MODE_AIN: analog input mode
 117:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_MODE_IN_FLOATING: floating input mode
 118:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_MODE_IPD: pull-down input mode
 119:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_MODE_IPU: pull-up input mode
 120:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_MODE_OUT_OD: GPIO output with open-drain
 121:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_MODE_OUT_PP: GPIO output with push-pull
 122:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_MODE_AF_OD: AFIO output with open-drain
 123:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_MODE_AF_PP: AFIO output with push-pull
 124:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \param[in]  speed: gpio output max speed value
 125:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****                 only one parameter can be selected which is shown as below:
 126:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_OSPEED_10MHZ: output max speed 10MHz
 127:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_OSPEED_2MHZ: output max speed 2MHz
 128:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_OSPEED_50MHZ: output max speed 50MHz
 129:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \param[in]  pin: GPIO pin
 130:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****                 one or more parameters can be selected which are shown as below:
 131:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_PIN_x(x=0..15), GPIO_PIN_ALL
 132:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** 
 133:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \param[out] none
 134:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \retval     none
 135:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** */
 136:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** void gpio_init(uint32_t gpio_periph, uint32_t mode, uint32_t speed, uint32_t pin)
 137:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** {
 226              		.loc 1 137 1
 227              		.cfi_startproc
 228              		@ args = 0, pretend = 0, frame = 32
 229              		@ frame_needed = 1, uses_anonymous_args = 0
 230              		@ link register save eliminated.
 231 0000 80B4     		push	{r7}
 232              	.LCFI7:
 233              		.cfi_def_cfa_offset 4
 234              		.cfi_offset 7, -4
 235 0002 89B0     		sub	sp, sp, #36
 236              	.LCFI8:
 237              		.cfi_def_cfa_offset 40
 238 0004 00AF     		add	r7, sp, #0
 239              	.LCFI9:
 240              		.cfi_def_cfa_register 7
 241 0006 F860     		str	r0, [r7, #12]
 242 0008 B960     		str	r1, [r7, #8]
 243 000a 7A60     		str	r2, [r7, #4]
 244 000c 3B60     		str	r3, [r7]
 138:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     uint16_t i;
 139:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     uint32_t temp_mode = 0U;
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s 			page 8


 245              		.loc 1 139 14
 246 000e 0023     		movs	r3, #0
 247 0010 BB61     		str	r3, [r7, #24]
 140:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     uint32_t reg = 0U;
 248              		.loc 1 140 14
 249 0012 0023     		movs	r3, #0
 250 0014 7B61     		str	r3, [r7, #20]
 141:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** 
 142:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     /* GPIO mode configuration */
 143:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     temp_mode = (uint32_t)(mode & ((uint32_t)0x0FU));
 251              		.loc 1 143 15
 252 0016 BB68     		ldr	r3, [r7, #8]
 253 0018 03F00F03 		and	r3, r3, #15
 254 001c BB61     		str	r3, [r7, #24]
 144:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     
 145:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     /* GPIO speed configuration */
 146:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     if(((uint32_t)0x00U) != ((uint32_t)mode & ((uint32_t)0x10U))){
 255              		.loc 1 146 45
 256 001e BB68     		ldr	r3, [r7, #8]
 257 0020 03F01003 		and	r3, r3, #16
 258              		.loc 1 146 7
 259 0024 002B     		cmp	r3, #0
 260 0026 03D0     		beq	.L16
 147:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****             /* output mode max speed:10MHz,2MHz,50MHz */
 148:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****             temp_mode |= (uint32_t)speed;
 261              		.loc 1 148 23
 262 0028 BA69     		ldr	r2, [r7, #24]
 263 002a 7B68     		ldr	r3, [r7, #4]
 264 002c 1343     		orrs	r3, r3, r2
 265 002e BB61     		str	r3, [r7, #24]
 266              	.L16:
 149:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     }
 150:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** 
 151:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     /* configure the eight low port pins with GPIO_CTL0 */
 152:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     for(i = 0U;i < 8U;i++){
 267              		.loc 1 152 11
 268 0030 0023     		movs	r3, #0
 269 0032 FB83     		strh	r3, [r7, #30]	@ movhi
 270              		.loc 1 152 5
 271 0034 39E0     		b	.L17
 272              	.L21:
 153:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         if((1U << i) & pin){
 273              		.loc 1 153 16
 274 0036 FB8B     		ldrh	r3, [r7, #30]
 275 0038 0122     		movs	r2, #1
 276 003a 9A40     		lsls	r2, r2, r3
 277              		.loc 1 153 22
 278 003c 3B68     		ldr	r3, [r7]
 279 003e 1340     		ands	r3, r3, r2
 280              		.loc 1 153 11
 281 0040 002B     		cmp	r3, #0
 282 0042 2FD0     		beq	.L18
 154:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****             reg = GPIO_CTL0(gpio_periph);
 283              		.loc 1 154 19
 284 0044 FB68     		ldr	r3, [r7, #12]
 285              		.loc 1 154 17
 286 0046 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s 			page 9


 287 0048 7B61     		str	r3, [r7, #20]
 155:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****             
 156:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****             /* clear the specified pin mode bits */
 157:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****             reg &= ~GPIO_MODE_MASK(i);
 288              		.loc 1 157 21
 289 004a FB8B     		ldrh	r3, [r7, #30]
 290 004c 9B00     		lsls	r3, r3, #2
 291 004e 0F22     		movs	r2, #15
 292 0050 02FA03F3 		lsl	r3, r2, r3
 293              		.loc 1 157 20
 294 0054 DB43     		mvns	r3, r3
 295              		.loc 1 157 17
 296 0056 7A69     		ldr	r2, [r7, #20]
 297 0058 1340     		ands	r3, r3, r2
 298 005a 7B61     		str	r3, [r7, #20]
 158:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****             /* set the specified pin mode bits */
 159:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****             reg |= GPIO_MODE_SET(i, temp_mode);
 299              		.loc 1 159 20
 300 005c FB8B     		ldrh	r3, [r7, #30]
 301 005e 9B00     		lsls	r3, r3, #2
 302 0060 BA69     		ldr	r2, [r7, #24]
 303 0062 02FA03F3 		lsl	r3, r2, r3
 304              		.loc 1 159 17
 305 0066 7A69     		ldr	r2, [r7, #20]
 306 0068 1343     		orrs	r3, r3, r2
 307 006a 7B61     		str	r3, [r7, #20]
 160:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****             
 161:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****             /* set IPD or IPU */
 162:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****             if(GPIO_MODE_IPD == mode){
 308              		.loc 1 162 15
 309 006c BB68     		ldr	r3, [r7, #8]
 310 006e 282B     		cmp	r3, #40
 311 0070 09D1     		bne	.L19
 163:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****                 /* reset the corresponding OCTL bit */
 164:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****                 GPIO_BC(gpio_periph) = (uint32_t)((1U << i) & pin);
 312              		.loc 1 164 55
 313 0072 FB8B     		ldrh	r3, [r7, #30]
 314 0074 0122     		movs	r2, #1
 315 0076 9A40     		lsls	r2, r2, r3
 316              		.loc 1 164 17
 317 0078 FB68     		ldr	r3, [r7, #12]
 318 007a 1433     		adds	r3, r3, #20
 319 007c 1946     		mov	r1, r3
 320              		.loc 1 164 40
 321 007e 3B68     		ldr	r3, [r7]
 322 0080 1340     		ands	r3, r3, r2
 323              		.loc 1 164 38
 324 0082 0B60     		str	r3, [r1]
 325 0084 0BE0     		b	.L20
 326              	.L19:
 165:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****             }else{
 166:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****                 /* set the corresponding OCTL bit */
 167:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****                 if(GPIO_MODE_IPU == mode){
 327              		.loc 1 167 19
 328 0086 BB68     		ldr	r3, [r7, #8]
 329 0088 482B     		cmp	r3, #72
 330 008a 08D1     		bne	.L20
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s 			page 10


 168:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****                     GPIO_BOP(gpio_periph) = (uint32_t)((1U << i) & pin);
 331              		.loc 1 168 60
 332 008c FB8B     		ldrh	r3, [r7, #30]
 333 008e 0122     		movs	r2, #1
 334 0090 9A40     		lsls	r2, r2, r3
 335              		.loc 1 168 21
 336 0092 FB68     		ldr	r3, [r7, #12]
 337 0094 1033     		adds	r3, r3, #16
 338 0096 1946     		mov	r1, r3
 339              		.loc 1 168 45
 340 0098 3B68     		ldr	r3, [r7]
 341 009a 1340     		ands	r3, r3, r2
 342              		.loc 1 168 43
 343 009c 0B60     		str	r3, [r1]
 344              	.L20:
 169:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****                 }
 170:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****             }
 171:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****             /* set GPIO_CTL0 register */
 172:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****             GPIO_CTL0(gpio_periph) = reg;
 345              		.loc 1 172 13
 346 009e FB68     		ldr	r3, [r7, #12]
 347              		.loc 1 172 36
 348 00a0 7A69     		ldr	r2, [r7, #20]
 349 00a2 1A60     		str	r2, [r3]
 350              	.L18:
 152:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         if((1U << i) & pin){
 351              		.loc 1 152 24 discriminator 2
 352 00a4 FB8B     		ldrh	r3, [r7, #30]
 353 00a6 0133     		adds	r3, r3, #1
 354 00a8 FB83     		strh	r3, [r7, #30]	@ movhi
 355              	.L17:
 152:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         if((1U << i) & pin){
 356              		.loc 1 152 18 discriminator 1
 357 00aa FB8B     		ldrh	r3, [r7, #30]
 358 00ac 072B     		cmp	r3, #7
 359 00ae C2D9     		bls	.L21
 173:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         }
 174:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     }
 175:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     /* configure the eight high port pins with GPIO_CTL1 */
 176:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     for(i = 8U;i < 16U;i++){
 360              		.loc 1 176 11
 361 00b0 0823     		movs	r3, #8
 362 00b2 FB83     		strh	r3, [r7, #30]	@ movhi
 363              		.loc 1 176 5
 364 00b4 3EE0     		b	.L22
 365              	.L26:
 177:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         if((1U << i) & pin){
 366              		.loc 1 177 16
 367 00b6 FB8B     		ldrh	r3, [r7, #30]
 368 00b8 0122     		movs	r2, #1
 369 00ba 9A40     		lsls	r2, r2, r3
 370              		.loc 1 177 22
 371 00bc 3B68     		ldr	r3, [r7]
 372 00be 1340     		ands	r3, r3, r2
 373              		.loc 1 177 11
 374 00c0 002B     		cmp	r3, #0
 375 00c2 34D0     		beq	.L23
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s 			page 11


 178:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****             reg = GPIO_CTL1(gpio_periph);
 376              		.loc 1 178 19
 377 00c4 FB68     		ldr	r3, [r7, #12]
 378 00c6 0433     		adds	r3, r3, #4
 379              		.loc 1 178 17
 380 00c8 1B68     		ldr	r3, [r3]
 381 00ca 7B61     		str	r3, [r7, #20]
 179:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****             
 180:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****             /* clear the specified pin mode bits */
 181:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****             reg &= ~GPIO_MODE_MASK(i - 8U);
 382              		.loc 1 181 21
 383 00cc FB8B     		ldrh	r3, [r7, #30]
 384 00ce 083B     		subs	r3, r3, #8
 385 00d0 9B00     		lsls	r3, r3, #2
 386 00d2 0F22     		movs	r2, #15
 387 00d4 02FA03F3 		lsl	r3, r2, r3
 388              		.loc 1 181 20
 389 00d8 DB43     		mvns	r3, r3
 390              		.loc 1 181 17
 391 00da 7A69     		ldr	r2, [r7, #20]
 392 00dc 1340     		ands	r3, r3, r2
 393 00de 7B61     		str	r3, [r7, #20]
 182:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****             /* set the specified pin mode bits */
 183:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****             reg |= GPIO_MODE_SET(i - 8U, temp_mode);
 394              		.loc 1 183 20
 395 00e0 FB8B     		ldrh	r3, [r7, #30]
 396 00e2 083B     		subs	r3, r3, #8
 397 00e4 9B00     		lsls	r3, r3, #2
 398 00e6 BA69     		ldr	r2, [r7, #24]
 399 00e8 02FA03F3 		lsl	r3, r2, r3
 400              		.loc 1 183 17
 401 00ec 7A69     		ldr	r2, [r7, #20]
 402 00ee 1343     		orrs	r3, r3, r2
 403 00f0 7B61     		str	r3, [r7, #20]
 184:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****             
 185:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****             /* set IPD or IPU */
 186:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****             if(GPIO_MODE_IPD == mode){
 404              		.loc 1 186 15
 405 00f2 BB68     		ldr	r3, [r7, #8]
 406 00f4 282B     		cmp	r3, #40
 407 00f6 09D1     		bne	.L24
 187:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****                 /* reset the corresponding OCTL bit */
 188:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****                 GPIO_BC(gpio_periph) = (uint32_t)((1U << i) & pin);
 408              		.loc 1 188 55
 409 00f8 FB8B     		ldrh	r3, [r7, #30]
 410 00fa 0122     		movs	r2, #1
 411 00fc 9A40     		lsls	r2, r2, r3
 412              		.loc 1 188 17
 413 00fe FB68     		ldr	r3, [r7, #12]
 414 0100 1433     		adds	r3, r3, #20
 415 0102 1946     		mov	r1, r3
 416              		.loc 1 188 40
 417 0104 3B68     		ldr	r3, [r7]
 418 0106 1340     		ands	r3, r3, r2
 419              		.loc 1 188 38
 420 0108 0B60     		str	r3, [r1]
 421 010a 0BE0     		b	.L25
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s 			page 12


 422              	.L24:
 189:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****             }else{
 190:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****                 /* set the corresponding OCTL bit */
 191:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****                 if(GPIO_MODE_IPU == mode){
 423              		.loc 1 191 19
 424 010c BB68     		ldr	r3, [r7, #8]
 425 010e 482B     		cmp	r3, #72
 426 0110 08D1     		bne	.L25
 192:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****                     GPIO_BOP(gpio_periph) = (uint32_t)((1U << i) & pin);
 427              		.loc 1 192 60
 428 0112 FB8B     		ldrh	r3, [r7, #30]
 429 0114 0122     		movs	r2, #1
 430 0116 9A40     		lsls	r2, r2, r3
 431              		.loc 1 192 21
 432 0118 FB68     		ldr	r3, [r7, #12]
 433 011a 1033     		adds	r3, r3, #16
 434 011c 1946     		mov	r1, r3
 435              		.loc 1 192 45
 436 011e 3B68     		ldr	r3, [r7]
 437 0120 1340     		ands	r3, r3, r2
 438              		.loc 1 192 43
 439 0122 0B60     		str	r3, [r1]
 440              	.L25:
 193:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****                 }
 194:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****             }
 195:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****             /* set GPIO_CTL1 register */
 196:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****             GPIO_CTL1(gpio_periph) = reg;
 441              		.loc 1 196 13
 442 0124 FB68     		ldr	r3, [r7, #12]
 443 0126 0433     		adds	r3, r3, #4
 444 0128 1A46     		mov	r2, r3
 445              		.loc 1 196 36
 446 012a 7B69     		ldr	r3, [r7, #20]
 447 012c 1360     		str	r3, [r2]
 448              	.L23:
 176:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         if((1U << i) & pin){
 449              		.loc 1 176 25 discriminator 2
 450 012e FB8B     		ldrh	r3, [r7, #30]
 451 0130 0133     		adds	r3, r3, #1
 452 0132 FB83     		strh	r3, [r7, #30]	@ movhi
 453              	.L22:
 176:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         if((1U << i) & pin){
 454              		.loc 1 176 18 discriminator 1
 455 0134 FB8B     		ldrh	r3, [r7, #30]
 456 0136 0F2B     		cmp	r3, #15
 457 0138 BDD9     		bls	.L26
 197:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         }
 198:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     }
 199:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** }
 458              		.loc 1 199 1
 459 013a 00BF     		nop
 460 013c 00BF     		nop
 461 013e 2437     		adds	r7, r7, #36
 462              	.LCFI10:
 463              		.cfi_def_cfa_offset 4
 464 0140 BD46     		mov	sp, r7
 465              	.LCFI11:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s 			page 13


 466              		.cfi_def_cfa_register 13
 467              		@ sp needed
 468 0142 80BC     		pop	{r7}
 469              	.LCFI12:
 470              		.cfi_restore 7
 471              		.cfi_def_cfa_offset 0
 472 0144 7047     		bx	lr
 473              		.cfi_endproc
 474              	.LFE58:
 476              		.section	.text.gpio_bit_set,"ax",%progbits
 477              		.align	1
 478              		.global	gpio_bit_set
 479              		.syntax unified
 480              		.thumb
 481              		.thumb_func
 483              	gpio_bit_set:
 484              	.LFB59:
 200:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** 
 201:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** /*!
 202:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \brief      set GPIO pin
 203:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \param[in]  gpio_periph: GPIOx(x = A,B,C,D,E,F,G) 
 204:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \param[in]  pin: GPIO pin
 205:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****                 one or more parameters can be selected which are shown as below:
 206:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_PIN_x(x=0..15), GPIO_PIN_ALL
 207:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \param[out] none
 208:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \retval     none
 209:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** */
 210:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** void gpio_bit_set(uint32_t gpio_periph, uint32_t pin)
 211:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** {
 485              		.loc 1 211 1
 486              		.cfi_startproc
 487              		@ args = 0, pretend = 0, frame = 8
 488              		@ frame_needed = 1, uses_anonymous_args = 0
 489              		@ link register save eliminated.
 490 0000 80B4     		push	{r7}
 491              	.LCFI13:
 492              		.cfi_def_cfa_offset 4
 493              		.cfi_offset 7, -4
 494 0002 83B0     		sub	sp, sp, #12
 495              	.LCFI14:
 496              		.cfi_def_cfa_offset 16
 497 0004 00AF     		add	r7, sp, #0
 498              	.LCFI15:
 499              		.cfi_def_cfa_register 7
 500 0006 7860     		str	r0, [r7, #4]
 501 0008 3960     		str	r1, [r7]
 212:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     GPIO_BOP(gpio_periph) = (uint32_t)pin;
 502              		.loc 1 212 5
 503 000a 7B68     		ldr	r3, [r7, #4]
 504 000c 1033     		adds	r3, r3, #16
 505 000e 1A46     		mov	r2, r3
 506              		.loc 1 212 27
 507 0010 3B68     		ldr	r3, [r7]
 508 0012 1360     		str	r3, [r2]
 213:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** }
 509              		.loc 1 213 1
 510 0014 00BF     		nop
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s 			page 14


 511 0016 0C37     		adds	r7, r7, #12
 512              	.LCFI16:
 513              		.cfi_def_cfa_offset 4
 514 0018 BD46     		mov	sp, r7
 515              	.LCFI17:
 516              		.cfi_def_cfa_register 13
 517              		@ sp needed
 518 001a 80BC     		pop	{r7}
 519              	.LCFI18:
 520              		.cfi_restore 7
 521              		.cfi_def_cfa_offset 0
 522 001c 7047     		bx	lr
 523              		.cfi_endproc
 524              	.LFE59:
 526              		.section	.text.gpio_bit_reset,"ax",%progbits
 527              		.align	1
 528              		.global	gpio_bit_reset
 529              		.syntax unified
 530              		.thumb
 531              		.thumb_func
 533              	gpio_bit_reset:
 534              	.LFB60:
 214:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** 
 215:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** /*!
 216:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \brief      reset GPIO pin
 217:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \param[in]  gpio_periph: GPIOx(x = A,B,C,D,E,F,G) 
 218:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \param[in]  pin: GPIO pin
 219:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****                 one or more parameters can be selected which are shown as below:
 220:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_PIN_x(x=0..15), GPIO_PIN_ALL
 221:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \param[out] none
 222:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \retval     none
 223:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** */
 224:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** void gpio_bit_reset(uint32_t gpio_periph, uint32_t pin)
 225:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** {
 535              		.loc 1 225 1
 536              		.cfi_startproc
 537              		@ args = 0, pretend = 0, frame = 8
 538              		@ frame_needed = 1, uses_anonymous_args = 0
 539              		@ link register save eliminated.
 540 0000 80B4     		push	{r7}
 541              	.LCFI19:
 542              		.cfi_def_cfa_offset 4
 543              		.cfi_offset 7, -4
 544 0002 83B0     		sub	sp, sp, #12
 545              	.LCFI20:
 546              		.cfi_def_cfa_offset 16
 547 0004 00AF     		add	r7, sp, #0
 548              	.LCFI21:
 549              		.cfi_def_cfa_register 7
 550 0006 7860     		str	r0, [r7, #4]
 551 0008 3960     		str	r1, [r7]
 226:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     GPIO_BC(gpio_periph) = (uint32_t)pin;
 552              		.loc 1 226 5
 553 000a 7B68     		ldr	r3, [r7, #4]
 554 000c 1433     		adds	r3, r3, #20
 555 000e 1A46     		mov	r2, r3
 556              		.loc 1 226 26
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s 			page 15


 557 0010 3B68     		ldr	r3, [r7]
 558 0012 1360     		str	r3, [r2]
 227:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** }
 559              		.loc 1 227 1
 560 0014 00BF     		nop
 561 0016 0C37     		adds	r7, r7, #12
 562              	.LCFI22:
 563              		.cfi_def_cfa_offset 4
 564 0018 BD46     		mov	sp, r7
 565              	.LCFI23:
 566              		.cfi_def_cfa_register 13
 567              		@ sp needed
 568 001a 80BC     		pop	{r7}
 569              	.LCFI24:
 570              		.cfi_restore 7
 571              		.cfi_def_cfa_offset 0
 572 001c 7047     		bx	lr
 573              		.cfi_endproc
 574              	.LFE60:
 576              		.section	.text.gpio_bit_write,"ax",%progbits
 577              		.align	1
 578              		.global	gpio_bit_write
 579              		.syntax unified
 580              		.thumb
 581              		.thumb_func
 583              	gpio_bit_write:
 584              	.LFB61:
 228:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** 
 229:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** /*!
 230:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \brief      write data to the specified GPIO pin
 231:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \param[in]  gpio_periph: GPIOx(x = A,B,C,D,E,F,G) 
 232:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \param[in]  pin: GPIO pin
 233:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****                 one or more parameters can be selected which are shown as below:
 234:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_PIN_x(x=0..15), GPIO_PIN_ALL
 235:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \param[in]  bit_value: SET or RESET
 236:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        RESET: clear the port pin
 237:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        SET: set the port pin
 238:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \param[out] none
 239:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \retval     none
 240:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** */
 241:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** void gpio_bit_write(uint32_t gpio_periph, uint32_t pin, bit_status bit_value)
 242:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** {
 585              		.loc 1 242 1
 586              		.cfi_startproc
 587              		@ args = 0, pretend = 0, frame = 16
 588              		@ frame_needed = 1, uses_anonymous_args = 0
 589              		@ link register save eliminated.
 590 0000 80B4     		push	{r7}
 591              	.LCFI25:
 592              		.cfi_def_cfa_offset 4
 593              		.cfi_offset 7, -4
 594 0002 85B0     		sub	sp, sp, #20
 595              	.LCFI26:
 596              		.cfi_def_cfa_offset 24
 597 0004 00AF     		add	r7, sp, #0
 598              	.LCFI27:
 599              		.cfi_def_cfa_register 7
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s 			page 16


 600 0006 F860     		str	r0, [r7, #12]
 601 0008 B960     		str	r1, [r7, #8]
 602 000a 1346     		mov	r3, r2
 603 000c FB71     		strb	r3, [r7, #7]
 243:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     if(RESET != bit_value){
 604              		.loc 1 243 7
 605 000e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 606 0010 002B     		cmp	r3, #0
 607 0012 05D0     		beq	.L30
 244:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         GPIO_BOP(gpio_periph) = (uint32_t)pin;
 608              		.loc 1 244 9
 609 0014 FB68     		ldr	r3, [r7, #12]
 610 0016 1033     		adds	r3, r3, #16
 611 0018 1A46     		mov	r2, r3
 612              		.loc 1 244 31
 613 001a BB68     		ldr	r3, [r7, #8]
 614 001c 1360     		str	r3, [r2]
 245:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     }else{
 246:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         GPIO_BC(gpio_periph) = (uint32_t)pin;
 247:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     }
 248:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** }
 615              		.loc 1 248 1
 616 001e 04E0     		b	.L32
 617              	.L30:
 246:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     }
 618              		.loc 1 246 9
 619 0020 FB68     		ldr	r3, [r7, #12]
 620 0022 1433     		adds	r3, r3, #20
 621 0024 1A46     		mov	r2, r3
 246:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     }
 622              		.loc 1 246 30
 623 0026 BB68     		ldr	r3, [r7, #8]
 624 0028 1360     		str	r3, [r2]
 625              	.L32:
 626              		.loc 1 248 1
 627 002a 00BF     		nop
 628 002c 1437     		adds	r7, r7, #20
 629              	.LCFI28:
 630              		.cfi_def_cfa_offset 4
 631 002e BD46     		mov	sp, r7
 632              	.LCFI29:
 633              		.cfi_def_cfa_register 13
 634              		@ sp needed
 635 0030 80BC     		pop	{r7}
 636              	.LCFI30:
 637              		.cfi_restore 7
 638              		.cfi_def_cfa_offset 0
 639 0032 7047     		bx	lr
 640              		.cfi_endproc
 641              	.LFE61:
 643              		.section	.text.gpio_port_write,"ax",%progbits
 644              		.align	1
 645              		.global	gpio_port_write
 646              		.syntax unified
 647              		.thumb
 648              		.thumb_func
 650              	gpio_port_write:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s 			page 17


 651              	.LFB62:
 249:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** 
 250:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** /*!
 251:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \brief      write data to the specified GPIO port
 252:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \param[in]  gpio_periph: GPIOx(x = A,B,C,D,E,F,G) 
 253:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \param[in]  data: specify the value to be written to the port output data register
 254:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \param[out] none
 255:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \retval     none
 256:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** */
 257:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** void gpio_port_write(uint32_t gpio_periph,uint16_t data)
 258:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** {
 652              		.loc 1 258 1
 653              		.cfi_startproc
 654              		@ args = 0, pretend = 0, frame = 8
 655              		@ frame_needed = 1, uses_anonymous_args = 0
 656              		@ link register save eliminated.
 657 0000 80B4     		push	{r7}
 658              	.LCFI31:
 659              		.cfi_def_cfa_offset 4
 660              		.cfi_offset 7, -4
 661 0002 83B0     		sub	sp, sp, #12
 662              	.LCFI32:
 663              		.cfi_def_cfa_offset 16
 664 0004 00AF     		add	r7, sp, #0
 665              	.LCFI33:
 666              		.cfi_def_cfa_register 7
 667 0006 7860     		str	r0, [r7, #4]
 668 0008 0B46     		mov	r3, r1
 669 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 259:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     GPIO_OCTL(gpio_periph) = (uint32_t)data;
 670              		.loc 1 259 5
 671 000c 7B68     		ldr	r3, [r7, #4]
 672 000e 0C33     		adds	r3, r3, #12
 673 0010 1A46     		mov	r2, r3
 674              		.loc 1 259 30
 675 0012 7B88     		ldrh	r3, [r7, #2]
 676              		.loc 1 259 28
 677 0014 1360     		str	r3, [r2]
 260:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** }
 678              		.loc 1 260 1
 679 0016 00BF     		nop
 680 0018 0C37     		adds	r7, r7, #12
 681              	.LCFI34:
 682              		.cfi_def_cfa_offset 4
 683 001a BD46     		mov	sp, r7
 684              	.LCFI35:
 685              		.cfi_def_cfa_register 13
 686              		@ sp needed
 687 001c 80BC     		pop	{r7}
 688              	.LCFI36:
 689              		.cfi_restore 7
 690              		.cfi_def_cfa_offset 0
 691 001e 7047     		bx	lr
 692              		.cfi_endproc
 693              	.LFE62:
 695              		.section	.text.gpio_input_bit_get,"ax",%progbits
 696              		.align	1
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s 			page 18


 697              		.global	gpio_input_bit_get
 698              		.syntax unified
 699              		.thumb
 700              		.thumb_func
 702              	gpio_input_bit_get:
 703              	.LFB63:
 261:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** 
 262:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** /*!
 263:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \brief      get GPIO pin input status
 264:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \param[in]  gpio_periph: GPIOx(x = A,B,C,D,E,F,G) 
 265:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \param[in]  pin: GPIO pin
 266:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****                 one or more parameters can be selected which are shown as below:
 267:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_PIN_x(x=0..15), GPIO_PIN_ALL
 268:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \param[out] none
 269:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \retval     input status of gpio pin: SET or RESET
 270:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** */
 271:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** FlagStatus gpio_input_bit_get(uint32_t gpio_periph,uint32_t pin)
 272:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** {
 704              		.loc 1 272 1
 705              		.cfi_startproc
 706              		@ args = 0, pretend = 0, frame = 8
 707              		@ frame_needed = 1, uses_anonymous_args = 0
 708              		@ link register save eliminated.
 709 0000 80B4     		push	{r7}
 710              	.LCFI37:
 711              		.cfi_def_cfa_offset 4
 712              		.cfi_offset 7, -4
 713 0002 83B0     		sub	sp, sp, #12
 714              	.LCFI38:
 715              		.cfi_def_cfa_offset 16
 716 0004 00AF     		add	r7, sp, #0
 717              	.LCFI39:
 718              		.cfi_def_cfa_register 7
 719 0006 7860     		str	r0, [r7, #4]
 720 0008 3960     		str	r1, [r7]
 273:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     if((uint32_t)RESET != (GPIO_ISTAT(gpio_periph)&(pin))){
 721              		.loc 1 273 28
 722 000a 7B68     		ldr	r3, [r7, #4]
 723 000c 0833     		adds	r3, r3, #8
 724 000e 1A68     		ldr	r2, [r3]
 725              		.loc 1 273 51
 726 0010 3B68     		ldr	r3, [r7]
 727 0012 1340     		ands	r3, r3, r2
 728              		.loc 1 273 7
 729 0014 002B     		cmp	r3, #0
 730 0016 01D0     		beq	.L35
 274:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         return SET; 
 731              		.loc 1 274 16
 732 0018 0123     		movs	r3, #1
 733 001a 00E0     		b	.L36
 734              	.L35:
 275:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     }else{
 276:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         return RESET;
 735              		.loc 1 276 16
 736 001c 0023     		movs	r3, #0
 737              	.L36:
 277:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     }
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s 			page 19


 278:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** }
 738              		.loc 1 278 1
 739 001e 1846     		mov	r0, r3
 740 0020 0C37     		adds	r7, r7, #12
 741              	.LCFI40:
 742              		.cfi_def_cfa_offset 4
 743 0022 BD46     		mov	sp, r7
 744              	.LCFI41:
 745              		.cfi_def_cfa_register 13
 746              		@ sp needed
 747 0024 80BC     		pop	{r7}
 748              	.LCFI42:
 749              		.cfi_restore 7
 750              		.cfi_def_cfa_offset 0
 751 0026 7047     		bx	lr
 752              		.cfi_endproc
 753              	.LFE63:
 755              		.section	.text.gpio_input_port_get,"ax",%progbits
 756              		.align	1
 757              		.global	gpio_input_port_get
 758              		.syntax unified
 759              		.thumb
 760              		.thumb_func
 762              	gpio_input_port_get:
 763              	.LFB64:
 279:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** 
 280:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** /*!
 281:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \brief      get GPIO port input status
 282:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \param[in]  gpio_periph: GPIOx(x = A,B,C,D,E,F,G) 
 283:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \param[out] none
 284:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \retval     input status of gpio all pins
 285:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** */
 286:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** uint16_t gpio_input_port_get(uint32_t gpio_periph)
 287:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** {
 764              		.loc 1 287 1
 765              		.cfi_startproc
 766              		@ args = 0, pretend = 0, frame = 8
 767              		@ frame_needed = 1, uses_anonymous_args = 0
 768              		@ link register save eliminated.
 769 0000 80B4     		push	{r7}
 770              	.LCFI43:
 771              		.cfi_def_cfa_offset 4
 772              		.cfi_offset 7, -4
 773 0002 83B0     		sub	sp, sp, #12
 774              	.LCFI44:
 775              		.cfi_def_cfa_offset 16
 776 0004 00AF     		add	r7, sp, #0
 777              	.LCFI45:
 778              		.cfi_def_cfa_register 7
 779 0006 7860     		str	r0, [r7, #4]
 288:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     return (uint16_t)(GPIO_ISTAT(gpio_periph));
 780              		.loc 1 288 23
 781 0008 7B68     		ldr	r3, [r7, #4]
 782 000a 0833     		adds	r3, r3, #8
 783 000c 1B68     		ldr	r3, [r3]
 784              		.loc 1 288 12
 785 000e 9BB2     		uxth	r3, r3
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s 			page 20


 289:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** }
 786              		.loc 1 289 1
 787 0010 1846     		mov	r0, r3
 788 0012 0C37     		adds	r7, r7, #12
 789              	.LCFI46:
 790              		.cfi_def_cfa_offset 4
 791 0014 BD46     		mov	sp, r7
 792              	.LCFI47:
 793              		.cfi_def_cfa_register 13
 794              		@ sp needed
 795 0016 80BC     		pop	{r7}
 796              	.LCFI48:
 797              		.cfi_restore 7
 798              		.cfi_def_cfa_offset 0
 799 0018 7047     		bx	lr
 800              		.cfi_endproc
 801              	.LFE64:
 803              		.section	.text.gpio_output_bit_get,"ax",%progbits
 804              		.align	1
 805              		.global	gpio_output_bit_get
 806              		.syntax unified
 807              		.thumb
 808              		.thumb_func
 810              	gpio_output_bit_get:
 811              	.LFB65:
 290:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** 
 291:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** /*!
 292:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \brief      get GPIO pin output status
 293:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \param[in]  gpio_periph: GPIOx(x = A,B,C,D,E,F,G) 
 294:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \param[in]  pin: GPIO pin
 295:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****                 one or more parameters can be selected which are shown as below:
 296:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_PIN_x(x=0..15), GPIO_PIN_ALL
 297:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \param[out] none
 298:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \retval     output status of gpio pin: SET or RESET
 299:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** */
 300:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** FlagStatus gpio_output_bit_get(uint32_t gpio_periph, uint32_t pin)
 301:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** {
 812              		.loc 1 301 1
 813              		.cfi_startproc
 814              		@ args = 0, pretend = 0, frame = 8
 815              		@ frame_needed = 1, uses_anonymous_args = 0
 816              		@ link register save eliminated.
 817 0000 80B4     		push	{r7}
 818              	.LCFI49:
 819              		.cfi_def_cfa_offset 4
 820              		.cfi_offset 7, -4
 821 0002 83B0     		sub	sp, sp, #12
 822              	.LCFI50:
 823              		.cfi_def_cfa_offset 16
 824 0004 00AF     		add	r7, sp, #0
 825              	.LCFI51:
 826              		.cfi_def_cfa_register 7
 827 0006 7860     		str	r0, [r7, #4]
 828 0008 3960     		str	r1, [r7]
 302:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     if((uint32_t)RESET !=(GPIO_OCTL(gpio_periph)&(pin))){
 829              		.loc 1 302 27
 830 000a 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s 			page 21


 831 000c 0C33     		adds	r3, r3, #12
 832 000e 1A68     		ldr	r2, [r3]
 833              		.loc 1 302 49
 834 0010 3B68     		ldr	r3, [r7]
 835 0012 1340     		ands	r3, r3, r2
 836              		.loc 1 302 7
 837 0014 002B     		cmp	r3, #0
 838 0016 01D0     		beq	.L40
 303:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         return SET;
 839              		.loc 1 303 16
 840 0018 0123     		movs	r3, #1
 841 001a 00E0     		b	.L41
 842              	.L40:
 304:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     }else{
 305:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         return RESET;
 843              		.loc 1 305 16
 844 001c 0023     		movs	r3, #0
 845              	.L41:
 306:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     }
 307:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** }
 846              		.loc 1 307 1
 847 001e 1846     		mov	r0, r3
 848 0020 0C37     		adds	r7, r7, #12
 849              	.LCFI52:
 850              		.cfi_def_cfa_offset 4
 851 0022 BD46     		mov	sp, r7
 852              	.LCFI53:
 853              		.cfi_def_cfa_register 13
 854              		@ sp needed
 855 0024 80BC     		pop	{r7}
 856              	.LCFI54:
 857              		.cfi_restore 7
 858              		.cfi_def_cfa_offset 0
 859 0026 7047     		bx	lr
 860              		.cfi_endproc
 861              	.LFE65:
 863              		.section	.text.gpio_output_port_get,"ax",%progbits
 864              		.align	1
 865              		.global	gpio_output_port_get
 866              		.syntax unified
 867              		.thumb
 868              		.thumb_func
 870              	gpio_output_port_get:
 871              	.LFB66:
 308:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** 
 309:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** /*!
 310:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \brief      get GPIO port output status
 311:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \param[in]  gpio_periph: GPIOx(x = A,B,C,D,E,F,G) 
 312:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \param[out] none
 313:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \retval     output status of gpio all pins
 314:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** */
 315:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** uint16_t gpio_output_port_get(uint32_t gpio_periph)
 316:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** {
 872              		.loc 1 316 1
 873              		.cfi_startproc
 874              		@ args = 0, pretend = 0, frame = 8
 875              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s 			page 22


 876              		@ link register save eliminated.
 877 0000 80B4     		push	{r7}
 878              	.LCFI55:
 879              		.cfi_def_cfa_offset 4
 880              		.cfi_offset 7, -4
 881 0002 83B0     		sub	sp, sp, #12
 882              	.LCFI56:
 883              		.cfi_def_cfa_offset 16
 884 0004 00AF     		add	r7, sp, #0
 885              	.LCFI57:
 886              		.cfi_def_cfa_register 7
 887 0006 7860     		str	r0, [r7, #4]
 317:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     return ((uint16_t)GPIO_OCTL(gpio_periph));
 888              		.loc 1 317 23
 889 0008 7B68     		ldr	r3, [r7, #4]
 890 000a 0C33     		adds	r3, r3, #12
 891 000c 1B68     		ldr	r3, [r3]
 892              		.loc 1 317 13
 893 000e 9BB2     		uxth	r3, r3
 318:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** }
 894              		.loc 1 318 1
 895 0010 1846     		mov	r0, r3
 896 0012 0C37     		adds	r7, r7, #12
 897              	.LCFI58:
 898              		.cfi_def_cfa_offset 4
 899 0014 BD46     		mov	sp, r7
 900              	.LCFI59:
 901              		.cfi_def_cfa_register 13
 902              		@ sp needed
 903 0016 80BC     		pop	{r7}
 904              	.LCFI60:
 905              		.cfi_restore 7
 906              		.cfi_def_cfa_offset 0
 907 0018 7047     		bx	lr
 908              		.cfi_endproc
 909              	.LFE66:
 911              		.section	.text.gpio_pin_remap_config,"ax",%progbits
 912              		.align	1
 913              		.global	gpio_pin_remap_config
 914              		.syntax unified
 915              		.thumb
 916              		.thumb_func
 918              	gpio_pin_remap_config:
 919              	.LFB67:
 319:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** 
 320:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** /*!
 321:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \brief      configure GPIO pin remap
 322:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \param[in]  gpio_remap: select the pin to remap
 323:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_SPI0_REMAP: SPI0 remapping
 324:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_I2C0_REMAP: I2C0 remapping
 325:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_USART0_REMAP: USART0 remapping
 326:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_USART1_REMAP: USART1 remapping
 327:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_USART2_PARTIAL_REMAP: USART2 partial remapping
 328:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_USART2_FULL_REMAP: USART2 full remapping
 329:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_TIMER0_PARTIAL_REMAP: TIMER0 partial remapping 
 330:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_TIMER0_FULL_REMAP: TIMER0 full remapping
 331:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_TIMER1_PARTIAL_REMAP1: TIMER1 partial remapping
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s 			page 23


 332:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_TIMER1_PARTIAL_REMAP2: TIMER1 partial remapping
 333:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_TIMER1_FULL_REMAP: TIMER1 full remapping
 334:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_TIMER2_PARTIAL_REMAP: TIMER2 partial remapping
 335:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_TIMER2_FULL_REMAP: TIMER2 full remapping
 336:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_TIMER3_REMAP: TIMER3 remapping
 337:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_CAN_PARTIAL_REMAP: CAN partial remapping(only for GD32F10X_MD, GD32F10X_HD d
 338:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_CAN_FULL_REMAP: CAN full remapping(only for GD32F10X_MD, GD32F10X_HD devices
 339:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_CAN0_PARTIAL_REMAP: CAN0 partial remapping(only for GD32F10X_CL devices)
 340:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_CAN0_FULL_REMAP: CAN0 full remapping(only for GD32F10X_CL devices)
 341:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_PD01_REMAP: PD01 remapping
 342:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_TIMER4CH3_IREMAP: TIMER4 channel3 internal remapping(only for GD32F10X_CL de
 343:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_ADC0_ETRGRT_REMAP: ADC0 external trigger routine conversion remapping(only f
 344:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_ADC1_ETRGRT_REMAP: ADC1 external trigger routine conversion remapping(only f
 345:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_ENET_REMAP: ENET remapping(only for GD32F10X_CL devices) 
 346:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_CAN1_REMAP: CAN1 remapping(only for GD32F10X_CL devices)
 347:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_SWJ_NONJTRST_REMAP: full SWJ(JTAG-DP + SW-DP),but without NJTRST
 348:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_SWJ_SWDPENABLE_REMAP: JTAG-DP disabled and SW-DP enabled
 349:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_SWJ_DISABLE_REMAP: JTAG-DP disabled and SW-DP disabled
 350:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_SPI2_REMAP: SPI2 remapping(only for GD32F10X_CL, GD32F10X_HD and GD32F10X_XD
 351:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_TIMER1ITI1_REMAP: TIMER1 internal trigger 1 remapping(only for GD32F10X_CL d
 352:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_PTP_PPS_REMAP: ethernet PTP PPS remapping(only for GD32F10X_CL devices) 
 353:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_TIMER8_REMAP: TIMER8 remapping
 354:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_TIMER9_REMAP: TIMER9 remapping
 355:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_TIMER10_REMAP: TIMER10 remapping
 356:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_TIMER12_REMAP: TIMER12 remapping
 357:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_TIMER13_REMAP: TIMER13 remapping
 358:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_EXMC_NADV_REMAP: EXMC_NADV connect/disconnect
 359:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \param[in]  newvalue: ENABLE or DISABLE
 360:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \param[out] none
 361:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \retval     none
 362:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** */
 363:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** void gpio_pin_remap_config(uint32_t remap, ControlStatus newvalue)
 364:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** {
 920              		.loc 1 364 1
 921              		.cfi_startproc
 922              		@ args = 0, pretend = 0, frame = 24
 923              		@ frame_needed = 1, uses_anonymous_args = 0
 924              		@ link register save eliminated.
 925 0000 80B4     		push	{r7}
 926              	.LCFI61:
 927              		.cfi_def_cfa_offset 4
 928              		.cfi_offset 7, -4
 929 0002 87B0     		sub	sp, sp, #28
 930              	.LCFI62:
 931              		.cfi_def_cfa_offset 32
 932 0004 00AF     		add	r7, sp, #0
 933              	.LCFI63:
 934              		.cfi_def_cfa_register 7
 935 0006 7860     		str	r0, [r7, #4]
 936 0008 0B46     		mov	r3, r1
 937 000a FB70     		strb	r3, [r7, #3]
 365:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     uint32_t remap1 = 0U, remap2 = 0U, temp_reg = 0U, temp_mask = 0U;
 938              		.loc 1 365 14
 939 000c 0023     		movs	r3, #0
 940 000e 3B61     		str	r3, [r7, #16]
 941              		.loc 1 365 27
 942 0010 0023     		movs	r3, #0
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s 			page 24


 943 0012 FB60     		str	r3, [r7, #12]
 944              		.loc 1 365 40
 945 0014 0023     		movs	r3, #0
 946 0016 7B61     		str	r3, [r7, #20]
 947              		.loc 1 365 55
 948 0018 0023     		movs	r3, #0
 949 001a BB60     		str	r3, [r7, #8]
 366:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** 
 367:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     if(AFIO_PCF1_FIELDS == (remap & AFIO_PCF1_FIELDS)){
 950              		.loc 1 367 25
 951 001c 7B68     		ldr	r3, [r7, #4]
 952              		.loc 1 367 7
 953 001e 002B     		cmp	r3, #0
 954 0020 03DA     		bge	.L45
 368:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         /* get AFIO_PCF1 regiter value */
 369:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         temp_reg = AFIO_PCF1;
 955              		.loc 1 369 20
 956 0022 2E4B     		ldr	r3, .L54
 957              		.loc 1 369 18
 958 0024 1B68     		ldr	r3, [r3]
 959 0026 7B61     		str	r3, [r7, #20]
 960 0028 02E0     		b	.L46
 961              	.L45:
 370:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     }else{
 371:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         /* get AFIO_PCF0 regiter value */
 372:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         temp_reg = AFIO_PCF0;
 962              		.loc 1 372 20
 963 002a 2D4B     		ldr	r3, .L54+4
 964              		.loc 1 372 18
 965 002c 1B68     		ldr	r3, [r3]
 966 002e 7B61     		str	r3, [r7, #20]
 967              	.L46:
 373:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     }
 374:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** 
 375:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     temp_mask = (remap & PCF_POSITION_MASK) >> 0x10U;
 968              		.loc 1 375 45
 969 0030 7B68     		ldr	r3, [r7, #4]
 970 0032 1B0C     		lsrs	r3, r3, #16
 971              		.loc 1 375 15
 972 0034 03F00F03 		and	r3, r3, #15
 973 0038 BB60     		str	r3, [r7, #8]
 376:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     remap1 = remap & LSB_16BIT_MASK;
 974              		.loc 1 376 12
 975 003a 7B68     		ldr	r3, [r7, #4]
 976 003c 9BB2     		uxth	r3, r3
 977 003e 3B61     		str	r3, [r7, #16]
 377:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** 
 378:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     /* judge pin remap type */
 379:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     if((PCF_LOCATION1_MASK | PCF_LOCATION2_MASK) == (remap & (PCF_LOCATION1_MASK | PCF_LOCATION2_MA
 978              		.loc 1 379 60
 979 0040 7B68     		ldr	r3, [r7, #4]
 980 0042 03F44013 		and	r3, r3, #3145728
 981              		.loc 1 379 7
 982 0046 B3F5401F 		cmp	r3, #3145728
 983 004a 0AD1     		bne	.L47
 380:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         temp_reg &= PCF_SWJCFG_MASK;
 984              		.loc 1 380 18
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s 			page 25


 985 004c 7B69     		ldr	r3, [r7, #20]
 986 004e 23F07063 		bic	r3, r3, #251658240
 987 0052 7B61     		str	r3, [r7, #20]
 381:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         AFIO_PCF0 &= PCF_SWJCFG_MASK;
 988              		.loc 1 381 9
 989 0054 224B     		ldr	r3, .L54+4
 990 0056 1B68     		ldr	r3, [r3]
 991 0058 214A     		ldr	r2, .L54+4
 992              		.loc 1 381 19
 993 005a 23F07063 		bic	r3, r3, #251658240
 994 005e 1360     		str	r3, [r2]
 995 0060 21E0     		b	.L48
 996              	.L47:
 382:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     }else if(PCF_LOCATION2_MASK == (remap & PCF_LOCATION2_MASK)){
 997              		.loc 1 382 43
 998 0062 7B68     		ldr	r3, [r7, #4]
 999 0064 03F48013 		and	r3, r3, #1048576
 1000              		.loc 1 382 13
 1001 0068 002B     		cmp	r3, #0
 1002 006a 0ED0     		beq	.L49
 383:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         remap2 = ((uint32_t)0x03U) << temp_mask;
 1003              		.loc 1 383 16
 1004 006c 0322     		movs	r2, #3
 1005 006e BB68     		ldr	r3, [r7, #8]
 1006 0070 02FA03F3 		lsl	r3, r2, r3
 1007 0074 FB60     		str	r3, [r7, #12]
 384:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         temp_reg &= ~remap2;
 1008              		.loc 1 384 21
 1009 0076 FB68     		ldr	r3, [r7, #12]
 1010 0078 DB43     		mvns	r3, r3
 1011              		.loc 1 384 18
 1012 007a 7A69     		ldr	r2, [r7, #20]
 1013 007c 1340     		ands	r3, r3, r2
 1014 007e 7B61     		str	r3, [r7, #20]
 385:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         temp_reg |= ~PCF_SWJCFG_MASK;
 1015              		.loc 1 385 18
 1016 0080 7B69     		ldr	r3, [r7, #20]
 1017 0082 43F07063 		orr	r3, r3, #251658240
 1018 0086 7B61     		str	r3, [r7, #20]
 1019 0088 0DE0     		b	.L48
 1020              	.L49:
 386:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     }else{
 387:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         temp_reg &= ~(remap1 << ((remap >> 0x15U)*0x10U));
 1021              		.loc 1 387 41
 1022 008a 7B68     		ldr	r3, [r7, #4]
 1023 008c 5B0D     		lsrs	r3, r3, #21
 1024              		.loc 1 387 50
 1025 008e 1B01     		lsls	r3, r3, #4
 1026              		.loc 1 387 30
 1027 0090 3A69     		ldr	r2, [r7, #16]
 1028 0092 02FA03F3 		lsl	r3, r2, r3
 1029              		.loc 1 387 21
 1030 0096 DB43     		mvns	r3, r3
 1031              		.loc 1 387 18
 1032 0098 7A69     		ldr	r2, [r7, #20]
 1033 009a 1340     		ands	r3, r3, r2
 1034 009c 7B61     		str	r3, [r7, #20]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s 			page 26


 388:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         temp_reg |= ~PCF_SWJCFG_MASK;
 1035              		.loc 1 388 18
 1036 009e 7B69     		ldr	r3, [r7, #20]
 1037 00a0 43F07063 		orr	r3, r3, #251658240
 1038 00a4 7B61     		str	r3, [r7, #20]
 1039              	.L48:
 389:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     }
 390:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     
 391:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     /* set pin remap value */
 392:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     if(DISABLE != newvalue){
 1040              		.loc 1 392 7
 1041 00a6 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1042 00a8 002B     		cmp	r3, #0
 1043 00aa 08D0     		beq	.L50
 393:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         temp_reg |= (remap1 << ((remap >> 0x15U)*0x10U));
 1044              		.loc 1 393 40
 1045 00ac 7B68     		ldr	r3, [r7, #4]
 1046 00ae 5B0D     		lsrs	r3, r3, #21
 1047              		.loc 1 393 49
 1048 00b0 1B01     		lsls	r3, r3, #4
 1049              		.loc 1 393 29
 1050 00b2 3A69     		ldr	r2, [r7, #16]
 1051 00b4 02FA03F3 		lsl	r3, r2, r3
 1052              		.loc 1 393 18
 1053 00b8 7A69     		ldr	r2, [r7, #20]
 1054 00ba 1343     		orrs	r3, r3, r2
 1055 00bc 7B61     		str	r3, [r7, #20]
 1056              	.L50:
 394:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     }
 395:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     
 396:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     if(AFIO_PCF1_FIELDS == (remap & AFIO_PCF1_FIELDS)){
 1057              		.loc 1 396 25
 1058 00be 7B68     		ldr	r3, [r7, #4]
 1059              		.loc 1 396 7
 1060 00c0 002B     		cmp	r3, #0
 1061 00c2 03DA     		bge	.L51
 397:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         /* set AFIO_PCF1 regiter value */
 398:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         AFIO_PCF1 = temp_reg;
 1062              		.loc 1 398 9
 1063 00c4 054A     		ldr	r2, .L54
 1064              		.loc 1 398 19
 1065 00c6 7B69     		ldr	r3, [r7, #20]
 1066 00c8 1360     		str	r3, [r2]
 399:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     }else{
 400:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         /* set AFIO_PCF0 regiter value */
 401:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         AFIO_PCF0 = temp_reg;
 402:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     }
 403:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** }
 1067              		.loc 1 403 1
 1068 00ca 02E0     		b	.L53
 1069              	.L51:
 401:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     }
 1070              		.loc 1 401 9
 1071 00cc 044A     		ldr	r2, .L54+4
 401:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     }
 1072              		.loc 1 401 19
 1073 00ce 7B69     		ldr	r3, [r7, #20]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s 			page 27


 1074 00d0 1360     		str	r3, [r2]
 1075              	.L53:
 1076              		.loc 1 403 1
 1077 00d2 00BF     		nop
 1078 00d4 1C37     		adds	r7, r7, #28
 1079              	.LCFI64:
 1080              		.cfi_def_cfa_offset 4
 1081 00d6 BD46     		mov	sp, r7
 1082              	.LCFI65:
 1083              		.cfi_def_cfa_register 13
 1084              		@ sp needed
 1085 00d8 80BC     		pop	{r7}
 1086              	.LCFI66:
 1087              		.cfi_restore 7
 1088              		.cfi_def_cfa_offset 0
 1089 00da 7047     		bx	lr
 1090              	.L55:
 1091              		.align	2
 1092              	.L54:
 1093 00dc 1C000140 		.word	1073807388
 1094 00e0 04000140 		.word	1073807364
 1095              		.cfi_endproc
 1096              	.LFE67:
 1098              		.section	.text.gpio_exti_source_select,"ax",%progbits
 1099              		.align	1
 1100              		.global	gpio_exti_source_select
 1101              		.syntax unified
 1102              		.thumb
 1103              		.thumb_func
 1105              	gpio_exti_source_select:
 1106              	.LFB68:
 404:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** 
 405:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** /*!
 406:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \brief      select GPIO pin exti sources
 407:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \param[in]  gpio_outputport: gpio event output port
 408:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_PORT_SOURCE_GPIOA: output port source A
 409:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_PORT_SOURCE_GPIOB: output port source B
 410:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_PORT_SOURCE_GPIOC: output port source C
 411:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_PORT_SOURCE_GPIOD: output port source D
 412:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_PORT_SOURCE_GPIOE: output port source E 
 413:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_PORT_SOURCE_GPIOF: output port source F
 414:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_PORT_SOURCE_GPIOG: output port source G
 415:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \param[in]  gpio_outputpin: GPIO_PIN_SOURCE_x(x=0..15)
 416:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \param[out] none
 417:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \retval     none
 418:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** */
 419:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** void gpio_exti_source_select(uint8_t output_port, uint8_t output_pin)
 420:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** {
 1107              		.loc 1 420 1
 1108              		.cfi_startproc
 1109              		@ args = 0, pretend = 0, frame = 16
 1110              		@ frame_needed = 1, uses_anonymous_args = 0
 1111              		@ link register save eliminated.
 1112 0000 80B4     		push	{r7}
 1113              	.LCFI67:
 1114              		.cfi_def_cfa_offset 4
 1115              		.cfi_offset 7, -4
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s 			page 28


 1116 0002 85B0     		sub	sp, sp, #20
 1117              	.LCFI68:
 1118              		.cfi_def_cfa_offset 24
 1119 0004 00AF     		add	r7, sp, #0
 1120              	.LCFI69:
 1121              		.cfi_def_cfa_register 7
 1122 0006 0346     		mov	r3, r0
 1123 0008 0A46     		mov	r2, r1
 1124 000a FB71     		strb	r3, [r7, #7]
 1125 000c 1346     		mov	r3, r2
 1126 000e BB71     		strb	r3, [r7, #6]
 421:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     uint32_t source = 0U;
 1127              		.loc 1 421 14
 1128 0010 0023     		movs	r3, #0
 1129 0012 FB60     		str	r3, [r7, #12]
 422:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     source = ((uint32_t)0x0FU) << (AFIO_EXTI_SOURCE_FIELDS * (output_pin & AFIO_EXTI_SOURCE_MASK));
 1130              		.loc 1 422 74
 1131 0014 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1132 0016 03F00303 		and	r3, r3, #3
 1133              		.loc 1 422 60
 1134 001a 9B00     		lsls	r3, r3, #2
 1135              		.loc 1 422 12
 1136 001c 0F22     		movs	r2, #15
 1137 001e 02FA03F3 		lsl	r3, r2, r3
 1138 0022 FB60     		str	r3, [r7, #12]
 423:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** 
 424:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     /* select EXTI sources */
 425:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     if(GPIO_PIN_SOURCE_4 > output_pin){
 1139              		.loc 1 425 7
 1140 0024 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1141 0026 032B     		cmp	r3, #3
 1142 0028 13D8     		bhi	.L57
 426:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         /* select EXTI0/EXTI1/EXTI2/EXTI3 */
 427:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         AFIO_EXTISS0 &= ~source;
 1143              		.loc 1 427 9
 1144 002a 2D4B     		ldr	r3, .L62
 1145 002c 1A68     		ldr	r2, [r3]
 1146              		.loc 1 427 25
 1147 002e FB68     		ldr	r3, [r7, #12]
 1148 0030 DB43     		mvns	r3, r3
 1149              		.loc 1 427 9
 1150 0032 2B49     		ldr	r1, .L62
 1151              		.loc 1 427 22
 1152 0034 1340     		ands	r3, r3, r2
 1153 0036 0B60     		str	r3, [r1]
 428:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         AFIO_EXTISS0 |= (((uint32_t)output_port) << (AFIO_EXTI_SOURCE_FIELDS * (output_pin & AFIO_E
 1154              		.loc 1 428 9
 1155 0038 294B     		ldr	r3, .L62
 1156 003a 1A68     		ldr	r2, [r3]
 1157              		.loc 1 428 27
 1158 003c F979     		ldrb	r1, [r7, #7]	@ zero_extendqisi2
 1159              		.loc 1 428 92
 1160 003e BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1161 0040 03F00303 		and	r3, r3, #3
 1162              		.loc 1 428 78
 1163 0044 9B00     		lsls	r3, r3, #2
 1164              		.loc 1 428 50
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s 			page 29


 1165 0046 01FA03F3 		lsl	r3, r1, r3
 1166              		.loc 1 428 9
 1167 004a 2549     		ldr	r1, .L62
 1168              		.loc 1 428 22
 1169 004c 1343     		orrs	r3, r3, r2
 1170 004e 0B60     		str	r3, [r1]
 429:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     }else if(GPIO_PIN_SOURCE_8 > output_pin){
 430:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         /* select EXTI4/EXTI5/EXTI6/EXTI7 */
 431:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         AFIO_EXTISS1 &= ~source;
 432:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         AFIO_EXTISS1 |= (((uint32_t)output_port) << (AFIO_EXTI_SOURCE_FIELDS * (output_pin & AFIO_E
 433:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     }else if(GPIO_PIN_SOURCE_12 > output_pin){
 434:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         /* select EXTI8/EXTI9/EXTI10/EXTI11 */
 435:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         AFIO_EXTISS2 &= ~source;
 436:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         AFIO_EXTISS2 |= (((uint32_t)output_port) << (AFIO_EXTI_SOURCE_FIELDS * (output_pin & AFIO_E
 437:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     }else{
 438:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         /* select EXTI12/EXTI13/EXTI14/EXTI15 */
 439:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         AFIO_EXTISS3 &= ~source;
 440:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         AFIO_EXTISS3 |= (((uint32_t)output_port) << (AFIO_EXTI_SOURCE_FIELDS * (output_pin & AFIO_E
 441:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     }
 442:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** }
 1171              		.loc 1 442 1
 1172 0050 40E0     		b	.L61
 1173              	.L57:
 429:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     }else if(GPIO_PIN_SOURCE_8 > output_pin){
 1174              		.loc 1 429 13
 1175 0052 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1176 0054 072B     		cmp	r3, #7
 1177 0056 13D8     		bhi	.L59
 431:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         AFIO_EXTISS1 |= (((uint32_t)output_port) << (AFIO_EXTI_SOURCE_FIELDS * (output_pin & AFIO_E
 1178              		.loc 1 431 9
 1179 0058 224B     		ldr	r3, .L62+4
 1180 005a 1A68     		ldr	r2, [r3]
 431:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         AFIO_EXTISS1 |= (((uint32_t)output_port) << (AFIO_EXTI_SOURCE_FIELDS * (output_pin & AFIO_E
 1181              		.loc 1 431 25
 1182 005c FB68     		ldr	r3, [r7, #12]
 1183 005e DB43     		mvns	r3, r3
 431:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         AFIO_EXTISS1 |= (((uint32_t)output_port) << (AFIO_EXTI_SOURCE_FIELDS * (output_pin & AFIO_E
 1184              		.loc 1 431 9
 1185 0060 2049     		ldr	r1, .L62+4
 431:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         AFIO_EXTISS1 |= (((uint32_t)output_port) << (AFIO_EXTI_SOURCE_FIELDS * (output_pin & AFIO_E
 1186              		.loc 1 431 22
 1187 0062 1340     		ands	r3, r3, r2
 1188 0064 0B60     		str	r3, [r1]
 432:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     }else if(GPIO_PIN_SOURCE_12 > output_pin){
 1189              		.loc 1 432 9
 1190 0066 1F4B     		ldr	r3, .L62+4
 1191 0068 1A68     		ldr	r2, [r3]
 432:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     }else if(GPIO_PIN_SOURCE_12 > output_pin){
 1192              		.loc 1 432 27
 1193 006a F979     		ldrb	r1, [r7, #7]	@ zero_extendqisi2
 432:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     }else if(GPIO_PIN_SOURCE_12 > output_pin){
 1194              		.loc 1 432 92
 1195 006c BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1196 006e 03F00303 		and	r3, r3, #3
 432:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     }else if(GPIO_PIN_SOURCE_12 > output_pin){
 1197              		.loc 1 432 78
 1198 0072 9B00     		lsls	r3, r3, #2
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s 			page 30


 432:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     }else if(GPIO_PIN_SOURCE_12 > output_pin){
 1199              		.loc 1 432 50
 1200 0074 01FA03F3 		lsl	r3, r1, r3
 432:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     }else if(GPIO_PIN_SOURCE_12 > output_pin){
 1201              		.loc 1 432 9
 1202 0078 1A49     		ldr	r1, .L62+4
 432:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     }else if(GPIO_PIN_SOURCE_12 > output_pin){
 1203              		.loc 1 432 22
 1204 007a 1343     		orrs	r3, r3, r2
 1205 007c 0B60     		str	r3, [r1]
 1206              		.loc 1 442 1
 1207 007e 29E0     		b	.L61
 1208              	.L59:
 433:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         /* select EXTI8/EXTI9/EXTI10/EXTI11 */
 1209              		.loc 1 433 13
 1210 0080 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1211 0082 0B2B     		cmp	r3, #11
 1212 0084 13D8     		bhi	.L60
 435:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         AFIO_EXTISS2 |= (((uint32_t)output_port) << (AFIO_EXTI_SOURCE_FIELDS * (output_pin & AFIO_E
 1213              		.loc 1 435 9
 1214 0086 184B     		ldr	r3, .L62+8
 1215 0088 1A68     		ldr	r2, [r3]
 435:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         AFIO_EXTISS2 |= (((uint32_t)output_port) << (AFIO_EXTI_SOURCE_FIELDS * (output_pin & AFIO_E
 1216              		.loc 1 435 25
 1217 008a FB68     		ldr	r3, [r7, #12]
 1218 008c DB43     		mvns	r3, r3
 435:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         AFIO_EXTISS2 |= (((uint32_t)output_port) << (AFIO_EXTI_SOURCE_FIELDS * (output_pin & AFIO_E
 1219              		.loc 1 435 9
 1220 008e 1649     		ldr	r1, .L62+8
 435:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         AFIO_EXTISS2 |= (((uint32_t)output_port) << (AFIO_EXTI_SOURCE_FIELDS * (output_pin & AFIO_E
 1221              		.loc 1 435 22
 1222 0090 1340     		ands	r3, r3, r2
 1223 0092 0B60     		str	r3, [r1]
 436:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     }else{
 1224              		.loc 1 436 9
 1225 0094 144B     		ldr	r3, .L62+8
 1226 0096 1A68     		ldr	r2, [r3]
 436:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     }else{
 1227              		.loc 1 436 27
 1228 0098 F979     		ldrb	r1, [r7, #7]	@ zero_extendqisi2
 436:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     }else{
 1229              		.loc 1 436 92
 1230 009a BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1231 009c 03F00303 		and	r3, r3, #3
 436:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     }else{
 1232              		.loc 1 436 78
 1233 00a0 9B00     		lsls	r3, r3, #2
 436:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     }else{
 1234              		.loc 1 436 50
 1235 00a2 01FA03F3 		lsl	r3, r1, r3
 436:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     }else{
 1236              		.loc 1 436 9
 1237 00a6 1049     		ldr	r1, .L62+8
 436:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     }else{
 1238              		.loc 1 436 22
 1239 00a8 1343     		orrs	r3, r3, r2
 1240 00aa 0B60     		str	r3, [r1]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s 			page 31


 1241              		.loc 1 442 1
 1242 00ac 12E0     		b	.L61
 1243              	.L60:
 439:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         AFIO_EXTISS3 |= (((uint32_t)output_port) << (AFIO_EXTI_SOURCE_FIELDS * (output_pin & AFIO_E
 1244              		.loc 1 439 9
 1245 00ae 0F4B     		ldr	r3, .L62+12
 1246 00b0 1A68     		ldr	r2, [r3]
 439:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         AFIO_EXTISS3 |= (((uint32_t)output_port) << (AFIO_EXTI_SOURCE_FIELDS * (output_pin & AFIO_E
 1247              		.loc 1 439 25
 1248 00b2 FB68     		ldr	r3, [r7, #12]
 1249 00b4 DB43     		mvns	r3, r3
 439:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         AFIO_EXTISS3 |= (((uint32_t)output_port) << (AFIO_EXTI_SOURCE_FIELDS * (output_pin & AFIO_E
 1250              		.loc 1 439 9
 1251 00b6 0D49     		ldr	r1, .L62+12
 439:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****         AFIO_EXTISS3 |= (((uint32_t)output_port) << (AFIO_EXTI_SOURCE_FIELDS * (output_pin & AFIO_E
 1252              		.loc 1 439 22
 1253 00b8 1340     		ands	r3, r3, r2
 1254 00ba 0B60     		str	r3, [r1]
 440:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     }
 1255              		.loc 1 440 9
 1256 00bc 0B4B     		ldr	r3, .L62+12
 1257 00be 1A68     		ldr	r2, [r3]
 440:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     }
 1258              		.loc 1 440 27
 1259 00c0 F979     		ldrb	r1, [r7, #7]	@ zero_extendqisi2
 440:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     }
 1260              		.loc 1 440 92
 1261 00c2 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1262 00c4 03F00303 		and	r3, r3, #3
 440:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     }
 1263              		.loc 1 440 78
 1264 00c8 9B00     		lsls	r3, r3, #2
 440:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     }
 1265              		.loc 1 440 50
 1266 00ca 01FA03F3 		lsl	r3, r1, r3
 440:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     }
 1267              		.loc 1 440 9
 1268 00ce 0749     		ldr	r1, .L62+12
 440:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     }
 1269              		.loc 1 440 22
 1270 00d0 1343     		orrs	r3, r3, r2
 1271 00d2 0B60     		str	r3, [r1]
 1272              	.L61:
 1273              		.loc 1 442 1
 1274 00d4 00BF     		nop
 1275 00d6 1437     		adds	r7, r7, #20
 1276              	.LCFI70:
 1277              		.cfi_def_cfa_offset 4
 1278 00d8 BD46     		mov	sp, r7
 1279              	.LCFI71:
 1280              		.cfi_def_cfa_register 13
 1281              		@ sp needed
 1282 00da 80BC     		pop	{r7}
 1283              	.LCFI72:
 1284              		.cfi_restore 7
 1285              		.cfi_def_cfa_offset 0
 1286 00dc 7047     		bx	lr
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s 			page 32


 1287              	.L63:
 1288 00de 00BF     		.align	2
 1289              	.L62:
 1290 00e0 08000140 		.word	1073807368
 1291 00e4 0C000140 		.word	1073807372
 1292 00e8 10000140 		.word	1073807376
 1293 00ec 14000140 		.word	1073807380
 1294              		.cfi_endproc
 1295              	.LFE68:
 1297              		.section	.text.gpio_event_output_config,"ax",%progbits
 1298              		.align	1
 1299              		.global	gpio_event_output_config
 1300              		.syntax unified
 1301              		.thumb
 1302              		.thumb_func
 1304              	gpio_event_output_config:
 1305              	.LFB69:
 443:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** 
 444:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** /*!
 445:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \brief      configure GPIO pin event output
 446:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \param[in]  output_port: gpio event output port
 447:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****                 only one parameter can be selected which are shown as below:
 448:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_EVENT_PORT_GPIOA: event output port A
 449:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_EVENT_PORT_GPIOB: event output port B
 450:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_EVENT_PORT_GPIOC: event output port C
 451:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_EVENT_PORT_GPIOD: event output port D
 452:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_EVENT_PORT_GPIOE: event output port E
 453:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_EVENT_PORT_GPIOE: event output port F
 454:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_EVENT_PORT_GPIOE: event output port G
 455:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \param[in]  output_pin:
 456:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****                 only one parameter can be selected which are shown as below:
 457:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_EVENT_PIN_x(x=0..15)
 458:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \param[out] none
 459:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \retval     none
 460:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** */
 461:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** void gpio_event_output_config(uint8_t output_port, uint8_t output_pin)
 462:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** {
 1306              		.loc 1 462 1
 1307              		.cfi_startproc
 1308              		@ args = 0, pretend = 0, frame = 16
 1309              		@ frame_needed = 1, uses_anonymous_args = 0
 1310              		@ link register save eliminated.
 1311 0000 80B4     		push	{r7}
 1312              	.LCFI73:
 1313              		.cfi_def_cfa_offset 4
 1314              		.cfi_offset 7, -4
 1315 0002 85B0     		sub	sp, sp, #20
 1316              	.LCFI74:
 1317              		.cfi_def_cfa_offset 24
 1318 0004 00AF     		add	r7, sp, #0
 1319              	.LCFI75:
 1320              		.cfi_def_cfa_register 7
 1321 0006 0346     		mov	r3, r0
 1322 0008 0A46     		mov	r2, r1
 1323 000a FB71     		strb	r3, [r7, #7]
 1324 000c 1346     		mov	r3, r2
 1325 000e BB71     		strb	r3, [r7, #6]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s 			page 33


 463:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     uint32_t reg = 0U;
 1326              		.loc 1 463 14
 1327 0010 0023     		movs	r3, #0
 1328 0012 FB60     		str	r3, [r7, #12]
 464:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     reg = AFIO_EC;
 1329              		.loc 1 464 11
 1330 0014 0B4B     		ldr	r3, .L65
 1331              		.loc 1 464 9
 1332 0016 1B68     		ldr	r3, [r3]
 1333 0018 FB60     		str	r3, [r7, #12]
 465:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     
 466:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     /* clear AFIO_EC_PORT and AFIO_EC_PIN bits */
 467:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     reg &= (uint32_t)(~(AFIO_EC_PORT|AFIO_EC_PIN));
 1334              		.loc 1 467 9
 1335 001a FB68     		ldr	r3, [r7, #12]
 1336 001c 23F07F03 		bic	r3, r3, #127
 1337 0020 FB60     		str	r3, [r7, #12]
 468:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     
 469:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     reg |= (uint32_t)((uint32_t)output_port << GPIO_OUTPUT_PORT_OFFSET);
 1338              		.loc 1 469 23
 1339 0022 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1340              		.loc 1 469 12
 1341 0024 1B01     		lsls	r3, r3, #4
 1342              		.loc 1 469 9
 1343 0026 FA68     		ldr	r2, [r7, #12]
 1344 0028 1343     		orrs	r3, r3, r2
 1345 002a FB60     		str	r3, [r7, #12]
 470:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     reg |= (uint32_t)output_pin;
 1346              		.loc 1 470 12
 1347 002c BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1348              		.loc 1 470 9
 1349 002e FA68     		ldr	r2, [r7, #12]
 1350 0030 1343     		orrs	r3, r3, r2
 1351 0032 FB60     		str	r3, [r7, #12]
 471:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     
 472:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     AFIO_EC = reg;
 1352              		.loc 1 472 5
 1353 0034 034A     		ldr	r2, .L65
 1354              		.loc 1 472 13
 1355 0036 FB68     		ldr	r3, [r7, #12]
 1356 0038 1360     		str	r3, [r2]
 473:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** }
 1357              		.loc 1 473 1
 1358 003a 00BF     		nop
 1359 003c 1437     		adds	r7, r7, #20
 1360              	.LCFI76:
 1361              		.cfi_def_cfa_offset 4
 1362 003e BD46     		mov	sp, r7
 1363              	.LCFI77:
 1364              		.cfi_def_cfa_register 13
 1365              		@ sp needed
 1366 0040 80BC     		pop	{r7}
 1367              	.LCFI78:
 1368              		.cfi_restore 7
 1369              		.cfi_def_cfa_offset 0
 1370 0042 7047     		bx	lr
 1371              	.L66:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s 			page 34


 1372              		.align	2
 1373              	.L65:
 1374 0044 00000140 		.word	1073807360
 1375              		.cfi_endproc
 1376              	.LFE69:
 1378              		.section	.text.gpio_event_output_enable,"ax",%progbits
 1379              		.align	1
 1380              		.global	gpio_event_output_enable
 1381              		.syntax unified
 1382              		.thumb
 1383              		.thumb_func
 1385              	gpio_event_output_enable:
 1386              	.LFB70:
 474:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** 
 475:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** /*!
 476:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \brief      enable GPIO pin event output
 477:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \param[in]  none
 478:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \param[out] none
 479:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \retval     none
 480:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** */
 481:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** void gpio_event_output_enable(void)
 482:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** {
 1387              		.loc 1 482 1
 1388              		.cfi_startproc
 1389              		@ args = 0, pretend = 0, frame = 0
 1390              		@ frame_needed = 1, uses_anonymous_args = 0
 1391              		@ link register save eliminated.
 1392 0000 80B4     		push	{r7}
 1393              	.LCFI79:
 1394              		.cfi_def_cfa_offset 4
 1395              		.cfi_offset 7, -4
 1396 0002 00AF     		add	r7, sp, #0
 1397              	.LCFI80:
 1398              		.cfi_def_cfa_register 7
 483:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     AFIO_EC |= AFIO_EC_EOE;
 1399              		.loc 1 483 5
 1400 0004 044B     		ldr	r3, .L68
 1401 0006 1B68     		ldr	r3, [r3]
 1402 0008 034A     		ldr	r2, .L68
 1403              		.loc 1 483 13
 1404 000a 43F08003 		orr	r3, r3, #128
 1405 000e 1360     		str	r3, [r2]
 484:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** }
 1406              		.loc 1 484 1
 1407 0010 00BF     		nop
 1408 0012 BD46     		mov	sp, r7
 1409              	.LCFI81:
 1410              		.cfi_def_cfa_register 13
 1411              		@ sp needed
 1412 0014 80BC     		pop	{r7}
 1413              	.LCFI82:
 1414              		.cfi_restore 7
 1415              		.cfi_def_cfa_offset 0
 1416 0016 7047     		bx	lr
 1417              	.L69:
 1418              		.align	2
 1419              	.L68:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s 			page 35


 1420 0018 00000140 		.word	1073807360
 1421              		.cfi_endproc
 1422              	.LFE70:
 1424              		.section	.text.gpio_event_output_disable,"ax",%progbits
 1425              		.align	1
 1426              		.global	gpio_event_output_disable
 1427              		.syntax unified
 1428              		.thumb
 1429              		.thumb_func
 1431              	gpio_event_output_disable:
 1432              	.LFB71:
 485:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** 
 486:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** /*!
 487:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \brief      disable GPIO pin event output
 488:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \param[in]  none
 489:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \param[out] none
 490:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \retval     none
 491:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** */
 492:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** void gpio_event_output_disable(void)
 493:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** {
 1433              		.loc 1 493 1
 1434              		.cfi_startproc
 1435              		@ args = 0, pretend = 0, frame = 0
 1436              		@ frame_needed = 1, uses_anonymous_args = 0
 1437              		@ link register save eliminated.
 1438 0000 80B4     		push	{r7}
 1439              	.LCFI83:
 1440              		.cfi_def_cfa_offset 4
 1441              		.cfi_offset 7, -4
 1442 0002 00AF     		add	r7, sp, #0
 1443              	.LCFI84:
 1444              		.cfi_def_cfa_register 7
 494:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     AFIO_EC &= (uint32_t)(~AFIO_EC_EOE);
 1445              		.loc 1 494 5
 1446 0004 044B     		ldr	r3, .L71
 1447 0006 1B68     		ldr	r3, [r3]
 1448 0008 034A     		ldr	r2, .L71
 1449              		.loc 1 494 13
 1450 000a 23F08003 		bic	r3, r3, #128
 1451 000e 1360     		str	r3, [r2]
 495:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** }
 1452              		.loc 1 495 1
 1453 0010 00BF     		nop
 1454 0012 BD46     		mov	sp, r7
 1455              	.LCFI85:
 1456              		.cfi_def_cfa_register 13
 1457              		@ sp needed
 1458 0014 80BC     		pop	{r7}
 1459              	.LCFI86:
 1460              		.cfi_restore 7
 1461              		.cfi_def_cfa_offset 0
 1462 0016 7047     		bx	lr
 1463              	.L72:
 1464              		.align	2
 1465              	.L71:
 1466 0018 00000140 		.word	1073807360
 1467              		.cfi_endproc
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s 			page 36


 1468              	.LFE71:
 1470              		.section	.text.gpio_pin_lock,"ax",%progbits
 1471              		.align	1
 1472              		.global	gpio_pin_lock
 1473              		.syntax unified
 1474              		.thumb
 1475              		.thumb_func
 1477              	gpio_pin_lock:
 1478              	.LFB72:
 496:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** 
 497:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** /*!
 498:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \brief      lock GPIO pin
 499:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \param[in]  gpio_periph: GPIOx(x = A,B,C,D,E,F,G) 
 500:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \param[in]  pin: GPIO pin
 501:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****                 one or more parameters can be selected which are shown as below:
 502:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****       \arg        GPIO_PIN_x(x=0..15), GPIO_PIN_ALL
 503:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \param[out] none
 504:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     \retval     none
 505:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** */
 506:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** void gpio_pin_lock(uint32_t gpio_periph, uint32_t pin)
 507:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** {
 1479              		.loc 1 507 1
 1480              		.cfi_startproc
 1481              		@ args = 0, pretend = 0, frame = 16
 1482              		@ frame_needed = 1, uses_anonymous_args = 0
 1483              		@ link register save eliminated.
 1484 0000 80B4     		push	{r7}
 1485              	.LCFI87:
 1486              		.cfi_def_cfa_offset 4
 1487              		.cfi_offset 7, -4
 1488 0002 85B0     		sub	sp, sp, #20
 1489              	.LCFI88:
 1490              		.cfi_def_cfa_offset 24
 1491 0004 00AF     		add	r7, sp, #0
 1492              	.LCFI89:
 1493              		.cfi_def_cfa_register 7
 1494 0006 7860     		str	r0, [r7, #4]
 1495 0008 3960     		str	r1, [r7]
 508:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     uint32_t lock = 0x00010000U;
 1496              		.loc 1 508 14
 1497 000a 4FF48033 		mov	r3, #65536
 1498 000e FB60     		str	r3, [r7, #12]
 509:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     lock |= pin;
 1499              		.loc 1 509 10
 1500 0010 FA68     		ldr	r2, [r7, #12]
 1501 0012 3B68     		ldr	r3, [r7]
 1502 0014 1343     		orrs	r3, r3, r2
 1503 0016 FB60     		str	r3, [r7, #12]
 510:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** 
 511:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     /* lock key writing sequence: write 1 -> write 0 -> write 1 -> read 0 -> read 1 */
 512:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     GPIO_LOCK(gpio_periph) = (uint32_t)lock;
 1504              		.loc 1 512 5
 1505 0018 7B68     		ldr	r3, [r7, #4]
 1506 001a 1833     		adds	r3, r3, #24
 1507 001c 1A46     		mov	r2, r3
 1508              		.loc 1 512 28
 1509 001e FB68     		ldr	r3, [r7, #12]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s 			page 37


 1510 0020 1360     		str	r3, [r2]
 513:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     GPIO_LOCK(gpio_periph) = (uint32_t)pin;
 1511              		.loc 1 513 5
 1512 0022 7B68     		ldr	r3, [r7, #4]
 1513 0024 1833     		adds	r3, r3, #24
 1514 0026 1A46     		mov	r2, r3
 1515              		.loc 1 513 28
 1516 0028 3B68     		ldr	r3, [r7]
 1517 002a 1360     		str	r3, [r2]
 514:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     GPIO_LOCK(gpio_periph) = (uint32_t)lock;
 1518              		.loc 1 514 5
 1519 002c 7B68     		ldr	r3, [r7, #4]
 1520 002e 1833     		adds	r3, r3, #24
 1521 0030 1A46     		mov	r2, r3
 1522              		.loc 1 514 28
 1523 0032 FB68     		ldr	r3, [r7, #12]
 1524 0034 1360     		str	r3, [r2]
 515:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     lock = GPIO_LOCK(gpio_periph);
 1525              		.loc 1 515 12
 1526 0036 7B68     		ldr	r3, [r7, #4]
 1527 0038 1833     		adds	r3, r3, #24
 1528              		.loc 1 515 10
 1529 003a 1B68     		ldr	r3, [r3]
 1530 003c FB60     		str	r3, [r7, #12]
 516:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c ****     lock = GPIO_LOCK(gpio_periph);
 1531              		.loc 1 516 12
 1532 003e 7B68     		ldr	r3, [r7, #4]
 1533 0040 1833     		adds	r3, r3, #24
 1534              		.loc 1 516 10
 1535 0042 1B68     		ldr	r3, [r3]
 1536 0044 FB60     		str	r3, [r7, #12]
 517:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_gpio.c **** }
 1537              		.loc 1 517 1
 1538 0046 00BF     		nop
 1539 0048 1437     		adds	r7, r7, #20
 1540              	.LCFI90:
 1541              		.cfi_def_cfa_offset 4
 1542 004a BD46     		mov	sp, r7
 1543              	.LCFI91:
 1544              		.cfi_def_cfa_register 13
 1545              		@ sp needed
 1546 004c 80BC     		pop	{r7}
 1547              	.LCFI92:
 1548              		.cfi_restore 7
 1549              		.cfi_def_cfa_offset 0
 1550 004e 7047     		bx	lr
 1551              		.cfi_endproc
 1552              	.LFE72:
 1554              		.text
 1555              	.Letext0:
 1556              		.file 2 "C:/arm-toolchain/14.3/arm-none-eabi/include/machine/_default_types.h"
 1557              		.file 3 "C:/arm-toolchain/14.3/arm-none-eabi/include/sys/_stdint.h"
 1558              		.file 4 "./Firmware/CMSIS/GD/GD32F10x/Include/gd32f10x.h"
 1559              		.file 5 "./Firmware/GD32F10x_standard_peripheral/Include/gd32f10x_rcu.h"
 1560              		.file 6 "./Firmware/GD32F10x_standard_peripheral/Include/gd32f10x_gpio.h"
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s 			page 38


DEFINED SYMBOLS
                            *ABS*:00000000 gd32f10x_gpio.c
C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s:19     .text.gpio_deinit:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s:25     .text.gpio_deinit:00000000 gpio_deinit
C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s:174    .text.gpio_deinit:000000f4 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s:185    .text.gpio_afio_deinit:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s:191    .text.gpio_afio_deinit:00000000 gpio_afio_deinit
C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s:218    .text.gpio_init:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s:224    .text.gpio_init:00000000 gpio_init
C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s:477    .text.gpio_bit_set:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s:483    .text.gpio_bit_set:00000000 gpio_bit_set
C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s:527    .text.gpio_bit_reset:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s:533    .text.gpio_bit_reset:00000000 gpio_bit_reset
C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s:577    .text.gpio_bit_write:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s:583    .text.gpio_bit_write:00000000 gpio_bit_write
C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s:644    .text.gpio_port_write:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s:650    .text.gpio_port_write:00000000 gpio_port_write
C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s:696    .text.gpio_input_bit_get:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s:702    .text.gpio_input_bit_get:00000000 gpio_input_bit_get
C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s:756    .text.gpio_input_port_get:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s:762    .text.gpio_input_port_get:00000000 gpio_input_port_get
C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s:804    .text.gpio_output_bit_get:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s:810    .text.gpio_output_bit_get:00000000 gpio_output_bit_get
C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s:864    .text.gpio_output_port_get:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s:870    .text.gpio_output_port_get:00000000 gpio_output_port_get
C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s:912    .text.gpio_pin_remap_config:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s:918    .text.gpio_pin_remap_config:00000000 gpio_pin_remap_config
C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s:1093   .text.gpio_pin_remap_config:000000dc $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s:1099   .text.gpio_exti_source_select:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s:1105   .text.gpio_exti_source_select:00000000 gpio_exti_source_select
C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s:1290   .text.gpio_exti_source_select:000000e0 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s:1298   .text.gpio_event_output_config:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s:1304   .text.gpio_event_output_config:00000000 gpio_event_output_config
C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s:1374   .text.gpio_event_output_config:00000044 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s:1379   .text.gpio_event_output_enable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s:1385   .text.gpio_event_output_enable:00000000 gpio_event_output_enable
C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s:1420   .text.gpio_event_output_enable:00000018 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s:1425   .text.gpio_event_output_disable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s:1431   .text.gpio_event_output_disable:00000000 gpio_event_output_disable
C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s:1466   .text.gpio_event_output_disable:00000018 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s:1471   .text.gpio_pin_lock:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccrfyO3v.s:1477   .text.gpio_pin_lock:00000000 gpio_pin_lock

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
