/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [5:0] _01_;
  wire [8:0] _02_;
  wire [14:0] _03_;
  reg [9:0] _04_;
  wire [3:0] _05_;
  reg [6:0] _06_;
  wire [6:0] _07_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire [14:0] celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [9:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [16:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [37:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [21:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [9:0] celloutsig_0_33z;
  wire [7:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [17:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [5:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire [2:0] celloutsig_0_54z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire [20:0] celloutsig_0_61z;
  wire [3:0] celloutsig_0_64z;
  wire [7:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_70z;
  wire celloutsig_0_73z;
  wire [7:0] celloutsig_0_75z;
  wire celloutsig_0_76z;
  wire celloutsig_0_7z;
  wire [41:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [4:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_35z = !(celloutsig_0_15z[4] ? celloutsig_0_10z[5] : celloutsig_0_13z);
  assign celloutsig_0_2z = !(in_data[80] ? celloutsig_0_1z[7] : celloutsig_0_1z[5]);
  assign celloutsig_0_47z = ~((celloutsig_0_38z | celloutsig_0_11z) & (celloutsig_0_41z | celloutsig_0_23z[12]));
  assign celloutsig_1_18z = ~((celloutsig_1_0z[0] | celloutsig_1_6z) & (celloutsig_1_7z[6] | celloutsig_1_12z));
  assign celloutsig_0_43z = celloutsig_0_8z[7] | celloutsig_0_21z;
  assign celloutsig_0_58z = celloutsig_0_11z | celloutsig_0_52z;
  assign celloutsig_0_7z = in_data[19] | celloutsig_0_5z;
  assign celloutsig_1_5z = celloutsig_1_4z[5] | celloutsig_1_3z;
  assign celloutsig_1_6z = celloutsig_1_5z | celloutsig_1_0z[1];
  assign celloutsig_0_12z = celloutsig_0_8z[37] | celloutsig_0_9z;
  assign celloutsig_0_19z = celloutsig_0_7z | celloutsig_0_15z[4];
  assign celloutsig_0_50z = celloutsig_0_47z ^ _00_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _04_ <= 10'h000;
    else _04_ <= { celloutsig_0_1z[9:1], celloutsig_0_2z };
  reg [14:0] _21_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _21_ <= 15'h0000;
    else _21_ <= celloutsig_0_23z[14:0];
  assign { _03_[14], _00_, _03_[12:0] } = _21_;
  reg [3:0] _22_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _22_ <= 4'h0;
    else _22_ <= celloutsig_0_15z[3:0];
  assign _02_[5:2] = _22_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _06_ <= 7'h00;
    else _06_ <= { celloutsig_0_1z[5:0], celloutsig_0_5z };
  reg [6:0] _24_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _24_ <= 7'h00;
    else _24_ <= celloutsig_0_23z[11:5];
  assign { _05_[3], _07_[5:0] } = _24_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 6'h00;
    else _01_ <= celloutsig_0_10z;
  assign celloutsig_0_64z = { _02_[5:3], celloutsig_0_32z } / { 1'h1, _07_[2:1], celloutsig_0_43z };
  assign celloutsig_0_4z = _04_[7:4] >= { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_3z = { in_data[120:115], celloutsig_1_2z } >= { in_data[135], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_13z = { in_data[159:145], celloutsig_1_8z } >= { celloutsig_1_7z[7:2], celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_0_9z = { celloutsig_0_8z[14:13], in_data[46], celloutsig_0_8z[11:7], celloutsig_0_7z } >= { _04_[9:3], celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_1_8z = { celloutsig_1_7z[6:3], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_1z } <= { celloutsig_1_0z[2:0], celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_0_52z = ! celloutsig_0_31z[17:5];
  assign celloutsig_0_13z = celloutsig_0_6z[5:1] || _04_[5:1];
  assign celloutsig_0_51z = celloutsig_0_42z[3:0] < _04_[5:2];
  assign celloutsig_0_14z = { _04_[9:3], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_6z[7:1], 1'h0, celloutsig_0_4z, celloutsig_0_0z } < { celloutsig_0_8z[36:26], celloutsig_0_13z, _04_, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_12z };
  assign celloutsig_0_22z = celloutsig_0_18z[2:0] < celloutsig_0_18z[4:2];
  assign celloutsig_1_15z = celloutsig_1_13z & ~(celloutsig_1_0z[3]);
  assign celloutsig_0_70z = celloutsig_0_27z[33:28] % { 1'h1, celloutsig_0_9z, celloutsig_0_50z, celloutsig_0_59z, celloutsig_0_36z, celloutsig_0_13z };
  assign celloutsig_1_4z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } % { 1'h1, in_data[130], celloutsig_1_0z };
  assign celloutsig_0_17z = { celloutsig_0_6z[7:5], celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_4z } % { 1'h1, in_data[47:43], celloutsig_0_7z, celloutsig_0_6z[7:1], 1'h0 };
  assign celloutsig_0_75z = celloutsig_0_21z ? in_data[92:85] : { celloutsig_0_70z[3:2], celloutsig_0_58z, celloutsig_0_73z, celloutsig_0_64z };
  assign celloutsig_0_33z = - celloutsig_0_1z;
  assign celloutsig_1_2z = - { celloutsig_1_0z[3:1], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_0z = ~ in_data[149:146];
  assign celloutsig_0_36z = & { celloutsig_0_32z, in_data[53:50] };
  assign celloutsig_0_59z = & { celloutsig_0_54z[1], celloutsig_0_25z, celloutsig_0_15z, celloutsig_0_11z };
  assign celloutsig_1_1z = & celloutsig_1_0z[3:1];
  assign celloutsig_1_19z = & { celloutsig_1_17z[3:0], celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_21z = & { _02_[5:2], celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_0_73z = | celloutsig_0_31z[14:4];
  assign celloutsig_0_0z = in_data[71] & in_data[17];
  assign celloutsig_0_38z = celloutsig_0_34z[6] & celloutsig_0_35z;
  assign celloutsig_0_5z = celloutsig_0_2z & celloutsig_0_1z[0];
  assign celloutsig_0_57z = celloutsig_0_54z[1] & celloutsig_0_2z;
  assign celloutsig_0_28z = celloutsig_0_13z & celloutsig_0_12z;
  assign celloutsig_1_10z = | in_data[162:154];
  assign celloutsig_0_40z = { celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_4z } >> { celloutsig_0_23z, celloutsig_0_19z };
  assign celloutsig_0_1z = in_data[76:67] >> { in_data[35:30], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_15z = { celloutsig_0_6z[5:2], celloutsig_0_9z, celloutsig_0_4z } >> { celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_11z };
  assign celloutsig_0_34z = { celloutsig_0_33z[5:0], celloutsig_0_2z, celloutsig_0_0z } <<< _04_[8:1];
  assign celloutsig_1_17z = { celloutsig_1_7z[3:0], celloutsig_1_15z } <<< { celloutsig_1_0z[2:1], celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_3z };
  assign celloutsig_0_54z = celloutsig_0_40z[17:15] - { _04_[5:4], celloutsig_0_0z };
  assign celloutsig_0_10z = { celloutsig_0_8z[40:37], celloutsig_0_5z, celloutsig_0_2z } - in_data[89:84];
  assign celloutsig_0_23z = { celloutsig_0_15z, _04_, celloutsig_0_12z } - { celloutsig_0_15z[5], celloutsig_0_7z, celloutsig_0_19z, celloutsig_0_21z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_14z };
  assign celloutsig_0_31z = { celloutsig_0_18z[1:0], celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_28z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_17z } ^ { celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_10z, _02_[5:2], _02_[5:2] };
  assign celloutsig_0_42z = { _01_[3:0], celloutsig_0_19z, celloutsig_0_32z } ^ { _05_[3], _07_[5:3], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_61z = { celloutsig_0_57z, _03_[14], _00_, _03_[12:0], _02_[5:2], celloutsig_0_25z } ^ in_data[25:5];
  assign celloutsig_1_7z = { celloutsig_1_2z[5], celloutsig_1_2z } ^ { in_data[129:126], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_18z = _04_[4:0] ^ { celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_27z = { in_data[36:21], celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_19z, _06_, celloutsig_0_15z, celloutsig_0_22z } ^ { celloutsig_0_8z[39:13], in_data[46], celloutsig_0_8z[11:2] };
  assign celloutsig_1_11z = ~((celloutsig_1_4z[1] & celloutsig_1_4z[2]) | celloutsig_1_1z);
  assign celloutsig_0_32z = ~((celloutsig_0_8z[5] & in_data[38]) | (celloutsig_0_18z[3] & celloutsig_0_27z[5]));
  assign celloutsig_0_41z = ~((celloutsig_0_6z[6] & celloutsig_0_23z[16]) | (celloutsig_0_18z[3] & celloutsig_0_7z));
  assign celloutsig_0_76z = ~((celloutsig_0_33z[9] & celloutsig_0_38z) | (celloutsig_0_51z & celloutsig_0_61z[9]));
  assign celloutsig_1_12z = ~((celloutsig_1_2z[1] & celloutsig_1_11z) | (celloutsig_1_5z & celloutsig_1_10z));
  assign celloutsig_0_11z = ~((celloutsig_0_5z & celloutsig_0_0z) | (in_data[11] & celloutsig_0_10z[4]));
  assign celloutsig_0_25z = ~((celloutsig_0_11z & celloutsig_0_10z[5]) | (celloutsig_0_5z & celloutsig_0_9z));
  assign { celloutsig_0_6z[1], celloutsig_0_6z[7:2] } = { celloutsig_0_5z, _04_[8:3] } ^ { celloutsig_0_0z, _04_[9:6], celloutsig_0_0z, celloutsig_0_5z };
  assign { celloutsig_0_8z[0], celloutsig_0_8z[2], celloutsig_0_8z[41:13], celloutsig_0_8z[11:3], celloutsig_0_8z[1] } = { celloutsig_0_5z, celloutsig_0_4z, in_data[75:47], in_data[45:37], celloutsig_0_0z } ^ { _04_[0], _04_[2], _04_, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_6z[7:1], celloutsig_0_7z, celloutsig_0_7z, _04_[9:3], _04_[1] };
  assign { _02_[8:6], _02_[1:0] } = { celloutsig_0_18z[4:2], celloutsig_0_5z, celloutsig_0_13z };
  assign _03_[13] = _00_;
  assign { _05_[2], _05_[0] } = { celloutsig_0_2z, celloutsig_0_59z };
  assign _07_[6] = _05_[3];
  assign celloutsig_0_6z[0] = 1'h0;
  assign celloutsig_0_8z[12] = in_data[46];
  assign { out_data[128], out_data[96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_75z, celloutsig_0_76z };
endmodule
