Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: controller.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "controller.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "controller"
Output Format                      : NGC
Target Device                      : xc3s50-4-pq208

---- Source Options
Top Module Name                    : controller
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/Academic/VHDL projects/basic_CPU/utilities1.vhd" in Library work.
Architecture utilities1 of Entity utilities1 is up to date.
Compiling vhdl file "E:/Academic/VHDL projects/basic_CPU/controller.vhd" in Library work.
Entity <controller> compiled.
Entity <controller> (Architecture <procedural>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <controller> in library <work> (architecture <procedural>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <controller> in library <work> (Architecture <procedural>).
INFO:Xst:1561 - "E:/Academic/VHDL projects/basic_CPU/controller.vhd" line 80: Mux is complete : default of case is discarded
WARNING:Xst:819 - "E:/Academic/VHDL projects/basic_CPU/controller.vhd" line 31: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <op_code>
INFO:Xst:2679 - Register <ld_ac> in unit <controller> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pass> in unit <controller> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ld_pc> in unit <controller> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <controller> analyzed. Unit <controller> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <controller>.
    Related source file is "E:/Academic/VHDL projects/basic_CPU/controller.vhd".
    Found finite state machine <FSM_0> for signal <present_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | reset                                          |
    | Power Up State     | reset                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <controller> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <present_state/FSM> on signal <present_state[1:4]> with one-hot encoding.
---------------------
 State   | Encoding
---------------------
 reset   | 0001
 fetch   | 0010
 decode  | 0100
 execute | 1000
---------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <controller> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block controller, actual ratio is 0.
FlipFlop present_state_FSM_FFd4 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 5
 Flip-Flops                                            : 5

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : controller.ngr
Top Level Output File Name         : controller
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 18

Cell Usage :
# BELS                             : 7
#      GND                         : 1
#      LUT2                        : 2
#      LUT3                        : 2
#      LUT4                        : 1
#      VCC                         : 1
# FlipFlops/Latches                : 5
#      FDR                         : 2
#      FDRS                        : 1
#      FDS                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 3
#      OBUF                        : 14
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50pq208-4 

 Number of Slices:                        3  out of    768     0%  
 Number of Slice Flip Flops:              4  out of   1536     0%  
 Number of 4 input LUTs:                  5  out of   1536     0%  
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of    124    14%  
    IOB Flip Flops:                       1
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 5     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 2.749ns (Maximum Frequency: 363.769MHz)
   Minimum input arrival time before clock: 2.768ns
   Maximum output required time after clock: 9.058ns
   Maximum combinational path delay: 9.149ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.749ns (frequency: 363.769MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               2.749ns (Levels of Logic = 0)
  Source:            present_state_FSM_FFd1 (FF)
  Destination:       present_state_FSM_FFd3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: present_state_FSM_FFd1 to present_state_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.720   1.003  present_state_FSM_FFd1 (present_state_FSM_FFd1)
     FDRS:S                    1.026          present_state_FSM_FFd3
    ----------------------------------------
    Total                      2.749ns (1.746ns logic, 1.003ns route)
                                       (63.5% logic, 36.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              2.768ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       present_state_FSM_FFd4 (FF)
  Destination Clock: clk rising

  Data Path: rst to present_state_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.821   0.921  rst_IBUF (rst_IBUF)
     FDS:S                     1.026          present_state_FSM_FFd4
    ----------------------------------------
    Total                      2.768ns (1.847ns logic, 0.921ns route)
                                       (66.7% logic, 33.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 13 / 11
-------------------------------------------------------------------------
Offset:              9.058ns (Levels of Logic = 2)
  Source:            present_state_FSM_FFd1 (FF)
  Destination:       alu_on_dbus (PAD)
  Source Clock:      clk rising

  Data Path: present_state_FSM_FFd1 to alu_on_dbus
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.720   1.342  present_state_FSM_FFd1 (present_state_FSM_FFd1)
     LUT2:I0->O            1   0.551   0.801  alu_on_dbus1 (alu_on_dbus_OBUF)
     OBUF:I->O                 5.644          alu_on_dbus_OBUF (alu_on_dbus)
    ----------------------------------------
    Total                      9.058ns (6.915ns logic, 2.143ns route)
                                       (76.3% logic, 23.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 12 / 7
-------------------------------------------------------------------------
Delay:               9.149ns (Levels of Logic = 3)
  Source:            op_code<0> (PAD)
  Destination:       dbus_on_data (PAD)

  Data Path: op_code<0> to dbus_on_data
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.821   1.256  op_code_0_IBUF (op_code_0_IBUF)
     LUT3:I0->O            2   0.551   0.877  wr_mem1 (wr_mem_OBUF)
     OBUF:I->O                 5.644          dbus_on_data_OBUF (dbus_on_data)
    ----------------------------------------
    Total                      9.149ns (7.016ns logic, 2.133ns route)
                                       (76.7% logic, 23.3% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.05 secs
 
--> 

Total memory usage is 204024 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    4 (   0 filtered)

