<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>axis_readout_v1</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>m0_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m0_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m0_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m0_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m1_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m1_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m1_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m1_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axi</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="s_axi"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axi_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.ASSOCIATED_BUSIF">s_axi</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.ASSOCIATED_RESET">s_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axi_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_BUSIF">m0_axis:m1_axis:s_axis</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_RESET">aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>s_axi</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="user" spirit:minimum="4096" spirit:rangeType="long">64</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="user">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>axis_readout_v1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_fir_compiler_7_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_dds_compiler_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f74e8136</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>axis_readout_v1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_fir_compiler_7_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_dds_compiler_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f74e8136</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f92e9879</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m0_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m0_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m0_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">255</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m1_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m1_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m1_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/fir_compiler_0/fir_compiler_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dds_compiler_0/dds_compiler_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/down_conversion.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/down_conversion_fir.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/readout_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ctrl.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axi_slv.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fir.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axis_readout_v1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_795757c0</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_fir_compiler_7_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xsi:type="xilinx:componentRefType" xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fir_compiler" xilinx:version="7.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_dds_compiler_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="dds_compiler" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/fir_compiler_0/fir_compiler_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dds_compiler_0/dds_compiler_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/down_conversion.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/down_conversion_fir.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/readout_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ctrl.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axi_slv.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fir.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axis_readout_v1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_fir_compiler_7_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fir_compiler" xilinx:version="7.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_dds_compiler_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="dds_compiler" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/axis_readout_v1_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f92e9879</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>AXIS Readout V1 block with digital down-conversion, filtering and 8x decimation.</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">axis_readout_v1_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>AXIS Readout V1</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>9</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-07-09T15:22:25Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ac1a6eb_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@744e558e_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35e6218c_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c2f3bf8_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37459d37_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d412048_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63400de_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78d92a5f_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dd339fd_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11ae8e40_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25631d5d_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50919241_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45a72093_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@763f434f_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3db2c0df_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20bb9a75_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a6acfdf_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7979e6e5_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fb86cb2_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49e75da1_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@201745ab_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22beb0d2_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@445abc3f_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@110cf1f6_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76d92013_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6445c19e_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@576e6c7d_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69b60122_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cc92e96_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34e96153_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d3422d4_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a1ddce5_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34ecab40_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b10964c_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66dca836_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a54b924_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ea0485b_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38f252c0_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@121f7505_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46bc4afd_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50a2e2ef_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a402cc7_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f446e30_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bc6bac5_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16cb475f_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@190be768_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68e92126_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2870ab29_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37d371b0_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bea4373_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1285557_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@418f77f2_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41c05555_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c8e3af3_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70edaaf0_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f5ae7d9_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b502846_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26995e5e_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e8a3dba_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68726012_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62f783cc_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@123a8b5a_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@379b927e_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d465b72_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ad494e5_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59cf12e6_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37ac0c6a_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@313d1694_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a2e99ef_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28155344_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@250ceff7_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7acfbc85_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bcae85a_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fb7cbd_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b45a8ae_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1942706a_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f019df1_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4097ea76_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47ff3fd6_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@573fa6d8_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1894c991_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1148ffe0_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c5faeed_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56f0df32_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57f249d8_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c5cc944_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4864b3c5_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b012d80_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d341809_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66f7667f_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@443b7c4c_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b4f88d1_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37509f94_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59f3a0e7_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50c629c0_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f5dd04d_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7acdf69a_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31794b51_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c22d95b_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37171554_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76a04cdb_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@407916e5_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@403038fb_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ea18b55_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dd2ceda_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cb5c87d_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f9f77ca_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77f7abd4_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bf9cee0_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f15f976_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4005e01c_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6581ca19_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c2036a1_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f2104d_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36fcbdd6_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7082164f_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1752a3e1_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17df21ff_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a2f084c_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@796c2174_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a1c862d_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5993ab02_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e8ddc21_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@652128a5_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79034d44_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@434ca7f0_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a19a98f_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a1e8f38_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4252a286_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3758d4ab_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d65bfe4_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25dc3de4_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bd8127c_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34d52596_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7924b586_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23036f3e_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1aa8ee9_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48a9d884_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49db2aeb_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36f1907e_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e5905dc_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@774d92f4_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@585c57b1_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26eec8a2_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ccb2a32_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b157583_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ff2b971_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@558911ef_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@246478cd_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c723612_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8b335df_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a80b82f_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44813d5f_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ee6be7e_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ec4e9d7_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@483b1f92_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f02fb29_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2799f093_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ec95656_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dd727ec_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34de021e_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b180911_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36d66ebc_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24b41e17_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@312507f8_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56fac221_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9866f5d_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@620ecffb_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6221d240_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5056faeb_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46207711_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bb53214_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ec777d8_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67475a26_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@902a6f7_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77ea70b5_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dcffba8_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@422c9044_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eba53fe_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@df0c76d_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@643d23eb_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cf63d6a_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f74c40d_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a84e2a6_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4db186b4_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_readout_v1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b917cb5_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_readout_v1</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="ed43d500"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="769c350d"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="94e9eb13"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="1a5415bc"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="580ba3be"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
