// SPDX-License-Identifier: GPL-2.0+ or X11
/*
 * Copyright (C) 2023 Technologic Systems, Inc. dba embeddedTS
 */

#include <dt-bindings/input/input.h>
#include <dt-bindings/leds/common.h>
#include "imx6ul.dtsi"

/ {
	chosen {
		stdout-path = &uart1;
	};

	memory {
		/* Set by u-boot */
		reg = <0x80000000 0>;
	};

	leds {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_cpu_leds>;
		compatible = "gpio-leds";

		led-0 {
			color = <LED_COLOR_ID_GREEN>;
			function = LED_FUNCTION_POWER;
			gpios = <&gpio1 19 GPIO_ACTIVE_LOW>;
			default-state = "on";
		};

		led-1 {
			color = <LED_COLOR_ID_RED>;
			function = LED_FUNCTION_STATUS;
			gpios = <&gpio1 18 GPIO_ACTIVE_LOW>;
			default-state = "off";
		};
	};

	reg_3v3: rev_3v3 {
		compatible = "regulator-fixed";
		regulator-name = "3V3";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
	};

	reg_lcdif_enable: en-lcdif {
		compatible = "regulator-fixed";
		regulator-name = "LCDIF_EN";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		gpio = <&gpio8 1 GPIO_ACTIVE_HIGH>;
		enable-active-high;
		regulator-boot-on;
		regulator-always-on;
	};

	vref_adc_2v5: adc {
		compatible = "regulator-fixed";
		regulator-name = "ADC_VREF";
		regulator-min-microvolt = <2500000>;
		regulator-max-microvolt = <2500000>;
		regulator-boot-on;
		regulator-always-on;
	};

	panel {
		label = "st7789v";
		compatible = "panel-dpi";
		panel-timing {
			clock-frequency = <7000000>;
			hactive = <240>;
			vactive = <320>;
			hfront-porch = <38>;
			hback-porch = <10>;
			hsync-len = <10>;
			vback-porch = <4>;
			vfront-porch = <8>;
			vsync-len = <4>;
			hsync-active = <0>;
			vsync-active = <0>;
			de-active = <1>;
		};

		port {
			panel_in: endpoint {
				remote-endpoint = <&display_out>;
			};
		};
	};
};

&adc1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_adc1>;
	vref-supply = <&vref_adc_2v5>;
	status = "okay";
};

&can2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan2>;
	status = "okay";
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet1>;
	phy-mode = "rmii";
	phy-handle = <&ethphy0>;
	phy-supply = <&reg_3v3>;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@0 {
			clocks = <&clks IMX6UL_CLK_ENET_REF>;
			clock-names = "rmii-ref";
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <2>;
		};

		ethphy1: ethernet-phy@1 {
			clocks = <&clks IMX6UL_CLK_ENET_REF>;
			clock-names = "rmii-ref";
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <1>;
		};
	};
};

&fec2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet2>;
	phy-mode = "rmii";
	phy-handle = <&ethphy1>;
	phy-supply = <&reg_3v3>;
	status = "okay";
};

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c1>;
	pinctrl-1 = <&pinctrl_i2c1_gpio>;
	scl-gpios = <&gpio1 2 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	sda-gpios = <&gpio1 3 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	status = "okay";

	st_magn: magnetometer@1e {
		compatible = "st,lis2mdl";
		reg = <0x1e>;
		st,drdy-int-pin = <1>;
	};

	m41t00s: rtc@68 {
		compatible = "m41t00";
		reg = <0x68>;
	};

	ism330: gyro@6a {
		compatible = "st,ism330dlc";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ism330>;
		reg = <0x6a>;
		interrupt-parent = <&gpio5>;
		interrupts = <2 IRQ_TYPE_LEVEL_HIGH>;
	};
};

&iomuxc {
	imx6ul-ts7100 {
		pinctrl_cpu_leds: cpuledgrp {
			fsl,pins = <
				/* Red LED */
				MX6UL_PAD_UART1_CTS_B__GPIO1_IO18	0x1b020
				/* Green LED */
				MX6UL_PAD_UART1_RTS_B__GPIO1_IO19	0x1b020
			>;
		};

		pinctrl_enet1: enet1grp {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO07__ENET1_MDC		0x1b0b0
				MX6UL_PAD_GPIO1_IO06__ENET1_MDIO	0x1b0b0
				MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN	0x1b0b0
				MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER	0x1b0b0
				MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00	0x1b0b0
				MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01	0x1b0b0
				MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN	0x1b0b0
				MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00	0x1b0b0
				MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01	0x1b0b0
				MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1	0x4001b031
			>;
		};

		pinctrl_enet2: enet2grp {
			fsl,pins = <
				MX6UL_PAD_ENET2_RX_EN__ENET2_RX_EN	0x1b0b0
				MX6UL_PAD_ENET2_RX_ER__ENET2_RX_ER	0x1b0b0
				MX6UL_PAD_ENET2_RX_DATA0__ENET2_RDATA00	0x1b0b0
				MX6UL_PAD_ENET2_RX_DATA1__ENET2_RDATA01	0x1b0b0
				MX6UL_PAD_ENET2_TX_EN__ENET2_TX_EN	0x1b0b0
				MX6UL_PAD_ENET2_TX_DATA0__ENET2_TDATA00	0x1b0b0
				MX6UL_PAD_ENET2_TX_DATA1__ENET2_TDATA01	0x1b0b0
				MX6UL_PAD_ENET2_TX_CLK__ENET2_REF_CLK2	0x4001b031
			>;
		};

		pinctrl_flexcan2: flexcan2grp {
			fsl,pins = <
				MX6UL_PAD_UART2_CTS_B__FLEXCAN2_TX	0x1b020
				MX6UL_PAD_UART2_RTS_B__FLEXCAN2_RX	0x1b020
			>;
		};

		pinctrl_ism330: ism330grp {
			fsl,pins = <
				MX6UL_PAD_SNVS_TAMPER2__GPIO5_IO02	0x1b020
			>;
		};

		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO02__I2C1_SCL        0x4001a8b0
				MX6UL_PAD_GPIO1_IO03__I2C1_SDA        0x4001a8b0
			>;
		};

		pinctrl_i2c1_gpio: i2c1grpgpio {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO02__GPIO1_IO02      0x4001a8b0
				MX6UL_PAD_GPIO1_IO03__GPIO1_IO03      0x4001a8b0
			>;
		};

		pinctrl_lcd_ctrl: lcd_ctrl {
			fsl,pins = <
				/*
				 * All pins are: Hyst., 100k PU, Med. speed,
				 * High DSE, Fast SR.
				 */
				MX6UL_PAD_LCD_DATA02__LCDIF_DATA02	0x1b0b9
				MX6UL_PAD_LCD_DATA03__LCDIF_DATA03	0x1b0b9
				MX6UL_PAD_LCD_DATA04__LCDIF_DATA04	0x1b0b9
				MX6UL_PAD_LCD_DATA05__LCDIF_DATA05	0x1b0b9
				MX6UL_PAD_LCD_DATA06__LCDIF_DATA06	0x1b0b9
				MX6UL_PAD_LCD_DATA07__LCDIF_DATA07	0x1b0b9
				MX6UL_PAD_LCD_DATA10__LCDIF_DATA10	0x1b0b9
				MX6UL_PAD_LCD_DATA11__LCDIF_DATA11	0x1b0b9
				MX6UL_PAD_LCD_DATA12__LCDIF_DATA12	0x1b0b9
				MX6UL_PAD_LCD_DATA13__LCDIF_DATA13	0x1b0b9
				MX6UL_PAD_LCD_DATA14__LCDIF_DATA14	0x1b0b9
				MX6UL_PAD_LCD_DATA15__LCDIF_DATA15	0x1b0b9
				MX6UL_PAD_LCD_DATA18__LCDIF_DATA18	0x1b0b9
				MX6UL_PAD_LCD_DATA19__LCDIF_DATA19	0x1b0b9
				MX6UL_PAD_LCD_DATA20__LCDIF_DATA20	0x1b0b9
				MX6UL_PAD_LCD_DATA21__LCDIF_DATA21	0x1b0b9
				MX6UL_PAD_LCD_DATA22__LCDIF_DATA22	0x1b0b9
				MX6UL_PAD_LCD_DATA23__LCDIF_DATA23	0x1b0b9

				MX6UL_PAD_LCD_CLK__LCDIF_CLK		0x1b0b9
				MX6UL_PAD_LCD_ENABLE__LCDIF_ENABLE	0x1b0b9
				MX6UL_PAD_LCD_HSYNC__LCDIF_HSYNC	0x1b0b9
				MX6UL_PAD_LCD_VSYNC__LCDIF_VSYNC	0x1b0b9
			>;
		};

		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX	0x1b0b1
				MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX	0x1b0b1
			>;
		};

		pinctrl_uart7: uart7grp {
			fsl,pins = <
				MX6UL_PAD_LCD_DATA17__UART7_DCE_RX	0x1b0b1
				MX6UL_PAD_LCD_DATA16__UART7_DCE_TX	0x1b0b1
			>;
		};

		pinctrl_usdhc1: usdhc1grp {
			fsl,pins = <
				MX6UL_PAD_SD1_CMD__USDHC1_CMD		0x17059
				MX6UL_PAD_SD1_CLK__USDHC1_CLK		0x10071
				MX6UL_PAD_SD1_DATA0__USDHC1_DATA0	0x17059
				MX6UL_PAD_SD1_DATA1__USDHC1_DATA1	0x17059
				MX6UL_PAD_SD1_DATA2__USDHC1_DATA2	0x17059
				MX6UL_PAD_SD1_DATA3__USDHC1_DATA3	0x17059
			>;
		};

		pinctrl_weim_fpga: weimfpgagrp {
			fsl,pins = <
				MX6UL_PAD_CSI_MCLK__GPIO4_IO17		0xb029
				MX6UL_PAD_CSI_PIXCLK__EIM_OE		0x1b029
				MX6UL_PAD_CSI_VSYNC__EIM_RW		0x1b029
				MX6UL_PAD_CSI_HSYNC__EIM_LBA_B		0x1b029
				MX6UL_PAD_NAND_ALE__GPIO4_IO10		0x1b029
				MX6UL_PAD_NAND_DQS__EIM_WAIT		0x1b029
				MX6UL_PAD_NAND_WP_B__EIM_BCLK		0x1b029
				MX6UL_PAD_NAND_DATA07__EIM_AD15		0x1b029
				MX6UL_PAD_NAND_DATA06__EIM_AD14		0x1b029
				MX6UL_PAD_NAND_DATA05__EIM_AD13		0x1b029
				MX6UL_PAD_NAND_DATA04__EIM_AD12		0x1b029
				MX6UL_PAD_NAND_DATA03__EIM_AD11		0x1b029
				MX6UL_PAD_NAND_DATA02__EIM_AD10		0x1b029
				MX6UL_PAD_NAND_DATA01__EIM_AD09		0x1b029
				MX6UL_PAD_NAND_DATA00__EIM_AD08		0x1b029
				MX6UL_PAD_CSI_DATA07__EIM_AD07		0x1b029
				MX6UL_PAD_CSI_DATA06__EIM_AD06		0x1b029
				MX6UL_PAD_CSI_DATA05__EIM_AD05		0x1b029
				MX6UL_PAD_CSI_DATA04__EIM_AD04		0x1b029
				MX6UL_PAD_CSI_DATA03__EIM_AD03		0x1b029
				MX6UL_PAD_CSI_DATA02__EIM_AD02		0x1b029
				MX6UL_PAD_CSI_DATA01__EIM_AD01		0x1b029
				MX6UL_PAD_CSI_DATA00__EIM_AD00		0x1b029
				/* FPGA IRQ */
				MX6UL_PAD_SNVS_TAMPER1__GPIO5_IO01	0x1b029
			>;
		};

		pinctrl_wdog: wdoggrp {
			fsl,pins = <
				MX6UL_PAD_LCD_RESET__WDOG1_WDOG_ANY    0x30b0
			>;
		};
	};
};

&lcdif {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lcd_ctrl>;
	lcd-supply = <&reg_lcdif_enable>;
	status = "okay";

	port {
		display_out: endpoint {
			remote-endpoint = <&panel_in>;
		};
	};
};

&snvs_rtc {
	status = "disabled";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&uart7 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart7>;
	status = "okay";
};

&usdhc1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc1>;
	no-1-8-v;
	disable-wp;
	broken-cd = <1>;
	bus-width = <4>;
	status = "okay";
};

&wdog1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_wdog>;
	status = "okay";
	fsl,ext-reset-output;
};

&weim {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_weim_fpga>;
	clocks = <&clks IMX6UL_CLK_EIM>, <&clks IMX6UL_CLK_EIM_SLOW_SEL>;
	ranges = <0 0 0x50000000 0x08000000>;
	status = "okay";

	#address-cells = <2>;
	#size-cells = <1>;

	fpga: fpgabus@50000000 {
		compatible = "simple-bus";
		reg = <0 0x50000000 0x00010000>;
		#address-cells = <1>;
		#size-cells = <1>;
		ranges = <0 0 0 0x10000>;

		fsl,weim-cs-timing = <
			0x0161030F	// EIM_CSnGCR1 @ 0x021b8000
			0x00000000	// EIM_CSnGCR2 @ 0x021b8004
			0x03000000	// EIM_CSnRCR1 @ 0x021b8008
			0x00000000	// EIM_CSnRCR2 @ 0x021b800c
			0x01000000	// EIM_CSnWCR1 @ 0x021b8010
			0		// EIM_CSnWCR2 @ 0x021b8014
		>;

		fpga_clk_weim_bclk: fpga_clk_weim_bclk {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <49500000>;
		};

		syscon: syscon@50004000 {
			compatible = "simple-bus";
			#address-cells = <0x2>;
			#size-cells = <0x1>;
			reg = <0x4000 0x58>;
			ranges = <0 0 0x4000 0x58>;

			gpio6: gpio@50004010 {
				compatible = "technologic,ts71xxweim-gpio";
				reg = <0 0x10 0x08>;
				gpio-controller;
				#gpio-cells = <2>;
				interrupt-controller;
				#interrupt-cells = <1>;
			};

			gpio7: gpio@50004040 {
				compatible = "technologic,ts71xxweim-gpio";
				reg = <0 0x40 0x08>;
				gpio-controller;
				#gpio-cells = <2>;
				interrupt-controller;
				#interrupt-cells = <1>;
			};

			gpio8: gpio@50004050 {
				compatible = "technologic,ts71xxweim-gpio";
				reg = <0 0x50 0x08>;
				gpio-controller;
				#gpio-cells = <2>;
				interrupt-controller;
				#interrupt-cells = <1>;
			};

			fpga_intc: interrupt-controller@50004024 {
				compatible = "technologic,ts71xxweim-intc";

				interrupt-controller;
				#interrupt-cells = <1>;
				reg = <0 0x00 0x50>;

				interrupt-parent = <&gpio5>;
				interrupts = <1 IRQ_TYPE_LEVEL_HIGH>;
			};
		};

		fpga_uart0: serial@50000000 {
			compatible = "ns16550a";
			device_type = "serial";
			current-speed = <115200>;
			reg-shift = <1>;
			reg-io-width = <1>;
			reg = <0 16>;
			clock-frequency = <1843200>;
			interrupt-parent = <&fpga_intc>;
			interrupts = <0>;
		};

		opencores_spi0: spi@50000100 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "opencores,spi-oc";
			reg = <0x100 32>;
			interrupt-parent = <&fpga_intc>;
			interrupts = <9>;
			clocks = <&fpga_clk_weim_bclk>;
			clock-names = "spi-oc-clk";
			opencores-spi,idx = <0>;
			opencores-spi,num-chipselects = <2>;

			spifram: eeprom@0 {
				compatible = "atmel,at25";
				reg = <0>;
				spi-max-frequency = <20000000>;
				size = <0x800>;
				address-width = <16>;
				pagesize = <64>;
			};

			spisplash: spi@1 {
				compatible = "jedec,spi-nor";
				reg = <1>;
				spi-max-frequency = <20000000>;
			};
		};

		opencores_spi1: spi@50000120 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "opencores,spi-oc";
			reg = <0x120 32>;
			interrupt-parent = <&fpga_intc>;
			interrupts = <10>;
			clocks = <&fpga_clk_weim_bclk>;
			clock-names = "spi-oc-clk";
			opencores-spi,idx = <1>;
			opencores-spi,num-chipselects = <1>;

			/* Touch screen SPI interface */
			touch_spi: touch_spi@0 {
				reg = <0>;
				compatible = "ti,tsc2046";
				spi-max-frequency = <1000000>;
				interrupt-parent = <&fpga_intc>;
				interrupts = <16>;
				pendown-gpio = <&gpio8 0 GPIO_ACTIVE_HIGH>;

				ti,vref-mv = /bits/ 16 <3300>;
				ti,keep-vref-on;
				ti,settle-delay-usec = /bits/ 16 <5000>;
				ti,vref-delay-usecs = /bits/ 16 <0>;
				ti,x-plate-ohms = /bits/ 16 <292>;
				ti,y-plate-ohms = /bits/ 16 <584>;
				ti,pressure-min = /bits/ 16 <300>;
				linux,wakeup;
			};
		};
	 };
};
