

================================================================
== Synthesis Summary Report of 'hls_linear_combination'
================================================================
+ General Information: 
    * Date:           Sun May 22 18:24:08 2022
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
    * Project:        hls_linear_combination
    * Solution:       good (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------+------+-------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |          Modules         | Issue|       | Latency | Latency | Iteration|         | Trip |          |      |    |           |           |     |
    |          & Loops         | Type | Slack | (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +--------------------------+------+-------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ hls_linear_combination  |     -|  -2.26|        -|        -|         -|        -|     -|        no|     -|   -|  2754 (2%)|  2090 (3%)|    -|
    | o LOOP_LC1               |     -|  -7.30|        -|        -|         1|        1|     -|       yes|     -|   -|          -|          -|    -|
    | o LOOP_LC2               |     -|  -7.30|       96|  960.000|        38|        1|    60|       yes|     -|   -|          -|          -|    -|
    +--------------------------+------+-------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+

