
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.041412                       # Number of seconds simulated
sim_ticks                                 41411746500                       # Number of ticks simulated
final_tick                               3423375485500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 207979                       # Simulator instruction rate (inst/s)
host_op_rate                                   215312                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               10319101                       # Simulator tick rate (ticks/s)
host_mem_usage                                 980584                       # Number of bytes of host memory used
host_seconds                                  4013.12                       # Real time elapsed on the host
sim_insts                                   834643861                       # Number of instructions simulated
sim_ops                                     864071102                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.dtb.walker        22784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.itb.walker         3584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.inst        73344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       848256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.dtb.walker        31232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.itb.walker          960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        12928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data      1296448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.dtb.walker         6656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.itb.walker          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       707392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.dtb.walker        20672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.itb.walker         1856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        54464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       876032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.dtb.walker        26624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.itb.walker          704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.inst        46528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data       801728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.dtb.walker         9280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.itb.walker         2880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst       305600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data      1019840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.dtb.walker         4992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.itb.walker          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst        15872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data       652992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.dtb.walker         5440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.itb.walker          320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.inst         5568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.data       808064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher      9313728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.itb.walker          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.inst            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16987968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        73344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        12928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        54464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus4.inst        46528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst       305600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst        15872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus7.inst         5568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        523776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      6614528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6614528                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.dtb.walker          356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.itb.walker           56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         1146                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data        13254                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.dtb.walker          488                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.itb.walker           15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          202                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data        20257                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.dtb.walker          104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.itb.walker            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst          136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data        11053                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.dtb.walker          323                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.itb.walker           29                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          851                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data        13688                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.dtb.walker          416                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.itb.walker           11                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.inst          727                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data        12527                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.dtb.walker          145                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.itb.walker           45                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst         4775                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data        15935                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.dtb.walker           78                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.itb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst          248                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data        10203                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.dtb.walker           85                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.itb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.inst           87                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.data        12626                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher       145527                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.itb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.inst               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              265437                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        103352                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             103352                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.dtb.walker       550182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.itb.walker        86545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.inst      1771092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     20483464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.dtb.walker       754182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.itb.walker        23182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst       312182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     31306286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.dtb.walker       160727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.itb.walker        10818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst       210182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     17081917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.dtb.walker       499182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.itb.walker        44818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      1315182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     21154191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.dtb.walker       642909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.itb.walker        17000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.inst      1123546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data     19359918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.dtb.walker       224091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.itb.walker        69545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst      7379549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data     24626829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.dtb.walker       120546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.itb.walker         9273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst       383273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data     15768280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.dtb.walker       131364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.itb.walker         7727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.inst       134455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.data     19512918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher     224905463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.itb.walker         3091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.inst              6182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data              4636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst              4636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data              3091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst              4636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data              4636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst              3091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data              6182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             410220999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      1771092                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst       312182                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst       210182                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      1315182                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus4.inst      1123546                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst      7379549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst       383273                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus7.inst       134455                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst         6182                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst         4636                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst         4636                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst         3091                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         12648006                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       159725888                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            159725888                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       159725888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.dtb.walker       550182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.itb.walker        86545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      1771092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     20483464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.dtb.walker       754182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.itb.walker        23182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst       312182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     31306286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.dtb.walker       160727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.itb.walker        10818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst       210182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     17081917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.dtb.walker       499182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.itb.walker        44818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      1315182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     21154191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.dtb.walker       642909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.itb.walker        17000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.inst      1123546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data     19359918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.dtb.walker       224091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.itb.walker        69545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst      7379549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data     24626829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.dtb.walker       120546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.itb.walker         9273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst       383273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data     15768280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.dtb.walker       131364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.itb.walker         7727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.inst       134455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.data     19512918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher    224905463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.itb.walker         3091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst             6182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data             4636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst             4636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data             3091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst             4636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data             4636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst             3091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data             6182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            569946887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      265412                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     103352                       # Number of write requests accepted
system.mem_ctrls.readBursts                    265412                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   103352                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               16981376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4992                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6612864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16986368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6614528                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     78                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         1997                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             17565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6202                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   41411695500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                265412                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               103352                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   43181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   31894                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   24276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   20744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   20041                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   20337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   18983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   17919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   16380                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   13957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  10918                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   9390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   6159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   4424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   3718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   3013                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      7                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       173054                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    136.334416                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    96.241241                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   167.537953                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       118894     68.70%     68.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        29523     17.06%     85.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        12160      7.03%     92.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3407      1.97%     94.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2990      1.73%     96.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2094      1.21%     97.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1301      0.75%     98.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          778      0.45%     98.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1907      1.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       173054                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6318                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      41.991453                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     34.605483                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    237.947171                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         6317     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6318                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6318                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.354226                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.321673                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.187719                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5497     87.01%     87.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               67      1.06%     88.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              456      7.22%     95.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              154      2.44%     97.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               67      1.06%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               34      0.54%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               16      0.25%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               12      0.19%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.05%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                7      0.11%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::61                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6318                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  15317335382                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             20292347882                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1326670000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     57728.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                76478.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       410.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       159.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    410.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    159.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.76                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   185536                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   10062                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 9.74                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     112298.64                       # Average gap between requests
system.mem_ctrls.pageHitRate                    53.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    16752963764                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      1382680000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     23272271736                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0               665665560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1               642562200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0               363210375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1               350604375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0             1059294600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1             1010100000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0             333084960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1             336467520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0          2704522080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1          2704522080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         12913217190                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         12756276810                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0         13517139000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1         13654806000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0           31556133765                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1           31455338985                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           762.086704                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           759.652490                       # Core power per rank (mW)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq             460112                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            460111                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               226                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              226                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           144265                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           297874                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           12065                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          5065                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          17130                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           39                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           39                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           126533                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          126533                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        42848                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        80429                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side         3061                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side        30030                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         6765                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       112376                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb.walker.dma::system.l2.cpu_side         1089                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side        45145                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         6078                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        62392                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side          898                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side        28726                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        18888                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        78703                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side         1645                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side        35892                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side        17308                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side        69497                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb.walker.dma::system.l2.cpu_side         1498                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side        38327                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side       193924                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       160552                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side         6555                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side        25674                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side         7910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side        66346                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb.walker.dma::system.l2.cpu_side          867                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb.walker.dma::system.l2.cpu_side        34086                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side         6534                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side        73223                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb.walker.dma::system.l2.cpu_side          784                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side        36106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1294156                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1371136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      2838558                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side         5648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side        58700                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       216448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      4166172                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb.walker.dma::system.l2.cpu_side         2164                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side        90008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       194496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      2296984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side         1784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side        57192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       604416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      2881188                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side         3268                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side        71424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       553856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side      2470444                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb.walker.dma::system.l2.cpu_side         2240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side        74880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side      6205568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side      6003428                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side         9376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side        39572                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side       253120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side      2253232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb.walker.dma::system.l2.cpu_side         1724                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb.walker.dma::system.l2.cpu_side        67968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       209088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side      2530472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb.walker.dma::system.l2.cpu_side         1560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side        71984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               35608098                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          356074                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          1118099                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean           47.266411                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.442082                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47                820225     73.36%     73.36% # Request fanout histogram
system.tol2bus.snoop_fanout::48                297874     26.64%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             48                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1118099                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          595845604                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             9499                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          32327064                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          51336544                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           1660230                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy          15515693                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           5132349                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          69474855                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy            553238                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy          22894799                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          4623096                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy         39289540                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy           456743                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy         14593671                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy         14325269                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy         49545582                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy           834238                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy         18226650                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy         13119314                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy         44683475                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy           942237                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy         19776190                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy        146278714                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy         98751013                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer32.occupancy          4224483                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.occupancy         15829181                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer36.occupancy          6002084                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer37.occupancy         43703314                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer38.occupancy           438493                       # Layer occupancy (ticks)
system.tol2bus.respLayer38.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer39.occupancy         17280373                       # Layer occupancy (ticks)
system.tol2bus.respLayer39.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer42.occupancy          4956829                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer43.occupancy         47880754                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer44.occupancy           398491                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.occupancy         18272674                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.membus.trans_dist::ReadReq              209404                       # Transaction distribution
system.membus.trans_dist::ReadResp             209403                       # Transaction distribution
system.membus.trans_dist::WriteReq                226                       # Transaction distribution
system.membus.trans_dist::WriteResp               226                       # Transaction distribution
system.membus.trans_dist::Writeback            103352                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            11972                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4981                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            1997                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             56409                       # Transaction distribution
system.membus.trans_dist::ReadExResp            56269                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          150                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio          772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       653318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       654240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 654240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          150                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         1544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     23602496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     23604190                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23604190                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            15097                       # Total snoops (count)
system.membus.snoop_fanout::samples            385887                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  385887    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              385887                       # Request fanout histogram
system.membus.reqLayer0.occupancy              154498                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              641478                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy          1262604802                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               3.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2417294694                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              5.8                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       24637754                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     15925409                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       573190                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups      9086934                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        8590611                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    94.538059                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS        3748217                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect        53334                       # Number of incorrect RAS predictions.
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits             5907615                       # DTB read hits
system.switch_cpus0.dtb.read_misses              6711                       # DTB read misses
system.switch_cpus0.dtb.write_hits            3166129                       # DTB write hits
system.switch_cpus0.dtb.write_misses             7597                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                  23                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva             322                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries             888                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults               10                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults           772                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults               26                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses         5914326                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses        3173726                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                  9073744                       # DTB hits
system.switch_cpus0.dtb.misses                  14308                       # DTB misses
system.switch_cpus0.dtb.accesses              9088052                       # DTB accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.inst_hits            43946256                       # ITB inst hits
system.switch_cpus0.itb.inst_misses               907                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                  23                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva             322                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries             545                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults              337                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses        43947163                       # ITB inst accesses
system.switch_cpus0.itb.hits                 43946256                       # DTB hits
system.switch_cpus0.itb.misses                    907                       # DTB misses
system.switch_cpus0.itb.accesses             43947163                       # DTB accesses
system.switch_cpus0.numCycles                79757382                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles       876291                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             144335435                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           24637754                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12338828                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             77952431                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1153548                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles             16456                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles         4039                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles        28864                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles        40622                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles         2505                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines         43945803                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes         5963                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes            301                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     79497982                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.884786                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.048501                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         5597071      7.04%      7.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1        32014324     40.27%     47.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         7837424      9.86%     57.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3        34049163     42.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     79497982                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.308909                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.809681                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         6134279                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     11763578                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         54718323                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles      6311986                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        569809                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4423552                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         7133                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     141115269                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts      2621460                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        569809                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        11067551                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2643570                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1202834                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         55985102                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      8029109                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     138527601                       # Number of instructions processed by rename
system.switch_cpus0.rename.SquashedInsts      1225568                       # Number of squashed instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents      1976911                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       2858352                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents          8250                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents        810366                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands    189898341                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    642395195                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    191566781                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups          640                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps    171416288                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        18482008                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37110                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        34270                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         12037358                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      6270712                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4021289                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       708230                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       695805                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137239911                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded       118111                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127919412                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued      1460638                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     13047485                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     46768032                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        14452                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     79497982                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.609090                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     0.815880                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     10256919     12.90%     12.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17105604     21.52%     34.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     45787546     57.60%     92.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6153233      7.74%     99.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       194383      0.24%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5          297      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     79497982                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu       38469210     91.56%     91.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            25      0.00%     91.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     91.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     91.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     91.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     91.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     91.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     91.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     91.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     91.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     91.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     91.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     91.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     91.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     91.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     91.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     91.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     91.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     91.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     91.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     91.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     91.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     91.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     91.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     91.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     91.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     91.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     91.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       2322269      5.53%     97.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      1224402      2.91%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            7      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117391882     91.77%     91.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       931217      0.73%     92.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     92.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     92.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     92.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     92.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     92.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     92.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     92.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     92.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     92.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     92.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     92.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     92.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     92.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     92.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     92.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     92.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     92.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     92.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     92.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     92.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     92.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     92.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     92.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc           91      0.00%     92.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     92.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     92.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     92.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      6400138      5.00%     97.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      3196077      2.50%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127919412                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.603857                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt           42015906                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.328456                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    378811355                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    150405578                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    127229928                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads         1994                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes          688                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses          656                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     169933996                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses           1315                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       641077                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       679185                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          487                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          765                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       867642                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads       215506                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        19802                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        569809                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1524247                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        74639                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137358793                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      6270712                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4021289                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        66876                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4554                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        67101                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          765                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       457137                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       201987                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       659124                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127558704                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      6258138                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       346401                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  771                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             9431945                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20908296                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           3173807                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.599334                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             127246247                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            127230584                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         99713936                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        271137234                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.595220                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.367762                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts     11914747                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls       103659                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       566225                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     77797633                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.597645                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.276922                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     12469472     16.03%     16.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     29743112     38.23%     54.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     22010851     28.29%     82.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      8066671     10.37%     92.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3601374      4.63%     97.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       687072      0.88%     98.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       600255      0.77%     99.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        64790      0.08%     99.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       554036      0.71%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     77797633                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    120275088                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     124293031                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               8745174                       # Number of memory references committed
system.switch_cpus0.commit.loads              5591527                       # Number of loads committed
system.switch_cpus0.commit.membars              48838                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          20492463                       # Number of branches committed
system.switch_cpus0.commit.fp_insts               656                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        111686682                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      3226054                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu    114619867     92.22%     92.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult       927899      0.75%     92.96% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     92.96% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     92.96% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     92.96% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     92.96% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     92.96% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     92.96% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     92.96% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     92.96% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     92.96% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     92.96% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     92.96% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     92.96% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     92.96% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     92.96% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     92.96% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     92.96% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     92.96% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     92.96% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     92.96% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     92.96% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     92.96% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     92.96% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     92.96% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc           91      0.00%     92.96% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     92.96% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     92.96% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     92.96% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead      5591527      4.50%     97.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite      3153647      2.54%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total    124293031                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events       554036                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           213426604                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          274115760                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4543                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 259400                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles             3066090                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts          120274832                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            124292775                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.663126                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.663126                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.508009                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.508009                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       162549621                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       88920930                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads              608                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes             224                       # number of floating regfile writes
system.switch_cpus0.cc_regfile_reads        400287285                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        86319421                       # number of cc regfile writes
system.switch_cpus0.misc_regfile_reads      142780250                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         59351                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups       25436709                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     16471540                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       638735                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups      9762765                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits        8968136                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    91.860615                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS        3880721                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect        78709                       # Number of incorrect RAS predictions.
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits             6499800                       # DTB read hits
system.switch_cpus1.dtb.read_misses              7885                       # DTB read misses
system.switch_cpus1.dtb.write_hits            3311789                       # DTB write hits
system.switch_cpus1.dtb.write_misses            12659                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                  23                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva             322                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries             960                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults               10                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults          1470                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses         6507685                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses        3324448                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                  9811589                       # DTB hits
system.switch_cpus1.dtb.misses                  20544                       # DTB misses
system.switch_cpus1.dtb.accesses              9832133                       # DTB accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.inst_hits            45787602                       # ITB inst hits
system.switch_cpus1.itb.inst_misses               303                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                  23                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva             322                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries             257                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults              410                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses        45787905                       # ITB inst accesses
system.switch_cpus1.itb.hits                 45787602                       # DTB hits
system.switch_cpus1.itb.misses                    303                       # DTB misses
system.switch_cpus1.itb.accesses             45787905                       # DTB accesses
system.switch_cpus1.numCycles                82605242                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles       695199                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             149670922                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25436709                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12848857                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             81159941                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1279414                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles              8440                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles         2670                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles        10155                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles        15808                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles          444                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines         45787168                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes          955                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes             82                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     82532364                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.880384                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.048237                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         5812835      7.04%      7.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1        33431291     40.51%     47.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         8103434      9.82%     57.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3        35184804     42.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     82532364                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.307931                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.811882                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         5951187                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     12132015                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         57619372                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles      6191035                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        638754                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4527506                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          982                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     146007274                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts      2916697                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        638754                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        11016138                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2917331                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1210514                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         58657672                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      8091954                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     143146392                       # Number of instructions processed by rename
system.switch_cpus1.rename.SquashedInsts      1372172                       # Number of squashed instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      1890885                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       2845408                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents         16373                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       1060274                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands    196693994                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    664923256                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    198718617                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups          256                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps    176086251                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        20607696                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35379                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        34491                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         11706341                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      6805269                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4175356                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       612317                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       306127                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         141613250                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded       147821                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        131533920                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued      1610733                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     14339886                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     51205416                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        18260                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     82532364                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.593725                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     0.826241                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     11209006     13.58%     13.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17938826     21.74%     35.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     46740205     56.63%     91.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6463188      7.83%     99.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       180575      0.22%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5          564      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     82532364                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu       38840567     90.22%     90.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            41      0.00%     90.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     90.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     90.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     90.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     90.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     90.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     90.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     90.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     90.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     90.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     90.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     90.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     90.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     90.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     90.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     90.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     90.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     90.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     90.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     90.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     90.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     90.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     90.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     90.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     90.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     90.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     90.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       2630990      6.11%     96.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite      1579492      3.67%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120219358     91.40%     91.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       957478      0.73%     92.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     92.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     92.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     92.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     92.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     92.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     92.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     92.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     92.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     92.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     92.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     92.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     92.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     92.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     92.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     92.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     92.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     92.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     92.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     92.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     92.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     92.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     92.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     92.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc           34      0.00%     92.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     92.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     92.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     92.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      7012149      5.33%     97.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3344901      2.54%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     131533920                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.592319                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt           43051090                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.327300                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    390261094                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    156100952                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    130690387                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads          931                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes          352                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses          288                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     174584399                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses            611                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       746330                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       744469                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          416                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          350                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       881503                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads       295953                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked        23850                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        638754                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1749072                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        85431                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    141761350                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      6805269                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4175356                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        83484                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          5498                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        76396                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          350                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       506783                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       227002                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       733785                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    131112493                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      6855924                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       400882                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  279                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            10171321                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21422026                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3315397                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.587218                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             130705221                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            130690675                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers        102246650                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        276693770                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.582111                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.369530                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts     13051992                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls       129561                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       637782                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     80654939                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.579633                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.269923                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     13477017     16.71%     16.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     30795673     38.18%     54.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     22451193     27.84%     82.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      8221405     10.19%     92.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3766700      4.67%     97.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       725212      0.90%     98.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       639008      0.79%     99.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       113840      0.14%     99.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       464891      0.58%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     80654939                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    123365937                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     127405190                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               9354653                       # Number of memory references committed
system.switch_cpus1.commit.loads              6060800                       # Number of loads committed
system.switch_cpus1.commit.membars              63756                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          20958412                       # Number of branches committed
system.switch_cpus1.commit.fp_insts               288                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114401738                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      3261203                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu    117096592     91.91%     91.91% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult       953911      0.75%     92.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     92.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     92.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     92.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     92.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     92.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     92.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     92.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     92.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     92.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     92.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     92.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     92.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     92.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     92.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     92.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     92.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     92.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     92.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     92.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     92.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     92.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     92.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     92.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc           34      0.00%     92.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     92.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     92.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     92.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead      6060800      4.76%     97.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite      3293853      2.59%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total    127405190                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events       464891                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           220640942                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          282791551                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1223                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  72878                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles              218230                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts          123365924                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            127405177                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.669595                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.669595                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.493439                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.493439                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       167551874                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       91054191                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads              192                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             288                       # number of floating regfile writes
system.switch_cpus1.cc_regfile_reads        412478970                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        89345561                       # number of cc regfile writes
system.switch_cpus1.misc_regfile_reads      148975654                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         67004                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups       24857767                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     16013619                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       632785                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      9108391                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        8681459                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    95.312762                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS        3815674                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect        73045                       # Number of incorrect RAS predictions.
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits             6058306                       # DTB read hits
system.switch_cpus2.dtb.read_misses              5516                       # DTB read misses
system.switch_cpus2.dtb.write_hits            3138121                       # DTB write hits
system.switch_cpus2.dtb.write_misses             6943                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                  23                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva             322                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries             628                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults               10                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults           814                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses         6063822                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses        3145064                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                  9196427                       # DTB hits
system.switch_cpus2.dtb.misses                  12459                       # DTB misses
system.switch_cpus2.dtb.accesses              9208886                       # DTB accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.inst_hits            44427872                       # ITB inst hits
system.switch_cpus2.itb.inst_misses               255                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                  23                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva             322                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries             238                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults               58                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses        44428127                       # ITB inst accesses
system.switch_cpus2.itb.hits                 44427872                       # DTB hits
system.switch_cpus2.itb.misses                    255                       # DTB misses
system.switch_cpus2.itb.accesses             44428127                       # DTB accesses
system.switch_cpus2.numCycles                79377383                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles       679541                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             145389104                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24857767                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12497133                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             77987988                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1267308                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles              7006                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles         2923                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles         2039                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles        14489                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles          464                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines         44427787                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes          958                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes             78                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     79328104                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.900867                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.037250                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4895280      6.17%      6.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1        32310014     40.73%     46.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         7886293      9.94%     56.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3        34236517     43.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     79328104                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.313159                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.831619                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         5725341                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     10794649                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         56276432                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles      5899009                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        632672                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4474922                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1020                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     141821050                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts      2912338                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        632672                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        10560341                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        2469634                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1062986                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         57254627                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      7347843                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     138974472                       # Number of instructions processed by rename
system.switch_cpus2.rename.SquashedInsts      1368276                       # Number of squashed instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      1760785                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       2687452                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents          7806                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents        738864                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands    190663985                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    644437761                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    191939428                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups          131                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps    170290784                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        20373143                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        32190                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        31298                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         10962195                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      6356381                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      3996778                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       573266                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       356832                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         137467158                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded       136579                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        127442013                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued      1621194                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     14170447                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     50694688                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved        17066                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     79328104                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.606518                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     0.817040                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     10254142     12.93%     12.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17293747     21.80%     34.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     45362252     57.18%     91.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6248199      7.88%     99.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       169655      0.21%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5          109      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     79328104                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu       38068336     90.66%     90.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            33      0.00%     90.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     90.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     90.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     90.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     90.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     90.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     90.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     90.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     90.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     90.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     90.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     90.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     90.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     90.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     90.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     90.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     90.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     90.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     90.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     90.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     90.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     90.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     90.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     90.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     90.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     90.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     90.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       2460429      5.86%     96.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      1463722      3.49%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            1      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    116797900     91.65%     91.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       928277      0.73%     92.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     92.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     92.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     92.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     92.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     92.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     92.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     92.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     92.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     92.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     92.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     92.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     92.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     92.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     92.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     92.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     92.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     92.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     92.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     92.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     92.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     92.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     92.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     92.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc           21      0.00%     92.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     92.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     92.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     92.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      6551849      5.14%     97.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      3163965      2.48%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     127442013                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.605520                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt           41992520                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.329503                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    377825378                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    151774318                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    126633837                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads          464                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes          178                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses          144                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     169434228                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses            304                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       640381                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       709458                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          440                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          316                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       871989                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads       281808                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked        22348                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        632672                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1587491                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        93001                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    137603834                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      6356381                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      3996778                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        77021                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4854                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        85210                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          316                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       499482                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       227221                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       726703                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    127033364                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      6398007                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       396188                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   97                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             9540047                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20880720                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           3142040                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.600372                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             126647044                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            126633981                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         99004803                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        268576804                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.595341                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.368628                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts     12902681                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls       119513                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       631803                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     77475413                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.592963                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.261571                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     12375707     15.97%     15.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     29763350     38.42%     54.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     21823607     28.17%     82.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      7999503     10.33%     92.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3674422      4.74%     97.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       689573      0.89%     98.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       632786      0.82%     99.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        67627      0.09%     99.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       448838      0.58%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     77475413                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    119453876                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     123415435                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               8771712                       # Number of memory references committed
system.switch_cpus2.commit.loads              5646923                       # Number of loads committed
system.switch_cpus2.commit.membars              59077                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          20428589                       # Number of branches committed
system.switch_cpus2.commit.fp_insts               144                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        110836953                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      3214811                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu    113718814     92.14%     92.14% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult       924888      0.75%     92.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     92.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     92.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     92.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     92.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     92.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     92.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     92.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     92.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     92.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     92.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     92.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     92.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     92.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     92.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     92.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     92.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     92.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     92.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     92.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     92.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     92.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     92.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     92.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc           21      0.00%     92.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     92.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     92.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     92.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead      5646923      4.58%     97.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite      3124789      2.53%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total    123415435                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events       448838                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           213338871                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          274488640                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1096                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  49279                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles             3446089                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts          119453872                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            123415431                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.664502                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.664502                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.504885                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.504885                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       161583982                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       88347187                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads               96                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes             224                       # number of floating regfile writes
system.switch_cpus2.cc_regfile_reads        398953749                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        86190109                       # number of cc regfile writes
system.switch_cpus2.misc_regfile_reads      143027020                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         61400                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups       24842466                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     15936729                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       667293                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     10476307                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        8801520                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    84.013575                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS        3817631                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect       106056                       # Number of incorrect RAS predictions.
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits             6335902                       # DTB read hits
system.switch_cpus3.dtb.read_misses              7906                       # DTB read misses
system.switch_cpus3.dtb.write_hits            3329371                       # DTB write hits
system.switch_cpus3.dtb.write_misses             6440                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                  23                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva             322                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries             894                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                5                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults           730                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults               48                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses         6343808                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses        3335811                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                  9665273                       # DTB hits
system.switch_cpus3.dtb.misses                  14346                       # DTB misses
system.switch_cpus3.dtb.accesses              9679619                       # DTB accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.itb.inst_hits            44158331                       # ITB inst hits
system.switch_cpus3.itb.inst_misses               466                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                  23                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva             322                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries             382                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults              138                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses        44158797                       # ITB inst accesses
system.switch_cpus3.itb.hits                 44158331                       # DTB hits
system.switch_cpus3.itb.misses                    466                       # DTB misses
system.switch_cpus3.itb.accesses             44158797                       # DTB accesses
system.switch_cpus3.numCycles                80027383                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles       822118                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             143983376                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           24842466                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     12619151                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             78287251                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1339142                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles             11237                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles         3820                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles         5565                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles        24039                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles         2734                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines         44158127                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         2738                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes            155                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     79826335                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.874647                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.053057                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         5918574      7.41%      7.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1        32135558     40.26%     47.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         7806006      9.78%     57.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3        33966197     42.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     79826335                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.310425                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.799176                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         5774403                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles     11792910                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         55823734                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles      5768677                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        666599                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4480907                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         3070                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     140109377                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts      2992170                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        666599                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        10731263                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        2613291                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1890065                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         56548603                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      7376502                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     137193377                       # Number of instructions processed by rename
system.switch_cpus3.rename.SquashedInsts      1397577                       # Number of squashed instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      1807380                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       2623353                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents         10507                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents        799200                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands    187639824                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    635773417                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    188272099                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups          811                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps    167000372                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        20639402                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        54566                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        52177                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         11015717                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      6687357                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      4184621                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       678160                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       432913                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         135578928                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded       209089                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        125745878                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued      1528172                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     14326291                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     50270345                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved        25250                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     79826335                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.575243                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     0.839979                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     11535195     14.45%     14.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     17498007     21.92%     36.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     44343283     55.55%     91.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      6238573      7.82%     99.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       210799      0.26%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5          478      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     79826335                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu       37030194     90.02%     90.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult            48      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       2593039      6.30%     96.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      1511401      3.67%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            9      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    114622918     91.15%     91.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       903184      0.72%     91.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     91.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     91.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     91.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     91.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     91.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     91.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     91.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     91.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     91.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     91.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     91.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     91.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     91.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     91.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     91.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     91.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     91.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     91.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     91.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     91.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     91.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     91.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     91.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc           82      0.00%     91.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     91.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     91.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     91.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      6856408      5.45%     97.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      3363277      2.67%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     125745878                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.571286                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt           41134682                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.327125                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    373978364                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    150113918                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    124871574                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads         2579                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes          940                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses          800                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     166878863                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses           1688                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       695644                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       817771                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          484                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          551                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       876335                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads       264520                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked        23663                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        666599                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1610613                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        74978                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    135788764                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      6687357                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      4184621                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts       117782                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          5327                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents        66537                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          551                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       537144                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       223830                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       760974                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    125268031                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      6675386                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       463501                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  747                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            10010781                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20722205                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           3335395                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.565315                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             124887652                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            124872374                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         97017825                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        261681577                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.560371                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.370748                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts     12952571                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls       183839                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       664321                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     77940979                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.558184                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.279965                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     13994130     17.95%     17.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     29344569     37.65%     55.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     21278165     27.30%     82.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      7797441     10.00%     92.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3676383      4.72%     97.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       700884      0.90%     98.53% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       583562      0.75%     99.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        84882      0.11%     99.38% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       480963      0.62%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     77940979                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    117315803                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     121446424                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               9177872                       # Number of memory references committed
system.switch_cpus3.commit.loads              5869586                       # Number of loads committed
system.switch_cpus3.commit.membars              89723                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          20208404                       # Number of branches committed
system.switch_cpus3.commit.fp_insts               800                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        108959512                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      3174234                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu    111368822     91.70%     91.70% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult       899648      0.74%     92.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     92.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd            0      0.00%     92.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     92.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     92.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     92.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     92.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     92.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     92.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     92.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     92.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     92.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     92.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     92.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     92.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     92.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     92.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     92.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     92.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     92.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     92.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     92.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     92.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     92.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc           82      0.00%     92.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     92.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     92.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     92.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead      5869586      4.83%     97.28% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite      3308286      2.72%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total    121446424                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events       480963                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           211844235                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          270683201                       # The number of ROB writes
system.switch_cpus3.timesIdled                   2600                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 201048                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles             2796089                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts          117315276                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            121445897                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.682157                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.682157                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.465939                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.465939                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       158227591                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       86935078                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads              736                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes             288                       # number of floating regfile writes
system.switch_cpus3.cc_regfile_reads        394535797                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        84499850                       # number of cc regfile writes
system.switch_cpus3.misc_regfile_reads      144547721                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         97451                       # number of misc regfile writes
system.switch_cpus4.branchPred.lookups       24776690                       # Number of BP lookups
system.switch_cpus4.branchPred.condPredicted     15853138                       # Number of conditional branches predicted
system.switch_cpus4.branchPred.condIncorrect       715485                       # Number of conditional branches incorrect
system.switch_cpus4.branchPred.BTBLookups      9154681                       # Number of BTB lookups
system.switch_cpus4.branchPred.BTBHits        8755046                       # Number of BTB hits
system.switch_cpus4.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.branchPred.BTBHitPct    95.634638                       # BTB Hit Percentage
system.switch_cpus4.branchPred.usedRAS        3822851                       # Number of times the RAS was used to get a target.
system.switch_cpus4.branchPred.RASInCorrect       126584                       # Number of incorrect RAS predictions.
system.switch_cpus4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus4.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits             6365348                       # DTB read hits
system.switch_cpus4.dtb.read_misses              8578                       # DTB read misses
system.switch_cpus4.dtb.write_hits            3338932                       # DTB write hits
system.switch_cpus4.dtb.write_misses             6468                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                  23                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva             322                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries             731                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults               12                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults           724                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults               33                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses         6373926                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses        3345400                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                  9704280                       # DTB hits
system.switch_cpus4.dtb.misses                  15046                       # DTB misses
system.switch_cpus4.dtb.accesses              9719326                       # DTB accesses
system.switch_cpus4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus4.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus4.itb.inst_hits            44074850                       # ITB inst hits
system.switch_cpus4.itb.inst_misses               505                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                  23                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva             322                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries             295                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults              137                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses        44075355                       # ITB inst accesses
system.switch_cpus4.itb.hits                 44074850                       # DTB hits
system.switch_cpus4.itb.misses                    505                       # DTB misses
system.switch_cpus4.itb.accesses             44075355                       # DTB accesses
system.switch_cpus4.numCycles                79669144                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.fetch.icacheStallCycles       858929                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             143399367                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           24776690                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     12577897                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             77890267                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        1436126                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.TlbCycles              9569                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus4.fetch.MiscStallCycles         3634                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus4.fetch.PendingTrapStallCycles         8727                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.PendingQuiesceStallCycles        35821                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus4.fetch.IcacheWaitRetryStallCycles         1184                       # Number of stall cycles due to full MSHR
system.switch_cpus4.fetch.CacheLines         44074684                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes         2270                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.ItlbSquashes            116                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     79526194                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     1.874370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.053405                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         5914674      7.44%      7.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1        32002616     40.24%     47.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         7767831      9.77%     57.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3        33841073     42.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     79526194                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.310995                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               1.799936                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         5600606                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles     11507425                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         56266668                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles      5435792                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        715702                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      4494844                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred         2429                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     139188596                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts      3200714                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        715702                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        10521960                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        2601625                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      2085528                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         56703354                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles      6898024                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     136078551                       # Number of instructions processed by rename
system.switch_cpus4.rename.SquashedInsts      1505528                       # Number of squashed instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents      1673071                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents       2450269                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LQFullEvents         10643                       # Number of times rename has blocked due to LQ full
system.switch_cpus4.rename.SQFullEvents        748889                       # Number of times rename has blocked due to SQ full
system.switch_cpus4.rename.RenamedOperands    185908052                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    630575890                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    186463510                       # Number of integer rename lookups
system.switch_cpus4.rename.fp_rename_lookups          134                       # Number of floating rename lookups
system.switch_cpus4.rename.CommittedMaps    164217355                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        21690668                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        62860                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        60232                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts         10346072                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      6743917                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      4196808                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       662568                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       399410                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         134258581                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded       245650                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        124128903                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued      1617324                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     14891191                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     52103493                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved        29384                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     79526194                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     1.560856                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     0.848957                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     12020264     15.11%     15.11% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     17501040     22.01%     37.12% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     43612532     54.84%     91.96% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      6167395      7.76%     99.72% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       224201      0.28%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5          762      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     79526194                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu       36279192     89.79%     89.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult            18      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead       2600093      6.44%     96.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite      1523139      3.77%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            2      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    112969734     91.01%     91.01% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       890962      0.72%     91.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     91.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     91.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     91.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     91.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     91.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     91.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     91.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     91.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     91.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     91.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     91.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     91.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     91.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     91.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     91.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     91.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     91.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     91.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     91.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     91.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     91.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     91.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     91.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc           67      0.00%     91.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     91.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     91.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     91.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      6894732      5.55%     97.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      3373406      2.72%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     124128903                       # Type of FU issued
system.switch_cpus4.iq.rate                  1.558055                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt           40402442                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.325488                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    369803299                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    149395668                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    123201710                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads          463                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes          180                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses          144                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     164531040                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses            303                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       674893                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       860584                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          527                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          428                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       881973                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads       260516                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked        19258                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        715702                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        1664662                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        70675                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    134504992                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      6743917                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      4196808                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts       138398                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          5688                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents        61623                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          428                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       571940                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       240578                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       812518                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    123597584                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      6695863                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       516270                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  761                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            10039885                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        20521116                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           3344022                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            1.551386                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             123216362                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            123201854                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         95377708                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        256590109                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              1.546419                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371712                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitSquashedInsts     13464514                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls       216266                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       713124                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     77550122                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     1.542111                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.286012                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     14578194     18.80%     18.80% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     28986995     37.38%     56.18% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2     20845211     26.88%     83.06% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      7693206      9.92%     92.98% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      3611528      4.66%     97.63% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       677854      0.87%     98.51% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       580972      0.75%     99.26% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        96661      0.12%     99.38% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       479501      0.62%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     77550122                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    115470814                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     119590884                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               9198161                       # Number of memory references committed
system.switch_cpus4.commit.loads              5883327                       # Number of loads committed
system.switch_cpus4.commit.membars             105720                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          19978728                       # Number of branches committed
system.switch_cpus4.commit.fp_insts               144                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        107236056                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      3141151                       # Number of function calls committed.
system.switch_cpus4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::IntAlu    109505465     91.57%     91.57% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::IntMult       887191      0.74%     92.31% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::IntDiv            0      0.00%     92.31% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatAdd            0      0.00%     92.31% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatCmp            0      0.00%     92.31% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatCvt            0      0.00%     92.31% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatMult            0      0.00%     92.31% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatDiv            0      0.00%     92.31% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatSqrt            0      0.00%     92.31% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdAdd            0      0.00%     92.31% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdAddAcc            0      0.00%     92.31% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdAlu            0      0.00%     92.31% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdCmp            0      0.00%     92.31% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdCvt            0      0.00%     92.31% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdMisc            0      0.00%     92.31% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdMult            0      0.00%     92.31% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdMultAcc            0      0.00%     92.31% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdShift            0      0.00%     92.31% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdShiftAcc            0      0.00%     92.31% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdSqrt            0      0.00%     92.31% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatAdd            0      0.00%     92.31% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatAlu            0      0.00%     92.31% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatCmp            0      0.00%     92.31% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatCvt            0      0.00%     92.31% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatDiv            0      0.00%     92.31% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatMisc           67      0.00%     92.31% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatMult            0      0.00%     92.31% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     92.31% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatSqrt            0      0.00%     92.31% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::MemRead      5883327      4.92%     97.23% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::MemWrite      3314834      2.77%    100.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::total    119590884                       # Class of committed instruction
system.switch_cpus4.commit.bw_lim_events       479501                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           210106844                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          268086661                       # The number of ROB writes
system.switch_cpus4.timesIdled                   2203                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 142950                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.quiesceCycles             3154328                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus4.committedInsts          115470479                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            119590549                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.cpi                      0.689952                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                0.689952                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      1.449375                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                1.449375                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       155850025                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       85611165                       # number of integer regfile writes
system.switch_cpus4.fp_regfile_reads               96                       # number of floating regfile reads
system.switch_cpus4.fp_regfile_writes             224                       # number of floating regfile writes
system.switch_cpus4.cc_regfile_reads        389627601                       # number of cc regfile reads
system.switch_cpus4.cc_regfile_writes        83293194                       # number of cc regfile writes
system.switch_cpus4.misc_regfile_reads      144575770                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes        114139                       # number of misc regfile writes
system.switch_cpus5.branchPred.lookups        1538669                       # Number of BP lookups
system.switch_cpus5.branchPred.condPredicted      1138890                       # Number of conditional branches predicted
system.switch_cpus5.branchPred.condIncorrect       107902                       # Number of conditional branches incorrect
system.switch_cpus5.branchPred.BTBLookups       844086                       # Number of BTB lookups
system.switch_cpus5.branchPred.BTBHits         622322                       # Number of BTB hits
system.switch_cpus5.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.branchPred.BTBHitPct    73.727322                       # BTB Hit Percentage
system.switch_cpus5.branchPred.usedRAS         162617                       # Number of times the RAS was used to get a target.
system.switch_cpus5.branchPred.RASInCorrect         3183                       # Number of incorrect RAS predictions.
system.switch_cpus5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus5.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits             1368609                       # DTB read hits
system.switch_cpus5.dtb.read_misses             12669                       # DTB read misses
system.switch_cpus5.dtb.write_hits             987391                       # DTB write hits
system.switch_cpus5.dtb.write_misses             2391                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                  23                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva             322                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries            1287                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults               95                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults           381                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults              258                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses         1381278                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses         989782                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                  2356000                       # DTB hits
system.switch_cpus5.dtb.misses                  15060                       # DTB misses
system.switch_cpus5.dtb.accesses              2371060                       # DTB accesses
system.switch_cpus5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus5.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus5.itb.inst_hits             2295809                       # ITB inst hits
system.switch_cpus5.itb.inst_misses              2193                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                  23                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva             322                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries             753                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults              667                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses         2298002                       # ITB inst accesses
system.switch_cpus5.itb.hits                  2295809                       # DTB hits
system.switch_cpus5.itb.misses                   2193                       # DTB misses
system.switch_cpus5.itb.accesses              2298002                       # DTB accesses
system.switch_cpus5.numCycles                10320460                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.fetch.icacheStallCycles      1495340                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               7793185                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            1538669                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       784939                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              7281804                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         251516                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.TlbCycles             30583                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus5.fetch.MiscStallCycles         5092                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus5.fetch.PendingTrapStallCycles        30129                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.PendingQuiesceStallCycles       152756                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus5.fetch.IcacheWaitRetryStallCycles        12982                       # Number of stall cycles due to full MSHR
system.switch_cpus5.fetch.CacheLines          2295054                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        25746                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.ItlbSquashes            626                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      9134444                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     1.027368                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.269255                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         4946749     54.15%     54.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1280461     14.02%     68.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          617725      6.76%     74.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         2289509     25.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      9134444                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.149089                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.755120                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1550433                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      4315050                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2829967                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles       344276                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         94715                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       188730                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred        31849                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       7679290                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts       423610                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         94715                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         2009854                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        1335171                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      2196601                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2704442                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       793646                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       7294366                       # Number of instructions processed by rename
system.switch_cpus5.rename.SquashedInsts       122150                       # Number of squashed instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents       239380                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         16553                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LQFullEvents          7575                       # Number of times rename has blocked due to LQ full
system.switch_cpus5.rename.SQFullEvents        485611                       # Number of times rename has blocked due to SQ full
system.switch_cpus5.rename.RenamedOperands      7806915                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     32967707                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      8240377                       # Number of integer rename lookups
system.switch_cpus5.rename.fp_rename_lookups         2456                       # Number of floating rename lookups
system.switch_cpus5.rename.CommittedMaps      6306930                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         1499946                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        85577                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        69732                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           783060                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1490766                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      1078980                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       144016                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       240105                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           7002984                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded       127722                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          6680695                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        63867                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1093700                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      2678846                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved        11976                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      9134444                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.731374                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.021127                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      5410410     59.23%     59.23% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      1604047     17.56%     76.79% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1354904     14.83%     91.62% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       693505      7.59%     99.22% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        71565      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5           13      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      9134444                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         604616     37.64%     37.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             8      0.00%     37.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     37.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     37.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     37.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     37.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     37.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     37.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     37.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     37.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     37.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     37.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     37.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     37.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     37.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     37.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     37.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     37.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     37.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     37.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     37.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     37.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     37.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     37.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     37.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     37.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     37.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     37.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        539245     33.57%     71.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       462511     28.79%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass           62      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      4194147     62.78%     62.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult         3113      0.05%     62.83% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     62.83% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     62.83% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     62.83% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     62.83% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     62.83% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     62.83% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     62.83% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     62.83% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     62.83% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     62.83% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     62.83% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     62.83% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     62.83% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     62.83% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     62.83% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     62.83% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.83% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     62.83% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.83% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.83% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            2      0.00%     62.83% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            6      0.00%     62.83% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            2      0.00%     62.83% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          223      0.00%     62.83% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     62.83% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.83% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.83% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1447307     21.66%     84.50% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      1035833     15.50%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       6680695                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.647325                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt            1606380                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.240451                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     24158799                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      8224384                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      6457047                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads         7282                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes         2928                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses         2532                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       8282565                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses           4448                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        32729                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       266392                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          262                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         2937                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       104134                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         7228                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked        28466                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         94715                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         294417                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        15677                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      7166518                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1490766                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      1078980                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        69037                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          2738                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents         9821                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         2937                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        33319                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        51031                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        84350                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      6545951                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1383460                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       119722                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                35812                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             2398471                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1015452                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           1015011                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.634269                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               6479764                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              6459579                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          3322574                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          5321754                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.625900                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.624338                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitSquashedInsts      1000064                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls       115746                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        76859                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      8954469                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.673743                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.442671                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      6180806     69.02%     69.02% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      1546415     17.27%     86.29% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       509968      5.70%     91.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       239569      2.68%     94.67% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       144539      1.61%     96.28% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       103877      1.16%     97.44% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        66999      0.75%     98.19% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        49948      0.56%     98.75% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       112348      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      8954469                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      4926060                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       6033013                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               2199208                       # Number of memory references committed
system.switch_cpus5.commit.loads              1224362                       # Number of loads committed
system.switch_cpus5.commit.membars              47368                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            929102                       # Number of branches committed
system.switch_cpus5.commit.fp_insts              2528                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          5251434                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        95780                       # Number of function calls committed.
system.switch_cpus5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::IntAlu      3830608     63.49%     63.49% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::IntMult         2968      0.05%     63.54% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::IntDiv            0      0.00%     63.54% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatAdd            0      0.00%     63.54% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatCmp            0      0.00%     63.54% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatCvt            0      0.00%     63.54% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatDiv            0      0.00%     63.54% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdAdd            0      0.00%     63.54% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdAlu            0      0.00%     63.54% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdCmp            0      0.00%     63.54% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdCvt            0      0.00%     63.54% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdMisc            0      0.00%     63.54% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdMult            0      0.00%     63.54% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdSqrt            0      0.00%     63.54% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatCmp            2      0.00%     63.54% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatCvt            4      0.00%     63.54% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatDiv            2      0.00%     63.54% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatMisc          221      0.00%     63.55% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatMult            0      0.00%     63.55% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.55% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.55% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::MemRead      1224362     20.29%     83.84% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::MemWrite       974846     16.16%    100.00% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::total      6033013                       # Class of committed instruction
system.switch_cpus5.commit.bw_lim_events       112348                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            15757257                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           14246400                       # The number of ROB writes
system.switch_cpus5.timesIdled                  17067                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1186016                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.quiesceCycles            72503012                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus5.committedInsts            4896079                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              6003032                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.cpi                      2.107903                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.107903                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.474405                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.474405                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         7228127                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        3980778                       # number of integer regfile writes
system.switch_cpus5.fp_regfile_reads             2015                       # number of floating regfile reads
system.switch_cpus5.fp_regfile_writes             752                       # number of floating regfile writes
system.switch_cpus5.cc_regfile_reads         23407145                       # number of cc regfile reads
system.switch_cpus5.cc_regfile_writes         2775418                       # number of cc regfile writes
system.switch_cpus5.misc_regfile_reads       17336238                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         95744                       # number of misc regfile writes
system.switch_cpus6.branchPred.lookups       24792851                       # Number of BP lookups
system.switch_cpus6.branchPred.condPredicted     15954705                       # Number of conditional branches predicted
system.switch_cpus6.branchPred.condIncorrect       644659                       # Number of conditional branches incorrect
system.switch_cpus6.branchPred.BTBLookups      9116058                       # Number of BTB lookups
system.switch_cpus6.branchPred.BTBHits        8722194                       # Number of BTB hits
system.switch_cpus6.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.branchPred.BTBHitPct    95.679448                       # BTB Hit Percentage
system.switch_cpus6.branchPred.usedRAS        3797944                       # Number of times the RAS was used to get a target.
system.switch_cpus6.branchPred.RASInCorrect        93891                       # Number of incorrect RAS predictions.
system.switch_cpus6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus6.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits             6223452                       # DTB read hits
system.switch_cpus6.dtb.read_misses              6924                       # DTB read misses
system.switch_cpus6.dtb.write_hits            3202644                       # DTB write hits
system.switch_cpus6.dtb.write_misses             6293                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                  23                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva             322                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries             614                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults               16                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults           746                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses         6230376                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses        3208937                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                  9426096                       # DTB hits
system.switch_cpus6.dtb.misses                  13217                       # DTB misses
system.switch_cpus6.dtb.accesses              9439313                       # DTB accesses
system.switch_cpus6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus6.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus6.itb.inst_hits            44183394                       # ITB inst hits
system.switch_cpus6.itb.inst_misses               246                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                  23                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva             322                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries             220                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults               84                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses        44183640                       # ITB inst accesses
system.switch_cpus6.itb.hits                 44183394                       # DTB hits
system.switch_cpus6.itb.misses                    246                       # DTB misses
system.switch_cpus6.itb.accesses             44183640                       # DTB accesses
system.switch_cpus6.numCycles                79209271                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.fetch.icacheStallCycles       709673                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             144463822                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           24792851                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     12520138                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             77752248                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        1291276                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.TlbCycles              5968                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus6.fetch.MiscStallCycles         2149                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus6.fetch.PendingTrapStallCycles         2809                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.PendingQuiesceStallCycles        14171                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus6.fetch.IcacheWaitRetryStallCycles          584                       # Number of stall cycles due to full MSHR
system.switch_cpus6.fetch.CacheLines         44183291                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes         1198                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.ItlbSquashes             75                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     79133240                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     1.894698                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.040752                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         5082585      6.42%      6.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1        32214572     40.71%     47.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         7789252      9.84%     56.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3        34046831     43.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     79133240                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.313004                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               1.823825                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         5757698                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles     11097824                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         55745005                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles      5888260                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        644452                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      4473874                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred         1219                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     140662309                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts      2929496                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        644452                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        10710499                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        2407766                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      1359974                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         56589503                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles      7421045                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     137791036                       # Number of instructions processed by rename
system.switch_cpus6.rename.SquashedInsts      1384375                       # Number of squashed instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents      1841738                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents       2714810                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LQFullEvents          8030                       # Number of times rename has blocked due to LQ full
system.switch_cpus6.rename.SQFullEvents        684411                       # Number of times rename has blocked due to SQ full
system.switch_cpus6.rename.RenamedOperands    188823476                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    638820528                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    189753655                       # Number of integer rename lookups
system.switch_cpus6.rename.fp_rename_lookups          131                       # Number of floating rename lookups
system.switch_cpus6.rename.CommittedMaps    168540200                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        20283237                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        40949                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        40095                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts         11234162                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      6547810                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      4050258                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       616154                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       373845                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         136227698                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded       174911                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        126505723                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued      1513429                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     14060465                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     49710225                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved        21575                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     79133240                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     1.598642                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     0.824196                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     10534608     13.31%     13.31% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     17338502     21.91%     35.22% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     44802158     56.62%     91.84% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      6269344      7.92%     99.76% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       188267      0.24%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5          361      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     79133240                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu       37523489     90.30%     90.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult            42      0.00%     90.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     90.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     90.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     90.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     90.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     90.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     90.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     90.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     90.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     90.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     90.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     90.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     90.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     90.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     90.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     90.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     90.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     90.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     90.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     90.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     90.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     90.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     90.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     90.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     90.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     90.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     90.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead       2554391      6.15%     96.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite      1475737      3.55%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            1      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    115622297     91.40%     91.40% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       917229      0.73%     92.12% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     92.12% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     92.12% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     92.12% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     92.12% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     92.12% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     92.12% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     92.12% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     92.12% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     92.12% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     92.12% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     92.12% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     92.12% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     92.12% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     92.12% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     92.12% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     92.12% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     92.12% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     92.12% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     92.12% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     92.12% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     92.12% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     92.12% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     92.12% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc           29      0.00%     92.12% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     92.12% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     92.12% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     92.12% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      6734766      5.32%     97.45% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      3231401      2.55%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     126505723                       # Type of FU issued
system.switch_cpus6.iq.rate                  1.597108                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt           41553659                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.328473                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    375211273                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    150463245                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    125654937                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads          499                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes          178                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses          144                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     168059054                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses            327                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       673962                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       796899                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          589                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          351                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       864576                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads       279142                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked        21660                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        644452                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        1550827                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        88296                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    136402752                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      6547810                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      4050258                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        98435                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          5063                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents        80189                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          351                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       521248                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       218803                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       740051                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    126063542                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      6563830                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       428962                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  143                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             9771775                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        20816017                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           3207945                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            1.591525                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             125667236                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            125655081                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         97991235                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        265059569                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              1.586368                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.369695                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitSquashedInsts     12767472                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls       153336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       643473                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     77281751                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     1.582867                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.267400                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     12809522     16.58%     16.58% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     29490288     38.16%     54.73% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2     21585309     27.93%     82.67% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      7878116     10.19%     92.86% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      3677210      4.76%     97.62% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       712297      0.92%     98.54% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       597585      0.77%     99.31% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        75785      0.10%     99.41% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       455639      0.59%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     77281751                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    118322451                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     122326696                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               8936593                       # Number of memory references committed
system.switch_cpus6.commit.loads              5750911                       # Number of loads committed
system.switch_cpus6.commit.membars              75917                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          20324276                       # Number of branches committed
system.switch_cpus6.commit.fp_insts               144                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        109790633                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      3195466                       # Number of function calls committed.
system.switch_cpus6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::IntAlu    112476324     91.95%     91.95% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::IntMult       913750      0.75%     92.69% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::IntDiv            0      0.00%     92.69% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatAdd            0      0.00%     92.69% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatCmp            0      0.00%     92.69% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatCvt            0      0.00%     92.69% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatMult            0      0.00%     92.69% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatDiv            0      0.00%     92.69% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatSqrt            0      0.00%     92.69% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdAdd            0      0.00%     92.69% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdAddAcc            0      0.00%     92.69% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdAlu            0      0.00%     92.69% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdCmp            0      0.00%     92.69% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdCvt            0      0.00%     92.69% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdMisc            0      0.00%     92.69% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdMult            0      0.00%     92.69% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdMultAcc            0      0.00%     92.69% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdShift            0      0.00%     92.69% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdShiftAcc            0      0.00%     92.69% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdSqrt            0      0.00%     92.69% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatAdd            0      0.00%     92.69% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatAlu            0      0.00%     92.69% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatCmp            0      0.00%     92.69% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatCvt            0      0.00%     92.69% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatDiv            0      0.00%     92.69% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatMisc           29      0.00%     92.69% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatMult            0      0.00%     92.69% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     92.69% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatSqrt            0      0.00%     92.69% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::MemRead      5750911      4.70%     97.40% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::MemWrite      3185682      2.60%    100.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::total    122326696                       # Class of committed instruction
system.switch_cpus6.commit.bw_lim_events       455639                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           211913919                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          272039654                       # The number of ROB writes
system.switch_cpus6.timesIdled                   1195                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                  76031                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.quiesceCycles             3614201                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus6.committedInsts          118322445                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            122326690                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.cpi                      0.669436                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                0.669436                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      1.493795                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                1.493795                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       159691858                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       87567991                       # number of integer regfile writes
system.switch_cpus6.fp_regfile_reads               96                       # number of floating regfile reads
system.switch_cpus6.fp_regfile_writes             224                       # number of floating regfile writes
system.switch_cpus6.cc_regfile_reads        396525327                       # number of cc regfile reads
system.switch_cpus6.cc_regfile_writes        85297385                       # number of cc regfile writes
system.switch_cpus6.misc_regfile_reads      143177468                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         78417                       # number of misc regfile writes
system.switch_cpus7.branchPred.lookups       24658831                       # Number of BP lookups
system.switch_cpus7.branchPred.condPredicted     15808094                       # Number of conditional branches predicted
system.switch_cpus7.branchPred.condIncorrect       704701                       # Number of conditional branches incorrect
system.switch_cpus7.branchPred.BTBLookups      9069745                       # Number of BTB lookups
system.switch_cpus7.branchPred.BTBHits        8681236                       # Number of BTB hits
system.switch_cpus7.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.branchPred.BTBHitPct    95.716429                       # BTB Hit Percentage
system.switch_cpus7.branchPred.usedRAS        3799915                       # Number of times the RAS was used to get a target.
system.switch_cpus7.branchPred.RASInCorrect       116250                       # Number of incorrect RAS predictions.
system.switch_cpus7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus7.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits             6330772                       # DTB read hits
system.switch_cpus7.dtb.read_misses              7433                       # DTB read misses
system.switch_cpus7.dtb.write_hits            3276836                       # DTB write hits
system.switch_cpus7.dtb.write_misses             6464                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                  23                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva             322                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries             603                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                8                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults           761                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses         6338205                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses        3283300                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                  9607608                       # DTB hits
system.switch_cpus7.dtb.misses                  13897                       # DTB misses
system.switch_cpus7.dtb.accesses              9621505                       # DTB accesses
system.switch_cpus7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus7.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus7.itb.inst_hits            43949310                       # ITB inst hits
system.switch_cpus7.itb.inst_misses               222                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                  23                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva             322                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries             219                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults               89                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses        43949532                       # ITB inst accesses
system.switch_cpus7.itb.hits                 43949310                       # DTB hits
system.switch_cpus7.itb.misses                    222                       # DTB misses
system.switch_cpus7.itb.accesses             43949532                       # DTB accesses
system.switch_cpus7.numCycles                79144903                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.fetch.icacheStallCycles       753602                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             143223777                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           24658831                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     12481151                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             77622515                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        1411590                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.TlbCycles              6108                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus7.fetch.MiscStallCycles         2328                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus7.fetch.PendingTrapStallCycles         2883                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.PendingQuiesceStallCycles        14051                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus7.fetch.IcacheWaitRetryStallCycles          427                       # Number of stall cycles due to full MSHR
system.switch_cpus7.fetch.CacheLines         43949200                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes          948                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.ItlbSquashes             60                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     79107709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     1.880302                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.049972                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         5654139      7.15%      7.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1        31944653     40.38%     47.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         7725060      9.77%     57.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3        33783857     42.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     79107709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.311566                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               1.809640                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         5528437                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles     11279923                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         56135557                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles      5458982                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        704809                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      4467868                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred         1024                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     139088672                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts      3175946                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        704809                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        10422825                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        2493228                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      1998410                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         56623139                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles      6865297                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     135999032                       # Number of instructions processed by rename
system.switch_cpus7.rename.SquashedInsts      1493177                       # Number of squashed instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents      1644181                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents       2459715                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LQFullEvents         10012                       # Number of times rename has blocked due to LQ full
system.switch_cpus7.rename.SQFullEvents        706468                       # Number of times rename has blocked due to SQ full
system.switch_cpus7.rename.RenamedOperands    185974068                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    630331728                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    186640768                       # Number of integer rename lookups
system.switch_cpus7.rename.fp_rename_lookups          131                       # Number of floating rename lookups
system.switch_cpus7.rename.CommittedMaps    164365084                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        21608947                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        58924                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        55685                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts         10304317                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      6673543                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      4124125                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       612788                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       325168                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         134216358                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded       227299                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        124082072                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued      1621146                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     14831637                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     52082143                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved        26919                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     79107709                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     1.568521                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     0.844534                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     11689236     14.78%     14.78% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     17361338     21.95%     36.72% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     43662838     55.19%     91.92% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      6182812      7.82%     99.73% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       210803      0.27%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5          682      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     79107709                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu       36334995     89.78%     89.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult            26      0.00%     89.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     89.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     89.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     89.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     89.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     89.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     89.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     89.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     89.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     89.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     89.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     89.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     89.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     89.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     89.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     89.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     89.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     89.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     89.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     89.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     89.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     89.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     89.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     89.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     89.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     89.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     89.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead       2590316      6.40%     96.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite      1544250      3.82%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            1      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    113029823     91.09%     91.09% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       895045      0.72%     91.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     91.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     91.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     91.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     91.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     91.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     91.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     91.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     91.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     91.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     91.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     91.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     91.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     91.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     91.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     91.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     91.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     91.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     91.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     91.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     91.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     91.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     91.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     91.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc           33      0.00%     91.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     91.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     91.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     91.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      6848214      5.52%     97.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      3308956      2.67%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     124082072                       # Type of FU issued
system.switch_cpus7.iq.rate                  1.567783                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt           40469587                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.326152                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    369362117                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    149275683                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    123156235                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads          467                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes          178                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses          144                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     164551351                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses            307                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       656666                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       842624                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          548                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          570                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       867286                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads       276341                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked        24806                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        704809                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1643680                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        98376                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    134443819                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      6673543                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      4124125                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts       127805                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          5313                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents        89832                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          570                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       561433                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       241399                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       802832                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    123572510                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      6658807                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       495663                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  162                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             9941211                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        20475171                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           3282404                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            1.561345                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             123169426                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            123156379                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         95488450                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        257145572                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              1.556087                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371340                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitSquashedInsts     13417164                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls       200380                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       703715                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     77144185                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     1.550233                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.279770                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     14118575     18.30%     18.30% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     28987897     37.58%     55.88% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2     20907116     27.10%     82.98% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      7707229      9.99%     92.97% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3597689      4.66%     97.63% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       682073      0.88%     98.52% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       594926      0.77%     99.29% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        92454      0.12%     99.41% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       456226      0.59%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     77144185                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    115544908                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     119591479                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               9087758                       # Number of memory references committed
system.switch_cpus7.commit.loads              5830919                       # Number of loads committed
system.switch_cpus7.commit.membars              98778                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          19948065                       # Number of branches committed
system.switch_cpus7.commit.fp_insts               144                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        107254353                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      3133918                       # Number of function calls committed.
system.switch_cpus7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::IntAlu    109612570     91.66%     91.66% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::IntMult       891118      0.75%     92.40% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::IntDiv            0      0.00%     92.40% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatAdd            0      0.00%     92.40% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatCmp            0      0.00%     92.40% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatCvt            0      0.00%     92.40% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatMult            0      0.00%     92.40% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatDiv            0      0.00%     92.40% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatSqrt            0      0.00%     92.40% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdAdd            0      0.00%     92.40% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdAddAcc            0      0.00%     92.40% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdAlu            0      0.00%     92.40% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdCmp            0      0.00%     92.40% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdCvt            0      0.00%     92.40% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdMisc            0      0.00%     92.40% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdMult            0      0.00%     92.40% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdMultAcc            0      0.00%     92.40% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdShift            0      0.00%     92.40% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdShiftAcc            0      0.00%     92.40% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdSqrt            0      0.00%     92.40% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatAdd            0      0.00%     92.40% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatAlu            0      0.00%     92.40% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatCmp            0      0.00%     92.40% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatCvt            0      0.00%     92.40% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatDiv            0      0.00%     92.40% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatMisc           33      0.00%     92.40% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatMult            0      0.00%     92.40% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     92.40% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatSqrt            0      0.00%     92.40% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::MemRead      5830919      4.88%     97.28% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::MemWrite      3256839      2.72%    100.00% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::total    119591479                       # Class of committed instruction
system.switch_cpus7.commit.bw_lim_events       456226                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           209691017                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          267980554                       # The number of ROB writes
system.switch_cpus7.timesIdled                    989                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                  37194                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.quiesceCycles             3678569                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus7.committedInsts          115544903                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            119591474                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.cpi                      0.684971                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                0.684971                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      1.459916                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                1.459916                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       156084317                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       85595990                       # number of integer regfile writes
system.switch_cpus7.fp_regfile_reads               96                       # number of floating regfile reads
system.switch_cpus7.fp_regfile_writes             224                       # number of floating regfile writes
system.switch_cpus7.cc_regfile_reads        389368512                       # number of cc regfile reads
system.switch_cpus7.cc_regfile_writes        83417994                       # number of cc regfile writes
system.switch_cpus7.misc_regfile_reads      143485223                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes        104679                       # number of misc regfile writes
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.l2.prefetcher.prefetcher.num_hwpf_identified      1738886                       # number of hwpf identified
system.l2.prefetcher.prefetcher.num_hwpf_already_in_mshr        90240                       # number of hwpf that were already in mshr
system.l2.prefetcher.prefetcher.num_hwpf_already_in_cache      1312692                       # number of hwpf that were already in the cache
system.l2.prefetcher.prefetcher.num_hwpf_already_in_prefetcher       103552                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.prefetcher.num_hwpf_evicted           75                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.prefetcher.num_hwpf_removed_MSHR_hit        22958                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.prefetcher.num_hwpf_issued       209369                       # number of hwpf issued
system.l2.prefetcher.prefetcher.num_hwpf_span_page       498810                       # number of hwpf spanning a virtual page
system.l2.prefetcher.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.tags.replacements                    236866                       # number of replacements
system.l2.tags.tagsinuse                 32144.492496                       # Cycle average of tags in use
system.l2.tags.total_refs                      440799                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    269388                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.636298                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    10522.390630                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.dtb.walker    14.359559                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.itb.walker     1.186060                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    71.432106                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   653.748237                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.dtb.walker    44.979268                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.itb.walker     2.539981                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    43.908270                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1002.756148                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.dtb.walker     8.896749                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.itb.walker     0.926227                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst    28.300594                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   504.749185                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.dtb.walker    25.975879                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.itb.walker     2.915339                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    96.038395                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   812.607101                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.dtb.walker    42.100293                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.itb.walker     1.671529                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst   110.130503                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data   876.350791                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.dtb.walker    10.793792                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.itb.walker     3.361863                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst   838.891993                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data  2554.082861                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.dtb.walker     8.358657                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.itb.walker     0.615515                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst    44.187662                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data   404.790861                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.dtb.walker    11.333298                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.itb.walker     0.182897                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst    27.931013                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data  1148.326587                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher 12222.925941                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.itb.walker     0.105775                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         0.118961                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         0.044376                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.103565                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.070008                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst         0.098101                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data         0.060273                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.inst         0.108201                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.data         0.037455                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.321118                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.dtb.walker     0.000438                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.itb.walker     0.000036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.002180                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.019951                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.dtb.walker     0.001373                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.itb.walker     0.000078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.001340                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.030602                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.dtb.walker     0.000272                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.itb.walker     0.000028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.000864                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.015404                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.dtb.walker     0.000793                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.itb.walker     0.000089                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.002931                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.024799                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.dtb.walker     0.001285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.itb.walker     0.000051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.003361                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.026744                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.dtb.walker     0.000329                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.itb.walker     0.000103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.025601                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.077944                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.dtb.walker     0.000255                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.itb.walker     0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.001349                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.012353                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.dtb.walker     0.000346                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.itb.walker     0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.000852                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.035044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.373014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.itb.walker     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.inst        0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.980972                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         14210                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023           189                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         18123                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          350                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         5450                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         1997                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         6382                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2           81                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4           79                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          475                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5439                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2780                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         9403                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.433655                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.005768                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.553070                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5899870                       # Number of tag accesses
system.l2.tags.data_accesses                  5899870                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.dtb.walker        14295                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.itb.walker         1353                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.inst        19955                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         8378                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.dtb.walker        21990                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.itb.walker          524                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst         3140                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         9701                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.dtb.walker        14175                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.itb.walker          439                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst         2849                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         6854                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.dtb.walker        17504                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.itb.walker          785                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst         8376                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         8735                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.dtb.walker        18284                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.itb.walker          547                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst         7798                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         7686                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.dtb.walker         9747                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.itb.walker         2298                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst        90888                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        30240                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.dtb.walker        16896                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.itb.walker          424                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst         3636                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         7472                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.dtb.walker        17898                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.itb.walker          383                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst         3126                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         7499                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  363875                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           144265                       # number of Writeback hits
system.l2.Writeback_hits::total                144265                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data           89                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           65                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data           51                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus4.data          135                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus5.data           55                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus6.data           31                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus7.data           24                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  468                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data           19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data           13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus4.data            9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus5.data           21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus6.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus7.data            8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 84                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         6105                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         7494                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         3562                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data         5484                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data         4306                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data        15655                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data         3418                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data         3651                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 49675                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.dtb.walker        14295                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.itb.walker         1353                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.inst        19955                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        14483                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.dtb.walker        21990                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.itb.walker          524                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         3140                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        17195                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.dtb.walker        14175                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.itb.walker          439                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst         2849                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        10416                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.dtb.walker        17504                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.itb.walker          785                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         8376                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        14219                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.dtb.walker        18284                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.itb.walker          547                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst         7798                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        11992                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.dtb.walker         9747                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.itb.walker         2298                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst        90888                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        45895                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.dtb.walker        16896                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.itb.walker          424                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst         3636                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        10890                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.dtb.walker        17898                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.itb.walker          383                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst         3126                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        11150                       # number of demand (read+write) hits
system.l2.demand_hits::total                   413550                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.dtb.walker        14295                       # number of overall hits
system.l2.overall_hits::switch_cpus0.itb.walker         1353                       # number of overall hits
system.l2.overall_hits::switch_cpus0.inst        19955                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        14483                       # number of overall hits
system.l2.overall_hits::switch_cpus1.dtb.walker        21990                       # number of overall hits
system.l2.overall_hits::switch_cpus1.itb.walker          524                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         3140                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        17195                       # number of overall hits
system.l2.overall_hits::switch_cpus2.dtb.walker        14175                       # number of overall hits
system.l2.overall_hits::switch_cpus2.itb.walker          439                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst         2849                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        10416                       # number of overall hits
system.l2.overall_hits::switch_cpus3.dtb.walker        17504                       # number of overall hits
system.l2.overall_hits::switch_cpus3.itb.walker          785                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         8376                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        14219                       # number of overall hits
system.l2.overall_hits::switch_cpus4.dtb.walker        18284                       # number of overall hits
system.l2.overall_hits::switch_cpus4.itb.walker          547                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst         7798                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        11992                       # number of overall hits
system.l2.overall_hits::switch_cpus5.dtb.walker         9747                       # number of overall hits
system.l2.overall_hits::switch_cpus5.itb.walker         2298                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst        90888                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        45895                       # number of overall hits
system.l2.overall_hits::switch_cpus6.dtb.walker        16896                       # number of overall hits
system.l2.overall_hits::switch_cpus6.itb.walker          424                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst         3636                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        10890                       # number of overall hits
system.l2.overall_hits::switch_cpus7.dtb.walker        17898                       # number of overall hits
system.l2.overall_hits::switch_cpus7.itb.walker          383                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst         3126                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        11150                       # number of overall hits
system.l2.overall_hits::total                  413550                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.dtb.walker          380                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.itb.walker           57                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.inst         1465                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         5873                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.dtb.walker          512                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.itb.walker           17                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst          242                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         6908                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.dtb.walker          123                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.itb.walker            7                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst          190                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         3846                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.dtb.walker          352                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.itb.walker           32                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst         1065                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         6878                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.dtb.walker          436                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.itb.walker           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst          853                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         6081                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.dtb.walker          146                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.itb.walker           46                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst         6072                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data        15243                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.dtb.walker           96                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.itb.walker            7                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst          319                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         3458                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.dtb.walker           98                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.itb.walker            7                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst          141                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         5764                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.itb.walker            2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.inst                 4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.inst                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.inst                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.data                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 66750                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data          188                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           89                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           35                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           98                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus4.data          187                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data          823                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data           38                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data           61                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1519                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              103                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         8137                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data        15645                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         7942                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         7626                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data         7204                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data         1419                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data         7481                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data         7454                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu0.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu5.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               62911                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.dtb.walker          380                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.itb.walker           57                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.inst         1465                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        14010                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.dtb.walker          512                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.itb.walker           17                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          242                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        22553                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.dtb.walker          123                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.itb.walker            7                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst          190                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        11788                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.dtb.walker          352                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.itb.walker           32                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         1065                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        14504                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.dtb.walker          436                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.itb.walker           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst          853                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data        13285                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.dtb.walker          146                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.itb.walker           46                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst         6072                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data        16662                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.dtb.walker           96                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.itb.walker            7                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst          319                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data        10939                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.dtb.walker           98                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.itb.walker            7                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst          141                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data        13218                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.itb.walker            2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.inst                  4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                  3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst                  3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::total                 129661                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.dtb.walker          380                       # number of overall misses
system.l2.overall_misses::switch_cpus0.itb.walker           57                       # number of overall misses
system.l2.overall_misses::switch_cpus0.inst         1465                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        14010                       # number of overall misses
system.l2.overall_misses::switch_cpus1.dtb.walker          512                       # number of overall misses
system.l2.overall_misses::switch_cpus1.itb.walker           17                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          242                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        22553                       # number of overall misses
system.l2.overall_misses::switch_cpus2.dtb.walker          123                       # number of overall misses
system.l2.overall_misses::switch_cpus2.itb.walker            7                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst          190                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        11788                       # number of overall misses
system.l2.overall_misses::switch_cpus3.dtb.walker          352                       # number of overall misses
system.l2.overall_misses::switch_cpus3.itb.walker           32                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         1065                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        14504                       # number of overall misses
system.l2.overall_misses::switch_cpus4.dtb.walker          436                       # number of overall misses
system.l2.overall_misses::switch_cpus4.itb.walker           13                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst          853                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data        13285                       # number of overall misses
system.l2.overall_misses::switch_cpus5.dtb.walker          146                       # number of overall misses
system.l2.overall_misses::switch_cpus5.itb.walker           46                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst         6072                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data        16662                       # number of overall misses
system.l2.overall_misses::switch_cpus6.dtb.walker           96                       # number of overall misses
system.l2.overall_misses::switch_cpus6.itb.walker            7                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst          319                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data        10939                       # number of overall misses
system.l2.overall_misses::switch_cpus7.dtb.walker           98                       # number of overall misses
system.l2.overall_misses::switch_cpus7.itb.walker            7                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst          141                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data        13218                       # number of overall misses
system.l2.overall_misses::cpu0.itb.walker            2                       # number of overall misses
system.l2.overall_misses::cpu0.inst                 4                       # number of overall misses
system.l2.overall_misses::cpu0.data                 3                       # number of overall misses
system.l2.overall_misses::cpu3.inst                 3                       # number of overall misses
system.l2.overall_misses::cpu3.data                 2                       # number of overall misses
system.l2.overall_misses::cpu4.inst                 3                       # number of overall misses
system.l2.overall_misses::cpu4.data                 3                       # number of overall misses
system.l2.overall_misses::cpu5.inst                 2                       # number of overall misses
system.l2.overall_misses::cpu5.data                 4                       # number of overall misses
system.l2.overall_misses::total                129661                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.dtb.walker     58028902                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.itb.walker      6766493                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.inst    149573178                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    674800593                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.dtb.walker     66639928                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.itb.walker      1948000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst     26083990                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    719311397                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.dtb.walker     16712235                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.itb.walker       945500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst     22417239                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    461117113                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.dtb.walker     49532932                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.itb.walker      4205247                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst    118453669                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    790123193                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.dtb.walker     63670643                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.itb.walker      1841998                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst     85147433                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    677953727                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.dtb.walker     15795980                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.itb.walker      4649998                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst    605207649                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   1455709295                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.dtb.walker     14325488                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.itb.walker       902250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst     38689485                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    425692618                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.dtb.walker     12009486                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.itb.walker       994250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst     15730994                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    634108123                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      7219089026                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       521490                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data       472490                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data       206498                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data       812491                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus4.data       634487                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus5.data       512472                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus6.data       194998                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus7.data       255493                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3610419                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data        55499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data        62999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data        47998                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus4.data        30498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus5.data        29999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus6.data       147999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus7.data        75500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       450492                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data   1247880801                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data   2105415732                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data   1256443979                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data   1193388849                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus4.data   1147820607                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus5.data    115514181                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus6.data   1181601780                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus7.data   1177330617                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9425396546                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.dtb.walker     58028902                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.itb.walker      6766493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    149573178                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1922681394                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.dtb.walker     66639928                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.itb.walker      1948000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst     26083990                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2824727129                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.dtb.walker     16712235                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.itb.walker       945500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst     22417239                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1717561092                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.dtb.walker     49532932                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.itb.walker      4205247                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst    118453669                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   1983512042                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.dtb.walker     63670643                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.itb.walker      1841998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst     85147433                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   1825774334                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.dtb.walker     15795980                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.itb.walker      4649998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst    605207649                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   1571223476                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.dtb.walker     14325488                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.itb.walker       902250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst     38689485                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   1607294398                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.dtb.walker     12009486                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.itb.walker       994250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst     15730994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   1811438740                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      16644485572                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.dtb.walker     58028902                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.itb.walker      6766493                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    149573178                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1922681394                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.dtb.walker     66639928                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.itb.walker      1948000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst     26083990                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2824727129                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.dtb.walker     16712235                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.itb.walker       945500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst     22417239                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1717561092                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.dtb.walker     49532932                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.itb.walker      4205247                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst    118453669                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   1983512042                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.dtb.walker     63670643                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.itb.walker      1841998                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst     85147433                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   1825774334                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.dtb.walker     15795980                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.itb.walker      4649998                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst    605207649                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   1571223476                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.dtb.walker     14325488                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.itb.walker       902250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst     38689485                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   1607294398                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.dtb.walker     12009486                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.itb.walker       994250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst     15730994                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   1811438740                       # number of overall miss cycles
system.l2.overall_miss_latency::total     16644485572                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.dtb.walker        14675                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.itb.walker         1410                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.inst        21420                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        14251                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.dtb.walker        22502                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.itb.walker          541                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst         3382                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        16609                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.dtb.walker        14298                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.itb.walker          446                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst         3039                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        10700                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.dtb.walker        17856                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.itb.walker          817                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         9441                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        15613                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.dtb.walker        18720                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.itb.walker          560                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst         8651                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        13767                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.dtb.walker         9893                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.itb.walker         2344                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst        96960                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        45483                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.dtb.walker        16992                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.itb.walker          431                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst         3955                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        10930                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.dtb.walker        17996                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.itb.walker          390                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst         3267                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        13263                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.itb.walker            2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.inst               4                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data               2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst               3                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data               2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.inst               3                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.data               2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.inst               2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.data               3                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              430625                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       144265                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            144265                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          277                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data          154                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           53                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data          149                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data          322                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data          878                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data           69                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data           85                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1987                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           41                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data           30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            187                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data        14242                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data        23139                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        11504                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data        13110                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data        11510                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data        17074                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data        10899                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data        11105                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu5.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            112586                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.dtb.walker        14675                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.itb.walker         1410                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst        21420                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        28493                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.dtb.walker        22502                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.itb.walker          541                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         3382                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        39748                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.dtb.walker        14298                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.itb.walker          446                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst         3039                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        22204                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.dtb.walker        17856                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.itb.walker          817                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         9441                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        28723                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.dtb.walker        18720                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.itb.walker          560                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst         8651                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        25277                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.dtb.walker         9893                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.itb.walker         2344                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst        96960                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        62557                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.dtb.walker        16992                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.itb.walker          431                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst         3955                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        21829                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.dtb.walker        17996                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.itb.walker          390                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst         3267                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        24368                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.itb.walker            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.inst                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               543211                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.dtb.walker        14675                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.itb.walker         1410                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst        21420                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        28493                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.dtb.walker        22502                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.itb.walker          541                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         3382                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        39748                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.dtb.walker        14298                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.itb.walker          446                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst         3039                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        22204                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.dtb.walker        17856                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.itb.walker          817                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         9441                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        28723                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.dtb.walker        18720                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.itb.walker          560                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst         8651                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        25277                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.dtb.walker         9893                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.itb.walker         2344                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst        96960                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        62557                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.dtb.walker        16992                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.itb.walker          431                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst         3955                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        21829                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.dtb.walker        17996                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.itb.walker          390                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst         3267                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        24368                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.itb.walker            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.inst               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              543211                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.dtb.walker     0.025894                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.itb.walker     0.040426                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.068394                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.412111                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.dtb.walker     0.022754                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.itb.walker     0.031423                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.071555                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.415919                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.dtb.walker     0.008603                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.itb.walker     0.015695                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.062521                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.359439                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.dtb.walker     0.019713                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.itb.walker     0.039168                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.112806                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.440530                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.dtb.walker     0.023291                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.itb.walker     0.023214                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.098601                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.441708                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.dtb.walker     0.014758                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.itb.walker     0.019625                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.062624                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.335136                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.dtb.walker     0.005650                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.itb.walker     0.016241                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.080657                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.316377                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.dtb.walker     0.005446                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.itb.walker     0.017949                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.043159                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.434592                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.itb.walker            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.inst              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.inst              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.data              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.inst              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.data              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.155007                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.678700                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.577922                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.660377                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.657718                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data     0.580745                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data     0.937358                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data     0.550725                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data     0.717647                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.764469                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.536585                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.695652                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.818182                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.480000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data     0.625000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data     0.300000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data     0.705882                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.550802                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.571338                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.676131                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.690369                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.581693                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.625891                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.083109                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.686393                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data     0.671229                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu5.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.558782                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.dtb.walker     0.025894                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.itb.walker     0.040426                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.068394                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.491700                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.dtb.walker     0.022754                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.itb.walker     0.031423                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.071555                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.567400                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.dtb.walker     0.008603                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.itb.walker     0.015695                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.062521                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.530895                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.dtb.walker     0.019713                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.itb.walker     0.039168                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.112806                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.504961                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.dtb.walker     0.023291                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.itb.walker     0.023214                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.098601                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.525577                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.dtb.walker     0.014758                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.itb.walker     0.019625                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.062624                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.266349                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.dtb.walker     0.005650                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.itb.walker     0.016241                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.080657                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.501122                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.dtb.walker     0.005446                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.itb.walker     0.017949                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.043159                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.542433                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.itb.walker            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.238694                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.dtb.walker     0.025894                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.itb.walker     0.040426                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.068394                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.491700                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.dtb.walker     0.022754                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.itb.walker     0.031423                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.071555                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.567400                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.dtb.walker     0.008603                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.itb.walker     0.015695                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.062521                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.530895                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.dtb.walker     0.019713                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.itb.walker     0.039168                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.112806                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.504961                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.dtb.walker     0.023291                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.itb.walker     0.023214                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.098601                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.525577                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.dtb.walker     0.014758                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.itb.walker     0.019625                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.062624                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.266349                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.dtb.walker     0.005650                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.itb.walker     0.016241                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.080657                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.501122                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.dtb.walker     0.005446                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.itb.walker     0.017949                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.043159                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.542433                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.itb.walker            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.238694                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.dtb.walker 152707.636842                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.itb.walker 118710.403509                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 102097.732423                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 114898.789886                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.dtb.walker 130156.109375                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.itb.walker 114588.235294                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 107785.082645                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 104127.301245                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.dtb.walker 135871.829268                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.itb.walker 135071.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 117985.468421                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 119895.245190                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.dtb.walker 140718.556818                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.itb.walker 131413.968750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 111224.102347                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 114876.881797                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.dtb.walker 146033.584862                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.itb.walker 141692.153846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 99821.140680                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 111487.210492                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.dtb.walker 108191.643836                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.itb.walker 101086.913043                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 99671.878953                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 95500.183363                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.dtb.walker 149223.833333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.itb.walker 128892.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 121283.652038                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 123103.706767                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.dtb.walker 122545.775510                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.itb.walker 142035.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 111567.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 110011.818702                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 108151.146457                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  2773.882979                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  5308.876404                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  5899.942857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  8290.724490                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus4.data  3392.978610                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus5.data   622.687728                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus6.data  5131.526316                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus7.data  4188.409836                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2376.839368                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  2522.681818                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  3937.437500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data  5333.111111                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus4.data  2033.200000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus5.data  3333.222222                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus6.data 12333.250000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus7.data  9437.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4373.708738                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 153358.830159                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 134574.351678                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 158202.465248                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 156489.489772                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus4.data 159331.011521                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus5.data 81405.342495                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus6.data 157947.036492                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus7.data 157946.151999                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 149821.121044                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.dtb.walker 152707.636842                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.itb.walker 118710.403509                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 102097.732423                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 137236.359315                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.dtb.walker 130156.109375                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.itb.walker 114588.235294                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 107785.082645                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 125248.398395                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.dtb.walker 135871.829268                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.itb.walker 135071.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 117985.468421                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 145704.198507                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.dtb.walker 140718.556818                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.itb.walker 131413.968750                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 111224.102347                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 136756.208081                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.dtb.walker 146033.584862                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.itb.walker 141692.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 99821.140680                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 137431.263380                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.dtb.walker 108191.643836                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.itb.walker 101086.913043                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 99671.878953                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 94299.812508                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.dtb.walker 149223.833333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.itb.walker 128892.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 121283.652038                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 146932.479934                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.dtb.walker 122545.775510                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.itb.walker 142035.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 111567.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 137043.330307                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 128369.251911                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.dtb.walker 152707.636842                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.itb.walker 118710.403509                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 102097.732423                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 137236.359315                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.dtb.walker 130156.109375                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.itb.walker 114588.235294                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 107785.082645                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 125248.398395                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.dtb.walker 135871.829268                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.itb.walker 135071.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 117985.468421                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 145704.198507                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.dtb.walker 140718.556818                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.itb.walker 131413.968750                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 111224.102347                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 136756.208081                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.dtb.walker 146033.584862                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.itb.walker 141692.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 99821.140680                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 137431.263380                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.dtb.walker 108191.643836                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.itb.walker 101086.913043                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 99671.878953                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 94299.812508                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.dtb.walker 149223.833333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.itb.walker 128892.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 121283.652038                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 146932.479934                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.dtb.walker 122545.775510                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.itb.walker 142035.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 111567.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 137043.330307                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 128369.251911                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1687110                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets              922                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    107641                       # number of cycles access was blocked
system.l2.blocked::no_targets                       7                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      15.673489                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   131.714286                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               103352                       # number of writebacks
system.l2.writebacks::total                    103352                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.dtb.walker           24                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.itb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.inst          326                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data           55                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.dtb.walker           24                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.itb.walker            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst           40                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data           50                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.dtb.walker           19                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst           54                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data           40                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.dtb.walker           29                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.itb.walker            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst          220                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data          162                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus4.dtb.walker           20                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus4.itb.walker            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus4.inst          130                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus4.data          154                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus5.dtb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus5.itb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus5.inst         1330                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus5.data          222                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus6.dtb.walker           18                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus6.itb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus6.inst           71                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus6.data           43                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus7.dtb.walker           13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus7.itb.walker            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus7.inst           54                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus7.data           47                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total               3158                       # number of ReadReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus0.data          682                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus1.data         2305                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus2.data          693                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus3.data          635                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus4.data          582                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus5.data          208                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus6.data          690                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus7.data          545                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             6340                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.dtb.walker           24                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.itb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst          326                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data          737                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.dtb.walker           24                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.itb.walker            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst           40                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data         2355                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.dtb.walker           19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst           54                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data          733                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.dtb.walker           29                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.itb.walker            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst          220                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data          797                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus4.dtb.walker           20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus4.itb.walker            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus4.inst          130                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus4.data          736                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus5.dtb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus5.itb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus5.inst         1330                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus5.data          430                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus6.dtb.walker           18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus6.itb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus6.inst           71                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus6.data          733                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus7.dtb.walker           13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus7.itb.walker            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus7.inst           54                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus7.data          592                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                9498                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.dtb.walker           24                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.itb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst          326                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data          737                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.dtb.walker           24                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.itb.walker            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst           40                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data         2355                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.dtb.walker           19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst           54                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data          733                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.dtb.walker           29                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.itb.walker            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst          220                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data          797                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus4.dtb.walker           20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus4.itb.walker            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus4.inst          130                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus4.data          736                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus5.dtb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus5.itb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus5.inst         1330                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus5.data          430                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus6.dtb.walker           18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus6.itb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus6.inst           71                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus6.data          733                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus7.dtb.walker           13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus7.itb.walker            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus7.inst           54                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus7.data          592                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               9498                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.dtb.walker          356                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.itb.walker           56                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         1139                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         5818                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.dtb.walker          488                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.itb.walker           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst          202                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         6858                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.dtb.walker          104                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.itb.walker            7                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst          136                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         3806                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.dtb.walker          323                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.itb.walker           29                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst          845                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         6716                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.dtb.walker          416                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.itb.walker           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst          723                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         5927                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.dtb.walker          145                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.itb.walker           45                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst         4742                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data        15021                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.dtb.walker           78                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.itb.walker            6                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst          248                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         3415                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.dtb.walker           85                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.itb.walker            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           87                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         5717                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            63569                       # number of ReadReq MSHR misses
system.l2.HardPFReq_mshr_misses::l2.prefetcher       209369                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         209369                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data          188                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data           89                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data           35                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data           98                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus4.data          187                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus5.data          823                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus6.data           38                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus7.data           61                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1519                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data           22                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus4.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus5.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus6.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus7.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          103                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data         7455                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data        13340                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data         7249                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data         6991                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus4.data         6622                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus5.data         1211                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus6.data         6791                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus7.data         6909                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          56568                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.dtb.walker          356                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.itb.walker           56                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         1139                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        13273                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.dtb.walker          488                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.itb.walker           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst          202                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        20198                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.dtb.walker          104                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.itb.walker            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst          136                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        11055                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.dtb.walker          323                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.itb.walker           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst          845                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        13707                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.dtb.walker          416                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.itb.walker           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst          723                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data        12549                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.dtb.walker          145                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.itb.walker           45                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst         4742                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data        16232                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.dtb.walker           78                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.itb.walker            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst          248                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data        10206                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.dtb.walker           85                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.itb.walker            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           87                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data        12626                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            120137                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.dtb.walker          356                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.itb.walker           56                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         1139                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        13273                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.dtb.walker          488                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.itb.walker           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst          202                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        20198                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.dtb.walker          104                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.itb.walker            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst          136                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        11055                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.dtb.walker          323                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.itb.walker           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst          845                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        13707                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.dtb.walker          416                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.itb.walker           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst          723                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data        12549                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.dtb.walker          145                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.itb.walker           45                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst         4742                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data        16232                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.dtb.walker           78                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.itb.walker            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst          248                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data        10206                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.dtb.walker           85                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.itb.walker            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           87                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data        12626                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       209369                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           329506                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.dtb.walker     52614662                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.itb.walker      5871493                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst    116121706                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    623094114                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.dtb.walker     60645684                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.itb.walker      1247500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst     20747992                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    658838416                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.dtb.walker     13876736                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.itb.walker       885500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst     15883743                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    426276637                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.dtb.walker     42508940                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.itb.walker      3312247                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst     93032210                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    720724778                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.dtb.walker     57871656                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.itb.walker      1164498                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst     69736214                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data    614488809                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.dtb.walker     14519734                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.itb.walker      4208748                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst    474471746                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data   1315121078                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.dtb.walker     12103988                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.itb.walker       426750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst     29922242                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    393961897                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.dtb.walker      9967239                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.itb.walker       360250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      9487248                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data    582425404                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   6445919859                       # number of ReadReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher  18343886542                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  18343886542                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data      2871622                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data      1808539                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data       771015                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data      2238296                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus4.data      2815626                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus5.data      8222210                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus6.data      1001013                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus7.data      1344776                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     21073097                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data       290014                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data       343005                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data       256503                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data       239005                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus4.data       310007                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus5.data        61008                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus6.data       297505                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus7.data       112004                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1909051                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data   1131784076                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data   1803745230                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data   1140781508                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data   1084640400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus4.data   1045558624                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus5.data     85972723                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus6.data   1070627064                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus7.data   1075744874                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8438854499                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.dtb.walker     52614662                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.itb.walker      5871493                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst    116121706                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1754878190                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.dtb.walker     60645684                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.itb.walker      1247500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst     20747992                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   2462583646                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.dtb.walker     13876736                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.itb.walker       885500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst     15883743                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1567058145                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.dtb.walker     42508940                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.itb.walker      3312247                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst     93032210                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1805365178                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.dtb.walker     57871656                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.itb.walker      1164498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst     69736214                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data   1660047433                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.dtb.walker     14519734                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.itb.walker      4208748                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst    474471746                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data   1401093801                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.dtb.walker     12103988                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.itb.walker       426750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst     29922242                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data   1464588961                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.dtb.walker      9967239                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.itb.walker       360250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      9487248                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data   1658170278                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14884774358                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.dtb.walker     52614662                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.itb.walker      5871493                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst    116121706                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1754878190                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.dtb.walker     60645684                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.itb.walker      1247500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst     20747992                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   2462583646                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.dtb.walker     13876736                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.itb.walker       885500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst     15883743                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1567058145                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.dtb.walker     42508940                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.itb.walker      3312247                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst     93032210                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1805365178                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.dtb.walker     57871656                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.itb.walker      1164498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst     69736214                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data   1660047433                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.dtb.walker     14519734                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.itb.walker      4208748                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst    474471746                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data   1401093801                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.dtb.walker     12103988                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.itb.walker       426750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst     29922242                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data   1464588961                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.dtb.walker      9967239                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.itb.walker       360250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      9487248                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data   1658170278                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher  18343886542                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  33228660900                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data      3109500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus1.data       426001                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data       454000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data       704003                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus4.data       653000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus5.data       483001                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus6.data       578502                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus7.data       589500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total      6997507                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     13969500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       365500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data       254500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data       512001                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus4.data       512500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus5.data       350000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus6.data       336000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus7.data       340502                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     16640503                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data     17079000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data       791501                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data       708500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data      1216004                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus4.data      1165500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus5.data       833001                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus6.data       914502                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus7.data       930002                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     23638010                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.dtb.walker     0.024259                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.itb.walker     0.039716                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.053175                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.408252                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.dtb.walker     0.021687                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.itb.walker     0.027726                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.059728                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.412909                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.dtb.walker     0.007274                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.itb.walker     0.015695                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.044752                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.355701                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.dtb.walker     0.018089                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.itb.walker     0.035496                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.089503                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.430154                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.dtb.walker     0.022222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.itb.walker     0.019643                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.083574                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.430522                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.dtb.walker     0.014657                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.itb.walker     0.019198                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.048907                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.330255                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.dtb.walker     0.004590                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.itb.walker     0.013921                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.062705                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.312443                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.dtb.walker     0.004723                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.itb.walker     0.012821                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.026630                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.431049                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.147620                       # mshr miss rate for ReadReq accesses
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.678700                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.577922                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.660377                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.657718                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus4.data     0.580745                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus5.data     0.937358                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus6.data     0.550725                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus7.data     0.717647                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.764469                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.536585                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.695652                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.818182                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.480000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus4.data     0.625000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus5.data     0.300000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus6.data     0.705882                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus7.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.550802                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.523452                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.576516                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.630129                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.533257                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.575326                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.070927                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.623085                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.622152                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.502443                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.dtb.walker     0.024259                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.itb.walker     0.039716                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.053175                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.465834                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.dtb.walker     0.021687                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.itb.walker     0.027726                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.059728                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.508151                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.dtb.walker     0.007274                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.itb.walker     0.015695                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.044752                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.497883                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.dtb.walker     0.018089                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.itb.walker     0.035496                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.089503                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.477213                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.dtb.walker     0.022222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.itb.walker     0.019643                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.083574                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.496459                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.dtb.walker     0.014657                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.itb.walker     0.019198                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.048907                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.259475                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.dtb.walker     0.004590                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.itb.walker     0.013921                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.062705                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.467543                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.dtb.walker     0.004723                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.itb.walker     0.012821                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.026630                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.518139                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.221161                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.dtb.walker     0.024259                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.itb.walker     0.039716                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.053175                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.465834                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.dtb.walker     0.021687                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.itb.walker     0.027726                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.059728                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.508151                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.dtb.walker     0.007274                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.itb.walker     0.015695                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.044752                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.497883                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.dtb.walker     0.018089                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.itb.walker     0.035496                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.089503                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.477213                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.dtb.walker     0.022222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.itb.walker     0.019643                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.083574                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.496459                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.dtb.walker     0.014657                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.itb.walker     0.019198                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.048907                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.259475                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.dtb.walker     0.004590                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.itb.walker     0.013921                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.062705                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.467543                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.dtb.walker     0.004723                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.itb.walker     0.012821                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.026630                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.518139                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.606589                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.dtb.walker 147793.994382                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.itb.walker 104848.089286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 101950.575944                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 107097.647645                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.dtb.walker 124273.942623                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.itb.walker 83166.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 102712.831683                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 96068.593759                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.dtb.walker 133430.153846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.itb.walker       126500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 116792.227941                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 112001.218339                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.dtb.walker 131606.625387                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.itb.walker 114215.413793                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 110097.289941                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 107314.588743                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.dtb.walker 139114.557692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.itb.walker 105863.454545                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 96453.961272                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 103676.195208                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.dtb.walker 100136.096552                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.itb.walker 93527.733333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 100057.306200                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 87552.165502                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.dtb.walker 155179.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.itb.walker        71125                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 120654.201613                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 115362.195315                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.dtb.walker 117261.635294                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.itb.walker        72050                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 109048.827586                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 101876.054574                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 101400.365886                       # average ReadReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 87615.103201                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 87615.103201                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 15274.585106                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 20320.662921                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data        22029                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 22839.755102                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus4.data 15056.823529                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus5.data  9990.534629                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus6.data 26342.447368                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus7.data 22045.508197                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 13873.006583                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 13182.454545                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 21437.812500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 28500.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 19917.083333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus4.data 20667.133333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus5.data  6778.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus6.data 24792.083333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus7.data 14000.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18534.475728                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 151815.436083                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 135213.285607                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 157370.879845                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 155148.104706                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data 157891.667774                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data 70993.165153                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 157653.815933                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data 155701.964684                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 149180.711692                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.dtb.walker 147793.994382                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.itb.walker 104848.089286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 101950.575944                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 132214.133203                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.dtb.walker 124273.942623                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.itb.walker 83166.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 102712.831683                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 121922.152985                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.dtb.walker 133430.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.itb.walker       126500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 116792.227941                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 141751.075984                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.dtb.walker 131606.625387                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.itb.walker 114215.413793                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 110097.289941                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 131711.182462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.dtb.walker 139114.557692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.itb.walker 105863.454545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 96453.961272                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 132285.236513                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.dtb.walker 100136.096552                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.itb.walker 93527.733333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 100057.306200                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 86316.769406                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.dtb.walker 155179.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.itb.walker        71125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 120654.201613                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 143502.739663                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.dtb.walker 117261.635294                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.itb.walker        72050                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 109048.827586                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 131329.817678                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 123898.335717                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.dtb.walker 147793.994382                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.itb.walker 104848.089286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 101950.575944                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 132214.133203                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.dtb.walker 124273.942623                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.itb.walker 83166.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 102712.831683                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 121922.152985                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.dtb.walker 133430.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.itb.walker       126500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 116792.227941                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 141751.075984                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.dtb.walker 131606.625387                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.itb.walker 114215.413793                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 110097.289941                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 131711.182462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.dtb.walker 139114.557692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.itb.walker 105863.454545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 96453.961272                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 132285.236513                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.dtb.walker 100136.096552                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.itb.walker 93527.733333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 100057.306200                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 86316.769406                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.dtb.walker 155179.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.itb.walker        71125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 120654.201613                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 143502.739663                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.dtb.walker 117261.635294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.itb.walker        72050                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 109048.827586                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 131329.817678                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 87615.103201                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 100843.872039                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.iobus.trans_dist::ReadReq                   11                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  11                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  64                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 64                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          150                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          150                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     150                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio          150                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          150                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      150                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               139000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               86000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           2                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          8                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                      64                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       2                       # DTB read accesses
system.cpu0.dtb.write_accesses                      8                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                               10                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                           10                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                          10                       # ITB inst hits
system.cpu0.itb.inst_misses                         1                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                      49                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                      11                       # ITB inst accesses
system.cpu0.itb.hits                               10                       # DTB hits
system.cpu0.itb.misses                              1                       # DTB misses
system.cpu0.itb.accesses                           11                       # DTB accesses
system.cpu0.numCycles                              20                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                         11                       # Number of instructions committed
system.cpu0.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                   19                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          3                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                          19                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                 34                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads                  60                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu0.num_mem_refs                           10                       # number of memory refs
system.cpu0.num_load_insts                          2                       # Number of load instructions
system.cpu0.num_store_insts                         8                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                        20                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.Branches                                4                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       10     50.00%     50.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       2     10.00%     60.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      8     40.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        20                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     155                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements            20912                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.459527                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           43923380                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            21424                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          2050.195108                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     3382708319500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.450571                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.008956                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.998927                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000017                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998944                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          509                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         87913006                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        87913006                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     43923373                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::cpu0.inst            7                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       43923380                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     43923373                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::cpu0.inst            7                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        43923380                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     43923373                       # number of overall hits
system.cpu0.icache.overall_hits::cpu0.inst            7                       # number of overall hits
system.cpu0.icache.overall_hits::total       43923380                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        22407                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::cpu0.inst            4                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        22411                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        22407                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::cpu0.inst            4                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         22411                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        22407                       # number of overall misses
system.cpu0.icache.overall_misses::cpu0.inst            4                       # number of overall misses
system.cpu0.icache.overall_misses::total        22411                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    362737438                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    362737438                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    362737438                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    362737438                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    362737438                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    362737438                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     43945780                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::cpu0.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     43945791                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     43945780                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::cpu0.inst           11                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     43945791                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     43945780                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst           11                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     43945791                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000510                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.363636                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000510                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000510                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.363636                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000510                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000510                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.363636                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000510                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 16188.576695                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 16185.687296                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 16188.576695                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 16185.687296                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 16188.576695                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 16185.687296                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        43324                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             2643                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    16.391979                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst          987                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          987                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst          987                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          987                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst          987                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          987                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst        21420                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        21420                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst        21420                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        21420                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst        21420                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        21420                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    305250327                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    305250327                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    305250327                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    305250327                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    305250327                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    305250327                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000487                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000487                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000487                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000487                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000487                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000487                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 14250.715546                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14250.715546                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 14250.715546                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14250.715546                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 14250.715546                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 14250.715546                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements            26760                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          966.483277                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8097638                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            27751                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           291.796260                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     3383934485000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   966.456022                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::cpu0.data     0.027255                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.943805                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.000027                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.943831                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          991                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          808                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          138                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.967773                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         16398310                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        16398310                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      4984118                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        4984118                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      3061965                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data            7                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3061972                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus0.data         2308                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total         2308                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        24134                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        24134                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        23747                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        23747                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      8046083                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::cpu0.data            7                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8046090                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      8048391                       # number of overall hits
system.cpu0.dcache.overall_hits::cpu0.data            7                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8048398                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        24852                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        24854                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        59597                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        59598                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::switch_cpus0.data          976                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          976                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          401                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          401                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          669                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          669                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        84449                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         84452                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        85425                       # number of overall misses
system.cpu0.dcache.overall_misses::cpu0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::total        85428                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1473485259                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1473485259                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   4180999171                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   4180999171                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data     13927997                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     13927997                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data      5820013                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      5820013                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data       142500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       142500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   5654484430                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5654484430                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   5654484430                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5654484430                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      5008970                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::cpu0.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      5008972                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      3121562                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data            8                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3121570                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus0.data         3284                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         3284                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        24535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        24535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        24416                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        24416                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      8130532                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::cpu0.data           10                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      8130542                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      8133816                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data           10                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      8133826                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.004961                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.004962                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.019092                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.125000                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.019092                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::switch_cpus0.data     0.297199                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.297199                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.016344                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.016344                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.027400                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.027400                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010387                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.300000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010387                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010502                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.300000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010503                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 59290.409585                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 59285.638489                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 70154.524070                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 70153.346941                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 34733.159601                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 34733.159601                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  8699.571001                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8699.571001                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 66957.387654                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 66955.009118                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 66192.384314                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 66190.059816                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       219837                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       294869                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             2173                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4620                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs   101.167510                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    63.824459                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        15851                       # number of writebacks
system.cpu0.dcache.writebacks::total            15851                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8723                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8723                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data        41941                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        41941                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data          302                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          302                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        50664                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        50664                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        50664                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        50664                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        16129                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        16129                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data        17656                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        17656                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::switch_cpus0.data          925                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          925                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data           99                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           99                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data          669                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          669                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        33785                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        33785                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        34710                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        34710                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    743028402                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    743028402                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data   2025835241                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2025835241                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::switch_cpus0.data     60222254                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     60222254                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      3083253                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3083253                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data      4488987                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      4488987                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data       134500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       134500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2768863643                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2768863643                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2829085897                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2829085897                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data      3561500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total      3561500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     14729499                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     14729499                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data     18290999                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     18290999                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003220                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003220                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.005656                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.005656                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::switch_cpus0.data     0.281669                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.281669                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.004035                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004035                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.027400                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.027400                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004155                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004155                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004267                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004267                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 46067.853060                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 46067.853060                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 114739.195797                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 114739.195797                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus0.data 65105.139459                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 65105.139459                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 31143.969697                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31143.969697                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  6709.995516                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6709.995516                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 81955.413438                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 81955.413438                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 81506.364074                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 81506.364074                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       9                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       6                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     179                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements             2885                       # number of replacements
system.cpu1.icache.tags.tagsinuse          488.909794                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           45783553                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3382                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         13537.419574                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   488.909794                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.954902                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.954902                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          102                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          395                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         91577713                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        91577713                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     45783553                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       45783553                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     45783553                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        45783553                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     45783553                       # number of overall hits
system.cpu1.icache.overall_hits::total       45783553                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         3612                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3612                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         3612                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3612                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         3612                       # number of overall misses
system.cpu1.icache.overall_misses::total         3612                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     79234058                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     79234058                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     79234058                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     79234058                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     79234058                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     79234058                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     45787165                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     45787165                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     45787165                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     45787165                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     45787165                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     45787165                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000079                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000079                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000079                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000079                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000079                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000079                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 21936.339424                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 21936.339424                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 21936.339424                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 21936.339424                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 21936.339424                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 21936.339424                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         7759                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs              338                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    22.955621                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          229                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          229                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          229                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          229                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          229                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          229                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst         3383                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3383                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst         3383                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3383                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst         3383                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3383                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     65801388                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     65801388                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     65801388                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     65801388                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     65801388                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     65801388                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000074                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000074                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000074                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000074                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000074                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 19450.602424                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 19450.602424                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 19450.602424                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 19450.602424                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 19450.602424                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 19450.602424                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements            38981                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          987.107493                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            8635682                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            40000                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           215.892050                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     3384765791000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   987.107493                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.963972                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.963972                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1019                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           93                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          551                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          369                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.995117                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         17501267                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        17501267                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      5375278                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        5375278                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3194653                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3194653                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::switch_cpus1.data          183                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          183                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        31702                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        31702                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        31435                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        31435                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      8569931                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8569931                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      8570114                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8570114                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        30668                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        30668                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        63603                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        63603                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::switch_cpus1.data          162                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total          162                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          207                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          207                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          401                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          401                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        94271                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         94271                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        94433                       # number of overall misses
system.cpu1.dcache.overall_misses::total        94433                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1726656907                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1726656907                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data   5928224017                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   5928224017                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data      6025997                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6025997                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data      4564003                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      4564003                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data       175000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       175000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7654880924                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7654880924                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7654880924                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7654880924                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      5405946                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5405946                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3258256                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3258256                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::switch_cpus1.data          345                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          345                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        31909                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        31909                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        31836                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        31836                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      8664202                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      8664202                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      8664547                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      8664547                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.005673                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.005673                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.019521                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.019521                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::switch_cpus1.data     0.469565                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.469565                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.006487                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.006487                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.012596                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.012596                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010881                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010881                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010899                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010899                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 56301.581681                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 56301.581681                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 93206.672909                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 93206.672909                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 29111.096618                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 29111.096618                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data 11381.553616                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 11381.553616                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 81200.803259                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 81200.803259                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 81061.503119                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 81061.503119                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       380859                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       317070                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             4325                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2356                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    88.059884                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   134.579796                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        25352                       # number of writebacks
system.cpu1.dcache.writebacks::total            25352                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        11634                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        11634                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data        36217                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        36217                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data          164                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          164                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        47851                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        47851                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        47851                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        47851                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        19034                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        19034                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data        27386                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        27386                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::switch_cpus1.data          160                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total          160                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data           43                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           43                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data          401                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          401                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        46420                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        46420                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        46580                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        46580                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    856830457                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    856830457                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data   3080853431                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3080853431                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::switch_cpus1.data      3933002                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      3933002                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data      1480001                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1480001                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data      3770997                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      3770997                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data       163000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       163000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3937683888                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3937683888                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3941616890                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3941616890                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus1.data       611999                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       611999                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       520000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       520000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data      1131999                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      1131999                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003521                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003521                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.008405                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.008405                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::switch_cpus1.data     0.463768                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.463768                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.001348                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.001348                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.012596                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.012596                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.005358                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005358                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.005376                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005376                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 45015.785279                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 45015.785279                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 112497.386657                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 112497.386657                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus1.data 24581.262500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 24581.262500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 34418.627907                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34418.627907                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  9403.982544                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9403.982544                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 84827.313399                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84827.313399                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 84620.371189                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84620.371189                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     225                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements             2532                       # number of replacements
system.cpu2.icache.tags.tagsinuse          501.730783                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           44424552                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             3039                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         14618.148075                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   501.730783                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.979943                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.979943                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          451                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         88858613                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        88858613                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     44424552                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       44424552                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     44424552                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        44424552                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     44424552                       # number of overall hits
system.cpu2.icache.overall_hits::total       44424552                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst         3235                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         3235                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst         3235                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          3235                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst         3235                       # number of overall misses
system.cpu2.icache.overall_misses::total         3235                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     68317067                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     68317067                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     68317067                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     68317067                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     68317067                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     68317067                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     44427787                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     44427787                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     44427787                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     44427787                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     44427787                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     44427787                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000073                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000073                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000073                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000073                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000073                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000073                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 21118.104173                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 21118.104173                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 21118.104173                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 21118.104173                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 21118.104173                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 21118.104173                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         9537                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs              379                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    25.163588                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst          196                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          196                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst          196                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          196                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst          196                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          196                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst         3039                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         3039                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst         3039                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         3039                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst         3039                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         3039                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     57043142                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     57043142                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     57043142                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     57043142                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     57043142                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     57043142                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000068                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000068                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000068                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000068                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 18770.365910                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 18770.365910                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 18770.365910                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 18770.365910                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 18770.365910                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 18770.365910                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements            22016                       # number of replacements
system.cpu2.dcache.tags.tagsinuse         1004.756779                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            8185867                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            23040                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           355.289366                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     3383675618000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data  1004.756779                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.981208                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.981208                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          511                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          374                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         16501427                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        16501427                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      5068983                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        5068983                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      3057365                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3057365                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::switch_cpus2.data          107                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total          107                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        29346                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        29346                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        29144                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        29144                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      8126348                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8126348                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      8126455                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8126455                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        18384                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        18384                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        34007                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        34007                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::switch_cpus2.data          122                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total          122                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          170                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          170                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          315                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          315                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        52391                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         52391                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        52513                       # number of overall misses
system.cpu2.dcache.overall_misses::total        52513                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1182042617                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1182042617                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data   4109765660                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   4109765660                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data      4102747                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      4102747                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data      3717001                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      3717001                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data       330000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       330000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   5291808277                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   5291808277                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   5291808277                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   5291808277                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      5087367                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      5087367                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      3091372                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3091372                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::switch_cpus2.data          229                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total          229                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        29516                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        29516                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        29459                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        29459                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      8178739                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      8178739                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      8178968                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      8178968                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.003614                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.003614                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.011001                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.011001                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::switch_cpus2.data     0.532751                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.532751                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.005760                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.005760                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.010693                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.010693                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006406                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006406                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006420                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006420                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 64297.357322                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 64297.357322                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 120850.579587                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 120850.579587                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 24133.805882                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24133.805882                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data 11800.003175                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 11800.003175                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 101006.055945                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 101006.055945                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 100771.395216                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 100771.395216                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       294285                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       190464                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             3118                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1190                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    94.382617                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   160.053782                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        13685                       # number of writebacks
system.cpu2.dcache.writebacks::total            13685                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6607                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6607                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data        19907                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        19907                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data          121                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          121                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        26514                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        26514                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        26514                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        26514                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        11777                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        11777                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data        14100                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        14100                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::switch_cpus2.data          120                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total          120                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data           49                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           49                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data          315                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          315                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        25877                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        25877                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        25997                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        25997                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    570734968                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    570734968                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data   2261073955                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2261073955                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::switch_cpus2.data      2933252                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      2933252                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data       889001                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       889001                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data      3100999                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      3100999                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data       314000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       314000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2831808923                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2831808923                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2834742175                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2834742175                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data       669001                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       669001                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data       380000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total       380000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data      1049001                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      1049001                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002315                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002315                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.004561                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.004561                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::switch_cpus2.data     0.524017                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.524017                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.001660                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.001660                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.010693                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.010693                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003164                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003164                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003179                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003179                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 48461.829668                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 48461.829668                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 160359.854965                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 160359.854965                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus2.data 24443.766667                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 24443.766667                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 18142.877551                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18142.877551                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  9844.441270                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  9844.441270                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 109433.432121                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 109433.432121                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 109041.126861                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 109041.126861                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           4                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          6                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                      19                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       4                       # DTB read accesses
system.cpu3.dtb.write_accesses                      6                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                               10                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                           10                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                          10                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       6                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                      10                       # ITB inst accesses
system.cpu3.itb.hits                               10                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                           10                       # DTB accesses
system.cpu3.numCycles                              20                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                         10                       # Number of instructions committed
system.cpu3.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                   20                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          2                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                          20                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                 36                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                16                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads                  60                       # number of times the CC registers were read
system.cpu3.num_mem_refs                           10                       # number of memory refs
system.cpu3.num_load_insts                          4                       # Number of load instructions
system.cpu3.num_store_insts                         6                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                        20                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.Branches                                2                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       10     50.00%     50.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::MemRead                       4     20.00%     70.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      6     30.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        20                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     129                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements             8932                       # number of replacements
system.cpu3.icache.tags.tagsinuse          509.197014                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           44148076                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             9444                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          4674.722152                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     3383119767500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   509.184963                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::cpu3.inst     0.012051                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.994502                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.000024                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.994525                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          157                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          355                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         88325692                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        88325692                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     44148069                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::cpu3.inst            7                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       44148076                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     44148069                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::cpu3.inst            7                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        44148076                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     44148069                       # number of overall hits
system.cpu3.icache.overall_hits::cpu3.inst            7                       # number of overall hits
system.cpu3.icache.overall_hits::total       44148076                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst        10045                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        10048                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst        10045                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         10048                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst        10045                       # number of overall misses
system.cpu3.icache.overall_misses::cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::total        10048                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    240190930                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    240190930                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    240190930                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    240190930                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    240190930                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    240190930                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     44158114                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::cpu3.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     44158124                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     44158114                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::cpu3.inst           10                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     44158124                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     44158114                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst           10                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     44158124                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000227                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.300000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000228                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000227                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.300000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000228                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000227                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.300000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000228                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 23911.491289                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 23904.352110                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 23911.491289                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 23904.352110                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 23911.491289                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 23904.352110                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs        36331                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs             1162                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    31.265921                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst          604                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          604                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst          604                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          604                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst          604                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          604                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         9441                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         9441                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         9441                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         9441                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         9441                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         9441                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst    203193179                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    203193179                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst    203193179                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    203193179                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst    203193179                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    203193179                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000214                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000214                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000214                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000214                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000214                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000214                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 21522.421248                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 21522.421248                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 21522.421248                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 21522.421248                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 21522.421248                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 21522.421248                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements            26833                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          964.132079                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            8559177                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            27785                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           308.050279                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     3383871577500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   964.124903                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::cpu3.data     0.007176                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.941528                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.000007                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.941535                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          952                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          633                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          249                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         17352253                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        17352253                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      5283124                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::cpu3.data            2                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        5283126                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      3202333                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data            6                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       3202339                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::switch_cpus3.data         1911                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total         1911                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        44671                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        44671                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        44677                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        44677                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      8485457                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::cpu3.data            8                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8485465                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      8487368                       # number of overall hits
system.cpu3.dcache.overall_hits::cpu3.data            8                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8487376                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        24922                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::cpu3.data            2                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        24924                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data        54710                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        54710                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::switch_cpus3.data         2486                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total         2486                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          686                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          686                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data          578                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          578                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        79632                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::cpu3.data            2                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         79634                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        82118                       # number of overall misses
system.cpu3.dcache.overall_misses::cpu3.data            2                       # number of overall misses
system.cpu3.dcache.overall_misses::total        82120                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1552316861                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1552316861                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   3986212087                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   3986212087                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data     25512994                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     25512994                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data      5515501                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      5515501                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data       240999                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       240999                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   5538528948                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   5538528948                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   5538528948                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   5538528948                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      5308046                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::cpu3.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      5308050                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      3257043                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data            6                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3257049                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::switch_cpus3.data         4397                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total         4397                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        45357                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        45357                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        45255                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        45255                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      8565089                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::cpu3.data           10                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      8565099                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      8569486                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data           10                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      8569496                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.004695                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.500000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.004696                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.016797                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.016797                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::switch_cpus3.data     0.565385                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.565385                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.015124                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.015124                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.012772                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.012772                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009297                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.200000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009297                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009583                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.200000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009583                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 62287.009911                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 62282.011756                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 72860.758307                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 72860.758307                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 37190.953353                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 37190.953353                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  9542.389273                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  9542.389273                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 69551.548975                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 69549.802195                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 67445.979542                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 67444.336922                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       237683                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       329549                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             2513                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           4642                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    94.581377                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    70.992891                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        16296                       # number of writebacks
system.cpu3.dcache.writebacks::total            16296                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         9936                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         9936                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data        39092                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        39092                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data          431                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          431                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        49028                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        49028                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        49028                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        49028                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        14986                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        14986                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data        15618                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        15618                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::switch_cpus3.data         1959                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total         1959                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data          255                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          255                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data          578                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          578                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        30604                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        30604                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        32563                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        32563                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    755490241                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    755490241                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data   1973693934                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1973693934                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::switch_cpus3.data    167260254                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total    167260254                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      7562502                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      7562502                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data      4369499                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      4369499                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data       226001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       226001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   2729184175                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   2729184175                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   2896444429                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   2896444429                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data      1012497                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      1012497                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data       710999                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total       710999                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data      1723496                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      1723496                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002823                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002823                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.004795                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.004795                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::switch_cpus3.data     0.445531                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.445531                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.005622                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.005622                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.012772                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.012772                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003573                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003573                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003800                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003800                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 50413.068264                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 50413.068264                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 126373.026892                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 126373.026892                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus3.data 85380.425727                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 85380.425727                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 29656.870588                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29656.870588                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  7559.686851                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7559.686851                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 89177.368154                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 89177.368154                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 88948.942941                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 88948.942941                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           2                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          5                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                      19                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       2                       # DTB read accesses
system.cpu4.dtb.write_accesses                      5                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                7                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            7                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                          14                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       6                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                      14                       # ITB inst accesses
system.cpu4.itb.hits                               14                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                           14                       # DTB accesses
system.cpu4.numCycles                              21                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                         14                       # Number of instructions committed
system.cpu4.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                   17                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          2                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                          17                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                 42                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 7                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads                  63                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu4.num_mem_refs                            9                       # number of memory refs
system.cpu4.num_load_insts                          4                       # Number of load instructions
system.cpu4.num_store_insts                         5                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                        21                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.Branches                                4                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                       12     57.14%     57.14% # Class of executed instruction
system.cpu4.op_class::IntMult                       0      0.00%     57.14% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     57.14% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     57.14% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     57.14% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     57.14% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     57.14% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     57.14% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     57.14% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     57.14% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     57.14% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     57.14% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     57.14% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     57.14% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     57.14% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     57.14% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     57.14% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     57.14% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     57.14% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     57.14% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     57.14% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     57.14% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     57.14% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     57.14% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     57.14% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0      0.00%     57.14% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     57.14% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     57.14% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     57.14% # Class of executed instruction
system.cpu4.op_class::MemRead                       4     19.05%     76.19% # Class of executed instruction
system.cpu4.op_class::MemWrite                      5     23.81%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                        21                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                     167                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements             8143                       # number of replacements
system.cpu4.icache.tags.tagsinuse          508.124937                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           44065582                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             8654                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          5091.932286                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   508.097641                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::cpu4.inst     0.027296                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.992378                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.000053                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.992432                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3          171                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          340                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         88158032                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        88158032                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     44065571                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::cpu4.inst           11                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       44065582                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     44065571                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::cpu4.inst           11                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        44065582                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     44065571                       # number of overall hits
system.cpu4.icache.overall_hits::cpu4.inst           11                       # number of overall hits
system.cpu4.icache.overall_hits::total       44065582                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst         9104                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::cpu4.inst            3                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         9107                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst         9104                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::cpu4.inst            3                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          9107                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst         9104                       # number of overall misses
system.cpu4.icache.overall_misses::cpu4.inst            3                       # number of overall misses
system.cpu4.icache.overall_misses::total         9107                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst    190554755                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total    190554755                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst    190554755                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total    190554755                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst    190554755                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total    190554755                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     44074675                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::cpu4.inst           14                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     44074689                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     44074675                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::cpu4.inst           14                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     44074689                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     44074675                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst           14                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     44074689                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000207                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.214286                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000207                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000207                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.214286                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000207                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000207                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.214286                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000207                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 20930.882579                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 20923.987592                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 20930.882579                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 20923.987592                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 20930.882579                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 20923.987592                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs        23824                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs              957                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs    24.894462                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst          453                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total          453                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst          453                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total          453                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst          453                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total          453                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst         8651                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total         8651                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst         8651                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total         8651                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst         8651                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total         8651                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst    160997899                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total    160997899                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst    160997899                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total    160997899                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst    160997899                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total    160997899                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000196                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000196                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000196                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000196                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000196                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000196                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 18610.322390                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 18610.322390                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 18610.322390                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 18610.322390                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 18610.322390                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 18610.322390                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.tags.replacements            22953                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          941.814482                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            8628559                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            23899                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           361.042680                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   941.799728                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::cpu4.data     0.014754                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.919726                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.000014                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.919741                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          946                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          135                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3          498                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          294                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.923828                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         17478509                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        17478509                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      5337461                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        5337461                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      3213329                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data            3                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       3213332                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::switch_cpus4.data         1080                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total         1080                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        52295                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        52295                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        51923                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data            1                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        51924                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      8550790                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::cpu4.data            3                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         8550793                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      8551870                       # number of overall hits
system.cpu4.dcache.overall_hits::cpu4.data            3                       # number of overall hits
system.cpu4.dcache.overall_hits::total        8551873                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        22705                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::cpu4.data            1                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        22706                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data        43874                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data            1                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        43875                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::switch_cpus4.data         1180                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total         1180                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data          376                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data            1                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          377                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data          659                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total          659                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        66579                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::cpu4.data            2                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         66581                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        67759                       # number of overall misses
system.cpu4.dcache.overall_misses::cpu4.data            2                       # number of overall misses
system.cpu4.dcache.overall_misses::total        67761                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   1350556430                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   1350556430                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data   3784362203                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   3784362203                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::switch_cpus4.data     10100743                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total     10100743                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::switch_cpus4.data      6086004                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total      6086004                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::switch_cpus4.data       556500                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total       556500                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   5134918633                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   5134918633                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   5134918633                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   5134918633                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      5360166                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::cpu4.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      5360167                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      3257203                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      3257207                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::switch_cpus4.data         2260                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total         2260                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        52671                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data            1                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        52672                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        52582                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data            1                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        52583                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      8617369                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::cpu4.data            5                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      8617374                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      8619629                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data            5                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      8619634                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.004236                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data            1                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.004236                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.013470                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.250000                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.013470                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::switch_cpus4.data     0.522124                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.522124                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.007139                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data            1                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.007158                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.012533                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.012533                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.007726                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.400000                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.007726                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.007861                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.400000                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.007861                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 59482.776041                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 59480.156346                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 86255.235515                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 86253.269584                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::switch_cpus4.data 26863.678191                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 26792.421751                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::switch_cpus4.data  9235.210926                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total  9235.210926                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 77125.199132                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 77122.882399                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 75782.089951                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 75779.853205                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs       233065                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets       257197                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs             2388                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets           3175                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs    97.598409                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets    81.006929                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        13316                       # number of writebacks
system.cpu4.dcache.writebacks::total            13316                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         8440                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         8440                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data        29690                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total        29690                       # number of WriteReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::switch_cpus4.data          216                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total          216                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        38130                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        38130                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        38130                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        38130                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        14265                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        14265                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data        14184                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total        14184                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::switch_cpus4.data         1165                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total         1165                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::switch_cpus4.data          160                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total          160                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::switch_cpus4.data          659                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total          659                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        28449                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        28449                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        29614                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        29614                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    721796456                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    721796456                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data   1950434157                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total   1950434157                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::switch_cpus4.data     79474003                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total     79474003                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus4.data      3369754                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total      3369754                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::switch_cpus4.data      4775996                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total      4775996                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus4.data       544500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total       544500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   2672230613                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   2672230613                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   2751704616                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   2751704616                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus4.data       979500                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total       979500                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus4.data       710000                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total       710000                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::switch_cpus4.data      1689500                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total      1689500                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002661                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002661                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.004355                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.004355                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::switch_cpus4.data     0.515487                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.515487                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus4.data     0.003038                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.003038                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::switch_cpus4.data     0.012533                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.012533                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003301                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003301                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003436                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003436                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 50599.120645                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 50599.120645                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 137509.458333                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 137509.458333                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus4.data 68218.028326                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 68218.028326                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus4.data 21060.962500                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21060.962500                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus4.data  7247.338392                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total  7247.338392                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 93930.563921                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 93930.563921                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 92919.045587                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 92919.045587                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           4                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          5                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                      64                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       4                       # DTB read accesses
system.cpu5.dtb.write_accesses                      5                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                9                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            9                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                          20                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                      24                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                      20                       # ITB inst accesses
system.cpu5.itb.hits                               20                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                           20                       # DTB accesses
system.cpu5.numCycles                              20                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                         16                       # Number of instructions committed
system.cpu5.committedOps                           16                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                   15                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                          15                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                 29                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads                  48                       # number of times the CC registers were read
system.cpu5.num_mem_refs                            9                       # number of memory refs
system.cpu5.num_load_insts                          4                       # Number of load instructions
system.cpu5.num_store_insts                         5                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                        20                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.Branches                                1                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                        7     43.75%     43.75% # Class of executed instruction
system.cpu5.op_class::IntMult                       0      0.00%     43.75% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     43.75% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     43.75% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     43.75% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     43.75% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     43.75% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     43.75% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     43.75% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     43.75% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     43.75% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     43.75% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     43.75% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     43.75% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     43.75% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     43.75% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     43.75% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     43.75% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     43.75% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     43.75% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     43.75% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     43.75% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     43.75% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     43.75% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     43.75% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0      0.00%     43.75% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     43.75% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     43.75% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     43.75% # Class of executed instruction
system.cpu5.op_class::MemRead                       4     25.00%     68.75% # Class of executed instruction
system.cpu5.op_class::MemWrite                      5     31.25%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                        16                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      60                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements            96450                       # number of replacements
system.cpu5.icache.tags.tagsinuse          511.037275                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs            2193535                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs            96962                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            22.622625                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle     3382320466000                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   511.034704                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::cpu5.inst     0.002572                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.998115                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.000005                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.998120                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0          178                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1          222                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          112                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses          4686856                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses         4686856                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      2193517                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::cpu5.inst           18                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        2193535                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      2193517                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::cpu5.inst           18                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         2193535                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      2193517                       # number of overall hits
system.cpu5.icache.overall_hits::cpu5.inst           18                       # number of overall hits
system.cpu5.icache.overall_hits::total        2193535                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst       101410                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::cpu5.inst            2                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total       101412                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst       101410                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::cpu5.inst            2                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total        101412                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst       101410                       # number of overall misses
system.cpu5.icache.overall_misses::cpu5.inst            2                       # number of overall misses
system.cpu5.icache.overall_misses::total       101412                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst   1679544855                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total   1679544855                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst   1679544855                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total   1679544855                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst   1679544855                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total   1679544855                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      2294927                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::cpu5.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      2294947                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      2294927                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::cpu5.inst           20                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      2294947                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      2294927                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst           20                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      2294947                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.044189                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.044189                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.044189                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.100000                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.044189                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.044189                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.100000                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.044189                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 16561.925402                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 16561.598775                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 16561.925402                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 16561.598775                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 16561.925402                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 16561.598775                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs       232586                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs            11289                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs    20.602888                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst         4450                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total         4450                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst         4450                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total         4450                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst         4450                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total         4450                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst        96960                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total        96960                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst        96960                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total        96960                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst        96960                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total        96960                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst   1422637762                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total   1422637762                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst   1422637762                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total   1422637762                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst   1422637762                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total   1422637762                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.042250                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.042249                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.042250                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.042249                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.042250                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.042249                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 14672.419163                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 14672.419163                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 14672.419163                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 14672.419163                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 14672.419163                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 14672.419163                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.tags.replacements            62200                       # number of replacements
system.cpu5.dcache.tags.tagsinuse         1013.409844                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            2040472                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            63224                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            32.273694                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle     3384571092000                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data  1013.309707                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::cpu5.data     0.100137                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.989560                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.000098                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.989658                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0          187                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1          713                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses          4584970                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses         4584970                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      1177650                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::cpu5.data            1                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        1177651                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       804276                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data            4                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        804280                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::switch_cpus5.data        12835                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total        12835                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        21740                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        21740                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        22077                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        22077                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1981926                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::cpu5.data            5                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1981931                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1994761                       # number of overall hits
system.cpu5.dcache.overall_hits::cpu5.data            5                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1994766                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        89531                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::cpu5.data            3                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        89534                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data       120827                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data            1                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total       120828                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::switch_cpus5.data         9568                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total         9568                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data         1357                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         1357                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data          606                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total          606                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       210358                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::cpu5.data            4                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        210362                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       219926                       # number of overall misses
system.cpu5.dcache.overall_misses::cpu5.data            4                       # number of overall misses
system.cpu5.dcache.overall_misses::total       219930                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   2970615993                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   2970615993                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data   1493628123                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total   1493628123                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::switch_cpus5.data     47327498                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total     47327498                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::switch_cpus5.data      3012508                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total      3012508                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::switch_cpus5.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   4464244116                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   4464244116                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   4464244116                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   4464244116                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      1267181                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::cpu5.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      1267185                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       925103                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data            5                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       925108                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::switch_cpus5.data        22403                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total        22403                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        23097                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        23097                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        22683                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        22683                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      2192284                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::cpu5.data            9                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      2192293                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      2214687                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data            9                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      2214696                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.070654                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.750000                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.070656                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.130609                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.200000                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.130610                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::switch_cpus5.data     0.427086                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.427086                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.058752                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.058752                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.026716                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.026716                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.095954                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.444444                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.095955                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.099303                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.444444                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.099305                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 33179.747719                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 33178.635971                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 12361.708252                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 12361.605944                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::switch_cpus5.data 34876.564480                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 34876.564480                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::switch_cpus5.data  4971.135314                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total  4971.135314                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 21222.126641                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 21221.723106                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 20298.846503                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 20298.477316                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs           71                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets       371207                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets          15718                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs    23.666667                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets    23.616682                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        31241                       # number of writebacks
system.cpu5.dcache.writebacks::total            31241                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        52004                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        52004                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data       102308                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total       102308                       # number of WriteReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::switch_cpus5.data          813                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total          813                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       154312                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       154312                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       154312                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       154312                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        37527                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        37527                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data        18519                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total        18519                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::switch_cpus5.data         8561                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total         8561                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::switch_cpus5.data          544                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total          544                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::switch_cpus5.data          606                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total          606                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        56046                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        56046                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        64607                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        64607                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   1171382160                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   1171382160                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data    262186070                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total    262186070                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::switch_cpus5.data    572043012                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total    572043012                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus5.data     18083251                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total     18083251                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::switch_cpus5.data      1802492                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total      1802492                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus5.data         3000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total         3000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   1433568230                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   1433568230                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   2005611242                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   2005611242                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus5.data       694999                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total       694999                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus5.data       496000                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total       496000                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::switch_cpus5.data      1190999                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total      1190999                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.029615                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.029614                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.020018                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.020018                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::switch_cpus5.data     0.382136                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.382136                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus5.data     0.023553                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.023553                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::switch_cpus5.data     0.026716                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.026716                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.025565                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.025565                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.029172                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.029172                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 31214.383244                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 31214.383244                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 14157.679680                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 14157.679680                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus5.data 66819.648639                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 66819.648639                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus5.data 33241.270221                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33241.270221                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus5.data  2974.409241                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total  2974.409241                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 25578.421832                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 25578.421832                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 31043.249834                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 31043.249834                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                     135                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements             3448                       # number of replacements
system.cpu6.icache.tags.tagsinuse          500.414296                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs           44179064                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             3955                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         11170.433375                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst   500.414296                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst     0.977372                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.977372                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3           72                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          435                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses         88370527                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses        88370527                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     44179064                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       44179064                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     44179064                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        44179064                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     44179064                       # number of overall hits
system.cpu6.icache.overall_hits::total       44179064                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst         4222                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         4222                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst         4222                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          4222                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst         4222                       # number of overall misses
system.cpu6.icache.overall_misses::total         4222                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     97189292                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     97189292                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     97189292                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     97189292                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     97189292                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     97189292                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     44183286                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     44183286                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     44183286                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     44183286                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     44183286                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     44183286                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000096                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000096                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000096                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000096                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000096                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000096                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 23019.728091                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 23019.728091                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 23019.728091                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 23019.728091                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 23019.728091                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 23019.728091                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs        13679                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs              486                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs    28.146091                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst          267                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total          267                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst          267                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total          267                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst          267                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total          267                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst         3955                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total         3955                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst         3955                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total         3955                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst         3955                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total         3955                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     82348903                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     82348903                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     82348903                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     82348903                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     82348903                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     82348903                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000090                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000090                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000090                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000090                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 20821.467257                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 20821.467257                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 20821.467257                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 20821.467257                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 20821.467257                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 20821.467257                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.tags.replacements            22086                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          955.080097                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs            8368487                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            23049                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs           363.073756                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle     3383444733500                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   955.080097                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.932695                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.932695                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          963                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          105                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3          510                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          337                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.940430                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses         16892611                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses        16892611                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      5193638                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        5193638                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      3108458                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       3108458                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::switch_cpus6.data          178                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total          178                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        37752                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        37752                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        36962                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        36962                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      8302096                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         8302096                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      8302274                       # number of overall hits
system.cpu6.dcache.overall_hits::total        8302274                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        20200                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        20200                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data        34042                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total        34042                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::switch_cpus6.data          127                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total          127                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data          171                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          171                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data          921                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total          921                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        54242                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         54242                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        54369                       # number of overall misses
system.cpu6.dcache.overall_misses::total        54369                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   1056361667                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   1056361667                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data   3767902738                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total   3767902738                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::switch_cpus6.data      6084243                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total      6084243                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::switch_cpus6.data      7974503                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total      7974503                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::switch_cpus6.data        87000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total        87000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   4824264405                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   4824264405                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   4824264405                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   4824264405                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      5213838                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      5213838                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      3142500                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      3142500                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::switch_cpus6.data          305                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total          305                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        37923                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        37923                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        37883                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        37883                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      8356338                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      8356338                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      8356643                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      8356643                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.003874                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.003874                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.010833                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.010833                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::switch_cpus6.data     0.416393                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.416393                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.004509                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.004509                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.024312                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.024312                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.006491                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.006491                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.006506                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.006506                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 52295.132030                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 52295.132030                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 110683.941543                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 110683.941543                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::switch_cpus6.data 35580.368421                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 35580.368421                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::switch_cpus6.data  8658.526602                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total  8658.526602                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 88939.648335                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 88939.648335                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 88731.895106                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 88731.895106                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs       283415                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets       165962                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs             3157                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets           1139                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs    89.773519                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets   145.708516                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        13380                       # number of writebacks
system.cpu6.dcache.writebacks::total            13380                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         5751                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         5751                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data        18614                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total        18614                       # number of WriteReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::switch_cpus6.data          129                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total          129                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        24365                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        24365                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        24365                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        24365                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        14449                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        14449                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data        15428                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total        15428                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::switch_cpus6.data          126                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total          126                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::switch_cpus6.data           42                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total           42                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::switch_cpus6.data          921                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total          921                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        29877                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        29877                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        30003                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        30003                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    551276959                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    551276959                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data   2119763182                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total   2119763182                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::switch_cpus6.data      4392756                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total      4392756                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus6.data       991251                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total       991251                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::switch_cpus6.data      6135497                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total      6135497                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus6.data        81000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total        81000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   2671040141                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   2671040141                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   2675432897                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   2675432897                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus6.data       854499                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total       854499                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus6.data       479000                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::total       479000                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::switch_cpus6.data      1333499                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total      1333499                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002771                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002771                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.004909                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.004909                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::switch_cpus6.data     0.413115                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.413115                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus6.data     0.001108                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.001108                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::switch_cpus6.data     0.024312                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.024312                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003575                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003575                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003590                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003590                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 38153.294969                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 38153.294969                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 137397.146876                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 137397.146876                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus6.data 34863.142857                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total 34863.142857                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus6.data 23601.214286                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23601.214286                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus6.data  6661.777416                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total  6661.777416                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 89401.216354                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 89401.216354                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 89172.179349                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 89172.179349                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       9                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       6                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                     193                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements             2759                       # number of replacements
system.cpu7.icache.tags.tagsinuse          496.207656                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs           43945736                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs             3267                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         13451.403734                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   496.207656                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.969156                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.969156                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          459                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses         87901667                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses        87901667                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     43945736                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       43945736                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     43945736                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        43945736                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     43945736                       # number of overall hits
system.cpu7.icache.overall_hits::total       43945736                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst         3464                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total         3464                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst         3464                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total          3464                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst         3464                       # number of overall misses
system.cpu7.icache.overall_misses::total         3464                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     58973547                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     58973547                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     58973547                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     58973547                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     58973547                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     58973547                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     43949200                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     43949200                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     43949200                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     43949200                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     43949200                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     43949200                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000079                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000079                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000079                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000079                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000079                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000079                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 17024.696016                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 17024.696016                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 17024.696016                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 17024.696016                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 17024.696016                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 17024.696016                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs         7005                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs              356                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs    19.676966                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst          197                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total          197                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst          197                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total          197                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst          197                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total          197                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst         3267                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total         3267                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst         3267                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total         3267                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst         3267                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total         3267                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     49714406                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     49714406                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     49714406                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     49714406                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     49714406                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     49714406                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000074                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000074                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000074                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000074                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000074                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 15217.142945                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 15217.142945                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 15217.142945                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 15217.142945                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 15217.142945                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 15217.142945                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.tags.replacements            24752                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          986.697854                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs            8572563                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs            25770                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           332.656694                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle     3384268087500                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   986.697854                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.963572                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.963572                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024         1018                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           74                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          642                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          299                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses         17285847                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses        17285847                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      5305322                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        5305322                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      3167993                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       3167993                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::switch_cpus7.data          105                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total          105                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        48281                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        48281                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        47750                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        47750                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      8473315                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         8473315                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      8473420                       # number of overall hits
system.cpu7.dcache.overall_hits::total        8473420                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        21333                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        21333                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data        34518                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total        34518                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::switch_cpus7.data         1024                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total         1024                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data          477                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total          477                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data          955                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total          955                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        55851                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         55851                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        56875                       # number of overall misses
system.cpu7.dcache.overall_misses::total        56875                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   1193497621                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   1193497621                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data   3981057092                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total   3981057092                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::switch_cpus7.data     15637248                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total     15637248                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::switch_cpus7.data      5759499                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total      5759499                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::switch_cpus7.data       140500                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total       140500                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   5174554713                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   5174554713                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   5174554713                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   5174554713                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      5326655                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      5326655                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      3202511                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      3202511                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::switch_cpus7.data         1129                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total         1129                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        48758                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        48758                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        48705                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        48705                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      8529166                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      8529166                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      8530295                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      8530295                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.004005                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.004005                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.010778                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.010778                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::switch_cpus7.data     0.906997                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.906997                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.009783                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.009783                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.019608                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.019608                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.006548                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.006548                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.006667                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.006667                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 55946.075142                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 55946.075142                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 115332.785561                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 115332.785561                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::switch_cpus7.data 32782.490566                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 32782.490566                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::switch_cpus7.data  6030.889005                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total  6030.889005                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 92649.275984                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 92649.275984                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 90981.181767                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 90981.181767                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs       308769                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets       164570                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs             3256                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets           1094                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs    94.830774                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets   150.429616                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        15173                       # number of writebacks
system.cpu7.dcache.writebacks::total            15173                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         5812                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         5812                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data        18864                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total        18864                       # number of WriteReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::switch_cpus7.data          129                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total          129                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        24676                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        24676                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        24676                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        24676                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        15521                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        15521                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data        15654                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total        15654                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::switch_cpus7.data         1023                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total         1023                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::switch_cpus7.data          348                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total          348                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::switch_cpus7.data          955                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total          955                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        31175                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        31175                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        32198                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        32198                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    667214238                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    667214238                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data   2270755729                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total   2270755729                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::switch_cpus7.data     87012753                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total     87012753                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus7.data     12249500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total     12249500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::switch_cpus7.data      3852501                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total      3852501                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus7.data       132500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total       132500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   2937969967                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   2937969967                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   3024982720                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   3024982720                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus7.data       865499                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total       865499                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus7.data       475498                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total       475498                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::switch_cpus7.data      1340997                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total      1340997                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002914                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002914                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.004888                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.004888                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::switch_cpus7.data     0.906112                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.906112                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus7.data     0.007137                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.007137                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::switch_cpus7.data     0.019608                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.019608                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.003655                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.003655                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.003775                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.003775                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 42987.838284                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 42987.838284                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 145059.136898                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 145059.136898                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus7.data 85056.454545                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 85056.454545                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus7.data 35199.712644                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35199.712644                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus7.data  4034.032461                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total  4034.032461                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 94241.217867                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 94241.217867                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 93949.398099                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 93949.398099                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
