{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 11 00:42:47 2022 " "Info: Processing started: Tue Oct 11 00:42:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Sequential_Multiplier_8bits -c Sequential_Multiplier_8bits " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Sequential_Multiplier_8bits -c Sequential_Multiplier_8bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Sequential_Multiplier_8bits EPM2210F324C3 " "Info: Selected device EPM2210F324C3 for design \"Sequential_Multiplier_8bits\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "36 36 " "Critical Warning: No exact pin location assignment(s) for 36 pins of 36 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "done " "Info: Pin done not assigned to an exact location on the device" {  } { { "p:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/altera/91sp2/quartus/bin/pin_planner.ppl" { done } } } { "Sequential_Multiplier_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 12 -1 0 } } { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/" 0 { } { { 0 { 0 ""} 0 248 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P\[0\] " "Info: Pin P\[0\] not assigned to an exact location on the device" {  } { { "p:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/altera/91sp2/quartus/bin/pin_planner.ppl" { P[0] } } } { "Sequential_Multiplier_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 13 -1 0 } } { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/" 0 { } { { 0 { 0 ""} 0 229 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P\[1\] " "Info: Pin P\[1\] not assigned to an exact location on the device" {  } { { "p:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/altera/91sp2/quartus/bin/pin_planner.ppl" { P[1] } } } { "Sequential_Multiplier_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 13 -1 0 } } { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/" 0 { } { { 0 { 0 ""} 0 230 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P\[2\] " "Info: Pin P\[2\] not assigned to an exact location on the device" {  } { { "p:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/altera/91sp2/quartus/bin/pin_planner.ppl" { P[2] } } } { "Sequential_Multiplier_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 13 -1 0 } } { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/" 0 { } { { 0 { 0 ""} 0 231 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P\[3\] " "Info: Pin P\[3\] not assigned to an exact location on the device" {  } { { "p:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/altera/91sp2/quartus/bin/pin_planner.ppl" { P[3] } } } { "Sequential_Multiplier_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 13 -1 0 } } { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/" 0 { } { { 0 { 0 ""} 0 232 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P\[4\] " "Info: Pin P\[4\] not assigned to an exact location on the device" {  } { { "p:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/altera/91sp2/quartus/bin/pin_planner.ppl" { P[4] } } } { "Sequential_Multiplier_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 13 -1 0 } } { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/" 0 { } { { 0 { 0 ""} 0 233 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P\[5\] " "Info: Pin P\[5\] not assigned to an exact location on the device" {  } { { "p:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/altera/91sp2/quartus/bin/pin_planner.ppl" { P[5] } } } { "Sequential_Multiplier_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 13 -1 0 } } { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/" 0 { } { { 0 { 0 ""} 0 234 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P\[6\] " "Info: Pin P\[6\] not assigned to an exact location on the device" {  } { { "p:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/altera/91sp2/quartus/bin/pin_planner.ppl" { P[6] } } } { "Sequential_Multiplier_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 13 -1 0 } } { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/" 0 { } { { 0 { 0 ""} 0 235 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P\[7\] " "Info: Pin P\[7\] not assigned to an exact location on the device" {  } { { "p:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/altera/91sp2/quartus/bin/pin_planner.ppl" { P[7] } } } { "Sequential_Multiplier_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 13 -1 0 } } { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/" 0 { } { { 0 { 0 ""} 0 236 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P\[8\] " "Info: Pin P\[8\] not assigned to an exact location on the device" {  } { { "p:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/altera/91sp2/quartus/bin/pin_planner.ppl" { P[8] } } } { "Sequential_Multiplier_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 13 -1 0 } } { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/" 0 { } { { 0 { 0 ""} 0 237 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P\[9\] " "Info: Pin P\[9\] not assigned to an exact location on the device" {  } { { "p:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/altera/91sp2/quartus/bin/pin_planner.ppl" { P[9] } } } { "Sequential_Multiplier_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 13 -1 0 } } { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/" 0 { } { { 0 { 0 ""} 0 238 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P\[10\] " "Info: Pin P\[10\] not assigned to an exact location on the device" {  } { { "p:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/altera/91sp2/quartus/bin/pin_planner.ppl" { P[10] } } } { "Sequential_Multiplier_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 13 -1 0 } } { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/" 0 { } { { 0 { 0 ""} 0 239 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P\[11\] " "Info: Pin P\[11\] not assigned to an exact location on the device" {  } { { "p:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/altera/91sp2/quartus/bin/pin_planner.ppl" { P[11] } } } { "Sequential_Multiplier_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 13 -1 0 } } { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/" 0 { } { { 0 { 0 ""} 0 240 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P\[12\] " "Info: Pin P\[12\] not assigned to an exact location on the device" {  } { { "p:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/altera/91sp2/quartus/bin/pin_planner.ppl" { P[12] } } } { "Sequential_Multiplier_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 13 -1 0 } } { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/" 0 { } { { 0 { 0 ""} 0 241 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P\[13\] " "Info: Pin P\[13\] not assigned to an exact location on the device" {  } { { "p:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/altera/91sp2/quartus/bin/pin_planner.ppl" { P[13] } } } { "Sequential_Multiplier_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 13 -1 0 } } { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/" 0 { } { { 0 { 0 ""} 0 242 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P\[14\] " "Info: Pin P\[14\] not assigned to an exact location on the device" {  } { { "p:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/altera/91sp2/quartus/bin/pin_planner.ppl" { P[14] } } } { "Sequential_Multiplier_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 13 -1 0 } } { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/" 0 { } { { 0 { 0 ""} 0 243 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P\[15\] " "Info: Pin P\[15\] not assigned to an exact location on the device" {  } { { "p:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/altera/91sp2/quartus/bin/pin_planner.ppl" { P[15] } } } { "Sequential_Multiplier_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 13 -1 0 } } { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/" 0 { } { { 0 { 0 ""} 0 244 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "p:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "Sequential_Multiplier_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 10 -1 0 } } { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/" 0 { } { { 0 { 0 ""} 0 245 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Info: Pin rst not assigned to an exact location on the device" {  } { { "p:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/altera/91sp2/quartus/bin/pin_planner.ppl" { rst } } } { "Sequential_Multiplier_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 10 -1 0 } } { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/" 0 { } { { 0 { 0 ""} 0 246 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "start " "Info: Pin start not assigned to an exact location on the device" {  } { { "p:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/altera/91sp2/quartus/bin/pin_planner.ppl" { start } } } { "Sequential_Multiplier_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 10 -1 0 } } { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/" 0 { } { { 0 { 0 ""} 0 247 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[0\] " "Info: Pin B\[0\] not assigned to an exact location on the device" {  } { { "p:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/altera/91sp2/quartus/bin/pin_planner.ppl" { B[0] } } } { "Sequential_Multiplier_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 11 -1 0 } } { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/" 0 { } { { 0 { 0 ""} 0 221 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Info: Pin A\[0\] not assigned to an exact location on the device" {  } { { "p:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/altera/91sp2/quartus/bin/pin_planner.ppl" { A[0] } } } { "Sequential_Multiplier_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 11 -1 0 } } { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/" 0 { } { { 0 { 0 ""} 0 213 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[1\] " "Info: Pin B\[1\] not assigned to an exact location on the device" {  } { { "p:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/altera/91sp2/quartus/bin/pin_planner.ppl" { B[1] } } } { "Sequential_Multiplier_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 11 -1 0 } } { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/" 0 { } { { 0 { 0 ""} 0 222 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[2\] " "Info: Pin B\[2\] not assigned to an exact location on the device" {  } { { "p:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/altera/91sp2/quartus/bin/pin_planner.ppl" { B[2] } } } { "Sequential_Multiplier_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 11 -1 0 } } { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/" 0 { } { { 0 { 0 ""} 0 223 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[3\] " "Info: Pin B\[3\] not assigned to an exact location on the device" {  } { { "p:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/altera/91sp2/quartus/bin/pin_planner.ppl" { B[3] } } } { "Sequential_Multiplier_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 11 -1 0 } } { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/" 0 { } { { 0 { 0 ""} 0 224 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[4\] " "Info: Pin B\[4\] not assigned to an exact location on the device" {  } { { "p:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/altera/91sp2/quartus/bin/pin_planner.ppl" { B[4] } } } { "Sequential_Multiplier_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 11 -1 0 } } { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/" 0 { } { { 0 { 0 ""} 0 225 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[5\] " "Info: Pin B\[5\] not assigned to an exact location on the device" {  } { { "p:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/altera/91sp2/quartus/bin/pin_planner.ppl" { B[5] } } } { "Sequential_Multiplier_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 11 -1 0 } } { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/" 0 { } { { 0 { 0 ""} 0 226 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[6\] " "Info: Pin B\[6\] not assigned to an exact location on the device" {  } { { "p:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/altera/91sp2/quartus/bin/pin_planner.ppl" { B[6] } } } { "Sequential_Multiplier_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 11 -1 0 } } { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/" 0 { } { { 0 { 0 ""} 0 227 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[7\] " "Info: Pin B\[7\] not assigned to an exact location on the device" {  } { { "p:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/altera/91sp2/quartus/bin/pin_planner.ppl" { B[7] } } } { "Sequential_Multiplier_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 11 -1 0 } } { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/" 0 { } { { 0 { 0 ""} 0 228 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Info: Pin A\[1\] not assigned to an exact location on the device" {  } { { "p:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/altera/91sp2/quartus/bin/pin_planner.ppl" { A[1] } } } { "Sequential_Multiplier_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 11 -1 0 } } { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/" 0 { } { { 0 { 0 ""} 0 214 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Info: Pin A\[2\] not assigned to an exact location on the device" {  } { { "p:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/altera/91sp2/quartus/bin/pin_planner.ppl" { A[2] } } } { "Sequential_Multiplier_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 11 -1 0 } } { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/" 0 { } { { 0 { 0 ""} 0 215 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Info: Pin A\[3\] not assigned to an exact location on the device" {  } { { "p:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/altera/91sp2/quartus/bin/pin_planner.ppl" { A[3] } } } { "Sequential_Multiplier_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 11 -1 0 } } { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/" 0 { } { { 0 { 0 ""} 0 216 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[4\] " "Info: Pin A\[4\] not assigned to an exact location on the device" {  } { { "p:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/altera/91sp2/quartus/bin/pin_planner.ppl" { A[4] } } } { "Sequential_Multiplier_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 11 -1 0 } } { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/" 0 { } { { 0 { 0 ""} 0 217 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[5\] " "Info: Pin A\[5\] not assigned to an exact location on the device" {  } { { "p:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/altera/91sp2/quartus/bin/pin_planner.ppl" { A[5] } } } { "Sequential_Multiplier_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 11 -1 0 } } { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/" 0 { } { { 0 { 0 ""} 0 218 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[6\] " "Info: Pin A\[6\] not assigned to an exact location on the device" {  } { { "p:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/altera/91sp2/quartus/bin/pin_planner.ppl" { A[6] } } } { "Sequential_Multiplier_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 11 -1 0 } } { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/" 0 { } { { 0 { 0 ""} 0 219 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[7\] " "Info: Pin A\[7\] not assigned to an exact location on the device" {  } { { "p:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/altera/91sp2/quartus/bin/pin_planner.ppl" { A[7] } } } { "Sequential_Multiplier_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 11 -1 0 } } { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/" 0 { } { { 0 { 0 ""} 0 220 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN J6 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN J6" {  } { { "Sequential_Multiplier_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 10 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "rst Global clock in PIN K6 " "Info: Automatically promoted some destinations of signal \"rst\" to use Global clock in PIN K6" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "system_controller:sys_con\|out_done " "Info: Destination \"system_controller:sys_con\|out_done\" may be non-global or may not use global clock" {  } { { "system_controller.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/system_controller.vhd" 15 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "system_controller:sys_con\|out_shift_product " "Info: Destination \"system_controller:sys_con\|out_shift_product\" may be non-global or may not use global clock" {  } { { "system_controller.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/system_controller.vhd" 14 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "system_controller:sys_con\|out_load_product " "Info: Destination \"system_controller:sys_con\|out_load_product\" may be non-global or may not use global clock" {  } { { "system_controller.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/system_controller.vhd" 14 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "system_controller:sys_con\|out_shift_multiplicand " "Info: Destination \"system_controller:sys_con\|out_shift_multiplicand\" may be non-global or may not use global clock" {  } { { "system_controller.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/system_controller.vhd" 13 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "Sequential_Multiplier_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 10 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "system_controller:sys_con\|out_reset_product Global clock " "Info: Automatically promoted some destinations of signal \"system_controller:sys_con\|out_reset_product\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "system_controller:sys_con\|out_reset_product " "Info: Destination \"system_controller:sys_con\|out_reset_product\" may be non-global or may not use global clock" {  } { { "system_controller.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/system_controller.vhd" 14 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "system_controller.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/system_controller.vhd" 14 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "34 unused 3.3V 17 17 0 " "Info: Number of I/O pins in group: 34 (unused VREF, 3.3V VCCIO, 17 input, 17 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 66 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  66 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 66 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  66 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 66 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  66 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "11.765 ns register register " "Info: Estimated most critical path is register to register delay of 11.765 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Shift_REG_R_8bits:From_A_to_multiplier\|reg_signal\[0\] 1 REG LAB_X1_Y10 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X1_Y10; Fanout = 15; REG Node = 'Shift_REG_R_8bits:From_A_to_multiplier\|reg_signal\[0\]'" {  } { { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Shift_REG_R_8bits:From_A_to_multiplier|reg_signal[0] } "NODE_NAME" } } { "Shift_REG_R_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Shift_REG_R_8bits.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.720 ns) + CELL(0.571 ns) 2.291 ns adder_x\[1\] 2 COMB LAB_X13_Y10 1 " "Info: 2: + IC(1.720 ns) + CELL(0.571 ns) = 2.291 ns; Loc. = LAB_X13_Y10; Fanout = 1; COMB Node = 'adder_x\[1\]'" {  } { { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.291 ns" { Shift_REG_R_8bits:From_A_to_multiplier|reg_signal[0] adder_x[1] } "NODE_NAME" } } { "Sequential_Multiplier_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Sequential_Multiplier_8bits.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.828 ns) + CELL(0.319 ns) 4.438 ns Full_Add_8bits:From_OutputOfAND_to_FullAdder\|c\[2\]~0 3 COMB LAB_X1_Y10 2 " "Info: 3: + IC(1.828 ns) + CELL(0.319 ns) = 4.438 ns; Loc. = LAB_X1_Y10; Fanout = 2; COMB Node = 'Full_Add_8bits:From_OutputOfAND_to_FullAdder\|c\[2\]~0'" {  } { { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.147 ns" { adder_x[1] Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[2]~0 } "NODE_NAME" } } { "Full_Add_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Full_Add_8bits.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.462 ns) 5.224 ns Full_Add_8bits:From_OutputOfAND_to_FullAdder\|c\[3\]~1 4 COMB LAB_X1_Y10 2 " "Info: 4: + IC(0.324 ns) + CELL(0.462 ns) = 5.224 ns; Loc. = LAB_X1_Y10; Fanout = 2; COMB Node = 'Full_Add_8bits:From_OutputOfAND_to_FullAdder\|c\[3\]~1'" {  } { { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.786 ns" { Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[2]~0 Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[3]~1 } "NODE_NAME" } } { "Full_Add_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Full_Add_8bits.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.571 ns) 7.112 ns Full_Add_8bits:From_OutputOfAND_to_FullAdder\|c\[4\]~2 5 COMB LAB_X5_Y7 2 " "Info: 5: + IC(1.317 ns) + CELL(0.571 ns) = 7.112 ns; Loc. = LAB_X5_Y7; Fanout = 2; COMB Node = 'Full_Add_8bits:From_OutputOfAND_to_FullAdder\|c\[4\]~2'" {  } { { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.888 ns" { Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[3]~1 Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[4]~2 } "NODE_NAME" } } { "Full_Add_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Full_Add_8bits.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.571 ns) 7.898 ns Full_Add_8bits:From_OutputOfAND_to_FullAdder\|c\[5\]~3 6 COMB LAB_X5_Y7 2 " "Info: 6: + IC(0.215 ns) + CELL(0.571 ns) = 7.898 ns; Loc. = LAB_X5_Y7; Fanout = 2; COMB Node = 'Full_Add_8bits:From_OutputOfAND_to_FullAdder\|c\[5\]~3'" {  } { { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.786 ns" { Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[4]~2 Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[5]~3 } "NODE_NAME" } } { "Full_Add_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Full_Add_8bits.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.571 ns) 8.684 ns Full_Add_8bits:From_OutputOfAND_to_FullAdder\|c\[6\]~4 7 COMB LAB_X5_Y7 2 " "Info: 7: + IC(0.215 ns) + CELL(0.571 ns) = 8.684 ns; Loc. = LAB_X5_Y7; Fanout = 2; COMB Node = 'Full_Add_8bits:From_OutputOfAND_to_FullAdder\|c\[6\]~4'" {  } { { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.786 ns" { Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[5]~3 Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[6]~4 } "NODE_NAME" } } { "Full_Add_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Full_Add_8bits.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.571 ns) 9.470 ns Full_Add_8bits:From_OutputOfAND_to_FullAdder\|c\[7\]~5 8 COMB LAB_X5_Y7 2 " "Info: 8: + IC(0.215 ns) + CELL(0.571 ns) = 9.470 ns; Loc. = LAB_X5_Y7; Fanout = 2; COMB Node = 'Full_Add_8bits:From_OutputOfAND_to_FullAdder\|c\[7\]~5'" {  } { { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.786 ns" { Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[6]~4 Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[7]~5 } "NODE_NAME" } } { "Full_Add_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Full_Add_8bits.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.614 ns) + CELL(0.125 ns) 10.209 ns Full_Add_8bits:From_OutputOfAND_to_FullAdder\|s\[7\]~6 9 COMB LAB_X5_Y7 1 " "Info: 9: + IC(0.614 ns) + CELL(0.125 ns) = 10.209 ns; Loc. = LAB_X5_Y7; Fanout = 1; COMB Node = 'Full_Add_8bits:From_OutputOfAND_to_FullAdder\|s\[7\]~6'" {  } { { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[7]~5 Full_Add_8bits:From_OutputOfAND_to_FullAdder|s[7]~6 } "NODE_NAME" } } { "Full_Add_8bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Full_Add_8bits.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.817 ns) + CELL(0.739 ns) 11.765 ns Shift_REG_R_16bits:From_FullAdder_to_product\|reg_signal\[15\] 10 REG LAB_X3_Y7 4 " "Info: 10: + IC(0.817 ns) + CELL(0.739 ns) = 11.765 ns; Loc. = LAB_X3_Y7; Fanout = 4; REG Node = 'Shift_REG_R_16bits:From_FullAdder_to_product\|reg_signal\[15\]'" {  } { { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { Full_Add_8bits:From_OutputOfAND_to_FullAdder|s[7]~6 Shift_REG_R_16bits:From_FullAdder_to_product|reg_signal[15] } "NODE_NAME" } } { "Shift_REG_R_16bits.vhd" "" { Text "E:/5-th year/2nd_term/Selected Topics in Electronics/Sequential_Multiplier_8bits_project/Sequential_Multiplier_8bits/Shift_REG_R_16bits.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.500 ns ( 38.25 % ) " "Info: Total cell delay = 4.500 ns ( 38.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.265 ns ( 61.75 % ) " "Info: Total interconnect delay = 7.265 ns ( 61.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.765 ns" { Shift_REG_R_8bits:From_A_to_multiplier|reg_signal[0] adder_x[1] Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[2]~0 Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[3]~1 Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[4]~2 Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[5]~3 Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[6]~4 Full_Add_8bits:From_OutputOfAND_to_FullAdder|c[7]~5 Full_Add_8bits:From_OutputOfAND_to_FullAdder|s[7]~6 Shift_REG_R_16bits:From_FullAdder_to_product|reg_signal[15] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X0_Y0 X10_Y14 " "Info: Peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y0 to location X10_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "254 " "Info: Peak virtual memory: 254 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 11 00:42:48 2022 " "Info: Processing ended: Tue Oct 11 00:42:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
