SHIFT 0x10
#define DPM_TABLE_194__MemoryACPILevel_UpHyst_MASK 0xff000000
#define DPM_TABLE_194__MemoryACPILevel_UpHyst__SHIFT 0x18
#define DPM_TABLE_195__MemoryACPILevel_padding1_1_MASK 0xff
#define DPM_TABLE_195__MemoryACPILevel_padding1_1__SHIFT 0x0
#define DPM_TABLE_195__MemoryACPILevel_padding1_0_MASK 0xff00
#define DPM_TABLE_195__MemoryACPILevel_padding1_0__SHIFT 0x8
#define DPM_TABLE_195__MemoryACPILevel_ActivityLevel_MASK 0xffff0000
#define DPM_TABLE_195__MemoryACPILevel_ActivityLevel__SHIFT 0x10
#define DPM_TABLE_196__MemoryACPILevel_MpllFuncCntl_MASK 0xffffffff
#define DPM_TABLE_196__MemoryACPILevel_MpllFuncCntl__SHIFT 0x0
#define DPM_TABLE_197__MemoryACPILevel_MpllFuncCntl_1_MASK 0xffffffff
#define DPM_TABLE_197__MemoryACPILevel_MpllFuncCntl_1__SHIFT 0x0
#define DPM_TABLE_198__MemoryACPILevel_MpllFuncCntl_2_MASK 0xffffffff
#define DPM_TABLE_198__MemoryACPILevel_MpllFuncCntl_2__SHIFT 0x0
#define DPM_TABLE_199__MemoryACPILevel_MpllAdFuncCntl_MASK 0xffffffff
#define DPM_TABLE_199__MemoryACPILevel_MpllAdFuncCntl__SHIFT 0x0
#define DPM_TABLE_200__MemoryACPILevel_MpllDqFuncCntl_MASK 0xffffffff
#define DPM_TABLE_200__MemoryACPILevel_MpllDqFuncCntl__SHIFT 0x0
#define DPM_TABLE_201__MemoryACPILevel_MclkPwrmgtCntl_MASK 0xffffffff
#define DPM_TABLE_201__MemoryACPILevel_MclkPwrmgtCntl__SHIFT 0x0
#define DPM_TABLE_202__MemoryACPILevel_DllCntl_MASK 0xffffffff
#define DPM_TABLE_202__MemoryACPILevel_DllCntl__SHIFT 0x0
#define DPM_TABLE_203__MemoryACPILevel_MpllSs1_MASK 0xffffffff
#define DPM_TABLE_203__MemoryACPILevel_MpllSs1__SHIFT 0x0
#define DPM_TABLE_204__MemoryACPILevel_MpllSs2_MASK 0xffffffff
#define DPM_TABLE_204__MemoryACPILevel_MpllSs2__SHIFT 0x0
#define DPM_TABLE_205__MemoryLevel_0_MinVddc_MASK 0xffffffff
#define DPM_TABLE_205__MemoryLevel_0_MinVddc__SHIFT 0x0
#define DPM_TABLE_206__MemoryLevel_0_MinVddcPhases_MASK 0xffffffff
#define DPM_TABLE_206__MemoryLevel_0_MinVddcPhases__SHIFT 0x0
#define DPM_TABLE_207__MemoryLevel_0_MinVddci_MASK 0xffffffff
#define DPM_TABLE_207__MemoryLevel_0_MinVddci__SHIFT 0x0
#define DPM_TABLE_208__MemoryLevel_0_MinMvdd_MASK 0xffffffff
#define DPM_TABLE_208__MemoryLevel_0_MinMvdd__SHIFT 0x0
#define DPM_TABLE_209__MemoryLevel_0_MclkFrequency_MASK 0xffffffff
#define DPM_TABLE_209__MemoryLevel_0_MclkFrequency__SHIFT 0x0
#define DPM_TABLE_210__MemoryLevel_0_StutterEnable_MASK 0xff
#define DPM_TABLE_210__MemoryLevel_0_StutterEnable__SHIFT 0x0
#define DPM_TABLE_210__MemoryLevel_0_RttEnable_MASK 0xff00
#define DPM_TABLE_210__MemoryLevel_0_RttEnable__SHIFT 0x8
#define DPM_TABLE_210__MemoryLevel_0_EdcWriteEnable_MASK 0xff0000
#define DPM_TABLE_210__MemoryLevel_0_EdcWriteEnable__SHIFT 0x10
#define DPM_TABLE_210__MemoryLevel_0_EdcReadEnable_MASK 0xff000000
#define DPM_TABLE_210__MemoryLevel_0_EdcReadEnable__SHIFT 0x18
#define DPM_TABLE_211__MemoryLevel_0_EnabledForActivity_MASK 0xff
#define DPM_TABLE_211__MemoryLevel_0_EnabledForActivity__SHIFT 0x0
#define DPM_TABLE_211__MemoryLevel_0_EnabledForThrottle_MASK 0xff00
#define DPM_TABLE_211__MemoryLevel_0_EnabledForThrottle__SHIFT 0x8
#define DPM_TABLE_211__MemoryLevel_0_StrobeRatio_MASK 0xff0000
#define DPM_TABLE_211__MemoryLevel_0_StrobeRatio__SHIFT 0x10
#define DPM_TABLE_211__MemoryLevel_0_StrobeEnable_MASK 0xff000000
#define DPM_TABLE_211__MemoryLevel_0_StrobeEnable__SHIFT 0x18
#define DPM_TABLE_212__MemoryLevel_0_padding_MASK 0xff
#define DPM_TABLE_212__MemoryLevel_0_padding__SHIFT 0x0
#define DPM_TABLE_212__MemoryLevel_0_VoltageDownHyst_MASK 0xff00
#define DPM_TABLE_212__MemoryLevel_0_VoltageDownHyst__SHIFT 0x8
#define DPM_TABLE_212__MemoryLevel_0_DownHyst_MASK 0xff0000
#define DPM_TABLE_212__MemoryLevel_0_DownHyst__SHIFT 0x10
#define DPM_TABLE_212__MemoryLevel_0_UpHyst_MASK 0xff000000
#define DPM_TABLE_212__MemoryLevel_0_UpHyst__SHIFT 0x18
#define DPM_TABLE_213__MemoryLevel_0_padding1_1_MASK 0xff
#define DPM_TABLE_213__MemoryLevel_0_padding1_1__SHIFT 0x0
#define DPM_TABLE_213__MemoryLevel_0_padding1_0_MASK 0xff00
#define DPM_TABLE_213__MemoryLevel_0_padding1_0__SHIFT 0x8
#define DPM_TABLE_213__MemoryLevel_0_ActivityLevel_MASK 0xffff0000
#define DPM_TABLE_213__MemoryLevel_0_ActivityLevel__SHIFT 0x10
#define DPM_TABLE_214__MemoryLevel_0_MpllFuncCntl_MASK 0xffffffff
#define DPM_TABLE_214__MemoryLevel_0_MpllFuncCntl__SHIFT 0x0
#define DPM_TABLE_215__MemoryLevel_0_MpllFuncCntl_1_MASK 0xffffffff
#define DPM_TABLE_215__MemoryLevel_0_MpllFuncCntl_1__SHIFT 0x0
#define DPM_TABLE_216__MemoryLevel_0_MpllFuncCntl_2_MASK 0xffffffff
#define DPM_TABLE_216__MemoryLevel_0_MpllFuncCntl_2__SHIFT 0x0
#define DPM_TABLE_217__MemoryLevel_0_MpllAdFuncCntl_MASK 0xffffffff
#define DPM_TABLE_217__MemoryLevel_0_MpllAdFuncCntl__SHIFT 0x0
#define DPM_TABLE_218__MemoryLevel_0_MpllDqFuncCntl_MASK 0xffffffff
#define DPM_TABLE_218__MemoryLevel_0_MpllDqFuncCntl__SHIFT 0x0
#define DPM_TABLE_219__MemoryLevel_0_MclkPwrmgtCntl_MASK 0xffffffff
#define DPM_TABLE_219__MemoryLevel_0_MclkPwrmgtCntl__SHIFT 0x0
#define DPM_TABLE_220__MemoryLevel_0_DllCntl_MASK 0xffffffff
#define DPM_TABLE_220__MemoryLevel_0_DllCntl__SHIFT 0x0
#define DPM_TABLE_221__MemoryLevel_0_MpllSs1_MASK 0xffffffff
#define DPM_TABLE_221__MemoryLevel_0_MpllSs1__SHIFT 0x0
#define DPM_TABLE_222__MemoryLevel_0_MpllSs2_MASK 0xffffffff
#define DPM_TABLE_222__MemoryLevel_0_MpllSs2__SHIFT 0x0
#define DPM_TABLE_223__MemoryLevel_1_MinVddc_MASK 0xffffffff
#define DPM_TABLE_223__MemoryLevel_1_MinVddc__SHIFT 0x0
#define DPM_TABLE_224__MemoryLevel_1_MinVddcPhases_MASK 0xffffffff
#define DPM_TABLE_224__MemoryLevel_1_MinVddcPhases__SHIFT 0x0
#define DPM_TABLE_225__MemoryLevel_1_MinVddci_MASK 0xffffffff
#define DPM_TABLE_225__MemoryLevel_1_MinVddci__SHIFT 0x0
#define DPM_TABLE_226__MemoryLevel_1_MinMvdd_MASK 0xffffffff
#define DPM_TABLE_226__MemoryLevel_1_MinMvdd__SHIFT 0x0
#define DPM_TABLE_227__MemoryLevel_1_MclkFrequency_MASK 0xffffffff
#define DPM_TABLE_227__MemoryLevel_1_MclkFrequency__SHIFT 0x0
#define DPM_TABLE_228__MemoryLevel_1_StutterEnable_MASK 0xff
#define DPM_TABLE_228__MemoryLevel_1_StutterEnable__SHIFT 0x0
#define DPM_TABLE_228__MemoryLevel_1_RttEnable_MASK 0xff00
#define DPM_TABLE_228__MemoryLevel_1_RttEnable__SHIFT 0x8
#define DPM_TABLE_228__MemoryLevel_1_EdcWriteEnable_MASK 0xff0000
#define DPM_TABLE_228__MemoryLevel_1_EdcWriteEnable__SHIFT 0x10
#define DPM_TABLE_228__MemoryLevel_1_EdcReadEnable_MASK 0xff000000
#define DPM_TABLE_228__MemoryLevel_1_EdcReadEnable__SHIFT 0x18
#define DPM_TABLE_229__MemoryLevel_1_EnabledForActivity_MASK 0xff
#define DPM_TABLE_229__MemoryLevel_1_EnabledForActivity__SHIFT 0x0
#define DPM_TABLE_229__MemoryLevel_1_EnabledForThrottle_MASK 0xff00
#define DPM_TABLE_229__MemoryLevel_1_EnabledForThrottle__SHIFT 0x8
#define DPM_TABLE_229__MemoryLevel_1_StrobeRatio_MASK 0xff0000
#define DPM_TABLE_229__MemoryLevel_1_StrobeRatio__SHIFT 0x10
#define DPM_TABLE_229__MemoryLevel_1_StrobeEnable_MASK 0xff000000
#define DPM_TABLE_229__MemoryLevel_1_StrobeEnable__SHIFT 0x18
#define DPM_TABLE_230__MemoryLevel_1_padding_MASK 0xff
#define DPM_TABLE_230__MemoryLevel_1_padding__SHIFT 0x0
#define DPM_TABLE_230__MemoryLevel_1_VoltageDownHyst_MASK 0xff00
#define DPM_TABLE_230__MemoryLevel_1_VoltageDownHyst__SHIFT 0x8
#define DPM_TABLE_230__MemoryLevel_1_DownHyst_MASK 0xff0000
#define DPM_TABLE_230__MemoryLevel_1_DownHyst__SHIFT 0x10
#define DPM_TABLE_230__MemoryLevel_1_UpHyst_MASK 0xff000000
#define DPM_TABLE_230__MemoryLevel_1_UpHyst__SHIFT 0x18
#define DPM_TABLE_231__MemoryLevel_1_padding1_1_MASK 0xff
#define DPM_TABLE_231__MemoryLevel_1_padding1_1__SHIFT 0x0
#define DPM_TABLE_231__MemoryLevel_1_padding1_0_MASK 0xff00
#define DPM_TABLE_231__MemoryLevel_1_padding1_0__SHIFT 0x8
#define DPM_TABLE_231__MemoryLevel_1_ActivityLevel_MASK 0xffff0000
#define DPM_TABLE_231__MemoryLevel_1_ActivityLevel__SHIFT 0x10
#define DPM_TABLE_232__MemoryLevel_1_MpllFuncCntl_MASK 0xffffffff
#define DPM_TABLE_232__MemoryLevel_1_MpllFuncCntl__SHIFT 0x0
#define DPM_TABLE_233__MemoryLevel_1_MpllFuncCntl_1_MASK 0xffffffff
#define DPM_TABLE_233__MemoryLevel_1_MpllFuncCntl_1__SHIFT 0x0
#define DPM_TABLE_234__MemoryLevel_1_MpllFuncCntl_2_MASK 0xffffffff
#define DPM_TABLE_234__MemoryLevel_1_MpllFuncCntl_2__SHIFT 0x0
#define DPM_TABLE_235__MemoryLevel_1_MpllAdFuncCntl_MASK 0xffffffff
#define DPM_TABLE_235__MemoryLevel_1_MpllAdFuncCntl__SHIFT 0x0
#define DPM_TABLE_236__MemoryLevel_1_MpllDqFuncCntl_MASK 0xffffffff
#define DPM_TABLE_236__MemoryLevel_1_MpllDqFuncCntl__SHIFT 0x0
#define DPM_TABLE_237__MemoryLevel_1_MclkPwrmgtCntl_MASK 0xffffffff
#define DPM_TABLE_237__MemoryLevel_1_MclkPwrmgtCntl__SHIFT 0x0
#define DPM_TABLE_238__MemoryLevel_1_DllCntl_MASK 0xffffffff
#define DPM_TABLE_238__MemoryLevel_1_DllCntl__SHIFT 0x0
#define DPM_TABLE_239__MemoryLevel_1_MpllSs1_MASK 0xffffffff
#define DPM_TABLE_239__MemoryLevel_1_MpllSs1__SHIFT 0x0
#define DPM_TABLE_240__MemoryLevel_1_MpllSs2_MASK 0xffffffff
#define DPM_TABLE_240__MemoryLevel_1_MpllSs2__SHIFT 0x0
#define DPM_TABLE_241__MemoryLevel_2_MinVddc_MASK 0xffffffff
#define DPM_TABLE_241__MemoryLevel_2_MinVddc__SHIFT 0x0
#define DPM_TABLE_242__MemoryLevel_2_MinVddcPhases_MASK 0xffffffff
#define DPM_TABLE_242__MemoryLevel_2_MinVddcPhases__SHIFT 0x0
#define DPM_TABLE_243__MemoryLevel_2_MinVddci_MASK 0xffffffff
#define DPM_TABLE_243__MemoryLevel_2_MinVddci__SHIFT 0x0
#define DPM_TABLE_244__MemoryLevel_2_MinMvdd_MASK 0xffffffff
#define DPM_TABLE_244__MemoryLevel_2_MinMvdd__SHIFT 0x0
#define DPM_TABLE_245__MemoryLevel_2_MclkFrequency_MASK 0xffffffff
#define DPM_TABLE_245__MemoryLevel_2_MclkFrequency__SHIFT 0x0
#define DPM_TABLE_246__MemoryLevel_2_StutterEnable_MASK 0xff
#define DPM_TABLE_246__MemoryLevel_2_StutterEnable__SHIFT 0x0
#define DPM_TABLE_246__MemoryLevel_2_RttEnable_MASK 0xff00
#define DPM_TABLE_246__MemoryLevel_2_RttEnable__SHIFT 0x8
#define DPM_TABLE_246__MemoryLevel_2_EdcWriteEnable_MASK 0xff0000
#define DPM_TABLE_246__MemoryLevel_2_EdcWriteEnable__SHIFT 0x10
#define DPM_TABLE_246__MemoryLevel_2_EdcReadEnable_MASK 0xff000000
#define DPM_TABLE_246__MemoryLevel_2_EdcReadEnable__SHIFT 0x18
#define DPM_TABLE_247__MemoryLevel_2_EnabledForActivity_MASK 0xff
#define DPM_TABLE_247__MemoryLevel_2_EnabledForActivity__SHIFT 0x0
#define DPM_TABLE_247__MemoryLevel_2_EnabledForThrottle_MASK 0xff00
#define DPM_TABLE_247__MemoryLevel_2_EnabledForThrottle__SHIFT 0x8
#define DPM_TABLE_247__MemoryLevel_2_StrobeRatio_MASK 0xff0000
#define DPM_TABLE_247__MemoryLevel_2_StrobeRatio__SHIFT 0x10
#define DPM_TABLE_247__MemoryLevel_2_StrobeEnable_MASK 0xff000000
#define DPM_TABLE_247__MemoryLevel_2_StrobeEnable__SHIFT 0x18
#define DPM_TABLE_248__MemoryLevel_2_padding_MASK 0xff
#define DPM_TABLE_248__MemoryLevel_2_padding__SHIFT 0x0
#define DPM_TABLE_248__MemoryLevel_2_VoltageDownHyst_MASK 0xff00
#define DPM_TABLE_248__MemoryLevel_2_VoltageDownHyst__SHIFT 0x8
#define DPM_TABLE_248__MemoryLevel_2_DownHyst_MASK 0xff0000
#define DPM_TABLE_248__MemoryLevel_2_DownHyst__SHIFT 0x10
#define DPM_TABLE_248__MemoryLevel_2_UpHyst_MASK 0xff000000
#define DPM_TABLE_248__MemoryLevel_2_UpHyst__SHIFT 0x18
#define DPM_TABLE_249__MemoryLevel_2_padding1_1_MASK 0xff
#define DPM_TABLE_249__MemoryLevel_2_padding1_1__SHIFT 0x0
#define DPM_TABLE_249__MemoryLevel_2_padding1_0_MASK 0xff00
#define DPM_TABLE_249__MemoryLevel_2_padding1_0__SHIFT 0x8
#define DPM_TABLE_249__MemoryLevel_2_ActivityLevel_MASK 0xffff0000
#define DPM_TABLE_249__MemoryLevel_2_ActivityLevel__SHIFT 0x10
#define DPM_TABLE_250__MemoryLevel_2_MpllFuncCntl_MASK 0xffffffff
#define DPM_TABLE_250__MemoryLevel_2_MpllFuncCntl__SHIFT 0x0
#define DPM_TABLE_251__MemoryLevel_2_MpllFuncCntl_1_MASK 0xffffffff
#define DPM_TABLE_251__MemoryLevel_2_MpllFuncCntl_1__SHIFT 0x0
#define DPM_TABLE_252__MemoryLevel_2_MpllFuncCntl_2_MASK 0xffffffff
#define DPM_TABLE_252__MemoryLevel_2_MpllFuncCntl_2__SHIFT 0x0
#define DPM_TABLE_253__MemoryLevel_2_MpllAdFuncCntl_MASK 0xffffffff
#define DPM_TABLE_253__MemoryLevel_2_MpllAdFuncCntl__SHIFT 0x0
#define DPM_TABLE_254__MemoryLevel_2_MpllDqFuncCntl_MASK 0xffffffff
#define DPM_TABLE_254__MemoryLevel_2_MpllDqFuncCntl__SHIFT 0x0
#define DPM_TABLE_255__MemoryLevel_2_MclkPwrmgtCntl_MASK 0xffffffff
#define DPM_TABLE_255__MemoryLevel_2_MclkPwrmgtCntl__SHIFT 0x0
#define DPM_TABLE_256__MemoryLevel_2_DllCntl_MASK 0xffffffff
#define DPM_TABLE_256__MemoryLevel_2_DllCntl__SHIFT 0x0
#define DPM_TABLE_257__MemoryLevel_2_MpllSs1_MASK 0xffffffff
#define DPM_TABLE_257__MemoryLevel_2_MpllSs1__SHIFT 0x0
#define DPM_TABLE_258__MemoryLevel_2_MpllSs2_MASK 0xffffffff
#define DPM_TABLE_258__MemoryLevel_2_MpllSs2__SHIFT 0x0
#define DPM_TABLE_259__MemoryLevel_3_MinVddc_MASK 0xffffffff
#define DPM_TABLE_259__MemoryLevel_3_MinVddc__SHIFT 0x0
#define DPM_TABLE_260__MemoryLevel_3_MinVddcPhases_MASK 0xffffffff
#define DPM_TABLE_260__MemoryLevel_3_MinVddcPhases__SHIFT 0x0
#define DPM_TABLE_261__MemoryLevel_3_MinVddci_MASK 0xffffffff
#define DPM_TABLE_261__MemoryLevel_3_MinVddci__SHIFT 0x0
#define DPM_TABLE_262__MemoryLevel_3_MinMvdd_MASK 0xffffffff
#define DPM_TABLE_262__MemoryLevel_3_MinMvdd__SHIFT 0x0
#define DPM_TABLE_263__MemoryLevel_3_MclkFrequency_MASK 0xffffffff
#define DPM_TABLE_263__MemoryLevel_3_MclkFrequency__SHIFT 0x0
#define DPM_TABLE_264__MemoryLevel_3_StutterEnable_MASK 0xff
#define DPM_TABLE_264__MemoryLevel_3_StutterEnable__SHIFT 0x0
#define DPM_TABLE_264__MemoryLevel_3_RttEnable_MASK 0xff00
#define DPM_TABLE_264__MemoryLevel_3_RttEnable__SHIFT 0x8
#define DPM_TABLE_264__MemoryLevel_3_EdcWriteEnable_MASK 0xff0000
#define DPM_TABLE_264__MemoryLevel_3_EdcWriteEnable__SHIFT 0x10
#define DPM_TABLE_264__MemoryLevel_3_EdcReadEnable_MASK 0xff000000
#define DPM_TABLE_264__MemoryLevel_3_EdcReadEnable__SHIFT 0x18
#define DPM_TABLE_265__MemoryLevel_3_EnabledForActivity_MASK 0xff
#define DPM_TABLE_265__MemoryLevel_3_EnabledForActivity__SHIFT 0x0
#define DPM_TABLE_265__MemoryLevel_3_EnabledForThrottle_MASK 0xff00
#define DPM_TABLE_265__MemoryLevel_3_EnabledForThrottle__SHIFT 0x8
#define DPM_TABLE_265__MemoryLevel_3_StrobeRatio_MASK 0xff0000
#define DPM_TABLE_265__MemoryLevel_3_StrobeRatio__SHIFT 0x10
#define DPM_TABLE_265__MemoryLevel_3_StrobeEnable_MASK 0xff000000
#define DPM_TABLE_265__MemoryLevel_3_StrobeEnable__SHIFT 0x18
#define DPM_TABLE_266__MemoryLevel_3_padding_MASK 0xff
#define DPM_TABLE_266__MemoryLevel_3_padding__SHIFT 0x0
#define DPM_TABLE_266__MemoryLevel_3_VoltageDownHyst_MASK 0xff00
#define DPM_TABLE_266__MemoryLevel_3_VoltageDownHyst__SHIFT 0x8
#define DPM_TABLE_266__MemoryLevel_3_DownHyst_MASK 0xff0000
#define DPM_TABLE_266__MemoryLevel_3_DownHyst__SHIFT 0x10
#define DPM_TABLE_266__MemoryLevel_3_UpHyst_MASK 0xff000000
#define DPM_TABLE_266__MemoryLevel_3_UpHyst__SHIFT 0x18
#define DPM_TABLE_267__MemoryLevel_3_padding1_1_MASK 0xff
#define DPM_TABLE_267__MemoryLevel_3_padding1_1__SHIFT 0x0
#define DPM_TABLE_267__MemoryLevel_3_padding1_0_MASK 0xff00
#define DPM_TABLE_267__MemoryLevel_3_padding1_0__SHIFT 0x8
#define DPM_TABLE_267__MemoryLevel_3_ActivityLevel_MASK 0xffff0000
#define DPM_TABLE_267__MemoryLevel_3_ActivityLevel__SHIFT 0x10
#define DPM_TABLE_268__MemoryLevel_3_MpllFuncCntl_MASK 0xffffffff
#define DPM_TABLE_268__MemoryLevel_3_MpllFuncCntl__SHIFT 0x0
#define DPM_TABLE_269__MemoryLevel_3_MpllFuncCntl_1_MASK 0xffffffff
#define DPM_TABLE_269__MemoryLevel_3_MpllFuncCntl_1__SHIFT 0x0
#define DPM_TABLE_270__MemoryLevel_3_MpllFuncCntl_2_MASK 0xffffffff
#define DPM_TABLE_270__MemoryLevel_3_MpllFuncCntl_2__SHIFT 0x0
#define DPM_TABLE_271__MemoryLevel_3_MpllAdFuncCntl_MASK 0xffffffff
#define DPM_TABLE_271__MemoryLevel_3_MpllAdFuncCntl__SHIFT 0x0
#define DPM_TABLE_272__MemoryLevel_3_MpllDqFuncCntl_MASK 0xffffffff
#define DPM_TABLE_272__MemoryLevel_3_MpllDqFuncCntl__SHIFT 0x0
#define DPM_TABLE_273__MemoryLevel_3_MclkPwrmgtCntl_MASK 0xffffffff
#define DPM_TABLE_273__MemoryLevel_3_MclkPwrmgtCntl__SHIFT 0x0
#define DPM_TABLE_274__MemoryLevel_3_DllCntl_MASK 0xffffffff
#define DPM_TABLE_274__MemoryLevel_3_DllCntl__SHIFT 0x0
#define DPM_TABLE_275__MemoryLevel_3_MpllSs1_MASK 0xffffffff
#define DPM_TABLE_275__MemoryLevel_3_MpllSs1__SHIFT 0x0
#define DPM_TABLE_276__MemoryLevel_3_MpllSs2_MASK 0xffffffff
#define DPM_TABLE_276__MemoryLevel_3_MpllSs2__SHIFT 0x0
#define DPM_TABLE_277__MemoryLevel_4_MinVddc_MASK 0xffffffff
#define DPM_TABLE_277__MemoryLevel_4_MinVddc__SHIFT 0x0
#define DPM_TABLE_278__MemoryLevel_4_MinVddcPhases_MASK 0xffffffff
#define DPM_TABLE_278__MemoryLevel_4_MinVddcPhases__SHIFT 0x0
#define DPM_TABLE_279__MemoryLevel_4_MinVddci_MASK 0xffffffff
#define DPM_TABLE_279__MemoryLevel_4_MinVddci__SHIFT 0x0
#define DPM_TABLE_280__MemoryLevel_4_MinMvdd_MASK 0xffffffff
#define DPM_TABLE_280__MemoryLevel_4_MinMvdd__SHIFT 0x0
#define DPM_TABLE_281__MemoryLevel_4_MclkFrequency_MASK 0xffffffff
#define DPM_TABLE_281__MemoryLevel_4_MclkFrequency__SHIFT 0x0
#define DPM_TABLE_282__MemoryLevel_4_StutterEnable_MASK 0xff
#define DPM_TABLE_282__MemoryLevel_4_StutterEnable__SHIFT 0x0
#define DPM_TABLE_282__MemoryLevel_4_RttEnable_MASK 0xff00
#define DPM_TABLE_282__MemoryLevel_4_RttEnable__SHIFT 0x8
#define DPM_TABLE_282__MemoryLevel_4_EdcWriteEnable_MASK 0xff0000
#define DPM_TABLE_282__MemoryLevel_4_EdcWriteEnable__SHIFT 0x10
#define DPM_TABLE_282__MemoryLevel_4_EdcReadEnable_MASK 0xff000000
#define DPM_TABLE_282__MemoryLevel_4_EdcReadEnable__SHIFT 0x18
#define DPM_TABLE_283__MemoryLevel_4_EnabledForActivity_MASK 0xff
#define DPM_TABLE_283__MemoryLevel_4_EnabledForActivity__SHIFT 0x0
#define DPM_TABLE_283__MemoryLevel_4_EnabledForThrottle_MASK 0xff00
#define DPM_TABLE_283__MemoryLevel_4_EnabledForThrottle__SHIFT 0x8
#define DPM_TABLE_283__MemoryLevel_4_StrobeRatio_MASK 0xff0000
#define DPM_TABLE_283__MemoryLevel_4_StrobeRatio__SHIFT 0x10
#define DPM_TABLE_283__MemoryLevel_4_StrobeEnable_MASK 0xff000000
#define DPM_TABLE_283__MemoryLevel_4_StrobeEnable__SHIFT 0x18
#define DPM_TABLE_284__MemoryLevel_4_padding_MASK 0xff
#define DPM_TABLE_284__MemoryLevel_4_padding__SHIFT 0x0
#define DPM_TABLE_284__MemoryLevel_4_VoltageDownHyst_MASK 0xff00
#define DPM_TABLE_284__MemoryLevel_4_VoltageDownHyst__SHIFT 0x8
#define DPM_TABLE_284__MemoryLevel_4_DownHyst_MASK 0xff0000
#define DPM_TABLE_284__MemoryLevel_4_DownHyst__SHIFT 0x10
#define DPM_TABLE_284__MemoryLevel_4_UpHyst_MASK 0xff000000
#define DPM_TABLE_284__MemoryLevel_4_UpHyst__SHIFT 0x18
#define DPM_TABLE_285__MemoryLevel_4_padding1_1_MASK 0xff
#define DPM_TABLE_285__MemoryLevel_4_padding1_1__SHIFT 0x0
#define DPM_TABLE_285__MemoryLevel_4_padding1_0_MASK 0xff00
#define DPM_TABLE_285__MemoryLevel_4_padding1_0__SHIFT 0x8
#define DPM_TABLE_285__MemoryLevel_4_ActivityLevel_MASK 0xffff0000
#define DPM_TABLE_285__MemoryLevel_4_ActivityLevel__SHIFT 0x10
#define DPM_TABLE_286__MemoryLevel_4_MpllFuncCntl_MASK 0xffffffff
#define DPM_TABLE_286__MemoryLevel_4_MpllFuncCntl__SHIFT 0x0
#define DPM_TABLE_287__MemoryLevel_4_MpllFuncCntl_1_MASK 0xffffffff
#define DPM_TABLE_287__MemoryLevel_4_MpllFuncCntl_1__SHIFT 0x0
#define DPM_TABLE_288__MemoryLevel_4_MpllFuncCntl_2_MASK 0xffffffff
#define DPM_TABLE_288__MemoryLevel_4_MpllFuncCntl_2__SHIFT 0x