--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml TOP.twx TOP.ncd -o TOP.twr TOP.pcf -ucf final.ucf

Design file:              TOP.ncd
Physical constraint file: TOP.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock SYS_CLK
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
RX           |    6.287(R)|      SLOW  |   -3.474(R)|      FAST  |SYS_CLK_BUFGP     |   0.000|
TX_DATA<0>   |    1.102(R)|      FAST  |   -0.548(R)|      SLOW  |SYS_CLK_BUFGP     |   0.000|
TX_DATA<1>   |    1.298(R)|      FAST  |   -0.766(R)|      SLOW  |SYS_CLK_BUFGP     |   0.000|
TX_DATA<2>   |    1.359(R)|      SLOW  |   -0.825(R)|      SLOW  |SYS_CLK_BUFGP     |   0.000|
TX_DATA<3>   |    0.986(R)|      FAST  |   -0.373(R)|      SLOW  |SYS_CLK_BUFGP     |   0.000|
TX_DATA<4>   |    1.088(R)|      FAST  |   -0.511(R)|      SLOW  |SYS_CLK_BUFGP     |   0.000|
TX_DATA<5>   |    1.233(R)|      FAST  |   -0.689(R)|      SLOW  |SYS_CLK_BUFGP     |   0.000|
TX_DATA<6>   |    1.106(R)|      SLOW  |   -0.586(R)|      SLOW  |SYS_CLK_BUFGP     |   0.000|
TX_DATA<7>   |    0.980(R)|      FAST  |   -0.344(R)|      SLOW  |SYS_CLK_BUFGP     |   0.000|
TX_DATA_VALID|    0.980(R)|      FAST  |   -0.458(R)|      SLOW  |SYS_CLK_BUFGP     |   0.000|
rst          |    6.897(R)|      SLOW  |   -1.983(R)|      FAST  |SYS_CLK_BUFGP     |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Clock SYS_CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
RX_DATA<0>  |         9.030(R)|      SLOW  |         4.879(R)|      FAST  |SYS_CLK_BUFGP     |   0.000|
RX_DATA<1>  |         8.513(R)|      SLOW  |         4.583(R)|      FAST  |SYS_CLK_BUFGP     |   0.000|
RX_DATA<2>  |         8.329(R)|      SLOW  |         4.491(R)|      FAST  |SYS_CLK_BUFGP     |   0.000|
RX_DATA<3>  |         8.777(R)|      SLOW  |         4.769(R)|      FAST  |SYS_CLK_BUFGP     |   0.000|
RX_DATA<4>  |         8.651(R)|      SLOW  |         4.658(R)|      FAST  |SYS_CLK_BUFGP     |   0.000|
RX_DATA<5>  |         8.556(R)|      SLOW  |         4.596(R)|      FAST  |SYS_CLK_BUFGP     |   0.000|
RX_DATA<6>  |         8.349(R)|      SLOW  |         4.443(R)|      FAST  |SYS_CLK_BUFGP     |   0.000|
RX_DATA<7>  |         8.414(R)|      SLOW  |         4.497(R)|      FAST  |SYS_CLK_BUFGP     |   0.000|
RX_VALID    |         8.267(R)|      SLOW  |         4.461(R)|      FAST  |SYS_CLK_BUFGP     |   0.000|
TX          |        14.554(R)|      SLOW  |         8.214(R)|      FAST  |SYS_CLK_BUFGP     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock SYS_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SYS_CLK        |    4.115|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Apr 30 16:39:55 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 291 MB



