<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4563" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4563{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_4563{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_4563{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4563{left:79px;bottom:998px;letter-spacing:-0.17px;}
#t5_4563{left:137px;bottom:998px;letter-spacing:-0.16px;}
#t6_4563{left:190px;bottom:998px;letter-spacing:-0.14px;}
#t7_4563{left:425px;bottom:998px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t8_4563{left:425px;bottom:981px;letter-spacing:-0.11px;}
#t9_4563{left:425px;bottom:959px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ta_4563{left:690px;bottom:998px;letter-spacing:-0.11px;}
#tb_4563{left:690px;bottom:981px;letter-spacing:-0.13px;}
#tc_4563{left:79px;bottom:935px;letter-spacing:-0.16px;}
#td_4563{left:137px;bottom:935px;letter-spacing:-0.16px;}
#te_4563{left:190px;bottom:935px;letter-spacing:-0.15px;}
#tf_4563{left:425px;bottom:935px;letter-spacing:-0.11px;}
#tg_4563{left:425px;bottom:918px;letter-spacing:-0.11px;}
#th_4563{left:690px;bottom:935px;letter-spacing:-0.11px;word-spacing:0.05px;}
#ti_4563{left:690px;bottom:918px;letter-spacing:-0.15px;}
#tj_4563{left:690px;bottom:901px;letter-spacing:-0.12px;}
#tk_4563{left:690px;bottom:885px;letter-spacing:-0.15px;}
#tl_4563{left:690px;bottom:868px;letter-spacing:-0.13px;}
#tm_4563{left:79px;bottom:843px;letter-spacing:-0.16px;}
#tn_4563{left:137px;bottom:843px;letter-spacing:-0.16px;}
#to_4563{left:190px;bottom:843px;letter-spacing:-0.14px;}
#tp_4563{left:425px;bottom:843px;letter-spacing:-0.11px;}
#tq_4563{left:425px;bottom:826px;letter-spacing:-0.12px;}
#tr_4563{left:425px;bottom:810px;letter-spacing:-0.12px;}
#ts_4563{left:425px;bottom:788px;letter-spacing:-0.12px;}
#tt_4563{left:425px;bottom:771px;letter-spacing:-0.12px;}
#tu_4563{left:690px;bottom:843px;letter-spacing:-0.11px;}
#tv_4563{left:690px;bottom:826px;letter-spacing:-0.15px;}
#tw_4563{left:690px;bottom:810px;letter-spacing:-0.12px;}
#tx_4563{left:79px;bottom:747px;letter-spacing:-0.17px;}
#ty_4563{left:137px;bottom:747px;letter-spacing:-0.16px;}
#tz_4563{left:190px;bottom:747px;letter-spacing:-0.13px;}
#t10_4563{left:425px;bottom:747px;letter-spacing:-0.11px;word-spacing:-0.07px;}
#t11_4563{left:425px;bottom:730px;letter-spacing:-0.12px;}
#t12_4563{left:425px;bottom:709px;letter-spacing:-0.12px;}
#t13_4563{left:425px;bottom:692px;letter-spacing:-0.11px;}
#t14_4563{left:690px;bottom:747px;letter-spacing:-0.11px;}
#t15_4563{left:690px;bottom:730px;letter-spacing:-0.13px;}
#t16_4563{left:690px;bottom:713px;}
#t17_4563{left:79px;bottom:668px;letter-spacing:-0.16px;}
#t18_4563{left:137px;bottom:668px;letter-spacing:-0.16px;}
#t19_4563{left:190px;bottom:668px;letter-spacing:-0.12px;}
#t1a_4563{left:425px;bottom:668px;letter-spacing:-0.12px;}
#t1b_4563{left:690px;bottom:668px;letter-spacing:-0.11px;word-spacing:-0.13px;}
#t1c_4563{left:690px;bottom:651px;letter-spacing:-0.13px;}
#t1d_4563{left:690px;bottom:629px;letter-spacing:-0.13px;}
#t1e_4563{left:690px;bottom:613px;letter-spacing:-0.12px;}
#t1f_4563{left:79px;bottom:588px;letter-spacing:-0.16px;}
#t1g_4563{left:137px;bottom:588px;letter-spacing:-0.16px;}
#t1h_4563{left:190px;bottom:588px;letter-spacing:-0.12px;}
#t1i_4563{left:425px;bottom:588px;letter-spacing:-0.12px;}
#t1j_4563{left:690px;bottom:588px;letter-spacing:-0.11px;word-spacing:-0.13px;}
#t1k_4563{left:690px;bottom:571px;letter-spacing:-0.13px;}
#t1l_4563{left:690px;bottom:550px;letter-spacing:-0.13px;}
#t1m_4563{left:690px;bottom:533px;letter-spacing:-0.12px;}
#t1n_4563{left:79px;bottom:509px;letter-spacing:-0.16px;}
#t1o_4563{left:137px;bottom:509px;letter-spacing:-0.16px;}
#t1p_4563{left:190px;bottom:509px;letter-spacing:-0.12px;}
#t1q_4563{left:425px;bottom:509px;letter-spacing:-0.12px;}
#t1r_4563{left:690px;bottom:509px;letter-spacing:-0.11px;word-spacing:-0.13px;}
#t1s_4563{left:690px;bottom:492px;letter-spacing:-0.13px;}
#t1t_4563{left:690px;bottom:470px;letter-spacing:-0.13px;}
#t1u_4563{left:690px;bottom:454px;letter-spacing:-0.12px;}
#t1v_4563{left:79px;bottom:429px;letter-spacing:-0.16px;}
#t1w_4563{left:137px;bottom:429px;letter-spacing:-0.16px;}
#t1x_4563{left:190px;bottom:429px;letter-spacing:-0.12px;}
#t1y_4563{left:425px;bottom:429px;letter-spacing:-0.12px;}
#t1z_4563{left:690px;bottom:429px;letter-spacing:-0.11px;word-spacing:-0.13px;}
#t20_4563{left:690px;bottom:412px;letter-spacing:-0.13px;}
#t21_4563{left:690px;bottom:391px;letter-spacing:-0.13px;}
#t22_4563{left:690px;bottom:374px;letter-spacing:-0.12px;}
#t23_4563{left:79px;bottom:350px;letter-spacing:-0.16px;}
#t24_4563{left:137px;bottom:350px;letter-spacing:-0.16px;}
#t25_4563{left:190px;bottom:350px;letter-spacing:-0.14px;}
#t26_4563{left:425px;bottom:350px;letter-spacing:-0.12px;}
#t27_4563{left:690px;bottom:350px;letter-spacing:-0.11px;word-spacing:-0.13px;}
#t28_4563{left:690px;bottom:333px;letter-spacing:-0.13px;}
#t29_4563{left:690px;bottom:312px;letter-spacing:-0.13px;}
#t2a_4563{left:690px;bottom:295px;letter-spacing:-0.12px;}
#t2b_4563{left:79px;bottom:270px;letter-spacing:-0.16px;}
#t2c_4563{left:137px;bottom:270px;letter-spacing:-0.16px;}
#t2d_4563{left:190px;bottom:270px;letter-spacing:-0.12px;}
#t2e_4563{left:425px;bottom:270px;letter-spacing:-0.12px;}
#t2f_4563{left:690px;bottom:270px;letter-spacing:-0.11px;word-spacing:-0.13px;}
#t2g_4563{left:690px;bottom:254px;letter-spacing:-0.13px;}
#t2h_4563{left:690px;bottom:232px;letter-spacing:-0.13px;}
#t2i_4563{left:690px;bottom:215px;letter-spacing:-0.12px;}
#t2j_4563{left:79px;bottom:191px;letter-spacing:-0.16px;}
#t2k_4563{left:137px;bottom:191px;letter-spacing:-0.16px;}
#t2l_4563{left:190px;bottom:191px;letter-spacing:-0.12px;}
#t2m_4563{left:425px;bottom:191px;letter-spacing:-0.12px;}
#t2n_4563{left:690px;bottom:191px;letter-spacing:-0.11px;word-spacing:-0.13px;}
#t2o_4563{left:690px;bottom:174px;letter-spacing:-0.13px;}
#t2p_4563{left:690px;bottom:153px;letter-spacing:-0.13px;}
#t2q_4563{left:690px;bottom:136px;letter-spacing:-0.12px;}
#t2r_4563{left:309px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.02px;}
#t2s_4563{left:385px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t2t_4563{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2u_4563{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t2v_4563{left:192px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#t2w_4563{left:240px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2x_4563{left:489px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2y_4563{left:740px;bottom:1046px;letter-spacing:-0.18px;}
#t2z_4563{left:83px;bottom:1022px;letter-spacing:-0.13px;}
#t30_4563{left:129px;bottom:1022px;letter-spacing:-0.13px;}

.s1_4563{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4563{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4563{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4563{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4563{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4563" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4563Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4563" style="-webkit-user-select: none;"><object width="935" height="1210" data="4563/4563.svg" type="image/svg+xml" id="pdf4563" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4563" class="t s1_4563">Vol. 4 </span><span id="t2_4563" class="t s1_4563">2-41 </span>
<span id="t3_4563" class="t s2_4563">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4563" class="t s3_4563">490H </span><span id="t5_4563" class="t s3_4563">1168 </span><span id="t6_4563" class="t s3_4563">IA32_VMX_TRUE_ENTRY_CTLS </span><span id="t7_4563" class="t s3_4563">Capability Reporting Register of VM-Entry </span>
<span id="t8_4563" class="t s3_4563">Flex Controls (R/O) </span>
<span id="t9_4563" class="t s3_4563">See Appendix A.5, “VM-Entry Controls.” </span>
<span id="ta_4563" class="t s3_4563">If( CPUID.01H:ECX.[5] &amp;&amp; </span>
<span id="tb_4563" class="t s3_4563">IA32_VMX_BASIC[55] ) </span>
<span id="tc_4563" class="t s3_4563">491H </span><span id="td_4563" class="t s3_4563">1169 </span><span id="te_4563" class="t s3_4563">IA32_VMX_VMFUNC </span><span id="tf_4563" class="t s3_4563">Capability Reporting Register of VM- </span>
<span id="tg_4563" class="t s3_4563">Function Controls (R/O) </span>
<span id="th_4563" class="t s3_4563">If( CPUID.01H:ECX.[5] &amp;&amp; </span>
<span id="ti_4563" class="t s3_4563">IA32_VMX_PROCBASED_C </span>
<span id="tj_4563" class="t s3_4563">TLS[63] &amp;&amp; </span>
<span id="tk_4563" class="t s3_4563">IA32_VMX_PROCBASED_C </span>
<span id="tl_4563" class="t s3_4563">TLS2[45]) </span>
<span id="tm_4563" class="t s3_4563">492H </span><span id="tn_4563" class="t s3_4563">1170 </span><span id="to_4563" class="t s3_4563">IA32_VMX_PROCBASED_CTLS3 </span><span id="tp_4563" class="t s3_4563">Capability Reporting Register of Tertiary </span>
<span id="tq_4563" class="t s3_4563">Processor-Based VM-Execution Controls </span>
<span id="tr_4563" class="t s3_4563">(R/O) </span>
<span id="ts_4563" class="t s3_4563">See Appendix A.3.4, “Tertiary Processor- </span>
<span id="tt_4563" class="t s3_4563">Based VM-Execution Controls.” </span>
<span id="tu_4563" class="t s3_4563">If ( CPUID.01H:ECX.[5] &amp;&amp; </span>
<span id="tv_4563" class="t s3_4563">IA32_VMX_PROCBASED_C </span>
<span id="tw_4563" class="t s3_4563">TLS[49]) </span>
<span id="tx_4563" class="t s3_4563">493H </span><span id="ty_4563" class="t s3_4563">1171 </span><span id="tz_4563" class="t s3_4563">IA32_VMX_EXIT_CTLS2 </span><span id="t10_4563" class="t s3_4563">Capability Reporting Register of Secondary </span>
<span id="t11_4563" class="t s3_4563">VM-Exit Controls (R/O) </span>
<span id="t12_4563" class="t s3_4563">See Appendix A.4.2, “Secondary VM-Exit </span>
<span id="t13_4563" class="t s3_4563">Controls.” </span>
<span id="t14_4563" class="t s3_4563">If ( CPUID.01H:ECX.[5] &amp;&amp; </span>
<span id="t15_4563" class="t s3_4563">IA32_VMX_EXIT_CTLS[63] </span>
<span id="t16_4563" class="t s3_4563">) </span>
<span id="t17_4563" class="t s3_4563">4C1H </span><span id="t18_4563" class="t s3_4563">1217 </span><span id="t19_4563" class="t s3_4563">IA32_A_PMC0 </span><span id="t1a_4563" class="t s3_4563">Full Width Writable IA32_PMC0 Alias (R/W) </span><span id="t1b_4563" class="t s3_4563">(If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t1c_4563" class="t s3_4563">0) &amp;&amp; </span>
<span id="t1d_4563" class="t s3_4563">IA32_PERF_CAPABILITIES[ </span>
<span id="t1e_4563" class="t s3_4563">13] = 1 </span>
<span id="t1f_4563" class="t s3_4563">4C2H </span><span id="t1g_4563" class="t s3_4563">1218 </span><span id="t1h_4563" class="t s3_4563">IA32_A_PMC1 </span><span id="t1i_4563" class="t s3_4563">Full Width Writable IA32_PMC1 Alias (R/W) </span><span id="t1j_4563" class="t s3_4563">(If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t1k_4563" class="t s3_4563">1) &amp;&amp; </span>
<span id="t1l_4563" class="t s3_4563">IA32_PERF_CAPABILITIES[ </span>
<span id="t1m_4563" class="t s3_4563">13] = 1 </span>
<span id="t1n_4563" class="t s3_4563">4C3H </span><span id="t1o_4563" class="t s3_4563">1219 </span><span id="t1p_4563" class="t s3_4563">IA32_A_PMC2 </span><span id="t1q_4563" class="t s3_4563">Full Width Writable IA32_PMC2 Alias (R/W) </span><span id="t1r_4563" class="t s3_4563">(If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t1s_4563" class="t s3_4563">2) &amp;&amp; </span>
<span id="t1t_4563" class="t s3_4563">IA32_PERF_CAPABILITIES[ </span>
<span id="t1u_4563" class="t s3_4563">13] = 1 </span>
<span id="t1v_4563" class="t s3_4563">4C4H </span><span id="t1w_4563" class="t s3_4563">1220 </span><span id="t1x_4563" class="t s3_4563">IA32_A_PMC3 </span><span id="t1y_4563" class="t s3_4563">Full Width Writable IA32_PMC3 Alias (R/W) </span><span id="t1z_4563" class="t s3_4563">(If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t20_4563" class="t s3_4563">3) &amp;&amp; </span>
<span id="t21_4563" class="t s3_4563">IA32_PERF_CAPABILITIES[ </span>
<span id="t22_4563" class="t s3_4563">13] = 1 </span>
<span id="t23_4563" class="t s3_4563">4C5H </span><span id="t24_4563" class="t s3_4563">1221 </span><span id="t25_4563" class="t s3_4563">IA32_A_PMC4 </span><span id="t26_4563" class="t s3_4563">Full Width Writable IA32_PMC4 Alias (R/W) </span><span id="t27_4563" class="t s3_4563">(If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t28_4563" class="t s3_4563">4) &amp;&amp; </span>
<span id="t29_4563" class="t s3_4563">IA32_PERF_CAPABILITIES[ </span>
<span id="t2a_4563" class="t s3_4563">13] = 1 </span>
<span id="t2b_4563" class="t s3_4563">4C6H </span><span id="t2c_4563" class="t s3_4563">1222 </span><span id="t2d_4563" class="t s3_4563">IA32_A_PMC5 </span><span id="t2e_4563" class="t s3_4563">Full Width Writable IA32_PMC5 Alias (R/W) </span><span id="t2f_4563" class="t s3_4563">(If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t2g_4563" class="t s3_4563">5) &amp;&amp; </span>
<span id="t2h_4563" class="t s3_4563">IA32_PERF_CAPABILITIES[ </span>
<span id="t2i_4563" class="t s3_4563">13] = 1 </span>
<span id="t2j_4563" class="t s3_4563">4C7H </span><span id="t2k_4563" class="t s3_4563">1223 </span><span id="t2l_4563" class="t s3_4563">IA32_A_PMC6 </span><span id="t2m_4563" class="t s3_4563">Full Width Writable IA32_PMC6 Alias (R/W) </span><span id="t2n_4563" class="t s3_4563">(If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t2o_4563" class="t s3_4563">6) &amp;&amp; </span>
<span id="t2p_4563" class="t s3_4563">IA32_PERF_CAPABILITIES[ </span>
<span id="t2q_4563" class="t s3_4563">13] = 1 </span>
<span id="t2r_4563" class="t s4_4563">Table 2-2. </span><span id="t2s_4563" class="t s4_4563">IA-32 Architectural MSRs (Contd.) </span>
<span id="t2t_4563" class="t s5_4563">Register </span>
<span id="t2u_4563" class="t s5_4563">Address </span>
<span id="t2v_4563" class="t s5_4563">Architectural MSR Name / Bit Fields </span>
<span id="t2w_4563" class="t s5_4563">(Former MSR Name) </span><span id="t2x_4563" class="t s5_4563">MSR/Bit Description </span><span id="t2y_4563" class="t s5_4563">Comment </span>
<span id="t2z_4563" class="t s5_4563">Hex </span><span id="t30_4563" class="t s5_4563">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
