TimeQuest Timing Analyzer report for Rain
Wed Apr  3 00:31:05 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'
 13. Slow Model Hold: 'CLOCK_50'
 14. Slow Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'
 15. Slow Model Minimum Pulse Width: 'CLOCK_50'
 16. Slow Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'CLOCK_50'
 27. Fast Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'
 28. Fast Model Hold: 'CLOCK_50'
 29. Fast Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'
 30. Fast Model Minimum Pulse Width: 'CLOCK_50'
 31. Fast Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Rain                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                               ;
+---------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+
; Clock Name                            ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                  ; Targets                                   ;
+---------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+
; CLOCK_50                              ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                         ; { CLOCK_50 }                              ;
; VGA|mypll|altpll_component|pll|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; VGA|mypll|altpll_component|pll|inclk[0] ; { VGA|mypll|altpll_component|pll|clk[0] } ;
+---------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+


+-----------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                     ;
+------------+-----------------+---------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                            ; Note ;
+------------+-----------------+---------------------------------------+------+
; 79.72 MHz  ; 79.72 MHz       ; CLOCK_50                              ;      ;
; 150.35 MHz ; 150.35 MHz      ; VGA|mypll|altpll_component|pll|clk[0] ;      ;
+------------+-----------------+---------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------+
; Slow Model Setup Summary                                       ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; 7.456  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 33.349 ; 0.000         ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Slow Model Hold Summary                                       ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; CLOCK_50                              ; 0.391 ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 0.391 ; 0.000         ;
+---------------------------------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; 7.620  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+---------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.456 ; control:c0|pos_x_p1[0]                   ; control:c0|current_state.S_RAIN_5_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 12.548     ;
; 7.522 ; control:c0|pos_x_p1[0]                   ; control:c0|current_state.S_RAIN_4_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 12.482     ;
; 7.607 ; control:c0|pos_x_p1[0]                   ; control:c0|current_state.S_RAIN_4_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 12.397     ;
; 7.608 ; control:c0|pos_x_p1[0]                   ; control:c0|current_state.S_RAIN_3_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 12.396     ;
; 7.643 ; control:c0|pos_x_p1[4]                   ; control:c0|current_state.S_RAIN_5_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 12.363     ;
; 7.668 ; control:c0|pos_x_p1[2]                   ; control:c0|current_state.S_RAIN_5_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 12.338     ;
; 7.709 ; control:c0|pos_x_p1[4]                   ; control:c0|current_state.S_RAIN_4_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 12.297     ;
; 7.733 ; control:c0|pos_x_p1[0]                   ; control:c0|current_state.S_IDLE          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 12.270     ;
; 7.734 ; control:c0|pos_x_p1[2]                   ; control:c0|current_state.S_RAIN_4_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 12.272     ;
; 7.775 ; control:c0|pos_x_p1[1]                   ; control:c0|current_state.S_RAIN_5_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 12.231     ;
; 7.787 ; control:c0|draw_counter_p1[7]            ; control:c0|current_state.S_RAIN_3_DRAW   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 12.238     ;
; 7.788 ; control:c0|draw_counter_p1[7]            ; control:c0|current_state.S_RAIN_3_INIT   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 12.237     ;
; 7.788 ; control:c0|draw_counter_p1[7]            ; control:c0|current_state.S_PLAYER1_ERASE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 12.237     ;
; 7.794 ; control:c0|pos_x_p1[4]                   ; control:c0|current_state.S_RAIN_4_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 12.212     ;
; 7.795 ; control:c0|pos_x_p1[4]                   ; control:c0|current_state.S_RAIN_3_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 12.211     ;
; 7.815 ; control:c0|pos_x_p2[0]                   ; control:c0|current_state.S_RAIN_5_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 12.198     ;
; 7.819 ; control:c0|pos_x_p1[2]                   ; control:c0|current_state.S_RAIN_4_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 12.187     ;
; 7.820 ; control:c0|pos_x_p1[2]                   ; control:c0|current_state.S_RAIN_3_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 12.186     ;
; 7.841 ; control:c0|pos_x_p1[1]                   ; control:c0|current_state.S_RAIN_4_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 12.165     ;
; 7.881 ; control:c0|pos_x_p2[0]                   ; control:c0|current_state.S_RAIN_4_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 12.132     ;
; 7.904 ; control:c0|pos_x_p1[3]                   ; control:c0|current_state.S_RAIN_5_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 12.102     ;
; 7.915 ; control:c0|current_state.S_RAIN_4_ERASE  ; control:c0|current_state.S_RAIN_3_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 12.113     ;
; 7.919 ; control:c0|current_state.S_RAIN_4_ERASE  ; control:c0|current_state.S_RAIN_2_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 12.109     ;
; 7.920 ; control:c0|pos_x_p1[4]                   ; control:c0|current_state.S_IDLE          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 12.085     ;
; 7.926 ; control:c0|pos_x_p1[1]                   ; control:c0|current_state.S_RAIN_4_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 12.080     ;
; 7.927 ; control:c0|pos_x_p1[1]                   ; control:c0|current_state.S_RAIN_3_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 12.079     ;
; 7.945 ; control:c0|pos_x_p1[2]                   ; control:c0|current_state.S_IDLE          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 12.060     ;
; 7.958 ; control:c0|draw_counter_p1[7]            ; control:c0|current_state.S_RAIN_2_DRAW   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 12.067     ;
; 7.966 ; control:c0|pos_x_p2[0]                   ; control:c0|current_state.S_RAIN_4_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 12.047     ;
; 7.967 ; control:c0|pos_x_p2[0]                   ; control:c0|current_state.S_RAIN_3_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 12.046     ;
; 7.970 ; control:c0|pos_x_p1[3]                   ; control:c0|current_state.S_RAIN_4_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 12.036     ;
; 7.979 ; control:c0|draw_counter_p2[6]            ; control:c0|current_state.S_RAIN_3_DRAW   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 12.046     ;
; 7.980 ; control:c0|draw_counter_p2[6]            ; control:c0|current_state.S_RAIN_3_INIT   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 12.045     ;
; 7.980 ; control:c0|draw_counter_p2[6]            ; control:c0|current_state.S_PLAYER1_ERASE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 12.045     ;
; 7.985 ; control:c0|draw_counter_p1[8]            ; control:c0|current_state.S_RAIN_3_DRAW   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 12.040     ;
; 7.986 ; control:c0|draw_counter_p1[8]            ; control:c0|current_state.S_RAIN_3_INIT   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 12.039     ;
; 7.986 ; control:c0|draw_counter_p1[8]            ; control:c0|current_state.S_PLAYER1_ERASE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 12.039     ;
; 7.995 ; control:c0|pos_x_p1[5]                   ; control:c0|current_state.S_RAIN_5_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 12.011     ;
; 8.004 ; control:c0|pos_x_p1[0]                   ; control:c0|current_state.S_RAIN_5_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 11.999     ;
; 8.027 ; control:c0|pos_x_p2[5]                   ; control:c0|current_state.S_RAIN_5_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 11.988     ;
; 8.052 ; control:c0|pos_x_p1[1]                   ; control:c0|current_state.S_IDLE          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 11.953     ;
; 8.053 ; control:c0|pos_x_p1[6]                   ; control:c0|current_state.S_RAIN_5_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 11.953     ;
; 8.055 ; control:c0|pos_x_p1[3]                   ; control:c0|current_state.S_RAIN_4_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 11.951     ;
; 8.056 ; control:c0|pos_x_p1[3]                   ; control:c0|current_state.S_RAIN_3_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 11.950     ;
; 8.061 ; control:c0|pos_x_p1[5]                   ; control:c0|current_state.S_RAIN_4_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 11.945     ;
; 8.083 ; control:c0|draw_counter_p1[5]            ; control:c0|current_state.S_RAIN_3_DRAW   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 11.942     ;
; 8.084 ; control:c0|draw_counter_p1[5]            ; control:c0|current_state.S_RAIN_3_INIT   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 11.941     ;
; 8.084 ; control:c0|draw_counter_p1[5]            ; control:c0|current_state.S_PLAYER1_ERASE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 11.941     ;
; 8.092 ; control:c0|pos_x_p2[0]                   ; control:c0|current_state.S_IDLE          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 11.920     ;
; 8.093 ; control:c0|pos_x_p2[5]                   ; control:c0|current_state.S_RAIN_4_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 11.922     ;
; 8.099 ; control:c0|pos_x_p2[2]                   ; control:c0|current_state.S_RAIN_5_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 11.915     ;
; 8.105 ; control:c0|draw_counter_p1[7]            ; control:c0|current_state.S_PLAYER1_INIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.024      ; 11.955     ;
; 8.109 ; control:c0|draw_counter_p1[7]            ; control:c0|current_state.S_PLAYER2_INIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.024      ; 11.951     ;
; 8.119 ; control:c0|pos_x_p1[6]                   ; control:c0|current_state.S_RAIN_4_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 11.887     ;
; 8.134 ; control:c0|draw_counter_p1[7]            ; control:c0|current_state.S_RAIN_5_DRAW   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 11.901     ;
; 8.134 ; control:c0|draw_counter_p1[7]            ; control:c0|current_state.S_RAIN_4_DRAW   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 11.901     ;
; 8.139 ; control:c0|current_state.S_RAIN_5_ERASE  ; control:c0|current_state.S_RAIN_3_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 11.889     ;
; 8.143 ; control:c0|current_state.S_RAIN_5_ERASE  ; control:c0|current_state.S_RAIN_2_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 11.885     ;
; 8.146 ; control:c0|pos_x_p1[5]                   ; control:c0|current_state.S_RAIN_4_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 11.860     ;
; 8.147 ; control:c0|pos_x_p1[5]                   ; control:c0|current_state.S_RAIN_3_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 11.859     ;
; 8.150 ; control:c0|draw_counter_p2[6]            ; control:c0|current_state.S_RAIN_2_DRAW   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 11.875     ;
; 8.156 ; control:c0|draw_counter_p1[8]            ; control:c0|current_state.S_RAIN_2_DRAW   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 11.869     ;
; 8.165 ; control:c0|pos_x_p2[2]                   ; control:c0|current_state.S_RAIN_4_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 11.849     ;
; 8.172 ; control:c0|current_state.S_RAIN_5_UPDATE ; control:c0|current_state.S_RAIN_3_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 11.857     ;
; 8.176 ; control:c0|current_state.S_RAIN_5_UPDATE ; control:c0|current_state.S_RAIN_2_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 11.853     ;
; 8.178 ; control:c0|pos_x_p2[5]                   ; control:c0|current_state.S_RAIN_4_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 11.837     ;
; 8.179 ; control:c0|pos_x_p2[5]                   ; control:c0|current_state.S_RAIN_3_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 11.836     ;
; 8.180 ; control:c0|draw_counter_p2[8]            ; control:c0|current_state.S_RAIN_3_DRAW   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 11.845     ;
; 8.181 ; control:c0|pos_x_p1[3]                   ; control:c0|current_state.S_IDLE          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 11.824     ;
; 8.181 ; control:c0|draw_counter_p2[8]            ; control:c0|current_state.S_RAIN_3_INIT   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 11.844     ;
; 8.181 ; control:c0|draw_counter_p2[8]            ; control:c0|current_state.S_PLAYER1_ERASE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 11.844     ;
; 8.191 ; control:c0|pos_x_p1[4]                   ; control:c0|current_state.S_RAIN_5_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 11.814     ;
; 8.204 ; control:c0|pos_x_p1[6]                   ; control:c0|current_state.S_RAIN_4_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 11.802     ;
; 8.205 ; control:c0|pos_x_p1[6]                   ; control:c0|current_state.S_RAIN_3_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 11.801     ;
; 8.210 ; control:c0|draw_counter_p1[6]            ; control:c0|current_state.S_RAIN_3_DRAW   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 11.815     ;
; 8.211 ; control:c0|draw_counter_p1[6]            ; control:c0|current_state.S_RAIN_3_INIT   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 11.814     ;
; 8.211 ; control:c0|draw_counter_p1[6]            ; control:c0|current_state.S_PLAYER1_ERASE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 11.814     ;
; 8.216 ; control:c0|pos_x_p1[2]                   ; control:c0|current_state.S_RAIN_5_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 11.789     ;
; 8.239 ; control:c0|pos_x_p1[7]                   ; control:c0|current_state.S_RAIN_5_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 11.767     ;
; 8.250 ; control:c0|pos_x_p2[2]                   ; control:c0|current_state.S_RAIN_4_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 11.764     ;
; 8.251 ; control:c0|pos_x_p2[2]                   ; control:c0|current_state.S_RAIN_3_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 11.763     ;
; 8.254 ; control:c0|current_state.S_RAIN_4_DRAW   ; control:c0|current_state.S_RAIN_3_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 11.772     ;
; 8.254 ; control:c0|draw_counter_p1[5]            ; control:c0|current_state.S_RAIN_2_DRAW   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 11.771     ;
; 8.258 ; control:c0|current_state.S_RAIN_4_DRAW   ; control:c0|current_state.S_RAIN_2_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 11.768     ;
; 8.271 ; control:c0|current_state.S_RAIN_4_UPDATE ; control:c0|current_state.S_RAIN_3_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 11.757     ;
; 8.272 ; control:c0|pos_x_p1[5]                   ; control:c0|current_state.S_IDLE          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 11.733     ;
; 8.275 ; control:c0|current_state.S_RAIN_4_UPDATE ; control:c0|current_state.S_RAIN_2_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 11.753     ;
; 8.277 ; control:c0|draw_counter_p2[5]            ; control:c0|current_state.S_RAIN_3_DRAW   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 11.748     ;
; 8.278 ; control:c0|draw_counter_p2[5]            ; control:c0|current_state.S_RAIN_3_INIT   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 11.747     ;
; 8.278 ; control:c0|draw_counter_p2[5]            ; control:c0|current_state.S_PLAYER1_ERASE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 11.747     ;
; 8.280 ; control:c0|pos_x_p1[0]                   ; control:c0|current_state.S_RAIN_1_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 11.745     ;
; 8.297 ; control:c0|draw_counter_p2[6]            ; control:c0|current_state.S_PLAYER1_INIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.024      ; 11.763     ;
; 8.301 ; control:c0|draw_counter_p2[6]            ; control:c0|current_state.S_PLAYER2_INIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.024      ; 11.759     ;
; 8.303 ; control:c0|pos_x_p2[6]                   ; control:c0|current_state.S_RAIN_5_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 11.712     ;
; 8.303 ; control:c0|draw_counter_p1[8]            ; control:c0|current_state.S_PLAYER1_INIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.024      ; 11.757     ;
; 8.304 ; control:c0|pos_x_p2[5]                   ; control:c0|current_state.S_IDLE          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 11.710     ;
; 8.305 ; control:c0|pos_x_p1[7]                   ; control:c0|current_state.S_RAIN_4_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 11.701     ;
; 8.307 ; control:c0|draw_counter_p1[8]            ; control:c0|current_state.S_PLAYER2_INIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.024      ; 11.753     ;
; 8.323 ; control:c0|pos_x_p1[1]                   ; control:c0|current_state.S_RAIN_5_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 11.682     ;
; 8.326 ; control:c0|draw_counter_p2[6]            ; control:c0|current_state.S_RAIN_5_DRAW   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 11.709     ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                                                             ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 33.349 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.044      ; 6.660      ;
; 33.349 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.044      ; 6.660      ;
; 33.349 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.044      ; 6.660      ;
; 33.349 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.044      ; 6.660      ;
; 33.349 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.044      ; 6.660      ;
; 33.349 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.044      ; 6.660      ;
; 33.349 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.044      ; 6.660      ;
; 33.349 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.044      ; 6.660      ;
; 33.349 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.044      ; 6.660      ;
; 33.349 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.044      ; 6.660      ;
; 33.349 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.044      ; 6.660      ;
; 33.349 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.044      ; 6.660      ;
; 33.452 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.559      ;
; 33.452 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.559      ;
; 33.452 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.559      ;
; 33.452 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.559      ;
; 33.452 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.559      ;
; 33.452 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.559      ;
; 33.452 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.559      ;
; 33.452 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.559      ;
; 33.452 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.559      ;
; 33.452 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.559      ;
; 33.452 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.559      ;
; 33.452 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.559      ;
; 33.492 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.044      ; 6.517      ;
; 33.492 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.044      ; 6.517      ;
; 33.492 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.044      ; 6.517      ;
; 33.492 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.044      ; 6.517      ;
; 33.492 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.044      ; 6.517      ;
; 33.492 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.044      ; 6.517      ;
; 33.492 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.044      ; 6.517      ;
; 33.492 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.044      ; 6.517      ;
; 33.492 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.044      ; 6.517      ;
; 33.492 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.044      ; 6.517      ;
; 33.492 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.044      ; 6.517      ;
; 33.492 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.044      ; 6.517      ;
; 33.497 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.514      ;
; 33.497 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.514      ;
; 33.497 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.514      ;
; 33.497 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.514      ;
; 33.497 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.514      ;
; 33.497 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.514      ;
; 33.497 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.514      ;
; 33.497 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.514      ;
; 33.497 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.514      ;
; 33.497 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.514      ;
; 33.497 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.514      ;
; 33.497 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.514      ;
; 33.582 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 6.424      ;
; 33.582 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 6.424      ;
; 33.582 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 6.424      ;
; 33.582 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 6.424      ;
; 33.582 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 6.424      ;
; 33.582 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 6.424      ;
; 33.582 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 6.424      ;
; 33.582 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 6.424      ;
; 33.582 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 6.424      ;
; 33.582 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 6.424      ;
; 33.582 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 6.424      ;
; 33.582 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 6.424      ;
; 33.586 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.425      ;
; 33.586 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.425      ;
; 33.586 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.425      ;
; 33.586 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.425      ;
; 33.586 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.425      ;
; 33.586 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.425      ;
; 33.586 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.425      ;
; 33.586 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.425      ;
; 33.586 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.425      ;
; 33.586 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.425      ;
; 33.586 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.425      ;
; 33.586 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 6.425      ;
; 33.604 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 6.417      ;
; 33.604 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 6.417      ;
; 33.604 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 6.417      ;
; 33.604 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 6.417      ;
; 33.604 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 6.417      ;
; 33.604 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 6.417      ;
; 33.604 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 6.417      ;
; 33.604 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 6.417      ;
; 33.604 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 6.417      ;
; 33.604 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 6.417      ;
; 33.604 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 6.417      ;
; 33.604 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 6.417      ;
; 33.616 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 6.383      ;
; 33.616 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 6.383      ;
; 33.616 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 6.383      ;
; 33.616 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 6.383      ;
; 33.616 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 6.383      ;
; 33.616 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 6.383      ;
; 33.616 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 6.383      ;
; 33.616 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 6.383      ;
; 33.616 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 6.383      ;
; 33.616 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 6.383      ;
; 33.616 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 6.383      ;
; 33.616 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 6.383      ;
; 33.642 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 6.386      ;
; 33.642 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 6.386      ;
; 33.642 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 6.386      ;
; 33.642 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 6.386      ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; control:c0|current_state.S_RAIN_5_DRAW    ; control:c0|current_state.S_RAIN_5_DRAW                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control:c0|pos_x_p2[3]                    ; control:c0|pos_x_p2[3]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control:c0|pos_x_p2[1]                    ; control:c0|pos_x_p2[1]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control:c0|pos_x_p2[4]                    ; control:c0|pos_x_p2[4]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control:c0|pos_x_p2[5]                    ; control:c0|pos_x_p2[5]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control:c0|pos_x_p2[6]                    ; control:c0|pos_x_p2[6]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control:c0|p2_score[1]                    ; control:c0|p2_score[1]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control:c0|p2_score[3]                    ; control:c0|p2_score[3]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control:c0|p2_score[4]                    ; control:c0|p2_score[4]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control:c0|p2_score[5]                    ; control:c0|p2_score[5]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control:c0|p2_score[7]                    ; control:c0|p2_score[7]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control:c0|p2_score[8]                    ; control:c0|p2_score[8]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control:c0|p2_score[9]                    ; control:c0|p2_score[9]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control:c0|current_state.S_PLAYER2_WIN    ; control:c0|current_state.S_PLAYER2_WIN                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control:c0|current_state.S_RESET_P1       ; control:c0|current_state.S_RESET_P1                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; random_num:rand_gen|state                 ; random_num:rand_gen|state                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.531 ; control:c0|clock:comb_3|frame_counter[19] ; control:c0|clock:comb_3|frame_counter[19]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.534 ; random_num:rand_gen|data[0]               ; control:c0|pos_x_r5[0]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.800      ;
; 0.536 ; random_num:rand_gen|data[0]               ; random_num:rand_gen|data[1]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.802      ;
; 0.538 ; control:c0|pos_y_r1[7]                    ; control:c0|pos_y_r1[7]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.804      ;
; 0.645 ; control:c0|current_state.S_PLAYER1_WIN    ; control:c0|p2_score[0]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.911      ;
; 0.648 ; control:c0|current_state.S_PLAYER1_WIN    ; control:c0|p2_score[6]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.914      ;
; 0.649 ; control:c0|current_state.S_PLAYER1_WIN    ; control:c0|p2_score[2]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.666 ; control:c0|x[0]                           ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.988      ;
; 0.667 ; random_num:rand_gen|data[1]               ; control:c0|pos_x_r5[1]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.933      ;
; 0.686 ; random_num:rand_gen|data[6]               ; control:c0|pos_x_r5[6]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.952      ;
; 0.726 ; random_num:rand_gen|data[0]               ; control:c0|pos_x_r1[0]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.991      ;
; 0.778 ; control:c0|clock:comb_3|frame_counter[5]  ; control:c0|clock:comb_3|frame_counter[5]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.044      ;
; 0.779 ; control:c0|clock:comb_3|frame_counter[9]  ; control:c0|clock:comb_3|frame_counter[9]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.045      ;
; 0.795 ; control:c0|clock:comb_3|frame_counter[10] ; control:c0|clock:comb_3|frame_counter[10]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; control:c0|draw_counter_p1[0]             ; control:c0|draw_counter_p1[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; control:c0|draw_counter_r3[0]             ; control:c0|draw_counter_r3[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.797 ; control:c0|draw_counter_dead[9]           ; control:c0|draw_counter_dead[9]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.063      ;
; 0.797 ; control:c0|draw_counter_dead[10]          ; control:c0|draw_counter_dead[10]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.063      ;
; 0.801 ; control:c0|draw_counter_p2[2]             ; control:c0|draw_counter_p2[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.801 ; control:c0|draw_counter_r2[2]             ; control:c0|draw_counter_r2[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.801 ; control:c0|draw_counter_dead[2]           ; control:c0|draw_counter_dead[2]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.802 ; control:c0|draw_counter_p2[4]             ; control:c0|draw_counter_p2[4]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; control:c0|draw_counter_r1[0]             ; control:c0|draw_counter_r1[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; control:c0|draw_counter_r1[2]             ; control:c0|draw_counter_r1[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; control:c0|draw_counter_p1[2]             ; control:c0|draw_counter_p1[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; control:c0|draw_counter_r3[2]             ; control:c0|draw_counter_r3[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; control:c0|draw_counter_r5[2]             ; control:c0|draw_counter_r5[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; control:c0|draw_counter_r2[4]             ; control:c0|draw_counter_r2[4]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; control:c0|draw_counter_dead[4]           ; control:c0|draw_counter_dead[4]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.803 ; control:c0|draw_counter_p2[9]             ; control:c0|draw_counter_p2[9]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.069      ;
; 0.803 ; control:c0|draw_counter_r1[10]            ; control:c0|draw_counter_r1[10]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.069      ;
; 0.803 ; control:c0|draw_counter_p1[9]             ; control:c0|draw_counter_p1[9]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.069      ;
; 0.803 ; control:c0|pos_y_r3[0]                    ; control:c0|pos_y_r3[0]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.069      ;
; 0.803 ; control:c0|draw_counter_r3[9]             ; control:c0|draw_counter_r3[9]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.069      ;
; 0.803 ; control:c0|draw_counter_r3[10]            ; control:c0|draw_counter_r3[10]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.069      ;
; 0.803 ; control:c0|draw_counter_r4[0]             ; control:c0|draw_counter_r4[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.069      ;
; 0.803 ; control:c0|draw_counter_r5[0]             ; control:c0|draw_counter_r5[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.069      ;
; 0.803 ; control:c0|pos_y_r5[0]                    ; control:c0|pos_y_r5[0]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.069      ;
; 0.803 ; control:c0|pos_y_r5[1]                    ; control:c0|pos_y_r5[1]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.069      ;
; 0.804 ; control:c0|pos_y_r3[1]                    ; control:c0|pos_y_r3[1]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.070      ;
; 0.804 ; control:c0|draw_counter_r4[10]            ; control:c0|draw_counter_r4[10]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.070      ;
; 0.805 ; control:c0|clock:comb_3|frame_counter[12] ; control:c0|clock:comb_3|frame_counter[12]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; control:c0|draw_counter_p2[0]             ; control:c0|draw_counter_p2[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; control:c0|draw_counter_r2[0]             ; control:c0|draw_counter_r2[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; control:c0|pos_y_r4[2]                    ; control:c0|pos_y_r4[2]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; control:c0|clock:comb_3|frame_counter[8]  ; control:c0|clock:comb_3|frame_counter[8]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; control:c0|draw_counter_p1[4]             ; control:c0|draw_counter_p1[4]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; control:c0|draw_counter_r4[2]             ; control:c0|draw_counter_r4[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; control:c0|draw_counter_r1[4]             ; control:c0|draw_counter_r1[4]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; control:c0|draw_counter_dead[0]           ; control:c0|draw_counter_dead[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; control:c0|draw_counter_dead[6]           ; control:c0|draw_counter_dead[6]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.807 ; control:c0|pos_y_r2[0]                    ; control:c0|pos_y_r2[0]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.073      ;
; 0.807 ; control:c0|draw_counter_p2[10]            ; control:c0|draw_counter_p2[10]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.073      ;
; 0.807 ; control:c0|draw_counter_p1[10]            ; control:c0|draw_counter_p1[10]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.073      ;
; 0.807 ; control:c0|draw_counter_r5[9]             ; control:c0|draw_counter_r5[9]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.073      ;
; 0.809 ; control:c0|pos_y_r1[1]                    ; control:c0|pos_y_r1[1]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.075      ;
; 0.809 ; control:c0|draw_counter_dead[11]          ; control:c0|draw_counter_dead[11]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.075      ;
; 0.810 ; control:c0|draw_counter_r1[9]             ; control:c0|draw_counter_r1[9]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; control:c0|draw_counter_dead[7]           ; control:c0|draw_counter_dead[7]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; control:c0|draw_counter_dead[8]           ; control:c0|draw_counter_dead[8]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; control:c0|draw_counter_dead[13]          ; control:c0|draw_counter_dead[13]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.811 ; control:c0|draw_counter_r2[10]            ; control:c0|draw_counter_r2[10]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.077      ;
; 0.812 ; control:c0|pos_y_r1[3]                    ; control:c0|pos_y_r1[3]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.078      ;
; 0.812 ; control:c0|pos_y_r1[5]                    ; control:c0|pos_y_r1[5]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.078      ;
; 0.813 ; control:c0|draw_counter_r4[9]             ; control:c0|draw_counter_r4[9]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.814 ; control:c0|pos_y_r2[1]                    ; control:c0|pos_y_r2[1]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; control:c0|draw_counter_r2[9]             ; control:c0|draw_counter_r2[9]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; control:c0|draw_counter_r3[6]             ; control:c0|draw_counter_r3[6]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; control:c0|draw_counter_r3[4]             ; control:c0|draw_counter_r3[4]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; control:c0|draw_counter_r5[4]             ; control:c0|draw_counter_r5[4]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; control:c0|draw_counter_r4[4]             ; control:c0|draw_counter_r4[4]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; control:c0|draw_counter_dead[16]          ; control:c0|draw_counter_dead[16]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.815 ; control:c0|draw_counter_r5[10]            ; control:c0|draw_counter_r5[10]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.081      ;
; 0.816 ; control:c0|clock:comb_3|frame_counter[13] ; control:c0|clock:comb_3|frame_counter[13]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.082      ;
; 0.816 ; control:c0|draw_counter_r3[11]            ; control:c0|draw_counter_r3[11]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.082      ;
; 0.816 ; control:c0|draw_counter_r4[11]            ; control:c0|draw_counter_r4[11]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.082      ;
; 0.816 ; control:c0|pos_y_r5[2]                    ; control:c0|pos_y_r5[2]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.082      ;
; 0.817 ; control:c0|clock:comb_3|frame_counter[15] ; control:c0|clock:comb_3|frame_counter[15]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.083      ;
; 0.817 ; control:c0|draw_counter_p1[13]            ; control:c0|draw_counter_p1[13]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.083      ;
; 0.817 ; control:c0|draw_counter_p1[16]            ; control:c0|draw_counter_p1[16]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.083      ;
; 0.817 ; control:c0|pos_y_r3[2]                    ; control:c0|pos_y_r3[2]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.083      ;
; 0.817 ; control:c0|draw_counter_r3[7]             ; control:c0|draw_counter_r3[7]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.083      ;
; 0.817 ; control:c0|draw_counter_r3[8]             ; control:c0|draw_counter_r3[8]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.083      ;
; 0.818 ; control:c0|draw_counter_r1[6]             ; control:c0|draw_counter_r1[6]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.084      ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.519 ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                               ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK                                                                                ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.522 ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_VS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.805 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.071      ;
; 0.810 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.076      ;
; 0.816 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.084      ;
; 0.817 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.083      ;
; 0.842 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.108      ;
; 0.866 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.132      ;
; 0.867 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.133      ;
; 0.873 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.139      ;
; 0.941 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 1.213      ;
; 0.954 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a3~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 1.255      ;
; 0.960 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.226      ;
; 0.961 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 1.259      ;
; 0.976 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 1.274      ;
; 0.979 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a4~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 1.274      ;
; 0.994 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.262      ;
; 1.009 ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_HS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 1.263      ;
; 1.118 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.384      ;
; 1.163 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.431      ;
; 1.176 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|address_reg_a[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|out_address_reg_a[2]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 1.425      ;
; 1.197 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.463      ;
; 1.200 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.467      ;
; 1.200 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.466      ;
; 1.206 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.472      ;
; 1.226 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 1.498      ;
; 1.228 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.494      ;
; 1.241 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg4 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 1.539      ;
; 1.249 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.522      ;
; 1.253 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.519      ;
; 1.259 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.525      ;
; 1.272 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a4~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 1.567      ;
; 1.277 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.543      ;
; 1.285 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.551      ;
; 1.290 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 1.588      ;
; 1.304 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.059      ; 1.597      ;
; 1.317 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.052      ; 1.603      ;
; 1.318 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.059      ; 1.611      ;
; 1.323 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.589      ;
; 1.329 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.595      ;
; 1.330 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.596      ;
; 1.338 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 1.616      ;
; 1.342 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.608      ;
; 1.353 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 1.651      ;
; 1.356 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.622      ;
; 1.358 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.625      ;
; 1.374 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a4~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 1.669      ;
; 1.387 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.653      ;
; 1.394 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.660      ;
; 1.405 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.671      ;
; 1.411 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.679      ;
; 1.413 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.679      ;
; 1.427 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.693      ;
; 1.431 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.699      ;
; 1.445 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|address_reg_a[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|out_address_reg_a[1]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 1.694      ;
; 1.457 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.724      ;
; 1.458 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.724      ;
; 1.471 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.744      ;
; 1.472 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.738      ;
; 1.497 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.764      ;
; 1.498 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 1.796      ;
; 1.503 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.770      ;
; 1.505 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.772      ;
; 1.506 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.772      ;
; 1.513 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a3~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 1.814      ;
; 1.516 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.786      ;
; 1.529 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.795      ;
; 1.543 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.809      ;
; 1.569 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.835      ;
; 1.605 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.052      ; 1.891      ;
; 1.613 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 1.911      ;
; 1.615 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.882      ;
; 1.625 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.898      ;
; 1.627 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.893      ;
; 1.628 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a4~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 1.923      ;
; 1.633 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.903      ;
; 1.640 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.906      ;
; 1.641 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 1.939      ;
; 1.643 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.059      ; 1.936      ;
; 1.644 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a3~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 1.945      ;
; 1.644 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.910      ;
; 1.648 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a3~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 1.949      ;
; 1.648 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.915      ;
; 1.655 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.922      ;
; 1.659 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.926      ;
; 1.661 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.928      ;
; 1.663 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.930      ;
; 1.670 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 1.948      ;
; 1.671 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.937      ;
; 1.675 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.052      ; 1.961      ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 15.088 ; 15.088 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 15.088 ; 15.088 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 15.098 ; 15.098 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 10.042 ; 10.042 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; 15.098 ; 15.098 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -3.872 ; -3.872 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -3.872 ; -3.872 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; -0.238 ; -0.238 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; -0.238 ; -0.238 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; -4.909 ; -4.909 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                           ;
+-------------+------------+--------+--------+------------+---------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-------------+------------+--------+--------+------------+---------------------------------------+
; HEX0[*]     ; CLOCK_50   ; 16.628 ; 16.628 ; Rise       ; CLOCK_50                              ;
;  HEX0[0]    ; CLOCK_50   ; 16.628 ; 16.628 ; Rise       ; CLOCK_50                              ;
;  HEX0[1]    ; CLOCK_50   ; 16.583 ; 16.583 ; Rise       ; CLOCK_50                              ;
;  HEX0[2]    ; CLOCK_50   ; 16.596 ; 16.596 ; Rise       ; CLOCK_50                              ;
;  HEX0[3]    ; CLOCK_50   ; 16.357 ; 16.357 ; Rise       ; CLOCK_50                              ;
;  HEX0[4]    ; CLOCK_50   ; 16.350 ; 16.350 ; Rise       ; CLOCK_50                              ;
;  HEX0[5]    ; CLOCK_50   ; 16.347 ; 16.347 ; Rise       ; CLOCK_50                              ;
;  HEX0[6]    ; CLOCK_50   ; 16.570 ; 16.570 ; Rise       ; CLOCK_50                              ;
; HEX1[*]     ; CLOCK_50   ; 18.395 ; 18.395 ; Rise       ; CLOCK_50                              ;
;  HEX1[0]    ; CLOCK_50   ; 18.243 ; 18.243 ; Rise       ; CLOCK_50                              ;
;  HEX1[1]    ; CLOCK_50   ; 18.395 ; 18.395 ; Rise       ; CLOCK_50                              ;
;  HEX1[2]    ; CLOCK_50   ; 18.065 ; 18.065 ; Rise       ; CLOCK_50                              ;
;  HEX1[3]    ; CLOCK_50   ; 18.072 ; 18.072 ; Rise       ; CLOCK_50                              ;
;  HEX1[4]    ; CLOCK_50   ; 18.126 ; 18.126 ; Rise       ; CLOCK_50                              ;
;  HEX1[5]    ; CLOCK_50   ; 18.070 ; 18.070 ; Rise       ; CLOCK_50                              ;
;  HEX1[6]    ; CLOCK_50   ; 18.074 ; 18.074 ; Rise       ; CLOCK_50                              ;
; HEX2[*]     ; CLOCK_50   ; 16.002 ; 16.002 ; Rise       ; CLOCK_50                              ;
;  HEX2[0]    ; CLOCK_50   ; 16.002 ; 16.002 ; Rise       ; CLOCK_50                              ;
;  HEX2[1]    ; CLOCK_50   ; 15.790 ; 15.790 ; Rise       ; CLOCK_50                              ;
;  HEX2[2]    ; CLOCK_50   ; 15.883 ; 15.883 ; Rise       ; CLOCK_50                              ;
;  HEX2[3]    ; CLOCK_50   ; 15.834 ; 15.834 ; Rise       ; CLOCK_50                              ;
;  HEX2[4]    ; CLOCK_50   ; 15.548 ; 15.548 ; Rise       ; CLOCK_50                              ;
;  HEX2[5]    ; CLOCK_50   ; 15.668 ; 15.668 ; Rise       ; CLOCK_50                              ;
;  HEX2[6]    ; CLOCK_50   ; 15.624 ; 15.624 ; Rise       ; CLOCK_50                              ;
; HEX3[*]     ; CLOCK_50   ; 11.845 ; 11.845 ; Rise       ; CLOCK_50                              ;
;  HEX3[0]    ; CLOCK_50   ; 11.839 ; 11.839 ; Rise       ; CLOCK_50                              ;
;  HEX3[3]    ; CLOCK_50   ; 11.845 ; 11.845 ; Rise       ; CLOCK_50                              ;
;  HEX3[4]    ; CLOCK_50   ; 11.845 ; 11.845 ; Rise       ; CLOCK_50                              ;
;  HEX3[5]    ; CLOCK_50   ; 11.489 ; 11.489 ; Rise       ; CLOCK_50                              ;
; HEX4[*]     ; CLOCK_50   ; 14.502 ; 14.502 ; Rise       ; CLOCK_50                              ;
;  HEX4[0]    ; CLOCK_50   ; 14.491 ; 14.491 ; Rise       ; CLOCK_50                              ;
;  HEX4[1]    ; CLOCK_50   ; 14.499 ; 14.499 ; Rise       ; CLOCK_50                              ;
;  HEX4[2]    ; CLOCK_50   ; 14.502 ; 14.502 ; Rise       ; CLOCK_50                              ;
;  HEX4[3]    ; CLOCK_50   ; 14.488 ; 14.488 ; Rise       ; CLOCK_50                              ;
;  HEX4[4]    ; CLOCK_50   ; 14.501 ; 14.501 ; Rise       ; CLOCK_50                              ;
;  HEX4[5]    ; CLOCK_50   ; 14.488 ; 14.488 ; Rise       ; CLOCK_50                              ;
;  HEX4[6]    ; CLOCK_50   ; 14.482 ; 14.482 ; Rise       ; CLOCK_50                              ;
; HEX5[*]     ; CLOCK_50   ; 14.638 ; 14.638 ; Rise       ; CLOCK_50                              ;
;  HEX5[0]    ; CLOCK_50   ; 14.638 ; 14.638 ; Rise       ; CLOCK_50                              ;
;  HEX5[1]    ; CLOCK_50   ; 14.494 ; 14.494 ; Rise       ; CLOCK_50                              ;
;  HEX5[2]    ; CLOCK_50   ; 14.610 ; 14.610 ; Rise       ; CLOCK_50                              ;
;  HEX5[3]    ; CLOCK_50   ; 14.358 ; 14.358 ; Rise       ; CLOCK_50                              ;
;  HEX5[4]    ; CLOCK_50   ; 14.346 ; 14.346 ; Rise       ; CLOCK_50                              ;
;  HEX5[5]    ; CLOCK_50   ; 14.340 ; 14.340 ; Rise       ; CLOCK_50                              ;
;  HEX5[6]    ; CLOCK_50   ; 14.606 ; 14.606 ; Rise       ; CLOCK_50                              ;
; HEX6[*]     ; CLOCK_50   ; 15.488 ; 15.488 ; Rise       ; CLOCK_50                              ;
;  HEX6[0]    ; CLOCK_50   ; 15.488 ; 15.488 ; Rise       ; CLOCK_50                              ;
;  HEX6[1]    ; CLOCK_50   ; 15.475 ; 15.475 ; Rise       ; CLOCK_50                              ;
;  HEX6[2]    ; CLOCK_50   ; 15.483 ; 15.483 ; Rise       ; CLOCK_50                              ;
;  HEX6[3]    ; CLOCK_50   ; 14.877 ; 14.877 ; Rise       ; CLOCK_50                              ;
;  HEX6[4]    ; CLOCK_50   ; 14.873 ; 14.873 ; Rise       ; CLOCK_50                              ;
;  HEX6[5]    ; CLOCK_50   ; 14.885 ; 14.885 ; Rise       ; CLOCK_50                              ;
;  HEX6[6]    ; CLOCK_50   ; 14.875 ; 14.875 ; Rise       ; CLOCK_50                              ;
; HEX7[*]     ; CLOCK_50   ; 10.689 ; 10.689 ; Rise       ; CLOCK_50                              ;
;  HEX7[0]    ; CLOCK_50   ; 10.689 ; 10.689 ; Rise       ; CLOCK_50                              ;
;  HEX7[3]    ; CLOCK_50   ; 10.659 ; 10.659 ; Rise       ; CLOCK_50                              ;
;  HEX7[4]    ; CLOCK_50   ; 10.659 ; 10.659 ; Rise       ; CLOCK_50                              ;
;  HEX7[5]    ; CLOCK_50   ; 10.411 ; 10.411 ; Rise       ; CLOCK_50                              ;
; LEDR[*]     ; CLOCK_50   ; 10.492 ; 10.492 ; Rise       ; CLOCK_50                              ;
;  LEDR[0]    ; CLOCK_50   ; 9.568  ; 9.568  ; Rise       ; CLOCK_50                              ;
;  LEDR[1]    ; CLOCK_50   ; 10.063 ; 10.063 ; Rise       ; CLOCK_50                              ;
;  LEDR[2]    ; CLOCK_50   ; 10.492 ; 10.492 ; Rise       ; CLOCK_50                              ;
;  LEDR[3]    ; CLOCK_50   ; 10.350 ; 10.350 ; Rise       ; CLOCK_50                              ;
;  LEDR[4]    ; CLOCK_50   ; 8.504  ; 8.504  ; Rise       ; CLOCK_50                              ;
;  LEDR[5]    ; CLOCK_50   ; 9.046  ; 9.046  ; Rise       ; CLOCK_50                              ;
;  LEDR[6]    ; CLOCK_50   ; 9.306  ; 9.306  ; Rise       ; CLOCK_50                              ;
;  LEDR[7]    ; CLOCK_50   ; 8.017  ; 8.017  ; Rise       ; CLOCK_50                              ;
; VGA_B[*]    ; CLOCK_50   ; 8.708  ; 8.708  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 8.397  ; 8.397  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 8.397  ; 8.397  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 8.410  ; 8.410  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 8.400  ; 8.400  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 8.708  ; 8.708  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 8.698  ; 8.698  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 8.678  ; 8.678  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 8.678  ; 8.678  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8]   ; CLOCK_50   ; 8.663  ; 8.663  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9]   ; CLOCK_50   ; 8.663  ; 8.663  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 5.454  ; 5.454  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 2.937  ;        ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 8.368  ; 8.368  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 8.368  ; 8.368  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 8.368  ; 8.368  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 8.140  ; 8.140  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 8.140  ; 8.140  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 8.150  ; 8.150  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 8.150  ; 8.150  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 8.316  ; 8.316  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 8.336  ; 8.336  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8]   ; CLOCK_50   ; 8.349  ; 8.349  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9]   ; CLOCK_50   ; 8.349  ; 8.349  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 5.159  ; 5.159  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 8.156  ; 8.156  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 8.097  ; 8.097  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 8.146  ; 8.146  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 8.146  ; 8.146  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 8.156  ; 8.156  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 8.156  ; 8.156  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 7.848  ; 7.848  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 7.828  ; 7.828  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 7.838  ; 7.838  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8]   ; CLOCK_50   ; 7.815  ; 7.815  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9]   ; CLOCK_50   ; 7.815  ; 7.815  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 5.160  ; 5.160  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;        ; 2.937  ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-------------+------------+--------+--------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                   ;
+-------------+------------+--------+--------+------------+---------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-------------+------------+--------+--------+------------+---------------------------------------+
; HEX0[*]     ; CLOCK_50   ; 9.502  ; 9.502  ; Rise       ; CLOCK_50                              ;
;  HEX0[0]    ; CLOCK_50   ; 9.784  ; 9.784  ; Rise       ; CLOCK_50                              ;
;  HEX0[1]    ; CLOCK_50   ; 9.739  ; 9.739  ; Rise       ; CLOCK_50                              ;
;  HEX0[2]    ; CLOCK_50   ; 9.751  ; 9.751  ; Rise       ; CLOCK_50                              ;
;  HEX0[3]    ; CLOCK_50   ; 9.515  ; 9.515  ; Rise       ; CLOCK_50                              ;
;  HEX0[4]    ; CLOCK_50   ; 9.513  ; 9.513  ; Rise       ; CLOCK_50                              ;
;  HEX0[5]    ; CLOCK_50   ; 9.502  ; 9.502  ; Rise       ; CLOCK_50                              ;
;  HEX0[6]    ; CLOCK_50   ; 9.724  ; 9.724  ; Rise       ; CLOCK_50                              ;
; HEX1[*]     ; CLOCK_50   ; 11.016 ; 11.016 ; Rise       ; CLOCK_50                              ;
;  HEX1[0]    ; CLOCK_50   ; 11.234 ; 11.234 ; Rise       ; CLOCK_50                              ;
;  HEX1[1]    ; CLOCK_50   ; 11.381 ; 11.381 ; Rise       ; CLOCK_50                              ;
;  HEX1[2]    ; CLOCK_50   ; 11.023 ; 11.023 ; Rise       ; CLOCK_50                              ;
;  HEX1[3]    ; CLOCK_50   ; 11.021 ; 11.021 ; Rise       ; CLOCK_50                              ;
;  HEX1[4]    ; CLOCK_50   ; 11.110 ; 11.110 ; Rise       ; CLOCK_50                              ;
;  HEX1[5]    ; CLOCK_50   ; 11.016 ; 11.016 ; Rise       ; CLOCK_50                              ;
;  HEX1[6]    ; CLOCK_50   ; 11.034 ; 11.034 ; Rise       ; CLOCK_50                              ;
; HEX2[*]     ; CLOCK_50   ; 10.364 ; 10.364 ; Rise       ; CLOCK_50                              ;
;  HEX2[0]    ; CLOCK_50   ; 10.737 ; 10.737 ; Rise       ; CLOCK_50                              ;
;  HEX2[1]    ; CLOCK_50   ; 10.617 ; 10.617 ; Rise       ; CLOCK_50                              ;
;  HEX2[2]    ; CLOCK_50   ; 10.684 ; 10.684 ; Rise       ; CLOCK_50                              ;
;  HEX2[3]    ; CLOCK_50   ; 10.665 ; 10.665 ; Rise       ; CLOCK_50                              ;
;  HEX2[4]    ; CLOCK_50   ; 10.379 ; 10.379 ; Rise       ; CLOCK_50                              ;
;  HEX2[5]    ; CLOCK_50   ; 10.401 ; 10.401 ; Rise       ; CLOCK_50                              ;
;  HEX2[6]    ; CLOCK_50   ; 10.364 ; 10.364 ; Rise       ; CLOCK_50                              ;
; HEX3[*]     ; CLOCK_50   ; 9.482  ; 9.482  ; Rise       ; CLOCK_50                              ;
;  HEX3[0]    ; CLOCK_50   ; 9.832  ; 9.832  ; Rise       ; CLOCK_50                              ;
;  HEX3[3]    ; CLOCK_50   ; 9.838  ; 9.838  ; Rise       ; CLOCK_50                              ;
;  HEX3[4]    ; CLOCK_50   ; 9.838  ; 9.838  ; Rise       ; CLOCK_50                              ;
;  HEX3[5]    ; CLOCK_50   ; 9.482  ; 9.482  ; Rise       ; CLOCK_50                              ;
; HEX4[*]     ; CLOCK_50   ; 8.692  ; 8.692  ; Rise       ; CLOCK_50                              ;
;  HEX4[0]    ; CLOCK_50   ; 8.699  ; 8.699  ; Rise       ; CLOCK_50                              ;
;  HEX4[1]    ; CLOCK_50   ; 8.706  ; 8.706  ; Rise       ; CLOCK_50                              ;
;  HEX4[2]    ; CLOCK_50   ; 8.721  ; 8.721  ; Rise       ; CLOCK_50                              ;
;  HEX4[3]    ; CLOCK_50   ; 8.693  ; 8.693  ; Rise       ; CLOCK_50                              ;
;  HEX4[4]    ; CLOCK_50   ; 8.720  ; 8.720  ; Rise       ; CLOCK_50                              ;
;  HEX4[5]    ; CLOCK_50   ; 8.708  ; 8.708  ; Rise       ; CLOCK_50                              ;
;  HEX4[6]    ; CLOCK_50   ; 8.692  ; 8.692  ; Rise       ; CLOCK_50                              ;
; HEX5[*]     ; CLOCK_50   ; 9.641  ; 9.641  ; Rise       ; CLOCK_50                              ;
;  HEX5[0]    ; CLOCK_50   ; 9.939  ; 9.939  ; Rise       ; CLOCK_50                              ;
;  HEX5[1]    ; CLOCK_50   ; 9.795  ; 9.795  ; Rise       ; CLOCK_50                              ;
;  HEX5[2]    ; CLOCK_50   ; 9.911  ; 9.911  ; Rise       ; CLOCK_50                              ;
;  HEX5[3]    ; CLOCK_50   ; 9.659  ; 9.659  ; Rise       ; CLOCK_50                              ;
;  HEX5[4]    ; CLOCK_50   ; 9.647  ; 9.647  ; Rise       ; CLOCK_50                              ;
;  HEX5[5]    ; CLOCK_50   ; 9.641  ; 9.641  ; Rise       ; CLOCK_50                              ;
;  HEX5[6]    ; CLOCK_50   ; 9.907  ; 9.907  ; Rise       ; CLOCK_50                              ;
; HEX6[*]     ; CLOCK_50   ; 9.410  ; 9.410  ; Rise       ; CLOCK_50                              ;
;  HEX6[0]    ; CLOCK_50   ; 10.028 ; 10.028 ; Rise       ; CLOCK_50                              ;
;  HEX6[1]    ; CLOCK_50   ; 10.038 ; 10.038 ; Rise       ; CLOCK_50                              ;
;  HEX6[2]    ; CLOCK_50   ; 10.022 ; 10.022 ; Rise       ; CLOCK_50                              ;
;  HEX6[3]    ; CLOCK_50   ; 9.448  ; 9.448  ; Rise       ; CLOCK_50                              ;
;  HEX6[4]    ; CLOCK_50   ; 9.443  ; 9.443  ; Rise       ; CLOCK_50                              ;
;  HEX6[5]    ; CLOCK_50   ; 9.425  ; 9.425  ; Rise       ; CLOCK_50                              ;
;  HEX6[6]    ; CLOCK_50   ; 9.410  ; 9.410  ; Rise       ; CLOCK_50                              ;
; HEX7[*]     ; CLOCK_50   ; 8.656  ; 8.656  ; Rise       ; CLOCK_50                              ;
;  HEX7[0]    ; CLOCK_50   ; 8.934  ; 8.934  ; Rise       ; CLOCK_50                              ;
;  HEX7[3]    ; CLOCK_50   ; 8.904  ; 8.904  ; Rise       ; CLOCK_50                              ;
;  HEX7[4]    ; CLOCK_50   ; 8.904  ; 8.904  ; Rise       ; CLOCK_50                              ;
;  HEX7[5]    ; CLOCK_50   ; 8.656  ; 8.656  ; Rise       ; CLOCK_50                              ;
; LEDR[*]     ; CLOCK_50   ; 8.017  ; 8.017  ; Rise       ; CLOCK_50                              ;
;  LEDR[0]    ; CLOCK_50   ; 9.568  ; 9.568  ; Rise       ; CLOCK_50                              ;
;  LEDR[1]    ; CLOCK_50   ; 10.063 ; 10.063 ; Rise       ; CLOCK_50                              ;
;  LEDR[2]    ; CLOCK_50   ; 10.492 ; 10.492 ; Rise       ; CLOCK_50                              ;
;  LEDR[3]    ; CLOCK_50   ; 10.350 ; 10.350 ; Rise       ; CLOCK_50                              ;
;  LEDR[4]    ; CLOCK_50   ; 8.504  ; 8.504  ; Rise       ; CLOCK_50                              ;
;  LEDR[5]    ; CLOCK_50   ; 9.046  ; 9.046  ; Rise       ; CLOCK_50                              ;
;  LEDR[6]    ; CLOCK_50   ; 9.306  ; 9.306  ; Rise       ; CLOCK_50                              ;
;  LEDR[7]    ; CLOCK_50   ; 8.017  ; 8.017  ; Rise       ; CLOCK_50                              ;
; VGA_B[*]    ; CLOCK_50   ; 5.627  ; 5.627  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 5.627  ; 5.627  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 5.627  ; 5.627  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 5.640  ; 5.640  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 5.630  ; 5.630  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 5.938  ; 5.938  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 5.928  ; 5.928  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 5.908  ; 5.908  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 5.908  ; 5.908  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8]   ; CLOCK_50   ; 5.893  ; 5.893  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9]   ; CLOCK_50   ; 5.893  ; 5.893  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 5.454  ; 5.454  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 2.937  ;        ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 5.295  ; 5.295  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 5.523  ; 5.523  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 5.523  ; 5.523  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 5.295  ; 5.295  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 5.295  ; 5.295  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 5.305  ; 5.305  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 5.305  ; 5.305  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 5.471  ; 5.471  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 5.491  ; 5.491  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8]   ; CLOCK_50   ; 5.504  ; 5.504  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9]   ; CLOCK_50   ; 5.504  ; 5.504  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 5.159  ; 5.159  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 5.134  ; 5.134  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 5.416  ; 5.416  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 5.465  ; 5.465  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 5.465  ; 5.465  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 5.475  ; 5.475  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 5.475  ; 5.475  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 5.167  ; 5.167  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 5.147  ; 5.147  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 5.157  ; 5.157  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8]   ; CLOCK_50   ; 5.134  ; 5.134  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9]   ; CLOCK_50   ; 5.134  ; 5.134  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 5.160  ; 5.160  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;        ; 2.937  ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-------------+------------+--------+--------+------------+---------------------------------------+


+----------------------------------------------------------------+
; Fast Model Setup Summary                                       ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; 14.473 ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 36.991 ; 0.000         ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Fast Model Hold Summary                                       ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; CLOCK_50                              ; 0.215 ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
+---------------------------------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; 7.620  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+---------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                       ;
+--------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.473 ; control:c0|pos_x_p1[0]                   ; control:c0|current_state.S_RAIN_5_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 5.533      ;
; 14.513 ; control:c0|pos_x_p1[0]                   ; control:c0|current_state.S_RAIN_4_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 5.493      ;
; 14.549 ; control:c0|draw_counter_p1[7]            ; control:c0|current_state.S_RAIN_3_DRAW   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.475      ;
; 14.553 ; control:c0|draw_counter_p1[7]            ; control:c0|current_state.S_PLAYER1_ERASE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.471      ;
; 14.554 ; control:c0|draw_counter_p1[7]            ; control:c0|current_state.S_RAIN_3_INIT   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.470      ;
; 14.556 ; control:c0|pos_x_p1[0]                   ; control:c0|current_state.S_RAIN_4_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 5.450      ;
; 14.557 ; control:c0|pos_x_p1[0]                   ; control:c0|current_state.S_RAIN_3_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 5.449      ;
; 14.570 ; control:c0|current_state.S_RAIN_4_ERASE  ; control:c0|current_state.S_RAIN_3_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.454      ;
; 14.574 ; control:c0|current_state.S_RAIN_4_ERASE  ; control:c0|current_state.S_RAIN_2_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.450      ;
; 14.578 ; control:c0|pos_x_p1[4]                   ; control:c0|current_state.S_RAIN_5_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 5.430      ;
; 14.582 ; control:c0|pos_x_p1[2]                   ; control:c0|current_state.S_RAIN_5_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 5.426      ;
; 14.616 ; control:c0|pos_x_p1[0]                   ; control:c0|current_state.S_IDLE          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 5.388      ;
; 14.618 ; control:c0|pos_x_p1[4]                   ; control:c0|current_state.S_RAIN_4_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 5.390      ;
; 14.622 ; control:c0|pos_x_p1[2]                   ; control:c0|current_state.S_RAIN_4_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 5.386      ;
; 14.626 ; control:c0|pos_x_p1[1]                   ; control:c0|current_state.S_RAIN_5_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 5.382      ;
; 14.628 ; control:c0|draw_counter_p1[7]            ; control:c0|current_state.S_RAIN_2_DRAW   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.396      ;
; 14.629 ; control:c0|draw_counter_p1[8]            ; control:c0|current_state.S_RAIN_3_DRAW   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.395      ;
; 14.633 ; control:c0|draw_counter_p1[8]            ; control:c0|current_state.S_PLAYER1_ERASE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.391      ;
; 14.634 ; control:c0|draw_counter_p1[8]            ; control:c0|current_state.S_RAIN_3_INIT   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.390      ;
; 14.661 ; control:c0|draw_counter_p2[6]            ; control:c0|current_state.S_RAIN_3_DRAW   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.363      ;
; 14.661 ; control:c0|pos_x_p1[4]                   ; control:c0|current_state.S_RAIN_4_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 5.347      ;
; 14.662 ; control:c0|pos_x_p1[4]                   ; control:c0|current_state.S_RAIN_3_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 5.346      ;
; 14.665 ; control:c0|draw_counter_p2[6]            ; control:c0|current_state.S_PLAYER1_ERASE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.359      ;
; 14.665 ; control:c0|pos_x_p1[2]                   ; control:c0|current_state.S_RAIN_4_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 5.343      ;
; 14.666 ; control:c0|pos_x_p1[1]                   ; control:c0|current_state.S_RAIN_4_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 5.342      ;
; 14.666 ; control:c0|draw_counter_p2[6]            ; control:c0|current_state.S_RAIN_3_INIT   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.358      ;
; 14.666 ; control:c0|pos_x_p1[2]                   ; control:c0|current_state.S_RAIN_3_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 5.342      ;
; 14.672 ; control:c0|current_state.S_RAIN_5_ERASE  ; control:c0|current_state.S_RAIN_3_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.352      ;
; 14.674 ; control:c0|pos_x_p2[0]                   ; control:c0|current_state.S_RAIN_5_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 5.341      ;
; 14.674 ; control:c0|current_state.S_RAIN_5_UPDATE ; control:c0|current_state.S_RAIN_3_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 5.352      ;
; 14.676 ; control:c0|current_state.S_RAIN_5_ERASE  ; control:c0|current_state.S_RAIN_2_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.348      ;
; 14.678 ; control:c0|current_state.S_RAIN_5_UPDATE ; control:c0|current_state.S_RAIN_2_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 5.348      ;
; 14.684 ; control:c0|pos_x_p1[3]                   ; control:c0|current_state.S_RAIN_5_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 5.324      ;
; 14.700 ; control:c0|draw_counter_p1[5]            ; control:c0|current_state.S_RAIN_3_DRAW   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.324      ;
; 14.704 ; control:c0|draw_counter_p1[5]            ; control:c0|current_state.S_PLAYER1_ERASE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.320      ;
; 14.705 ; control:c0|draw_counter_p1[5]            ; control:c0|current_state.S_RAIN_3_INIT   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.319      ;
; 14.708 ; control:c0|draw_counter_p1[8]            ; control:c0|current_state.S_RAIN_2_DRAW   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.316      ;
; 14.709 ; control:c0|draw_counter_p1[7]            ; control:c0|current_state.S_RAIN_5_DRAW   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.324      ;
; 14.709 ; control:c0|draw_counter_p1[7]            ; control:c0|current_state.S_RAIN_4_DRAW   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.324      ;
; 14.709 ; control:c0|pos_x_p1[1]                   ; control:c0|current_state.S_RAIN_4_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 5.299      ;
; 14.710 ; control:c0|pos_x_p1[1]                   ; control:c0|current_state.S_RAIN_3_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 5.298      ;
; 14.712 ; control:c0|draw_counter_p1[7]            ; control:c0|current_state.S_PLAYER1_INIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.022      ; 5.342      ;
; 14.714 ; control:c0|pos_x_p2[0]                   ; control:c0|current_state.S_RAIN_4_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 5.301      ;
; 14.721 ; control:c0|pos_x_p1[4]                   ; control:c0|current_state.S_IDLE          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 5.285      ;
; 14.723 ; control:c0|draw_counter_p1[7]            ; control:c0|current_state.S_PLAYER2_INIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.022      ; 5.331      ;
; 14.723 ; control:c0|current_state.S_RAIN_4_UPDATE ; control:c0|current_state.S_RAIN_3_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.301      ;
; 14.723 ; control:c0|current_state.S_RAIN_4_DRAW   ; control:c0|current_state.S_RAIN_3_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 5.300      ;
; 14.724 ; control:c0|pos_x_p1[3]                   ; control:c0|current_state.S_RAIN_4_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 5.284      ;
; 14.724 ; control:c0|pos_x_p2[5]                   ; control:c0|current_state.S_RAIN_5_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 5.293      ;
; 14.725 ; control:c0|pos_x_p1[2]                   ; control:c0|current_state.S_IDLE          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 5.281      ;
; 14.727 ; control:c0|current_state.S_RAIN_4_UPDATE ; control:c0|current_state.S_RAIN_2_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.297      ;
; 14.727 ; control:c0|current_state.S_RAIN_4_DRAW   ; control:c0|current_state.S_RAIN_2_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 5.296      ;
; 14.735 ; control:c0|pos_x_p1[0]                   ; control:c0|current_state.S_RAIN_5_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 5.269      ;
; 14.735 ; control:c0|pos_x_p1[5]                   ; control:c0|current_state.S_RAIN_5_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 5.273      ;
; 14.740 ; control:c0|draw_counter_p2[6]            ; control:c0|current_state.S_RAIN_2_DRAW   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.284      ;
; 14.741 ; control:c0|draw_counter_p2[8]            ; control:c0|current_state.S_RAIN_3_DRAW   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.283      ;
; 14.745 ; control:c0|draw_counter_p2[8]            ; control:c0|current_state.S_PLAYER1_ERASE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.279      ;
; 14.746 ; control:c0|draw_counter_p2[8]            ; control:c0|current_state.S_RAIN_3_INIT   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.278      ;
; 14.749 ; control:c0|pos_x_p1[6]                   ; control:c0|current_state.S_RAIN_5_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 5.259      ;
; 14.750 ; control:c0|draw_counter_p1[6]            ; control:c0|current_state.S_RAIN_3_DRAW   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.274      ;
; 14.754 ; control:c0|draw_counter_p1[6]            ; control:c0|current_state.S_PLAYER1_ERASE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.270      ;
; 14.755 ; control:c0|draw_counter_p1[6]            ; control:c0|current_state.S_RAIN_3_INIT   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.269      ;
; 14.757 ; control:c0|pos_x_p2[0]                   ; control:c0|current_state.S_RAIN_4_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 5.258      ;
; 14.758 ; control:c0|pos_x_p2[0]                   ; control:c0|current_state.S_RAIN_3_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 5.257      ;
; 14.764 ; control:c0|pos_x_p2[5]                   ; control:c0|current_state.S_RAIN_4_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 5.253      ;
; 14.767 ; control:c0|pos_x_p1[3]                   ; control:c0|current_state.S_RAIN_4_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 5.241      ;
; 14.768 ; control:c0|pos_x_p1[3]                   ; control:c0|current_state.S_RAIN_3_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 5.240      ;
; 14.769 ; control:c0|pos_x_p1[1]                   ; control:c0|current_state.S_IDLE          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 5.237      ;
; 14.771 ; control:c0|pos_x_p2[2]                   ; control:c0|current_state.S_RAIN_5_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 5.245      ;
; 14.775 ; control:c0|pos_x_p1[5]                   ; control:c0|current_state.S_RAIN_4_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 5.233      ;
; 14.779 ; control:c0|draw_counter_p1[5]            ; control:c0|current_state.S_RAIN_2_DRAW   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.245      ;
; 14.789 ; control:c0|pos_x_p1[6]                   ; control:c0|current_state.S_RAIN_4_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 5.219      ;
; 14.789 ; control:c0|draw_counter_p1[8]            ; control:c0|current_state.S_RAIN_5_DRAW   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.244      ;
; 14.789 ; control:c0|draw_counter_p1[8]            ; control:c0|current_state.S_RAIN_4_DRAW   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.244      ;
; 14.792 ; control:c0|draw_counter_p1[8]            ; control:c0|current_state.S_PLAYER1_INIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.022      ; 5.262      ;
; 14.803 ; control:c0|draw_counter_p1[8]            ; control:c0|current_state.S_PLAYER2_INIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.022      ; 5.251      ;
; 14.807 ; control:c0|pos_x_p2[5]                   ; control:c0|current_state.S_RAIN_4_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 5.210      ;
; 14.808 ; control:c0|pos_x_p2[5]                   ; control:c0|current_state.S_RAIN_3_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 5.209      ;
; 14.811 ; control:c0|draw_counter_p2[5]            ; control:c0|current_state.S_RAIN_3_DRAW   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.213      ;
; 14.811 ; control:c0|pos_x_p2[2]                   ; control:c0|current_state.S_RAIN_4_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 5.205      ;
; 14.815 ; control:c0|draw_counter_p2[5]            ; control:c0|current_state.S_PLAYER1_ERASE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.209      ;
; 14.816 ; control:c0|draw_counter_p2[5]            ; control:c0|current_state.S_RAIN_3_INIT   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.208      ;
; 14.817 ; control:c0|pos_x_p2[0]                   ; control:c0|current_state.S_IDLE          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 5.196      ;
; 14.818 ; control:c0|pos_x_p1[5]                   ; control:c0|current_state.S_RAIN_4_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 5.190      ;
; 14.819 ; control:c0|pos_x_p1[5]                   ; control:c0|current_state.S_RAIN_3_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 5.189      ;
; 14.820 ; control:c0|draw_counter_p1[7]            ; control:c0|current_state.S_RAIN_4_INIT   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.022      ; 5.234      ;
; 14.820 ; control:c0|draw_counter_p2[8]            ; control:c0|current_state.S_RAIN_2_DRAW   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.204      ;
; 14.821 ; control:c0|draw_counter_p2[6]            ; control:c0|current_state.S_RAIN_5_DRAW   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.212      ;
; 14.821 ; control:c0|draw_counter_p2[6]            ; control:c0|current_state.S_RAIN_4_DRAW   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.212      ;
; 14.822 ; control:c0|draw_counter_p1[7]            ; control:c0|current_state.S_RAIN_2_INIT   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.022      ; 5.232      ;
; 14.822 ; control:c0|draw_counter_r5[7]            ; control:c0|current_state.S_RAIN_3_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 5.175      ;
; 14.824 ; control:c0|draw_counter_p1[7]            ; control:c0|current_state.S_RAIN_5_INIT   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.022      ; 5.230      ;
; 14.824 ; control:c0|draw_counter_p2[6]            ; control:c0|current_state.S_PLAYER1_INIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.022      ; 5.230      ;
; 14.826 ; control:c0|draw_counter_r5[7]            ; control:c0|current_state.S_RAIN_2_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 5.171      ;
; 14.827 ; control:c0|pos_x_p1[3]                   ; control:c0|current_state.S_IDLE          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 5.179      ;
; 14.829 ; control:c0|draw_counter_p1[6]            ; control:c0|current_state.S_RAIN_2_DRAW   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 5.195      ;
; 14.832 ; control:c0|pos_x_p1[6]                   ; control:c0|current_state.S_RAIN_4_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 5.176      ;
; 14.833 ; control:c0|pos_x_p1[6]                   ; control:c0|current_state.S_RAIN_3_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 5.175      ;
; 14.834 ; control:c0|pos_x_p1[7]                   ; control:c0|current_state.S_RAIN_5_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 5.174      ;
; 14.835 ; control:c0|draw_counter_p2[6]            ; control:c0|current_state.S_PLAYER2_INIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.022      ; 5.219      ;
+--------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                                                             ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 36.991 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.051      ; 3.059      ;
; 36.991 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.051      ; 3.059      ;
; 36.991 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.051      ; 3.059      ;
; 36.991 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.051      ; 3.059      ;
; 36.991 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.051      ; 3.059      ;
; 36.991 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.051      ; 3.059      ;
; 36.991 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.051      ; 3.059      ;
; 36.991 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.051      ; 3.059      ;
; 36.991 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.051      ; 3.059      ;
; 36.991 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.051      ; 3.059      ;
; 36.991 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.051      ; 3.059      ;
; 36.991 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.051      ; 3.059      ;
; 37.052 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.051      ; 2.998      ;
; 37.052 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.051      ; 2.998      ;
; 37.052 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.051      ; 2.998      ;
; 37.052 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.051      ; 2.998      ;
; 37.052 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.051      ; 2.998      ;
; 37.052 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.051      ; 2.998      ;
; 37.052 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.051      ; 2.998      ;
; 37.052 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.051      ; 2.998      ;
; 37.052 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.051      ; 2.998      ;
; 37.052 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.051      ; 2.998      ;
; 37.052 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.051      ; 2.998      ;
; 37.052 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.051      ; 2.998      ;
; 37.053 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 2.999      ;
; 37.053 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 2.999      ;
; 37.053 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 2.999      ;
; 37.053 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 2.999      ;
; 37.053 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 2.999      ;
; 37.053 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 2.999      ;
; 37.053 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 2.999      ;
; 37.053 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 2.999      ;
; 37.053 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 2.999      ;
; 37.053 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 2.999      ;
; 37.053 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 2.999      ;
; 37.053 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 2.999      ;
; 37.074 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 2.978      ;
; 37.074 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 2.978      ;
; 37.074 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 2.978      ;
; 37.074 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 2.978      ;
; 37.074 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 2.978      ;
; 37.074 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 2.978      ;
; 37.074 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 2.978      ;
; 37.074 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 2.978      ;
; 37.074 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 2.978      ;
; 37.074 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 2.978      ;
; 37.074 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 2.978      ;
; 37.074 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 2.978      ;
; 37.075 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 2.993      ;
; 37.075 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 2.993      ;
; 37.075 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 2.993      ;
; 37.075 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 2.993      ;
; 37.075 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 2.993      ;
; 37.075 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 2.993      ;
; 37.075 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 2.993      ;
; 37.075 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 2.993      ;
; 37.075 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 2.993      ;
; 37.075 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 2.993      ;
; 37.075 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 2.993      ;
; 37.075 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 2.993      ;
; 37.084 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 2.964      ;
; 37.084 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 2.964      ;
; 37.084 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 2.964      ;
; 37.084 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 2.964      ;
; 37.084 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 2.964      ;
; 37.084 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 2.964      ;
; 37.084 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 2.964      ;
; 37.084 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 2.964      ;
; 37.084 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 2.964      ;
; 37.084 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 2.964      ;
; 37.084 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 2.964      ;
; 37.084 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 2.964      ;
; 37.098 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 2.963      ;
; 37.098 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 2.963      ;
; 37.098 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 2.963      ;
; 37.098 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 2.963      ;
; 37.098 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 2.963      ;
; 37.098 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 2.963      ;
; 37.098 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 2.963      ;
; 37.098 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 2.963      ;
; 37.098 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 2.963      ;
; 37.098 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 2.963      ;
; 37.098 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 2.963      ;
; 37.098 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 2.963      ;
; 37.100 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 2.941      ;
; 37.100 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 2.941      ;
; 37.100 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 2.941      ;
; 37.100 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 2.941      ;
; 37.100 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 2.941      ;
; 37.100 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 2.941      ;
; 37.100 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 2.941      ;
; 37.100 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 2.941      ;
; 37.100 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 2.941      ;
; 37.100 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 2.941      ;
; 37.100 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 2.941      ;
; 37.100 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 2.941      ;
; 37.118 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 2.934      ;
; 37.118 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 2.934      ;
; 37.118 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 2.934      ;
; 37.118 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.053      ; 2.934      ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; control:c0|current_state.S_RAIN_5_DRAW    ; control:c0|current_state.S_RAIN_5_DRAW                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control:c0|pos_x_p2[3]                    ; control:c0|pos_x_p2[3]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control:c0|pos_x_p2[1]                    ; control:c0|pos_x_p2[1]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control:c0|pos_x_p2[4]                    ; control:c0|pos_x_p2[4]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control:c0|pos_x_p2[5]                    ; control:c0|pos_x_p2[5]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control:c0|pos_x_p2[6]                    ; control:c0|pos_x_p2[6]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control:c0|p2_score[1]                    ; control:c0|p2_score[1]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control:c0|p2_score[3]                    ; control:c0|p2_score[3]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control:c0|p2_score[4]                    ; control:c0|p2_score[4]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control:c0|p2_score[5]                    ; control:c0|p2_score[5]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control:c0|p2_score[7]                    ; control:c0|p2_score[7]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control:c0|p2_score[8]                    ; control:c0|p2_score[8]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control:c0|p2_score[9]                    ; control:c0|p2_score[9]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control:c0|current_state.S_PLAYER2_WIN    ; control:c0|current_state.S_PLAYER2_WIN                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control:c0|current_state.S_RESET_P1       ; control:c0|current_state.S_RESET_P1                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; random_num:rand_gen|state                 ; random_num:rand_gen|state                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.244 ; control:c0|clock:comb_3|frame_counter[19] ; control:c0|clock:comb_3|frame_counter[19]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.247 ; random_num:rand_gen|data[0]               ; random_num:rand_gen|data[1]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.399      ;
; 0.249 ; control:c0|pos_y_r1[7]                    ; control:c0|pos_y_r1[7]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.401      ;
; 0.265 ; random_num:rand_gen|data[0]               ; control:c0|pos_x_r5[0]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.417      ;
; 0.284 ; control:c0|x[0]                           ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.492      ;
; 0.303 ; control:c0|current_state.S_PLAYER1_WIN    ; control:c0|p2_score[0]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.455      ;
; 0.304 ; control:c0|current_state.S_PLAYER1_WIN    ; control:c0|p2_score[2]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.456      ;
; 0.304 ; control:c0|current_state.S_PLAYER1_WIN    ; control:c0|p2_score[6]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.456      ;
; 0.327 ; random_num:rand_gen|data[1]               ; control:c0|pos_x_r5[1]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.479      ;
; 0.338 ; random_num:rand_gen|data[6]               ; control:c0|pos_x_r5[6]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.490      ;
; 0.353 ; random_num:rand_gen|data[0]               ; control:c0|pos_x_r1[0]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.503      ;
; 0.355 ; control:c0|clock:comb_3|frame_counter[10] ; control:c0|clock:comb_3|frame_counter[10]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; control:c0|draw_counter_p1[0]             ; control:c0|draw_counter_p1[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; control:c0|draw_counter_r3[0]             ; control:c0|draw_counter_r3[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; control:c0|draw_counter_dead[9]           ; control:c0|draw_counter_dead[9]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; control:c0|draw_counter_dead[10]          ; control:c0|draw_counter_dead[10]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; control:c0|draw_counter_p2[2]             ; control:c0|draw_counter_p2[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; control:c0|draw_counter_p2[4]             ; control:c0|draw_counter_p2[4]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; control:c0|draw_counter_r1[0]             ; control:c0|draw_counter_r1[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; control:c0|draw_counter_r2[2]             ; control:c0|draw_counter_r2[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; control:c0|draw_counter_r2[4]             ; control:c0|draw_counter_r2[4]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; control:c0|draw_counter_dead[2]           ; control:c0|draw_counter_dead[2]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; control:c0|draw_counter_dead[4]           ; control:c0|draw_counter_dead[4]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; control:c0|draw_counter_p2[9]             ; control:c0|draw_counter_p2[9]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; control:c0|draw_counter_r1[10]            ; control:c0|draw_counter_r1[10]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; control:c0|draw_counter_r4[0]             ; control:c0|draw_counter_r4[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; control:c0|draw_counter_r5[0]             ; control:c0|draw_counter_r5[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; control:c0|draw_counter_r1[2]             ; control:c0|draw_counter_r1[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; control:c0|draw_counter_p1[2]             ; control:c0|draw_counter_p1[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; control:c0|draw_counter_p1[9]             ; control:c0|draw_counter_p1[9]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; control:c0|pos_y_r3[0]                    ; control:c0|pos_y_r3[0]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; control:c0|pos_y_r3[1]                    ; control:c0|pos_y_r3[1]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; control:c0|draw_counter_r3[2]             ; control:c0|draw_counter_r3[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; control:c0|draw_counter_r3[9]             ; control:c0|draw_counter_r3[9]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; control:c0|draw_counter_r3[10]            ; control:c0|draw_counter_r3[10]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; control:c0|draw_counter_r4[2]             ; control:c0|draw_counter_r4[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; control:c0|draw_counter_r4[10]            ; control:c0|draw_counter_r4[10]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; control:c0|draw_counter_r5[2]             ; control:c0|draw_counter_r5[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; control:c0|draw_counter_r1[4]             ; control:c0|draw_counter_r1[4]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; control:c0|pos_y_r5[0]                    ; control:c0|pos_y_r5[0]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; control:c0|pos_y_r5[1]                    ; control:c0|pos_y_r5[1]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; control:c0|clock:comb_3|frame_counter[8]  ; control:c0|clock:comb_3|frame_counter[8]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; control:c0|clock:comb_3|frame_counter[9]  ; control:c0|clock:comb_3|frame_counter[9]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; control:c0|pos_y_r2[0]                    ; control:c0|pos_y_r2[0]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; control:c0|draw_counter_p2[0]             ; control:c0|draw_counter_p2[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; control:c0|draw_counter_r2[0]             ; control:c0|draw_counter_r2[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; control:c0|draw_counter_p1[4]             ; control:c0|draw_counter_p1[4]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; control:c0|draw_counter_r5[9]             ; control:c0|draw_counter_r5[9]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; control:c0|pos_y_r4[2]                    ; control:c0|pos_y_r4[2]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; control:c0|clock:comb_3|frame_counter[5]  ; control:c0|clock:comb_3|frame_counter[5]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; control:c0|clock:comb_3|frame_counter[12] ; control:c0|clock:comb_3|frame_counter[12]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; control:c0|draw_counter_p2[10]            ; control:c0|draw_counter_p2[10]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; control:c0|draw_counter_p1[10]            ; control:c0|draw_counter_p1[10]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; control:c0|pos_y_r1[1]                    ; control:c0|pos_y_r1[1]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; control:c0|pos_y_r1[3]                    ; control:c0|pos_y_r1[3]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; control:c0|draw_counter_r2[10]            ; control:c0|draw_counter_r2[10]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; control:c0|draw_counter_r3[4]             ; control:c0|draw_counter_r3[4]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; control:c0|draw_counter_r5[4]             ; control:c0|draw_counter_r5[4]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; control:c0|draw_counter_r4[4]             ; control:c0|draw_counter_r4[4]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; control:c0|draw_counter_dead[6]           ; control:c0|draw_counter_dead[6]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; control:c0|draw_counter_dead[7]           ; control:c0|draw_counter_dead[7]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; control:c0|draw_counter_dead[8]           ; control:c0|draw_counter_dead[8]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; control:c0|pos_y_r2[1]                    ; control:c0|pos_y_r2[1]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; control:c0|draw_counter_r1[9]             ; control:c0|draw_counter_r1[9]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; control:c0|pos_y_r1[5]                    ; control:c0|pos_y_r1[5]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; control:c0|draw_counter_dead[0]           ; control:c0|draw_counter_dead[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; control:c0|draw_counter_r2[9]             ; control:c0|draw_counter_r2[9]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; control:c0|draw_counter_r3[6]             ; control:c0|draw_counter_r3[6]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; control:c0|draw_counter_r5[10]            ; control:c0|draw_counter_r5[10]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; control:c0|draw_counter_dead[11]          ; control:c0|draw_counter_dead[11]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; control:c0|draw_counter_p1[17]            ; control:c0|draw_counter_p1[17]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; control:c0|draw_counter_r3[17]            ; control:c0|draw_counter_r3[17]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; control:c0|draw_counter_r4[9]             ; control:c0|draw_counter_r4[9]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; control:c0|draw_counter_r4[17]            ; control:c0|draw_counter_r4[17]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; control:c0|draw_counter_dead[13]          ; control:c0|draw_counter_dead[13]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; control:c0|draw_counter_dead[17]          ; control:c0|draw_counter_dead[17]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; control:c0|draw_counter_dead[16]          ; control:c0|draw_counter_dead[16]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; control:c0|draw_counter_r3[7]             ; control:c0|draw_counter_r3[7]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; control:c0|draw_counter_r3[8]             ; control:c0|draw_counter_r3[8]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; control:c0|draw_counter_r1[6]             ; control:c0|draw_counter_r1[6]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; control:c0|draw_counter_p1[16]            ; control:c0|draw_counter_p1[16]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; control:c0|pos_y_r3[7]                    ; control:c0|pos_y_r3[7]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; control:c0|draw_counter_r3[16]            ; control:c0|draw_counter_r3[16]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; control:c0|pos_y_r5[2]                    ; control:c0|pos_y_r5[2]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.239 ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                               ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK                                                                                ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.241 ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_VS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.360 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.365 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.518      ;
; 0.372 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.526      ;
; 0.376 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.528      ;
; 0.387 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.539      ;
; 0.388 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.540      ;
; 0.389 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.541      ;
; 0.409 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a3~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 0.622      ;
; 0.414 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.625      ;
; 0.422 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.633      ;
; 0.423 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a4~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.631      ;
; 0.428 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.580      ;
; 0.444 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 0.601      ;
; 0.446 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.600      ;
; 0.471 ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_HS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 0.612      ;
; 0.504 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.656      ;
; 0.510 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.662      ;
; 0.516 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.668      ;
; 0.519 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.671      ;
; 0.528 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.680      ;
; 0.528 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.680      ;
; 0.529 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.681      ;
; 0.536 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.690      ;
; 0.539 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.693      ;
; 0.545 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg4 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.754      ;
; 0.545 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.697      ;
; 0.546 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 0.703      ;
; 0.553 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 0.712      ;
; 0.557 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a4~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.765      ;
; 0.558 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.710      ;
; 0.562 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.714      ;
; 0.564 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.716      ;
; 0.566 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.775      ;
; 0.574 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.726      ;
; 0.576 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.728      ;
; 0.580 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|address_reg_a[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|out_address_reg_a[2]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.016     ; 0.716      ;
; 0.582 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 0.786      ;
; 0.593 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.745      ;
; 0.594 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 0.792      ;
; 0.597 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 0.801      ;
; 0.597 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.749      ;
; 0.609 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.761      ;
; 0.610 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.762      ;
; 0.611 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.053      ; 0.802      ;
; 0.618 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.827      ;
; 0.627 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a4~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.835      ;
; 0.628 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.780      ;
; 0.630 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.784      ;
; 0.634 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.645 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.799      ;
; 0.645 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.649 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.801      ;
; 0.654 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.865      ;
; 0.654 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 0.813      ;
; 0.660 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.814      ;
; 0.661 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.815      ;
; 0.662 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.816      ;
; 0.667 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a3~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 0.880      ;
; 0.667 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.821      ;
; 0.668 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.822      ;
; 0.669 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.821      ;
; 0.669 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.821      ;
; 0.680 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.832      ;
; 0.695 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|address_reg_a[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|out_address_reg_a[1]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.016     ; 0.831      ;
; 0.698 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.850      ;
; 0.712 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.864      ;
; 0.713 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 0.869      ;
; 0.724 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 0.883      ;
; 0.727 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.936      ;
; 0.727 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.881      ;
; 0.728 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 0.926      ;
; 0.730 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.884      ;
; 0.733 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 0.948      ;
; 0.733 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.885      ;
; 0.738 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 0.894      ;
; 0.739 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.891      ;
; 0.741 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a4~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.949      ;
; 0.744 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 0.900      ;
; 0.744 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 0.900      ;
; 0.748 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.898      ;
; 0.749 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.903      ;
; 0.750 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 0.954      ;
; 0.750 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.902      ;
; 0.752 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.752 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 0.908      ;
; 0.752 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.906      ;
; 0.753 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.907      ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 7.170 ; 7.170 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 7.170 ; 7.170 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 7.140 ; 7.140 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 4.146 ; 4.146 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; 7.140 ; 7.140 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -2.134 ; -2.134 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -2.134 ; -2.134 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 0.213  ; 0.213  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 0.213  ; 0.213  ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; -2.621 ; -2.621 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+-------------+------------+-------+-------+------------+---------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-------------+------------+-------+-------+------------+---------------------------------------+
; HEX0[*]     ; CLOCK_50   ; 8.333 ; 8.333 ; Rise       ; CLOCK_50                              ;
;  HEX0[0]    ; CLOCK_50   ; 8.333 ; 8.333 ; Rise       ; CLOCK_50                              ;
;  HEX0[1]    ; CLOCK_50   ; 8.291 ; 8.291 ; Rise       ; CLOCK_50                              ;
;  HEX0[2]    ; CLOCK_50   ; 8.302 ; 8.302 ; Rise       ; CLOCK_50                              ;
;  HEX0[3]    ; CLOCK_50   ; 8.199 ; 8.199 ; Rise       ; CLOCK_50                              ;
;  HEX0[4]    ; CLOCK_50   ; 8.190 ; 8.190 ; Rise       ; CLOCK_50                              ;
;  HEX0[5]    ; CLOCK_50   ; 8.190 ; 8.190 ; Rise       ; CLOCK_50                              ;
;  HEX0[6]    ; CLOCK_50   ; 8.285 ; 8.285 ; Rise       ; CLOCK_50                              ;
; HEX1[*]     ; CLOCK_50   ; 9.166 ; 9.166 ; Rise       ; CLOCK_50                              ;
;  HEX1[0]    ; CLOCK_50   ; 9.117 ; 9.117 ; Rise       ; CLOCK_50                              ;
;  HEX1[1]    ; CLOCK_50   ; 9.166 ; 9.166 ; Rise       ; CLOCK_50                              ;
;  HEX1[2]    ; CLOCK_50   ; 8.959 ; 8.959 ; Rise       ; CLOCK_50                              ;
;  HEX1[3]    ; CLOCK_50   ; 8.960 ; 8.960 ; Rise       ; CLOCK_50                              ;
;  HEX1[4]    ; CLOCK_50   ; 9.019 ; 9.019 ; Rise       ; CLOCK_50                              ;
;  HEX1[5]    ; CLOCK_50   ; 8.962 ; 8.962 ; Rise       ; CLOCK_50                              ;
;  HEX1[6]    ; CLOCK_50   ; 8.973 ; 8.973 ; Rise       ; CLOCK_50                              ;
; HEX2[*]     ; CLOCK_50   ; 7.936 ; 7.936 ; Rise       ; CLOCK_50                              ;
;  HEX2[0]    ; CLOCK_50   ; 7.936 ; 7.936 ; Rise       ; CLOCK_50                              ;
;  HEX2[1]    ; CLOCK_50   ; 7.809 ; 7.809 ; Rise       ; CLOCK_50                              ;
;  HEX2[2]    ; CLOCK_50   ; 7.869 ; 7.869 ; Rise       ; CLOCK_50                              ;
;  HEX2[3]    ; CLOCK_50   ; 7.860 ; 7.860 ; Rise       ; CLOCK_50                              ;
;  HEX2[4]    ; CLOCK_50   ; 7.722 ; 7.722 ; Rise       ; CLOCK_50                              ;
;  HEX2[5]    ; CLOCK_50   ; 7.775 ; 7.775 ; Rise       ; CLOCK_50                              ;
;  HEX2[6]    ; CLOCK_50   ; 7.744 ; 7.744 ; Rise       ; CLOCK_50                              ;
; HEX3[*]     ; CLOCK_50   ; 6.270 ; 6.270 ; Rise       ; CLOCK_50                              ;
;  HEX3[0]    ; CLOCK_50   ; 6.262 ; 6.262 ; Rise       ; CLOCK_50                              ;
;  HEX3[3]    ; CLOCK_50   ; 6.270 ; 6.270 ; Rise       ; CLOCK_50                              ;
;  HEX3[4]    ; CLOCK_50   ; 6.270 ; 6.270 ; Rise       ; CLOCK_50                              ;
;  HEX3[5]    ; CLOCK_50   ; 6.087 ; 6.087 ; Rise       ; CLOCK_50                              ;
; HEX4[*]     ; CLOCK_50   ; 7.212 ; 7.212 ; Rise       ; CLOCK_50                              ;
;  HEX4[0]    ; CLOCK_50   ; 7.204 ; 7.204 ; Rise       ; CLOCK_50                              ;
;  HEX4[1]    ; CLOCK_50   ; 7.212 ; 7.212 ; Rise       ; CLOCK_50                              ;
;  HEX4[2]    ; CLOCK_50   ; 7.210 ; 7.210 ; Rise       ; CLOCK_50                              ;
;  HEX4[3]    ; CLOCK_50   ; 7.194 ; 7.194 ; Rise       ; CLOCK_50                              ;
;  HEX4[4]    ; CLOCK_50   ; 7.208 ; 7.208 ; Rise       ; CLOCK_50                              ;
;  HEX4[5]    ; CLOCK_50   ; 7.202 ; 7.202 ; Rise       ; CLOCK_50                              ;
;  HEX4[6]    ; CLOCK_50   ; 7.205 ; 7.205 ; Rise       ; CLOCK_50                              ;
; HEX5[*]     ; CLOCK_50   ; 7.270 ; 7.270 ; Rise       ; CLOCK_50                              ;
;  HEX5[0]    ; CLOCK_50   ; 7.270 ; 7.270 ; Rise       ; CLOCK_50                              ;
;  HEX5[1]    ; CLOCK_50   ; 7.189 ; 7.189 ; Rise       ; CLOCK_50                              ;
;  HEX5[2]    ; CLOCK_50   ; 7.240 ; 7.240 ; Rise       ; CLOCK_50                              ;
;  HEX5[3]    ; CLOCK_50   ; 7.143 ; 7.143 ; Rise       ; CLOCK_50                              ;
;  HEX5[4]    ; CLOCK_50   ; 7.129 ; 7.129 ; Rise       ; CLOCK_50                              ;
;  HEX5[5]    ; CLOCK_50   ; 7.129 ; 7.129 ; Rise       ; CLOCK_50                              ;
;  HEX5[6]    ; CLOCK_50   ; 7.258 ; 7.258 ; Rise       ; CLOCK_50                              ;
; HEX6[*]     ; CLOCK_50   ; 7.725 ; 7.725 ; Rise       ; CLOCK_50                              ;
;  HEX6[0]    ; CLOCK_50   ; 7.725 ; 7.725 ; Rise       ; CLOCK_50                              ;
;  HEX6[1]    ; CLOCK_50   ; 7.720 ; 7.720 ; Rise       ; CLOCK_50                              ;
;  HEX6[2]    ; CLOCK_50   ; 7.722 ; 7.722 ; Rise       ; CLOCK_50                              ;
;  HEX6[3]    ; CLOCK_50   ; 7.427 ; 7.427 ; Rise       ; CLOCK_50                              ;
;  HEX6[4]    ; CLOCK_50   ; 7.430 ; 7.430 ; Rise       ; CLOCK_50                              ;
;  HEX6[5]    ; CLOCK_50   ; 7.418 ; 7.418 ; Rise       ; CLOCK_50                              ;
;  HEX6[6]    ; CLOCK_50   ; 7.403 ; 7.403 ; Rise       ; CLOCK_50                              ;
; HEX7[*]     ; CLOCK_50   ; 5.595 ; 5.595 ; Rise       ; CLOCK_50                              ;
;  HEX7[0]    ; CLOCK_50   ; 5.595 ; 5.595 ; Rise       ; CLOCK_50                              ;
;  HEX7[3]    ; CLOCK_50   ; 5.565 ; 5.565 ; Rise       ; CLOCK_50                              ;
;  HEX7[4]    ; CLOCK_50   ; 5.565 ; 5.565 ; Rise       ; CLOCK_50                              ;
;  HEX7[5]    ; CLOCK_50   ; 5.475 ; 5.475 ; Rise       ; CLOCK_50                              ;
; LEDR[*]     ; CLOCK_50   ; 5.726 ; 5.726 ; Rise       ; CLOCK_50                              ;
;  LEDR[0]    ; CLOCK_50   ; 5.300 ; 5.300 ; Rise       ; CLOCK_50                              ;
;  LEDR[1]    ; CLOCK_50   ; 5.381 ; 5.381 ; Rise       ; CLOCK_50                              ;
;  LEDR[2]    ; CLOCK_50   ; 5.713 ; 5.713 ; Rise       ; CLOCK_50                              ;
;  LEDR[3]    ; CLOCK_50   ; 5.726 ; 5.726 ; Rise       ; CLOCK_50                              ;
;  LEDR[4]    ; CLOCK_50   ; 4.762 ; 4.762 ; Rise       ; CLOCK_50                              ;
;  LEDR[5]    ; CLOCK_50   ; 4.946 ; 4.946 ; Rise       ; CLOCK_50                              ;
;  LEDR[6]    ; CLOCK_50   ; 5.055 ; 5.055 ; Rise       ; CLOCK_50                              ;
;  LEDR[7]    ; CLOCK_50   ; 4.506 ; 4.506 ; Rise       ; CLOCK_50                              ;
; VGA_B[*]    ; CLOCK_50   ; 4.221 ; 4.221 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 4.042 ; 4.042 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 4.042 ; 4.042 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 4.053 ; 4.053 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 4.043 ; 4.043 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 4.221 ; 4.221 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 4.211 ; 4.211 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 4.191 ; 4.191 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 4.191 ; 4.191 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8]   ; CLOCK_50   ; 4.177 ; 4.177 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9]   ; CLOCK_50   ; 4.177 ; 4.177 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 2.751 ; 2.751 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 4.020 ; 4.020 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 4.020 ; 4.020 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 4.020 ; 4.020 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 3.906 ; 3.906 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 3.906 ; 3.906 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 3.916 ; 3.916 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 3.916 ; 3.916 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 3.976 ; 3.976 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 3.996 ; 3.996 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8]   ; CLOCK_50   ; 4.007 ; 4.007 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9]   ; CLOCK_50   ; 4.007 ; 4.007 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 2.615 ; 2.615 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 3.964 ; 3.964 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 3.934 ; 3.934 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 3.954 ; 3.954 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 3.954 ; 3.954 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 3.964 ; 3.964 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 3.964 ; 3.964 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 3.818 ; 3.818 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 3.798 ; 3.798 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 3.808 ; 3.808 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8]   ; CLOCK_50   ; 3.784 ; 3.784 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9]   ; CLOCK_50   ; 3.784 ; 3.784 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 2.612 ; 2.612 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-------------+------------+-------+-------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+-------------+------------+-------+-------+------------+---------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-------------+------------+-------+-------+------------+---------------------------------------+
; HEX0[*]     ; CLOCK_50   ; 5.106 ; 5.106 ; Rise       ; CLOCK_50                              ;
;  HEX0[0]    ; CLOCK_50   ; 5.248 ; 5.248 ; Rise       ; CLOCK_50                              ;
;  HEX0[1]    ; CLOCK_50   ; 5.206 ; 5.206 ; Rise       ; CLOCK_50                              ;
;  HEX0[2]    ; CLOCK_50   ; 5.217 ; 5.217 ; Rise       ; CLOCK_50                              ;
;  HEX0[3]    ; CLOCK_50   ; 5.116 ; 5.116 ; Rise       ; CLOCK_50                              ;
;  HEX0[4]    ; CLOCK_50   ; 5.109 ; 5.109 ; Rise       ; CLOCK_50                              ;
;  HEX0[5]    ; CLOCK_50   ; 5.106 ; 5.106 ; Rise       ; CLOCK_50                              ;
;  HEX0[6]    ; CLOCK_50   ; 5.200 ; 5.200 ; Rise       ; CLOCK_50                              ;
; HEX1[*]     ; CLOCK_50   ; 5.706 ; 5.706 ; Rise       ; CLOCK_50                              ;
;  HEX1[0]    ; CLOCK_50   ; 5.871 ; 5.871 ; Rise       ; CLOCK_50                              ;
;  HEX1[1]    ; CLOCK_50   ; 5.922 ; 5.922 ; Rise       ; CLOCK_50                              ;
;  HEX1[2]    ; CLOCK_50   ; 5.711 ; 5.711 ; Rise       ; CLOCK_50                              ;
;  HEX1[3]    ; CLOCK_50   ; 5.707 ; 5.707 ; Rise       ; CLOCK_50                              ;
;  HEX1[4]    ; CLOCK_50   ; 5.769 ; 5.769 ; Rise       ; CLOCK_50                              ;
;  HEX1[5]    ; CLOCK_50   ; 5.706 ; 5.706 ; Rise       ; CLOCK_50                              ;
;  HEX1[6]    ; CLOCK_50   ; 5.729 ; 5.729 ; Rise       ; CLOCK_50                              ;
; HEX2[*]     ; CLOCK_50   ; 5.470 ; 5.470 ; Rise       ; CLOCK_50                              ;
;  HEX2[0]    ; CLOCK_50   ; 5.659 ; 5.659 ; Rise       ; CLOCK_50                              ;
;  HEX2[1]    ; CLOCK_50   ; 5.572 ; 5.572 ; Rise       ; CLOCK_50                              ;
;  HEX2[2]    ; CLOCK_50   ; 5.627 ; 5.627 ; Rise       ; CLOCK_50                              ;
;  HEX2[3]    ; CLOCK_50   ; 5.620 ; 5.620 ; Rise       ; CLOCK_50                              ;
;  HEX2[4]    ; CLOCK_50   ; 5.484 ; 5.484 ; Rise       ; CLOCK_50                              ;
;  HEX2[5]    ; CLOCK_50   ; 5.500 ; 5.500 ; Rise       ; CLOCK_50                              ;
;  HEX2[6]    ; CLOCK_50   ; 5.470 ; 5.470 ; Rise       ; CLOCK_50                              ;
; HEX3[*]     ; CLOCK_50   ; 5.122 ; 5.122 ; Rise       ; CLOCK_50                              ;
;  HEX3[0]    ; CLOCK_50   ; 5.297 ; 5.297 ; Rise       ; CLOCK_50                              ;
;  HEX3[3]    ; CLOCK_50   ; 5.305 ; 5.305 ; Rise       ; CLOCK_50                              ;
;  HEX3[4]    ; CLOCK_50   ; 5.305 ; 5.305 ; Rise       ; CLOCK_50                              ;
;  HEX3[5]    ; CLOCK_50   ; 5.122 ; 5.122 ; Rise       ; CLOCK_50                              ;
; HEX4[*]     ; CLOCK_50   ; 4.687 ; 4.687 ; Rise       ; CLOCK_50                              ;
;  HEX4[0]    ; CLOCK_50   ; 4.702 ; 4.702 ; Rise       ; CLOCK_50                              ;
;  HEX4[1]    ; CLOCK_50   ; 4.709 ; 4.709 ; Rise       ; CLOCK_50                              ;
;  HEX4[2]    ; CLOCK_50   ; 4.717 ; 4.717 ; Rise       ; CLOCK_50                              ;
;  HEX4[3]    ; CLOCK_50   ; 4.687 ; 4.687 ; Rise       ; CLOCK_50                              ;
;  HEX4[4]    ; CLOCK_50   ; 4.717 ; 4.717 ; Rise       ; CLOCK_50                              ;
;  HEX4[5]    ; CLOCK_50   ; 4.710 ; 4.710 ; Rise       ; CLOCK_50                              ;
;  HEX4[6]    ; CLOCK_50   ; 4.697 ; 4.697 ; Rise       ; CLOCK_50                              ;
; HEX5[*]     ; CLOCK_50   ; 5.083 ; 5.083 ; Rise       ; CLOCK_50                              ;
;  HEX5[0]    ; CLOCK_50   ; 5.224 ; 5.224 ; Rise       ; CLOCK_50                              ;
;  HEX5[1]    ; CLOCK_50   ; 5.143 ; 5.143 ; Rise       ; CLOCK_50                              ;
;  HEX5[2]    ; CLOCK_50   ; 5.194 ; 5.194 ; Rise       ; CLOCK_50                              ;
;  HEX5[3]    ; CLOCK_50   ; 5.097 ; 5.097 ; Rise       ; CLOCK_50                              ;
;  HEX5[4]    ; CLOCK_50   ; 5.083 ; 5.083 ; Rise       ; CLOCK_50                              ;
;  HEX5[5]    ; CLOCK_50   ; 5.083 ; 5.083 ; Rise       ; CLOCK_50                              ;
;  HEX5[6]    ; CLOCK_50   ; 5.212 ; 5.212 ; Rise       ; CLOCK_50                              ;
; HEX6[*]     ; CLOCK_50   ; 4.950 ; 4.950 ; Rise       ; CLOCK_50                              ;
;  HEX6[0]    ; CLOCK_50   ; 5.267 ; 5.267 ; Rise       ; CLOCK_50                              ;
;  HEX6[1]    ; CLOCK_50   ; 5.268 ; 5.268 ; Rise       ; CLOCK_50                              ;
;  HEX6[2]    ; CLOCK_50   ; 5.289 ; 5.289 ; Rise       ; CLOCK_50                              ;
;  HEX6[3]    ; CLOCK_50   ; 4.974 ; 4.974 ; Rise       ; CLOCK_50                              ;
;  HEX6[4]    ; CLOCK_50   ; 4.977 ; 4.977 ; Rise       ; CLOCK_50                              ;
;  HEX6[5]    ; CLOCK_50   ; 4.960 ; 4.960 ; Rise       ; CLOCK_50                              ;
;  HEX6[6]    ; CLOCK_50   ; 4.950 ; 4.950 ; Rise       ; CLOCK_50                              ;
; HEX7[*]     ; CLOCK_50   ; 4.699 ; 4.699 ; Rise       ; CLOCK_50                              ;
;  HEX7[0]    ; CLOCK_50   ; 4.819 ; 4.819 ; Rise       ; CLOCK_50                              ;
;  HEX7[3]    ; CLOCK_50   ; 4.789 ; 4.789 ; Rise       ; CLOCK_50                              ;
;  HEX7[4]    ; CLOCK_50   ; 4.789 ; 4.789 ; Rise       ; CLOCK_50                              ;
;  HEX7[5]    ; CLOCK_50   ; 4.699 ; 4.699 ; Rise       ; CLOCK_50                              ;
; LEDR[*]     ; CLOCK_50   ; 4.506 ; 4.506 ; Rise       ; CLOCK_50                              ;
;  LEDR[0]    ; CLOCK_50   ; 5.300 ; 5.300 ; Rise       ; CLOCK_50                              ;
;  LEDR[1]    ; CLOCK_50   ; 5.381 ; 5.381 ; Rise       ; CLOCK_50                              ;
;  LEDR[2]    ; CLOCK_50   ; 5.713 ; 5.713 ; Rise       ; CLOCK_50                              ;
;  LEDR[3]    ; CLOCK_50   ; 5.726 ; 5.726 ; Rise       ; CLOCK_50                              ;
;  LEDR[4]    ; CLOCK_50   ; 4.762 ; 4.762 ; Rise       ; CLOCK_50                              ;
;  LEDR[5]    ; CLOCK_50   ; 4.946 ; 4.946 ; Rise       ; CLOCK_50                              ;
;  LEDR[6]    ; CLOCK_50   ; 5.055 ; 5.055 ; Rise       ; CLOCK_50                              ;
;  LEDR[7]    ; CLOCK_50   ; 4.506 ; 4.506 ; Rise       ; CLOCK_50                              ;
; VGA_B[*]    ; CLOCK_50   ; 2.769 ; 2.769 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 2.769 ; 2.769 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 2.769 ; 2.769 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 2.780 ; 2.780 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 2.770 ; 2.770 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 2.948 ; 2.948 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 2.938 ; 2.938 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 2.918 ; 2.918 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 2.918 ; 2.918 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8]   ; CLOCK_50   ; 2.904 ; 2.904 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9]   ; CLOCK_50   ; 2.904 ; 2.904 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 2.751 ; 2.751 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 2.638 ; 2.638 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 2.752 ; 2.752 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 2.752 ; 2.752 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 2.638 ; 2.638 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 2.638 ; 2.638 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 2.648 ; 2.648 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 2.648 ; 2.648 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 2.708 ; 2.708 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 2.728 ; 2.728 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8]   ; CLOCK_50   ; 2.739 ; 2.739 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9]   ; CLOCK_50   ; 2.739 ; 2.739 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 2.615 ; 2.615 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 2.588 ; 2.588 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 2.738 ; 2.738 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 2.758 ; 2.758 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 2.758 ; 2.758 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 2.768 ; 2.768 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 2.768 ; 2.768 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 2.622 ; 2.622 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 2.602 ; 2.602 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 2.612 ; 2.612 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8]   ; CLOCK_50   ; 2.588 ; 2.588 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9]   ; CLOCK_50   ; 2.588 ; 2.588 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 2.612 ; 2.612 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-------------+------------+-------+-------+------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                ;
+----------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                  ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                       ; 7.456  ; 0.215 ; N/A      ; N/A     ; 7.620               ;
;  CLOCK_50                              ; 7.456  ; 0.215 ; N/A      ; N/A     ; 7.620               ;
;  VGA|mypll|altpll_component|pll|clk[0] ; 33.349 ; 0.215 ; N/A      ; N/A     ; 17.873              ;
; Design-wide TNS                        ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                              ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  VGA|mypll|altpll_component|pll|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 15.088 ; 15.088 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 15.088 ; 15.088 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 15.098 ; 15.098 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 10.042 ; 10.042 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; 15.098 ; 15.098 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -2.134 ; -2.134 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -2.134 ; -2.134 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 0.213  ; 0.213  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 0.213  ; 0.213  ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; -2.621 ; -2.621 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                           ;
+-------------+------------+--------+--------+------------+---------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-------------+------------+--------+--------+------------+---------------------------------------+
; HEX0[*]     ; CLOCK_50   ; 16.628 ; 16.628 ; Rise       ; CLOCK_50                              ;
;  HEX0[0]    ; CLOCK_50   ; 16.628 ; 16.628 ; Rise       ; CLOCK_50                              ;
;  HEX0[1]    ; CLOCK_50   ; 16.583 ; 16.583 ; Rise       ; CLOCK_50                              ;
;  HEX0[2]    ; CLOCK_50   ; 16.596 ; 16.596 ; Rise       ; CLOCK_50                              ;
;  HEX0[3]    ; CLOCK_50   ; 16.357 ; 16.357 ; Rise       ; CLOCK_50                              ;
;  HEX0[4]    ; CLOCK_50   ; 16.350 ; 16.350 ; Rise       ; CLOCK_50                              ;
;  HEX0[5]    ; CLOCK_50   ; 16.347 ; 16.347 ; Rise       ; CLOCK_50                              ;
;  HEX0[6]    ; CLOCK_50   ; 16.570 ; 16.570 ; Rise       ; CLOCK_50                              ;
; HEX1[*]     ; CLOCK_50   ; 18.395 ; 18.395 ; Rise       ; CLOCK_50                              ;
;  HEX1[0]    ; CLOCK_50   ; 18.243 ; 18.243 ; Rise       ; CLOCK_50                              ;
;  HEX1[1]    ; CLOCK_50   ; 18.395 ; 18.395 ; Rise       ; CLOCK_50                              ;
;  HEX1[2]    ; CLOCK_50   ; 18.065 ; 18.065 ; Rise       ; CLOCK_50                              ;
;  HEX1[3]    ; CLOCK_50   ; 18.072 ; 18.072 ; Rise       ; CLOCK_50                              ;
;  HEX1[4]    ; CLOCK_50   ; 18.126 ; 18.126 ; Rise       ; CLOCK_50                              ;
;  HEX1[5]    ; CLOCK_50   ; 18.070 ; 18.070 ; Rise       ; CLOCK_50                              ;
;  HEX1[6]    ; CLOCK_50   ; 18.074 ; 18.074 ; Rise       ; CLOCK_50                              ;
; HEX2[*]     ; CLOCK_50   ; 16.002 ; 16.002 ; Rise       ; CLOCK_50                              ;
;  HEX2[0]    ; CLOCK_50   ; 16.002 ; 16.002 ; Rise       ; CLOCK_50                              ;
;  HEX2[1]    ; CLOCK_50   ; 15.790 ; 15.790 ; Rise       ; CLOCK_50                              ;
;  HEX2[2]    ; CLOCK_50   ; 15.883 ; 15.883 ; Rise       ; CLOCK_50                              ;
;  HEX2[3]    ; CLOCK_50   ; 15.834 ; 15.834 ; Rise       ; CLOCK_50                              ;
;  HEX2[4]    ; CLOCK_50   ; 15.548 ; 15.548 ; Rise       ; CLOCK_50                              ;
;  HEX2[5]    ; CLOCK_50   ; 15.668 ; 15.668 ; Rise       ; CLOCK_50                              ;
;  HEX2[6]    ; CLOCK_50   ; 15.624 ; 15.624 ; Rise       ; CLOCK_50                              ;
; HEX3[*]     ; CLOCK_50   ; 11.845 ; 11.845 ; Rise       ; CLOCK_50                              ;
;  HEX3[0]    ; CLOCK_50   ; 11.839 ; 11.839 ; Rise       ; CLOCK_50                              ;
;  HEX3[3]    ; CLOCK_50   ; 11.845 ; 11.845 ; Rise       ; CLOCK_50                              ;
;  HEX3[4]    ; CLOCK_50   ; 11.845 ; 11.845 ; Rise       ; CLOCK_50                              ;
;  HEX3[5]    ; CLOCK_50   ; 11.489 ; 11.489 ; Rise       ; CLOCK_50                              ;
; HEX4[*]     ; CLOCK_50   ; 14.502 ; 14.502 ; Rise       ; CLOCK_50                              ;
;  HEX4[0]    ; CLOCK_50   ; 14.491 ; 14.491 ; Rise       ; CLOCK_50                              ;
;  HEX4[1]    ; CLOCK_50   ; 14.499 ; 14.499 ; Rise       ; CLOCK_50                              ;
;  HEX4[2]    ; CLOCK_50   ; 14.502 ; 14.502 ; Rise       ; CLOCK_50                              ;
;  HEX4[3]    ; CLOCK_50   ; 14.488 ; 14.488 ; Rise       ; CLOCK_50                              ;
;  HEX4[4]    ; CLOCK_50   ; 14.501 ; 14.501 ; Rise       ; CLOCK_50                              ;
;  HEX4[5]    ; CLOCK_50   ; 14.488 ; 14.488 ; Rise       ; CLOCK_50                              ;
;  HEX4[6]    ; CLOCK_50   ; 14.482 ; 14.482 ; Rise       ; CLOCK_50                              ;
; HEX5[*]     ; CLOCK_50   ; 14.638 ; 14.638 ; Rise       ; CLOCK_50                              ;
;  HEX5[0]    ; CLOCK_50   ; 14.638 ; 14.638 ; Rise       ; CLOCK_50                              ;
;  HEX5[1]    ; CLOCK_50   ; 14.494 ; 14.494 ; Rise       ; CLOCK_50                              ;
;  HEX5[2]    ; CLOCK_50   ; 14.610 ; 14.610 ; Rise       ; CLOCK_50                              ;
;  HEX5[3]    ; CLOCK_50   ; 14.358 ; 14.358 ; Rise       ; CLOCK_50                              ;
;  HEX5[4]    ; CLOCK_50   ; 14.346 ; 14.346 ; Rise       ; CLOCK_50                              ;
;  HEX5[5]    ; CLOCK_50   ; 14.340 ; 14.340 ; Rise       ; CLOCK_50                              ;
;  HEX5[6]    ; CLOCK_50   ; 14.606 ; 14.606 ; Rise       ; CLOCK_50                              ;
; HEX6[*]     ; CLOCK_50   ; 15.488 ; 15.488 ; Rise       ; CLOCK_50                              ;
;  HEX6[0]    ; CLOCK_50   ; 15.488 ; 15.488 ; Rise       ; CLOCK_50                              ;
;  HEX6[1]    ; CLOCK_50   ; 15.475 ; 15.475 ; Rise       ; CLOCK_50                              ;
;  HEX6[2]    ; CLOCK_50   ; 15.483 ; 15.483 ; Rise       ; CLOCK_50                              ;
;  HEX6[3]    ; CLOCK_50   ; 14.877 ; 14.877 ; Rise       ; CLOCK_50                              ;
;  HEX6[4]    ; CLOCK_50   ; 14.873 ; 14.873 ; Rise       ; CLOCK_50                              ;
;  HEX6[5]    ; CLOCK_50   ; 14.885 ; 14.885 ; Rise       ; CLOCK_50                              ;
;  HEX6[6]    ; CLOCK_50   ; 14.875 ; 14.875 ; Rise       ; CLOCK_50                              ;
; HEX7[*]     ; CLOCK_50   ; 10.689 ; 10.689 ; Rise       ; CLOCK_50                              ;
;  HEX7[0]    ; CLOCK_50   ; 10.689 ; 10.689 ; Rise       ; CLOCK_50                              ;
;  HEX7[3]    ; CLOCK_50   ; 10.659 ; 10.659 ; Rise       ; CLOCK_50                              ;
;  HEX7[4]    ; CLOCK_50   ; 10.659 ; 10.659 ; Rise       ; CLOCK_50                              ;
;  HEX7[5]    ; CLOCK_50   ; 10.411 ; 10.411 ; Rise       ; CLOCK_50                              ;
; LEDR[*]     ; CLOCK_50   ; 10.492 ; 10.492 ; Rise       ; CLOCK_50                              ;
;  LEDR[0]    ; CLOCK_50   ; 9.568  ; 9.568  ; Rise       ; CLOCK_50                              ;
;  LEDR[1]    ; CLOCK_50   ; 10.063 ; 10.063 ; Rise       ; CLOCK_50                              ;
;  LEDR[2]    ; CLOCK_50   ; 10.492 ; 10.492 ; Rise       ; CLOCK_50                              ;
;  LEDR[3]    ; CLOCK_50   ; 10.350 ; 10.350 ; Rise       ; CLOCK_50                              ;
;  LEDR[4]    ; CLOCK_50   ; 8.504  ; 8.504  ; Rise       ; CLOCK_50                              ;
;  LEDR[5]    ; CLOCK_50   ; 9.046  ; 9.046  ; Rise       ; CLOCK_50                              ;
;  LEDR[6]    ; CLOCK_50   ; 9.306  ; 9.306  ; Rise       ; CLOCK_50                              ;
;  LEDR[7]    ; CLOCK_50   ; 8.017  ; 8.017  ; Rise       ; CLOCK_50                              ;
; VGA_B[*]    ; CLOCK_50   ; 8.708  ; 8.708  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 8.397  ; 8.397  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 8.397  ; 8.397  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 8.410  ; 8.410  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 8.400  ; 8.400  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 8.708  ; 8.708  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 8.698  ; 8.698  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 8.678  ; 8.678  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 8.678  ; 8.678  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8]   ; CLOCK_50   ; 8.663  ; 8.663  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9]   ; CLOCK_50   ; 8.663  ; 8.663  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 5.454  ; 5.454  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 2.937  ;        ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 8.368  ; 8.368  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 8.368  ; 8.368  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 8.368  ; 8.368  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 8.140  ; 8.140  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 8.140  ; 8.140  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 8.150  ; 8.150  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 8.150  ; 8.150  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 8.316  ; 8.316  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 8.336  ; 8.336  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8]   ; CLOCK_50   ; 8.349  ; 8.349  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9]   ; CLOCK_50   ; 8.349  ; 8.349  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 5.159  ; 5.159  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 8.156  ; 8.156  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 8.097  ; 8.097  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 8.146  ; 8.146  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 8.146  ; 8.146  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 8.156  ; 8.156  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 8.156  ; 8.156  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 7.848  ; 7.848  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 7.828  ; 7.828  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 7.838  ; 7.838  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8]   ; CLOCK_50   ; 7.815  ; 7.815  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9]   ; CLOCK_50   ; 7.815  ; 7.815  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 5.160  ; 5.160  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;        ; 2.937  ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-------------+------------+--------+--------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+-------------+------------+-------+-------+------------+---------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-------------+------------+-------+-------+------------+---------------------------------------+
; HEX0[*]     ; CLOCK_50   ; 5.106 ; 5.106 ; Rise       ; CLOCK_50                              ;
;  HEX0[0]    ; CLOCK_50   ; 5.248 ; 5.248 ; Rise       ; CLOCK_50                              ;
;  HEX0[1]    ; CLOCK_50   ; 5.206 ; 5.206 ; Rise       ; CLOCK_50                              ;
;  HEX0[2]    ; CLOCK_50   ; 5.217 ; 5.217 ; Rise       ; CLOCK_50                              ;
;  HEX0[3]    ; CLOCK_50   ; 5.116 ; 5.116 ; Rise       ; CLOCK_50                              ;
;  HEX0[4]    ; CLOCK_50   ; 5.109 ; 5.109 ; Rise       ; CLOCK_50                              ;
;  HEX0[5]    ; CLOCK_50   ; 5.106 ; 5.106 ; Rise       ; CLOCK_50                              ;
;  HEX0[6]    ; CLOCK_50   ; 5.200 ; 5.200 ; Rise       ; CLOCK_50                              ;
; HEX1[*]     ; CLOCK_50   ; 5.706 ; 5.706 ; Rise       ; CLOCK_50                              ;
;  HEX1[0]    ; CLOCK_50   ; 5.871 ; 5.871 ; Rise       ; CLOCK_50                              ;
;  HEX1[1]    ; CLOCK_50   ; 5.922 ; 5.922 ; Rise       ; CLOCK_50                              ;
;  HEX1[2]    ; CLOCK_50   ; 5.711 ; 5.711 ; Rise       ; CLOCK_50                              ;
;  HEX1[3]    ; CLOCK_50   ; 5.707 ; 5.707 ; Rise       ; CLOCK_50                              ;
;  HEX1[4]    ; CLOCK_50   ; 5.769 ; 5.769 ; Rise       ; CLOCK_50                              ;
;  HEX1[5]    ; CLOCK_50   ; 5.706 ; 5.706 ; Rise       ; CLOCK_50                              ;
;  HEX1[6]    ; CLOCK_50   ; 5.729 ; 5.729 ; Rise       ; CLOCK_50                              ;
; HEX2[*]     ; CLOCK_50   ; 5.470 ; 5.470 ; Rise       ; CLOCK_50                              ;
;  HEX2[0]    ; CLOCK_50   ; 5.659 ; 5.659 ; Rise       ; CLOCK_50                              ;
;  HEX2[1]    ; CLOCK_50   ; 5.572 ; 5.572 ; Rise       ; CLOCK_50                              ;
;  HEX2[2]    ; CLOCK_50   ; 5.627 ; 5.627 ; Rise       ; CLOCK_50                              ;
;  HEX2[3]    ; CLOCK_50   ; 5.620 ; 5.620 ; Rise       ; CLOCK_50                              ;
;  HEX2[4]    ; CLOCK_50   ; 5.484 ; 5.484 ; Rise       ; CLOCK_50                              ;
;  HEX2[5]    ; CLOCK_50   ; 5.500 ; 5.500 ; Rise       ; CLOCK_50                              ;
;  HEX2[6]    ; CLOCK_50   ; 5.470 ; 5.470 ; Rise       ; CLOCK_50                              ;
; HEX3[*]     ; CLOCK_50   ; 5.122 ; 5.122 ; Rise       ; CLOCK_50                              ;
;  HEX3[0]    ; CLOCK_50   ; 5.297 ; 5.297 ; Rise       ; CLOCK_50                              ;
;  HEX3[3]    ; CLOCK_50   ; 5.305 ; 5.305 ; Rise       ; CLOCK_50                              ;
;  HEX3[4]    ; CLOCK_50   ; 5.305 ; 5.305 ; Rise       ; CLOCK_50                              ;
;  HEX3[5]    ; CLOCK_50   ; 5.122 ; 5.122 ; Rise       ; CLOCK_50                              ;
; HEX4[*]     ; CLOCK_50   ; 4.687 ; 4.687 ; Rise       ; CLOCK_50                              ;
;  HEX4[0]    ; CLOCK_50   ; 4.702 ; 4.702 ; Rise       ; CLOCK_50                              ;
;  HEX4[1]    ; CLOCK_50   ; 4.709 ; 4.709 ; Rise       ; CLOCK_50                              ;
;  HEX4[2]    ; CLOCK_50   ; 4.717 ; 4.717 ; Rise       ; CLOCK_50                              ;
;  HEX4[3]    ; CLOCK_50   ; 4.687 ; 4.687 ; Rise       ; CLOCK_50                              ;
;  HEX4[4]    ; CLOCK_50   ; 4.717 ; 4.717 ; Rise       ; CLOCK_50                              ;
;  HEX4[5]    ; CLOCK_50   ; 4.710 ; 4.710 ; Rise       ; CLOCK_50                              ;
;  HEX4[6]    ; CLOCK_50   ; 4.697 ; 4.697 ; Rise       ; CLOCK_50                              ;
; HEX5[*]     ; CLOCK_50   ; 5.083 ; 5.083 ; Rise       ; CLOCK_50                              ;
;  HEX5[0]    ; CLOCK_50   ; 5.224 ; 5.224 ; Rise       ; CLOCK_50                              ;
;  HEX5[1]    ; CLOCK_50   ; 5.143 ; 5.143 ; Rise       ; CLOCK_50                              ;
;  HEX5[2]    ; CLOCK_50   ; 5.194 ; 5.194 ; Rise       ; CLOCK_50                              ;
;  HEX5[3]    ; CLOCK_50   ; 5.097 ; 5.097 ; Rise       ; CLOCK_50                              ;
;  HEX5[4]    ; CLOCK_50   ; 5.083 ; 5.083 ; Rise       ; CLOCK_50                              ;
;  HEX5[5]    ; CLOCK_50   ; 5.083 ; 5.083 ; Rise       ; CLOCK_50                              ;
;  HEX5[6]    ; CLOCK_50   ; 5.212 ; 5.212 ; Rise       ; CLOCK_50                              ;
; HEX6[*]     ; CLOCK_50   ; 4.950 ; 4.950 ; Rise       ; CLOCK_50                              ;
;  HEX6[0]    ; CLOCK_50   ; 5.267 ; 5.267 ; Rise       ; CLOCK_50                              ;
;  HEX6[1]    ; CLOCK_50   ; 5.268 ; 5.268 ; Rise       ; CLOCK_50                              ;
;  HEX6[2]    ; CLOCK_50   ; 5.289 ; 5.289 ; Rise       ; CLOCK_50                              ;
;  HEX6[3]    ; CLOCK_50   ; 4.974 ; 4.974 ; Rise       ; CLOCK_50                              ;
;  HEX6[4]    ; CLOCK_50   ; 4.977 ; 4.977 ; Rise       ; CLOCK_50                              ;
;  HEX6[5]    ; CLOCK_50   ; 4.960 ; 4.960 ; Rise       ; CLOCK_50                              ;
;  HEX6[6]    ; CLOCK_50   ; 4.950 ; 4.950 ; Rise       ; CLOCK_50                              ;
; HEX7[*]     ; CLOCK_50   ; 4.699 ; 4.699 ; Rise       ; CLOCK_50                              ;
;  HEX7[0]    ; CLOCK_50   ; 4.819 ; 4.819 ; Rise       ; CLOCK_50                              ;
;  HEX7[3]    ; CLOCK_50   ; 4.789 ; 4.789 ; Rise       ; CLOCK_50                              ;
;  HEX7[4]    ; CLOCK_50   ; 4.789 ; 4.789 ; Rise       ; CLOCK_50                              ;
;  HEX7[5]    ; CLOCK_50   ; 4.699 ; 4.699 ; Rise       ; CLOCK_50                              ;
; LEDR[*]     ; CLOCK_50   ; 4.506 ; 4.506 ; Rise       ; CLOCK_50                              ;
;  LEDR[0]    ; CLOCK_50   ; 5.300 ; 5.300 ; Rise       ; CLOCK_50                              ;
;  LEDR[1]    ; CLOCK_50   ; 5.381 ; 5.381 ; Rise       ; CLOCK_50                              ;
;  LEDR[2]    ; CLOCK_50   ; 5.713 ; 5.713 ; Rise       ; CLOCK_50                              ;
;  LEDR[3]    ; CLOCK_50   ; 5.726 ; 5.726 ; Rise       ; CLOCK_50                              ;
;  LEDR[4]    ; CLOCK_50   ; 4.762 ; 4.762 ; Rise       ; CLOCK_50                              ;
;  LEDR[5]    ; CLOCK_50   ; 4.946 ; 4.946 ; Rise       ; CLOCK_50                              ;
;  LEDR[6]    ; CLOCK_50   ; 5.055 ; 5.055 ; Rise       ; CLOCK_50                              ;
;  LEDR[7]    ; CLOCK_50   ; 4.506 ; 4.506 ; Rise       ; CLOCK_50                              ;
; VGA_B[*]    ; CLOCK_50   ; 2.769 ; 2.769 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 2.769 ; 2.769 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 2.769 ; 2.769 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 2.780 ; 2.780 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 2.770 ; 2.770 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 2.948 ; 2.948 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 2.938 ; 2.938 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 2.918 ; 2.918 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 2.918 ; 2.918 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8]   ; CLOCK_50   ; 2.904 ; 2.904 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9]   ; CLOCK_50   ; 2.904 ; 2.904 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 2.751 ; 2.751 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 2.638 ; 2.638 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 2.752 ; 2.752 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 2.752 ; 2.752 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 2.638 ; 2.638 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 2.638 ; 2.638 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 2.648 ; 2.648 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 2.648 ; 2.648 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 2.708 ; 2.708 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 2.728 ; 2.728 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8]   ; CLOCK_50   ; 2.739 ; 2.739 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9]   ; CLOCK_50   ; 2.739 ; 2.739 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 2.615 ; 2.615 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 2.588 ; 2.588 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 2.738 ; 2.738 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 2.758 ; 2.758 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 2.758 ; 2.758 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 2.768 ; 2.768 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 2.768 ; 2.768 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 2.622 ; 2.622 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 2.602 ; 2.602 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 2.612 ; 2.612 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8]   ; CLOCK_50   ; 2.588 ; 2.588 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9]   ; CLOCK_50   ; 2.588 ; 2.588 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 2.612 ; 2.612 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-------------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                           ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; CLOCK_50                              ; CLOCK_50                              ; 231613   ; 0        ; 0        ; 0        ;
; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 33648    ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                            ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; CLOCK_50                              ; CLOCK_50                              ; 231613   ; 0        ; 0        ; 0        ;
; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 33648    ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 411   ; 411  ;
; Unconstrained Output Ports      ; 92    ; 92   ;
; Unconstrained Output Port Paths ; 686   ; 686  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Apr  3 00:31:04 2019
Info: Command: quartus_sta Rain -c Rain
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Rain.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {VGA|mypll|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {VGA|mypll|altpll_component|pll|clk[0]} {VGA|mypll|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 7.456
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.456         0.000 CLOCK_50 
    Info (332119):    33.349         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 CLOCK_50 
    Info (332119):     0.391         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 14.473
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    14.473         0.000 CLOCK_50 
    Info (332119):    36.991         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLOCK_50 
    Info (332119):     0.215         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 532 megabytes
    Info: Processing ended: Wed Apr  3 00:31:05 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


