Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Jan  5 01:10:23 2024
| Host         : binhkieudo-ASUS running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file Arty100THarness_control_sets_placed.rpt
| Design       : Arty100THarness
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   705 |
|    Minimum number of control sets                        |   613 |
|    Addition due to synthesis replication                 |    92 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2029 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   705 |
| >= 0 to < 4        |    79 |
| >= 4 to < 6        |   130 |
| >= 6 to < 8        |    84 |
| >= 8 to < 10       |    87 |
| >= 10 to < 12      |    16 |
| >= 12 to < 14      |    20 |
| >= 14 to < 16      |     4 |
| >= 16              |   285 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3790 |         1127 |
| No           | No                    | Yes                    |             458 |          156 |
| No           | Yes                   | No                     |            2117 |          866 |
| Yes          | No                    | No                     |            7061 |         2581 |
| Yes          | No                    | Yes                    |             144 |           35 |
| Yes          | Yes                   | No                     |            2521 |          846 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                           Clock Signal                           |                                                                                                                             Enable Signal                                                                                                                             |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/pre_bm_end_r_reg_0[0]                                                                                                                                                  | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                 |                1 |              1 |         1.00 |
|  harnessSysPLLNode/inst/clk_out1                                 |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  harnessSysPLLNode/inst/clk_out1                                 |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  harnessSysPLLNode/inst/clk_out1                                 |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  harnessSysPLLNode/inst/clk_out1                                 |                                                                                                                                                                                                                                                                       | chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/debug_reset                                                                                                                                                                    |                1 |              1 |         1.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___76_n_0                                                                                                                                                                                     | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                 |                1 |              1 |         1.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___74_n_0                                                                                                                                                                                     | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                 |                1 |              1 |         1.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___64_n_0                                                                                                                                                                                     | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                 |                1 |              1 |         1.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___245_n_0                                                                                                                                                                                    | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                 |                1 |              1 |         1.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/pre_bm_end_r_reg_3[0]                                                                                                                                                  | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                 |                1 |              1 |         1.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/pre_bm_end_r_reg_2[0]                                                                                                                                                  | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                 |                1 |              1 |         1.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/pre_bm_end_r_reg_1[0]                                                                                                                                                  | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                 |                1 |              1 |         1.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_pbus/coupler_to_device_named_spi_0/fragmenter/repeater/ctrl_cs_dflt_00                                                                                                                                                                      | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  _sys_clock_ibufg_O                                              |                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  _gated_clock_debug_clock_gate_out                               |                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                              |                1 |              1 |         1.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                              |                1 |              1 |         1.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_1[0]                                                                               | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                 |                1 |              1 |         1.00 |
| ~harnessSysPLLNode/inst/clk_out1                                 |                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                    | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                               |                1 |              1 |         1.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                  | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                        |                1 |              1 |         1.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                  | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                        |                1 |              1 |         1.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                   | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                        |                1 |              1 |         1.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/ipi_00                                                                                                                                                                                            | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                1 |              1 |         1.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_pbus/coupler_to_device_named_spi_0/fragmenter/repeater/ctrl_cs_id0                                                                                                                                                                          | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                1 |              1 |         1.00 |
|  harnessSysPLLNode/inst/clk_out1                                 |                                                                                                                                                                                                                                                                       | mig/island/causes                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/rxen0                                                                                                                                                                                                                   | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                1 |              1 |         1.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/spiClockDomainWrapper/spi_0/mac/phy/cs_assert_reg                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  harnessSysPLLNode/inst/clk_out1                                 |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fragmenter/repeater/io_en0                                                                                                                                                                                        | harnessBinderReset_catcher/io_sync_reset_chain/output_chain/AR[0]                                                                                                                                                                       |                1 |              1 |         1.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/txm/shifter                                                                                                                                                                                                             | chiptop0/system/uartClockDomainWrapper/uart_0/txm/shifter[8]_i_1_n_0                                                                                                                                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                             | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                             |                1 |              2 |         2.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/ie_rxwm0                                                                                                                                                                                                                | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                1 |              2 |         2.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                         |                2 |              2 |         1.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                  | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                              |                1 |              2 |         2.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_pbus/coupler_to_device_named_spi_0/fragmenter/repeater/saved_address_reg[9]_0[0]                                                                                                                                                            | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                1 |              2 |         2.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                  | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                              |                1 |              2 |         2.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/txen0                                                                                                                                                                                                                   | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                1 |              2 |         2.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_pbus/coupler_to_device_named_spi_0/fragmenter/repeater/ie_txwm0                                                                                                                                                                             | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_pbus/coupler_to_device_named_spi_0/fragmenter/repeater/ctrl_sck_pol0                                                                                                                                                                        | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  harnessSysPLLNode/inst/clk_out1                                 |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              2 |         2.00 |
|  harnessSysPLLNode/inst/clk_out1                                 |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  harnessSysPLLNode/inst/clk_out1                                 |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/pre_bm_end_r_reg_2[0]                                                                                                                                                  | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                              |                2 |              3 |         1.50 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                             | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                             |                2 |              3 |         1.50 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_pbus/buffer/bundleIn_0_d_q/E[0]                                                                                                                                                                                                             | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                1 |              3 |         3.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                       | dutWrangler/deglitched_deglitch/reg_0                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                            | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                              |                1 |              3 |         3.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_inst__0__5_n_0             | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                           |                1 |              3 |         3.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/pre_bm_end_r_reg_0[0]                                                                                                                                                  | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                              |                2 |              3 |         1.50 |
|  harnessSysPLLNode/inst/clk_out1                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/pre_bm_end_r_reg_1[0]                                                                                                                                                  | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                              |                2 |              3 |         1.50 |
|  harnessSysPLLNode/inst/clk_out1                                 |                                                                                                                                                                                                                                                                       | dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/reset__0                                                                                                                                                                  |                1 |              3 |         3.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/pre_bm_end_r_reg_3[0]                                                                                                                                                  | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                              |                2 |              3 |         1.50 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___245_n_0                                                                                                                                                                                    | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                              |                3 |              3 |         1.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___64_n_0                                                                                                                                                                                     | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                              |                2 |              3 |         1.50 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___74_n_0                                                                                                                                                                                     | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                              |                2 |              3 |         1.50 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___76_n_0                                                                                                                                                                                     | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                              |                3 |              3 |         1.00 |
|  harnessSysPLLNode/inst/clk_out1                                 |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |         1.50 |
|  harnessSysPLLNode/inst/clk_out1                                 |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  harnessSysPLLNode/inst/clk_out1                                 |                                                                                                                                                                                                                                                                       | chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/_system_debug_systemjtag_reset_catcher_io_sync_reset                                                                                                    |                1 |              3 |         3.00 |
|  harnessSysPLLNode/inst/clk_out1                                 |                                                                                                                                                                                                                                                                       | dutWrangler/deglitched_deglitch/reg_0                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  jtag_jtag_TCK_IBUF_BUFG                                         |                                                                                                                                                                                                                                                                       | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                                | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/clear                                                                                                                 |                1 |              4 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                                | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_state0/clear                                                                                                                 |                1 |              4 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                                | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_state0/clear                                                                                                                 |                1 |              4 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                                | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_state0/clear                                                                                                                 |                1 |              4 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.upd_rd_buf_indx0                                                                                                                               |                2 |              4 |         2.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                                | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/clear                                                                                                                 |                2 |              4 |         2.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                                | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/clear                                                                                                                 |                1 |              4 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                                | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/clear                                                                                                                 |                1 |              4 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                                | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/clear                                                                                                                 |                1 |              4 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/axi4asink/i___2_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_pbus/coupler_to_device_named_spi_0/fragmenter/repeater/full_reg_18[0]                                                                                                                                                                       | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                1 |              4 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/axi4asink/mem_3_id[3]_i_1__0_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                         | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                                                           |                1 |              4 |         4.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_pbus/coupler_to_device_named_spi_0/fragmenter/repeater/full_reg_16[0]                                                                                                                                                                       | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                1 |              4 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                          | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                              |                3 |              4 |         1.33 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                  | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                                                                     |                1 |              4 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                                | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                              |                2 |              4 |         2.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_pbus/coupler_to_device_named_spi_0/fragmenter/repeater/full_reg_17[0]                                                                                                                                                                       | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                1 |              4 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                     | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                              |                3 |              4 |         1.33 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                  | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/axi4asink/mem_2_id[3]_i_1__0_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                  | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/axi4asink/mem_0_id[3]_i_1__0_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                              | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                               |                1 |              4 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                               | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/po_cnt_dec_reg[0]                                                                                                                                                           |                1 |              4 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/axi4asink/i___3_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  harnessSysPLLNode/inst/clk_out1                                 |                                                                                                                                                                                                                                                                       | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                2 |              4 |         2.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/s1_probe_reg_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/s1_valid_not_nacked                                                                                                                                                                                    | chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/SR[0]                                                                                                                                                                    |                3 |              4 |         1.33 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/txwm0                                                                                                                                                                                                                   | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/rxwm0                                                                                                                                                                                                                   | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/txm/shifter                                                                                                                                                                                                             | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  harnessSysPLLNode/inst/clk_out1                                 |                                                                                                                                                                                                                                                                       | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                2 |              4 |         2.00 |
|  harnessSysPLLNode/inst/clk_out1                                 |                                                                                                                                                                                                                                                                       | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                            |                2 |              4 |         2.00 |
|  harnessSysPLLNode/inst/clk_out1                                 |                                                                                                                                                                                                                                                                       | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                2 |              4 |         2.00 |
|  harnessSysPLLNode/inst/clk_out1                                 |                                                                                                                                                                                                                                                                       | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                2 |              4 |         2.00 |
|  harnessSysPLLNode/inst/clk_out1                                 |                                                                                                                                                                                                                                                                       | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                            |                2 |              4 |         2.00 |
|  harnessSysPLLNode/inst/clk_out1                                 |                                                                                                                                                                                                                                                                       | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                2 |              4 |         2.00 |
|  harnessSysPLLNode/inst/clk_out1                                 |                                                                                                                                                                                                                                                                       | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                2 |              4 |         2.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                                |                1 |              4 |         4.00 |
|  harnessSysPLLNode/inst/clk_out1                                 |                                                                                                                                                                                                                                                                       | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                2 |              4 |         2.00 |
|  harnessSysPLLNode/inst/clk_out1                                 |                                                                                                                                                                                                                                                                       | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                            |                2 |              4 |         2.00 |
|  harnessSysPLLNode/inst/clk_out1                                 |                                                                                                                                                                                                                                                                       | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                2 |              4 |         2.00 |
|  harnessSysPLLNode/inst/clk_out1                                 |                                                                                                                                                                                                                                                                       | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                   |                2 |              4 |         2.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                              |                2 |              4 |         2.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                             |                1 |              4 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                 | mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                                                             |                1 |              4 |         4.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/buffer/x1_e_q/ram_sink_ext/do_enq                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/axi4asource/bundleIn_0_b_sink/widx_widx_gray/output_chain_1/E[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/buffer/bundleIn_0_d_q/E[0]                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/toaxi4/queue_arw_deq/ram_ext/E[0]                                                                                                                                                                                                                                 | harnessBinderReset_catcher/io_sync_reset_chain/output_chain/AR[0]                                                                                                                                                                       |                1 |              4 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                              |                2 |              4 |         2.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                  | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                   |                1 |              4 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/E[0]                                                                                                                                                                                           | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                   |                1 |              4 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                             |                1 |              4 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                              |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                                         | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                                                                |                1 |              4 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                             | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  harnessSysPLLNode/inst/clk_out3                                 | mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                                        | mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                       |                1 |              4 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/axi4asink/mem_4_id[3]_i_1__0_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in1_in                                                                                                                                             | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                  |                1 |              4 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                             | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                   |                1 |              4 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/axi4asink/mem_6_id[3]_i_1__0_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                           | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                   |                1 |              4 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                   | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                    |                1 |              4 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1_n_0                                                                                                                                                    | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                               |                2 |              4 |         2.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_pbus/coupler_to_device_named_spi_0/fragmenter/repeater/full_reg_15[0]                                                                                                                                                                       | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                1 |              4 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                  | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                               |                1 |              4 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_2__0_n_0                                                                                                    | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/po_cnt_dec_reg_0[0]                                                                                                                                                         |                1 |              4 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                              | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                              |                3 |              4 |         1.33 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                              | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/b_push                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                                          | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                                  |                1 |              4 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/p_105_in                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                 |                2 |              4 |         2.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/axi4asink/mem_7_id0_9                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_mcause[63]_i_1_n_0                                                                                                                                                                               | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                2 |              5 |         2.50 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_pbus/coupler_to_device_named_spi_0/fragmenter/repeater/full_reg_13[0]                                                                                                                                                                       | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                2 |              5 |         2.50 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                           |                1 |              5 |         5.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                            | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                           |                1 |              5 |         5.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/_GEN_18                                                                                                                                                                                              | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                1 |              5 |         5.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                         | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                           |                2 |              5 |         2.50 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                                                 |                1 |              5 |         5.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                                                 |                1 |              5 |         5.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                  | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                   |                2 |              5 |         2.50 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                   | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                |                1 |              5 |         5.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                              | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                |                2 |              5 |         2.50 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/buf_replay_reg                                                                                                                                                                                | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/SR[0]                                                                                                                                                           |                4 |              5 |         1.25 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/_probe_bits_T                                                                                                                                                                                          | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/p_0_in36_out                                                                                                                                                             |                3 |              5 |         1.67 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                    | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___140_n_0                                                                                                                                                      |                2 |              5 |         2.50 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                             | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                              |                3 |              5 |         1.67 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                              | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                |                1 |              5 |         5.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  harnessSysPLLNode/inst/clk_out3                                 |                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                              | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                |                1 |              5 |         5.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/p_105_in                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                               |                2 |              5 |         2.50 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                              | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                |                1 |              5 |         5.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                              |                3 |              5 |         1.67 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/FSM_sequential_state_reg[0][0]                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_0[0]                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                                    | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                              |                3 |              5 |         1.67 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bhandshake                                                                                                                                                                        | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                               |                2 |              5 |         2.50 |
|  harnessSysPLLNode/inst/clk_out1                                 |                                                                                                                                                                                                                                                                       | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/reset0                                                                                                     |                3 |              5 |         1.67 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                    | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                               |                2 |              5 |         2.50 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                           |                1 |              5 |         5.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                              | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                |                2 |              5 |         2.50 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                              | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                |                1 |              5 |         5.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                              | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                |                2 |              5 |         2.50 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                     | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                              |                2 |              5 |         2.50 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                      | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                                    |                2 |              5 |         2.50 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                        | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                         |                2 |              5 |         2.50 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                            |                1 |              5 |         5.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/maybe_full_reg_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                  | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                               |                3 |              6 |         2.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/small_1[5]_i_1_n_0                                                                                                                                                                                   | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                2 |              6 |         3.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                                      | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                              |                3 |              6 |         2.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/E[0]                                                                                                                                                                             | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                               |                3 |              6 |         2.00 |
|  harnessSysPLLNode/inst/clk_out1                                 |                                                                                                                                                                                                                                                                       | harnessBinderReset_catcher/io_sync_reset_chain/output_chain/SR[0]                                                                                                                                                                       |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                3 |              6 |         2.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___141_n_0                                                                                                                                                      |                2 |              6 |         3.00 |
|  harnessSysPLLNode/inst/clk_out1                                 |                                                                                                                                                                                                                                                                       | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                            |                1 |              6 |         6.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_cbus/out_xbar/state_4_reg_2[0]                                                                                                                                                                                                              | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                2 |              6 |         3.00 |
|  harnessSysPLLNode/inst/clk_out1                                 |                                                                                                                                                                                                                                                                       | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/SR[0]                                                                                                      |                2 |              6 |         3.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/count[6]_i_2_n_0                                                                                                                                                                                     | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_T_23                                                                                                                                                                  |                3 |              6 |         2.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_valid_reg_0[0]                                                                                                                                               | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                               |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_cbus/in_xbar/E[0]                                                                                                                                                                                                                           | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                3 |              6 |         2.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_cbus/out_xbar/state_3_reg_1[0]                                                                                                                                                                                                              | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                3 |              6 |         2.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                       |                1 |              6 |         6.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/small_0[5]_i_1_n_0                                                                                                                                                                                   | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                3 |              6 |         2.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                             | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                                                     |                2 |              6 |         3.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                         |                4 |              6 |         1.50 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_pbus/out_xbar/gennum0                                                                                                                                                                                                                       | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                2 |              6 |         3.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_cbus/wrapped_error_device/buffer/bundleIn_0_d_q/E[0]                                                                                                                                                                                        | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                4 |              6 |         1.50 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                        | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                              |                2 |              6 |         3.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_pbus/buffer/x1_a_q/ram_ext/gennum0_1                                                                                                                                                                                                        | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                2 |              6 |         3.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                              |                1 |              6 |         6.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                 | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                              |                1 |              6 |         6.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                               | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                              |                2 |              6 |         3.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_pbus/buffer/x1_a_q/ram_ext/gennum0                                                                                                                                                                                                          | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                2 |              6 |         3.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                            | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                              |                2 |              6 |         3.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                  | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                              |                1 |              6 |         6.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                  | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                              |                2 |              6 |         3.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                 | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                              |                3 |              6 |         2.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                                         | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                              |                2 |              6 |         3.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                             | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                              |                3 |              6 |         2.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                        | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                          |                2 |              6 |         3.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                                            | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                              |                2 |              6 |         3.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_cbus/buffer/bundleIn_0_d_q/_T_7                                                                                                                                                                                                             | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                3 |              6 |         2.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                              |                2 |              6 |         3.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                                 | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                              |                3 |              6 |         2.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset_mc                                                                                                    |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                                                                        |                2 |              6 |         3.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                                     | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                                         |                1 |              6 |         6.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_44_out                                                                                                                | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                              |                2 |              6 |         3.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/toaxi4/queue_arw_deq/ram_ext/maybe_full_reg_4[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/toaxi4/queue_arw_deq/ram_ext/maybe_full_reg_12[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/toaxi4/queue_arw_deq/ram_ext/maybe_full_reg_3[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/toaxi4/queue_arw_deq/ram_ext/maybe_full_reg_1[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/toaxi4/queue_arw_deq/ram_ext/maybe_full_reg_2[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                3 |              7 |         2.33 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/toaxi4/queue_arw_deq/ram_ext/maybe_full_reg_10[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/toaxi4/queue_arw_deq/ram_ext/maybe_full_reg_11[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/toaxi4/queue_arw_deq/ram_ext/maybe_full_reg_13[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/toaxi4/queue_arw_deq/ram_ext/maybe_full_reg_14[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                     |                3 |              7 |         2.33 |
|  harnessSysPLLNode/inst/clk_out1                                 |                                                                                                                                                                                                                                                                       | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                   |                3 |              7 |         2.33 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/resetting                                                                                                                                                                                              | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                3 |              7 |         2.33 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/toaxi4/queue_arw_deq/ram_ext/maybe_full_reg_5[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |              7 |         1.17 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_T_23                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |              7 |         1.17 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                    | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                     |                2 |              7 |         3.50 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/toaxi4/queue_arw_deq/ram_ext/maybe_full_reg[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/toaxi4/queue_arw_deq/ram_ext/Memory_reg[0]_5[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/toaxi4/queue_arw_deq/ram_ext/Memory_reg[0]_7[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/plicDomainWrapper/plic/out_back/ram_ext/Memory_reg[10]_0[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/toaxi4/queue_arw_deq/ram_ext/Memory_reg[1]_0[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/toaxi4/queue_arw_deq/ram_ext/Memory_reg[0]_4[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/toaxi4/queue_arw_deq/ram_ext/Memory_reg[0]_6[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/toaxi4/queue_arw_deq/ram_ext/Memory_reg[1]_1[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |              7 |         1.17 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/toaxi4/queue_arw_deq/ram_ext/Memory_reg[1]_2[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/toaxi4/queue_arw_deq/ram_ext/Memory_reg[1]_3[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/toaxi4/queue_arw_deq/ram_ext/Memory_reg[1]_4[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |              7 |         1.17 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/toaxi4/queue_arw_deq/ram_ext/maybe_full_reg_7[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/toaxi4/queue_arw_deq/ram_ext/Memory_reg[0]_3[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |              7 |         1.17 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/toaxi4/queue_arw_deq/ram_ext/Memory_reg[1]_5[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/toaxi4/queue_arw_deq/ram_ext/maybe_full_reg_8[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_cbus/buffer/x1_a_q/ram_ext/do_enq                                                                                                                                                                                                           | chiptop0/system/subsystem_cbus/coupler_to_plic/fragmenter/repeater/full_reg_1                                                                                                                                                           |                2 |              7 |         3.50 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/toaxi4/queue_arw_deq/ram_ext/Memory_reg[1]_6[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/toaxi4/queue_arw_deq/ram_ext/Memory_reg[0]_2[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |              7 |         1.17 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/toaxi4/queue_arw_deq/ram_ext/Memory_reg[0]_1[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |              7 |         1.17 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/toaxi4/queue_arw_deq/ram_ext/maybe_full_reg_9[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/toaxi4/queue_arw_deq/ram_ext/Memory_reg[0]_0[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/toaxi4/queue_arw_deq/ram_ext/Memory_reg[1]_7[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/toaxi4/queue_arw_deq/ram_ext/Memory_reg[1]_8[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_regs/sel_11                                                                                                                                                                              | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                 |                2 |              7 |         3.50 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/toaxi4/queue_arw_deq/ram_ext/maybe_full_reg_0[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |              7 |         1.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/USE_REGISTER.M_AXI_AVALID_q_reg[0]                                                                                                                                  | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                               |                5 |              8 |         1.60 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_pbus/coupler_to_device_named_spi_0/fragmenter/repeater/full_reg_10[0]                                                                                                                                                                       | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                2 |              8 |         4.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_pbus/coupler_to_device_named_spi_0/fragmenter/repeater/full_reg_12[0]                                                                                                                                                                       | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                2 |              8 |         4.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_pbus/coupler_to_device_named_spi_0/fragmenter/repeater/full_reg_11[0]                                                                                                                                                                       | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              8 |         8.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/rxm/shifter[7]_i_1__0_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/plicDomainWrapper/plic/out_back/ram_ext/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/E[6]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_pbus/coupler_to_bootaddressreg/fragmenter/repeater/E[1]                                                                                                                                                                                     | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                5 |              8 |         1.60 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_pbus/coupler_to_bootaddressreg/fragmenter/repeater/E[0]                                                                                                                                                                                     | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                3 |              8 |         2.67 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_pbus/coupler_to_bootaddressreg/fragmenter/repeater/E[2]                                                                                                                                                                                     | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                3 |              8 |         2.67 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_pbus/coupler_to_bootaddressreg/fragmenter/repeater/E[3]                                                                                                                                                                                     | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                4 |              8 |         2.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_pbus/coupler_to_device_named_spi_0/fragmenter/repeater/full_reg_8[0]                                                                                                                                                                        | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                2 |              8 |         4.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_pbus/coupler_to_bootaddressreg/fragmenter/repeater/E[4]                                                                                                                                                                                     | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                2 |              8 |         4.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/E[1]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/E[2]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/E[3]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/E[4]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/E[5]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/full_reg_1[7]                                                                                                                                                                                     | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                2 |              8 |         4.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/E[7]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/full_reg_1[0]                                                                                                                                                                                     | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                2 |              8 |         4.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/full_reg_1[1]                                                                                                                                                                                     | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                2 |              8 |         4.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_pbus/coupler_to_bootaddressreg/fragmenter/repeater/E[5]                                                                                                                                                                                     | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                2 |              8 |         4.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_pbus/coupler_to_bootaddressreg/fragmenter/repeater/E[6]                                                                                                                                                                                     | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                2 |              8 |         4.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_pbus/coupler_to_bootaddressreg/fragmenter/repeater/E[7]                                                                                                                                                                                     | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                3 |              8 |         2.67 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/full_reg_1[2]                                                                                                                                                                                     | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                2 |              8 |         4.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/full_reg_1[3]                                                                                                                                                                                     | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                2 |              8 |         4.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/full_reg_1[4]                                                                                                                                                                                     | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                2 |              8 |         4.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/full_reg_1[5]                                                                                                                                                                                     | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                3 |              8 |         2.67 |
|  harnessSysPLLNode/inst/clk_out1                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/full_reg_1[6]                                                                                                                                                                                     | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                3 |              8 |         2.67 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                           |                2 |              8 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_wr_r_lcl_reg_4                                                                                                  |                3 |              8 |         2.67 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_wr_r_lcl_reg_1                                                                                                  |                4 |              8 |         2.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_compare0/req_wr_r_lcl_reg_0                                                                                                  |                6 |              8 |         1.33 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_compare0/req_wr_r_lcl_reg_1                                                                                                  |                4 |              8 |         2.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_compare0/req_wr_r_lcl_reg_3                                                                                                  |                6 |              8 |         1.33 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_compare0/req_wr_r_lcl_reg_0                                                                                                  |                5 |              8 |         1.60 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___110_n_0                                                                                                                                                      |                4 |              8 |         2.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                           |                3 |              8 |         2.67 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_2[0]                                                                                                                                                    | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                               |                2 |              8 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                     | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                           |                2 |              8 |         4.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/spiClockDomainWrapper/spi_0/mac/phy/scnt[7]_i_1_n_0                                                                                                                                                                                                   | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                3 |              8 |         2.67 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                     | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                           |                2 |              8 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/SR[0]                                               |                2 |              8 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                     | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/SR[0]                                               |                2 |              8 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/SR[0]                                               |                2 |              8 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                        | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/SR[0]                                               |                2 |              8 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                                | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                              |                2 |              8 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_6[0]                                                                                                        |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                 | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                        |                2 |              8 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/app_rdy_r_reg_0[0]                                                                                                                                                  | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                               |                2 |              8 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_1[0]                                                                               | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                               |                1 |              8 |         8.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                           |                5 |              8 |         1.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/rxm/data_count_0                                                                                                                                                                                                        | chiptop0/system/uartClockDomainWrapper/uart_0/rxm/sample_count[3]_i_1_n_0                                                                                                                                                               |                3 |              8 |         2.67 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/txm/shifter                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  harnessSysPLLNode/inst/clk_out1                                 |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_wr_r_lcl_reg_1                                                                                                  |                4 |              8 |         2.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le__2                                                                                                                                                    | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                   |                3 |              8 |         2.67 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/RD_PRI_REG.rd_starve_cnt_reg[8][0]                                                                                                                             | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                                                             |                2 |              9 |         4.50 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                         |                5 |              9 |         1.80 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                 | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                               |                2 |              9 |         4.50 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/RD_PRI_REG.wr_starve_cnt_reg[8][0]                                                                                                                                  | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                                             |                2 |              9 |         4.50 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/pstore1_rmw_r_reg                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                 | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                              |                4 |              9 |         2.25 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ram_RW_0_r_addr_pipe_00                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ram_RW_0_r_addr_pipe_00_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                       | mig/island/axi4asink/i_/i__n_0                                                                                                                                                                                                          |                2 |              9 |         4.50 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                    |                2 |              9 |         4.50 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_cbus/wrapped_error_device/buffer/bundleIn_0_d_q/do_enq                                                                                                                                                                                      | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                4 |              9 |         2.25 |
|  harnessSysPLLNode/inst/clk_out1                                 |                                                                                                                                                                                                                                                                       | harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                                                                                                |                2 |              9 |         4.50 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                                                                        |                3 |              9 |         3.00 |
|  harnessSysPLLNode/inst/clk_out1                                 |                                                                                                                                                                                                                                                                       | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/sync_0_reg[0]                                                                                                                                                            |                4 |              9 |         2.25 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_cbus/wrapped_error_device/error/a/ram_ext/E[0]                                                                                                                                                                                              | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                4 |              9 |         2.25 |
|  harnessSysPLLNode/inst/clk_out1                                 |                                                                                                                                                                                                                                                                       | chiptop0/system/subsystem_cbus/in_xbar/SR[0]                                                                                                                                                                                            |                5 |              9 |         1.80 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_cbus/buffer/bundleIn_0_d_q/ram_ext/deq_ptr_value_reg                                                                                                                                                                                        | chiptop0/system/subsystem_cbus/buffer/bundleIn_0_d_q/ram_ext/sync_0_reg[0]                                                                                                                                                              |                4 |              9 |         2.25 |
|  harnessSysPLLNode/inst/clk_out1                                 |                                                                                                                                                                                                                                                                       | chiptop0/system/subsystem_cbus/in_xbar/beatsLeft[8]_i_1__0_n_0                                                                                                                                                                          |                7 |              9 |         1.29 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___123_n_0                                                                                                                                                      |                5 |              9 |         1.80 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/E[0]                                                                                                                                                                                                   | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                6 |              9 |         1.50 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/s2_req_cmd[3]_i_3_0[0]                                                                                                                                                                                 | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                6 |              9 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                3 |             10 |         3.33 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                      | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                      |                2 |             10 |         5.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/s1_valid_not_nacked                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                      | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                            |                3 |             10 |         3.33 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                              |                3 |             10 |         3.33 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_cbus/wrapped_error_device/buffer/x1_a_q/deq_ptr_value_reg_0[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |             10 |         5.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  harnessSysPLLNode/inst/clk_out1                                 |                                                                                                                                                                                                                                                                       | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                          |                2 |             10 |         5.00 |
|  harnessSysPLLNode/inst/clk_out3                                 | mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                            | mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20                                                                                                                            |                4 |             11 |         2.75 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_1/o_data/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             11 |         3.67 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                           | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                             |                5 |             11 |         2.20 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_3/o_data/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             11 |         2.20 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_2/o_data/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             11 |         3.67 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker/o_data/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             11 |         2.75 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/uncachedReqs_0_addr[2]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             12 |         2.40 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_pbus/coupler_to_device_named_spi_0/fragmenter/repeater/full_reg_9[0]                                                                                                                                                                        | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                4 |             12 |         3.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                         | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                     |                3 |             12 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                             |                5 |             12 |         2.40 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                         |               12 |             12 |         1.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                 | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                     |                3 |             12 |         4.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/spiClockDomainWrapper/spi_0/mac/phy/del_cntr[11]_i_1_n_0                                                                                                                                                                                              | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                6 |             12 |         2.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/spiClockDomainWrapper/spi_0/mac/phy/del_cntr_last[0]_i_1_n_0                                                                                                                                                                                          | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                3 |             12 |         4.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/spiClockDomainWrapper/spi_0/fifo/rxq/ram_ext/Memory_reg_0_7_6_7_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/spiClockDomainWrapper/spi_0/fifo/txq/ram_ext/Memory_reg_0_7_6_7_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/txq/ram_ext/Memory_reg_0_7_6_7_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/rxq/ram_ext/do_enq                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_pbus/coupler_to_device_named_spi_0/fragmenter/repeater/full_reg_14[0]                                                                                                                                                                       | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                4 |             12 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  harnessSysPLLNode/inst/clk_out3                                 | mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                                | mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                       |                5 |             12 |         2.40 |
|  harnessSysPLLNode/inst/clk_out3                                 |                                                                                                                                                                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                       |                3 |             13 |         4.33 |
|  harnessSysPLLNode/inst/clk_out1                                 | dutWrangler/debounced_debounce/increment                                                                                                                                                                                                                              | mig/island/causes                                                                                                                                                                                                                       |                4 |             13 |         3.25 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_cbus/atomics/cam_s_0_state_reg[1]_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             13 |         1.62 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/rxm/_GEN_1                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/spiClockDomainWrapper/spi_0/mac/phy/ctrl_sck_div0                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             14 |         2.80 |
|  harnessSysPLLNode/inst/clk_out3                                 |                                                                                                                                                                                                                                                                       | mig/island/io_port_sys_rst                                                                                                                                                                                                              |                4 |             15 |         3.75 |
|  harnessSysPLLNode/inst/clk_out1                                 |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                6 |             15 |         2.50 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             15 |         3.75 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/tlMasterXbar/_refill_fire_T                                                                                                                                                                                   | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                2 |             16 |         8.00 |
|  harnessSysPLLNode/inst/clk_out1                                 |                                                                                                                                                                                                                                                                       | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6[15]_i_1_n_0                                                                                                                          |                6 |             16 |         2.67 |
|  harnessSysPLLNode/inst/clk_out1                                 |                                                                                                                                                                                                                                                                       | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                          |                6 |             16 |         2.67 |
|  harnessSysPLLNode/inst/clk_out1                                 |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             16 |         3.20 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                           |                5 |             16 |         3.20 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                               |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                     |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |         5.33 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/txm/prescaler0                                                                                                                                                                                                          | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                4 |             16 |         4.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/div0                                                                                                                                                                                                                    | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]              |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/io_increment0                                                                                                                                                                                          | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                4 |             16 |         4.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_pbus/coupler_to_device_named_gpio_0/fragmenter/repeater/saved_address_reg[9]_0[0]                                                                                                                                                           | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                3 |             16 |         5.33 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                                     | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                               |                8 |             16 |         2.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                     | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                   |                4 |             16 |         4.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_pbus/coupler_to_device_named_gpio_0/fragmenter/repeater/full_reg_9[0]                                                                                                                                                                       | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                4 |             16 |         4.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_pbus/coupler_to_device_named_gpio_0/fragmenter/repeater/io_en021_out                                                                                                                                                                        | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                5 |             16 |         3.20 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_pbus/coupler_to_device_named_gpio_0/fragmenter/repeater/E[0]                                                                                                                                                                                | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                3 |             16 |         5.33 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_pbus/coupler_to_device_named_gpio_0/fragmenter/repeater/full_reg_11[0]                                                                                                                                                                      | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                4 |             16 |         4.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_pbus/coupler_to_device_named_gpio_0/fragmenter/repeater/full_reg_12[0]                                                                                                                                                                      | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                6 |             16 |         2.67 |
|  harnessSysPLLNode/inst/clk_out1                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                             |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_pbus/coupler_to_device_named_gpio_0/fragmenter/repeater/full_reg_4[0]                                                                                                                                                                       | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                5 |             16 |         3.20 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_pbus/coupler_to_device_named_gpio_0/fragmenter/repeater/full_reg_5[0]                                                                                                                                                                       | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                3 |             16 |         5.33 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_pbus/coupler_to_device_named_gpio_0/fragmenter/repeater/full_reg_6[0]                                                                                                                                                                       | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                5 |             16 |         3.20 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_pbus/coupler_to_device_named_gpio_0/fragmenter/repeater/full_reg_7[0]                                                                                                                                                                       | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                3 |             16 |         5.33 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_pbus/coupler_to_device_named_gpio_0/fragmenter/repeater/full_reg_8[0]                                                                                                                                                                       | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                2 |             16 |         8.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_pbus/coupler_to_device_named_gpio_0/fragmenter/repeater/saved_address_reg[9]_1[0]                                                                                                                                                           | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                4 |             16 |         4.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  harnessSysPLLNode/inst/clk_out1                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_cbus/buffer/x1_a_q/ram_ext/full_reg_rep__4_50[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             18 |         2.57 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_pbus/buffer/x1_a_q/ram_ext/full_reg_12[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             18 |         2.57 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_pbus/buffer/x1_a_q/ram_ext/full_reg_13[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             18 |         3.60 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/buffer/x1_c_q/_T_336                                                                                                                                                                                                                 | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                9 |             18 |         2.00 |
|  harnessSysPLLNode/inst/clk_out1                                 |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_pbus/buffer/x1_a_q/ram_ext/full_reg_14[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             18 |         2.57 |
|  harnessSysPLLNode/inst/clk_out1                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                           |                6 |             18 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/mc_ras_n_ns[0]                                                                                                                  |               10 |             19 |         1.90 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/ram_ext/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             19 |         3.17 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_cbus/coupler_to_bootrom/fragmenter/repeater/_T_1                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             19 |         2.11 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                              |               13 |             20 |         1.54 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                              |               10 |             20 |         2.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/bundleIn_0_d_q/ram_ext/do_enq                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             20 |         6.67 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_1_n_0                                                                                                                                | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___143_n_0                                                                                                                                                      |                5 |             20 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/mc_cas_n_ns[0]                                                                                                                  |               13 |             21 |         1.62 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i__n_0                                                                                                                                                           |               13 |             21 |         1.62 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_cbus/buffer/x1_a_q/ram_ext/full_reg_105[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             22 |         2.44 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                              |               11 |             22 |         2.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                             |                6 |             23 |         3.83 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_cbus/wrapped_error_device/buffer/x1_a_q/ram_ext/do_enq                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_addr_r10                                                                                                                                                                                 | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                   |               13 |             24 |         1.85 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                  |                                                                                                                                                                                                                                         |                6 |             24 |         4.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                                 | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                              |                8 |             24 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                             |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_cbus/wrapped_error_device/buffer/bundleIn_0_d_q/do_enq                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                             |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                                                                  |               12 |             25 |         2.08 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/USE_REGISTER.M_AXI_AVALID_q_reg[0]                                                                                                                                  | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                               |                7 |             25 |         3.57 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shift_en_o                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/refill_paddr0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               11 |             26 |         2.36 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                   |                9 |             26 |         2.89 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                   |                7 |             26 |         3.71 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_3/o_data/REG_reg                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             26 |         3.71 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/probe_bits_address[31]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             26 |         2.36 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/p_1_in30_out                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             26 |         5.20 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             27 |         3.86 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |               12 |             27 |         2.25 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             27 |         3.86 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |               10 |             27 |         2.70 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                              |                8 |             27 |         3.38 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             27 |         5.40 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             27 |         3.86 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             27 |         3.38 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |               10 |             27 |         2.70 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/buf_replay_reg                                                                                                                                                                                |                                                                                                                                                                                                                                         |               12 |             27 |         2.25 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                              |               12 |             28 |         2.33 |
|  harnessSysPLLNode/inst/clk_out1                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |         5.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_pmp_6_addr0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               16 |             30 |         1.88 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/ex_reg_rs_msb_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |               17 |             30 |         1.76 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                              |               13 |             30 |         2.31 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_pmp_0_addr0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               16 |             30 |         1.88 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_pmp_5_addr0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               11 |             30 |         2.73 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_pmp_1_addr0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               16 |             30 |         1.88 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_pmp_7_addr0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               17 |             30 |         1.76 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_pmp_4_addr0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               12 |             30 |         2.50 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_pmp_3_addr0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               17 |             30 |         1.76 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_pmp_2_addr0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               18 |             30 |         1.67 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_mtvec[31]_i_1_n_0                                                                                                                                                                                | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |               11 |             31 |         2.82 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                6 |             31 |         5.17 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/wb_ctrl_wxd_reg                                                                                                                                                                                      | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |               14 |             31 |         2.21 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_2/o_data/E[0]                                                                                                                                                                                     | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                9 |             32 |         3.56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |               10 |             32 |         3.20 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/ex_reg_rs_msb_0                                                                                                                                                                               | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/ex_reg_xcpt_i_2_0                                                                                                                                               |                6 |             32 |         5.33 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_1/o_data/E[0]                                                                                                                                                                                     | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |               10 |             32 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               10 |             32 |         3.20 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker/o_data/E[0]                                                                                                                                                                                       | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |                9 |             32 |         3.56 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_3/o_data/E[0]                                                                                                                                                                                     | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |               12 |             32 |         2.67 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_cbus/buffer/x1_a_q/ram_ext/full_reg_104[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_1[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                               |               10 |             33 |         3.30 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                  | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                               |                8 |             33 |         4.12 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_0[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             33 |         3.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_0_address0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               14 |             33 |         2.36 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                                                            |                8 |             33 |         4.12 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_dpc[33]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               12 |             33 |         2.75 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_mepc[33]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               13 |             33 |         2.54 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |               11 |             34 |         3.09 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array/tag_array_0_ext/mem_0_0/s2_replay_REG_reg                                                                                                                                           | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |               12 |             34 |         2.83 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_mtval[33]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                         |               17 |             34 |         2.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/axi4asource/x1_aw_source/mem_7_id0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               17 |             38 |         2.24 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/axi4asink/valid                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               22 |             38 |         1.73 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |               14 |             38 |         2.71 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/axi4asink/valid_4                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               22 |             38 |         1.73 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             38 |         3.45 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/axi4asource/x1_aw_source/mem_5_id[3]_i_1__0_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               16 |             38 |         2.38 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/axi4asource/x1_aw_source/mem_6_id[3]_i_1__0_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               16 |             38 |         2.38 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/axi4asource/x1_ar_source/mem_0_id[3]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               12 |             38 |         3.17 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/axi4asource/x1_ar_source/mem_1_id[3]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               14 |             38 |         2.71 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/axi4asource/x1_ar_source/mem_2_id[3]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               12 |             38 |         3.17 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/axi4asource/x1_ar_source/mem_5_id[3]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               14 |             38 |         2.71 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/axi4asource/x1_ar_source/mem_3_id[3]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               16 |             38 |         2.38 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/axi4asource/x1_ar_source/mem_4_id[3]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               13 |             38 |         2.92 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/axi4asource/x1_ar_source/mem_6_id[3]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               11 |             38 |         3.45 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/axi4asource/x1_ar_source/mem_7_id0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               15 |             38 |         2.53 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/axi4asource/x1_aw_source/mem_0_id[3]_i_1__0_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               14 |             38 |         2.71 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/axi4asource/x1_aw_source/mem_1_id[3]_i_1__0_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               12 |             38 |         3.17 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/axi4asource/x1_aw_source/mem_4_id[3]_i_1__0_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               13 |             38 |         2.92 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/axi4asource/x1_aw_source/mem_2_id[3]_i_1__0_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               15 |             38 |         2.53 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/axi4asource/x1_aw_source/mem_3_id[3]_i_1__0_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               16 |             38 |         2.38 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_pbus/coupler_to_device_named_uart_0/fragmenter/repeater/_T_1                                                                                                                                                                                |                                                                                                                                                                                                                                         |               12 |             40 |         3.33 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/toaxi4/queue_arw_deq/ram_ext/doneAW_reg_1[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             41 |         4.56 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_size                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             41 |         2.56 |
|  harnessSysPLLNode/inst/clk_out1                                 |                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               16 |             41 |         2.56 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                              |               22 |             42 |         1.91 |
|  harnessSysPLLNode/inst/clk_out1                                 |                                                                                                                                                                                                                                                                       | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                            |               15 |             42 |         2.80 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                             |               13 |             42 |         3.23 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                             |               14 |             43 |         3.07 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/s1_meta_clk_en                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             44 |         4.89 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                             |               12 |             44 |         3.67 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                              |               15 |             45 |         3.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/mem_0_0/release_state_reg[2]                                                                                                                                                   |                                                                                                                                                                                                                                         |               20 |             47 |         2.35 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             49 |         6.12 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             49 |         7.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/buffer/bundleIn_0_b_q/ram_ext/do_enq                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             50 |         7.14 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/nBufValid_reg_24[0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |               31 |             51 |         1.65 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_cbus/buffer/x1_a_q/ram_ext/do_enq_1                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             56 |         8.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_cbus/buffer/x1_a_q/ram_ext/do_enq                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               17 |             56 |         3.29 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/large_0[57]_i_1_n_0                                                                                                                                                                                  | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |               17 |             58 |         3.41 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/large_1[57]_i_1_n_0                                                                                                                                                                                  | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |               16 |             58 |         3.62 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/ex_ctrl_div_i_1_0[0]                                                                                                                                                                          |                                                                                                                                                                                                                                         |               18 |             62 |         3.44 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               23 |             63 |         2.74 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/nBufValid_reg_25[0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |               21 |             63 |         3.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_dscratch00                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               35 |             64 |         1.83 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                         |               20 |             64 |         3.20 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_mscratch0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               33 |             64 |         1.94 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                         |                                                                                                                                                                                                                                         |               15 |             64 |         4.27 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                                  |                                                                                                                                                                                                                                         |               22 |             64 |         2.91 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/mem_reg_rs2[63]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               21 |             64 |         3.05 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_data0                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               34 |             64 |         1.88 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/divisor[64]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               17 |             65 |         3.82 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_cbus/buffer/bundleIn_0_d_q/ram_ext/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               32 |             66 |         2.06 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_pbus/buffer/bundleIn_0_d_q/ram_ext/enq_ptr_value_reg_0[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               30 |             66 |         2.20 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/valid_3_reg[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |               35 |             67 |         1.91 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_0_pc[33]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                         |               35 |             67 |         1.91 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_1_pc[33]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                         |               26 |             67 |         2.58 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_2_pc[33]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                         |               28 |             67 |         2.39 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_3_pc[33]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                         |               32 |             67 |         2.09 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/s1_valid                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               17 |             67 |         3.94 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/axi4asink/mem_2_id[3]_i_1_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               19 |             69 |         3.63 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/axi4asource/bundleIn_0_r_sink/widx_widx_gray/output_chain_2/sync_0_reg_0[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               37 |             69 |         1.86 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/axi4asink/i___0_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               15 |             69 |         4.60 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/axi4asink/i__n_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               14 |             69 |         4.93 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/axi4asink/mem_0_id[3]_i_1_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               17 |             69 |         4.06 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/axi4asink/mem_3_id[3]_i_1_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               14 |             69 |         4.93 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/axi4asink/mem_4_id[3]_i_1_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               13 |             69 |         5.31 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/axi4asink/mem_6_id[3]_i_1_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               22 |             69 |         3.14 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/axi4asink/mem_7_id0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               19 |             69 |         3.63 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/toaxi4/queue_arw_deq/ram_ext/doneAW_reg_0[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               14 |             73 |         5.21 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/axi4asource/x1_w_source/mem_0_data[63]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               24 |             73 |         3.04 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/axi4asource/x1_w_source/mem_1_data[63]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               22 |             73 |         3.32 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/axi4asource/x1_w_source/mem_2_data[63]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               26 |             73 |         2.81 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/axi4asource/x1_w_source/mem_3_data[63]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               19 |             73 |         3.84 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/axi4asource/x1_w_source/mem_7_data0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               25 |             73 |         2.92 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/axi4asource/x1_w_source/mem_6_data[63]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               19 |             73 |         3.84 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/axi4asource/x1_w_source/mem_5_data[63]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               22 |             73 |         3.32 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/axi4asource/x1_w_source/mem_4_data[63]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               21 |             73 |         3.48 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/axi4asink/valid_7                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               37 |             73 |         1.97 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                         |               10 |             80 |         8.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             81 |         7.36 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                     |                                                                                                                                                                                                                                         |               12 |             81 |         6.75 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/advance_pstore1                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               60 |             83 |         1.38 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/pstore1_cmd0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               39 |             88 |         2.26 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                                         |               11 |             88 |         8.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                                         |               11 |             88 |         8.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                         |               11 |             88 |         8.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                               |               27 |             91 |         3.37 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                 |               32 |             93 |         2.91 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                  | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                                               |               20 |             95 |         4.75 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_2/o_data/REG_reg                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               12 |             96 |         8.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_1/o_data/REG_reg                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               12 |             96 |         8.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker/o_data/REG_reg                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             96 |         8.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_3/o_data/REG_reg_0                                                                                                                                                                                |                                                                                                                                                                                                                                         |               12 |             96 |         8.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                                                  |               35 |             98 |         2.80 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                                                               |               32 |             98 |         3.06 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                         |               13 |            100 |         7.69 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                         |               13 |            100 |         7.69 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/uartClockDomainWrapper/uart_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                              |                                                                                                                                                                                                                                         |               27 |            103 |         3.81 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_mbus/coupler_to_memory_controller_port_named_tl_mem/buffer/bundleIn_0_d_q/ram_ext/do_enq                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |            104 |         8.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_cbus/atomics/cam_s_0_state_reg[1]_0                                                                                                                                                                                                         | chiptop0/system/subsystem_cbus/atomics/cam_a_0_bits_source[1]_i_1_n_0                                                                                                                                                                   |               60 |            104 |         1.73 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_pbus/buffer_1/bundleIn_0_d_q/ram_ext/do_enq                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               13 |            104 |         8.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/buffer/bundleIn_0_d_q/enq_ptr_value_reg_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               13 |            104 |         8.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_pbus/buffer/bundleIn_0_d_q/ram_ext/do_enq                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               13 |            104 |         8.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/axi4asource/bundleIn_0_r_sink/io_deq_bits_deq_bits_reg/do_enq_7                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               14 |            106 |         7.57 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/axi4asource/bundleIn_0_r_sink/io_deq_bits_deq_bits_reg/do_enq                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               14 |            106 |         7.57 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/axi4asource/bundleIn_0_r_sink/io_deq_bits_deq_bits_reg/do_enq_10                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               14 |            106 |         7.57 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/axi4asource/bundleIn_0_r_sink/io_deq_bits_deq_bits_reg/do_enq_11                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               14 |            106 |         7.57 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_cbus/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_0_5_i_1__13_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |               14 |            106 |         7.57 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/axi4asource/bundleIn_0_r_sink/io_deq_bits_deq_bits_reg/do_enq_12                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               14 |            106 |         7.57 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/axi4asource/bundleIn_0_r_sink/io_deq_bits_deq_bits_reg/do_enq_13                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               14 |            106 |         7.57 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/axi4asource/bundleIn_0_r_sink/io_deq_bits_deq_bits_reg/do_enq_14                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               14 |            106 |         7.57 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/axi4asource/bundleIn_0_r_sink/io_deq_bits_deq_bits_reg/do_enq_15                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               14 |            106 |         7.57 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/axi4asource/bundleIn_0_r_sink/io_deq_bits_deq_bits_reg/do_enq_16                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               14 |            106 |         7.57 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/axi4asource/bundleIn_0_r_sink/io_deq_bits_deq_bits_reg/do_enq_2                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               14 |            106 |         7.57 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/axi4asource/bundleIn_0_r_sink/io_deq_bits_deq_bits_reg/do_enq_3                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               14 |            106 |         7.57 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/axi4asource/bundleIn_0_r_sink/io_deq_bits_deq_bits_reg/do_enq_4                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               14 |            106 |         7.57 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/axi4asource/bundleIn_0_r_sink/io_deq_bits_deq_bits_reg/do_enq_5                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               14 |            106 |         7.57 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/axi4asource/bundleIn_0_r_sink/io_deq_bits_deq_bits_reg/do_enq_6                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               14 |            106 |         7.57 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/axi4asource/bundleIn_0_r_sink/io_deq_bits_deq_bits_reg/do_enq_9                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               14 |            106 |         7.57 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/do_enq                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               14 |            106 |         7.57 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/axi4asource/bundleIn_0_r_sink/io_deq_bits_deq_bits_reg/do_enq_8                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               14 |            106 |         7.57 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_pbus/buffer_1/x1_a_q/ram_ext/p_1_in6_out                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               58 |            116 |         2.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                       | mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                 |               37 |            120 |         3.24 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/p_24_in                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               43 |            126 |         2.93 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/maybe_full_reg                                                                                                                                                                                         | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/sync_0_reg[0]                                                                                                                                                              |               41 |            128 |         3.12 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                        |                                                                                                                                                                                                                                         |               34 |            128 |         3.76 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                                     |                                                                                                                                                                                                                                         |               41 |            128 |         3.12 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[129]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |               63 |            130 |         2.06 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                                         |                                                                                                                                                                                                                                         |               43 |            133 |         3.09 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |               20 |            133 |         6.65 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/mem_reg_flush_pipe_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |               69 |            143 |         2.07 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                      |                                                                                                                                                                                                                                         |               46 |            144 |         3.13 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/buffer/x1_c_q/ram_ext/do_enq                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               18 |            144 |         8.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_pbus/buffer_1/x1_a_q/ram_ext/do_enq                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               20 |            154 |         7.70 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_pbus/atomics/do_enq                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               20 |            154 |         7.70 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/buffer/x1_a_q/ram_ext/do_enq                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               20 |            156 |         7.80 |
|  harnessSysPLLNode/inst/clk_out1                                 | mig/buffer/x1_a_q/ram_ext/do_enq_0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               20 |            160 |         8.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_mbus/coupler_to_memory_controller_port_named_tl_mem/buffer/x1_a_q/ram_ext/Memory_reg_0_1_0_5_i_1__14_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |               20 |            160 |         8.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/subsystem_cbus/atomics/do_enq                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               20 |            160 |         8.00 |
|  harnessSysPLLNode/inst/clk_out1                                 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/p_17_in                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               22 |            176 |         8.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_buf_indx.ram_init_done_r_lcl_reg |                                                                                                                                                                                                                                         |               22 |            176 |         8.00 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK | mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                               |                                                                                                                                                                                                                                         |               24 |            192 |         8.00 |
|  harnessSysPLLNode/inst/clk_out1                                 |                                                                                                                                                                                                                                                                       | harnessBinderReset_catcher/io_sync_reset_chain/output_chain/AR[0]                                                                                                                                                                       |              133 |            340 |         2.56 |
|  harnessSysPLLNode/inst/clk_out1                                 |                                                                                                                                                                                                                                                                       | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1                                                                                               |              250 |            498 |         1.99 |
|  harnessSysPLLNode/inst/clk_out1                                 |                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |              472 |           1805 |         3.82 |
|  mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |              628 |           2070 |         3.30 |
+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


