

================================================================
== Vitis HLS Report for 'load_conv3_params_Pipeline_VITIS_LOOP_217_2_VITIS_LOOP_218_3_VITIS_LOOP_219_4'
================================================================
* Date:           Fri Oct 31 13:47:47 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      803|      803|  8.030 us|  8.030 us|  803|  803|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_217_2_VITIS_LOOP_218_3_VITIS_LOOP_219_4  |      801|      801|         3|          1|          1|   800|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%kw = alloca i32 1"   --->   Operation 6 'alloca' 'kw' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%kh = alloca i32 1"   --->   Operation 7 'alloca' 'kh' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten16 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln217_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln217"   --->   Operation 11 'read' 'sext_ln217_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln217_cast = sext i62 %sext_ln217_read"   --->   Operation 12 'sext' 'sext_ln217_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_31, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_30, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_29, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_28, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_27, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_26, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_25, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_24, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_23, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_22, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_21, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_20, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_19, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_18, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_17, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_16, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_15, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_14, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_13, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_12, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_11, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_10, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_9, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_8, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_7, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_6, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_5, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_4, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_3, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_2, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_w3, void @empty_43, i32 0, i32 0, void @empty_42, i32 0, i32 800, void @empty_37, void @empty_40, void @empty_42, i32 16, i32 16, i32 16, i32 16, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten16"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %j"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %kh"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %kw"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 51 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%indvar_flatten16_load = load i10 %indvar_flatten16" [src/srcnn.cpp:217]   --->   Operation 52 'load' 'indvar_flatten16_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.78ns)   --->   "%icmp_ln217 = icmp_eq  i10 %indvar_flatten16_load, i10 800" [src/srcnn.cpp:217]   --->   Operation 53 'icmp' 'icmp_ln217' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.78ns)   --->   "%add_ln217_1 = add i10 %indvar_flatten16_load, i10 1" [src/srcnn.cpp:217]   --->   Operation 54 'add' 'add_ln217_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln217 = br i1 %icmp_ln217, void %for.inc34, void %for.end39.exitStub" [src/srcnn.cpp:217]   --->   Operation 55 'br' 'br_ln217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.42ns)   --->   "%store_ln219 = store i10 %add_ln217_1, i10 %indvar_flatten16" [src/srcnn.cpp:219]   --->   Operation 56 'store' 'store_ln219' <Predicate = (!icmp_ln217)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%kh_1 = load i3 %kh" [src/srcnn.cpp:218]   --->   Operation 57 'load' 'kh_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i6 %indvar_flatten" [src/srcnn.cpp:218]   --->   Operation 58 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%gmem_w3_addr = getelementptr i32 %gmem_w3, i64 %sext_ln217_cast" [src/srcnn.cpp:217]   --->   Operation 59 'getelementptr' 'gmem_w3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln218 = trunc i3 %kh_1" [src/srcnn.cpp:218]   --->   Operation 60 'trunc' 'trunc_ln218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %kh_1, i32 1, i32 2" [src/srcnn.cpp:218]   --->   Operation 61 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%kw_load = load i3 %kw" [src/srcnn.cpp:219]   --->   Operation 62 'load' 'kw_load' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%j_load = load i6 %j" [src/srcnn.cpp:217]   --->   Operation 63 'load' 'j_load' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.78ns)   --->   "%add_ln217 = add i6 %j_load, i6 1" [src/srcnn.cpp:217]   --->   Operation 64 'add' 'add_ln217' <Predicate = (!icmp_ln217)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.78ns)   --->   "%icmp_ln218 = icmp_eq  i6 %indvar_flatten_load, i6 25" [src/srcnn.cpp:218]   --->   Operation 65 'icmp' 'icmp_ln218' <Predicate = (!icmp_ln217)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.20ns)   --->   "%select_ln217 = select i1 %icmp_ln218, i3 0, i3 %kh_1" [src/srcnn.cpp:217]   --->   Operation 66 'select' 'select_ln217' <Predicate = (!icmp_ln217)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.38ns)   --->   "%select_ln217_1 = select i1 %icmp_ln218, i6 %add_ln217, i6 %j_load" [src/srcnn.cpp:217]   --->   Operation 67 'select' 'select_ln217_1' <Predicate = (!icmp_ln217)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln217 = trunc i6 %select_ln217_1" [src/srcnn.cpp:217]   --->   Operation 68 'trunc' 'trunc_ln217' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln217_mid2_v = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %select_ln217_1, i32 3, i32 4" [src/srcnn.cpp:217]   --->   Operation 69 'partselect' 'zext_ln217_mid2_v' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln221 = zext i2 %zext_ln217_mid2_v" [src/srcnn.cpp:221]   --->   Operation 70 'zext' 'zext_ln221' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %zext_ln217_mid2_v, i2 0" [src/srcnn.cpp:221]   --->   Operation 71 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln221_1 = zext i4 %tmp" [src/srcnn.cpp:221]   --->   Operation 72 'zext' 'zext_ln221_1' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.79ns)   --->   "%sub_ln221 = sub i5 %zext_ln221_1, i5 %zext_ln221" [src/srcnn.cpp:221]   --->   Operation 73 'sub' 'sub_ln221' <Predicate = (!icmp_ln217)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node add_ln221)   --->   "%sext_ln217_1 = sext i5 %sub_ln221" [src/srcnn.cpp:217]   --->   Operation 74 'sext' 'sext_ln217_1' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.28ns)   --->   "%xor_ln217 = xor i1 %icmp_ln218, i1 1" [src/srcnn.cpp:217]   --->   Operation 75 'xor' 'xor_ln217' <Predicate = (!icmp_ln217)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln218_1)   --->   "%and_ln217 = and i1 %trunc_ln218, i1 %xor_ln217" [src/srcnn.cpp:217]   --->   Operation 76 'and' 'and_ln217' <Predicate = (!icmp_ln217)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node add_ln221)   --->   "%select_ln217_2 = select i1 %icmp_ln218, i2 0, i2 %lshr_ln" [src/srcnn.cpp:217]   --->   Operation 77 'select' 'select_ln217_2' <Predicate = (!icmp_ln217)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.67ns)   --->   "%icmp_ln219 = icmp_eq  i3 %kw_load, i3 5" [src/srcnn.cpp:219]   --->   Operation 78 'icmp' 'icmp_ln219' <Predicate = (!icmp_ln217)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.28ns)   --->   "%and_ln217_1 = and i1 %icmp_ln219, i1 %xor_ln217" [src/srcnn.cpp:217]   --->   Operation 79 'and' 'and_ln217_1' <Predicate = (!icmp_ln217)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.67ns)   --->   "%add_ln218 = add i3 %select_ln217, i3 1" [src/srcnn.cpp:218]   --->   Operation 80 'add' 'add_ln218' <Predicate = (!icmp_ln217)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln218)   --->   "%or_ln218 = or i1 %and_ln217_1, i1 %icmp_ln218" [src/srcnn.cpp:218]   --->   Operation 81 'or' 'or_ln218' <Predicate = (!icmp_ln217)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln218 = select i1 %or_ln218, i3 0, i3 %kw_load" [src/srcnn.cpp:218]   --->   Operation 82 'select' 'select_ln218' <Predicate = (!icmp_ln217)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln218_1)   --->   "%trunc_ln218_1 = trunc i3 %add_ln218" [src/srcnn.cpp:218]   --->   Operation 83 'trunc' 'trunc_ln218_1' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln218_1 = select i1 %and_ln217_1, i1 %trunc_ln218_1, i1 %and_ln217" [src/srcnn.cpp:218]   --->   Operation 84 'select' 'select_ln218_1' <Predicate = (!icmp_ln217)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln221)   --->   "%lshr_ln218_mid1 = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %add_ln218, i32 1, i32 2" [src/srcnn.cpp:218]   --->   Operation 85 'partselect' 'lshr_ln218_mid1' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln221)   --->   "%select_ln218_2 = select i1 %and_ln217_1, i2 %lshr_ln218_mid1, i2 %select_ln217_2" [src/srcnn.cpp:218]   --->   Operation 86 'select' 'select_ln218_2' <Predicate = (!icmp_ln217)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln221)   --->   "%zext_ln221_2 = zext i2 %select_ln218_2" [src/srcnn.cpp:221]   --->   Operation 87 'zext' 'zext_ln221_2' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln221 = add i6 %sext_ln217_1, i6 %zext_ln221_2" [src/srcnn.cpp:221]   --->   Operation 88 'add' 'add_ln221' <Predicate = (!icmp_ln217)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%shl_ln221 = shl i6 %add_ln221, i6 2" [src/srcnn.cpp:221]   --->   Operation 89 'shl' 'shl_ln221' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln221_1 = sub i6 %shl_ln221, i6 %add_ln221" [src/srcnn.cpp:221]   --->   Operation 90 'sub' 'sub_ln221_1' <Predicate = (!icmp_ln217)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 91 [1/1] (0.20ns)   --->   "%select_ln218_3 = select i1 %and_ln217_1, i3 %add_ln218, i3 %select_ln217" [src/srcnn.cpp:218]   --->   Operation 91 'select' 'select_ln218_3' <Predicate = (!icmp_ln217)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln219 = trunc i3 %select_ln218" [src/srcnn.cpp:219]   --->   Operation 92 'trunc' 'trunc_ln219' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %select_ln218, i32 1, i32 2" [src/srcnn.cpp:219]   --->   Operation 93 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln221_3 = zext i2 %lshr_ln1" [src/srcnn.cpp:221]   --->   Operation 94 'zext' 'zext_ln221_3' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.76ns) (root node of TernaryAdder)   --->   "%add_ln221_1 = add i6 %sub_ln221_1, i6 %zext_ln221_3" [src/srcnn.cpp:221]   --->   Operation 95 'add' 'add_ln221_1' <Predicate = (!icmp_ln217)> <Delay = 0.76> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 96 [1/1] (7.30ns)   --->   "%gmem_w3_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_w3_addr" [src/srcnn.cpp:221]   --->   Operation 96 'read' 'gmem_w3_addr_read' <Predicate = (!icmp_ln217)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 97 [1/1] (0.73ns)   --->   "%switch_ln221 = switch i3 %trunc_ln217, void %arrayidx3068.case.7, i3 0, void %arrayidx3068.case.0, i3 1, void %arrayidx3068.case.1, i3 2, void %arrayidx3068.case.2, i3 3, void %arrayidx3068.case.3, i3 4, void %arrayidx3068.case.4, i3 5, void %arrayidx3068.case.5, i3 6, void %arrayidx3068.case.6" [src/srcnn.cpp:221]   --->   Operation 97 'switch' 'switch_ln221' <Predicate = (!icmp_ln217)> <Delay = 0.73>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln221 = br i1 %select_ln218_1, void %arrayidx3068.case.076, void %arrayidx3068.case.177" [src/srcnn.cpp:221]   --->   Operation 98 'br' 'br_ln221' <Predicate = (!icmp_ln217 & trunc_ln217 == 6)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln221 = br i1 %trunc_ln219, void %arrayidx3068.case.080, void %arrayidx3068.case.181" [src/srcnn.cpp:221]   --->   Operation 99 'br' 'br_ln221' <Predicate = (!icmp_ln217 & trunc_ln217 == 6 & !select_ln218_1)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit75" [src/srcnn.cpp:221]   --->   Operation 100 'br' 'br_ln221' <Predicate = (!icmp_ln217 & trunc_ln217 == 6 & !select_ln218_1)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln221 = br i1 %trunc_ln219, void %arrayidx3068.case.084, void %arrayidx3068.case.185" [src/srcnn.cpp:221]   --->   Operation 101 'br' 'br_ln221' <Predicate = (!icmp_ln217 & trunc_ln217 == 6 & select_ln218_1)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit75" [src/srcnn.cpp:221]   --->   Operation 102 'br' 'br_ln221' <Predicate = (!icmp_ln217 & trunc_ln217 == 6 & select_ln218_1)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit" [src/srcnn.cpp:221]   --->   Operation 103 'br' 'br_ln221' <Predicate = (!icmp_ln217 & trunc_ln217 == 6)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln221 = br i1 %select_ln218_1, void %arrayidx3068.case.064, void %arrayidx3068.case.165" [src/srcnn.cpp:221]   --->   Operation 104 'br' 'br_ln221' <Predicate = (!icmp_ln217 & trunc_ln217 == 5)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln221 = br i1 %trunc_ln219, void %arrayidx3068.case.068, void %arrayidx3068.case.169" [src/srcnn.cpp:221]   --->   Operation 105 'br' 'br_ln221' <Predicate = (!icmp_ln217 & trunc_ln217 == 5 & !select_ln218_1)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit63" [src/srcnn.cpp:221]   --->   Operation 106 'br' 'br_ln221' <Predicate = (!icmp_ln217 & trunc_ln217 == 5 & !select_ln218_1)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln221 = br i1 %trunc_ln219, void %arrayidx3068.case.072, void %arrayidx3068.case.173" [src/srcnn.cpp:221]   --->   Operation 107 'br' 'br_ln221' <Predicate = (!icmp_ln217 & trunc_ln217 == 5 & select_ln218_1)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit63" [src/srcnn.cpp:221]   --->   Operation 108 'br' 'br_ln221' <Predicate = (!icmp_ln217 & trunc_ln217 == 5 & select_ln218_1)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit" [src/srcnn.cpp:221]   --->   Operation 109 'br' 'br_ln221' <Predicate = (!icmp_ln217 & trunc_ln217 == 5)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln221 = br i1 %select_ln218_1, void %arrayidx3068.case.052, void %arrayidx3068.case.153" [src/srcnn.cpp:221]   --->   Operation 110 'br' 'br_ln221' <Predicate = (!icmp_ln217 & trunc_ln217 == 4)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln221 = br i1 %trunc_ln219, void %arrayidx3068.case.056, void %arrayidx3068.case.157" [src/srcnn.cpp:221]   --->   Operation 111 'br' 'br_ln221' <Predicate = (!icmp_ln217 & trunc_ln217 == 4 & !select_ln218_1)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit51" [src/srcnn.cpp:221]   --->   Operation 112 'br' 'br_ln221' <Predicate = (!icmp_ln217 & trunc_ln217 == 4 & !select_ln218_1)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln221 = br i1 %trunc_ln219, void %arrayidx3068.case.060, void %arrayidx3068.case.161" [src/srcnn.cpp:221]   --->   Operation 113 'br' 'br_ln221' <Predicate = (!icmp_ln217 & trunc_ln217 == 4 & select_ln218_1)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit51" [src/srcnn.cpp:221]   --->   Operation 114 'br' 'br_ln221' <Predicate = (!icmp_ln217 & trunc_ln217 == 4 & select_ln218_1)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit" [src/srcnn.cpp:221]   --->   Operation 115 'br' 'br_ln221' <Predicate = (!icmp_ln217 & trunc_ln217 == 4)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln221 = br i1 %select_ln218_1, void %arrayidx3068.case.040, void %arrayidx3068.case.141" [src/srcnn.cpp:221]   --->   Operation 116 'br' 'br_ln221' <Predicate = (!icmp_ln217 & trunc_ln217 == 3)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln221 = br i1 %trunc_ln219, void %arrayidx3068.case.044, void %arrayidx3068.case.145" [src/srcnn.cpp:221]   --->   Operation 117 'br' 'br_ln221' <Predicate = (!icmp_ln217 & trunc_ln217 == 3 & !select_ln218_1)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit39" [src/srcnn.cpp:221]   --->   Operation 118 'br' 'br_ln221' <Predicate = (!icmp_ln217 & trunc_ln217 == 3 & !select_ln218_1)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln221 = br i1 %trunc_ln219, void %arrayidx3068.case.048, void %arrayidx3068.case.149" [src/srcnn.cpp:221]   --->   Operation 119 'br' 'br_ln221' <Predicate = (!icmp_ln217 & trunc_ln217 == 3 & select_ln218_1)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit39" [src/srcnn.cpp:221]   --->   Operation 120 'br' 'br_ln221' <Predicate = (!icmp_ln217 & trunc_ln217 == 3 & select_ln218_1)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit" [src/srcnn.cpp:221]   --->   Operation 121 'br' 'br_ln221' <Predicate = (!icmp_ln217 & trunc_ln217 == 3)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln221 = br i1 %select_ln218_1, void %arrayidx3068.case.028, void %arrayidx3068.case.129" [src/srcnn.cpp:221]   --->   Operation 122 'br' 'br_ln221' <Predicate = (!icmp_ln217 & trunc_ln217 == 2)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln221 = br i1 %trunc_ln219, void %arrayidx3068.case.032, void %arrayidx3068.case.133" [src/srcnn.cpp:221]   --->   Operation 123 'br' 'br_ln221' <Predicate = (!icmp_ln217 & trunc_ln217 == 2 & !select_ln218_1)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit27" [src/srcnn.cpp:221]   --->   Operation 124 'br' 'br_ln221' <Predicate = (!icmp_ln217 & trunc_ln217 == 2 & !select_ln218_1)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln221 = br i1 %trunc_ln219, void %arrayidx3068.case.036, void %arrayidx3068.case.137" [src/srcnn.cpp:221]   --->   Operation 125 'br' 'br_ln221' <Predicate = (!icmp_ln217 & trunc_ln217 == 2 & select_ln218_1)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit27" [src/srcnn.cpp:221]   --->   Operation 126 'br' 'br_ln221' <Predicate = (!icmp_ln217 & trunc_ln217 == 2 & select_ln218_1)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit" [src/srcnn.cpp:221]   --->   Operation 127 'br' 'br_ln221' <Predicate = (!icmp_ln217 & trunc_ln217 == 2)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln221 = br i1 %select_ln218_1, void %arrayidx3068.case.016, void %arrayidx3068.case.117" [src/srcnn.cpp:221]   --->   Operation 128 'br' 'br_ln221' <Predicate = (!icmp_ln217 & trunc_ln217 == 1)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln221 = br i1 %trunc_ln219, void %arrayidx3068.case.020, void %arrayidx3068.case.121" [src/srcnn.cpp:221]   --->   Operation 129 'br' 'br_ln221' <Predicate = (!icmp_ln217 & trunc_ln217 == 1 & !select_ln218_1)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit15" [src/srcnn.cpp:221]   --->   Operation 130 'br' 'br_ln221' <Predicate = (!icmp_ln217 & trunc_ln217 == 1 & !select_ln218_1)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln221 = br i1 %trunc_ln219, void %arrayidx3068.case.024, void %arrayidx3068.case.125" [src/srcnn.cpp:221]   --->   Operation 131 'br' 'br_ln221' <Predicate = (!icmp_ln217 & trunc_ln217 == 1 & select_ln218_1)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit15" [src/srcnn.cpp:221]   --->   Operation 132 'br' 'br_ln221' <Predicate = (!icmp_ln217 & trunc_ln217 == 1 & select_ln218_1)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit" [src/srcnn.cpp:221]   --->   Operation 133 'br' 'br_ln221' <Predicate = (!icmp_ln217 & trunc_ln217 == 1)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln221 = br i1 %select_ln218_1, void %arrayidx3068.case.04, void %arrayidx3068.case.15" [src/srcnn.cpp:221]   --->   Operation 134 'br' 'br_ln221' <Predicate = (!icmp_ln217 & trunc_ln217 == 0)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln221 = br i1 %trunc_ln219, void %arrayidx3068.case.08, void %arrayidx3068.case.19" [src/srcnn.cpp:221]   --->   Operation 135 'br' 'br_ln221' <Predicate = (!icmp_ln217 & trunc_ln217 == 0 & !select_ln218_1)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit3" [src/srcnn.cpp:221]   --->   Operation 136 'br' 'br_ln221' <Predicate = (!icmp_ln217 & trunc_ln217 == 0 & !select_ln218_1)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln221 = br i1 %trunc_ln219, void %arrayidx3068.case.012, void %arrayidx3068.case.113" [src/srcnn.cpp:221]   --->   Operation 137 'br' 'br_ln221' <Predicate = (!icmp_ln217 & trunc_ln217 == 0 & select_ln218_1)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit3" [src/srcnn.cpp:221]   --->   Operation 138 'br' 'br_ln221' <Predicate = (!icmp_ln217 & trunc_ln217 == 0 & select_ln218_1)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit" [src/srcnn.cpp:221]   --->   Operation 139 'br' 'br_ln221' <Predicate = (!icmp_ln217 & trunc_ln217 == 0)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln221 = br i1 %select_ln218_1, void %arrayidx3068.case.088, void %arrayidx3068.case.189" [src/srcnn.cpp:221]   --->   Operation 140 'br' 'br_ln221' <Predicate = (!icmp_ln217 & trunc_ln217 == 7)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln221 = br i1 %trunc_ln219, void %arrayidx3068.case.092, void %arrayidx3068.case.193" [src/srcnn.cpp:221]   --->   Operation 141 'br' 'br_ln221' <Predicate = (!icmp_ln217 & trunc_ln217 == 7 & !select_ln218_1)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit87" [src/srcnn.cpp:221]   --->   Operation 142 'br' 'br_ln221' <Predicate = (!icmp_ln217 & trunc_ln217 == 7 & !select_ln218_1)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln221 = br i1 %trunc_ln219, void %arrayidx3068.case.096, void %arrayidx3068.case.197" [src/srcnn.cpp:221]   --->   Operation 143 'br' 'br_ln221' <Predicate = (!icmp_ln217 & trunc_ln217 == 7 & select_ln218_1)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit87" [src/srcnn.cpp:221]   --->   Operation 144 'br' 'br_ln221' <Predicate = (!icmp_ln217 & trunc_ln217 == 7 & select_ln218_1)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit" [src/srcnn.cpp:221]   --->   Operation 145 'br' 'br_ln221' <Predicate = (!icmp_ln217 & trunc_ln217 == 7)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.67ns)   --->   "%add_ln219 = add i3 %select_ln218, i3 1" [src/srcnn.cpp:219]   --->   Operation 146 'add' 'add_ln219' <Predicate = (!icmp_ln217)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.78ns)   --->   "%add_ln218_1 = add i6 %indvar_flatten_load, i6 1" [src/srcnn.cpp:218]   --->   Operation 147 'add' 'add_ln218_1' <Predicate = (!icmp_ln217)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.38ns)   --->   "%select_ln218_4 = select i1 %icmp_ln218, i6 1, i6 %add_ln218_1" [src/srcnn.cpp:218]   --->   Operation 148 'select' 'select_ln218_4' <Predicate = (!icmp_ln217)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.42ns)   --->   "%store_ln219 = store i6 %select_ln217_1, i6 %j" [src/srcnn.cpp:219]   --->   Operation 149 'store' 'store_ln219' <Predicate = (!icmp_ln217)> <Delay = 0.42>
ST_2 : Operation 150 [1/1] (0.42ns)   --->   "%store_ln219 = store i6 %select_ln218_4, i6 %indvar_flatten" [src/srcnn.cpp:219]   --->   Operation 150 'store' 'store_ln219' <Predicate = (!icmp_ln217)> <Delay = 0.42>
ST_2 : Operation 151 [1/1] (0.42ns)   --->   "%store_ln219 = store i3 %select_ln218_3, i3 %kh" [src/srcnn.cpp:219]   --->   Operation 151 'store' 'store_ln219' <Predicate = (!icmp_ln217)> <Delay = 0.42>
ST_2 : Operation 152 [1/1] (0.42ns)   --->   "%store_ln219 = store i3 %add_ln219, i3 %kw" [src/srcnn.cpp:219]   --->   Operation 152 'store' 'store_ln219' <Predicate = (!icmp_ln217)> <Delay = 0.42>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln219 = br void %for.inc" [src/srcnn.cpp:219]   --->   Operation 153 'br' 'br_ln219' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 257 'ret' 'ret_ln0' <Predicate = (icmp_ln217)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_217_2_VITIS_LOOP_218_3_VITIS_LOOP_219_4_str"   --->   Operation 154 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 800, i64 800, i64 800"   --->   Operation 155 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_218_3_VITIS_LOOP_219_4_str"   --->   Operation 156 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%specpipeline_ln220 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_42" [src/srcnn.cpp:220]   --->   Operation 157 'specpipeline' 'specpipeline_ln220' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%specloopname_ln219 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [src/srcnn.cpp:219]   --->   Operation 158 'specloopname' 'specloopname_ln219' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln221_4 = zext i6 %add_ln221_1" [src/srcnn.cpp:221]   --->   Operation 159 'zext' 'zext_ln221_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_32 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_31, i64 0, i64 %zext_ln221_4" [src/srcnn.cpp:221]   --->   Operation 160 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_33 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_30, i64 0, i64 %zext_ln221_4" [src/srcnn.cpp:221]   --->   Operation 161 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_34 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_29, i64 0, i64 %zext_ln221_4" [src/srcnn.cpp:221]   --->   Operation 162 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_35 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_28, i64 0, i64 %zext_ln221_4" [src/srcnn.cpp:221]   --->   Operation 163 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_36 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_27, i64 0, i64 %zext_ln221_4" [src/srcnn.cpp:221]   --->   Operation 164 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_37 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_26, i64 0, i64 %zext_ln221_4" [src/srcnn.cpp:221]   --->   Operation 165 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_38 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_25, i64 0, i64 %zext_ln221_4" [src/srcnn.cpp:221]   --->   Operation 166 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_39 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_24, i64 0, i64 %zext_ln221_4" [src/srcnn.cpp:221]   --->   Operation 167 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_40 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_23, i64 0, i64 %zext_ln221_4" [src/srcnn.cpp:221]   --->   Operation 168 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_41 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_22, i64 0, i64 %zext_ln221_4" [src/srcnn.cpp:221]   --->   Operation 169 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_42 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_21, i64 0, i64 %zext_ln221_4" [src/srcnn.cpp:221]   --->   Operation 170 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_43 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_20, i64 0, i64 %zext_ln221_4" [src/srcnn.cpp:221]   --->   Operation 171 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_44 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_19, i64 0, i64 %zext_ln221_4" [src/srcnn.cpp:221]   --->   Operation 172 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_45 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_18, i64 0, i64 %zext_ln221_4" [src/srcnn.cpp:221]   --->   Operation 173 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_46 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_17, i64 0, i64 %zext_ln221_4" [src/srcnn.cpp:221]   --->   Operation 174 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_47 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_16, i64 0, i64 %zext_ln221_4" [src/srcnn.cpp:221]   --->   Operation 175 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_48 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_15, i64 0, i64 %zext_ln221_4" [src/srcnn.cpp:221]   --->   Operation 176 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_49 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_14, i64 0, i64 %zext_ln221_4" [src/srcnn.cpp:221]   --->   Operation 177 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_50 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_13, i64 0, i64 %zext_ln221_4" [src/srcnn.cpp:221]   --->   Operation 178 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_51 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_12, i64 0, i64 %zext_ln221_4" [src/srcnn.cpp:221]   --->   Operation 179 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_52 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_11, i64 0, i64 %zext_ln221_4" [src/srcnn.cpp:221]   --->   Operation 180 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_53 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_10, i64 0, i64 %zext_ln221_4" [src/srcnn.cpp:221]   --->   Operation 181 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_54 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_9, i64 0, i64 %zext_ln221_4" [src/srcnn.cpp:221]   --->   Operation 182 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_55 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_8, i64 0, i64 %zext_ln221_4" [src/srcnn.cpp:221]   --->   Operation 183 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_56 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_7, i64 0, i64 %zext_ln221_4" [src/srcnn.cpp:221]   --->   Operation 184 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_57 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_6, i64 0, i64 %zext_ln221_4" [src/srcnn.cpp:221]   --->   Operation 185 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_58 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_5, i64 0, i64 %zext_ln221_4" [src/srcnn.cpp:221]   --->   Operation 186 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_59 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_4, i64 0, i64 %zext_ln221_4" [src/srcnn.cpp:221]   --->   Operation 187 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_60 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_3, i64 0, i64 %zext_ln221_4" [src/srcnn.cpp:221]   --->   Operation 188 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_61 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_2, i64 0, i64 %zext_ln221_4" [src/srcnn.cpp:221]   --->   Operation 189 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_62 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_1, i64 0, i64 %zext_ln221_4" [src/srcnn.cpp:221]   --->   Operation 190 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_63 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig, i64 0, i64 %zext_ln221_4" [src/srcnn.cpp:221]   --->   Operation 191 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%bitcast_ln221 = bitcast i32 %gmem_w3_addr_read" [src/srcnn.cpp:221]   --->   Operation 192 'bitcast' 'bitcast_ln221' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (1.23ns)   --->   "%store_ln221 = store i32 %bitcast_ln221, i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_56" [src/srcnn.cpp:221]   --->   Operation 193 'store' 'store_ln221' <Predicate = (trunc_ln217 == 6 & !select_ln218_1 & !trunc_ln219)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit79" [src/srcnn.cpp:221]   --->   Operation 194 'br' 'br_ln221' <Predicate = (trunc_ln217 == 6 & !select_ln218_1 & !trunc_ln219)> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (1.23ns)   --->   "%store_ln221 = store i32 %bitcast_ln221, i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_57" [src/srcnn.cpp:221]   --->   Operation 195 'store' 'store_ln221' <Predicate = (trunc_ln217 == 6 & !select_ln218_1 & trunc_ln219)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit79" [src/srcnn.cpp:221]   --->   Operation 196 'br' 'br_ln221' <Predicate = (trunc_ln217 == 6 & !select_ln218_1 & trunc_ln219)> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (1.23ns)   --->   "%store_ln221 = store i32 %bitcast_ln221, i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_58" [src/srcnn.cpp:221]   --->   Operation 197 'store' 'store_ln221' <Predicate = (trunc_ln217 == 6 & select_ln218_1 & !trunc_ln219)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit83" [src/srcnn.cpp:221]   --->   Operation 198 'br' 'br_ln221' <Predicate = (trunc_ln217 == 6 & select_ln218_1 & !trunc_ln219)> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (1.23ns)   --->   "%store_ln221 = store i32 %bitcast_ln221, i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_59" [src/srcnn.cpp:221]   --->   Operation 199 'store' 'store_ln221' <Predicate = (trunc_ln217 == 6 & select_ln218_1 & trunc_ln219)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit83" [src/srcnn.cpp:221]   --->   Operation 200 'br' 'br_ln221' <Predicate = (trunc_ln217 == 6 & select_ln218_1 & trunc_ln219)> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (1.23ns)   --->   "%store_ln221 = store i32 %bitcast_ln221, i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_52" [src/srcnn.cpp:221]   --->   Operation 201 'store' 'store_ln221' <Predicate = (trunc_ln217 == 5 & !select_ln218_1 & !trunc_ln219)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit67" [src/srcnn.cpp:221]   --->   Operation 202 'br' 'br_ln221' <Predicate = (trunc_ln217 == 5 & !select_ln218_1 & !trunc_ln219)> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (1.23ns)   --->   "%store_ln221 = store i32 %bitcast_ln221, i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_53" [src/srcnn.cpp:221]   --->   Operation 203 'store' 'store_ln221' <Predicate = (trunc_ln217 == 5 & !select_ln218_1 & trunc_ln219)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit67" [src/srcnn.cpp:221]   --->   Operation 204 'br' 'br_ln221' <Predicate = (trunc_ln217 == 5 & !select_ln218_1 & trunc_ln219)> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (1.23ns)   --->   "%store_ln221 = store i32 %bitcast_ln221, i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_54" [src/srcnn.cpp:221]   --->   Operation 205 'store' 'store_ln221' <Predicate = (trunc_ln217 == 5 & select_ln218_1 & !trunc_ln219)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit71" [src/srcnn.cpp:221]   --->   Operation 206 'br' 'br_ln221' <Predicate = (trunc_ln217 == 5 & select_ln218_1 & !trunc_ln219)> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (1.23ns)   --->   "%store_ln221 = store i32 %bitcast_ln221, i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_55" [src/srcnn.cpp:221]   --->   Operation 207 'store' 'store_ln221' <Predicate = (trunc_ln217 == 5 & select_ln218_1 & trunc_ln219)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit71" [src/srcnn.cpp:221]   --->   Operation 208 'br' 'br_ln221' <Predicate = (trunc_ln217 == 5 & select_ln218_1 & trunc_ln219)> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (1.23ns)   --->   "%store_ln221 = store i32 %bitcast_ln221, i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_48" [src/srcnn.cpp:221]   --->   Operation 209 'store' 'store_ln221' <Predicate = (trunc_ln217 == 4 & !select_ln218_1 & !trunc_ln219)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit55" [src/srcnn.cpp:221]   --->   Operation 210 'br' 'br_ln221' <Predicate = (trunc_ln217 == 4 & !select_ln218_1 & !trunc_ln219)> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (1.23ns)   --->   "%store_ln221 = store i32 %bitcast_ln221, i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_49" [src/srcnn.cpp:221]   --->   Operation 211 'store' 'store_ln221' <Predicate = (trunc_ln217 == 4 & !select_ln218_1 & trunc_ln219)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit55" [src/srcnn.cpp:221]   --->   Operation 212 'br' 'br_ln221' <Predicate = (trunc_ln217 == 4 & !select_ln218_1 & trunc_ln219)> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (1.23ns)   --->   "%store_ln221 = store i32 %bitcast_ln221, i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_50" [src/srcnn.cpp:221]   --->   Operation 213 'store' 'store_ln221' <Predicate = (trunc_ln217 == 4 & select_ln218_1 & !trunc_ln219)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit59" [src/srcnn.cpp:221]   --->   Operation 214 'br' 'br_ln221' <Predicate = (trunc_ln217 == 4 & select_ln218_1 & !trunc_ln219)> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (1.23ns)   --->   "%store_ln221 = store i32 %bitcast_ln221, i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_51" [src/srcnn.cpp:221]   --->   Operation 215 'store' 'store_ln221' <Predicate = (trunc_ln217 == 4 & select_ln218_1 & trunc_ln219)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit59" [src/srcnn.cpp:221]   --->   Operation 216 'br' 'br_ln221' <Predicate = (trunc_ln217 == 4 & select_ln218_1 & trunc_ln219)> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (1.23ns)   --->   "%store_ln221 = store i32 %bitcast_ln221, i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_44" [src/srcnn.cpp:221]   --->   Operation 217 'store' 'store_ln221' <Predicate = (trunc_ln217 == 3 & !select_ln218_1 & !trunc_ln219)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit43" [src/srcnn.cpp:221]   --->   Operation 218 'br' 'br_ln221' <Predicate = (trunc_ln217 == 3 & !select_ln218_1 & !trunc_ln219)> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (1.23ns)   --->   "%store_ln221 = store i32 %bitcast_ln221, i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_45" [src/srcnn.cpp:221]   --->   Operation 219 'store' 'store_ln221' <Predicate = (trunc_ln217 == 3 & !select_ln218_1 & trunc_ln219)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit43" [src/srcnn.cpp:221]   --->   Operation 220 'br' 'br_ln221' <Predicate = (trunc_ln217 == 3 & !select_ln218_1 & trunc_ln219)> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (1.23ns)   --->   "%store_ln221 = store i32 %bitcast_ln221, i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_46" [src/srcnn.cpp:221]   --->   Operation 221 'store' 'store_ln221' <Predicate = (trunc_ln217 == 3 & select_ln218_1 & !trunc_ln219)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit47" [src/srcnn.cpp:221]   --->   Operation 222 'br' 'br_ln221' <Predicate = (trunc_ln217 == 3 & select_ln218_1 & !trunc_ln219)> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (1.23ns)   --->   "%store_ln221 = store i32 %bitcast_ln221, i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_47" [src/srcnn.cpp:221]   --->   Operation 223 'store' 'store_ln221' <Predicate = (trunc_ln217 == 3 & select_ln218_1 & trunc_ln219)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit47" [src/srcnn.cpp:221]   --->   Operation 224 'br' 'br_ln221' <Predicate = (trunc_ln217 == 3 & select_ln218_1 & trunc_ln219)> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (1.23ns)   --->   "%store_ln221 = store i32 %bitcast_ln221, i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_40" [src/srcnn.cpp:221]   --->   Operation 225 'store' 'store_ln221' <Predicate = (trunc_ln217 == 2 & !select_ln218_1 & !trunc_ln219)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit31" [src/srcnn.cpp:221]   --->   Operation 226 'br' 'br_ln221' <Predicate = (trunc_ln217 == 2 & !select_ln218_1 & !trunc_ln219)> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (1.23ns)   --->   "%store_ln221 = store i32 %bitcast_ln221, i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_41" [src/srcnn.cpp:221]   --->   Operation 227 'store' 'store_ln221' <Predicate = (trunc_ln217 == 2 & !select_ln218_1 & trunc_ln219)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit31" [src/srcnn.cpp:221]   --->   Operation 228 'br' 'br_ln221' <Predicate = (trunc_ln217 == 2 & !select_ln218_1 & trunc_ln219)> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (1.23ns)   --->   "%store_ln221 = store i32 %bitcast_ln221, i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_42" [src/srcnn.cpp:221]   --->   Operation 229 'store' 'store_ln221' <Predicate = (trunc_ln217 == 2 & select_ln218_1 & !trunc_ln219)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit35" [src/srcnn.cpp:221]   --->   Operation 230 'br' 'br_ln221' <Predicate = (trunc_ln217 == 2 & select_ln218_1 & !trunc_ln219)> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (1.23ns)   --->   "%store_ln221 = store i32 %bitcast_ln221, i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_43" [src/srcnn.cpp:221]   --->   Operation 231 'store' 'store_ln221' <Predicate = (trunc_ln217 == 2 & select_ln218_1 & trunc_ln219)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit35" [src/srcnn.cpp:221]   --->   Operation 232 'br' 'br_ln221' <Predicate = (trunc_ln217 == 2 & select_ln218_1 & trunc_ln219)> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (1.23ns)   --->   "%store_ln221 = store i32 %bitcast_ln221, i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_36" [src/srcnn.cpp:221]   --->   Operation 233 'store' 'store_ln221' <Predicate = (trunc_ln217 == 1 & !select_ln218_1 & !trunc_ln219)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit19" [src/srcnn.cpp:221]   --->   Operation 234 'br' 'br_ln221' <Predicate = (trunc_ln217 == 1 & !select_ln218_1 & !trunc_ln219)> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (1.23ns)   --->   "%store_ln221 = store i32 %bitcast_ln221, i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_37" [src/srcnn.cpp:221]   --->   Operation 235 'store' 'store_ln221' <Predicate = (trunc_ln217 == 1 & !select_ln218_1 & trunc_ln219)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit19" [src/srcnn.cpp:221]   --->   Operation 236 'br' 'br_ln221' <Predicate = (trunc_ln217 == 1 & !select_ln218_1 & trunc_ln219)> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (1.23ns)   --->   "%store_ln221 = store i32 %bitcast_ln221, i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_38" [src/srcnn.cpp:221]   --->   Operation 237 'store' 'store_ln221' <Predicate = (trunc_ln217 == 1 & select_ln218_1 & !trunc_ln219)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit23" [src/srcnn.cpp:221]   --->   Operation 238 'br' 'br_ln221' <Predicate = (trunc_ln217 == 1 & select_ln218_1 & !trunc_ln219)> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (1.23ns)   --->   "%store_ln221 = store i32 %bitcast_ln221, i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_39" [src/srcnn.cpp:221]   --->   Operation 239 'store' 'store_ln221' <Predicate = (trunc_ln217 == 1 & select_ln218_1 & trunc_ln219)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit23" [src/srcnn.cpp:221]   --->   Operation 240 'br' 'br_ln221' <Predicate = (trunc_ln217 == 1 & select_ln218_1 & trunc_ln219)> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (1.23ns)   --->   "%store_ln221 = store i32 %bitcast_ln221, i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_32" [src/srcnn.cpp:221]   --->   Operation 241 'store' 'store_ln221' <Predicate = (trunc_ln217 == 0 & !select_ln218_1 & !trunc_ln219)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit7" [src/srcnn.cpp:221]   --->   Operation 242 'br' 'br_ln221' <Predicate = (trunc_ln217 == 0 & !select_ln218_1 & !trunc_ln219)> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (1.23ns)   --->   "%store_ln221 = store i32 %bitcast_ln221, i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_33" [src/srcnn.cpp:221]   --->   Operation 243 'store' 'store_ln221' <Predicate = (trunc_ln217 == 0 & !select_ln218_1 & trunc_ln219)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit7" [src/srcnn.cpp:221]   --->   Operation 244 'br' 'br_ln221' <Predicate = (trunc_ln217 == 0 & !select_ln218_1 & trunc_ln219)> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (1.23ns)   --->   "%store_ln221 = store i32 %bitcast_ln221, i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_34" [src/srcnn.cpp:221]   --->   Operation 245 'store' 'store_ln221' <Predicate = (trunc_ln217 == 0 & select_ln218_1 & !trunc_ln219)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit11" [src/srcnn.cpp:221]   --->   Operation 246 'br' 'br_ln221' <Predicate = (trunc_ln217 == 0 & select_ln218_1 & !trunc_ln219)> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (1.23ns)   --->   "%store_ln221 = store i32 %bitcast_ln221, i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_35" [src/srcnn.cpp:221]   --->   Operation 247 'store' 'store_ln221' <Predicate = (trunc_ln217 == 0 & select_ln218_1 & trunc_ln219)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit11" [src/srcnn.cpp:221]   --->   Operation 248 'br' 'br_ln221' <Predicate = (trunc_ln217 == 0 & select_ln218_1 & trunc_ln219)> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (1.23ns)   --->   "%store_ln221 = store i32 %bitcast_ln221, i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_60" [src/srcnn.cpp:221]   --->   Operation 249 'store' 'store_ln221' <Predicate = (trunc_ln217 == 7 & !select_ln218_1 & !trunc_ln219)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit91" [src/srcnn.cpp:221]   --->   Operation 250 'br' 'br_ln221' <Predicate = (trunc_ln217 == 7 & !select_ln218_1 & !trunc_ln219)> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (1.23ns)   --->   "%store_ln221 = store i32 %bitcast_ln221, i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_61" [src/srcnn.cpp:221]   --->   Operation 251 'store' 'store_ln221' <Predicate = (trunc_ln217 == 7 & !select_ln218_1 & trunc_ln219)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit91" [src/srcnn.cpp:221]   --->   Operation 252 'br' 'br_ln221' <Predicate = (trunc_ln217 == 7 & !select_ln218_1 & trunc_ln219)> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (1.23ns)   --->   "%store_ln221 = store i32 %bitcast_ln221, i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_62" [src/srcnn.cpp:221]   --->   Operation 253 'store' 'store_ln221' <Predicate = (trunc_ln217 == 7 & select_ln218_1 & !trunc_ln219)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit95" [src/srcnn.cpp:221]   --->   Operation 254 'br' 'br_ln221' <Predicate = (trunc_ln217 == 7 & select_ln218_1 & !trunc_ln219)> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (1.23ns)   --->   "%store_ln221 = store i32 %bitcast_ln221, i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_63" [src/srcnn.cpp:221]   --->   Operation 255 'store' 'store_ln221' <Predicate = (trunc_ln217 == 7 & select_ln218_1 & trunc_ln219)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln221 = br void %arrayidx3068.exit95" [src/srcnn.cpp:221]   --->   Operation 256 'br' 'br_ln221' <Predicate = (trunc_ln217 == 7 & select_ln218_1 & trunc_ln219)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.214ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten16') [39]  (0.000 ns)
	'load' operation ('indvar_flatten16_load', src/srcnn.cpp:217) on local variable 'indvar_flatten16' [84]  (0.000 ns)
	'add' operation ('add_ln217_1', src/srcnn.cpp:217) [89]  (0.787 ns)
	'store' operation ('store_ln219', src/srcnn.cpp:219) of variable 'add_ln217_1', src/srcnn.cpp:217 on local variable 'indvar_flatten16' [363]  (0.427 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_w3_addr', src/srcnn.cpp:217) [85]  (0.000 ns)
	bus read operation ('gmem_w3_addr_read', src/srcnn.cpp:221) on port 'gmem_w3' (src/srcnn.cpp:221) [164]  (7.300 ns)

 <State 3>: 1.237ns
The critical path consists of the following:
	'getelementptr' operation ('p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_49', src/srcnn.cpp:221) [149]  (0.000 ns)
	'store' operation ('store_ln221', src/srcnn.cpp:221) of variable 'bitcast_ln221', src/srcnn.cpp:221 on array 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_14' [223]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
