{
    "and/and_indexed_port/no_arch": {
        "test_name": "and/and_indexed_port/no_arch",
        "input_blif": "and_indexed_port.blif",
        "max_rss(MiB)": 48.4,
        "exec_time(ms)": 13.6,
        "techmap_time(ms)": 4,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "and/and_wire/no_arch": {
        "test_name": "and/and_wire/no_arch",
        "input_blif": "and_wire.blif",
        "max_rss(MiB)": 46.1,
        "exec_time(ms)": 11.2,
        "techmap_time(ms)": 3.5,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "and/range_and_int_wide/no_arch": {
        "test_name": "and/range_and_int_wide/no_arch",
        "input_blif": "range_and_int_wide.blif",
        "max_rss(MiB)": 78,
        "exec_time(ms)": 70.9,
        "techmap_time(ms)": 14.3,
        "Pi": 64,
        "Po": 32,
        "logic element": 64,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "and/range_and_ultra_wide/no_arch": {
        "test_name": "and/range_and_ultra_wide/no_arch",
        "input_blif": "range_and_ultra_wide.blif",
        "max_rss(MiB)": 88.4,
        "exec_time(ms)": 519.1,
        "techmap_time(ms)": 116.2,
        "Pi": 512,
        "Po": 256,
        "logic element": 512,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 512,
        "Total Node": 512
    },
    "and/range_and_wide/no_arch": {
        "test_name": "and/range_and_wide/no_arch",
        "input_blif": "range_and_wide.blif",
        "max_rss(MiB)": 51.2,
        "exec_time(ms)": 11.8,
        "techmap_time(ms)": 3.4,
        "Pi": 6,
        "Po": 3,
        "logic element": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "input_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "techmap_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
