
UVClick.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006584  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000041c  08006718  08006718  00016718  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006b34  08006b34  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08006b34  08006b34  00016b34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006b3c  08006b3c  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006b3c  08006b3c  00016b3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006b40  08006b40  00016b40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08006b44  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d8  200001dc  08006d20  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002b4  08006d20  000202b4  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d17e  00000000  00000000  00020206  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f82  00000000  00000000  0002d384  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000938  00000000  00000000  0002f308  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000860  00000000  00000000  0002fc40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021a20  00000000  00000000  000304a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bc2b  00000000  00000000  00051ec0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c5a9f  00000000  00000000  0005daeb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0012358a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003604  00000000  00000000  001235e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080066fc 	.word	0x080066fc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	080066fc 	.word	0x080066fc

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_frsub>:
 8000c48:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000c4c:	e002      	b.n	8000c54 <__addsf3>
 8000c4e:	bf00      	nop

08000c50 <__aeabi_fsub>:
 8000c50:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000c54 <__addsf3>:
 8000c54:	0042      	lsls	r2, r0, #1
 8000c56:	bf1f      	itttt	ne
 8000c58:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c5c:	ea92 0f03 	teqne	r2, r3
 8000c60:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c64:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c68:	d06a      	beq.n	8000d40 <__addsf3+0xec>
 8000c6a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c6e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c72:	bfc1      	itttt	gt
 8000c74:	18d2      	addgt	r2, r2, r3
 8000c76:	4041      	eorgt	r1, r0
 8000c78:	4048      	eorgt	r0, r1
 8000c7a:	4041      	eorgt	r1, r0
 8000c7c:	bfb8      	it	lt
 8000c7e:	425b      	neglt	r3, r3
 8000c80:	2b19      	cmp	r3, #25
 8000c82:	bf88      	it	hi
 8000c84:	4770      	bxhi	lr
 8000c86:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000c8a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c8e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000c92:	bf18      	it	ne
 8000c94:	4240      	negne	r0, r0
 8000c96:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c9a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c9e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ca2:	bf18      	it	ne
 8000ca4:	4249      	negne	r1, r1
 8000ca6:	ea92 0f03 	teq	r2, r3
 8000caa:	d03f      	beq.n	8000d2c <__addsf3+0xd8>
 8000cac:	f1a2 0201 	sub.w	r2, r2, #1
 8000cb0:	fa41 fc03 	asr.w	ip, r1, r3
 8000cb4:	eb10 000c 	adds.w	r0, r0, ip
 8000cb8:	f1c3 0320 	rsb	r3, r3, #32
 8000cbc:	fa01 f103 	lsl.w	r1, r1, r3
 8000cc0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cc4:	d502      	bpl.n	8000ccc <__addsf3+0x78>
 8000cc6:	4249      	negs	r1, r1
 8000cc8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000ccc:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000cd0:	d313      	bcc.n	8000cfa <__addsf3+0xa6>
 8000cd2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000cd6:	d306      	bcc.n	8000ce6 <__addsf3+0x92>
 8000cd8:	0840      	lsrs	r0, r0, #1
 8000cda:	ea4f 0131 	mov.w	r1, r1, rrx
 8000cde:	f102 0201 	add.w	r2, r2, #1
 8000ce2:	2afe      	cmp	r2, #254	; 0xfe
 8000ce4:	d251      	bcs.n	8000d8a <__addsf3+0x136>
 8000ce6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000cea:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000cee:	bf08      	it	eq
 8000cf0:	f020 0001 	biceq.w	r0, r0, #1
 8000cf4:	ea40 0003 	orr.w	r0, r0, r3
 8000cf8:	4770      	bx	lr
 8000cfa:	0049      	lsls	r1, r1, #1
 8000cfc:	eb40 0000 	adc.w	r0, r0, r0
 8000d00:	3a01      	subs	r2, #1
 8000d02:	bf28      	it	cs
 8000d04:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000d08:	d2ed      	bcs.n	8000ce6 <__addsf3+0x92>
 8000d0a:	fab0 fc80 	clz	ip, r0
 8000d0e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d12:	ebb2 020c 	subs.w	r2, r2, ip
 8000d16:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d1a:	bfaa      	itet	ge
 8000d1c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d20:	4252      	neglt	r2, r2
 8000d22:	4318      	orrge	r0, r3
 8000d24:	bfbc      	itt	lt
 8000d26:	40d0      	lsrlt	r0, r2
 8000d28:	4318      	orrlt	r0, r3
 8000d2a:	4770      	bx	lr
 8000d2c:	f092 0f00 	teq	r2, #0
 8000d30:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000d34:	bf06      	itte	eq
 8000d36:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000d3a:	3201      	addeq	r2, #1
 8000d3c:	3b01      	subne	r3, #1
 8000d3e:	e7b5      	b.n	8000cac <__addsf3+0x58>
 8000d40:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d44:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d48:	bf18      	it	ne
 8000d4a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d4e:	d021      	beq.n	8000d94 <__addsf3+0x140>
 8000d50:	ea92 0f03 	teq	r2, r3
 8000d54:	d004      	beq.n	8000d60 <__addsf3+0x10c>
 8000d56:	f092 0f00 	teq	r2, #0
 8000d5a:	bf08      	it	eq
 8000d5c:	4608      	moveq	r0, r1
 8000d5e:	4770      	bx	lr
 8000d60:	ea90 0f01 	teq	r0, r1
 8000d64:	bf1c      	itt	ne
 8000d66:	2000      	movne	r0, #0
 8000d68:	4770      	bxne	lr
 8000d6a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000d6e:	d104      	bne.n	8000d7a <__addsf3+0x126>
 8000d70:	0040      	lsls	r0, r0, #1
 8000d72:	bf28      	it	cs
 8000d74:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000d78:	4770      	bx	lr
 8000d7a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000d7e:	bf3c      	itt	cc
 8000d80:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000d84:	4770      	bxcc	lr
 8000d86:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d8a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000d8e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d92:	4770      	bx	lr
 8000d94:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d98:	bf16      	itet	ne
 8000d9a:	4608      	movne	r0, r1
 8000d9c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000da0:	4601      	movne	r1, r0
 8000da2:	0242      	lsls	r2, r0, #9
 8000da4:	bf06      	itte	eq
 8000da6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000daa:	ea90 0f01 	teqeq	r0, r1
 8000dae:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000db2:	4770      	bx	lr

08000db4 <__aeabi_ui2f>:
 8000db4:	f04f 0300 	mov.w	r3, #0
 8000db8:	e004      	b.n	8000dc4 <__aeabi_i2f+0x8>
 8000dba:	bf00      	nop

08000dbc <__aeabi_i2f>:
 8000dbc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000dc0:	bf48      	it	mi
 8000dc2:	4240      	negmi	r0, r0
 8000dc4:	ea5f 0c00 	movs.w	ip, r0
 8000dc8:	bf08      	it	eq
 8000dca:	4770      	bxeq	lr
 8000dcc:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000dd0:	4601      	mov	r1, r0
 8000dd2:	f04f 0000 	mov.w	r0, #0
 8000dd6:	e01c      	b.n	8000e12 <__aeabi_l2f+0x2a>

08000dd8 <__aeabi_ul2f>:
 8000dd8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ddc:	bf08      	it	eq
 8000dde:	4770      	bxeq	lr
 8000de0:	f04f 0300 	mov.w	r3, #0
 8000de4:	e00a      	b.n	8000dfc <__aeabi_l2f+0x14>
 8000de6:	bf00      	nop

08000de8 <__aeabi_l2f>:
 8000de8:	ea50 0201 	orrs.w	r2, r0, r1
 8000dec:	bf08      	it	eq
 8000dee:	4770      	bxeq	lr
 8000df0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000df4:	d502      	bpl.n	8000dfc <__aeabi_l2f+0x14>
 8000df6:	4240      	negs	r0, r0
 8000df8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dfc:	ea5f 0c01 	movs.w	ip, r1
 8000e00:	bf02      	ittt	eq
 8000e02:	4684      	moveq	ip, r0
 8000e04:	4601      	moveq	r1, r0
 8000e06:	2000      	moveq	r0, #0
 8000e08:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000e0c:	bf08      	it	eq
 8000e0e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000e12:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000e16:	fabc f28c 	clz	r2, ip
 8000e1a:	3a08      	subs	r2, #8
 8000e1c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e20:	db10      	blt.n	8000e44 <__aeabi_l2f+0x5c>
 8000e22:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e26:	4463      	add	r3, ip
 8000e28:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e2c:	f1c2 0220 	rsb	r2, r2, #32
 8000e30:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000e34:	fa20 f202 	lsr.w	r2, r0, r2
 8000e38:	eb43 0002 	adc.w	r0, r3, r2
 8000e3c:	bf08      	it	eq
 8000e3e:	f020 0001 	biceq.w	r0, r0, #1
 8000e42:	4770      	bx	lr
 8000e44:	f102 0220 	add.w	r2, r2, #32
 8000e48:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e4c:	f1c2 0220 	rsb	r2, r2, #32
 8000e50:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e54:	fa21 f202 	lsr.w	r2, r1, r2
 8000e58:	eb43 0002 	adc.w	r0, r3, r2
 8000e5c:	bf08      	it	eq
 8000e5e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e62:	4770      	bx	lr

08000e64 <__aeabi_fmul>:
 8000e64:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e68:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e6c:	bf1e      	ittt	ne
 8000e6e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e72:	ea92 0f0c 	teqne	r2, ip
 8000e76:	ea93 0f0c 	teqne	r3, ip
 8000e7a:	d06f      	beq.n	8000f5c <__aeabi_fmul+0xf8>
 8000e7c:	441a      	add	r2, r3
 8000e7e:	ea80 0c01 	eor.w	ip, r0, r1
 8000e82:	0240      	lsls	r0, r0, #9
 8000e84:	bf18      	it	ne
 8000e86:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e8a:	d01e      	beq.n	8000eca <__aeabi_fmul+0x66>
 8000e8c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000e90:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e94:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e98:	fba0 3101 	umull	r3, r1, r0, r1
 8000e9c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ea0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000ea4:	bf3e      	ittt	cc
 8000ea6:	0049      	lslcc	r1, r1, #1
 8000ea8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000eac:	005b      	lslcc	r3, r3, #1
 8000eae:	ea40 0001 	orr.w	r0, r0, r1
 8000eb2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000eb6:	2afd      	cmp	r2, #253	; 0xfd
 8000eb8:	d81d      	bhi.n	8000ef6 <__aeabi_fmul+0x92>
 8000eba:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000ebe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ec2:	bf08      	it	eq
 8000ec4:	f020 0001 	biceq.w	r0, r0, #1
 8000ec8:	4770      	bx	lr
 8000eca:	f090 0f00 	teq	r0, #0
 8000ece:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ed2:	bf08      	it	eq
 8000ed4:	0249      	lsleq	r1, r1, #9
 8000ed6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eda:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000ede:	3a7f      	subs	r2, #127	; 0x7f
 8000ee0:	bfc2      	ittt	gt
 8000ee2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ee6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eea:	4770      	bxgt	lr
 8000eec:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ef0:	f04f 0300 	mov.w	r3, #0
 8000ef4:	3a01      	subs	r2, #1
 8000ef6:	dc5d      	bgt.n	8000fb4 <__aeabi_fmul+0x150>
 8000ef8:	f112 0f19 	cmn.w	r2, #25
 8000efc:	bfdc      	itt	le
 8000efe:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000f02:	4770      	bxle	lr
 8000f04:	f1c2 0200 	rsb	r2, r2, #0
 8000f08:	0041      	lsls	r1, r0, #1
 8000f0a:	fa21 f102 	lsr.w	r1, r1, r2
 8000f0e:	f1c2 0220 	rsb	r2, r2, #32
 8000f12:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f16:	ea5f 0031 	movs.w	r0, r1, rrx
 8000f1a:	f140 0000 	adc.w	r0, r0, #0
 8000f1e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000f22:	bf08      	it	eq
 8000f24:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000f28:	4770      	bx	lr
 8000f2a:	f092 0f00 	teq	r2, #0
 8000f2e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f32:	bf02      	ittt	eq
 8000f34:	0040      	lsleq	r0, r0, #1
 8000f36:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f3a:	3a01      	subeq	r2, #1
 8000f3c:	d0f9      	beq.n	8000f32 <__aeabi_fmul+0xce>
 8000f3e:	ea40 000c 	orr.w	r0, r0, ip
 8000f42:	f093 0f00 	teq	r3, #0
 8000f46:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f4a:	bf02      	ittt	eq
 8000f4c:	0049      	lsleq	r1, r1, #1
 8000f4e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f52:	3b01      	subeq	r3, #1
 8000f54:	d0f9      	beq.n	8000f4a <__aeabi_fmul+0xe6>
 8000f56:	ea41 010c 	orr.w	r1, r1, ip
 8000f5a:	e78f      	b.n	8000e7c <__aeabi_fmul+0x18>
 8000f5c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f60:	ea92 0f0c 	teq	r2, ip
 8000f64:	bf18      	it	ne
 8000f66:	ea93 0f0c 	teqne	r3, ip
 8000f6a:	d00a      	beq.n	8000f82 <__aeabi_fmul+0x11e>
 8000f6c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f70:	bf18      	it	ne
 8000f72:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f76:	d1d8      	bne.n	8000f2a <__aeabi_fmul+0xc6>
 8000f78:	ea80 0001 	eor.w	r0, r0, r1
 8000f7c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f80:	4770      	bx	lr
 8000f82:	f090 0f00 	teq	r0, #0
 8000f86:	bf17      	itett	ne
 8000f88:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000f8c:	4608      	moveq	r0, r1
 8000f8e:	f091 0f00 	teqne	r1, #0
 8000f92:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000f96:	d014      	beq.n	8000fc2 <__aeabi_fmul+0x15e>
 8000f98:	ea92 0f0c 	teq	r2, ip
 8000f9c:	d101      	bne.n	8000fa2 <__aeabi_fmul+0x13e>
 8000f9e:	0242      	lsls	r2, r0, #9
 8000fa0:	d10f      	bne.n	8000fc2 <__aeabi_fmul+0x15e>
 8000fa2:	ea93 0f0c 	teq	r3, ip
 8000fa6:	d103      	bne.n	8000fb0 <__aeabi_fmul+0x14c>
 8000fa8:	024b      	lsls	r3, r1, #9
 8000faa:	bf18      	it	ne
 8000fac:	4608      	movne	r0, r1
 8000fae:	d108      	bne.n	8000fc2 <__aeabi_fmul+0x15e>
 8000fb0:	ea80 0001 	eor.w	r0, r0, r1
 8000fb4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000fb8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000fbc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000fc0:	4770      	bx	lr
 8000fc2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000fc6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000fca:	4770      	bx	lr

08000fcc <__aeabi_fdiv>:
 8000fcc:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000fd0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000fd4:	bf1e      	ittt	ne
 8000fd6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000fda:	ea92 0f0c 	teqne	r2, ip
 8000fde:	ea93 0f0c 	teqne	r3, ip
 8000fe2:	d069      	beq.n	80010b8 <__aeabi_fdiv+0xec>
 8000fe4:	eba2 0203 	sub.w	r2, r2, r3
 8000fe8:	ea80 0c01 	eor.w	ip, r0, r1
 8000fec:	0249      	lsls	r1, r1, #9
 8000fee:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ff2:	d037      	beq.n	8001064 <__aeabi_fdiv+0x98>
 8000ff4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ff8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ffc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8001000:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8001004:	428b      	cmp	r3, r1
 8001006:	bf38      	it	cc
 8001008:	005b      	lslcc	r3, r3, #1
 800100a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 800100e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8001012:	428b      	cmp	r3, r1
 8001014:	bf24      	itt	cs
 8001016:	1a5b      	subcs	r3, r3, r1
 8001018:	ea40 000c 	orrcs.w	r0, r0, ip
 800101c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8001020:	bf24      	itt	cs
 8001022:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8001026:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800102a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 800102e:	bf24      	itt	cs
 8001030:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8001034:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8001038:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 800103c:	bf24      	itt	cs
 800103e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8001042:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8001046:	011b      	lsls	r3, r3, #4
 8001048:	bf18      	it	ne
 800104a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 800104e:	d1e0      	bne.n	8001012 <__aeabi_fdiv+0x46>
 8001050:	2afd      	cmp	r2, #253	; 0xfd
 8001052:	f63f af50 	bhi.w	8000ef6 <__aeabi_fmul+0x92>
 8001056:	428b      	cmp	r3, r1
 8001058:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800105c:	bf08      	it	eq
 800105e:	f020 0001 	biceq.w	r0, r0, #1
 8001062:	4770      	bx	lr
 8001064:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8001068:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800106c:	327f      	adds	r2, #127	; 0x7f
 800106e:	bfc2      	ittt	gt
 8001070:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8001074:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001078:	4770      	bxgt	lr
 800107a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800107e:	f04f 0300 	mov.w	r3, #0
 8001082:	3a01      	subs	r2, #1
 8001084:	e737      	b.n	8000ef6 <__aeabi_fmul+0x92>
 8001086:	f092 0f00 	teq	r2, #0
 800108a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800108e:	bf02      	ittt	eq
 8001090:	0040      	lsleq	r0, r0, #1
 8001092:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8001096:	3a01      	subeq	r2, #1
 8001098:	d0f9      	beq.n	800108e <__aeabi_fdiv+0xc2>
 800109a:	ea40 000c 	orr.w	r0, r0, ip
 800109e:	f093 0f00 	teq	r3, #0
 80010a2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80010a6:	bf02      	ittt	eq
 80010a8:	0049      	lsleq	r1, r1, #1
 80010aa:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80010ae:	3b01      	subeq	r3, #1
 80010b0:	d0f9      	beq.n	80010a6 <__aeabi_fdiv+0xda>
 80010b2:	ea41 010c 	orr.w	r1, r1, ip
 80010b6:	e795      	b.n	8000fe4 <__aeabi_fdiv+0x18>
 80010b8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80010bc:	ea92 0f0c 	teq	r2, ip
 80010c0:	d108      	bne.n	80010d4 <__aeabi_fdiv+0x108>
 80010c2:	0242      	lsls	r2, r0, #9
 80010c4:	f47f af7d 	bne.w	8000fc2 <__aeabi_fmul+0x15e>
 80010c8:	ea93 0f0c 	teq	r3, ip
 80010cc:	f47f af70 	bne.w	8000fb0 <__aeabi_fmul+0x14c>
 80010d0:	4608      	mov	r0, r1
 80010d2:	e776      	b.n	8000fc2 <__aeabi_fmul+0x15e>
 80010d4:	ea93 0f0c 	teq	r3, ip
 80010d8:	d104      	bne.n	80010e4 <__aeabi_fdiv+0x118>
 80010da:	024b      	lsls	r3, r1, #9
 80010dc:	f43f af4c 	beq.w	8000f78 <__aeabi_fmul+0x114>
 80010e0:	4608      	mov	r0, r1
 80010e2:	e76e      	b.n	8000fc2 <__aeabi_fmul+0x15e>
 80010e4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80010e8:	bf18      	it	ne
 80010ea:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80010ee:	d1ca      	bne.n	8001086 <__aeabi_fdiv+0xba>
 80010f0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80010f4:	f47f af5c 	bne.w	8000fb0 <__aeabi_fmul+0x14c>
 80010f8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 80010fc:	f47f af3c 	bne.w	8000f78 <__aeabi_fmul+0x114>
 8001100:	e75f      	b.n	8000fc2 <__aeabi_fmul+0x15e>
 8001102:	bf00      	nop

08001104 <__aeabi_uldivmod>:
 8001104:	b953      	cbnz	r3, 800111c <__aeabi_uldivmod+0x18>
 8001106:	b94a      	cbnz	r2, 800111c <__aeabi_uldivmod+0x18>
 8001108:	2900      	cmp	r1, #0
 800110a:	bf08      	it	eq
 800110c:	2800      	cmpeq	r0, #0
 800110e:	bf1c      	itt	ne
 8001110:	f04f 31ff 	movne.w	r1, #4294967295
 8001114:	f04f 30ff 	movne.w	r0, #4294967295
 8001118:	f000 b96c 	b.w	80013f4 <__aeabi_idiv0>
 800111c:	f1ad 0c08 	sub.w	ip, sp, #8
 8001120:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001124:	f000 f806 	bl	8001134 <__udivmoddi4>
 8001128:	f8dd e004 	ldr.w	lr, [sp, #4]
 800112c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001130:	b004      	add	sp, #16
 8001132:	4770      	bx	lr

08001134 <__udivmoddi4>:
 8001134:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001138:	9e08      	ldr	r6, [sp, #32]
 800113a:	460d      	mov	r5, r1
 800113c:	4604      	mov	r4, r0
 800113e:	468e      	mov	lr, r1
 8001140:	2b00      	cmp	r3, #0
 8001142:	f040 8082 	bne.w	800124a <__udivmoddi4+0x116>
 8001146:	428a      	cmp	r2, r1
 8001148:	4617      	mov	r7, r2
 800114a:	d946      	bls.n	80011da <__udivmoddi4+0xa6>
 800114c:	fab2 f282 	clz	r2, r2
 8001150:	b14a      	cbz	r2, 8001166 <__udivmoddi4+0x32>
 8001152:	f1c2 0120 	rsb	r1, r2, #32
 8001156:	fa05 f302 	lsl.w	r3, r5, r2
 800115a:	fa20 f101 	lsr.w	r1, r0, r1
 800115e:	4097      	lsls	r7, r2
 8001160:	ea41 0e03 	orr.w	lr, r1, r3
 8001164:	4094      	lsls	r4, r2
 8001166:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800116a:	0c23      	lsrs	r3, r4, #16
 800116c:	fbbe fcf8 	udiv	ip, lr, r8
 8001170:	b2b9      	uxth	r1, r7
 8001172:	fb08 ee1c 	mls	lr, r8, ip, lr
 8001176:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 800117a:	fb0c f001 	mul.w	r0, ip, r1
 800117e:	4298      	cmp	r0, r3
 8001180:	d90a      	bls.n	8001198 <__udivmoddi4+0x64>
 8001182:	18fb      	adds	r3, r7, r3
 8001184:	f10c 35ff 	add.w	r5, ip, #4294967295
 8001188:	f080 8116 	bcs.w	80013b8 <__udivmoddi4+0x284>
 800118c:	4298      	cmp	r0, r3
 800118e:	f240 8113 	bls.w	80013b8 <__udivmoddi4+0x284>
 8001192:	f1ac 0c02 	sub.w	ip, ip, #2
 8001196:	443b      	add	r3, r7
 8001198:	1a1b      	subs	r3, r3, r0
 800119a:	b2a4      	uxth	r4, r4
 800119c:	fbb3 f0f8 	udiv	r0, r3, r8
 80011a0:	fb08 3310 	mls	r3, r8, r0, r3
 80011a4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80011a8:	fb00 f101 	mul.w	r1, r0, r1
 80011ac:	42a1      	cmp	r1, r4
 80011ae:	d909      	bls.n	80011c4 <__udivmoddi4+0x90>
 80011b0:	193c      	adds	r4, r7, r4
 80011b2:	f100 33ff 	add.w	r3, r0, #4294967295
 80011b6:	f080 8101 	bcs.w	80013bc <__udivmoddi4+0x288>
 80011ba:	42a1      	cmp	r1, r4
 80011bc:	f240 80fe 	bls.w	80013bc <__udivmoddi4+0x288>
 80011c0:	3802      	subs	r0, #2
 80011c2:	443c      	add	r4, r7
 80011c4:	1a64      	subs	r4, r4, r1
 80011c6:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80011ca:	2100      	movs	r1, #0
 80011cc:	b11e      	cbz	r6, 80011d6 <__udivmoddi4+0xa2>
 80011ce:	40d4      	lsrs	r4, r2
 80011d0:	2300      	movs	r3, #0
 80011d2:	e9c6 4300 	strd	r4, r3, [r6]
 80011d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80011da:	b902      	cbnz	r2, 80011de <__udivmoddi4+0xaa>
 80011dc:	deff      	udf	#255	; 0xff
 80011de:	fab2 f282 	clz	r2, r2
 80011e2:	2a00      	cmp	r2, #0
 80011e4:	d14f      	bne.n	8001286 <__udivmoddi4+0x152>
 80011e6:	1bcb      	subs	r3, r1, r7
 80011e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80011ec:	fa1f f887 	uxth.w	r8, r7
 80011f0:	2101      	movs	r1, #1
 80011f2:	fbb3 fcfe 	udiv	ip, r3, lr
 80011f6:	0c25      	lsrs	r5, r4, #16
 80011f8:	fb0e 331c 	mls	r3, lr, ip, r3
 80011fc:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8001200:	fb08 f30c 	mul.w	r3, r8, ip
 8001204:	42ab      	cmp	r3, r5
 8001206:	d907      	bls.n	8001218 <__udivmoddi4+0xe4>
 8001208:	197d      	adds	r5, r7, r5
 800120a:	f10c 30ff 	add.w	r0, ip, #4294967295
 800120e:	d202      	bcs.n	8001216 <__udivmoddi4+0xe2>
 8001210:	42ab      	cmp	r3, r5
 8001212:	f200 80e7 	bhi.w	80013e4 <__udivmoddi4+0x2b0>
 8001216:	4684      	mov	ip, r0
 8001218:	1aed      	subs	r5, r5, r3
 800121a:	b2a3      	uxth	r3, r4
 800121c:	fbb5 f0fe 	udiv	r0, r5, lr
 8001220:	fb0e 5510 	mls	r5, lr, r0, r5
 8001224:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8001228:	fb08 f800 	mul.w	r8, r8, r0
 800122c:	45a0      	cmp	r8, r4
 800122e:	d907      	bls.n	8001240 <__udivmoddi4+0x10c>
 8001230:	193c      	adds	r4, r7, r4
 8001232:	f100 33ff 	add.w	r3, r0, #4294967295
 8001236:	d202      	bcs.n	800123e <__udivmoddi4+0x10a>
 8001238:	45a0      	cmp	r8, r4
 800123a:	f200 80d7 	bhi.w	80013ec <__udivmoddi4+0x2b8>
 800123e:	4618      	mov	r0, r3
 8001240:	eba4 0408 	sub.w	r4, r4, r8
 8001244:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8001248:	e7c0      	b.n	80011cc <__udivmoddi4+0x98>
 800124a:	428b      	cmp	r3, r1
 800124c:	d908      	bls.n	8001260 <__udivmoddi4+0x12c>
 800124e:	2e00      	cmp	r6, #0
 8001250:	f000 80af 	beq.w	80013b2 <__udivmoddi4+0x27e>
 8001254:	2100      	movs	r1, #0
 8001256:	e9c6 0500 	strd	r0, r5, [r6]
 800125a:	4608      	mov	r0, r1
 800125c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001260:	fab3 f183 	clz	r1, r3
 8001264:	2900      	cmp	r1, #0
 8001266:	d14b      	bne.n	8001300 <__udivmoddi4+0x1cc>
 8001268:	42ab      	cmp	r3, r5
 800126a:	d302      	bcc.n	8001272 <__udivmoddi4+0x13e>
 800126c:	4282      	cmp	r2, r0
 800126e:	f200 80b7 	bhi.w	80013e0 <__udivmoddi4+0x2ac>
 8001272:	1a84      	subs	r4, r0, r2
 8001274:	eb65 0303 	sbc.w	r3, r5, r3
 8001278:	2001      	movs	r0, #1
 800127a:	469e      	mov	lr, r3
 800127c:	2e00      	cmp	r6, #0
 800127e:	d0aa      	beq.n	80011d6 <__udivmoddi4+0xa2>
 8001280:	e9c6 4e00 	strd	r4, lr, [r6]
 8001284:	e7a7      	b.n	80011d6 <__udivmoddi4+0xa2>
 8001286:	f1c2 0c20 	rsb	ip, r2, #32
 800128a:	fa01 f302 	lsl.w	r3, r1, r2
 800128e:	4097      	lsls	r7, r2
 8001290:	fa20 f00c 	lsr.w	r0, r0, ip
 8001294:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001298:	fa21 fc0c 	lsr.w	ip, r1, ip
 800129c:	4318      	orrs	r0, r3
 800129e:	fbbc f1fe 	udiv	r1, ip, lr
 80012a2:	0c05      	lsrs	r5, r0, #16
 80012a4:	fb0e cc11 	mls	ip, lr, r1, ip
 80012a8:	fa1f f887 	uxth.w	r8, r7
 80012ac:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80012b0:	fb01 f308 	mul.w	r3, r1, r8
 80012b4:	42ab      	cmp	r3, r5
 80012b6:	fa04 f402 	lsl.w	r4, r4, r2
 80012ba:	d909      	bls.n	80012d0 <__udivmoddi4+0x19c>
 80012bc:	197d      	adds	r5, r7, r5
 80012be:	f101 3cff 	add.w	ip, r1, #4294967295
 80012c2:	f080 808b 	bcs.w	80013dc <__udivmoddi4+0x2a8>
 80012c6:	42ab      	cmp	r3, r5
 80012c8:	f240 8088 	bls.w	80013dc <__udivmoddi4+0x2a8>
 80012cc:	3902      	subs	r1, #2
 80012ce:	443d      	add	r5, r7
 80012d0:	1aeb      	subs	r3, r5, r3
 80012d2:	b285      	uxth	r5, r0
 80012d4:	fbb3 f0fe 	udiv	r0, r3, lr
 80012d8:	fb0e 3310 	mls	r3, lr, r0, r3
 80012dc:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80012e0:	fb00 f308 	mul.w	r3, r0, r8
 80012e4:	42ab      	cmp	r3, r5
 80012e6:	d907      	bls.n	80012f8 <__udivmoddi4+0x1c4>
 80012e8:	197d      	adds	r5, r7, r5
 80012ea:	f100 3cff 	add.w	ip, r0, #4294967295
 80012ee:	d271      	bcs.n	80013d4 <__udivmoddi4+0x2a0>
 80012f0:	42ab      	cmp	r3, r5
 80012f2:	d96f      	bls.n	80013d4 <__udivmoddi4+0x2a0>
 80012f4:	3802      	subs	r0, #2
 80012f6:	443d      	add	r5, r7
 80012f8:	1aeb      	subs	r3, r5, r3
 80012fa:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80012fe:	e778      	b.n	80011f2 <__udivmoddi4+0xbe>
 8001300:	f1c1 0c20 	rsb	ip, r1, #32
 8001304:	408b      	lsls	r3, r1
 8001306:	fa22 f70c 	lsr.w	r7, r2, ip
 800130a:	431f      	orrs	r7, r3
 800130c:	fa20 f40c 	lsr.w	r4, r0, ip
 8001310:	fa05 f301 	lsl.w	r3, r5, r1
 8001314:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001318:	fa25 f50c 	lsr.w	r5, r5, ip
 800131c:	431c      	orrs	r4, r3
 800131e:	0c23      	lsrs	r3, r4, #16
 8001320:	fbb5 f9fe 	udiv	r9, r5, lr
 8001324:	fa1f f887 	uxth.w	r8, r7
 8001328:	fb0e 5519 	mls	r5, lr, r9, r5
 800132c:	ea43 4505 	orr.w	r5, r3, r5, lsl #16
 8001330:	fb09 fa08 	mul.w	sl, r9, r8
 8001334:	45aa      	cmp	sl, r5
 8001336:	fa02 f201 	lsl.w	r2, r2, r1
 800133a:	fa00 f301 	lsl.w	r3, r0, r1
 800133e:	d908      	bls.n	8001352 <__udivmoddi4+0x21e>
 8001340:	197d      	adds	r5, r7, r5
 8001342:	f109 30ff 	add.w	r0, r9, #4294967295
 8001346:	d247      	bcs.n	80013d8 <__udivmoddi4+0x2a4>
 8001348:	45aa      	cmp	sl, r5
 800134a:	d945      	bls.n	80013d8 <__udivmoddi4+0x2a4>
 800134c:	f1a9 0902 	sub.w	r9, r9, #2
 8001350:	443d      	add	r5, r7
 8001352:	eba5 050a 	sub.w	r5, r5, sl
 8001356:	b2a4      	uxth	r4, r4
 8001358:	fbb5 f0fe 	udiv	r0, r5, lr
 800135c:	fb0e 5510 	mls	r5, lr, r0, r5
 8001360:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8001364:	fb00 f808 	mul.w	r8, r0, r8
 8001368:	45a0      	cmp	r8, r4
 800136a:	d907      	bls.n	800137c <__udivmoddi4+0x248>
 800136c:	193c      	adds	r4, r7, r4
 800136e:	f100 35ff 	add.w	r5, r0, #4294967295
 8001372:	d22d      	bcs.n	80013d0 <__udivmoddi4+0x29c>
 8001374:	45a0      	cmp	r8, r4
 8001376:	d92b      	bls.n	80013d0 <__udivmoddi4+0x29c>
 8001378:	3802      	subs	r0, #2
 800137a:	443c      	add	r4, r7
 800137c:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8001380:	eba4 0408 	sub.w	r4, r4, r8
 8001384:	fba0 8902 	umull	r8, r9, r0, r2
 8001388:	454c      	cmp	r4, r9
 800138a:	46c6      	mov	lr, r8
 800138c:	464d      	mov	r5, r9
 800138e:	d319      	bcc.n	80013c4 <__udivmoddi4+0x290>
 8001390:	d016      	beq.n	80013c0 <__udivmoddi4+0x28c>
 8001392:	b15e      	cbz	r6, 80013ac <__udivmoddi4+0x278>
 8001394:	ebb3 020e 	subs.w	r2, r3, lr
 8001398:	eb64 0405 	sbc.w	r4, r4, r5
 800139c:	fa04 fc0c 	lsl.w	ip, r4, ip
 80013a0:	40ca      	lsrs	r2, r1
 80013a2:	ea4c 0202 	orr.w	r2, ip, r2
 80013a6:	40cc      	lsrs	r4, r1
 80013a8:	e9c6 2400 	strd	r2, r4, [r6]
 80013ac:	2100      	movs	r1, #0
 80013ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80013b2:	4631      	mov	r1, r6
 80013b4:	4630      	mov	r0, r6
 80013b6:	e70e      	b.n	80011d6 <__udivmoddi4+0xa2>
 80013b8:	46ac      	mov	ip, r5
 80013ba:	e6ed      	b.n	8001198 <__udivmoddi4+0x64>
 80013bc:	4618      	mov	r0, r3
 80013be:	e701      	b.n	80011c4 <__udivmoddi4+0x90>
 80013c0:	4543      	cmp	r3, r8
 80013c2:	d2e6      	bcs.n	8001392 <__udivmoddi4+0x25e>
 80013c4:	ebb8 0e02 	subs.w	lr, r8, r2
 80013c8:	eb69 0507 	sbc.w	r5, r9, r7
 80013cc:	3801      	subs	r0, #1
 80013ce:	e7e0      	b.n	8001392 <__udivmoddi4+0x25e>
 80013d0:	4628      	mov	r0, r5
 80013d2:	e7d3      	b.n	800137c <__udivmoddi4+0x248>
 80013d4:	4660      	mov	r0, ip
 80013d6:	e78f      	b.n	80012f8 <__udivmoddi4+0x1c4>
 80013d8:	4681      	mov	r9, r0
 80013da:	e7ba      	b.n	8001352 <__udivmoddi4+0x21e>
 80013dc:	4661      	mov	r1, ip
 80013de:	e777      	b.n	80012d0 <__udivmoddi4+0x19c>
 80013e0:	4608      	mov	r0, r1
 80013e2:	e74b      	b.n	800127c <__udivmoddi4+0x148>
 80013e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80013e8:	443d      	add	r5, r7
 80013ea:	e715      	b.n	8001218 <__udivmoddi4+0xe4>
 80013ec:	3802      	subs	r0, #2
 80013ee:	443c      	add	r4, r7
 80013f0:	e726      	b.n	8001240 <__udivmoddi4+0x10c>
 80013f2:	bf00      	nop

080013f4 <__aeabi_idiv0>:
 80013f4:	4770      	bx	lr
 80013f6:	bf00      	nop

080013f8 <UV_Click_Init>:
/*
 * @brief  Enables ML8511 UV sensor and deselects MCP3201
 *
 * */
void UV_Click_Init()
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	af00      	add	r7, sp, #0
	// Enable ML8511 UV sensor
	HAL_GPIO_WritePin(ML8511_ENABLE_PORT, ML8511_ENABLE_PIN, GPIO_PIN_SET);
 80013fc:	2201      	movs	r2, #1
 80013fe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001402:	4805      	ldr	r0, [pc, #20]	; (8001418 <UV_Click_Init+0x20>)
 8001404:	f000 fee2 	bl	80021cc <HAL_GPIO_WritePin>
	// Deselect MCP3201
	HAL_GPIO_WritePin(MCP3201_CHIP_SELECT_PORT, MCP3201_CHIP_SELECT_PIN, GPIO_PIN_SET);
 8001408:	2201      	movs	r2, #1
 800140a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800140e:	4803      	ldr	r0, [pc, #12]	; (800141c <UV_Click_Init+0x24>)
 8001410:	f000 fedc 	bl	80021cc <HAL_GPIO_WritePin>
}
 8001414:	bf00      	nop
 8001416:	bd80      	pop	{r7, pc}
 8001418:	40021000 	.word	0x40021000
 800141c:	40020400 	.word	0x40020400

08001420 <MCP3201_Get_ADC>:
 * @param  hspi pointer to a SPI_HandleTypeDef structure that contains the configuration information for SPI module
 * @retval Formated raw data from MCP3201
 *
 * */
static uint16_t MCP3201_Get_ADC(SPI_HandleTypeDef *device)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b084      	sub	sp, #16
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
	uint16_t result = 0;
 8001428:	2300      	movs	r3, #0
 800142a:	81fb      	strh	r3, [r7, #14]
	uint8_t received_buffer[2] = {0};
 800142c:	2300      	movs	r3, #0
 800142e:	81bb      	strh	r3, [r7, #12]

	HAL_GPIO_WritePin(MCP3201_CHIP_SELECT_PORT, MCP3201_CHIP_SELECT_PIN, GPIO_PIN_RESET);
 8001430:	2200      	movs	r2, #0
 8001432:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001436:	4810      	ldr	r0, [pc, #64]	; (8001478 <MCP3201_Get_ADC+0x58>)
 8001438:	f000 fec8 	bl	80021cc <HAL_GPIO_WritePin>
	HAL_SPI_Receive(device, received_buffer, 2, 20);
 800143c:	f107 010c 	add.w	r1, r7, #12
 8001440:	2314      	movs	r3, #20
 8001442:	2202      	movs	r2, #2
 8001444:	6878      	ldr	r0, [r7, #4]
 8001446:	f001 fba8 	bl	8002b9a <HAL_SPI_Receive>
	HAL_GPIO_WritePin(MCP3201_CHIP_SELECT_PORT, MCP3201_CHIP_SELECT_PIN, GPIO_PIN_SET);
 800144a:	2201      	movs	r2, #1
 800144c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001450:	4809      	ldr	r0, [pc, #36]	; (8001478 <MCP3201_Get_ADC+0x58>)
 8001452:	f000 febb 	bl	80021cc <HAL_GPIO_WritePin>

	result = (received_buffer[0] & 0x1F) << 8;
 8001456:	7b3b      	ldrb	r3, [r7, #12]
 8001458:	021b      	lsls	r3, r3, #8
 800145a:	b29b      	uxth	r3, r3
 800145c:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
 8001460:	81fb      	strh	r3, [r7, #14]
	result = ((result | received_buffer[1]) >> 1);
 8001462:	89fb      	ldrh	r3, [r7, #14]
 8001464:	7b7a      	ldrb	r2, [r7, #13]
 8001466:	4313      	orrs	r3, r2
 8001468:	105b      	asrs	r3, r3, #1
 800146a:	81fb      	strh	r3, [r7, #14]

	return result;
 800146c:	89fb      	ldrh	r3, [r7, #14]
}
 800146e:	4618      	mov	r0, r3
 8001470:	3710      	adds	r7, #16
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	40020400 	.word	0x40020400
 800147c:	00000000 	.word	0x00000000

08001480 <Get_UV_Value>:
 * @param  hspi pointer to a SPI_HandleTypeDef structure that contains the configuration information for SPI module
 * @retval UV Intensity in mW/cm2
 *
 * */
float Get_UV_Value(SPI_HandleTypeDef *device)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b086      	sub	sp, #24
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
	uint16_t adc_data = 0, average = 0;
 8001488:	2300      	movs	r3, #0
 800148a:	827b      	strh	r3, [r7, #18]
 800148c:	2300      	movs	r3, #0
 800148e:	82fb      	strh	r3, [r7, #22]
	float mV = 0.0f, uv_value = 0.0f;
 8001490:	f04f 0300 	mov.w	r3, #0
 8001494:	60fb      	str	r3, [r7, #12]
 8001496:	f04f 0300 	mov.w	r3, #0
 800149a:	60bb      	str	r3, [r7, #8]

	for(uint8_t i = 0; i < 16; i++)
 800149c:	2300      	movs	r3, #0
 800149e:	757b      	strb	r3, [r7, #21]
 80014a0:	e00b      	b.n	80014ba <Get_UV_Value+0x3a>
	{
		adc_data = MCP3201_Get_ADC(device);
 80014a2:	6878      	ldr	r0, [r7, #4]
 80014a4:	f7ff ffbc 	bl	8001420 <MCP3201_Get_ADC>
 80014a8:	4603      	mov	r3, r0
 80014aa:	827b      	strh	r3, [r7, #18]
		average += adc_data;
 80014ac:	8afa      	ldrh	r2, [r7, #22]
 80014ae:	8a7b      	ldrh	r3, [r7, #18]
 80014b0:	4413      	add	r3, r2
 80014b2:	82fb      	strh	r3, [r7, #22]
	for(uint8_t i = 0; i < 16; i++)
 80014b4:	7d7b      	ldrb	r3, [r7, #21]
 80014b6:	3301      	adds	r3, #1
 80014b8:	757b      	strb	r3, [r7, #21]
 80014ba:	7d7b      	ldrb	r3, [r7, #21]
 80014bc:	2b0f      	cmp	r3, #15
 80014be:	d9f0      	bls.n	80014a2 <Get_UV_Value+0x22>
	}

	// result in mV
	mV = average >> 4;
 80014c0:	8afb      	ldrh	r3, [r7, #22]
 80014c2:	091b      	lsrs	r3, r3, #4
 80014c4:	b29b      	uxth	r3, r3
 80014c6:	4618      	mov	r0, r3
 80014c8:	f7ff fc78 	bl	8000dbc <__aeabi_i2f>
 80014cc:	4603      	mov	r3, r0
 80014ce:	60fb      	str	r3, [r7, #12]

	// result in mW/cm2 @ 365nm
	mV = mV / 1000; // convert mV to V
 80014d0:	4915      	ldr	r1, [pc, #84]	; (8001528 <Get_UV_Value+0xa8>)
 80014d2:	68f8      	ldr	r0, [r7, #12]
 80014d4:	f7ff fd7a 	bl	8000fcc <__aeabi_fdiv>
 80014d8:	4603      	mov	r3, r0
 80014da:	60fb      	str	r3, [r7, #12]
	uv_value = (0.1167 * mV) + 1.05; // Datasheet diagram page 4/8 approximation
 80014dc:	68f8      	ldr	r0, [r7, #12]
 80014de:	f7ff f833 	bl	8000548 <__aeabi_f2d>
 80014e2:	a30d      	add	r3, pc, #52	; (adr r3, 8001518 <Get_UV_Value+0x98>)
 80014e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014e8:	f7ff f886 	bl	80005f8 <__aeabi_dmul>
 80014ec:	4602      	mov	r2, r0
 80014ee:	460b      	mov	r3, r1
 80014f0:	4610      	mov	r0, r2
 80014f2:	4619      	mov	r1, r3
 80014f4:	a30a      	add	r3, pc, #40	; (adr r3, 8001520 <Get_UV_Value+0xa0>)
 80014f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014fa:	f7fe fec7 	bl	800028c <__adddf3>
 80014fe:	4602      	mov	r2, r0
 8001500:	460b      	mov	r3, r1
 8001502:	4610      	mov	r0, r2
 8001504:	4619      	mov	r1, r3
 8001506:	f7ff fb4f 	bl	8000ba8 <__aeabi_d2f>
 800150a:	4603      	mov	r3, r0
 800150c:	60bb      	str	r3, [r7, #8]

	return uv_value;
 800150e:	68bb      	ldr	r3, [r7, #8]
}
 8001510:	4618      	mov	r0, r3
 8001512:	3718      	adds	r7, #24
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}
 8001518:	1b71758e 	.word	0x1b71758e
 800151c:	3fbde00d 	.word	0x3fbde00d
 8001520:	cccccccd 	.word	0xcccccccd
 8001524:	3ff0cccc 	.word	0x3ff0cccc
 8001528:	447a0000 	.word	0x447a0000

0800152c <UART_Send_Data>:
 * @brief  Sends UV Intensity Result on UART
 * @param  huart Pointer to a UART_HandleTypeDef structure that contains *
 *
 * */
void UART_Send_Data(float uv_data, UART_HandleTypeDef *port)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b08c      	sub	sp, #48	; 0x30
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
 8001534:	6039      	str	r1, [r7, #0]
	char send_data[40];

	// Send UV Data
	sprintf(send_data,"UV intensity: %2.5f mW/cm2 \r\n", uv_data);
 8001536:	6878      	ldr	r0, [r7, #4]
 8001538:	f7ff f806 	bl	8000548 <__aeabi_f2d>
 800153c:	4602      	mov	r2, r0
 800153e:	460b      	mov	r3, r1
 8001540:	f107 0008 	add.w	r0, r7, #8
 8001544:	4909      	ldr	r1, [pc, #36]	; (800156c <UART_Send_Data+0x40>)
 8001546:	f002 feb1 	bl	80042ac <siprintf>
	HAL_UART_Transmit(port, (uint8_t*)send_data, strlen(send_data), 40);
 800154a:	f107 0308 	add.w	r3, r7, #8
 800154e:	4618      	mov	r0, r3
 8001550:	f7fe fe3e 	bl	80001d0 <strlen>
 8001554:	4603      	mov	r3, r0
 8001556:	b29a      	uxth	r2, r3
 8001558:	f107 0108 	add.w	r1, r7, #8
 800155c:	2328      	movs	r3, #40	; 0x28
 800155e:	6838      	ldr	r0, [r7, #0]
 8001560:	f001 ff4b 	bl	80033fa <HAL_UART_Transmit>
}
 8001564:	bf00      	nop
 8001566:	3730      	adds	r7, #48	; 0x30
 8001568:	46bd      	mov	sp, r7
 800156a:	bd80      	pop	{r7, pc}
 800156c:	08006718 	.word	0x08006718

08001570 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b088      	sub	sp, #32
 8001574:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001576:	f107 030c 	add.w	r3, r7, #12
 800157a:	2200      	movs	r2, #0
 800157c:	601a      	str	r2, [r3, #0]
 800157e:	605a      	str	r2, [r3, #4]
 8001580:	609a      	str	r2, [r3, #8]
 8001582:	60da      	str	r2, [r3, #12]
 8001584:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001586:	2300      	movs	r3, #0
 8001588:	60bb      	str	r3, [r7, #8]
 800158a:	4b2b      	ldr	r3, [pc, #172]	; (8001638 <MX_GPIO_Init+0xc8>)
 800158c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800158e:	4a2a      	ldr	r2, [pc, #168]	; (8001638 <MX_GPIO_Init+0xc8>)
 8001590:	f043 0301 	orr.w	r3, r3, #1
 8001594:	6313      	str	r3, [r2, #48]	; 0x30
 8001596:	4b28      	ldr	r3, [pc, #160]	; (8001638 <MX_GPIO_Init+0xc8>)
 8001598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800159a:	f003 0301 	and.w	r3, r3, #1
 800159e:	60bb      	str	r3, [r7, #8]
 80015a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80015a2:	2300      	movs	r3, #0
 80015a4:	607b      	str	r3, [r7, #4]
 80015a6:	4b24      	ldr	r3, [pc, #144]	; (8001638 <MX_GPIO_Init+0xc8>)
 80015a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015aa:	4a23      	ldr	r2, [pc, #140]	; (8001638 <MX_GPIO_Init+0xc8>)
 80015ac:	f043 0310 	orr.w	r3, r3, #16
 80015b0:	6313      	str	r3, [r2, #48]	; 0x30
 80015b2:	4b21      	ldr	r3, [pc, #132]	; (8001638 <MX_GPIO_Init+0xc8>)
 80015b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015b6:	f003 0310 	and.w	r3, r3, #16
 80015ba:	607b      	str	r3, [r7, #4]
 80015bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015be:	2300      	movs	r3, #0
 80015c0:	603b      	str	r3, [r7, #0]
 80015c2:	4b1d      	ldr	r3, [pc, #116]	; (8001638 <MX_GPIO_Init+0xc8>)
 80015c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015c6:	4a1c      	ldr	r2, [pc, #112]	; (8001638 <MX_GPIO_Init+0xc8>)
 80015c8:	f043 0302 	orr.w	r3, r3, #2
 80015cc:	6313      	str	r3, [r2, #48]	; 0x30
 80015ce:	4b1a      	ldr	r3, [pc, #104]	; (8001638 <MX_GPIO_Init+0xc8>)
 80015d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015d2:	f003 0302 	and.w	r3, r3, #2
 80015d6:	603b      	str	r3, [r7, #0]
 80015d8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, GPIO_PIN_RESET);
 80015da:	2200      	movs	r2, #0
 80015dc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80015e0:	4816      	ldr	r0, [pc, #88]	; (800163c <MX_GPIO_Init+0xcc>)
 80015e2:	f000 fdf3 	bl	80021cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 80015e6:	2200      	movs	r2, #0
 80015e8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80015ec:	4814      	ldr	r0, [pc, #80]	; (8001640 <MX_GPIO_Init+0xd0>)
 80015ee:	f000 fded 	bl	80021cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80015f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80015f6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015f8:	2301      	movs	r3, #1
 80015fa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015fc:	2300      	movs	r3, #0
 80015fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001600:	2300      	movs	r3, #0
 8001602:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001604:	f107 030c 	add.w	r3, r7, #12
 8001608:	4619      	mov	r1, r3
 800160a:	480c      	ldr	r0, [pc, #48]	; (800163c <MX_GPIO_Init+0xcc>)
 800160c:	f000 fc44 	bl	8001e98 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001610:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001614:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001616:	2301      	movs	r3, #1
 8001618:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800161a:	2300      	movs	r3, #0
 800161c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800161e:	2300      	movs	r3, #0
 8001620:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001622:	f107 030c 	add.w	r3, r7, #12
 8001626:	4619      	mov	r1, r3
 8001628:	4805      	ldr	r0, [pc, #20]	; (8001640 <MX_GPIO_Init+0xd0>)
 800162a:	f000 fc35 	bl	8001e98 <HAL_GPIO_Init>

}
 800162e:	bf00      	nop
 8001630:	3720      	adds	r7, #32
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	40023800 	.word	0x40023800
 800163c:	40021000 	.word	0x40021000
 8001640:	40020400 	.word	0x40020400

08001644 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b082      	sub	sp, #8
 8001648:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800164a:	f000 faaf 	bl	8001bac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800164e:	f000 f81b 	bl	8001688 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001652:	f7ff ff8d 	bl	8001570 <MX_GPIO_Init>
  MX_SPI2_Init();
 8001656:	f000 f87b 	bl	8001750 <MX_SPI2_Init>
  MX_USART2_UART_Init();
 800165a:	f000 fa0b 	bl	8001a74 <MX_USART2_UART_Init>

  /* USER CODE BEGIN 2 */

  float uv_data = 0.0f;
 800165e:	f04f 0300 	mov.w	r3, #0
 8001662:	607b      	str	r3, [r7, #4]

  UV_Click_Init();
 8001664:	f7ff fec8 	bl	80013f8 <UV_Click_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	uv_data = Get_UV_Value(&hspi2);
 8001668:	4805      	ldr	r0, [pc, #20]	; (8001680 <main+0x3c>)
 800166a:	f7ff ff09 	bl	8001480 <Get_UV_Value>
 800166e:	6078      	str	r0, [r7, #4]
	UART_Send_Data(uv_data, &huart2);
 8001670:	4904      	ldr	r1, [pc, #16]	; (8001684 <main+0x40>)
 8001672:	6878      	ldr	r0, [r7, #4]
 8001674:	f7ff ff5a 	bl	800152c <UART_Send_Data>

	HAL_Delay(200);
 8001678:	20c8      	movs	r0, #200	; 0xc8
 800167a:	f000 fb05 	bl	8001c88 <HAL_Delay>
	uv_data = Get_UV_Value(&hspi2);
 800167e:	e7f3      	b.n	8001668 <main+0x24>
 8001680:	20000204 	.word	0x20000204
 8001684:	2000025c 	.word	0x2000025c

08001688 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b094      	sub	sp, #80	; 0x50
 800168c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800168e:	f107 0320 	add.w	r3, r7, #32
 8001692:	2230      	movs	r2, #48	; 0x30
 8001694:	2100      	movs	r1, #0
 8001696:	4618      	mov	r0, r3
 8001698:	f002 f9a4 	bl	80039e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800169c:	f107 030c 	add.w	r3, r7, #12
 80016a0:	2200      	movs	r2, #0
 80016a2:	601a      	str	r2, [r3, #0]
 80016a4:	605a      	str	r2, [r3, #4]
 80016a6:	609a      	str	r2, [r3, #8]
 80016a8:	60da      	str	r2, [r3, #12]
 80016aa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80016ac:	2300      	movs	r3, #0
 80016ae:	60bb      	str	r3, [r7, #8]
 80016b0:	4b22      	ldr	r3, [pc, #136]	; (800173c <SystemClock_Config+0xb4>)
 80016b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016b4:	4a21      	ldr	r2, [pc, #132]	; (800173c <SystemClock_Config+0xb4>)
 80016b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016ba:	6413      	str	r3, [r2, #64]	; 0x40
 80016bc:	4b1f      	ldr	r3, [pc, #124]	; (800173c <SystemClock_Config+0xb4>)
 80016be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016c4:	60bb      	str	r3, [r7, #8]
 80016c6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80016c8:	2300      	movs	r3, #0
 80016ca:	607b      	str	r3, [r7, #4]
 80016cc:	4b1c      	ldr	r3, [pc, #112]	; (8001740 <SystemClock_Config+0xb8>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4a1b      	ldr	r2, [pc, #108]	; (8001740 <SystemClock_Config+0xb8>)
 80016d2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016d6:	6013      	str	r3, [r2, #0]
 80016d8:	4b19      	ldr	r3, [pc, #100]	; (8001740 <SystemClock_Config+0xb8>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016e0:	607b      	str	r3, [r7, #4]
 80016e2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80016e4:	2302      	movs	r3, #2
 80016e6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016e8:	2301      	movs	r3, #1
 80016ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80016ec:	2310      	movs	r3, #16
 80016ee:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80016f0:	2300      	movs	r3, #0
 80016f2:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016f4:	f107 0320 	add.w	r3, r7, #32
 80016f8:	4618      	mov	r0, r3
 80016fa:	f000 fd7f 	bl	80021fc <HAL_RCC_OscConfig>
 80016fe:	4603      	mov	r3, r0
 8001700:	2b00      	cmp	r3, #0
 8001702:	d001      	beq.n	8001708 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001704:	f000 f81e 	bl	8001744 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001708:	230f      	movs	r3, #15
 800170a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800170c:	2300      	movs	r3, #0
 800170e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001710:	2300      	movs	r3, #0
 8001712:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001714:	2300      	movs	r3, #0
 8001716:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001718:	2300      	movs	r3, #0
 800171a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800171c:	f107 030c 	add.w	r3, r7, #12
 8001720:	2100      	movs	r1, #0
 8001722:	4618      	mov	r0, r3
 8001724:	f000 ffe2 	bl	80026ec <HAL_RCC_ClockConfig>
 8001728:	4603      	mov	r3, r0
 800172a:	2b00      	cmp	r3, #0
 800172c:	d001      	beq.n	8001732 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800172e:	f000 f809 	bl	8001744 <Error_Handler>
  }
}
 8001732:	bf00      	nop
 8001734:	3750      	adds	r7, #80	; 0x50
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	40023800 	.word	0x40023800
 8001740:	40007000 	.word	0x40007000

08001744 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001744:	b480      	push	{r7}
 8001746:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001748:	b672      	cpsid	i
}
 800174a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800174c:	e7fe      	b.n	800174c <Error_Handler+0x8>
	...

08001750 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001754:	4b17      	ldr	r3, [pc, #92]	; (80017b4 <MX_SPI2_Init+0x64>)
 8001756:	4a18      	ldr	r2, [pc, #96]	; (80017b8 <MX_SPI2_Init+0x68>)
 8001758:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800175a:	4b16      	ldr	r3, [pc, #88]	; (80017b4 <MX_SPI2_Init+0x64>)
 800175c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001760:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001762:	4b14      	ldr	r3, [pc, #80]	; (80017b4 <MX_SPI2_Init+0x64>)
 8001764:	2200      	movs	r2, #0
 8001766:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001768:	4b12      	ldr	r3, [pc, #72]	; (80017b4 <MX_SPI2_Init+0x64>)
 800176a:	2200      	movs	r2, #0
 800176c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800176e:	4b11      	ldr	r3, [pc, #68]	; (80017b4 <MX_SPI2_Init+0x64>)
 8001770:	2200      	movs	r2, #0
 8001772:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001774:	4b0f      	ldr	r3, [pc, #60]	; (80017b4 <MX_SPI2_Init+0x64>)
 8001776:	2200      	movs	r2, #0
 8001778:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800177a:	4b0e      	ldr	r3, [pc, #56]	; (80017b4 <MX_SPI2_Init+0x64>)
 800177c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001780:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001782:	4b0c      	ldr	r3, [pc, #48]	; (80017b4 <MX_SPI2_Init+0x64>)
 8001784:	2200      	movs	r2, #0
 8001786:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001788:	4b0a      	ldr	r3, [pc, #40]	; (80017b4 <MX_SPI2_Init+0x64>)
 800178a:	2200      	movs	r2, #0
 800178c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800178e:	4b09      	ldr	r3, [pc, #36]	; (80017b4 <MX_SPI2_Init+0x64>)
 8001790:	2200      	movs	r2, #0
 8001792:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001794:	4b07      	ldr	r3, [pc, #28]	; (80017b4 <MX_SPI2_Init+0x64>)
 8001796:	2200      	movs	r2, #0
 8001798:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800179a:	4b06      	ldr	r3, [pc, #24]	; (80017b4 <MX_SPI2_Init+0x64>)
 800179c:	220a      	movs	r2, #10
 800179e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80017a0:	4804      	ldr	r0, [pc, #16]	; (80017b4 <MX_SPI2_Init+0x64>)
 80017a2:	f001 f971 	bl	8002a88 <HAL_SPI_Init>
 80017a6:	4603      	mov	r3, r0
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d001      	beq.n	80017b0 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80017ac:	f7ff ffca 	bl	8001744 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80017b0:	bf00      	nop
 80017b2:	bd80      	pop	{r7, pc}
 80017b4:	20000204 	.word	0x20000204
 80017b8:	40003800 	.word	0x40003800

080017bc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b08a      	sub	sp, #40	; 0x28
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017c4:	f107 0314 	add.w	r3, r7, #20
 80017c8:	2200      	movs	r2, #0
 80017ca:	601a      	str	r2, [r3, #0]
 80017cc:	605a      	str	r2, [r3, #4]
 80017ce:	609a      	str	r2, [r3, #8]
 80017d0:	60da      	str	r2, [r3, #12]
 80017d2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	4a19      	ldr	r2, [pc, #100]	; (8001840 <HAL_SPI_MspInit+0x84>)
 80017da:	4293      	cmp	r3, r2
 80017dc:	d12c      	bne.n	8001838 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80017de:	2300      	movs	r3, #0
 80017e0:	613b      	str	r3, [r7, #16]
 80017e2:	4b18      	ldr	r3, [pc, #96]	; (8001844 <HAL_SPI_MspInit+0x88>)
 80017e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017e6:	4a17      	ldr	r2, [pc, #92]	; (8001844 <HAL_SPI_MspInit+0x88>)
 80017e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017ec:	6413      	str	r3, [r2, #64]	; 0x40
 80017ee:	4b15      	ldr	r3, [pc, #84]	; (8001844 <HAL_SPI_MspInit+0x88>)
 80017f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017f6:	613b      	str	r3, [r7, #16]
 80017f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017fa:	2300      	movs	r3, #0
 80017fc:	60fb      	str	r3, [r7, #12]
 80017fe:	4b11      	ldr	r3, [pc, #68]	; (8001844 <HAL_SPI_MspInit+0x88>)
 8001800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001802:	4a10      	ldr	r2, [pc, #64]	; (8001844 <HAL_SPI_MspInit+0x88>)
 8001804:	f043 0302 	orr.w	r3, r3, #2
 8001808:	6313      	str	r3, [r2, #48]	; 0x30
 800180a:	4b0e      	ldr	r3, [pc, #56]	; (8001844 <HAL_SPI_MspInit+0x88>)
 800180c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800180e:	f003 0302 	and.w	r3, r3, #2
 8001812:	60fb      	str	r3, [r7, #12]
 8001814:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001816:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800181a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800181c:	2302      	movs	r3, #2
 800181e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001820:	2300      	movs	r3, #0
 8001822:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001824:	2303      	movs	r3, #3
 8001826:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001828:	2305      	movs	r3, #5
 800182a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800182c:	f107 0314 	add.w	r3, r7, #20
 8001830:	4619      	mov	r1, r3
 8001832:	4805      	ldr	r0, [pc, #20]	; (8001848 <HAL_SPI_MspInit+0x8c>)
 8001834:	f000 fb30 	bl	8001e98 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001838:	bf00      	nop
 800183a:	3728      	adds	r7, #40	; 0x28
 800183c:	46bd      	mov	sp, r7
 800183e:	bd80      	pop	{r7, pc}
 8001840:	40003800 	.word	0x40003800
 8001844:	40023800 	.word	0x40023800
 8001848:	40020400 	.word	0x40020400

0800184c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800184c:	b480      	push	{r7}
 800184e:	b083      	sub	sp, #12
 8001850:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001852:	2300      	movs	r3, #0
 8001854:	607b      	str	r3, [r7, #4]
 8001856:	4b0f      	ldr	r3, [pc, #60]	; (8001894 <HAL_MspInit+0x48>)
 8001858:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800185a:	4a0e      	ldr	r2, [pc, #56]	; (8001894 <HAL_MspInit+0x48>)
 800185c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001860:	6453      	str	r3, [r2, #68]	; 0x44
 8001862:	4b0c      	ldr	r3, [pc, #48]	; (8001894 <HAL_MspInit+0x48>)
 8001864:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001866:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800186a:	607b      	str	r3, [r7, #4]
 800186c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800186e:	2300      	movs	r3, #0
 8001870:	603b      	str	r3, [r7, #0]
 8001872:	4b08      	ldr	r3, [pc, #32]	; (8001894 <HAL_MspInit+0x48>)
 8001874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001876:	4a07      	ldr	r2, [pc, #28]	; (8001894 <HAL_MspInit+0x48>)
 8001878:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800187c:	6413      	str	r3, [r2, #64]	; 0x40
 800187e:	4b05      	ldr	r3, [pc, #20]	; (8001894 <HAL_MspInit+0x48>)
 8001880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001882:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001886:	603b      	str	r3, [r7, #0]
 8001888:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800188a:	bf00      	nop
 800188c:	370c      	adds	r7, #12
 800188e:	46bd      	mov	sp, r7
 8001890:	bc80      	pop	{r7}
 8001892:	4770      	bx	lr
 8001894:	40023800 	.word	0x40023800

08001898 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001898:	b480      	push	{r7}
 800189a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800189c:	e7fe      	b.n	800189c <NMI_Handler+0x4>

0800189e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800189e:	b480      	push	{r7}
 80018a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018a2:	e7fe      	b.n	80018a2 <HardFault_Handler+0x4>

080018a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018a4:	b480      	push	{r7}
 80018a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018a8:	e7fe      	b.n	80018a8 <MemManage_Handler+0x4>

080018aa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018aa:	b480      	push	{r7}
 80018ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018ae:	e7fe      	b.n	80018ae <BusFault_Handler+0x4>

080018b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018b0:	b480      	push	{r7}
 80018b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018b4:	e7fe      	b.n	80018b4 <UsageFault_Handler+0x4>

080018b6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018b6:	b480      	push	{r7}
 80018b8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018ba:	bf00      	nop
 80018bc:	46bd      	mov	sp, r7
 80018be:	bc80      	pop	{r7}
 80018c0:	4770      	bx	lr

080018c2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018c2:	b480      	push	{r7}
 80018c4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018c6:	bf00      	nop
 80018c8:	46bd      	mov	sp, r7
 80018ca:	bc80      	pop	{r7}
 80018cc:	4770      	bx	lr

080018ce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018ce:	b480      	push	{r7}
 80018d0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018d2:	bf00      	nop
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bc80      	pop	{r7}
 80018d8:	4770      	bx	lr

080018da <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018da:	b580      	push	{r7, lr}
 80018dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018de:	f000 f9b7 	bl	8001c50 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018e2:	bf00      	nop
 80018e4:	bd80      	pop	{r7, pc}

080018e6 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80018e6:	b480      	push	{r7}
 80018e8:	af00      	add	r7, sp, #0
	return 1;
 80018ea:	2301      	movs	r3, #1
}
 80018ec:	4618      	mov	r0, r3
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bc80      	pop	{r7}
 80018f2:	4770      	bx	lr

080018f4 <_kill>:

int _kill(int pid, int sig)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b082      	sub	sp, #8
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
 80018fc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80018fe:	f002 f847 	bl	8003990 <__errno>
 8001902:	4603      	mov	r3, r0
 8001904:	2216      	movs	r2, #22
 8001906:	601a      	str	r2, [r3, #0]
	return -1;
 8001908:	f04f 33ff 	mov.w	r3, #4294967295
}
 800190c:	4618      	mov	r0, r3
 800190e:	3708      	adds	r7, #8
 8001910:	46bd      	mov	sp, r7
 8001912:	bd80      	pop	{r7, pc}

08001914 <_exit>:

void _exit (int status)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b082      	sub	sp, #8
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800191c:	f04f 31ff 	mov.w	r1, #4294967295
 8001920:	6878      	ldr	r0, [r7, #4]
 8001922:	f7ff ffe7 	bl	80018f4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001926:	e7fe      	b.n	8001926 <_exit+0x12>

08001928 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b086      	sub	sp, #24
 800192c:	af00      	add	r7, sp, #0
 800192e:	60f8      	str	r0, [r7, #12]
 8001930:	60b9      	str	r1, [r7, #8]
 8001932:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001934:	2300      	movs	r3, #0
 8001936:	617b      	str	r3, [r7, #20]
 8001938:	e00a      	b.n	8001950 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800193a:	f3af 8000 	nop.w
 800193e:	4601      	mov	r1, r0
 8001940:	68bb      	ldr	r3, [r7, #8]
 8001942:	1c5a      	adds	r2, r3, #1
 8001944:	60ba      	str	r2, [r7, #8]
 8001946:	b2ca      	uxtb	r2, r1
 8001948:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800194a:	697b      	ldr	r3, [r7, #20]
 800194c:	3301      	adds	r3, #1
 800194e:	617b      	str	r3, [r7, #20]
 8001950:	697a      	ldr	r2, [r7, #20]
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	429a      	cmp	r2, r3
 8001956:	dbf0      	blt.n	800193a <_read+0x12>
	}

return len;
 8001958:	687b      	ldr	r3, [r7, #4]
}
 800195a:	4618      	mov	r0, r3
 800195c:	3718      	adds	r7, #24
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}

08001962 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001962:	b580      	push	{r7, lr}
 8001964:	b086      	sub	sp, #24
 8001966:	af00      	add	r7, sp, #0
 8001968:	60f8      	str	r0, [r7, #12]
 800196a:	60b9      	str	r1, [r7, #8]
 800196c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800196e:	2300      	movs	r3, #0
 8001970:	617b      	str	r3, [r7, #20]
 8001972:	e009      	b.n	8001988 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001974:	68bb      	ldr	r3, [r7, #8]
 8001976:	1c5a      	adds	r2, r3, #1
 8001978:	60ba      	str	r2, [r7, #8]
 800197a:	781b      	ldrb	r3, [r3, #0]
 800197c:	4618      	mov	r0, r3
 800197e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001982:	697b      	ldr	r3, [r7, #20]
 8001984:	3301      	adds	r3, #1
 8001986:	617b      	str	r3, [r7, #20]
 8001988:	697a      	ldr	r2, [r7, #20]
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	429a      	cmp	r2, r3
 800198e:	dbf1      	blt.n	8001974 <_write+0x12>
	}
	return len;
 8001990:	687b      	ldr	r3, [r7, #4]
}
 8001992:	4618      	mov	r0, r3
 8001994:	3718      	adds	r7, #24
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}

0800199a <_close>:

int _close(int file)
{
 800199a:	b480      	push	{r7}
 800199c:	b083      	sub	sp, #12
 800199e:	af00      	add	r7, sp, #0
 80019a0:	6078      	str	r0, [r7, #4]
	return -1;
 80019a2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	370c      	adds	r7, #12
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bc80      	pop	{r7}
 80019ae:	4770      	bx	lr

080019b0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b083      	sub	sp, #12
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
 80019b8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80019c0:	605a      	str	r2, [r3, #4]
	return 0;
 80019c2:	2300      	movs	r3, #0
}
 80019c4:	4618      	mov	r0, r3
 80019c6:	370c      	adds	r7, #12
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bc80      	pop	{r7}
 80019cc:	4770      	bx	lr

080019ce <_isatty>:

int _isatty(int file)
{
 80019ce:	b480      	push	{r7}
 80019d0:	b083      	sub	sp, #12
 80019d2:	af00      	add	r7, sp, #0
 80019d4:	6078      	str	r0, [r7, #4]
	return 1;
 80019d6:	2301      	movs	r3, #1
}
 80019d8:	4618      	mov	r0, r3
 80019da:	370c      	adds	r7, #12
 80019dc:	46bd      	mov	sp, r7
 80019de:	bc80      	pop	{r7}
 80019e0:	4770      	bx	lr

080019e2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019e2:	b480      	push	{r7}
 80019e4:	b085      	sub	sp, #20
 80019e6:	af00      	add	r7, sp, #0
 80019e8:	60f8      	str	r0, [r7, #12]
 80019ea:	60b9      	str	r1, [r7, #8]
 80019ec:	607a      	str	r2, [r7, #4]
	return 0;
 80019ee:	2300      	movs	r3, #0
}
 80019f0:	4618      	mov	r0, r3
 80019f2:	3714      	adds	r7, #20
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bc80      	pop	{r7}
 80019f8:	4770      	bx	lr
	...

080019fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b086      	sub	sp, #24
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a04:	4a14      	ldr	r2, [pc, #80]	; (8001a58 <_sbrk+0x5c>)
 8001a06:	4b15      	ldr	r3, [pc, #84]	; (8001a5c <_sbrk+0x60>)
 8001a08:	1ad3      	subs	r3, r2, r3
 8001a0a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a0c:	697b      	ldr	r3, [r7, #20]
 8001a0e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a10:	4b13      	ldr	r3, [pc, #76]	; (8001a60 <_sbrk+0x64>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d102      	bne.n	8001a1e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a18:	4b11      	ldr	r3, [pc, #68]	; (8001a60 <_sbrk+0x64>)
 8001a1a:	4a12      	ldr	r2, [pc, #72]	; (8001a64 <_sbrk+0x68>)
 8001a1c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a1e:	4b10      	ldr	r3, [pc, #64]	; (8001a60 <_sbrk+0x64>)
 8001a20:	681a      	ldr	r2, [r3, #0]
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	4413      	add	r3, r2
 8001a26:	693a      	ldr	r2, [r7, #16]
 8001a28:	429a      	cmp	r2, r3
 8001a2a:	d207      	bcs.n	8001a3c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a2c:	f001 ffb0 	bl	8003990 <__errno>
 8001a30:	4603      	mov	r3, r0
 8001a32:	220c      	movs	r2, #12
 8001a34:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a36:	f04f 33ff 	mov.w	r3, #4294967295
 8001a3a:	e009      	b.n	8001a50 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a3c:	4b08      	ldr	r3, [pc, #32]	; (8001a60 <_sbrk+0x64>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a42:	4b07      	ldr	r3, [pc, #28]	; (8001a60 <_sbrk+0x64>)
 8001a44:	681a      	ldr	r2, [r3, #0]
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	4413      	add	r3, r2
 8001a4a:	4a05      	ldr	r2, [pc, #20]	; (8001a60 <_sbrk+0x64>)
 8001a4c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a4e:	68fb      	ldr	r3, [r7, #12]
}
 8001a50:	4618      	mov	r0, r3
 8001a52:	3718      	adds	r7, #24
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bd80      	pop	{r7, pc}
 8001a58:	20020000 	.word	0x20020000
 8001a5c:	00000400 	.word	0x00000400
 8001a60:	200001f8 	.word	0x200001f8
 8001a64:	200002b8 	.word	0x200002b8

08001a68 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a6c:	bf00      	nop
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bc80      	pop	{r7}
 8001a72:	4770      	bx	lr

08001a74 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001a78:	4b11      	ldr	r3, [pc, #68]	; (8001ac0 <MX_USART2_UART_Init+0x4c>)
 8001a7a:	4a12      	ldr	r2, [pc, #72]	; (8001ac4 <MX_USART2_UART_Init+0x50>)
 8001a7c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001a7e:	4b10      	ldr	r3, [pc, #64]	; (8001ac0 <MX_USART2_UART_Init+0x4c>)
 8001a80:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001a84:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001a86:	4b0e      	ldr	r3, [pc, #56]	; (8001ac0 <MX_USART2_UART_Init+0x4c>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001a8c:	4b0c      	ldr	r3, [pc, #48]	; (8001ac0 <MX_USART2_UART_Init+0x4c>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001a92:	4b0b      	ldr	r3, [pc, #44]	; (8001ac0 <MX_USART2_UART_Init+0x4c>)
 8001a94:	2200      	movs	r2, #0
 8001a96:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001a98:	4b09      	ldr	r3, [pc, #36]	; (8001ac0 <MX_USART2_UART_Init+0x4c>)
 8001a9a:	220c      	movs	r2, #12
 8001a9c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a9e:	4b08      	ldr	r3, [pc, #32]	; (8001ac0 <MX_USART2_UART_Init+0x4c>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001aa4:	4b06      	ldr	r3, [pc, #24]	; (8001ac0 <MX_USART2_UART_Init+0x4c>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001aaa:	4805      	ldr	r0, [pc, #20]	; (8001ac0 <MX_USART2_UART_Init+0x4c>)
 8001aac:	f001 fc58 	bl	8003360 <HAL_UART_Init>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d001      	beq.n	8001aba <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001ab6:	f7ff fe45 	bl	8001744 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001aba:	bf00      	nop
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	2000025c 	.word	0x2000025c
 8001ac4:	40004400 	.word	0x40004400

08001ac8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b08a      	sub	sp, #40	; 0x28
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ad0:	f107 0314 	add.w	r3, r7, #20
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	601a      	str	r2, [r3, #0]
 8001ad8:	605a      	str	r2, [r3, #4]
 8001ada:	609a      	str	r2, [r3, #8]
 8001adc:	60da      	str	r2, [r3, #12]
 8001ade:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4a19      	ldr	r2, [pc, #100]	; (8001b4c <HAL_UART_MspInit+0x84>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d12b      	bne.n	8001b42 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001aea:	2300      	movs	r3, #0
 8001aec:	613b      	str	r3, [r7, #16]
 8001aee:	4b18      	ldr	r3, [pc, #96]	; (8001b50 <HAL_UART_MspInit+0x88>)
 8001af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001af2:	4a17      	ldr	r2, [pc, #92]	; (8001b50 <HAL_UART_MspInit+0x88>)
 8001af4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001af8:	6413      	str	r3, [r2, #64]	; 0x40
 8001afa:	4b15      	ldr	r3, [pc, #84]	; (8001b50 <HAL_UART_MspInit+0x88>)
 8001afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001afe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b02:	613b      	str	r3, [r7, #16]
 8001b04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b06:	2300      	movs	r3, #0
 8001b08:	60fb      	str	r3, [r7, #12]
 8001b0a:	4b11      	ldr	r3, [pc, #68]	; (8001b50 <HAL_UART_MspInit+0x88>)
 8001b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b0e:	4a10      	ldr	r2, [pc, #64]	; (8001b50 <HAL_UART_MspInit+0x88>)
 8001b10:	f043 0301 	orr.w	r3, r3, #1
 8001b14:	6313      	str	r3, [r2, #48]	; 0x30
 8001b16:	4b0e      	ldr	r3, [pc, #56]	; (8001b50 <HAL_UART_MspInit+0x88>)
 8001b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b1a:	f003 0301 	and.w	r3, r3, #1
 8001b1e:	60fb      	str	r3, [r7, #12]
 8001b20:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001b22:	230c      	movs	r3, #12
 8001b24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b26:	2302      	movs	r3, #2
 8001b28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b2e:	2303      	movs	r3, #3
 8001b30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b32:	2307      	movs	r3, #7
 8001b34:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b36:	f107 0314 	add.w	r3, r7, #20
 8001b3a:	4619      	mov	r1, r3
 8001b3c:	4805      	ldr	r0, [pc, #20]	; (8001b54 <HAL_UART_MspInit+0x8c>)
 8001b3e:	f000 f9ab 	bl	8001e98 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001b42:	bf00      	nop
 8001b44:	3728      	adds	r7, #40	; 0x28
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	40004400 	.word	0x40004400
 8001b50:	40023800 	.word	0x40023800
 8001b54:	40020000 	.word	0x40020000

08001b58 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001b58:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b90 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001b5c:	480d      	ldr	r0, [pc, #52]	; (8001b94 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001b5e:	490e      	ldr	r1, [pc, #56]	; (8001b98 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001b60:	4a0e      	ldr	r2, [pc, #56]	; (8001b9c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001b62:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b64:	e002      	b.n	8001b6c <LoopCopyDataInit>

08001b66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b6a:	3304      	adds	r3, #4

08001b6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b70:	d3f9      	bcc.n	8001b66 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b72:	4a0b      	ldr	r2, [pc, #44]	; (8001ba0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001b74:	4c0b      	ldr	r4, [pc, #44]	; (8001ba4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001b76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b78:	e001      	b.n	8001b7e <LoopFillZerobss>

08001b7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b7c:	3204      	adds	r2, #4

08001b7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b80:	d3fb      	bcc.n	8001b7a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001b82:	f7ff ff71 	bl	8001a68 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b86:	f001 ff09 	bl	800399c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b8a:	f7ff fd5b 	bl	8001644 <main>
  bx  lr    
 8001b8e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001b90:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001b94:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b98:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001b9c:	08006b44 	.word	0x08006b44
  ldr r2, =_sbss
 8001ba0:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001ba4:	200002b4 	.word	0x200002b4

08001ba8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ba8:	e7fe      	b.n	8001ba8 <ADC_IRQHandler>
	...

08001bac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001bb0:	4b0e      	ldr	r3, [pc, #56]	; (8001bec <HAL_Init+0x40>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4a0d      	ldr	r2, [pc, #52]	; (8001bec <HAL_Init+0x40>)
 8001bb6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001bba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001bbc:	4b0b      	ldr	r3, [pc, #44]	; (8001bec <HAL_Init+0x40>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a0a      	ldr	r2, [pc, #40]	; (8001bec <HAL_Init+0x40>)
 8001bc2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001bc6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bc8:	4b08      	ldr	r3, [pc, #32]	; (8001bec <HAL_Init+0x40>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4a07      	ldr	r2, [pc, #28]	; (8001bec <HAL_Init+0x40>)
 8001bce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bd2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bd4:	2003      	movs	r0, #3
 8001bd6:	f000 f92b 	bl	8001e30 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001bda:	2000      	movs	r0, #0
 8001bdc:	f000 f808 	bl	8001bf0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001be0:	f7ff fe34 	bl	800184c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001be4:	2300      	movs	r3, #0
}
 8001be6:	4618      	mov	r0, r3
 8001be8:	bd80      	pop	{r7, pc}
 8001bea:	bf00      	nop
 8001bec:	40023c00 	.word	0x40023c00

08001bf0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b082      	sub	sp, #8
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001bf8:	4b12      	ldr	r3, [pc, #72]	; (8001c44 <HAL_InitTick+0x54>)
 8001bfa:	681a      	ldr	r2, [r3, #0]
 8001bfc:	4b12      	ldr	r3, [pc, #72]	; (8001c48 <HAL_InitTick+0x58>)
 8001bfe:	781b      	ldrb	r3, [r3, #0]
 8001c00:	4619      	mov	r1, r3
 8001c02:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c06:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f000 f935 	bl	8001e7e <HAL_SYSTICK_Config>
 8001c14:	4603      	mov	r3, r0
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d001      	beq.n	8001c1e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	e00e      	b.n	8001c3c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	2b0f      	cmp	r3, #15
 8001c22:	d80a      	bhi.n	8001c3a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c24:	2200      	movs	r2, #0
 8001c26:	6879      	ldr	r1, [r7, #4]
 8001c28:	f04f 30ff 	mov.w	r0, #4294967295
 8001c2c:	f000 f90b 	bl	8001e46 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c30:	4a06      	ldr	r2, [pc, #24]	; (8001c4c <HAL_InitTick+0x5c>)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c36:	2300      	movs	r3, #0
 8001c38:	e000      	b.n	8001c3c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c3a:	2301      	movs	r3, #1
}
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	3708      	adds	r7, #8
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bd80      	pop	{r7, pc}
 8001c44:	20000000 	.word	0x20000000
 8001c48:	20000008 	.word	0x20000008
 8001c4c:	20000004 	.word	0x20000004

08001c50 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c50:	b480      	push	{r7}
 8001c52:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c54:	4b05      	ldr	r3, [pc, #20]	; (8001c6c <HAL_IncTick+0x1c>)
 8001c56:	781b      	ldrb	r3, [r3, #0]
 8001c58:	461a      	mov	r2, r3
 8001c5a:	4b05      	ldr	r3, [pc, #20]	; (8001c70 <HAL_IncTick+0x20>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4413      	add	r3, r2
 8001c60:	4a03      	ldr	r2, [pc, #12]	; (8001c70 <HAL_IncTick+0x20>)
 8001c62:	6013      	str	r3, [r2, #0]
}
 8001c64:	bf00      	nop
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bc80      	pop	{r7}
 8001c6a:	4770      	bx	lr
 8001c6c:	20000008 	.word	0x20000008
 8001c70:	200002a0 	.word	0x200002a0

08001c74 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c74:	b480      	push	{r7}
 8001c76:	af00      	add	r7, sp, #0
  return uwTick;
 8001c78:	4b02      	ldr	r3, [pc, #8]	; (8001c84 <HAL_GetTick+0x10>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
}
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bc80      	pop	{r7}
 8001c82:	4770      	bx	lr
 8001c84:	200002a0 	.word	0x200002a0

08001c88 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b084      	sub	sp, #16
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c90:	f7ff fff0 	bl	8001c74 <HAL_GetTick>
 8001c94:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ca0:	d005      	beq.n	8001cae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ca2:	4b0a      	ldr	r3, [pc, #40]	; (8001ccc <HAL_Delay+0x44>)
 8001ca4:	781b      	ldrb	r3, [r3, #0]
 8001ca6:	461a      	mov	r2, r3
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	4413      	add	r3, r2
 8001cac:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001cae:	bf00      	nop
 8001cb0:	f7ff ffe0 	bl	8001c74 <HAL_GetTick>
 8001cb4:	4602      	mov	r2, r0
 8001cb6:	68bb      	ldr	r3, [r7, #8]
 8001cb8:	1ad3      	subs	r3, r2, r3
 8001cba:	68fa      	ldr	r2, [r7, #12]
 8001cbc:	429a      	cmp	r2, r3
 8001cbe:	d8f7      	bhi.n	8001cb0 <HAL_Delay+0x28>
  {
  }
}
 8001cc0:	bf00      	nop
 8001cc2:	bf00      	nop
 8001cc4:	3710      	adds	r7, #16
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	20000008 	.word	0x20000008

08001cd0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b085      	sub	sp, #20
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	f003 0307 	and.w	r3, r3, #7
 8001cde:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ce0:	4b0c      	ldr	r3, [pc, #48]	; (8001d14 <__NVIC_SetPriorityGrouping+0x44>)
 8001ce2:	68db      	ldr	r3, [r3, #12]
 8001ce4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ce6:	68ba      	ldr	r2, [r7, #8]
 8001ce8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001cec:	4013      	ands	r3, r2
 8001cee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001cf4:	68bb      	ldr	r3, [r7, #8]
 8001cf6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001cf8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001cfc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d02:	4a04      	ldr	r2, [pc, #16]	; (8001d14 <__NVIC_SetPriorityGrouping+0x44>)
 8001d04:	68bb      	ldr	r3, [r7, #8]
 8001d06:	60d3      	str	r3, [r2, #12]
}
 8001d08:	bf00      	nop
 8001d0a:	3714      	adds	r7, #20
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bc80      	pop	{r7}
 8001d10:	4770      	bx	lr
 8001d12:	bf00      	nop
 8001d14:	e000ed00 	.word	0xe000ed00

08001d18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d1c:	4b04      	ldr	r3, [pc, #16]	; (8001d30 <__NVIC_GetPriorityGrouping+0x18>)
 8001d1e:	68db      	ldr	r3, [r3, #12]
 8001d20:	0a1b      	lsrs	r3, r3, #8
 8001d22:	f003 0307 	and.w	r3, r3, #7
}
 8001d26:	4618      	mov	r0, r3
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bc80      	pop	{r7}
 8001d2c:	4770      	bx	lr
 8001d2e:	bf00      	nop
 8001d30:	e000ed00 	.word	0xe000ed00

08001d34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b083      	sub	sp, #12
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	6039      	str	r1, [r7, #0]
 8001d3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	db0a      	blt.n	8001d5e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	b2da      	uxtb	r2, r3
 8001d4c:	490c      	ldr	r1, [pc, #48]	; (8001d80 <__NVIC_SetPriority+0x4c>)
 8001d4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d52:	0112      	lsls	r2, r2, #4
 8001d54:	b2d2      	uxtb	r2, r2
 8001d56:	440b      	add	r3, r1
 8001d58:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d5c:	e00a      	b.n	8001d74 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	b2da      	uxtb	r2, r3
 8001d62:	4908      	ldr	r1, [pc, #32]	; (8001d84 <__NVIC_SetPriority+0x50>)
 8001d64:	79fb      	ldrb	r3, [r7, #7]
 8001d66:	f003 030f 	and.w	r3, r3, #15
 8001d6a:	3b04      	subs	r3, #4
 8001d6c:	0112      	lsls	r2, r2, #4
 8001d6e:	b2d2      	uxtb	r2, r2
 8001d70:	440b      	add	r3, r1
 8001d72:	761a      	strb	r2, [r3, #24]
}
 8001d74:	bf00      	nop
 8001d76:	370c      	adds	r7, #12
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bc80      	pop	{r7}
 8001d7c:	4770      	bx	lr
 8001d7e:	bf00      	nop
 8001d80:	e000e100 	.word	0xe000e100
 8001d84:	e000ed00 	.word	0xe000ed00

08001d88 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	b089      	sub	sp, #36	; 0x24
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	60f8      	str	r0, [r7, #12]
 8001d90:	60b9      	str	r1, [r7, #8]
 8001d92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	f003 0307 	and.w	r3, r3, #7
 8001d9a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d9c:	69fb      	ldr	r3, [r7, #28]
 8001d9e:	f1c3 0307 	rsb	r3, r3, #7
 8001da2:	2b04      	cmp	r3, #4
 8001da4:	bf28      	it	cs
 8001da6:	2304      	movcs	r3, #4
 8001da8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001daa:	69fb      	ldr	r3, [r7, #28]
 8001dac:	3304      	adds	r3, #4
 8001dae:	2b06      	cmp	r3, #6
 8001db0:	d902      	bls.n	8001db8 <NVIC_EncodePriority+0x30>
 8001db2:	69fb      	ldr	r3, [r7, #28]
 8001db4:	3b03      	subs	r3, #3
 8001db6:	e000      	b.n	8001dba <NVIC_EncodePriority+0x32>
 8001db8:	2300      	movs	r3, #0
 8001dba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dbc:	f04f 32ff 	mov.w	r2, #4294967295
 8001dc0:	69bb      	ldr	r3, [r7, #24]
 8001dc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc6:	43da      	mvns	r2, r3
 8001dc8:	68bb      	ldr	r3, [r7, #8]
 8001dca:	401a      	ands	r2, r3
 8001dcc:	697b      	ldr	r3, [r7, #20]
 8001dce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001dd0:	f04f 31ff 	mov.w	r1, #4294967295
 8001dd4:	697b      	ldr	r3, [r7, #20]
 8001dd6:	fa01 f303 	lsl.w	r3, r1, r3
 8001dda:	43d9      	mvns	r1, r3
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001de0:	4313      	orrs	r3, r2
         );
}
 8001de2:	4618      	mov	r0, r3
 8001de4:	3724      	adds	r7, #36	; 0x24
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bc80      	pop	{r7}
 8001dea:	4770      	bx	lr

08001dec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b082      	sub	sp, #8
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	3b01      	subs	r3, #1
 8001df8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001dfc:	d301      	bcc.n	8001e02 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001dfe:	2301      	movs	r3, #1
 8001e00:	e00f      	b.n	8001e22 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e02:	4a0a      	ldr	r2, [pc, #40]	; (8001e2c <SysTick_Config+0x40>)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	3b01      	subs	r3, #1
 8001e08:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e0a:	210f      	movs	r1, #15
 8001e0c:	f04f 30ff 	mov.w	r0, #4294967295
 8001e10:	f7ff ff90 	bl	8001d34 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e14:	4b05      	ldr	r3, [pc, #20]	; (8001e2c <SysTick_Config+0x40>)
 8001e16:	2200      	movs	r2, #0
 8001e18:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e1a:	4b04      	ldr	r3, [pc, #16]	; (8001e2c <SysTick_Config+0x40>)
 8001e1c:	2207      	movs	r2, #7
 8001e1e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e20:	2300      	movs	r3, #0
}
 8001e22:	4618      	mov	r0, r3
 8001e24:	3708      	adds	r7, #8
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}
 8001e2a:	bf00      	nop
 8001e2c:	e000e010 	.word	0xe000e010

08001e30 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b082      	sub	sp, #8
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e38:	6878      	ldr	r0, [r7, #4]
 8001e3a:	f7ff ff49 	bl	8001cd0 <__NVIC_SetPriorityGrouping>
}
 8001e3e:	bf00      	nop
 8001e40:	3708      	adds	r7, #8
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}

08001e46 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e46:	b580      	push	{r7, lr}
 8001e48:	b086      	sub	sp, #24
 8001e4a:	af00      	add	r7, sp, #0
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	60b9      	str	r1, [r7, #8]
 8001e50:	607a      	str	r2, [r7, #4]
 8001e52:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e54:	2300      	movs	r3, #0
 8001e56:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e58:	f7ff ff5e 	bl	8001d18 <__NVIC_GetPriorityGrouping>
 8001e5c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e5e:	687a      	ldr	r2, [r7, #4]
 8001e60:	68b9      	ldr	r1, [r7, #8]
 8001e62:	6978      	ldr	r0, [r7, #20]
 8001e64:	f7ff ff90 	bl	8001d88 <NVIC_EncodePriority>
 8001e68:	4602      	mov	r2, r0
 8001e6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e6e:	4611      	mov	r1, r2
 8001e70:	4618      	mov	r0, r3
 8001e72:	f7ff ff5f 	bl	8001d34 <__NVIC_SetPriority>
}
 8001e76:	bf00      	nop
 8001e78:	3718      	adds	r7, #24
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}

08001e7e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e7e:	b580      	push	{r7, lr}
 8001e80:	b082      	sub	sp, #8
 8001e82:	af00      	add	r7, sp, #0
 8001e84:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e86:	6878      	ldr	r0, [r7, #4]
 8001e88:	f7ff ffb0 	bl	8001dec <SysTick_Config>
 8001e8c:	4603      	mov	r3, r0
}
 8001e8e:	4618      	mov	r0, r3
 8001e90:	3708      	adds	r7, #8
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}
	...

08001e98 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b089      	sub	sp, #36	; 0x24
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
 8001ea0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001eae:	2300      	movs	r3, #0
 8001eb0:	61fb      	str	r3, [r7, #28]
 8001eb2:	e16b      	b.n	800218c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001eb4:	2201      	movs	r2, #1
 8001eb6:	69fb      	ldr	r3, [r7, #28]
 8001eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ebc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	697a      	ldr	r2, [r7, #20]
 8001ec4:	4013      	ands	r3, r2
 8001ec6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001ec8:	693a      	ldr	r2, [r7, #16]
 8001eca:	697b      	ldr	r3, [r7, #20]
 8001ecc:	429a      	cmp	r2, r3
 8001ece:	f040 815a 	bne.w	8002186 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	685b      	ldr	r3, [r3, #4]
 8001ed6:	f003 0303 	and.w	r3, r3, #3
 8001eda:	2b01      	cmp	r3, #1
 8001edc:	d005      	beq.n	8001eea <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ee6:	2b02      	cmp	r3, #2
 8001ee8:	d130      	bne.n	8001f4c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	689b      	ldr	r3, [r3, #8]
 8001eee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001ef0:	69fb      	ldr	r3, [r7, #28]
 8001ef2:	005b      	lsls	r3, r3, #1
 8001ef4:	2203      	movs	r2, #3
 8001ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8001efa:	43db      	mvns	r3, r3
 8001efc:	69ba      	ldr	r2, [r7, #24]
 8001efe:	4013      	ands	r3, r2
 8001f00:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	68da      	ldr	r2, [r3, #12]
 8001f06:	69fb      	ldr	r3, [r7, #28]
 8001f08:	005b      	lsls	r3, r3, #1
 8001f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0e:	69ba      	ldr	r2, [r7, #24]
 8001f10:	4313      	orrs	r3, r2
 8001f12:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	69ba      	ldr	r2, [r7, #24]
 8001f18:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	685b      	ldr	r3, [r3, #4]
 8001f1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001f20:	2201      	movs	r2, #1
 8001f22:	69fb      	ldr	r3, [r7, #28]
 8001f24:	fa02 f303 	lsl.w	r3, r2, r3
 8001f28:	43db      	mvns	r3, r3
 8001f2a:	69ba      	ldr	r2, [r7, #24]
 8001f2c:	4013      	ands	r3, r2
 8001f2e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	091b      	lsrs	r3, r3, #4
 8001f36:	f003 0201 	and.w	r2, r3, #1
 8001f3a:	69fb      	ldr	r3, [r7, #28]
 8001f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f40:	69ba      	ldr	r2, [r7, #24]
 8001f42:	4313      	orrs	r3, r2
 8001f44:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	69ba      	ldr	r2, [r7, #24]
 8001f4a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	f003 0303 	and.w	r3, r3, #3
 8001f54:	2b03      	cmp	r3, #3
 8001f56:	d017      	beq.n	8001f88 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	68db      	ldr	r3, [r3, #12]
 8001f5c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001f5e:	69fb      	ldr	r3, [r7, #28]
 8001f60:	005b      	lsls	r3, r3, #1
 8001f62:	2203      	movs	r2, #3
 8001f64:	fa02 f303 	lsl.w	r3, r2, r3
 8001f68:	43db      	mvns	r3, r3
 8001f6a:	69ba      	ldr	r2, [r7, #24]
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	689a      	ldr	r2, [r3, #8]
 8001f74:	69fb      	ldr	r3, [r7, #28]
 8001f76:	005b      	lsls	r3, r3, #1
 8001f78:	fa02 f303 	lsl.w	r3, r2, r3
 8001f7c:	69ba      	ldr	r2, [r7, #24]
 8001f7e:	4313      	orrs	r3, r2
 8001f80:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	69ba      	ldr	r2, [r7, #24]
 8001f86:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	685b      	ldr	r3, [r3, #4]
 8001f8c:	f003 0303 	and.w	r3, r3, #3
 8001f90:	2b02      	cmp	r3, #2
 8001f92:	d123      	bne.n	8001fdc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001f94:	69fb      	ldr	r3, [r7, #28]
 8001f96:	08da      	lsrs	r2, r3, #3
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	3208      	adds	r2, #8
 8001f9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001fa0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001fa2:	69fb      	ldr	r3, [r7, #28]
 8001fa4:	f003 0307 	and.w	r3, r3, #7
 8001fa8:	009b      	lsls	r3, r3, #2
 8001faa:	220f      	movs	r2, #15
 8001fac:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb0:	43db      	mvns	r3, r3
 8001fb2:	69ba      	ldr	r2, [r7, #24]
 8001fb4:	4013      	ands	r3, r2
 8001fb6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	691a      	ldr	r2, [r3, #16]
 8001fbc:	69fb      	ldr	r3, [r7, #28]
 8001fbe:	f003 0307 	and.w	r3, r3, #7
 8001fc2:	009b      	lsls	r3, r3, #2
 8001fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc8:	69ba      	ldr	r2, [r7, #24]
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001fce:	69fb      	ldr	r3, [r7, #28]
 8001fd0:	08da      	lsrs	r2, r3, #3
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	3208      	adds	r2, #8
 8001fd6:	69b9      	ldr	r1, [r7, #24]
 8001fd8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001fe2:	69fb      	ldr	r3, [r7, #28]
 8001fe4:	005b      	lsls	r3, r3, #1
 8001fe6:	2203      	movs	r2, #3
 8001fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fec:	43db      	mvns	r3, r3
 8001fee:	69ba      	ldr	r2, [r7, #24]
 8001ff0:	4013      	ands	r3, r2
 8001ff2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	f003 0203 	and.w	r2, r3, #3
 8001ffc:	69fb      	ldr	r3, [r7, #28]
 8001ffe:	005b      	lsls	r3, r3, #1
 8002000:	fa02 f303 	lsl.w	r3, r2, r3
 8002004:	69ba      	ldr	r2, [r7, #24]
 8002006:	4313      	orrs	r3, r2
 8002008:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	69ba      	ldr	r2, [r7, #24]
 800200e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	685b      	ldr	r3, [r3, #4]
 8002014:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002018:	2b00      	cmp	r3, #0
 800201a:	f000 80b4 	beq.w	8002186 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800201e:	2300      	movs	r3, #0
 8002020:	60fb      	str	r3, [r7, #12]
 8002022:	4b5f      	ldr	r3, [pc, #380]	; (80021a0 <HAL_GPIO_Init+0x308>)
 8002024:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002026:	4a5e      	ldr	r2, [pc, #376]	; (80021a0 <HAL_GPIO_Init+0x308>)
 8002028:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800202c:	6453      	str	r3, [r2, #68]	; 0x44
 800202e:	4b5c      	ldr	r3, [pc, #368]	; (80021a0 <HAL_GPIO_Init+0x308>)
 8002030:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002032:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002036:	60fb      	str	r3, [r7, #12]
 8002038:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800203a:	4a5a      	ldr	r2, [pc, #360]	; (80021a4 <HAL_GPIO_Init+0x30c>)
 800203c:	69fb      	ldr	r3, [r7, #28]
 800203e:	089b      	lsrs	r3, r3, #2
 8002040:	3302      	adds	r3, #2
 8002042:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002046:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002048:	69fb      	ldr	r3, [r7, #28]
 800204a:	f003 0303 	and.w	r3, r3, #3
 800204e:	009b      	lsls	r3, r3, #2
 8002050:	220f      	movs	r2, #15
 8002052:	fa02 f303 	lsl.w	r3, r2, r3
 8002056:	43db      	mvns	r3, r3
 8002058:	69ba      	ldr	r2, [r7, #24]
 800205a:	4013      	ands	r3, r2
 800205c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	4a51      	ldr	r2, [pc, #324]	; (80021a8 <HAL_GPIO_Init+0x310>)
 8002062:	4293      	cmp	r3, r2
 8002064:	d02b      	beq.n	80020be <HAL_GPIO_Init+0x226>
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	4a50      	ldr	r2, [pc, #320]	; (80021ac <HAL_GPIO_Init+0x314>)
 800206a:	4293      	cmp	r3, r2
 800206c:	d025      	beq.n	80020ba <HAL_GPIO_Init+0x222>
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	4a4f      	ldr	r2, [pc, #316]	; (80021b0 <HAL_GPIO_Init+0x318>)
 8002072:	4293      	cmp	r3, r2
 8002074:	d01f      	beq.n	80020b6 <HAL_GPIO_Init+0x21e>
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	4a4e      	ldr	r2, [pc, #312]	; (80021b4 <HAL_GPIO_Init+0x31c>)
 800207a:	4293      	cmp	r3, r2
 800207c:	d019      	beq.n	80020b2 <HAL_GPIO_Init+0x21a>
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	4a4d      	ldr	r2, [pc, #308]	; (80021b8 <HAL_GPIO_Init+0x320>)
 8002082:	4293      	cmp	r3, r2
 8002084:	d013      	beq.n	80020ae <HAL_GPIO_Init+0x216>
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	4a4c      	ldr	r2, [pc, #304]	; (80021bc <HAL_GPIO_Init+0x324>)
 800208a:	4293      	cmp	r3, r2
 800208c:	d00d      	beq.n	80020aa <HAL_GPIO_Init+0x212>
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	4a4b      	ldr	r2, [pc, #300]	; (80021c0 <HAL_GPIO_Init+0x328>)
 8002092:	4293      	cmp	r3, r2
 8002094:	d007      	beq.n	80020a6 <HAL_GPIO_Init+0x20e>
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	4a4a      	ldr	r2, [pc, #296]	; (80021c4 <HAL_GPIO_Init+0x32c>)
 800209a:	4293      	cmp	r3, r2
 800209c:	d101      	bne.n	80020a2 <HAL_GPIO_Init+0x20a>
 800209e:	2307      	movs	r3, #7
 80020a0:	e00e      	b.n	80020c0 <HAL_GPIO_Init+0x228>
 80020a2:	2308      	movs	r3, #8
 80020a4:	e00c      	b.n	80020c0 <HAL_GPIO_Init+0x228>
 80020a6:	2306      	movs	r3, #6
 80020a8:	e00a      	b.n	80020c0 <HAL_GPIO_Init+0x228>
 80020aa:	2305      	movs	r3, #5
 80020ac:	e008      	b.n	80020c0 <HAL_GPIO_Init+0x228>
 80020ae:	2304      	movs	r3, #4
 80020b0:	e006      	b.n	80020c0 <HAL_GPIO_Init+0x228>
 80020b2:	2303      	movs	r3, #3
 80020b4:	e004      	b.n	80020c0 <HAL_GPIO_Init+0x228>
 80020b6:	2302      	movs	r3, #2
 80020b8:	e002      	b.n	80020c0 <HAL_GPIO_Init+0x228>
 80020ba:	2301      	movs	r3, #1
 80020bc:	e000      	b.n	80020c0 <HAL_GPIO_Init+0x228>
 80020be:	2300      	movs	r3, #0
 80020c0:	69fa      	ldr	r2, [r7, #28]
 80020c2:	f002 0203 	and.w	r2, r2, #3
 80020c6:	0092      	lsls	r2, r2, #2
 80020c8:	4093      	lsls	r3, r2
 80020ca:	69ba      	ldr	r2, [r7, #24]
 80020cc:	4313      	orrs	r3, r2
 80020ce:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80020d0:	4934      	ldr	r1, [pc, #208]	; (80021a4 <HAL_GPIO_Init+0x30c>)
 80020d2:	69fb      	ldr	r3, [r7, #28]
 80020d4:	089b      	lsrs	r3, r3, #2
 80020d6:	3302      	adds	r3, #2
 80020d8:	69ba      	ldr	r2, [r7, #24]
 80020da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80020de:	4b3a      	ldr	r3, [pc, #232]	; (80021c8 <HAL_GPIO_Init+0x330>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020e4:	693b      	ldr	r3, [r7, #16]
 80020e6:	43db      	mvns	r3, r3
 80020e8:	69ba      	ldr	r2, [r7, #24]
 80020ea:	4013      	ands	r3, r2
 80020ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d003      	beq.n	8002102 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80020fa:	69ba      	ldr	r2, [r7, #24]
 80020fc:	693b      	ldr	r3, [r7, #16]
 80020fe:	4313      	orrs	r3, r2
 8002100:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002102:	4a31      	ldr	r2, [pc, #196]	; (80021c8 <HAL_GPIO_Init+0x330>)
 8002104:	69bb      	ldr	r3, [r7, #24]
 8002106:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002108:	4b2f      	ldr	r3, [pc, #188]	; (80021c8 <HAL_GPIO_Init+0x330>)
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800210e:	693b      	ldr	r3, [r7, #16]
 8002110:	43db      	mvns	r3, r3
 8002112:	69ba      	ldr	r2, [r7, #24]
 8002114:	4013      	ands	r3, r2
 8002116:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002120:	2b00      	cmp	r3, #0
 8002122:	d003      	beq.n	800212c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002124:	69ba      	ldr	r2, [r7, #24]
 8002126:	693b      	ldr	r3, [r7, #16]
 8002128:	4313      	orrs	r3, r2
 800212a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800212c:	4a26      	ldr	r2, [pc, #152]	; (80021c8 <HAL_GPIO_Init+0x330>)
 800212e:	69bb      	ldr	r3, [r7, #24]
 8002130:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002132:	4b25      	ldr	r3, [pc, #148]	; (80021c8 <HAL_GPIO_Init+0x330>)
 8002134:	689b      	ldr	r3, [r3, #8]
 8002136:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002138:	693b      	ldr	r3, [r7, #16]
 800213a:	43db      	mvns	r3, r3
 800213c:	69ba      	ldr	r2, [r7, #24]
 800213e:	4013      	ands	r3, r2
 8002140:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800214a:	2b00      	cmp	r3, #0
 800214c:	d003      	beq.n	8002156 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800214e:	69ba      	ldr	r2, [r7, #24]
 8002150:	693b      	ldr	r3, [r7, #16]
 8002152:	4313      	orrs	r3, r2
 8002154:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002156:	4a1c      	ldr	r2, [pc, #112]	; (80021c8 <HAL_GPIO_Init+0x330>)
 8002158:	69bb      	ldr	r3, [r7, #24]
 800215a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800215c:	4b1a      	ldr	r3, [pc, #104]	; (80021c8 <HAL_GPIO_Init+0x330>)
 800215e:	68db      	ldr	r3, [r3, #12]
 8002160:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002162:	693b      	ldr	r3, [r7, #16]
 8002164:	43db      	mvns	r3, r3
 8002166:	69ba      	ldr	r2, [r7, #24]
 8002168:	4013      	ands	r3, r2
 800216a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002174:	2b00      	cmp	r3, #0
 8002176:	d003      	beq.n	8002180 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002178:	69ba      	ldr	r2, [r7, #24]
 800217a:	693b      	ldr	r3, [r7, #16]
 800217c:	4313      	orrs	r3, r2
 800217e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002180:	4a11      	ldr	r2, [pc, #68]	; (80021c8 <HAL_GPIO_Init+0x330>)
 8002182:	69bb      	ldr	r3, [r7, #24]
 8002184:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002186:	69fb      	ldr	r3, [r7, #28]
 8002188:	3301      	adds	r3, #1
 800218a:	61fb      	str	r3, [r7, #28]
 800218c:	69fb      	ldr	r3, [r7, #28]
 800218e:	2b0f      	cmp	r3, #15
 8002190:	f67f ae90 	bls.w	8001eb4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002194:	bf00      	nop
 8002196:	bf00      	nop
 8002198:	3724      	adds	r7, #36	; 0x24
 800219a:	46bd      	mov	sp, r7
 800219c:	bc80      	pop	{r7}
 800219e:	4770      	bx	lr
 80021a0:	40023800 	.word	0x40023800
 80021a4:	40013800 	.word	0x40013800
 80021a8:	40020000 	.word	0x40020000
 80021ac:	40020400 	.word	0x40020400
 80021b0:	40020800 	.word	0x40020800
 80021b4:	40020c00 	.word	0x40020c00
 80021b8:	40021000 	.word	0x40021000
 80021bc:	40021400 	.word	0x40021400
 80021c0:	40021800 	.word	0x40021800
 80021c4:	40021c00 	.word	0x40021c00
 80021c8:	40013c00 	.word	0x40013c00

080021cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80021cc:	b480      	push	{r7}
 80021ce:	b083      	sub	sp, #12
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
 80021d4:	460b      	mov	r3, r1
 80021d6:	807b      	strh	r3, [r7, #2]
 80021d8:	4613      	mov	r3, r2
 80021da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80021dc:	787b      	ldrb	r3, [r7, #1]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d003      	beq.n	80021ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80021e2:	887a      	ldrh	r2, [r7, #2]
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80021e8:	e003      	b.n	80021f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80021ea:	887b      	ldrh	r3, [r7, #2]
 80021ec:	041a      	lsls	r2, r3, #16
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	619a      	str	r2, [r3, #24]
}
 80021f2:	bf00      	nop
 80021f4:	370c      	adds	r7, #12
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bc80      	pop	{r7}
 80021fa:	4770      	bx	lr

080021fc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b086      	sub	sp, #24
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2b00      	cmp	r3, #0
 8002208:	d101      	bne.n	800220e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800220a:	2301      	movs	r3, #1
 800220c:	e264      	b.n	80026d8 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f003 0301 	and.w	r3, r3, #1
 8002216:	2b00      	cmp	r3, #0
 8002218:	d075      	beq.n	8002306 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800221a:	4ba3      	ldr	r3, [pc, #652]	; (80024a8 <HAL_RCC_OscConfig+0x2ac>)
 800221c:	689b      	ldr	r3, [r3, #8]
 800221e:	f003 030c 	and.w	r3, r3, #12
 8002222:	2b04      	cmp	r3, #4
 8002224:	d00c      	beq.n	8002240 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002226:	4ba0      	ldr	r3, [pc, #640]	; (80024a8 <HAL_RCC_OscConfig+0x2ac>)
 8002228:	689b      	ldr	r3, [r3, #8]
 800222a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800222e:	2b08      	cmp	r3, #8
 8002230:	d112      	bne.n	8002258 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002232:	4b9d      	ldr	r3, [pc, #628]	; (80024a8 <HAL_RCC_OscConfig+0x2ac>)
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800223a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800223e:	d10b      	bne.n	8002258 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002240:	4b99      	ldr	r3, [pc, #612]	; (80024a8 <HAL_RCC_OscConfig+0x2ac>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002248:	2b00      	cmp	r3, #0
 800224a:	d05b      	beq.n	8002304 <HAL_RCC_OscConfig+0x108>
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	2b00      	cmp	r3, #0
 8002252:	d157      	bne.n	8002304 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002254:	2301      	movs	r3, #1
 8002256:	e23f      	b.n	80026d8 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002260:	d106      	bne.n	8002270 <HAL_RCC_OscConfig+0x74>
 8002262:	4b91      	ldr	r3, [pc, #580]	; (80024a8 <HAL_RCC_OscConfig+0x2ac>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	4a90      	ldr	r2, [pc, #576]	; (80024a8 <HAL_RCC_OscConfig+0x2ac>)
 8002268:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800226c:	6013      	str	r3, [r2, #0]
 800226e:	e01d      	b.n	80022ac <HAL_RCC_OscConfig+0xb0>
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002278:	d10c      	bne.n	8002294 <HAL_RCC_OscConfig+0x98>
 800227a:	4b8b      	ldr	r3, [pc, #556]	; (80024a8 <HAL_RCC_OscConfig+0x2ac>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4a8a      	ldr	r2, [pc, #552]	; (80024a8 <HAL_RCC_OscConfig+0x2ac>)
 8002280:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002284:	6013      	str	r3, [r2, #0]
 8002286:	4b88      	ldr	r3, [pc, #544]	; (80024a8 <HAL_RCC_OscConfig+0x2ac>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	4a87      	ldr	r2, [pc, #540]	; (80024a8 <HAL_RCC_OscConfig+0x2ac>)
 800228c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002290:	6013      	str	r3, [r2, #0]
 8002292:	e00b      	b.n	80022ac <HAL_RCC_OscConfig+0xb0>
 8002294:	4b84      	ldr	r3, [pc, #528]	; (80024a8 <HAL_RCC_OscConfig+0x2ac>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4a83      	ldr	r2, [pc, #524]	; (80024a8 <HAL_RCC_OscConfig+0x2ac>)
 800229a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800229e:	6013      	str	r3, [r2, #0]
 80022a0:	4b81      	ldr	r3, [pc, #516]	; (80024a8 <HAL_RCC_OscConfig+0x2ac>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	4a80      	ldr	r2, [pc, #512]	; (80024a8 <HAL_RCC_OscConfig+0x2ac>)
 80022a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80022aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d013      	beq.n	80022dc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022b4:	f7ff fcde 	bl	8001c74 <HAL_GetTick>
 80022b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022ba:	e008      	b.n	80022ce <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80022bc:	f7ff fcda 	bl	8001c74 <HAL_GetTick>
 80022c0:	4602      	mov	r2, r0
 80022c2:	693b      	ldr	r3, [r7, #16]
 80022c4:	1ad3      	subs	r3, r2, r3
 80022c6:	2b64      	cmp	r3, #100	; 0x64
 80022c8:	d901      	bls.n	80022ce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80022ca:	2303      	movs	r3, #3
 80022cc:	e204      	b.n	80026d8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022ce:	4b76      	ldr	r3, [pc, #472]	; (80024a8 <HAL_RCC_OscConfig+0x2ac>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d0f0      	beq.n	80022bc <HAL_RCC_OscConfig+0xc0>
 80022da:	e014      	b.n	8002306 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022dc:	f7ff fcca 	bl	8001c74 <HAL_GetTick>
 80022e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022e2:	e008      	b.n	80022f6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80022e4:	f7ff fcc6 	bl	8001c74 <HAL_GetTick>
 80022e8:	4602      	mov	r2, r0
 80022ea:	693b      	ldr	r3, [r7, #16]
 80022ec:	1ad3      	subs	r3, r2, r3
 80022ee:	2b64      	cmp	r3, #100	; 0x64
 80022f0:	d901      	bls.n	80022f6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80022f2:	2303      	movs	r3, #3
 80022f4:	e1f0      	b.n	80026d8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022f6:	4b6c      	ldr	r3, [pc, #432]	; (80024a8 <HAL_RCC_OscConfig+0x2ac>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d1f0      	bne.n	80022e4 <HAL_RCC_OscConfig+0xe8>
 8002302:	e000      	b.n	8002306 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002304:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f003 0302 	and.w	r3, r3, #2
 800230e:	2b00      	cmp	r3, #0
 8002310:	d063      	beq.n	80023da <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002312:	4b65      	ldr	r3, [pc, #404]	; (80024a8 <HAL_RCC_OscConfig+0x2ac>)
 8002314:	689b      	ldr	r3, [r3, #8]
 8002316:	f003 030c 	and.w	r3, r3, #12
 800231a:	2b00      	cmp	r3, #0
 800231c:	d00b      	beq.n	8002336 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800231e:	4b62      	ldr	r3, [pc, #392]	; (80024a8 <HAL_RCC_OscConfig+0x2ac>)
 8002320:	689b      	ldr	r3, [r3, #8]
 8002322:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002326:	2b08      	cmp	r3, #8
 8002328:	d11c      	bne.n	8002364 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800232a:	4b5f      	ldr	r3, [pc, #380]	; (80024a8 <HAL_RCC_OscConfig+0x2ac>)
 800232c:	685b      	ldr	r3, [r3, #4]
 800232e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002332:	2b00      	cmp	r3, #0
 8002334:	d116      	bne.n	8002364 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002336:	4b5c      	ldr	r3, [pc, #368]	; (80024a8 <HAL_RCC_OscConfig+0x2ac>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f003 0302 	and.w	r3, r3, #2
 800233e:	2b00      	cmp	r3, #0
 8002340:	d005      	beq.n	800234e <HAL_RCC_OscConfig+0x152>
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	68db      	ldr	r3, [r3, #12]
 8002346:	2b01      	cmp	r3, #1
 8002348:	d001      	beq.n	800234e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800234a:	2301      	movs	r3, #1
 800234c:	e1c4      	b.n	80026d8 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800234e:	4b56      	ldr	r3, [pc, #344]	; (80024a8 <HAL_RCC_OscConfig+0x2ac>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	691b      	ldr	r3, [r3, #16]
 800235a:	00db      	lsls	r3, r3, #3
 800235c:	4952      	ldr	r1, [pc, #328]	; (80024a8 <HAL_RCC_OscConfig+0x2ac>)
 800235e:	4313      	orrs	r3, r2
 8002360:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002362:	e03a      	b.n	80023da <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	68db      	ldr	r3, [r3, #12]
 8002368:	2b00      	cmp	r3, #0
 800236a:	d020      	beq.n	80023ae <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800236c:	4b4f      	ldr	r3, [pc, #316]	; (80024ac <HAL_RCC_OscConfig+0x2b0>)
 800236e:	2201      	movs	r2, #1
 8002370:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002372:	f7ff fc7f 	bl	8001c74 <HAL_GetTick>
 8002376:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002378:	e008      	b.n	800238c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800237a:	f7ff fc7b 	bl	8001c74 <HAL_GetTick>
 800237e:	4602      	mov	r2, r0
 8002380:	693b      	ldr	r3, [r7, #16]
 8002382:	1ad3      	subs	r3, r2, r3
 8002384:	2b02      	cmp	r3, #2
 8002386:	d901      	bls.n	800238c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002388:	2303      	movs	r3, #3
 800238a:	e1a5      	b.n	80026d8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800238c:	4b46      	ldr	r3, [pc, #280]	; (80024a8 <HAL_RCC_OscConfig+0x2ac>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f003 0302 	and.w	r3, r3, #2
 8002394:	2b00      	cmp	r3, #0
 8002396:	d0f0      	beq.n	800237a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002398:	4b43      	ldr	r3, [pc, #268]	; (80024a8 <HAL_RCC_OscConfig+0x2ac>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	691b      	ldr	r3, [r3, #16]
 80023a4:	00db      	lsls	r3, r3, #3
 80023a6:	4940      	ldr	r1, [pc, #256]	; (80024a8 <HAL_RCC_OscConfig+0x2ac>)
 80023a8:	4313      	orrs	r3, r2
 80023aa:	600b      	str	r3, [r1, #0]
 80023ac:	e015      	b.n	80023da <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023ae:	4b3f      	ldr	r3, [pc, #252]	; (80024ac <HAL_RCC_OscConfig+0x2b0>)
 80023b0:	2200      	movs	r2, #0
 80023b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023b4:	f7ff fc5e 	bl	8001c74 <HAL_GetTick>
 80023b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023ba:	e008      	b.n	80023ce <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80023bc:	f7ff fc5a 	bl	8001c74 <HAL_GetTick>
 80023c0:	4602      	mov	r2, r0
 80023c2:	693b      	ldr	r3, [r7, #16]
 80023c4:	1ad3      	subs	r3, r2, r3
 80023c6:	2b02      	cmp	r3, #2
 80023c8:	d901      	bls.n	80023ce <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80023ca:	2303      	movs	r3, #3
 80023cc:	e184      	b.n	80026d8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023ce:	4b36      	ldr	r3, [pc, #216]	; (80024a8 <HAL_RCC_OscConfig+0x2ac>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f003 0302 	and.w	r3, r3, #2
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d1f0      	bne.n	80023bc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f003 0308 	and.w	r3, r3, #8
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d030      	beq.n	8002448 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	695b      	ldr	r3, [r3, #20]
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d016      	beq.n	800241c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80023ee:	4b30      	ldr	r3, [pc, #192]	; (80024b0 <HAL_RCC_OscConfig+0x2b4>)
 80023f0:	2201      	movs	r2, #1
 80023f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023f4:	f7ff fc3e 	bl	8001c74 <HAL_GetTick>
 80023f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023fa:	e008      	b.n	800240e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80023fc:	f7ff fc3a 	bl	8001c74 <HAL_GetTick>
 8002400:	4602      	mov	r2, r0
 8002402:	693b      	ldr	r3, [r7, #16]
 8002404:	1ad3      	subs	r3, r2, r3
 8002406:	2b02      	cmp	r3, #2
 8002408:	d901      	bls.n	800240e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800240a:	2303      	movs	r3, #3
 800240c:	e164      	b.n	80026d8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800240e:	4b26      	ldr	r3, [pc, #152]	; (80024a8 <HAL_RCC_OscConfig+0x2ac>)
 8002410:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002412:	f003 0302 	and.w	r3, r3, #2
 8002416:	2b00      	cmp	r3, #0
 8002418:	d0f0      	beq.n	80023fc <HAL_RCC_OscConfig+0x200>
 800241a:	e015      	b.n	8002448 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800241c:	4b24      	ldr	r3, [pc, #144]	; (80024b0 <HAL_RCC_OscConfig+0x2b4>)
 800241e:	2200      	movs	r2, #0
 8002420:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002422:	f7ff fc27 	bl	8001c74 <HAL_GetTick>
 8002426:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002428:	e008      	b.n	800243c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800242a:	f7ff fc23 	bl	8001c74 <HAL_GetTick>
 800242e:	4602      	mov	r2, r0
 8002430:	693b      	ldr	r3, [r7, #16]
 8002432:	1ad3      	subs	r3, r2, r3
 8002434:	2b02      	cmp	r3, #2
 8002436:	d901      	bls.n	800243c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002438:	2303      	movs	r3, #3
 800243a:	e14d      	b.n	80026d8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800243c:	4b1a      	ldr	r3, [pc, #104]	; (80024a8 <HAL_RCC_OscConfig+0x2ac>)
 800243e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002440:	f003 0302 	and.w	r3, r3, #2
 8002444:	2b00      	cmp	r3, #0
 8002446:	d1f0      	bne.n	800242a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f003 0304 	and.w	r3, r3, #4
 8002450:	2b00      	cmp	r3, #0
 8002452:	f000 80a0 	beq.w	8002596 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002456:	2300      	movs	r3, #0
 8002458:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800245a:	4b13      	ldr	r3, [pc, #76]	; (80024a8 <HAL_RCC_OscConfig+0x2ac>)
 800245c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800245e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002462:	2b00      	cmp	r3, #0
 8002464:	d10f      	bne.n	8002486 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002466:	2300      	movs	r3, #0
 8002468:	60bb      	str	r3, [r7, #8]
 800246a:	4b0f      	ldr	r3, [pc, #60]	; (80024a8 <HAL_RCC_OscConfig+0x2ac>)
 800246c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800246e:	4a0e      	ldr	r2, [pc, #56]	; (80024a8 <HAL_RCC_OscConfig+0x2ac>)
 8002470:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002474:	6413      	str	r3, [r2, #64]	; 0x40
 8002476:	4b0c      	ldr	r3, [pc, #48]	; (80024a8 <HAL_RCC_OscConfig+0x2ac>)
 8002478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800247a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800247e:	60bb      	str	r3, [r7, #8]
 8002480:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002482:	2301      	movs	r3, #1
 8002484:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002486:	4b0b      	ldr	r3, [pc, #44]	; (80024b4 <HAL_RCC_OscConfig+0x2b8>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800248e:	2b00      	cmp	r3, #0
 8002490:	d121      	bne.n	80024d6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002492:	4b08      	ldr	r3, [pc, #32]	; (80024b4 <HAL_RCC_OscConfig+0x2b8>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4a07      	ldr	r2, [pc, #28]	; (80024b4 <HAL_RCC_OscConfig+0x2b8>)
 8002498:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800249c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800249e:	f7ff fbe9 	bl	8001c74 <HAL_GetTick>
 80024a2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024a4:	e011      	b.n	80024ca <HAL_RCC_OscConfig+0x2ce>
 80024a6:	bf00      	nop
 80024a8:	40023800 	.word	0x40023800
 80024ac:	42470000 	.word	0x42470000
 80024b0:	42470e80 	.word	0x42470e80
 80024b4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024b8:	f7ff fbdc 	bl	8001c74 <HAL_GetTick>
 80024bc:	4602      	mov	r2, r0
 80024be:	693b      	ldr	r3, [r7, #16]
 80024c0:	1ad3      	subs	r3, r2, r3
 80024c2:	2b02      	cmp	r3, #2
 80024c4:	d901      	bls.n	80024ca <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80024c6:	2303      	movs	r3, #3
 80024c8:	e106      	b.n	80026d8 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024ca:	4b85      	ldr	r3, [pc, #532]	; (80026e0 <HAL_RCC_OscConfig+0x4e4>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d0f0      	beq.n	80024b8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	689b      	ldr	r3, [r3, #8]
 80024da:	2b01      	cmp	r3, #1
 80024dc:	d106      	bne.n	80024ec <HAL_RCC_OscConfig+0x2f0>
 80024de:	4b81      	ldr	r3, [pc, #516]	; (80026e4 <HAL_RCC_OscConfig+0x4e8>)
 80024e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024e2:	4a80      	ldr	r2, [pc, #512]	; (80026e4 <HAL_RCC_OscConfig+0x4e8>)
 80024e4:	f043 0301 	orr.w	r3, r3, #1
 80024e8:	6713      	str	r3, [r2, #112]	; 0x70
 80024ea:	e01c      	b.n	8002526 <HAL_RCC_OscConfig+0x32a>
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	689b      	ldr	r3, [r3, #8]
 80024f0:	2b05      	cmp	r3, #5
 80024f2:	d10c      	bne.n	800250e <HAL_RCC_OscConfig+0x312>
 80024f4:	4b7b      	ldr	r3, [pc, #492]	; (80026e4 <HAL_RCC_OscConfig+0x4e8>)
 80024f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024f8:	4a7a      	ldr	r2, [pc, #488]	; (80026e4 <HAL_RCC_OscConfig+0x4e8>)
 80024fa:	f043 0304 	orr.w	r3, r3, #4
 80024fe:	6713      	str	r3, [r2, #112]	; 0x70
 8002500:	4b78      	ldr	r3, [pc, #480]	; (80026e4 <HAL_RCC_OscConfig+0x4e8>)
 8002502:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002504:	4a77      	ldr	r2, [pc, #476]	; (80026e4 <HAL_RCC_OscConfig+0x4e8>)
 8002506:	f043 0301 	orr.w	r3, r3, #1
 800250a:	6713      	str	r3, [r2, #112]	; 0x70
 800250c:	e00b      	b.n	8002526 <HAL_RCC_OscConfig+0x32a>
 800250e:	4b75      	ldr	r3, [pc, #468]	; (80026e4 <HAL_RCC_OscConfig+0x4e8>)
 8002510:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002512:	4a74      	ldr	r2, [pc, #464]	; (80026e4 <HAL_RCC_OscConfig+0x4e8>)
 8002514:	f023 0301 	bic.w	r3, r3, #1
 8002518:	6713      	str	r3, [r2, #112]	; 0x70
 800251a:	4b72      	ldr	r3, [pc, #456]	; (80026e4 <HAL_RCC_OscConfig+0x4e8>)
 800251c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800251e:	4a71      	ldr	r2, [pc, #452]	; (80026e4 <HAL_RCC_OscConfig+0x4e8>)
 8002520:	f023 0304 	bic.w	r3, r3, #4
 8002524:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	689b      	ldr	r3, [r3, #8]
 800252a:	2b00      	cmp	r3, #0
 800252c:	d015      	beq.n	800255a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800252e:	f7ff fba1 	bl	8001c74 <HAL_GetTick>
 8002532:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002534:	e00a      	b.n	800254c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002536:	f7ff fb9d 	bl	8001c74 <HAL_GetTick>
 800253a:	4602      	mov	r2, r0
 800253c:	693b      	ldr	r3, [r7, #16]
 800253e:	1ad3      	subs	r3, r2, r3
 8002540:	f241 3288 	movw	r2, #5000	; 0x1388
 8002544:	4293      	cmp	r3, r2
 8002546:	d901      	bls.n	800254c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002548:	2303      	movs	r3, #3
 800254a:	e0c5      	b.n	80026d8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800254c:	4b65      	ldr	r3, [pc, #404]	; (80026e4 <HAL_RCC_OscConfig+0x4e8>)
 800254e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002550:	f003 0302 	and.w	r3, r3, #2
 8002554:	2b00      	cmp	r3, #0
 8002556:	d0ee      	beq.n	8002536 <HAL_RCC_OscConfig+0x33a>
 8002558:	e014      	b.n	8002584 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800255a:	f7ff fb8b 	bl	8001c74 <HAL_GetTick>
 800255e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002560:	e00a      	b.n	8002578 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002562:	f7ff fb87 	bl	8001c74 <HAL_GetTick>
 8002566:	4602      	mov	r2, r0
 8002568:	693b      	ldr	r3, [r7, #16]
 800256a:	1ad3      	subs	r3, r2, r3
 800256c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002570:	4293      	cmp	r3, r2
 8002572:	d901      	bls.n	8002578 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002574:	2303      	movs	r3, #3
 8002576:	e0af      	b.n	80026d8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002578:	4b5a      	ldr	r3, [pc, #360]	; (80026e4 <HAL_RCC_OscConfig+0x4e8>)
 800257a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800257c:	f003 0302 	and.w	r3, r3, #2
 8002580:	2b00      	cmp	r3, #0
 8002582:	d1ee      	bne.n	8002562 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002584:	7dfb      	ldrb	r3, [r7, #23]
 8002586:	2b01      	cmp	r3, #1
 8002588:	d105      	bne.n	8002596 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800258a:	4b56      	ldr	r3, [pc, #344]	; (80026e4 <HAL_RCC_OscConfig+0x4e8>)
 800258c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800258e:	4a55      	ldr	r2, [pc, #340]	; (80026e4 <HAL_RCC_OscConfig+0x4e8>)
 8002590:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002594:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	699b      	ldr	r3, [r3, #24]
 800259a:	2b00      	cmp	r3, #0
 800259c:	f000 809b 	beq.w	80026d6 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80025a0:	4b50      	ldr	r3, [pc, #320]	; (80026e4 <HAL_RCC_OscConfig+0x4e8>)
 80025a2:	689b      	ldr	r3, [r3, #8]
 80025a4:	f003 030c 	and.w	r3, r3, #12
 80025a8:	2b08      	cmp	r3, #8
 80025aa:	d05c      	beq.n	8002666 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	699b      	ldr	r3, [r3, #24]
 80025b0:	2b02      	cmp	r3, #2
 80025b2:	d141      	bne.n	8002638 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025b4:	4b4c      	ldr	r3, [pc, #304]	; (80026e8 <HAL_RCC_OscConfig+0x4ec>)
 80025b6:	2200      	movs	r2, #0
 80025b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025ba:	f7ff fb5b 	bl	8001c74 <HAL_GetTick>
 80025be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025c0:	e008      	b.n	80025d4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80025c2:	f7ff fb57 	bl	8001c74 <HAL_GetTick>
 80025c6:	4602      	mov	r2, r0
 80025c8:	693b      	ldr	r3, [r7, #16]
 80025ca:	1ad3      	subs	r3, r2, r3
 80025cc:	2b02      	cmp	r3, #2
 80025ce:	d901      	bls.n	80025d4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80025d0:	2303      	movs	r3, #3
 80025d2:	e081      	b.n	80026d8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025d4:	4b43      	ldr	r3, [pc, #268]	; (80026e4 <HAL_RCC_OscConfig+0x4e8>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d1f0      	bne.n	80025c2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	69da      	ldr	r2, [r3, #28]
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6a1b      	ldr	r3, [r3, #32]
 80025e8:	431a      	orrs	r2, r3
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025ee:	019b      	lsls	r3, r3, #6
 80025f0:	431a      	orrs	r2, r3
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025f6:	085b      	lsrs	r3, r3, #1
 80025f8:	3b01      	subs	r3, #1
 80025fa:	041b      	lsls	r3, r3, #16
 80025fc:	431a      	orrs	r2, r3
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002602:	061b      	lsls	r3, r3, #24
 8002604:	4937      	ldr	r1, [pc, #220]	; (80026e4 <HAL_RCC_OscConfig+0x4e8>)
 8002606:	4313      	orrs	r3, r2
 8002608:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800260a:	4b37      	ldr	r3, [pc, #220]	; (80026e8 <HAL_RCC_OscConfig+0x4ec>)
 800260c:	2201      	movs	r2, #1
 800260e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002610:	f7ff fb30 	bl	8001c74 <HAL_GetTick>
 8002614:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002616:	e008      	b.n	800262a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002618:	f7ff fb2c 	bl	8001c74 <HAL_GetTick>
 800261c:	4602      	mov	r2, r0
 800261e:	693b      	ldr	r3, [r7, #16]
 8002620:	1ad3      	subs	r3, r2, r3
 8002622:	2b02      	cmp	r3, #2
 8002624:	d901      	bls.n	800262a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8002626:	2303      	movs	r3, #3
 8002628:	e056      	b.n	80026d8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800262a:	4b2e      	ldr	r3, [pc, #184]	; (80026e4 <HAL_RCC_OscConfig+0x4e8>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002632:	2b00      	cmp	r3, #0
 8002634:	d0f0      	beq.n	8002618 <HAL_RCC_OscConfig+0x41c>
 8002636:	e04e      	b.n	80026d6 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002638:	4b2b      	ldr	r3, [pc, #172]	; (80026e8 <HAL_RCC_OscConfig+0x4ec>)
 800263a:	2200      	movs	r2, #0
 800263c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800263e:	f7ff fb19 	bl	8001c74 <HAL_GetTick>
 8002642:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002644:	e008      	b.n	8002658 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002646:	f7ff fb15 	bl	8001c74 <HAL_GetTick>
 800264a:	4602      	mov	r2, r0
 800264c:	693b      	ldr	r3, [r7, #16]
 800264e:	1ad3      	subs	r3, r2, r3
 8002650:	2b02      	cmp	r3, #2
 8002652:	d901      	bls.n	8002658 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002654:	2303      	movs	r3, #3
 8002656:	e03f      	b.n	80026d8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002658:	4b22      	ldr	r3, [pc, #136]	; (80026e4 <HAL_RCC_OscConfig+0x4e8>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002660:	2b00      	cmp	r3, #0
 8002662:	d1f0      	bne.n	8002646 <HAL_RCC_OscConfig+0x44a>
 8002664:	e037      	b.n	80026d6 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	699b      	ldr	r3, [r3, #24]
 800266a:	2b01      	cmp	r3, #1
 800266c:	d101      	bne.n	8002672 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800266e:	2301      	movs	r3, #1
 8002670:	e032      	b.n	80026d8 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002672:	4b1c      	ldr	r3, [pc, #112]	; (80026e4 <HAL_RCC_OscConfig+0x4e8>)
 8002674:	685b      	ldr	r3, [r3, #4]
 8002676:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	699b      	ldr	r3, [r3, #24]
 800267c:	2b01      	cmp	r3, #1
 800267e:	d028      	beq.n	80026d2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800268a:	429a      	cmp	r2, r3
 800268c:	d121      	bne.n	80026d2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002698:	429a      	cmp	r2, r3
 800269a:	d11a      	bne.n	80026d2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800269c:	68fa      	ldr	r2, [r7, #12]
 800269e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80026a2:	4013      	ands	r3, r2
 80026a4:	687a      	ldr	r2, [r7, #4]
 80026a6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80026a8:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80026aa:	4293      	cmp	r3, r2
 80026ac:	d111      	bne.n	80026d2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026b8:	085b      	lsrs	r3, r3, #1
 80026ba:	3b01      	subs	r3, #1
 80026bc:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80026be:	429a      	cmp	r2, r3
 80026c0:	d107      	bne.n	80026d2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026cc:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80026ce:	429a      	cmp	r2, r3
 80026d0:	d001      	beq.n	80026d6 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80026d2:	2301      	movs	r3, #1
 80026d4:	e000      	b.n	80026d8 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80026d6:	2300      	movs	r3, #0
}
 80026d8:	4618      	mov	r0, r3
 80026da:	3718      	adds	r7, #24
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd80      	pop	{r7, pc}
 80026e0:	40007000 	.word	0x40007000
 80026e4:	40023800 	.word	0x40023800
 80026e8:	42470060 	.word	0x42470060

080026ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b084      	sub	sp, #16
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
 80026f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d101      	bne.n	8002700 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80026fc:	2301      	movs	r3, #1
 80026fe:	e0cc      	b.n	800289a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002700:	4b68      	ldr	r3, [pc, #416]	; (80028a4 <HAL_RCC_ClockConfig+0x1b8>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f003 0307 	and.w	r3, r3, #7
 8002708:	683a      	ldr	r2, [r7, #0]
 800270a:	429a      	cmp	r2, r3
 800270c:	d90c      	bls.n	8002728 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800270e:	4b65      	ldr	r3, [pc, #404]	; (80028a4 <HAL_RCC_ClockConfig+0x1b8>)
 8002710:	683a      	ldr	r2, [r7, #0]
 8002712:	b2d2      	uxtb	r2, r2
 8002714:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002716:	4b63      	ldr	r3, [pc, #396]	; (80028a4 <HAL_RCC_ClockConfig+0x1b8>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f003 0307 	and.w	r3, r3, #7
 800271e:	683a      	ldr	r2, [r7, #0]
 8002720:	429a      	cmp	r2, r3
 8002722:	d001      	beq.n	8002728 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002724:	2301      	movs	r3, #1
 8002726:	e0b8      	b.n	800289a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f003 0302 	and.w	r3, r3, #2
 8002730:	2b00      	cmp	r3, #0
 8002732:	d020      	beq.n	8002776 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f003 0304 	and.w	r3, r3, #4
 800273c:	2b00      	cmp	r3, #0
 800273e:	d005      	beq.n	800274c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002740:	4b59      	ldr	r3, [pc, #356]	; (80028a8 <HAL_RCC_ClockConfig+0x1bc>)
 8002742:	689b      	ldr	r3, [r3, #8]
 8002744:	4a58      	ldr	r2, [pc, #352]	; (80028a8 <HAL_RCC_ClockConfig+0x1bc>)
 8002746:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800274a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f003 0308 	and.w	r3, r3, #8
 8002754:	2b00      	cmp	r3, #0
 8002756:	d005      	beq.n	8002764 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002758:	4b53      	ldr	r3, [pc, #332]	; (80028a8 <HAL_RCC_ClockConfig+0x1bc>)
 800275a:	689b      	ldr	r3, [r3, #8]
 800275c:	4a52      	ldr	r2, [pc, #328]	; (80028a8 <HAL_RCC_ClockConfig+0x1bc>)
 800275e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002762:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002764:	4b50      	ldr	r3, [pc, #320]	; (80028a8 <HAL_RCC_ClockConfig+0x1bc>)
 8002766:	689b      	ldr	r3, [r3, #8]
 8002768:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	689b      	ldr	r3, [r3, #8]
 8002770:	494d      	ldr	r1, [pc, #308]	; (80028a8 <HAL_RCC_ClockConfig+0x1bc>)
 8002772:	4313      	orrs	r3, r2
 8002774:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f003 0301 	and.w	r3, r3, #1
 800277e:	2b00      	cmp	r3, #0
 8002780:	d044      	beq.n	800280c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	2b01      	cmp	r3, #1
 8002788:	d107      	bne.n	800279a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800278a:	4b47      	ldr	r3, [pc, #284]	; (80028a8 <HAL_RCC_ClockConfig+0x1bc>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002792:	2b00      	cmp	r3, #0
 8002794:	d119      	bne.n	80027ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002796:	2301      	movs	r3, #1
 8002798:	e07f      	b.n	800289a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	685b      	ldr	r3, [r3, #4]
 800279e:	2b02      	cmp	r3, #2
 80027a0:	d003      	beq.n	80027aa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80027a6:	2b03      	cmp	r3, #3
 80027a8:	d107      	bne.n	80027ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027aa:	4b3f      	ldr	r3, [pc, #252]	; (80028a8 <HAL_RCC_ClockConfig+0x1bc>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d109      	bne.n	80027ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027b6:	2301      	movs	r3, #1
 80027b8:	e06f      	b.n	800289a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027ba:	4b3b      	ldr	r3, [pc, #236]	; (80028a8 <HAL_RCC_ClockConfig+0x1bc>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f003 0302 	and.w	r3, r3, #2
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d101      	bne.n	80027ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027c6:	2301      	movs	r3, #1
 80027c8:	e067      	b.n	800289a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80027ca:	4b37      	ldr	r3, [pc, #220]	; (80028a8 <HAL_RCC_ClockConfig+0x1bc>)
 80027cc:	689b      	ldr	r3, [r3, #8]
 80027ce:	f023 0203 	bic.w	r2, r3, #3
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	4934      	ldr	r1, [pc, #208]	; (80028a8 <HAL_RCC_ClockConfig+0x1bc>)
 80027d8:	4313      	orrs	r3, r2
 80027da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80027dc:	f7ff fa4a 	bl	8001c74 <HAL_GetTick>
 80027e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027e2:	e00a      	b.n	80027fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027e4:	f7ff fa46 	bl	8001c74 <HAL_GetTick>
 80027e8:	4602      	mov	r2, r0
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	1ad3      	subs	r3, r2, r3
 80027ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d901      	bls.n	80027fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80027f6:	2303      	movs	r3, #3
 80027f8:	e04f      	b.n	800289a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027fa:	4b2b      	ldr	r3, [pc, #172]	; (80028a8 <HAL_RCC_ClockConfig+0x1bc>)
 80027fc:	689b      	ldr	r3, [r3, #8]
 80027fe:	f003 020c 	and.w	r2, r3, #12
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	009b      	lsls	r3, r3, #2
 8002808:	429a      	cmp	r2, r3
 800280a:	d1eb      	bne.n	80027e4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800280c:	4b25      	ldr	r3, [pc, #148]	; (80028a4 <HAL_RCC_ClockConfig+0x1b8>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f003 0307 	and.w	r3, r3, #7
 8002814:	683a      	ldr	r2, [r7, #0]
 8002816:	429a      	cmp	r2, r3
 8002818:	d20c      	bcs.n	8002834 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800281a:	4b22      	ldr	r3, [pc, #136]	; (80028a4 <HAL_RCC_ClockConfig+0x1b8>)
 800281c:	683a      	ldr	r2, [r7, #0]
 800281e:	b2d2      	uxtb	r2, r2
 8002820:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002822:	4b20      	ldr	r3, [pc, #128]	; (80028a4 <HAL_RCC_ClockConfig+0x1b8>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f003 0307 	and.w	r3, r3, #7
 800282a:	683a      	ldr	r2, [r7, #0]
 800282c:	429a      	cmp	r2, r3
 800282e:	d001      	beq.n	8002834 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002830:	2301      	movs	r3, #1
 8002832:	e032      	b.n	800289a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f003 0304 	and.w	r3, r3, #4
 800283c:	2b00      	cmp	r3, #0
 800283e:	d008      	beq.n	8002852 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002840:	4b19      	ldr	r3, [pc, #100]	; (80028a8 <HAL_RCC_ClockConfig+0x1bc>)
 8002842:	689b      	ldr	r3, [r3, #8]
 8002844:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	68db      	ldr	r3, [r3, #12]
 800284c:	4916      	ldr	r1, [pc, #88]	; (80028a8 <HAL_RCC_ClockConfig+0x1bc>)
 800284e:	4313      	orrs	r3, r2
 8002850:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f003 0308 	and.w	r3, r3, #8
 800285a:	2b00      	cmp	r3, #0
 800285c:	d009      	beq.n	8002872 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800285e:	4b12      	ldr	r3, [pc, #72]	; (80028a8 <HAL_RCC_ClockConfig+0x1bc>)
 8002860:	689b      	ldr	r3, [r3, #8]
 8002862:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	691b      	ldr	r3, [r3, #16]
 800286a:	00db      	lsls	r3, r3, #3
 800286c:	490e      	ldr	r1, [pc, #56]	; (80028a8 <HAL_RCC_ClockConfig+0x1bc>)
 800286e:	4313      	orrs	r3, r2
 8002870:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002872:	f000 f821 	bl	80028b8 <HAL_RCC_GetSysClockFreq>
 8002876:	4602      	mov	r2, r0
 8002878:	4b0b      	ldr	r3, [pc, #44]	; (80028a8 <HAL_RCC_ClockConfig+0x1bc>)
 800287a:	689b      	ldr	r3, [r3, #8]
 800287c:	091b      	lsrs	r3, r3, #4
 800287e:	f003 030f 	and.w	r3, r3, #15
 8002882:	490a      	ldr	r1, [pc, #40]	; (80028ac <HAL_RCC_ClockConfig+0x1c0>)
 8002884:	5ccb      	ldrb	r3, [r1, r3]
 8002886:	fa22 f303 	lsr.w	r3, r2, r3
 800288a:	4a09      	ldr	r2, [pc, #36]	; (80028b0 <HAL_RCC_ClockConfig+0x1c4>)
 800288c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800288e:	4b09      	ldr	r3, [pc, #36]	; (80028b4 <HAL_RCC_ClockConfig+0x1c8>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4618      	mov	r0, r3
 8002894:	f7ff f9ac 	bl	8001bf0 <HAL_InitTick>

  return HAL_OK;
 8002898:	2300      	movs	r3, #0
}
 800289a:	4618      	mov	r0, r3
 800289c:	3710      	adds	r7, #16
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}
 80028a2:	bf00      	nop
 80028a4:	40023c00 	.word	0x40023c00
 80028a8:	40023800 	.word	0x40023800
 80028ac:	08006738 	.word	0x08006738
 80028b0:	20000000 	.word	0x20000000
 80028b4:	20000004 	.word	0x20000004

080028b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028b8:	b5b0      	push	{r4, r5, r7, lr}
 80028ba:	b084      	sub	sp, #16
 80028bc:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80028be:	2100      	movs	r1, #0
 80028c0:	6079      	str	r1, [r7, #4]
 80028c2:	2100      	movs	r1, #0
 80028c4:	60f9      	str	r1, [r7, #12]
 80028c6:	2100      	movs	r1, #0
 80028c8:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80028ca:	2100      	movs	r1, #0
 80028cc:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80028ce:	4952      	ldr	r1, [pc, #328]	; (8002a18 <HAL_RCC_GetSysClockFreq+0x160>)
 80028d0:	6889      	ldr	r1, [r1, #8]
 80028d2:	f001 010c 	and.w	r1, r1, #12
 80028d6:	2908      	cmp	r1, #8
 80028d8:	d00d      	beq.n	80028f6 <HAL_RCC_GetSysClockFreq+0x3e>
 80028da:	2908      	cmp	r1, #8
 80028dc:	f200 8094 	bhi.w	8002a08 <HAL_RCC_GetSysClockFreq+0x150>
 80028e0:	2900      	cmp	r1, #0
 80028e2:	d002      	beq.n	80028ea <HAL_RCC_GetSysClockFreq+0x32>
 80028e4:	2904      	cmp	r1, #4
 80028e6:	d003      	beq.n	80028f0 <HAL_RCC_GetSysClockFreq+0x38>
 80028e8:	e08e      	b.n	8002a08 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80028ea:	4b4c      	ldr	r3, [pc, #304]	; (8002a1c <HAL_RCC_GetSysClockFreq+0x164>)
 80028ec:	60bb      	str	r3, [r7, #8]
       break;
 80028ee:	e08e      	b.n	8002a0e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80028f0:	4b4b      	ldr	r3, [pc, #300]	; (8002a20 <HAL_RCC_GetSysClockFreq+0x168>)
 80028f2:	60bb      	str	r3, [r7, #8]
      break;
 80028f4:	e08b      	b.n	8002a0e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80028f6:	4948      	ldr	r1, [pc, #288]	; (8002a18 <HAL_RCC_GetSysClockFreq+0x160>)
 80028f8:	6849      	ldr	r1, [r1, #4]
 80028fa:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 80028fe:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002900:	4945      	ldr	r1, [pc, #276]	; (8002a18 <HAL_RCC_GetSysClockFreq+0x160>)
 8002902:	6849      	ldr	r1, [r1, #4]
 8002904:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8002908:	2900      	cmp	r1, #0
 800290a:	d024      	beq.n	8002956 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800290c:	4942      	ldr	r1, [pc, #264]	; (8002a18 <HAL_RCC_GetSysClockFreq+0x160>)
 800290e:	6849      	ldr	r1, [r1, #4]
 8002910:	0989      	lsrs	r1, r1, #6
 8002912:	4608      	mov	r0, r1
 8002914:	f04f 0100 	mov.w	r1, #0
 8002918:	f240 14ff 	movw	r4, #511	; 0x1ff
 800291c:	f04f 0500 	mov.w	r5, #0
 8002920:	ea00 0204 	and.w	r2, r0, r4
 8002924:	ea01 0305 	and.w	r3, r1, r5
 8002928:	493d      	ldr	r1, [pc, #244]	; (8002a20 <HAL_RCC_GetSysClockFreq+0x168>)
 800292a:	fb01 f003 	mul.w	r0, r1, r3
 800292e:	2100      	movs	r1, #0
 8002930:	fb01 f102 	mul.w	r1, r1, r2
 8002934:	1844      	adds	r4, r0, r1
 8002936:	493a      	ldr	r1, [pc, #232]	; (8002a20 <HAL_RCC_GetSysClockFreq+0x168>)
 8002938:	fba2 0101 	umull	r0, r1, r2, r1
 800293c:	1863      	adds	r3, r4, r1
 800293e:	4619      	mov	r1, r3
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	461a      	mov	r2, r3
 8002944:	f04f 0300 	mov.w	r3, #0
 8002948:	f7fe fbdc 	bl	8001104 <__aeabi_uldivmod>
 800294c:	4602      	mov	r2, r0
 800294e:	460b      	mov	r3, r1
 8002950:	4613      	mov	r3, r2
 8002952:	60fb      	str	r3, [r7, #12]
 8002954:	e04a      	b.n	80029ec <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002956:	4b30      	ldr	r3, [pc, #192]	; (8002a18 <HAL_RCC_GetSysClockFreq+0x160>)
 8002958:	685b      	ldr	r3, [r3, #4]
 800295a:	099b      	lsrs	r3, r3, #6
 800295c:	461a      	mov	r2, r3
 800295e:	f04f 0300 	mov.w	r3, #0
 8002962:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002966:	f04f 0100 	mov.w	r1, #0
 800296a:	ea02 0400 	and.w	r4, r2, r0
 800296e:	ea03 0501 	and.w	r5, r3, r1
 8002972:	4620      	mov	r0, r4
 8002974:	4629      	mov	r1, r5
 8002976:	f04f 0200 	mov.w	r2, #0
 800297a:	f04f 0300 	mov.w	r3, #0
 800297e:	014b      	lsls	r3, r1, #5
 8002980:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002984:	0142      	lsls	r2, r0, #5
 8002986:	4610      	mov	r0, r2
 8002988:	4619      	mov	r1, r3
 800298a:	1b00      	subs	r0, r0, r4
 800298c:	eb61 0105 	sbc.w	r1, r1, r5
 8002990:	f04f 0200 	mov.w	r2, #0
 8002994:	f04f 0300 	mov.w	r3, #0
 8002998:	018b      	lsls	r3, r1, #6
 800299a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800299e:	0182      	lsls	r2, r0, #6
 80029a0:	1a12      	subs	r2, r2, r0
 80029a2:	eb63 0301 	sbc.w	r3, r3, r1
 80029a6:	f04f 0000 	mov.w	r0, #0
 80029aa:	f04f 0100 	mov.w	r1, #0
 80029ae:	00d9      	lsls	r1, r3, #3
 80029b0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80029b4:	00d0      	lsls	r0, r2, #3
 80029b6:	4602      	mov	r2, r0
 80029b8:	460b      	mov	r3, r1
 80029ba:	1912      	adds	r2, r2, r4
 80029bc:	eb45 0303 	adc.w	r3, r5, r3
 80029c0:	f04f 0000 	mov.w	r0, #0
 80029c4:	f04f 0100 	mov.w	r1, #0
 80029c8:	0299      	lsls	r1, r3, #10
 80029ca:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80029ce:	0290      	lsls	r0, r2, #10
 80029d0:	4602      	mov	r2, r0
 80029d2:	460b      	mov	r3, r1
 80029d4:	4610      	mov	r0, r2
 80029d6:	4619      	mov	r1, r3
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	461a      	mov	r2, r3
 80029dc:	f04f 0300 	mov.w	r3, #0
 80029e0:	f7fe fb90 	bl	8001104 <__aeabi_uldivmod>
 80029e4:	4602      	mov	r2, r0
 80029e6:	460b      	mov	r3, r1
 80029e8:	4613      	mov	r3, r2
 80029ea:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80029ec:	4b0a      	ldr	r3, [pc, #40]	; (8002a18 <HAL_RCC_GetSysClockFreq+0x160>)
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	0c1b      	lsrs	r3, r3, #16
 80029f2:	f003 0303 	and.w	r3, r3, #3
 80029f6:	3301      	adds	r3, #1
 80029f8:	005b      	lsls	r3, r3, #1
 80029fa:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80029fc:	68fa      	ldr	r2, [r7, #12]
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a04:	60bb      	str	r3, [r7, #8]
      break;
 8002a06:	e002      	b.n	8002a0e <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002a08:	4b04      	ldr	r3, [pc, #16]	; (8002a1c <HAL_RCC_GetSysClockFreq+0x164>)
 8002a0a:	60bb      	str	r3, [r7, #8]
      break;
 8002a0c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a0e:	68bb      	ldr	r3, [r7, #8]
}
 8002a10:	4618      	mov	r0, r3
 8002a12:	3710      	adds	r7, #16
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bdb0      	pop	{r4, r5, r7, pc}
 8002a18:	40023800 	.word	0x40023800
 8002a1c:	00f42400 	.word	0x00f42400
 8002a20:	017d7840 	.word	0x017d7840

08002a24 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a24:	b480      	push	{r7}
 8002a26:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a28:	4b02      	ldr	r3, [pc, #8]	; (8002a34 <HAL_RCC_GetHCLKFreq+0x10>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
}
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bc80      	pop	{r7}
 8002a32:	4770      	bx	lr
 8002a34:	20000000 	.word	0x20000000

08002a38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002a3c:	f7ff fff2 	bl	8002a24 <HAL_RCC_GetHCLKFreq>
 8002a40:	4602      	mov	r2, r0
 8002a42:	4b05      	ldr	r3, [pc, #20]	; (8002a58 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002a44:	689b      	ldr	r3, [r3, #8]
 8002a46:	0a9b      	lsrs	r3, r3, #10
 8002a48:	f003 0307 	and.w	r3, r3, #7
 8002a4c:	4903      	ldr	r1, [pc, #12]	; (8002a5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a4e:	5ccb      	ldrb	r3, [r1, r3]
 8002a50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a54:	4618      	mov	r0, r3
 8002a56:	bd80      	pop	{r7, pc}
 8002a58:	40023800 	.word	0x40023800
 8002a5c:	08006748 	.word	0x08006748

08002a60 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002a64:	f7ff ffde 	bl	8002a24 <HAL_RCC_GetHCLKFreq>
 8002a68:	4602      	mov	r2, r0
 8002a6a:	4b05      	ldr	r3, [pc, #20]	; (8002a80 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002a6c:	689b      	ldr	r3, [r3, #8]
 8002a6e:	0b5b      	lsrs	r3, r3, #13
 8002a70:	f003 0307 	and.w	r3, r3, #7
 8002a74:	4903      	ldr	r1, [pc, #12]	; (8002a84 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002a76:	5ccb      	ldrb	r3, [r1, r3]
 8002a78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	bd80      	pop	{r7, pc}
 8002a80:	40023800 	.word	0x40023800
 8002a84:	08006748 	.word	0x08006748

08002a88 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b082      	sub	sp, #8
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d101      	bne.n	8002a9a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002a96:	2301      	movs	r3, #1
 8002a98:	e07b      	b.n	8002b92 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d108      	bne.n	8002ab4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002aaa:	d009      	beq.n	8002ac0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2200      	movs	r2, #0
 8002ab0:	61da      	str	r2, [r3, #28]
 8002ab2:	e005      	b.n	8002ac0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2200      	movs	r2, #0
 8002abe:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002acc:	b2db      	uxtb	r3, r3
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d106      	bne.n	8002ae0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002ada:	6878      	ldr	r0, [r7, #4]
 8002adc:	f7fe fe6e 	bl	80017bc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2202      	movs	r2, #2
 8002ae4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	681a      	ldr	r2, [r3, #0]
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002af6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	689b      	ldr	r3, [r3, #8]
 8002b04:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002b08:	431a      	orrs	r2, r3
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	68db      	ldr	r3, [r3, #12]
 8002b0e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002b12:	431a      	orrs	r2, r3
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	691b      	ldr	r3, [r3, #16]
 8002b18:	f003 0302 	and.w	r3, r3, #2
 8002b1c:	431a      	orrs	r2, r3
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	695b      	ldr	r3, [r3, #20]
 8002b22:	f003 0301 	and.w	r3, r3, #1
 8002b26:	431a      	orrs	r2, r3
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	699b      	ldr	r3, [r3, #24]
 8002b2c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002b30:	431a      	orrs	r2, r3
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	69db      	ldr	r3, [r3, #28]
 8002b36:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002b3a:	431a      	orrs	r2, r3
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6a1b      	ldr	r3, [r3, #32]
 8002b40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b44:	ea42 0103 	orr.w	r1, r2, r3
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b4c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	430a      	orrs	r2, r1
 8002b56:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	699b      	ldr	r3, [r3, #24]
 8002b5c:	0c1b      	lsrs	r3, r3, #16
 8002b5e:	f003 0104 	and.w	r1, r3, #4
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b66:	f003 0210 	and.w	r2, r3, #16
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	430a      	orrs	r2, r1
 8002b70:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	69da      	ldr	r2, [r3, #28]
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002b80:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2200      	movs	r2, #0
 8002b86:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2201      	movs	r2, #1
 8002b8c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002b90:	2300      	movs	r3, #0
}
 8002b92:	4618      	mov	r0, r3
 8002b94:	3708      	adds	r7, #8
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd80      	pop	{r7, pc}

08002b9a <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b9a:	b580      	push	{r7, lr}
 8002b9c:	b088      	sub	sp, #32
 8002b9e:	af02      	add	r7, sp, #8
 8002ba0:	60f8      	str	r0, [r7, #12]
 8002ba2:	60b9      	str	r1, [r7, #8]
 8002ba4:	603b      	str	r3, [r7, #0]
 8002ba6:	4613      	mov	r3, r2
 8002ba8:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002baa:	2300      	movs	r3, #0
 8002bac:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002bb6:	d112      	bne.n	8002bde <HAL_SPI_Receive+0x44>
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	689b      	ldr	r3, [r3, #8]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d10e      	bne.n	8002bde <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	2204      	movs	r2, #4
 8002bc4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002bc8:	88fa      	ldrh	r2, [r7, #6]
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	9300      	str	r3, [sp, #0]
 8002bce:	4613      	mov	r3, r2
 8002bd0:	68ba      	ldr	r2, [r7, #8]
 8002bd2:	68b9      	ldr	r1, [r7, #8]
 8002bd4:	68f8      	ldr	r0, [r7, #12]
 8002bd6:	f000 f8f1 	bl	8002dbc <HAL_SPI_TransmitReceive>
 8002bda:	4603      	mov	r3, r0
 8002bdc:	e0ea      	b.n	8002db4 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002be4:	2b01      	cmp	r3, #1
 8002be6:	d101      	bne.n	8002bec <HAL_SPI_Receive+0x52>
 8002be8:	2302      	movs	r3, #2
 8002bea:	e0e3      	b.n	8002db4 <HAL_SPI_Receive+0x21a>
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	2201      	movs	r2, #1
 8002bf0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002bf4:	f7ff f83e 	bl	8001c74 <HAL_GetTick>
 8002bf8:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002c00:	b2db      	uxtb	r3, r3
 8002c02:	2b01      	cmp	r3, #1
 8002c04:	d002      	beq.n	8002c0c <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8002c06:	2302      	movs	r3, #2
 8002c08:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002c0a:	e0ca      	b.n	8002da2 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8002c0c:	68bb      	ldr	r3, [r7, #8]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d002      	beq.n	8002c18 <HAL_SPI_Receive+0x7e>
 8002c12:	88fb      	ldrh	r3, [r7, #6]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d102      	bne.n	8002c1e <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8002c18:	2301      	movs	r3, #1
 8002c1a:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002c1c:	e0c1      	b.n	8002da2 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	2204      	movs	r2, #4
 8002c22:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	2200      	movs	r2, #0
 8002c2a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	68ba      	ldr	r2, [r7, #8]
 8002c30:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	88fa      	ldrh	r2, [r7, #6]
 8002c36:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	88fa      	ldrh	r2, [r7, #6]
 8002c3c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	2200      	movs	r2, #0
 8002c42:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	2200      	movs	r2, #0
 8002c48:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	2200      	movs	r2, #0
 8002c54:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	689b      	ldr	r3, [r3, #8]
 8002c60:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002c64:	d10f      	bne.n	8002c86 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	681a      	ldr	r2, [r3, #0]
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002c74:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	681a      	ldr	r2, [r3, #0]
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002c84:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c90:	2b40      	cmp	r3, #64	; 0x40
 8002c92:	d007      	beq.n	8002ca4 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	681a      	ldr	r2, [r3, #0]
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002ca2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	68db      	ldr	r3, [r3, #12]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d162      	bne.n	8002d72 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002cac:	e02e      	b.n	8002d0c <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	689b      	ldr	r3, [r3, #8]
 8002cb4:	f003 0301 	and.w	r3, r3, #1
 8002cb8:	2b01      	cmp	r3, #1
 8002cba:	d115      	bne.n	8002ce8 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f103 020c 	add.w	r2, r3, #12
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cc8:	7812      	ldrb	r2, [r2, #0]
 8002cca:	b2d2      	uxtb	r2, r2
 8002ccc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cd2:	1c5a      	adds	r2, r3, #1
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002cdc:	b29b      	uxth	r3, r3
 8002cde:	3b01      	subs	r3, #1
 8002ce0:	b29a      	uxth	r2, r3
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002ce6:	e011      	b.n	8002d0c <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002ce8:	f7fe ffc4 	bl	8001c74 <HAL_GetTick>
 8002cec:	4602      	mov	r2, r0
 8002cee:	693b      	ldr	r3, [r7, #16]
 8002cf0:	1ad3      	subs	r3, r2, r3
 8002cf2:	683a      	ldr	r2, [r7, #0]
 8002cf4:	429a      	cmp	r2, r3
 8002cf6:	d803      	bhi.n	8002d00 <HAL_SPI_Receive+0x166>
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cfe:	d102      	bne.n	8002d06 <HAL_SPI_Receive+0x16c>
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d102      	bne.n	8002d0c <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8002d06:	2303      	movs	r3, #3
 8002d08:	75fb      	strb	r3, [r7, #23]
          goto error;
 8002d0a:	e04a      	b.n	8002da2 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d10:	b29b      	uxth	r3, r3
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d1cb      	bne.n	8002cae <HAL_SPI_Receive+0x114>
 8002d16:	e031      	b.n	8002d7c <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	689b      	ldr	r3, [r3, #8]
 8002d1e:	f003 0301 	and.w	r3, r3, #1
 8002d22:	2b01      	cmp	r3, #1
 8002d24:	d113      	bne.n	8002d4e <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	68da      	ldr	r2, [r3, #12]
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d30:	b292      	uxth	r2, r2
 8002d32:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d38:	1c9a      	adds	r2, r3, #2
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d42:	b29b      	uxth	r3, r3
 8002d44:	3b01      	subs	r3, #1
 8002d46:	b29a      	uxth	r2, r3
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002d4c:	e011      	b.n	8002d72 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002d4e:	f7fe ff91 	bl	8001c74 <HAL_GetTick>
 8002d52:	4602      	mov	r2, r0
 8002d54:	693b      	ldr	r3, [r7, #16]
 8002d56:	1ad3      	subs	r3, r2, r3
 8002d58:	683a      	ldr	r2, [r7, #0]
 8002d5a:	429a      	cmp	r2, r3
 8002d5c:	d803      	bhi.n	8002d66 <HAL_SPI_Receive+0x1cc>
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d64:	d102      	bne.n	8002d6c <HAL_SPI_Receive+0x1d2>
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d102      	bne.n	8002d72 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8002d6c:	2303      	movs	r3, #3
 8002d6e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8002d70:	e017      	b.n	8002da2 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d76:	b29b      	uxth	r3, r3
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d1cd      	bne.n	8002d18 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002d7c:	693a      	ldr	r2, [r7, #16]
 8002d7e:	6839      	ldr	r1, [r7, #0]
 8002d80:	68f8      	ldr	r0, [r7, #12]
 8002d82:	f000 fa45 	bl	8003210 <SPI_EndRxTransaction>
 8002d86:	4603      	mov	r3, r0
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d002      	beq.n	8002d92 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	2220      	movs	r2, #32
 8002d90:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d002      	beq.n	8002da0 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	75fb      	strb	r3, [r7, #23]
 8002d9e:	e000      	b.n	8002da2 <HAL_SPI_Receive+0x208>
  }

error :
 8002da0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	2201      	movs	r2, #1
 8002da6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	2200      	movs	r2, #0
 8002dae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002db2:	7dfb      	ldrb	r3, [r7, #23]
}
 8002db4:	4618      	mov	r0, r3
 8002db6:	3718      	adds	r7, #24
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bd80      	pop	{r7, pc}

08002dbc <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b08c      	sub	sp, #48	; 0x30
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	60f8      	str	r0, [r7, #12]
 8002dc4:	60b9      	str	r1, [r7, #8]
 8002dc6:	607a      	str	r2, [r7, #4]
 8002dc8:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002dda:	2b01      	cmp	r3, #1
 8002ddc:	d101      	bne.n	8002de2 <HAL_SPI_TransmitReceive+0x26>
 8002dde:	2302      	movs	r3, #2
 8002de0:	e18a      	b.n	80030f8 <HAL_SPI_TransmitReceive+0x33c>
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	2201      	movs	r2, #1
 8002de6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002dea:	f7fe ff43 	bl	8001c74 <HAL_GetTick>
 8002dee:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002df6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	685b      	ldr	r3, [r3, #4]
 8002dfe:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8002e00:	887b      	ldrh	r3, [r7, #2]
 8002e02:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002e04:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002e08:	2b01      	cmp	r3, #1
 8002e0a:	d00f      	beq.n	8002e2c <HAL_SPI_TransmitReceive+0x70>
 8002e0c:	69fb      	ldr	r3, [r7, #28]
 8002e0e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002e12:	d107      	bne.n	8002e24 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	689b      	ldr	r3, [r3, #8]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d103      	bne.n	8002e24 <HAL_SPI_TransmitReceive+0x68>
 8002e1c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002e20:	2b04      	cmp	r3, #4
 8002e22:	d003      	beq.n	8002e2c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8002e24:	2302      	movs	r3, #2
 8002e26:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002e2a:	e15b      	b.n	80030e4 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002e2c:	68bb      	ldr	r3, [r7, #8]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d005      	beq.n	8002e3e <HAL_SPI_TransmitReceive+0x82>
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d002      	beq.n	8002e3e <HAL_SPI_TransmitReceive+0x82>
 8002e38:	887b      	ldrh	r3, [r7, #2]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d103      	bne.n	8002e46 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8002e3e:	2301      	movs	r3, #1
 8002e40:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002e44:	e14e      	b.n	80030e4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002e4c:	b2db      	uxtb	r3, r3
 8002e4e:	2b04      	cmp	r3, #4
 8002e50:	d003      	beq.n	8002e5a <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	2205      	movs	r2, #5
 8002e56:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	687a      	ldr	r2, [r7, #4]
 8002e64:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	887a      	ldrh	r2, [r7, #2]
 8002e6a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	887a      	ldrh	r2, [r7, #2]
 8002e70:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	68ba      	ldr	r2, [r7, #8]
 8002e76:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	887a      	ldrh	r2, [r7, #2]
 8002e7c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	887a      	ldrh	r2, [r7, #2]
 8002e82:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	2200      	movs	r2, #0
 8002e88:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e9a:	2b40      	cmp	r3, #64	; 0x40
 8002e9c:	d007      	beq.n	8002eae <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	681a      	ldr	r2, [r3, #0]
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002eac:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	68db      	ldr	r3, [r3, #12]
 8002eb2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002eb6:	d178      	bne.n	8002faa <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d002      	beq.n	8002ec6 <HAL_SPI_TransmitReceive+0x10a>
 8002ec0:	8b7b      	ldrh	r3, [r7, #26]
 8002ec2:	2b01      	cmp	r3, #1
 8002ec4:	d166      	bne.n	8002f94 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eca:	881a      	ldrh	r2, [r3, #0]
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ed6:	1c9a      	adds	r2, r3, #2
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ee0:	b29b      	uxth	r3, r3
 8002ee2:	3b01      	subs	r3, #1
 8002ee4:	b29a      	uxth	r2, r3
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002eea:	e053      	b.n	8002f94 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	689b      	ldr	r3, [r3, #8]
 8002ef2:	f003 0302 	and.w	r3, r3, #2
 8002ef6:	2b02      	cmp	r3, #2
 8002ef8:	d11b      	bne.n	8002f32 <HAL_SPI_TransmitReceive+0x176>
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002efe:	b29b      	uxth	r3, r3
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d016      	beq.n	8002f32 <HAL_SPI_TransmitReceive+0x176>
 8002f04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f06:	2b01      	cmp	r3, #1
 8002f08:	d113      	bne.n	8002f32 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f0e:	881a      	ldrh	r2, [r3, #0]
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f1a:	1c9a      	adds	r2, r3, #2
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f24:	b29b      	uxth	r3, r3
 8002f26:	3b01      	subs	r3, #1
 8002f28:	b29a      	uxth	r2, r3
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002f2e:	2300      	movs	r3, #0
 8002f30:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	689b      	ldr	r3, [r3, #8]
 8002f38:	f003 0301 	and.w	r3, r3, #1
 8002f3c:	2b01      	cmp	r3, #1
 8002f3e:	d119      	bne.n	8002f74 <HAL_SPI_TransmitReceive+0x1b8>
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f44:	b29b      	uxth	r3, r3
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d014      	beq.n	8002f74 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	68da      	ldr	r2, [r3, #12]
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f54:	b292      	uxth	r2, r2
 8002f56:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f5c:	1c9a      	adds	r2, r3, #2
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f66:	b29b      	uxth	r3, r3
 8002f68:	3b01      	subs	r3, #1
 8002f6a:	b29a      	uxth	r2, r3
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002f70:	2301      	movs	r3, #1
 8002f72:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002f74:	f7fe fe7e 	bl	8001c74 <HAL_GetTick>
 8002f78:	4602      	mov	r2, r0
 8002f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f7c:	1ad3      	subs	r3, r2, r3
 8002f7e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002f80:	429a      	cmp	r2, r3
 8002f82:	d807      	bhi.n	8002f94 <HAL_SPI_TransmitReceive+0x1d8>
 8002f84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f8a:	d003      	beq.n	8002f94 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8002f8c:	2303      	movs	r3, #3
 8002f8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8002f92:	e0a7      	b.n	80030e4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f98:	b29b      	uxth	r3, r3
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d1a6      	bne.n	8002eec <HAL_SPI_TransmitReceive+0x130>
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002fa2:	b29b      	uxth	r3, r3
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d1a1      	bne.n	8002eec <HAL_SPI_TransmitReceive+0x130>
 8002fa8:	e07c      	b.n	80030a4 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d002      	beq.n	8002fb8 <HAL_SPI_TransmitReceive+0x1fc>
 8002fb2:	8b7b      	ldrh	r3, [r7, #26]
 8002fb4:	2b01      	cmp	r3, #1
 8002fb6:	d16b      	bne.n	8003090 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	330c      	adds	r3, #12
 8002fc2:	7812      	ldrb	r2, [r2, #0]
 8002fc4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fca:	1c5a      	adds	r2, r3, #1
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002fd4:	b29b      	uxth	r3, r3
 8002fd6:	3b01      	subs	r3, #1
 8002fd8:	b29a      	uxth	r2, r3
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002fde:	e057      	b.n	8003090 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	689b      	ldr	r3, [r3, #8]
 8002fe6:	f003 0302 	and.w	r3, r3, #2
 8002fea:	2b02      	cmp	r3, #2
 8002fec:	d11c      	bne.n	8003028 <HAL_SPI_TransmitReceive+0x26c>
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ff2:	b29b      	uxth	r3, r3
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d017      	beq.n	8003028 <HAL_SPI_TransmitReceive+0x26c>
 8002ff8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ffa:	2b01      	cmp	r3, #1
 8002ffc:	d114      	bne.n	8003028 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	330c      	adds	r3, #12
 8003008:	7812      	ldrb	r2, [r2, #0]
 800300a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003010:	1c5a      	adds	r2, r3, #1
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800301a:	b29b      	uxth	r3, r3
 800301c:	3b01      	subs	r3, #1
 800301e:	b29a      	uxth	r2, r3
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003024:	2300      	movs	r3, #0
 8003026:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	689b      	ldr	r3, [r3, #8]
 800302e:	f003 0301 	and.w	r3, r3, #1
 8003032:	2b01      	cmp	r3, #1
 8003034:	d119      	bne.n	800306a <HAL_SPI_TransmitReceive+0x2ae>
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800303a:	b29b      	uxth	r3, r3
 800303c:	2b00      	cmp	r3, #0
 800303e:	d014      	beq.n	800306a <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	68da      	ldr	r2, [r3, #12]
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800304a:	b2d2      	uxtb	r2, r2
 800304c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003052:	1c5a      	adds	r2, r3, #1
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800305c:	b29b      	uxth	r3, r3
 800305e:	3b01      	subs	r3, #1
 8003060:	b29a      	uxth	r2, r3
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003066:	2301      	movs	r3, #1
 8003068:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800306a:	f7fe fe03 	bl	8001c74 <HAL_GetTick>
 800306e:	4602      	mov	r2, r0
 8003070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003072:	1ad3      	subs	r3, r2, r3
 8003074:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003076:	429a      	cmp	r2, r3
 8003078:	d803      	bhi.n	8003082 <HAL_SPI_TransmitReceive+0x2c6>
 800307a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800307c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003080:	d102      	bne.n	8003088 <HAL_SPI_TransmitReceive+0x2cc>
 8003082:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003084:	2b00      	cmp	r3, #0
 8003086:	d103      	bne.n	8003090 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8003088:	2303      	movs	r3, #3
 800308a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800308e:	e029      	b.n	80030e4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003094:	b29b      	uxth	r3, r3
 8003096:	2b00      	cmp	r3, #0
 8003098:	d1a2      	bne.n	8002fe0 <HAL_SPI_TransmitReceive+0x224>
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800309e:	b29b      	uxth	r3, r3
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d19d      	bne.n	8002fe0 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80030a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030a6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80030a8:	68f8      	ldr	r0, [r7, #12]
 80030aa:	f000 f917 	bl	80032dc <SPI_EndRxTxTransaction>
 80030ae:	4603      	mov	r3, r0
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d006      	beq.n	80030c2 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80030b4:	2301      	movs	r3, #1
 80030b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	2220      	movs	r2, #32
 80030be:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80030c0:	e010      	b.n	80030e4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	689b      	ldr	r3, [r3, #8]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d10b      	bne.n	80030e2 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80030ca:	2300      	movs	r3, #0
 80030cc:	617b      	str	r3, [r7, #20]
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	68db      	ldr	r3, [r3, #12]
 80030d4:	617b      	str	r3, [r7, #20]
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	689b      	ldr	r3, [r3, #8]
 80030dc:	617b      	str	r3, [r7, #20]
 80030de:	697b      	ldr	r3, [r7, #20]
 80030e0:	e000      	b.n	80030e4 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80030e2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	2201      	movs	r2, #1
 80030e8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	2200      	movs	r2, #0
 80030f0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80030f4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80030f8:	4618      	mov	r0, r3
 80030fa:	3730      	adds	r7, #48	; 0x30
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bd80      	pop	{r7, pc}

08003100 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b088      	sub	sp, #32
 8003104:	af00      	add	r7, sp, #0
 8003106:	60f8      	str	r0, [r7, #12]
 8003108:	60b9      	str	r1, [r7, #8]
 800310a:	603b      	str	r3, [r7, #0]
 800310c:	4613      	mov	r3, r2
 800310e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003110:	f7fe fdb0 	bl	8001c74 <HAL_GetTick>
 8003114:	4602      	mov	r2, r0
 8003116:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003118:	1a9b      	subs	r3, r3, r2
 800311a:	683a      	ldr	r2, [r7, #0]
 800311c:	4413      	add	r3, r2
 800311e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003120:	f7fe fda8 	bl	8001c74 <HAL_GetTick>
 8003124:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003126:	4b39      	ldr	r3, [pc, #228]	; (800320c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	015b      	lsls	r3, r3, #5
 800312c:	0d1b      	lsrs	r3, r3, #20
 800312e:	69fa      	ldr	r2, [r7, #28]
 8003130:	fb02 f303 	mul.w	r3, r2, r3
 8003134:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003136:	e054      	b.n	80031e2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800313e:	d050      	beq.n	80031e2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003140:	f7fe fd98 	bl	8001c74 <HAL_GetTick>
 8003144:	4602      	mov	r2, r0
 8003146:	69bb      	ldr	r3, [r7, #24]
 8003148:	1ad3      	subs	r3, r2, r3
 800314a:	69fa      	ldr	r2, [r7, #28]
 800314c:	429a      	cmp	r2, r3
 800314e:	d902      	bls.n	8003156 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003150:	69fb      	ldr	r3, [r7, #28]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d13d      	bne.n	80031d2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	685a      	ldr	r2, [r3, #4]
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003164:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	685b      	ldr	r3, [r3, #4]
 800316a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800316e:	d111      	bne.n	8003194 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	689b      	ldr	r3, [r3, #8]
 8003174:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003178:	d004      	beq.n	8003184 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	689b      	ldr	r3, [r3, #8]
 800317e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003182:	d107      	bne.n	8003194 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	681a      	ldr	r2, [r3, #0]
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003192:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003198:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800319c:	d10f      	bne.n	80031be <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	681a      	ldr	r2, [r3, #0]
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80031ac:	601a      	str	r2, [r3, #0]
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	681a      	ldr	r2, [r3, #0]
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80031bc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	2201      	movs	r2, #1
 80031c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	2200      	movs	r2, #0
 80031ca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80031ce:	2303      	movs	r3, #3
 80031d0:	e017      	b.n	8003202 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80031d2:	697b      	ldr	r3, [r7, #20]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d101      	bne.n	80031dc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80031d8:	2300      	movs	r3, #0
 80031da:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80031dc:	697b      	ldr	r3, [r7, #20]
 80031de:	3b01      	subs	r3, #1
 80031e0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	689a      	ldr	r2, [r3, #8]
 80031e8:	68bb      	ldr	r3, [r7, #8]
 80031ea:	4013      	ands	r3, r2
 80031ec:	68ba      	ldr	r2, [r7, #8]
 80031ee:	429a      	cmp	r2, r3
 80031f0:	bf0c      	ite	eq
 80031f2:	2301      	moveq	r3, #1
 80031f4:	2300      	movne	r3, #0
 80031f6:	b2db      	uxtb	r3, r3
 80031f8:	461a      	mov	r2, r3
 80031fa:	79fb      	ldrb	r3, [r7, #7]
 80031fc:	429a      	cmp	r2, r3
 80031fe:	d19b      	bne.n	8003138 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003200:	2300      	movs	r3, #0
}
 8003202:	4618      	mov	r0, r3
 8003204:	3720      	adds	r7, #32
 8003206:	46bd      	mov	sp, r7
 8003208:	bd80      	pop	{r7, pc}
 800320a:	bf00      	nop
 800320c:	20000000 	.word	0x20000000

08003210 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	b086      	sub	sp, #24
 8003214:	af02      	add	r7, sp, #8
 8003216:	60f8      	str	r0, [r7, #12]
 8003218:	60b9      	str	r1, [r7, #8]
 800321a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	685b      	ldr	r3, [r3, #4]
 8003220:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003224:	d111      	bne.n	800324a <SPI_EndRxTransaction+0x3a>
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	689b      	ldr	r3, [r3, #8]
 800322a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800322e:	d004      	beq.n	800323a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	689b      	ldr	r3, [r3, #8]
 8003234:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003238:	d107      	bne.n	800324a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	681a      	ldr	r2, [r3, #0]
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003248:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	685b      	ldr	r3, [r3, #4]
 800324e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003252:	d12a      	bne.n	80032aa <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	689b      	ldr	r3, [r3, #8]
 8003258:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800325c:	d012      	beq.n	8003284 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	9300      	str	r3, [sp, #0]
 8003262:	68bb      	ldr	r3, [r7, #8]
 8003264:	2200      	movs	r2, #0
 8003266:	2180      	movs	r1, #128	; 0x80
 8003268:	68f8      	ldr	r0, [r7, #12]
 800326a:	f7ff ff49 	bl	8003100 <SPI_WaitFlagStateUntilTimeout>
 800326e:	4603      	mov	r3, r0
 8003270:	2b00      	cmp	r3, #0
 8003272:	d02d      	beq.n	80032d0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003278:	f043 0220 	orr.w	r2, r3, #32
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8003280:	2303      	movs	r3, #3
 8003282:	e026      	b.n	80032d2 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	9300      	str	r3, [sp, #0]
 8003288:	68bb      	ldr	r3, [r7, #8]
 800328a:	2200      	movs	r2, #0
 800328c:	2101      	movs	r1, #1
 800328e:	68f8      	ldr	r0, [r7, #12]
 8003290:	f7ff ff36 	bl	8003100 <SPI_WaitFlagStateUntilTimeout>
 8003294:	4603      	mov	r3, r0
 8003296:	2b00      	cmp	r3, #0
 8003298:	d01a      	beq.n	80032d0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800329e:	f043 0220 	orr.w	r2, r3, #32
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80032a6:	2303      	movs	r3, #3
 80032a8:	e013      	b.n	80032d2 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	9300      	str	r3, [sp, #0]
 80032ae:	68bb      	ldr	r3, [r7, #8]
 80032b0:	2200      	movs	r2, #0
 80032b2:	2101      	movs	r1, #1
 80032b4:	68f8      	ldr	r0, [r7, #12]
 80032b6:	f7ff ff23 	bl	8003100 <SPI_WaitFlagStateUntilTimeout>
 80032ba:	4603      	mov	r3, r0
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d007      	beq.n	80032d0 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032c4:	f043 0220 	orr.w	r2, r3, #32
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80032cc:	2303      	movs	r3, #3
 80032ce:	e000      	b.n	80032d2 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80032d0:	2300      	movs	r3, #0
}
 80032d2:	4618      	mov	r0, r3
 80032d4:	3710      	adds	r7, #16
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bd80      	pop	{r7, pc}
	...

080032dc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	b088      	sub	sp, #32
 80032e0:	af02      	add	r7, sp, #8
 80032e2:	60f8      	str	r0, [r7, #12]
 80032e4:	60b9      	str	r1, [r7, #8]
 80032e6:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80032e8:	4b1b      	ldr	r3, [pc, #108]	; (8003358 <SPI_EndRxTxTransaction+0x7c>)
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	4a1b      	ldr	r2, [pc, #108]	; (800335c <SPI_EndRxTxTransaction+0x80>)
 80032ee:	fba2 2303 	umull	r2, r3, r2, r3
 80032f2:	0d5b      	lsrs	r3, r3, #21
 80032f4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80032f8:	fb02 f303 	mul.w	r3, r2, r3
 80032fc:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	685b      	ldr	r3, [r3, #4]
 8003302:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003306:	d112      	bne.n	800332e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	9300      	str	r3, [sp, #0]
 800330c:	68bb      	ldr	r3, [r7, #8]
 800330e:	2200      	movs	r2, #0
 8003310:	2180      	movs	r1, #128	; 0x80
 8003312:	68f8      	ldr	r0, [r7, #12]
 8003314:	f7ff fef4 	bl	8003100 <SPI_WaitFlagStateUntilTimeout>
 8003318:	4603      	mov	r3, r0
 800331a:	2b00      	cmp	r3, #0
 800331c:	d016      	beq.n	800334c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003322:	f043 0220 	orr.w	r2, r3, #32
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800332a:	2303      	movs	r3, #3
 800332c:	e00f      	b.n	800334e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800332e:	697b      	ldr	r3, [r7, #20]
 8003330:	2b00      	cmp	r3, #0
 8003332:	d00a      	beq.n	800334a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8003334:	697b      	ldr	r3, [r7, #20]
 8003336:	3b01      	subs	r3, #1
 8003338:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	689b      	ldr	r3, [r3, #8]
 8003340:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003344:	2b80      	cmp	r3, #128	; 0x80
 8003346:	d0f2      	beq.n	800332e <SPI_EndRxTxTransaction+0x52>
 8003348:	e000      	b.n	800334c <SPI_EndRxTxTransaction+0x70>
        break;
 800334a:	bf00      	nop
  }

  return HAL_OK;
 800334c:	2300      	movs	r3, #0
}
 800334e:	4618      	mov	r0, r3
 8003350:	3718      	adds	r7, #24
 8003352:	46bd      	mov	sp, r7
 8003354:	bd80      	pop	{r7, pc}
 8003356:	bf00      	nop
 8003358:	20000000 	.word	0x20000000
 800335c:	165e9f81 	.word	0x165e9f81

08003360 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b082      	sub	sp, #8
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2b00      	cmp	r3, #0
 800336c:	d101      	bne.n	8003372 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800336e:	2301      	movs	r3, #1
 8003370:	e03f      	b.n	80033f2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003378:	b2db      	uxtb	r3, r3
 800337a:	2b00      	cmp	r3, #0
 800337c:	d106      	bne.n	800338c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2200      	movs	r2, #0
 8003382:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003386:	6878      	ldr	r0, [r7, #4]
 8003388:	f7fe fb9e 	bl	8001ac8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2224      	movs	r2, #36	; 0x24
 8003390:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	68da      	ldr	r2, [r3, #12]
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80033a2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80033a4:	6878      	ldr	r0, [r7, #4]
 80033a6:	f000 f929 	bl	80035fc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	691a      	ldr	r2, [r3, #16]
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80033b8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	695a      	ldr	r2, [r3, #20]
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80033c8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	68da      	ldr	r2, [r3, #12]
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80033d8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2200      	movs	r2, #0
 80033de:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2220      	movs	r2, #32
 80033e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2220      	movs	r2, #32
 80033ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80033f0:	2300      	movs	r3, #0
}
 80033f2:	4618      	mov	r0, r3
 80033f4:	3708      	adds	r7, #8
 80033f6:	46bd      	mov	sp, r7
 80033f8:	bd80      	pop	{r7, pc}

080033fa <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033fa:	b580      	push	{r7, lr}
 80033fc:	b08a      	sub	sp, #40	; 0x28
 80033fe:	af02      	add	r7, sp, #8
 8003400:	60f8      	str	r0, [r7, #12]
 8003402:	60b9      	str	r1, [r7, #8]
 8003404:	603b      	str	r3, [r7, #0]
 8003406:	4613      	mov	r3, r2
 8003408:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800340a:	2300      	movs	r3, #0
 800340c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003414:	b2db      	uxtb	r3, r3
 8003416:	2b20      	cmp	r3, #32
 8003418:	d17c      	bne.n	8003514 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800341a:	68bb      	ldr	r3, [r7, #8]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d002      	beq.n	8003426 <HAL_UART_Transmit+0x2c>
 8003420:	88fb      	ldrh	r3, [r7, #6]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d101      	bne.n	800342a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003426:	2301      	movs	r3, #1
 8003428:	e075      	b.n	8003516 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003430:	2b01      	cmp	r3, #1
 8003432:	d101      	bne.n	8003438 <HAL_UART_Transmit+0x3e>
 8003434:	2302      	movs	r3, #2
 8003436:	e06e      	b.n	8003516 <HAL_UART_Transmit+0x11c>
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	2201      	movs	r2, #1
 800343c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	2200      	movs	r2, #0
 8003444:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	2221      	movs	r2, #33	; 0x21
 800344a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800344e:	f7fe fc11 	bl	8001c74 <HAL_GetTick>
 8003452:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	88fa      	ldrh	r2, [r7, #6]
 8003458:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	88fa      	ldrh	r2, [r7, #6]
 800345e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	689b      	ldr	r3, [r3, #8]
 8003464:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003468:	d108      	bne.n	800347c <HAL_UART_Transmit+0x82>
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	691b      	ldr	r3, [r3, #16]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d104      	bne.n	800347c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003472:	2300      	movs	r3, #0
 8003474:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003476:	68bb      	ldr	r3, [r7, #8]
 8003478:	61bb      	str	r3, [r7, #24]
 800347a:	e003      	b.n	8003484 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800347c:	68bb      	ldr	r3, [r7, #8]
 800347e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003480:	2300      	movs	r3, #0
 8003482:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	2200      	movs	r2, #0
 8003488:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800348c:	e02a      	b.n	80034e4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	9300      	str	r3, [sp, #0]
 8003492:	697b      	ldr	r3, [r7, #20]
 8003494:	2200      	movs	r2, #0
 8003496:	2180      	movs	r1, #128	; 0x80
 8003498:	68f8      	ldr	r0, [r7, #12]
 800349a:	f000 f840 	bl	800351e <UART_WaitOnFlagUntilTimeout>
 800349e:	4603      	mov	r3, r0
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d001      	beq.n	80034a8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80034a4:	2303      	movs	r3, #3
 80034a6:	e036      	b.n	8003516 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80034a8:	69fb      	ldr	r3, [r7, #28]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d10b      	bne.n	80034c6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80034ae:	69bb      	ldr	r3, [r7, #24]
 80034b0:	881b      	ldrh	r3, [r3, #0]
 80034b2:	461a      	mov	r2, r3
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80034bc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80034be:	69bb      	ldr	r3, [r7, #24]
 80034c0:	3302      	adds	r3, #2
 80034c2:	61bb      	str	r3, [r7, #24]
 80034c4:	e007      	b.n	80034d6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80034c6:	69fb      	ldr	r3, [r7, #28]
 80034c8:	781a      	ldrb	r2, [r3, #0]
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80034d0:	69fb      	ldr	r3, [r7, #28]
 80034d2:	3301      	adds	r3, #1
 80034d4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80034da:	b29b      	uxth	r3, r3
 80034dc:	3b01      	subs	r3, #1
 80034de:	b29a      	uxth	r2, r3
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80034e8:	b29b      	uxth	r3, r3
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d1cf      	bne.n	800348e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	9300      	str	r3, [sp, #0]
 80034f2:	697b      	ldr	r3, [r7, #20]
 80034f4:	2200      	movs	r2, #0
 80034f6:	2140      	movs	r1, #64	; 0x40
 80034f8:	68f8      	ldr	r0, [r7, #12]
 80034fa:	f000 f810 	bl	800351e <UART_WaitOnFlagUntilTimeout>
 80034fe:	4603      	mov	r3, r0
 8003500:	2b00      	cmp	r3, #0
 8003502:	d001      	beq.n	8003508 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003504:	2303      	movs	r3, #3
 8003506:	e006      	b.n	8003516 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	2220      	movs	r2, #32
 800350c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003510:	2300      	movs	r3, #0
 8003512:	e000      	b.n	8003516 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003514:	2302      	movs	r3, #2
  }
}
 8003516:	4618      	mov	r0, r3
 8003518:	3720      	adds	r7, #32
 800351a:	46bd      	mov	sp, r7
 800351c:	bd80      	pop	{r7, pc}

0800351e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800351e:	b580      	push	{r7, lr}
 8003520:	b090      	sub	sp, #64	; 0x40
 8003522:	af00      	add	r7, sp, #0
 8003524:	60f8      	str	r0, [r7, #12]
 8003526:	60b9      	str	r1, [r7, #8]
 8003528:	603b      	str	r3, [r7, #0]
 800352a:	4613      	mov	r3, r2
 800352c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800352e:	e050      	b.n	80035d2 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003530:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003532:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003536:	d04c      	beq.n	80035d2 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003538:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800353a:	2b00      	cmp	r3, #0
 800353c:	d007      	beq.n	800354e <UART_WaitOnFlagUntilTimeout+0x30>
 800353e:	f7fe fb99 	bl	8001c74 <HAL_GetTick>
 8003542:	4602      	mov	r2, r0
 8003544:	683b      	ldr	r3, [r7, #0]
 8003546:	1ad3      	subs	r3, r2, r3
 8003548:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800354a:	429a      	cmp	r2, r3
 800354c:	d241      	bcs.n	80035d2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	330c      	adds	r3, #12
 8003554:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003556:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003558:	e853 3f00 	ldrex	r3, [r3]
 800355c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800355e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003560:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003564:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	330c      	adds	r3, #12
 800356c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800356e:	637a      	str	r2, [r7, #52]	; 0x34
 8003570:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003572:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003574:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003576:	e841 2300 	strex	r3, r2, [r1]
 800357a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800357c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800357e:	2b00      	cmp	r3, #0
 8003580:	d1e5      	bne.n	800354e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	3314      	adds	r3, #20
 8003588:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800358a:	697b      	ldr	r3, [r7, #20]
 800358c:	e853 3f00 	ldrex	r3, [r3]
 8003590:	613b      	str	r3, [r7, #16]
   return(result);
 8003592:	693b      	ldr	r3, [r7, #16]
 8003594:	f023 0301 	bic.w	r3, r3, #1
 8003598:	63bb      	str	r3, [r7, #56]	; 0x38
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	3314      	adds	r3, #20
 80035a0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80035a2:	623a      	str	r2, [r7, #32]
 80035a4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035a6:	69f9      	ldr	r1, [r7, #28]
 80035a8:	6a3a      	ldr	r2, [r7, #32]
 80035aa:	e841 2300 	strex	r3, r2, [r1]
 80035ae:	61bb      	str	r3, [r7, #24]
   return(result);
 80035b0:	69bb      	ldr	r3, [r7, #24]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d1e5      	bne.n	8003582 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	2220      	movs	r2, #32
 80035ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	2220      	movs	r2, #32
 80035c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	2200      	movs	r2, #0
 80035ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80035ce:	2303      	movs	r3, #3
 80035d0:	e00f      	b.n	80035f2 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	681a      	ldr	r2, [r3, #0]
 80035d8:	68bb      	ldr	r3, [r7, #8]
 80035da:	4013      	ands	r3, r2
 80035dc:	68ba      	ldr	r2, [r7, #8]
 80035de:	429a      	cmp	r2, r3
 80035e0:	bf0c      	ite	eq
 80035e2:	2301      	moveq	r3, #1
 80035e4:	2300      	movne	r3, #0
 80035e6:	b2db      	uxtb	r3, r3
 80035e8:	461a      	mov	r2, r3
 80035ea:	79fb      	ldrb	r3, [r7, #7]
 80035ec:	429a      	cmp	r2, r3
 80035ee:	d09f      	beq.n	8003530 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80035f0:	2300      	movs	r3, #0
}
 80035f2:	4618      	mov	r0, r3
 80035f4:	3740      	adds	r7, #64	; 0x40
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bd80      	pop	{r7, pc}
	...

080035fc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80035fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003600:	b09f      	sub	sp, #124	; 0x7c
 8003602:	af00      	add	r7, sp, #0
 8003604:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003606:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	691b      	ldr	r3, [r3, #16]
 800360c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003610:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003612:	68d9      	ldr	r1, [r3, #12]
 8003614:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003616:	681a      	ldr	r2, [r3, #0]
 8003618:	ea40 0301 	orr.w	r3, r0, r1
 800361c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800361e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003620:	689a      	ldr	r2, [r3, #8]
 8003622:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003624:	691b      	ldr	r3, [r3, #16]
 8003626:	431a      	orrs	r2, r3
 8003628:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800362a:	695b      	ldr	r3, [r3, #20]
 800362c:	431a      	orrs	r2, r3
 800362e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003630:	69db      	ldr	r3, [r3, #28]
 8003632:	4313      	orrs	r3, r2
 8003634:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8003636:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	68db      	ldr	r3, [r3, #12]
 800363c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003640:	f021 010c 	bic.w	r1, r1, #12
 8003644:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003646:	681a      	ldr	r2, [r3, #0]
 8003648:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800364a:	430b      	orrs	r3, r1
 800364c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800364e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	695b      	ldr	r3, [r3, #20]
 8003654:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003658:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800365a:	6999      	ldr	r1, [r3, #24]
 800365c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800365e:	681a      	ldr	r2, [r3, #0]
 8003660:	ea40 0301 	orr.w	r3, r0, r1
 8003664:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003666:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003668:	681a      	ldr	r2, [r3, #0]
 800366a:	4b65      	ldr	r3, [pc, #404]	; (8003800 <UART_SetConfig+0x204>)
 800366c:	429a      	cmp	r2, r3
 800366e:	d004      	beq.n	800367a <UART_SetConfig+0x7e>
 8003670:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003672:	681a      	ldr	r2, [r3, #0]
 8003674:	4b63      	ldr	r3, [pc, #396]	; (8003804 <UART_SetConfig+0x208>)
 8003676:	429a      	cmp	r2, r3
 8003678:	d103      	bne.n	8003682 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800367a:	f7ff f9f1 	bl	8002a60 <HAL_RCC_GetPCLK2Freq>
 800367e:	6778      	str	r0, [r7, #116]	; 0x74
 8003680:	e002      	b.n	8003688 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003682:	f7ff f9d9 	bl	8002a38 <HAL_RCC_GetPCLK1Freq>
 8003686:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003688:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800368a:	69db      	ldr	r3, [r3, #28]
 800368c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003690:	f040 80bc 	bne.w	800380c <UART_SetConfig+0x210>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003694:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003696:	461c      	mov	r4, r3
 8003698:	f04f 0500 	mov.w	r5, #0
 800369c:	4622      	mov	r2, r4
 800369e:	462b      	mov	r3, r5
 80036a0:	1891      	adds	r1, r2, r2
 80036a2:	6439      	str	r1, [r7, #64]	; 0x40
 80036a4:	415b      	adcs	r3, r3
 80036a6:	647b      	str	r3, [r7, #68]	; 0x44
 80036a8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80036ac:	1912      	adds	r2, r2, r4
 80036ae:	eb45 0303 	adc.w	r3, r5, r3
 80036b2:	f04f 0000 	mov.w	r0, #0
 80036b6:	f04f 0100 	mov.w	r1, #0
 80036ba:	00d9      	lsls	r1, r3, #3
 80036bc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80036c0:	00d0      	lsls	r0, r2, #3
 80036c2:	4602      	mov	r2, r0
 80036c4:	460b      	mov	r3, r1
 80036c6:	1911      	adds	r1, r2, r4
 80036c8:	6639      	str	r1, [r7, #96]	; 0x60
 80036ca:	416b      	adcs	r3, r5
 80036cc:	667b      	str	r3, [r7, #100]	; 0x64
 80036ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80036d0:	685b      	ldr	r3, [r3, #4]
 80036d2:	461a      	mov	r2, r3
 80036d4:	f04f 0300 	mov.w	r3, #0
 80036d8:	1891      	adds	r1, r2, r2
 80036da:	63b9      	str	r1, [r7, #56]	; 0x38
 80036dc:	415b      	adcs	r3, r3
 80036de:	63fb      	str	r3, [r7, #60]	; 0x3c
 80036e0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80036e4:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80036e8:	f7fd fd0c 	bl	8001104 <__aeabi_uldivmod>
 80036ec:	4602      	mov	r2, r0
 80036ee:	460b      	mov	r3, r1
 80036f0:	4b45      	ldr	r3, [pc, #276]	; (8003808 <UART_SetConfig+0x20c>)
 80036f2:	fba3 2302 	umull	r2, r3, r3, r2
 80036f6:	095b      	lsrs	r3, r3, #5
 80036f8:	011e      	lsls	r6, r3, #4
 80036fa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80036fc:	461c      	mov	r4, r3
 80036fe:	f04f 0500 	mov.w	r5, #0
 8003702:	4622      	mov	r2, r4
 8003704:	462b      	mov	r3, r5
 8003706:	1891      	adds	r1, r2, r2
 8003708:	6339      	str	r1, [r7, #48]	; 0x30
 800370a:	415b      	adcs	r3, r3
 800370c:	637b      	str	r3, [r7, #52]	; 0x34
 800370e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003712:	1912      	adds	r2, r2, r4
 8003714:	eb45 0303 	adc.w	r3, r5, r3
 8003718:	f04f 0000 	mov.w	r0, #0
 800371c:	f04f 0100 	mov.w	r1, #0
 8003720:	00d9      	lsls	r1, r3, #3
 8003722:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003726:	00d0      	lsls	r0, r2, #3
 8003728:	4602      	mov	r2, r0
 800372a:	460b      	mov	r3, r1
 800372c:	1911      	adds	r1, r2, r4
 800372e:	65b9      	str	r1, [r7, #88]	; 0x58
 8003730:	416b      	adcs	r3, r5
 8003732:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003734:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	461a      	mov	r2, r3
 800373a:	f04f 0300 	mov.w	r3, #0
 800373e:	1891      	adds	r1, r2, r2
 8003740:	62b9      	str	r1, [r7, #40]	; 0x28
 8003742:	415b      	adcs	r3, r3
 8003744:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003746:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800374a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800374e:	f7fd fcd9 	bl	8001104 <__aeabi_uldivmod>
 8003752:	4602      	mov	r2, r0
 8003754:	460b      	mov	r3, r1
 8003756:	4b2c      	ldr	r3, [pc, #176]	; (8003808 <UART_SetConfig+0x20c>)
 8003758:	fba3 1302 	umull	r1, r3, r3, r2
 800375c:	095b      	lsrs	r3, r3, #5
 800375e:	2164      	movs	r1, #100	; 0x64
 8003760:	fb01 f303 	mul.w	r3, r1, r3
 8003764:	1ad3      	subs	r3, r2, r3
 8003766:	00db      	lsls	r3, r3, #3
 8003768:	3332      	adds	r3, #50	; 0x32
 800376a:	4a27      	ldr	r2, [pc, #156]	; (8003808 <UART_SetConfig+0x20c>)
 800376c:	fba2 2303 	umull	r2, r3, r2, r3
 8003770:	095b      	lsrs	r3, r3, #5
 8003772:	005b      	lsls	r3, r3, #1
 8003774:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003778:	441e      	add	r6, r3
 800377a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800377c:	4618      	mov	r0, r3
 800377e:	f04f 0100 	mov.w	r1, #0
 8003782:	4602      	mov	r2, r0
 8003784:	460b      	mov	r3, r1
 8003786:	1894      	adds	r4, r2, r2
 8003788:	623c      	str	r4, [r7, #32]
 800378a:	415b      	adcs	r3, r3
 800378c:	627b      	str	r3, [r7, #36]	; 0x24
 800378e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003792:	1812      	adds	r2, r2, r0
 8003794:	eb41 0303 	adc.w	r3, r1, r3
 8003798:	f04f 0400 	mov.w	r4, #0
 800379c:	f04f 0500 	mov.w	r5, #0
 80037a0:	00dd      	lsls	r5, r3, #3
 80037a2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80037a6:	00d4      	lsls	r4, r2, #3
 80037a8:	4622      	mov	r2, r4
 80037aa:	462b      	mov	r3, r5
 80037ac:	1814      	adds	r4, r2, r0
 80037ae:	653c      	str	r4, [r7, #80]	; 0x50
 80037b0:	414b      	adcs	r3, r1
 80037b2:	657b      	str	r3, [r7, #84]	; 0x54
 80037b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80037b6:	685b      	ldr	r3, [r3, #4]
 80037b8:	461a      	mov	r2, r3
 80037ba:	f04f 0300 	mov.w	r3, #0
 80037be:	1891      	adds	r1, r2, r2
 80037c0:	61b9      	str	r1, [r7, #24]
 80037c2:	415b      	adcs	r3, r3
 80037c4:	61fb      	str	r3, [r7, #28]
 80037c6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80037ca:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80037ce:	f7fd fc99 	bl	8001104 <__aeabi_uldivmod>
 80037d2:	4602      	mov	r2, r0
 80037d4:	460b      	mov	r3, r1
 80037d6:	4b0c      	ldr	r3, [pc, #48]	; (8003808 <UART_SetConfig+0x20c>)
 80037d8:	fba3 1302 	umull	r1, r3, r3, r2
 80037dc:	095b      	lsrs	r3, r3, #5
 80037de:	2164      	movs	r1, #100	; 0x64
 80037e0:	fb01 f303 	mul.w	r3, r1, r3
 80037e4:	1ad3      	subs	r3, r2, r3
 80037e6:	00db      	lsls	r3, r3, #3
 80037e8:	3332      	adds	r3, #50	; 0x32
 80037ea:	4a07      	ldr	r2, [pc, #28]	; (8003808 <UART_SetConfig+0x20c>)
 80037ec:	fba2 2303 	umull	r2, r3, r2, r3
 80037f0:	095b      	lsrs	r3, r3, #5
 80037f2:	f003 0207 	and.w	r2, r3, #7
 80037f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	4432      	add	r2, r6
 80037fc:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80037fe:	e0bf      	b.n	8003980 <UART_SetConfig+0x384>
 8003800:	40011000 	.word	0x40011000
 8003804:	40011400 	.word	0x40011400
 8003808:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800380c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800380e:	461c      	mov	r4, r3
 8003810:	f04f 0500 	mov.w	r5, #0
 8003814:	4622      	mov	r2, r4
 8003816:	462b      	mov	r3, r5
 8003818:	1891      	adds	r1, r2, r2
 800381a:	6139      	str	r1, [r7, #16]
 800381c:	415b      	adcs	r3, r3
 800381e:	617b      	str	r3, [r7, #20]
 8003820:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003824:	1912      	adds	r2, r2, r4
 8003826:	eb45 0303 	adc.w	r3, r5, r3
 800382a:	f04f 0000 	mov.w	r0, #0
 800382e:	f04f 0100 	mov.w	r1, #0
 8003832:	00d9      	lsls	r1, r3, #3
 8003834:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003838:	00d0      	lsls	r0, r2, #3
 800383a:	4602      	mov	r2, r0
 800383c:	460b      	mov	r3, r1
 800383e:	eb12 0804 	adds.w	r8, r2, r4
 8003842:	eb43 0905 	adc.w	r9, r3, r5
 8003846:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003848:	685b      	ldr	r3, [r3, #4]
 800384a:	4618      	mov	r0, r3
 800384c:	f04f 0100 	mov.w	r1, #0
 8003850:	f04f 0200 	mov.w	r2, #0
 8003854:	f04f 0300 	mov.w	r3, #0
 8003858:	008b      	lsls	r3, r1, #2
 800385a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800385e:	0082      	lsls	r2, r0, #2
 8003860:	4640      	mov	r0, r8
 8003862:	4649      	mov	r1, r9
 8003864:	f7fd fc4e 	bl	8001104 <__aeabi_uldivmod>
 8003868:	4602      	mov	r2, r0
 800386a:	460b      	mov	r3, r1
 800386c:	4b47      	ldr	r3, [pc, #284]	; (800398c <UART_SetConfig+0x390>)
 800386e:	fba3 2302 	umull	r2, r3, r3, r2
 8003872:	095b      	lsrs	r3, r3, #5
 8003874:	011e      	lsls	r6, r3, #4
 8003876:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003878:	4618      	mov	r0, r3
 800387a:	f04f 0100 	mov.w	r1, #0
 800387e:	4602      	mov	r2, r0
 8003880:	460b      	mov	r3, r1
 8003882:	1894      	adds	r4, r2, r2
 8003884:	60bc      	str	r4, [r7, #8]
 8003886:	415b      	adcs	r3, r3
 8003888:	60fb      	str	r3, [r7, #12]
 800388a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800388e:	1812      	adds	r2, r2, r0
 8003890:	eb41 0303 	adc.w	r3, r1, r3
 8003894:	f04f 0400 	mov.w	r4, #0
 8003898:	f04f 0500 	mov.w	r5, #0
 800389c:	00dd      	lsls	r5, r3, #3
 800389e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80038a2:	00d4      	lsls	r4, r2, #3
 80038a4:	4622      	mov	r2, r4
 80038a6:	462b      	mov	r3, r5
 80038a8:	1814      	adds	r4, r2, r0
 80038aa:	64bc      	str	r4, [r7, #72]	; 0x48
 80038ac:	414b      	adcs	r3, r1
 80038ae:	64fb      	str	r3, [r7, #76]	; 0x4c
 80038b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80038b2:	685b      	ldr	r3, [r3, #4]
 80038b4:	4618      	mov	r0, r3
 80038b6:	f04f 0100 	mov.w	r1, #0
 80038ba:	f04f 0200 	mov.w	r2, #0
 80038be:	f04f 0300 	mov.w	r3, #0
 80038c2:	008b      	lsls	r3, r1, #2
 80038c4:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80038c8:	0082      	lsls	r2, r0, #2
 80038ca:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80038ce:	f7fd fc19 	bl	8001104 <__aeabi_uldivmod>
 80038d2:	4602      	mov	r2, r0
 80038d4:	460b      	mov	r3, r1
 80038d6:	4b2d      	ldr	r3, [pc, #180]	; (800398c <UART_SetConfig+0x390>)
 80038d8:	fba3 1302 	umull	r1, r3, r3, r2
 80038dc:	095b      	lsrs	r3, r3, #5
 80038de:	2164      	movs	r1, #100	; 0x64
 80038e0:	fb01 f303 	mul.w	r3, r1, r3
 80038e4:	1ad3      	subs	r3, r2, r3
 80038e6:	011b      	lsls	r3, r3, #4
 80038e8:	3332      	adds	r3, #50	; 0x32
 80038ea:	4a28      	ldr	r2, [pc, #160]	; (800398c <UART_SetConfig+0x390>)
 80038ec:	fba2 2303 	umull	r2, r3, r2, r3
 80038f0:	095b      	lsrs	r3, r3, #5
 80038f2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80038f6:	441e      	add	r6, r3
 80038f8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80038fa:	4618      	mov	r0, r3
 80038fc:	f04f 0100 	mov.w	r1, #0
 8003900:	4602      	mov	r2, r0
 8003902:	460b      	mov	r3, r1
 8003904:	1894      	adds	r4, r2, r2
 8003906:	603c      	str	r4, [r7, #0]
 8003908:	415b      	adcs	r3, r3
 800390a:	607b      	str	r3, [r7, #4]
 800390c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003910:	1812      	adds	r2, r2, r0
 8003912:	eb41 0303 	adc.w	r3, r1, r3
 8003916:	f04f 0400 	mov.w	r4, #0
 800391a:	f04f 0500 	mov.w	r5, #0
 800391e:	00dd      	lsls	r5, r3, #3
 8003920:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003924:	00d4      	lsls	r4, r2, #3
 8003926:	4622      	mov	r2, r4
 8003928:	462b      	mov	r3, r5
 800392a:	eb12 0a00 	adds.w	sl, r2, r0
 800392e:	eb43 0b01 	adc.w	fp, r3, r1
 8003932:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003934:	685b      	ldr	r3, [r3, #4]
 8003936:	4618      	mov	r0, r3
 8003938:	f04f 0100 	mov.w	r1, #0
 800393c:	f04f 0200 	mov.w	r2, #0
 8003940:	f04f 0300 	mov.w	r3, #0
 8003944:	008b      	lsls	r3, r1, #2
 8003946:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800394a:	0082      	lsls	r2, r0, #2
 800394c:	4650      	mov	r0, sl
 800394e:	4659      	mov	r1, fp
 8003950:	f7fd fbd8 	bl	8001104 <__aeabi_uldivmod>
 8003954:	4602      	mov	r2, r0
 8003956:	460b      	mov	r3, r1
 8003958:	4b0c      	ldr	r3, [pc, #48]	; (800398c <UART_SetConfig+0x390>)
 800395a:	fba3 1302 	umull	r1, r3, r3, r2
 800395e:	095b      	lsrs	r3, r3, #5
 8003960:	2164      	movs	r1, #100	; 0x64
 8003962:	fb01 f303 	mul.w	r3, r1, r3
 8003966:	1ad3      	subs	r3, r2, r3
 8003968:	011b      	lsls	r3, r3, #4
 800396a:	3332      	adds	r3, #50	; 0x32
 800396c:	4a07      	ldr	r2, [pc, #28]	; (800398c <UART_SetConfig+0x390>)
 800396e:	fba2 2303 	umull	r2, r3, r2, r3
 8003972:	095b      	lsrs	r3, r3, #5
 8003974:	f003 020f 	and.w	r2, r3, #15
 8003978:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	4432      	add	r2, r6
 800397e:	609a      	str	r2, [r3, #8]
}
 8003980:	bf00      	nop
 8003982:	377c      	adds	r7, #124	; 0x7c
 8003984:	46bd      	mov	sp, r7
 8003986:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800398a:	bf00      	nop
 800398c:	51eb851f 	.word	0x51eb851f

08003990 <__errno>:
 8003990:	4b01      	ldr	r3, [pc, #4]	; (8003998 <__errno+0x8>)
 8003992:	6818      	ldr	r0, [r3, #0]
 8003994:	4770      	bx	lr
 8003996:	bf00      	nop
 8003998:	2000000c 	.word	0x2000000c

0800399c <__libc_init_array>:
 800399c:	b570      	push	{r4, r5, r6, lr}
 800399e:	4d0d      	ldr	r5, [pc, #52]	; (80039d4 <__libc_init_array+0x38>)
 80039a0:	4c0d      	ldr	r4, [pc, #52]	; (80039d8 <__libc_init_array+0x3c>)
 80039a2:	1b64      	subs	r4, r4, r5
 80039a4:	10a4      	asrs	r4, r4, #2
 80039a6:	2600      	movs	r6, #0
 80039a8:	42a6      	cmp	r6, r4
 80039aa:	d109      	bne.n	80039c0 <__libc_init_array+0x24>
 80039ac:	4d0b      	ldr	r5, [pc, #44]	; (80039dc <__libc_init_array+0x40>)
 80039ae:	4c0c      	ldr	r4, [pc, #48]	; (80039e0 <__libc_init_array+0x44>)
 80039b0:	f002 fea4 	bl	80066fc <_init>
 80039b4:	1b64      	subs	r4, r4, r5
 80039b6:	10a4      	asrs	r4, r4, #2
 80039b8:	2600      	movs	r6, #0
 80039ba:	42a6      	cmp	r6, r4
 80039bc:	d105      	bne.n	80039ca <__libc_init_array+0x2e>
 80039be:	bd70      	pop	{r4, r5, r6, pc}
 80039c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80039c4:	4798      	blx	r3
 80039c6:	3601      	adds	r6, #1
 80039c8:	e7ee      	b.n	80039a8 <__libc_init_array+0xc>
 80039ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80039ce:	4798      	blx	r3
 80039d0:	3601      	adds	r6, #1
 80039d2:	e7f2      	b.n	80039ba <__libc_init_array+0x1e>
 80039d4:	08006b3c 	.word	0x08006b3c
 80039d8:	08006b3c 	.word	0x08006b3c
 80039dc:	08006b3c 	.word	0x08006b3c
 80039e0:	08006b40 	.word	0x08006b40

080039e4 <memset>:
 80039e4:	4402      	add	r2, r0
 80039e6:	4603      	mov	r3, r0
 80039e8:	4293      	cmp	r3, r2
 80039ea:	d100      	bne.n	80039ee <memset+0xa>
 80039ec:	4770      	bx	lr
 80039ee:	f803 1b01 	strb.w	r1, [r3], #1
 80039f2:	e7f9      	b.n	80039e8 <memset+0x4>

080039f4 <__cvt>:
 80039f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80039f8:	b088      	sub	sp, #32
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	461f      	mov	r7, r3
 80039fe:	4614      	mov	r4, r2
 8003a00:	bfb8      	it	lt
 8003a02:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8003a06:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003a08:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8003a0a:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8003a0e:	bfb6      	itet	lt
 8003a10:	461f      	movlt	r7, r3
 8003a12:	2300      	movge	r3, #0
 8003a14:	232d      	movlt	r3, #45	; 0x2d
 8003a16:	7013      	strb	r3, [r2, #0]
 8003a18:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003a1a:	f023 0820 	bic.w	r8, r3, #32
 8003a1e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003a22:	d005      	beq.n	8003a30 <__cvt+0x3c>
 8003a24:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003a28:	d100      	bne.n	8003a2c <__cvt+0x38>
 8003a2a:	3501      	adds	r5, #1
 8003a2c:	2302      	movs	r3, #2
 8003a2e:	e000      	b.n	8003a32 <__cvt+0x3e>
 8003a30:	2303      	movs	r3, #3
 8003a32:	aa07      	add	r2, sp, #28
 8003a34:	9204      	str	r2, [sp, #16]
 8003a36:	aa06      	add	r2, sp, #24
 8003a38:	e9cd a202 	strd	sl, r2, [sp, #8]
 8003a3c:	e9cd 3500 	strd	r3, r5, [sp]
 8003a40:	4622      	mov	r2, r4
 8003a42:	463b      	mov	r3, r7
 8003a44:	f000 fce0 	bl	8004408 <_dtoa_r>
 8003a48:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003a4c:	4606      	mov	r6, r0
 8003a4e:	d102      	bne.n	8003a56 <__cvt+0x62>
 8003a50:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003a52:	07db      	lsls	r3, r3, #31
 8003a54:	d522      	bpl.n	8003a9c <__cvt+0xa8>
 8003a56:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003a5a:	eb06 0905 	add.w	r9, r6, r5
 8003a5e:	d110      	bne.n	8003a82 <__cvt+0x8e>
 8003a60:	7833      	ldrb	r3, [r6, #0]
 8003a62:	2b30      	cmp	r3, #48	; 0x30
 8003a64:	d10a      	bne.n	8003a7c <__cvt+0x88>
 8003a66:	2200      	movs	r2, #0
 8003a68:	2300      	movs	r3, #0
 8003a6a:	4620      	mov	r0, r4
 8003a6c:	4639      	mov	r1, r7
 8003a6e:	f7fd f82b 	bl	8000ac8 <__aeabi_dcmpeq>
 8003a72:	b918      	cbnz	r0, 8003a7c <__cvt+0x88>
 8003a74:	f1c5 0501 	rsb	r5, r5, #1
 8003a78:	f8ca 5000 	str.w	r5, [sl]
 8003a7c:	f8da 3000 	ldr.w	r3, [sl]
 8003a80:	4499      	add	r9, r3
 8003a82:	2200      	movs	r2, #0
 8003a84:	2300      	movs	r3, #0
 8003a86:	4620      	mov	r0, r4
 8003a88:	4639      	mov	r1, r7
 8003a8a:	f7fd f81d 	bl	8000ac8 <__aeabi_dcmpeq>
 8003a8e:	b108      	cbz	r0, 8003a94 <__cvt+0xa0>
 8003a90:	f8cd 901c 	str.w	r9, [sp, #28]
 8003a94:	2230      	movs	r2, #48	; 0x30
 8003a96:	9b07      	ldr	r3, [sp, #28]
 8003a98:	454b      	cmp	r3, r9
 8003a9a:	d307      	bcc.n	8003aac <__cvt+0xb8>
 8003a9c:	9b07      	ldr	r3, [sp, #28]
 8003a9e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8003aa0:	1b9b      	subs	r3, r3, r6
 8003aa2:	4630      	mov	r0, r6
 8003aa4:	6013      	str	r3, [r2, #0]
 8003aa6:	b008      	add	sp, #32
 8003aa8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003aac:	1c59      	adds	r1, r3, #1
 8003aae:	9107      	str	r1, [sp, #28]
 8003ab0:	701a      	strb	r2, [r3, #0]
 8003ab2:	e7f0      	b.n	8003a96 <__cvt+0xa2>

08003ab4 <__exponent>:
 8003ab4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	2900      	cmp	r1, #0
 8003aba:	bfb8      	it	lt
 8003abc:	4249      	neglt	r1, r1
 8003abe:	f803 2b02 	strb.w	r2, [r3], #2
 8003ac2:	bfb4      	ite	lt
 8003ac4:	222d      	movlt	r2, #45	; 0x2d
 8003ac6:	222b      	movge	r2, #43	; 0x2b
 8003ac8:	2909      	cmp	r1, #9
 8003aca:	7042      	strb	r2, [r0, #1]
 8003acc:	dd2a      	ble.n	8003b24 <__exponent+0x70>
 8003ace:	f10d 0407 	add.w	r4, sp, #7
 8003ad2:	46a4      	mov	ip, r4
 8003ad4:	270a      	movs	r7, #10
 8003ad6:	46a6      	mov	lr, r4
 8003ad8:	460a      	mov	r2, r1
 8003ada:	fb91 f6f7 	sdiv	r6, r1, r7
 8003ade:	fb07 1516 	mls	r5, r7, r6, r1
 8003ae2:	3530      	adds	r5, #48	; 0x30
 8003ae4:	2a63      	cmp	r2, #99	; 0x63
 8003ae6:	f104 34ff 	add.w	r4, r4, #4294967295
 8003aea:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8003aee:	4631      	mov	r1, r6
 8003af0:	dcf1      	bgt.n	8003ad6 <__exponent+0x22>
 8003af2:	3130      	adds	r1, #48	; 0x30
 8003af4:	f1ae 0502 	sub.w	r5, lr, #2
 8003af8:	f804 1c01 	strb.w	r1, [r4, #-1]
 8003afc:	1c44      	adds	r4, r0, #1
 8003afe:	4629      	mov	r1, r5
 8003b00:	4561      	cmp	r1, ip
 8003b02:	d30a      	bcc.n	8003b1a <__exponent+0x66>
 8003b04:	f10d 0209 	add.w	r2, sp, #9
 8003b08:	eba2 020e 	sub.w	r2, r2, lr
 8003b0c:	4565      	cmp	r5, ip
 8003b0e:	bf88      	it	hi
 8003b10:	2200      	movhi	r2, #0
 8003b12:	4413      	add	r3, r2
 8003b14:	1a18      	subs	r0, r3, r0
 8003b16:	b003      	add	sp, #12
 8003b18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b1a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003b1e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8003b22:	e7ed      	b.n	8003b00 <__exponent+0x4c>
 8003b24:	2330      	movs	r3, #48	; 0x30
 8003b26:	3130      	adds	r1, #48	; 0x30
 8003b28:	7083      	strb	r3, [r0, #2]
 8003b2a:	70c1      	strb	r1, [r0, #3]
 8003b2c:	1d03      	adds	r3, r0, #4
 8003b2e:	e7f1      	b.n	8003b14 <__exponent+0x60>

08003b30 <_printf_float>:
 8003b30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b34:	b091      	sub	sp, #68	; 0x44
 8003b36:	460c      	mov	r4, r1
 8003b38:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8003b3c:	4616      	mov	r6, r2
 8003b3e:	461f      	mov	r7, r3
 8003b40:	4605      	mov	r5, r0
 8003b42:	f001 fa4f 	bl	8004fe4 <_localeconv_r>
 8003b46:	6803      	ldr	r3, [r0, #0]
 8003b48:	9309      	str	r3, [sp, #36]	; 0x24
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	f7fc fb40 	bl	80001d0 <strlen>
 8003b50:	2300      	movs	r3, #0
 8003b52:	930e      	str	r3, [sp, #56]	; 0x38
 8003b54:	f8d8 3000 	ldr.w	r3, [r8]
 8003b58:	900a      	str	r0, [sp, #40]	; 0x28
 8003b5a:	3307      	adds	r3, #7
 8003b5c:	f023 0307 	bic.w	r3, r3, #7
 8003b60:	f103 0208 	add.w	r2, r3, #8
 8003b64:	f894 9018 	ldrb.w	r9, [r4, #24]
 8003b68:	f8d4 b000 	ldr.w	fp, [r4]
 8003b6c:	f8c8 2000 	str.w	r2, [r8]
 8003b70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b74:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003b78:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8003b7c:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8003b80:	930b      	str	r3, [sp, #44]	; 0x2c
 8003b82:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003b84:	4b9c      	ldr	r3, [pc, #624]	; (8003df8 <_printf_float+0x2c8>)
 8003b86:	f04f 32ff 	mov.w	r2, #4294967295
 8003b8a:	4640      	mov	r0, r8
 8003b8c:	f7fc ffce 	bl	8000b2c <__aeabi_dcmpun>
 8003b90:	bb70      	cbnz	r0, 8003bf0 <_printf_float+0xc0>
 8003b92:	4b99      	ldr	r3, [pc, #612]	; (8003df8 <_printf_float+0x2c8>)
 8003b94:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003b96:	f04f 32ff 	mov.w	r2, #4294967295
 8003b9a:	4640      	mov	r0, r8
 8003b9c:	f7fc ffa8 	bl	8000af0 <__aeabi_dcmple>
 8003ba0:	bb30      	cbnz	r0, 8003bf0 <_printf_float+0xc0>
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	4640      	mov	r0, r8
 8003ba8:	4651      	mov	r1, sl
 8003baa:	f7fc ff97 	bl	8000adc <__aeabi_dcmplt>
 8003bae:	b110      	cbz	r0, 8003bb6 <_printf_float+0x86>
 8003bb0:	232d      	movs	r3, #45	; 0x2d
 8003bb2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003bb6:	4b91      	ldr	r3, [pc, #580]	; (8003dfc <_printf_float+0x2cc>)
 8003bb8:	4891      	ldr	r0, [pc, #580]	; (8003e00 <_printf_float+0x2d0>)
 8003bba:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8003bbe:	bf94      	ite	ls
 8003bc0:	4698      	movls	r8, r3
 8003bc2:	4680      	movhi	r8, r0
 8003bc4:	2303      	movs	r3, #3
 8003bc6:	6123      	str	r3, [r4, #16]
 8003bc8:	f02b 0304 	bic.w	r3, fp, #4
 8003bcc:	6023      	str	r3, [r4, #0]
 8003bce:	f04f 0a00 	mov.w	sl, #0
 8003bd2:	9700      	str	r7, [sp, #0]
 8003bd4:	4633      	mov	r3, r6
 8003bd6:	aa0f      	add	r2, sp, #60	; 0x3c
 8003bd8:	4621      	mov	r1, r4
 8003bda:	4628      	mov	r0, r5
 8003bdc:	f000 f9d2 	bl	8003f84 <_printf_common>
 8003be0:	3001      	adds	r0, #1
 8003be2:	f040 808f 	bne.w	8003d04 <_printf_float+0x1d4>
 8003be6:	f04f 30ff 	mov.w	r0, #4294967295
 8003bea:	b011      	add	sp, #68	; 0x44
 8003bec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003bf0:	4642      	mov	r2, r8
 8003bf2:	4653      	mov	r3, sl
 8003bf4:	4640      	mov	r0, r8
 8003bf6:	4651      	mov	r1, sl
 8003bf8:	f7fc ff98 	bl	8000b2c <__aeabi_dcmpun>
 8003bfc:	b140      	cbz	r0, 8003c10 <_printf_float+0xe0>
 8003bfe:	f1ba 0f00 	cmp.w	sl, #0
 8003c02:	bfbc      	itt	lt
 8003c04:	232d      	movlt	r3, #45	; 0x2d
 8003c06:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8003c0a:	487e      	ldr	r0, [pc, #504]	; (8003e04 <_printf_float+0x2d4>)
 8003c0c:	4b7e      	ldr	r3, [pc, #504]	; (8003e08 <_printf_float+0x2d8>)
 8003c0e:	e7d4      	b.n	8003bba <_printf_float+0x8a>
 8003c10:	6863      	ldr	r3, [r4, #4]
 8003c12:	1c5a      	adds	r2, r3, #1
 8003c14:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8003c18:	d142      	bne.n	8003ca0 <_printf_float+0x170>
 8003c1a:	2306      	movs	r3, #6
 8003c1c:	6063      	str	r3, [r4, #4]
 8003c1e:	2200      	movs	r2, #0
 8003c20:	9206      	str	r2, [sp, #24]
 8003c22:	aa0e      	add	r2, sp, #56	; 0x38
 8003c24:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8003c28:	aa0d      	add	r2, sp, #52	; 0x34
 8003c2a:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8003c2e:	9203      	str	r2, [sp, #12]
 8003c30:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8003c34:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8003c38:	6023      	str	r3, [r4, #0]
 8003c3a:	6863      	ldr	r3, [r4, #4]
 8003c3c:	9300      	str	r3, [sp, #0]
 8003c3e:	4642      	mov	r2, r8
 8003c40:	4653      	mov	r3, sl
 8003c42:	4628      	mov	r0, r5
 8003c44:	910b      	str	r1, [sp, #44]	; 0x2c
 8003c46:	f7ff fed5 	bl	80039f4 <__cvt>
 8003c4a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003c4c:	2947      	cmp	r1, #71	; 0x47
 8003c4e:	4680      	mov	r8, r0
 8003c50:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003c52:	d108      	bne.n	8003c66 <_printf_float+0x136>
 8003c54:	1cc8      	adds	r0, r1, #3
 8003c56:	db02      	blt.n	8003c5e <_printf_float+0x12e>
 8003c58:	6863      	ldr	r3, [r4, #4]
 8003c5a:	4299      	cmp	r1, r3
 8003c5c:	dd40      	ble.n	8003ce0 <_printf_float+0x1b0>
 8003c5e:	f1a9 0902 	sub.w	r9, r9, #2
 8003c62:	fa5f f989 	uxtb.w	r9, r9
 8003c66:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8003c6a:	d81f      	bhi.n	8003cac <_printf_float+0x17c>
 8003c6c:	3901      	subs	r1, #1
 8003c6e:	464a      	mov	r2, r9
 8003c70:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003c74:	910d      	str	r1, [sp, #52]	; 0x34
 8003c76:	f7ff ff1d 	bl	8003ab4 <__exponent>
 8003c7a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003c7c:	1813      	adds	r3, r2, r0
 8003c7e:	2a01      	cmp	r2, #1
 8003c80:	4682      	mov	sl, r0
 8003c82:	6123      	str	r3, [r4, #16]
 8003c84:	dc02      	bgt.n	8003c8c <_printf_float+0x15c>
 8003c86:	6822      	ldr	r2, [r4, #0]
 8003c88:	07d2      	lsls	r2, r2, #31
 8003c8a:	d501      	bpl.n	8003c90 <_printf_float+0x160>
 8003c8c:	3301      	adds	r3, #1
 8003c8e:	6123      	str	r3, [r4, #16]
 8003c90:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d09c      	beq.n	8003bd2 <_printf_float+0xa2>
 8003c98:	232d      	movs	r3, #45	; 0x2d
 8003c9a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003c9e:	e798      	b.n	8003bd2 <_printf_float+0xa2>
 8003ca0:	2947      	cmp	r1, #71	; 0x47
 8003ca2:	d1bc      	bne.n	8003c1e <_printf_float+0xee>
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d1ba      	bne.n	8003c1e <_printf_float+0xee>
 8003ca8:	2301      	movs	r3, #1
 8003caa:	e7b7      	b.n	8003c1c <_printf_float+0xec>
 8003cac:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8003cb0:	d118      	bne.n	8003ce4 <_printf_float+0x1b4>
 8003cb2:	2900      	cmp	r1, #0
 8003cb4:	6863      	ldr	r3, [r4, #4]
 8003cb6:	dd0b      	ble.n	8003cd0 <_printf_float+0x1a0>
 8003cb8:	6121      	str	r1, [r4, #16]
 8003cba:	b913      	cbnz	r3, 8003cc2 <_printf_float+0x192>
 8003cbc:	6822      	ldr	r2, [r4, #0]
 8003cbe:	07d0      	lsls	r0, r2, #31
 8003cc0:	d502      	bpl.n	8003cc8 <_printf_float+0x198>
 8003cc2:	3301      	adds	r3, #1
 8003cc4:	440b      	add	r3, r1
 8003cc6:	6123      	str	r3, [r4, #16]
 8003cc8:	65a1      	str	r1, [r4, #88]	; 0x58
 8003cca:	f04f 0a00 	mov.w	sl, #0
 8003cce:	e7df      	b.n	8003c90 <_printf_float+0x160>
 8003cd0:	b913      	cbnz	r3, 8003cd8 <_printf_float+0x1a8>
 8003cd2:	6822      	ldr	r2, [r4, #0]
 8003cd4:	07d2      	lsls	r2, r2, #31
 8003cd6:	d501      	bpl.n	8003cdc <_printf_float+0x1ac>
 8003cd8:	3302      	adds	r3, #2
 8003cda:	e7f4      	b.n	8003cc6 <_printf_float+0x196>
 8003cdc:	2301      	movs	r3, #1
 8003cde:	e7f2      	b.n	8003cc6 <_printf_float+0x196>
 8003ce0:	f04f 0967 	mov.w	r9, #103	; 0x67
 8003ce4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003ce6:	4299      	cmp	r1, r3
 8003ce8:	db05      	blt.n	8003cf6 <_printf_float+0x1c6>
 8003cea:	6823      	ldr	r3, [r4, #0]
 8003cec:	6121      	str	r1, [r4, #16]
 8003cee:	07d8      	lsls	r0, r3, #31
 8003cf0:	d5ea      	bpl.n	8003cc8 <_printf_float+0x198>
 8003cf2:	1c4b      	adds	r3, r1, #1
 8003cf4:	e7e7      	b.n	8003cc6 <_printf_float+0x196>
 8003cf6:	2900      	cmp	r1, #0
 8003cf8:	bfd4      	ite	le
 8003cfa:	f1c1 0202 	rsble	r2, r1, #2
 8003cfe:	2201      	movgt	r2, #1
 8003d00:	4413      	add	r3, r2
 8003d02:	e7e0      	b.n	8003cc6 <_printf_float+0x196>
 8003d04:	6823      	ldr	r3, [r4, #0]
 8003d06:	055a      	lsls	r2, r3, #21
 8003d08:	d407      	bmi.n	8003d1a <_printf_float+0x1ea>
 8003d0a:	6923      	ldr	r3, [r4, #16]
 8003d0c:	4642      	mov	r2, r8
 8003d0e:	4631      	mov	r1, r6
 8003d10:	4628      	mov	r0, r5
 8003d12:	47b8      	blx	r7
 8003d14:	3001      	adds	r0, #1
 8003d16:	d12b      	bne.n	8003d70 <_printf_float+0x240>
 8003d18:	e765      	b.n	8003be6 <_printf_float+0xb6>
 8003d1a:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8003d1e:	f240 80dc 	bls.w	8003eda <_printf_float+0x3aa>
 8003d22:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003d26:	2200      	movs	r2, #0
 8003d28:	2300      	movs	r3, #0
 8003d2a:	f7fc fecd 	bl	8000ac8 <__aeabi_dcmpeq>
 8003d2e:	2800      	cmp	r0, #0
 8003d30:	d033      	beq.n	8003d9a <_printf_float+0x26a>
 8003d32:	4a36      	ldr	r2, [pc, #216]	; (8003e0c <_printf_float+0x2dc>)
 8003d34:	2301      	movs	r3, #1
 8003d36:	4631      	mov	r1, r6
 8003d38:	4628      	mov	r0, r5
 8003d3a:	47b8      	blx	r7
 8003d3c:	3001      	adds	r0, #1
 8003d3e:	f43f af52 	beq.w	8003be6 <_printf_float+0xb6>
 8003d42:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003d46:	429a      	cmp	r2, r3
 8003d48:	db02      	blt.n	8003d50 <_printf_float+0x220>
 8003d4a:	6823      	ldr	r3, [r4, #0]
 8003d4c:	07d8      	lsls	r0, r3, #31
 8003d4e:	d50f      	bpl.n	8003d70 <_printf_float+0x240>
 8003d50:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003d54:	4631      	mov	r1, r6
 8003d56:	4628      	mov	r0, r5
 8003d58:	47b8      	blx	r7
 8003d5a:	3001      	adds	r0, #1
 8003d5c:	f43f af43 	beq.w	8003be6 <_printf_float+0xb6>
 8003d60:	f04f 0800 	mov.w	r8, #0
 8003d64:	f104 091a 	add.w	r9, r4, #26
 8003d68:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003d6a:	3b01      	subs	r3, #1
 8003d6c:	4543      	cmp	r3, r8
 8003d6e:	dc09      	bgt.n	8003d84 <_printf_float+0x254>
 8003d70:	6823      	ldr	r3, [r4, #0]
 8003d72:	079b      	lsls	r3, r3, #30
 8003d74:	f100 8101 	bmi.w	8003f7a <_printf_float+0x44a>
 8003d78:	68e0      	ldr	r0, [r4, #12]
 8003d7a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003d7c:	4298      	cmp	r0, r3
 8003d7e:	bfb8      	it	lt
 8003d80:	4618      	movlt	r0, r3
 8003d82:	e732      	b.n	8003bea <_printf_float+0xba>
 8003d84:	2301      	movs	r3, #1
 8003d86:	464a      	mov	r2, r9
 8003d88:	4631      	mov	r1, r6
 8003d8a:	4628      	mov	r0, r5
 8003d8c:	47b8      	blx	r7
 8003d8e:	3001      	adds	r0, #1
 8003d90:	f43f af29 	beq.w	8003be6 <_printf_float+0xb6>
 8003d94:	f108 0801 	add.w	r8, r8, #1
 8003d98:	e7e6      	b.n	8003d68 <_printf_float+0x238>
 8003d9a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	dc37      	bgt.n	8003e10 <_printf_float+0x2e0>
 8003da0:	4a1a      	ldr	r2, [pc, #104]	; (8003e0c <_printf_float+0x2dc>)
 8003da2:	2301      	movs	r3, #1
 8003da4:	4631      	mov	r1, r6
 8003da6:	4628      	mov	r0, r5
 8003da8:	47b8      	blx	r7
 8003daa:	3001      	adds	r0, #1
 8003dac:	f43f af1b 	beq.w	8003be6 <_printf_float+0xb6>
 8003db0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003db4:	4313      	orrs	r3, r2
 8003db6:	d102      	bne.n	8003dbe <_printf_float+0x28e>
 8003db8:	6823      	ldr	r3, [r4, #0]
 8003dba:	07d9      	lsls	r1, r3, #31
 8003dbc:	d5d8      	bpl.n	8003d70 <_printf_float+0x240>
 8003dbe:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003dc2:	4631      	mov	r1, r6
 8003dc4:	4628      	mov	r0, r5
 8003dc6:	47b8      	blx	r7
 8003dc8:	3001      	adds	r0, #1
 8003dca:	f43f af0c 	beq.w	8003be6 <_printf_float+0xb6>
 8003dce:	f04f 0900 	mov.w	r9, #0
 8003dd2:	f104 0a1a 	add.w	sl, r4, #26
 8003dd6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003dd8:	425b      	negs	r3, r3
 8003dda:	454b      	cmp	r3, r9
 8003ddc:	dc01      	bgt.n	8003de2 <_printf_float+0x2b2>
 8003dde:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003de0:	e794      	b.n	8003d0c <_printf_float+0x1dc>
 8003de2:	2301      	movs	r3, #1
 8003de4:	4652      	mov	r2, sl
 8003de6:	4631      	mov	r1, r6
 8003de8:	4628      	mov	r0, r5
 8003dea:	47b8      	blx	r7
 8003dec:	3001      	adds	r0, #1
 8003dee:	f43f aefa 	beq.w	8003be6 <_printf_float+0xb6>
 8003df2:	f109 0901 	add.w	r9, r9, #1
 8003df6:	e7ee      	b.n	8003dd6 <_printf_float+0x2a6>
 8003df8:	7fefffff 	.word	0x7fefffff
 8003dfc:	08006754 	.word	0x08006754
 8003e00:	08006758 	.word	0x08006758
 8003e04:	08006760 	.word	0x08006760
 8003e08:	0800675c 	.word	0x0800675c
 8003e0c:	08006764 	.word	0x08006764
 8003e10:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003e12:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003e14:	429a      	cmp	r2, r3
 8003e16:	bfa8      	it	ge
 8003e18:	461a      	movge	r2, r3
 8003e1a:	2a00      	cmp	r2, #0
 8003e1c:	4691      	mov	r9, r2
 8003e1e:	dc37      	bgt.n	8003e90 <_printf_float+0x360>
 8003e20:	f04f 0b00 	mov.w	fp, #0
 8003e24:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003e28:	f104 021a 	add.w	r2, r4, #26
 8003e2c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8003e30:	ebaa 0309 	sub.w	r3, sl, r9
 8003e34:	455b      	cmp	r3, fp
 8003e36:	dc33      	bgt.n	8003ea0 <_printf_float+0x370>
 8003e38:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003e3c:	429a      	cmp	r2, r3
 8003e3e:	db3b      	blt.n	8003eb8 <_printf_float+0x388>
 8003e40:	6823      	ldr	r3, [r4, #0]
 8003e42:	07da      	lsls	r2, r3, #31
 8003e44:	d438      	bmi.n	8003eb8 <_printf_float+0x388>
 8003e46:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003e48:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003e4a:	eba2 030a 	sub.w	r3, r2, sl
 8003e4e:	eba2 0901 	sub.w	r9, r2, r1
 8003e52:	4599      	cmp	r9, r3
 8003e54:	bfa8      	it	ge
 8003e56:	4699      	movge	r9, r3
 8003e58:	f1b9 0f00 	cmp.w	r9, #0
 8003e5c:	dc34      	bgt.n	8003ec8 <_printf_float+0x398>
 8003e5e:	f04f 0800 	mov.w	r8, #0
 8003e62:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003e66:	f104 0a1a 	add.w	sl, r4, #26
 8003e6a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003e6e:	1a9b      	subs	r3, r3, r2
 8003e70:	eba3 0309 	sub.w	r3, r3, r9
 8003e74:	4543      	cmp	r3, r8
 8003e76:	f77f af7b 	ble.w	8003d70 <_printf_float+0x240>
 8003e7a:	2301      	movs	r3, #1
 8003e7c:	4652      	mov	r2, sl
 8003e7e:	4631      	mov	r1, r6
 8003e80:	4628      	mov	r0, r5
 8003e82:	47b8      	blx	r7
 8003e84:	3001      	adds	r0, #1
 8003e86:	f43f aeae 	beq.w	8003be6 <_printf_float+0xb6>
 8003e8a:	f108 0801 	add.w	r8, r8, #1
 8003e8e:	e7ec      	b.n	8003e6a <_printf_float+0x33a>
 8003e90:	4613      	mov	r3, r2
 8003e92:	4631      	mov	r1, r6
 8003e94:	4642      	mov	r2, r8
 8003e96:	4628      	mov	r0, r5
 8003e98:	47b8      	blx	r7
 8003e9a:	3001      	adds	r0, #1
 8003e9c:	d1c0      	bne.n	8003e20 <_printf_float+0x2f0>
 8003e9e:	e6a2      	b.n	8003be6 <_printf_float+0xb6>
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	4631      	mov	r1, r6
 8003ea4:	4628      	mov	r0, r5
 8003ea6:	920b      	str	r2, [sp, #44]	; 0x2c
 8003ea8:	47b8      	blx	r7
 8003eaa:	3001      	adds	r0, #1
 8003eac:	f43f ae9b 	beq.w	8003be6 <_printf_float+0xb6>
 8003eb0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003eb2:	f10b 0b01 	add.w	fp, fp, #1
 8003eb6:	e7b9      	b.n	8003e2c <_printf_float+0x2fc>
 8003eb8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003ebc:	4631      	mov	r1, r6
 8003ebe:	4628      	mov	r0, r5
 8003ec0:	47b8      	blx	r7
 8003ec2:	3001      	adds	r0, #1
 8003ec4:	d1bf      	bne.n	8003e46 <_printf_float+0x316>
 8003ec6:	e68e      	b.n	8003be6 <_printf_float+0xb6>
 8003ec8:	464b      	mov	r3, r9
 8003eca:	eb08 020a 	add.w	r2, r8, sl
 8003ece:	4631      	mov	r1, r6
 8003ed0:	4628      	mov	r0, r5
 8003ed2:	47b8      	blx	r7
 8003ed4:	3001      	adds	r0, #1
 8003ed6:	d1c2      	bne.n	8003e5e <_printf_float+0x32e>
 8003ed8:	e685      	b.n	8003be6 <_printf_float+0xb6>
 8003eda:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003edc:	2a01      	cmp	r2, #1
 8003ede:	dc01      	bgt.n	8003ee4 <_printf_float+0x3b4>
 8003ee0:	07db      	lsls	r3, r3, #31
 8003ee2:	d537      	bpl.n	8003f54 <_printf_float+0x424>
 8003ee4:	2301      	movs	r3, #1
 8003ee6:	4642      	mov	r2, r8
 8003ee8:	4631      	mov	r1, r6
 8003eea:	4628      	mov	r0, r5
 8003eec:	47b8      	blx	r7
 8003eee:	3001      	adds	r0, #1
 8003ef0:	f43f ae79 	beq.w	8003be6 <_printf_float+0xb6>
 8003ef4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003ef8:	4631      	mov	r1, r6
 8003efa:	4628      	mov	r0, r5
 8003efc:	47b8      	blx	r7
 8003efe:	3001      	adds	r0, #1
 8003f00:	f43f ae71 	beq.w	8003be6 <_printf_float+0xb6>
 8003f04:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003f08:	2200      	movs	r2, #0
 8003f0a:	2300      	movs	r3, #0
 8003f0c:	f7fc fddc 	bl	8000ac8 <__aeabi_dcmpeq>
 8003f10:	b9d8      	cbnz	r0, 8003f4a <_printf_float+0x41a>
 8003f12:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003f14:	f108 0201 	add.w	r2, r8, #1
 8003f18:	3b01      	subs	r3, #1
 8003f1a:	4631      	mov	r1, r6
 8003f1c:	4628      	mov	r0, r5
 8003f1e:	47b8      	blx	r7
 8003f20:	3001      	adds	r0, #1
 8003f22:	d10e      	bne.n	8003f42 <_printf_float+0x412>
 8003f24:	e65f      	b.n	8003be6 <_printf_float+0xb6>
 8003f26:	2301      	movs	r3, #1
 8003f28:	464a      	mov	r2, r9
 8003f2a:	4631      	mov	r1, r6
 8003f2c:	4628      	mov	r0, r5
 8003f2e:	47b8      	blx	r7
 8003f30:	3001      	adds	r0, #1
 8003f32:	f43f ae58 	beq.w	8003be6 <_printf_float+0xb6>
 8003f36:	f108 0801 	add.w	r8, r8, #1
 8003f3a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003f3c:	3b01      	subs	r3, #1
 8003f3e:	4543      	cmp	r3, r8
 8003f40:	dcf1      	bgt.n	8003f26 <_printf_float+0x3f6>
 8003f42:	4653      	mov	r3, sl
 8003f44:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003f48:	e6e1      	b.n	8003d0e <_printf_float+0x1de>
 8003f4a:	f04f 0800 	mov.w	r8, #0
 8003f4e:	f104 091a 	add.w	r9, r4, #26
 8003f52:	e7f2      	b.n	8003f3a <_printf_float+0x40a>
 8003f54:	2301      	movs	r3, #1
 8003f56:	4642      	mov	r2, r8
 8003f58:	e7df      	b.n	8003f1a <_printf_float+0x3ea>
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	464a      	mov	r2, r9
 8003f5e:	4631      	mov	r1, r6
 8003f60:	4628      	mov	r0, r5
 8003f62:	47b8      	blx	r7
 8003f64:	3001      	adds	r0, #1
 8003f66:	f43f ae3e 	beq.w	8003be6 <_printf_float+0xb6>
 8003f6a:	f108 0801 	add.w	r8, r8, #1
 8003f6e:	68e3      	ldr	r3, [r4, #12]
 8003f70:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8003f72:	1a5b      	subs	r3, r3, r1
 8003f74:	4543      	cmp	r3, r8
 8003f76:	dcf0      	bgt.n	8003f5a <_printf_float+0x42a>
 8003f78:	e6fe      	b.n	8003d78 <_printf_float+0x248>
 8003f7a:	f04f 0800 	mov.w	r8, #0
 8003f7e:	f104 0919 	add.w	r9, r4, #25
 8003f82:	e7f4      	b.n	8003f6e <_printf_float+0x43e>

08003f84 <_printf_common>:
 8003f84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003f88:	4616      	mov	r6, r2
 8003f8a:	4699      	mov	r9, r3
 8003f8c:	688a      	ldr	r2, [r1, #8]
 8003f8e:	690b      	ldr	r3, [r1, #16]
 8003f90:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003f94:	4293      	cmp	r3, r2
 8003f96:	bfb8      	it	lt
 8003f98:	4613      	movlt	r3, r2
 8003f9a:	6033      	str	r3, [r6, #0]
 8003f9c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003fa0:	4607      	mov	r7, r0
 8003fa2:	460c      	mov	r4, r1
 8003fa4:	b10a      	cbz	r2, 8003faa <_printf_common+0x26>
 8003fa6:	3301      	adds	r3, #1
 8003fa8:	6033      	str	r3, [r6, #0]
 8003faa:	6823      	ldr	r3, [r4, #0]
 8003fac:	0699      	lsls	r1, r3, #26
 8003fae:	bf42      	ittt	mi
 8003fb0:	6833      	ldrmi	r3, [r6, #0]
 8003fb2:	3302      	addmi	r3, #2
 8003fb4:	6033      	strmi	r3, [r6, #0]
 8003fb6:	6825      	ldr	r5, [r4, #0]
 8003fb8:	f015 0506 	ands.w	r5, r5, #6
 8003fbc:	d106      	bne.n	8003fcc <_printf_common+0x48>
 8003fbe:	f104 0a19 	add.w	sl, r4, #25
 8003fc2:	68e3      	ldr	r3, [r4, #12]
 8003fc4:	6832      	ldr	r2, [r6, #0]
 8003fc6:	1a9b      	subs	r3, r3, r2
 8003fc8:	42ab      	cmp	r3, r5
 8003fca:	dc26      	bgt.n	800401a <_printf_common+0x96>
 8003fcc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003fd0:	1e13      	subs	r3, r2, #0
 8003fd2:	6822      	ldr	r2, [r4, #0]
 8003fd4:	bf18      	it	ne
 8003fd6:	2301      	movne	r3, #1
 8003fd8:	0692      	lsls	r2, r2, #26
 8003fda:	d42b      	bmi.n	8004034 <_printf_common+0xb0>
 8003fdc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003fe0:	4649      	mov	r1, r9
 8003fe2:	4638      	mov	r0, r7
 8003fe4:	47c0      	blx	r8
 8003fe6:	3001      	adds	r0, #1
 8003fe8:	d01e      	beq.n	8004028 <_printf_common+0xa4>
 8003fea:	6823      	ldr	r3, [r4, #0]
 8003fec:	68e5      	ldr	r5, [r4, #12]
 8003fee:	6832      	ldr	r2, [r6, #0]
 8003ff0:	f003 0306 	and.w	r3, r3, #6
 8003ff4:	2b04      	cmp	r3, #4
 8003ff6:	bf08      	it	eq
 8003ff8:	1aad      	subeq	r5, r5, r2
 8003ffa:	68a3      	ldr	r3, [r4, #8]
 8003ffc:	6922      	ldr	r2, [r4, #16]
 8003ffe:	bf0c      	ite	eq
 8004000:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004004:	2500      	movne	r5, #0
 8004006:	4293      	cmp	r3, r2
 8004008:	bfc4      	itt	gt
 800400a:	1a9b      	subgt	r3, r3, r2
 800400c:	18ed      	addgt	r5, r5, r3
 800400e:	2600      	movs	r6, #0
 8004010:	341a      	adds	r4, #26
 8004012:	42b5      	cmp	r5, r6
 8004014:	d11a      	bne.n	800404c <_printf_common+0xc8>
 8004016:	2000      	movs	r0, #0
 8004018:	e008      	b.n	800402c <_printf_common+0xa8>
 800401a:	2301      	movs	r3, #1
 800401c:	4652      	mov	r2, sl
 800401e:	4649      	mov	r1, r9
 8004020:	4638      	mov	r0, r7
 8004022:	47c0      	blx	r8
 8004024:	3001      	adds	r0, #1
 8004026:	d103      	bne.n	8004030 <_printf_common+0xac>
 8004028:	f04f 30ff 	mov.w	r0, #4294967295
 800402c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004030:	3501      	adds	r5, #1
 8004032:	e7c6      	b.n	8003fc2 <_printf_common+0x3e>
 8004034:	18e1      	adds	r1, r4, r3
 8004036:	1c5a      	adds	r2, r3, #1
 8004038:	2030      	movs	r0, #48	; 0x30
 800403a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800403e:	4422      	add	r2, r4
 8004040:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004044:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004048:	3302      	adds	r3, #2
 800404a:	e7c7      	b.n	8003fdc <_printf_common+0x58>
 800404c:	2301      	movs	r3, #1
 800404e:	4622      	mov	r2, r4
 8004050:	4649      	mov	r1, r9
 8004052:	4638      	mov	r0, r7
 8004054:	47c0      	blx	r8
 8004056:	3001      	adds	r0, #1
 8004058:	d0e6      	beq.n	8004028 <_printf_common+0xa4>
 800405a:	3601      	adds	r6, #1
 800405c:	e7d9      	b.n	8004012 <_printf_common+0x8e>
	...

08004060 <_printf_i>:
 8004060:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004064:	460c      	mov	r4, r1
 8004066:	4691      	mov	r9, r2
 8004068:	7e27      	ldrb	r7, [r4, #24]
 800406a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800406c:	2f78      	cmp	r7, #120	; 0x78
 800406e:	4680      	mov	r8, r0
 8004070:	469a      	mov	sl, r3
 8004072:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004076:	d807      	bhi.n	8004088 <_printf_i+0x28>
 8004078:	2f62      	cmp	r7, #98	; 0x62
 800407a:	d80a      	bhi.n	8004092 <_printf_i+0x32>
 800407c:	2f00      	cmp	r7, #0
 800407e:	f000 80d8 	beq.w	8004232 <_printf_i+0x1d2>
 8004082:	2f58      	cmp	r7, #88	; 0x58
 8004084:	f000 80a3 	beq.w	80041ce <_printf_i+0x16e>
 8004088:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800408c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004090:	e03a      	b.n	8004108 <_printf_i+0xa8>
 8004092:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004096:	2b15      	cmp	r3, #21
 8004098:	d8f6      	bhi.n	8004088 <_printf_i+0x28>
 800409a:	a001      	add	r0, pc, #4	; (adr r0, 80040a0 <_printf_i+0x40>)
 800409c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80040a0:	080040f9 	.word	0x080040f9
 80040a4:	0800410d 	.word	0x0800410d
 80040a8:	08004089 	.word	0x08004089
 80040ac:	08004089 	.word	0x08004089
 80040b0:	08004089 	.word	0x08004089
 80040b4:	08004089 	.word	0x08004089
 80040b8:	0800410d 	.word	0x0800410d
 80040bc:	08004089 	.word	0x08004089
 80040c0:	08004089 	.word	0x08004089
 80040c4:	08004089 	.word	0x08004089
 80040c8:	08004089 	.word	0x08004089
 80040cc:	08004219 	.word	0x08004219
 80040d0:	0800413d 	.word	0x0800413d
 80040d4:	080041fb 	.word	0x080041fb
 80040d8:	08004089 	.word	0x08004089
 80040dc:	08004089 	.word	0x08004089
 80040e0:	0800423b 	.word	0x0800423b
 80040e4:	08004089 	.word	0x08004089
 80040e8:	0800413d 	.word	0x0800413d
 80040ec:	08004089 	.word	0x08004089
 80040f0:	08004089 	.word	0x08004089
 80040f4:	08004203 	.word	0x08004203
 80040f8:	680b      	ldr	r3, [r1, #0]
 80040fa:	1d1a      	adds	r2, r3, #4
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	600a      	str	r2, [r1, #0]
 8004100:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004104:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004108:	2301      	movs	r3, #1
 800410a:	e0a3      	b.n	8004254 <_printf_i+0x1f4>
 800410c:	6825      	ldr	r5, [r4, #0]
 800410e:	6808      	ldr	r0, [r1, #0]
 8004110:	062e      	lsls	r6, r5, #24
 8004112:	f100 0304 	add.w	r3, r0, #4
 8004116:	d50a      	bpl.n	800412e <_printf_i+0xce>
 8004118:	6805      	ldr	r5, [r0, #0]
 800411a:	600b      	str	r3, [r1, #0]
 800411c:	2d00      	cmp	r5, #0
 800411e:	da03      	bge.n	8004128 <_printf_i+0xc8>
 8004120:	232d      	movs	r3, #45	; 0x2d
 8004122:	426d      	negs	r5, r5
 8004124:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004128:	485e      	ldr	r0, [pc, #376]	; (80042a4 <_printf_i+0x244>)
 800412a:	230a      	movs	r3, #10
 800412c:	e019      	b.n	8004162 <_printf_i+0x102>
 800412e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004132:	6805      	ldr	r5, [r0, #0]
 8004134:	600b      	str	r3, [r1, #0]
 8004136:	bf18      	it	ne
 8004138:	b22d      	sxthne	r5, r5
 800413a:	e7ef      	b.n	800411c <_printf_i+0xbc>
 800413c:	680b      	ldr	r3, [r1, #0]
 800413e:	6825      	ldr	r5, [r4, #0]
 8004140:	1d18      	adds	r0, r3, #4
 8004142:	6008      	str	r0, [r1, #0]
 8004144:	0628      	lsls	r0, r5, #24
 8004146:	d501      	bpl.n	800414c <_printf_i+0xec>
 8004148:	681d      	ldr	r5, [r3, #0]
 800414a:	e002      	b.n	8004152 <_printf_i+0xf2>
 800414c:	0669      	lsls	r1, r5, #25
 800414e:	d5fb      	bpl.n	8004148 <_printf_i+0xe8>
 8004150:	881d      	ldrh	r5, [r3, #0]
 8004152:	4854      	ldr	r0, [pc, #336]	; (80042a4 <_printf_i+0x244>)
 8004154:	2f6f      	cmp	r7, #111	; 0x6f
 8004156:	bf0c      	ite	eq
 8004158:	2308      	moveq	r3, #8
 800415a:	230a      	movne	r3, #10
 800415c:	2100      	movs	r1, #0
 800415e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004162:	6866      	ldr	r6, [r4, #4]
 8004164:	60a6      	str	r6, [r4, #8]
 8004166:	2e00      	cmp	r6, #0
 8004168:	bfa2      	ittt	ge
 800416a:	6821      	ldrge	r1, [r4, #0]
 800416c:	f021 0104 	bicge.w	r1, r1, #4
 8004170:	6021      	strge	r1, [r4, #0]
 8004172:	b90d      	cbnz	r5, 8004178 <_printf_i+0x118>
 8004174:	2e00      	cmp	r6, #0
 8004176:	d04d      	beq.n	8004214 <_printf_i+0x1b4>
 8004178:	4616      	mov	r6, r2
 800417a:	fbb5 f1f3 	udiv	r1, r5, r3
 800417e:	fb03 5711 	mls	r7, r3, r1, r5
 8004182:	5dc7      	ldrb	r7, [r0, r7]
 8004184:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004188:	462f      	mov	r7, r5
 800418a:	42bb      	cmp	r3, r7
 800418c:	460d      	mov	r5, r1
 800418e:	d9f4      	bls.n	800417a <_printf_i+0x11a>
 8004190:	2b08      	cmp	r3, #8
 8004192:	d10b      	bne.n	80041ac <_printf_i+0x14c>
 8004194:	6823      	ldr	r3, [r4, #0]
 8004196:	07df      	lsls	r7, r3, #31
 8004198:	d508      	bpl.n	80041ac <_printf_i+0x14c>
 800419a:	6923      	ldr	r3, [r4, #16]
 800419c:	6861      	ldr	r1, [r4, #4]
 800419e:	4299      	cmp	r1, r3
 80041a0:	bfde      	ittt	le
 80041a2:	2330      	movle	r3, #48	; 0x30
 80041a4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80041a8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80041ac:	1b92      	subs	r2, r2, r6
 80041ae:	6122      	str	r2, [r4, #16]
 80041b0:	f8cd a000 	str.w	sl, [sp]
 80041b4:	464b      	mov	r3, r9
 80041b6:	aa03      	add	r2, sp, #12
 80041b8:	4621      	mov	r1, r4
 80041ba:	4640      	mov	r0, r8
 80041bc:	f7ff fee2 	bl	8003f84 <_printf_common>
 80041c0:	3001      	adds	r0, #1
 80041c2:	d14c      	bne.n	800425e <_printf_i+0x1fe>
 80041c4:	f04f 30ff 	mov.w	r0, #4294967295
 80041c8:	b004      	add	sp, #16
 80041ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80041ce:	4835      	ldr	r0, [pc, #212]	; (80042a4 <_printf_i+0x244>)
 80041d0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80041d4:	6823      	ldr	r3, [r4, #0]
 80041d6:	680e      	ldr	r6, [r1, #0]
 80041d8:	061f      	lsls	r7, r3, #24
 80041da:	f856 5b04 	ldr.w	r5, [r6], #4
 80041de:	600e      	str	r6, [r1, #0]
 80041e0:	d514      	bpl.n	800420c <_printf_i+0x1ac>
 80041e2:	07d9      	lsls	r1, r3, #31
 80041e4:	bf44      	itt	mi
 80041e6:	f043 0320 	orrmi.w	r3, r3, #32
 80041ea:	6023      	strmi	r3, [r4, #0]
 80041ec:	b91d      	cbnz	r5, 80041f6 <_printf_i+0x196>
 80041ee:	6823      	ldr	r3, [r4, #0]
 80041f0:	f023 0320 	bic.w	r3, r3, #32
 80041f4:	6023      	str	r3, [r4, #0]
 80041f6:	2310      	movs	r3, #16
 80041f8:	e7b0      	b.n	800415c <_printf_i+0xfc>
 80041fa:	6823      	ldr	r3, [r4, #0]
 80041fc:	f043 0320 	orr.w	r3, r3, #32
 8004200:	6023      	str	r3, [r4, #0]
 8004202:	2378      	movs	r3, #120	; 0x78
 8004204:	4828      	ldr	r0, [pc, #160]	; (80042a8 <_printf_i+0x248>)
 8004206:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800420a:	e7e3      	b.n	80041d4 <_printf_i+0x174>
 800420c:	065e      	lsls	r6, r3, #25
 800420e:	bf48      	it	mi
 8004210:	b2ad      	uxthmi	r5, r5
 8004212:	e7e6      	b.n	80041e2 <_printf_i+0x182>
 8004214:	4616      	mov	r6, r2
 8004216:	e7bb      	b.n	8004190 <_printf_i+0x130>
 8004218:	680b      	ldr	r3, [r1, #0]
 800421a:	6826      	ldr	r6, [r4, #0]
 800421c:	6960      	ldr	r0, [r4, #20]
 800421e:	1d1d      	adds	r5, r3, #4
 8004220:	600d      	str	r5, [r1, #0]
 8004222:	0635      	lsls	r5, r6, #24
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	d501      	bpl.n	800422c <_printf_i+0x1cc>
 8004228:	6018      	str	r0, [r3, #0]
 800422a:	e002      	b.n	8004232 <_printf_i+0x1d2>
 800422c:	0671      	lsls	r1, r6, #25
 800422e:	d5fb      	bpl.n	8004228 <_printf_i+0x1c8>
 8004230:	8018      	strh	r0, [r3, #0]
 8004232:	2300      	movs	r3, #0
 8004234:	6123      	str	r3, [r4, #16]
 8004236:	4616      	mov	r6, r2
 8004238:	e7ba      	b.n	80041b0 <_printf_i+0x150>
 800423a:	680b      	ldr	r3, [r1, #0]
 800423c:	1d1a      	adds	r2, r3, #4
 800423e:	600a      	str	r2, [r1, #0]
 8004240:	681e      	ldr	r6, [r3, #0]
 8004242:	6862      	ldr	r2, [r4, #4]
 8004244:	2100      	movs	r1, #0
 8004246:	4630      	mov	r0, r6
 8004248:	f7fb ffca 	bl	80001e0 <memchr>
 800424c:	b108      	cbz	r0, 8004252 <_printf_i+0x1f2>
 800424e:	1b80      	subs	r0, r0, r6
 8004250:	6060      	str	r0, [r4, #4]
 8004252:	6863      	ldr	r3, [r4, #4]
 8004254:	6123      	str	r3, [r4, #16]
 8004256:	2300      	movs	r3, #0
 8004258:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800425c:	e7a8      	b.n	80041b0 <_printf_i+0x150>
 800425e:	6923      	ldr	r3, [r4, #16]
 8004260:	4632      	mov	r2, r6
 8004262:	4649      	mov	r1, r9
 8004264:	4640      	mov	r0, r8
 8004266:	47d0      	blx	sl
 8004268:	3001      	adds	r0, #1
 800426a:	d0ab      	beq.n	80041c4 <_printf_i+0x164>
 800426c:	6823      	ldr	r3, [r4, #0]
 800426e:	079b      	lsls	r3, r3, #30
 8004270:	d413      	bmi.n	800429a <_printf_i+0x23a>
 8004272:	68e0      	ldr	r0, [r4, #12]
 8004274:	9b03      	ldr	r3, [sp, #12]
 8004276:	4298      	cmp	r0, r3
 8004278:	bfb8      	it	lt
 800427a:	4618      	movlt	r0, r3
 800427c:	e7a4      	b.n	80041c8 <_printf_i+0x168>
 800427e:	2301      	movs	r3, #1
 8004280:	4632      	mov	r2, r6
 8004282:	4649      	mov	r1, r9
 8004284:	4640      	mov	r0, r8
 8004286:	47d0      	blx	sl
 8004288:	3001      	adds	r0, #1
 800428a:	d09b      	beq.n	80041c4 <_printf_i+0x164>
 800428c:	3501      	adds	r5, #1
 800428e:	68e3      	ldr	r3, [r4, #12]
 8004290:	9903      	ldr	r1, [sp, #12]
 8004292:	1a5b      	subs	r3, r3, r1
 8004294:	42ab      	cmp	r3, r5
 8004296:	dcf2      	bgt.n	800427e <_printf_i+0x21e>
 8004298:	e7eb      	b.n	8004272 <_printf_i+0x212>
 800429a:	2500      	movs	r5, #0
 800429c:	f104 0619 	add.w	r6, r4, #25
 80042a0:	e7f5      	b.n	800428e <_printf_i+0x22e>
 80042a2:	bf00      	nop
 80042a4:	08006766 	.word	0x08006766
 80042a8:	08006777 	.word	0x08006777

080042ac <siprintf>:
 80042ac:	b40e      	push	{r1, r2, r3}
 80042ae:	b500      	push	{lr}
 80042b0:	b09c      	sub	sp, #112	; 0x70
 80042b2:	ab1d      	add	r3, sp, #116	; 0x74
 80042b4:	9002      	str	r0, [sp, #8]
 80042b6:	9006      	str	r0, [sp, #24]
 80042b8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80042bc:	4809      	ldr	r0, [pc, #36]	; (80042e4 <siprintf+0x38>)
 80042be:	9107      	str	r1, [sp, #28]
 80042c0:	9104      	str	r1, [sp, #16]
 80042c2:	4909      	ldr	r1, [pc, #36]	; (80042e8 <siprintf+0x3c>)
 80042c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80042c8:	9105      	str	r1, [sp, #20]
 80042ca:	6800      	ldr	r0, [r0, #0]
 80042cc:	9301      	str	r3, [sp, #4]
 80042ce:	a902      	add	r1, sp, #8
 80042d0:	f001 fb32 	bl	8005938 <_svfiprintf_r>
 80042d4:	9b02      	ldr	r3, [sp, #8]
 80042d6:	2200      	movs	r2, #0
 80042d8:	701a      	strb	r2, [r3, #0]
 80042da:	b01c      	add	sp, #112	; 0x70
 80042dc:	f85d eb04 	ldr.w	lr, [sp], #4
 80042e0:	b003      	add	sp, #12
 80042e2:	4770      	bx	lr
 80042e4:	2000000c 	.word	0x2000000c
 80042e8:	ffff0208 	.word	0xffff0208

080042ec <quorem>:
 80042ec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042f0:	6903      	ldr	r3, [r0, #16]
 80042f2:	690c      	ldr	r4, [r1, #16]
 80042f4:	42a3      	cmp	r3, r4
 80042f6:	4607      	mov	r7, r0
 80042f8:	f2c0 8081 	blt.w	80043fe <quorem+0x112>
 80042fc:	3c01      	subs	r4, #1
 80042fe:	f101 0814 	add.w	r8, r1, #20
 8004302:	f100 0514 	add.w	r5, r0, #20
 8004306:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800430a:	9301      	str	r3, [sp, #4]
 800430c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004310:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004314:	3301      	adds	r3, #1
 8004316:	429a      	cmp	r2, r3
 8004318:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800431c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004320:	fbb2 f6f3 	udiv	r6, r2, r3
 8004324:	d331      	bcc.n	800438a <quorem+0x9e>
 8004326:	f04f 0e00 	mov.w	lr, #0
 800432a:	4640      	mov	r0, r8
 800432c:	46ac      	mov	ip, r5
 800432e:	46f2      	mov	sl, lr
 8004330:	f850 2b04 	ldr.w	r2, [r0], #4
 8004334:	b293      	uxth	r3, r2
 8004336:	fb06 e303 	mla	r3, r6, r3, lr
 800433a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800433e:	b29b      	uxth	r3, r3
 8004340:	ebaa 0303 	sub.w	r3, sl, r3
 8004344:	0c12      	lsrs	r2, r2, #16
 8004346:	f8dc a000 	ldr.w	sl, [ip]
 800434a:	fb06 e202 	mla	r2, r6, r2, lr
 800434e:	fa13 f38a 	uxtah	r3, r3, sl
 8004352:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004356:	fa1f fa82 	uxth.w	sl, r2
 800435a:	f8dc 2000 	ldr.w	r2, [ip]
 800435e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8004362:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004366:	b29b      	uxth	r3, r3
 8004368:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800436c:	4581      	cmp	r9, r0
 800436e:	f84c 3b04 	str.w	r3, [ip], #4
 8004372:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8004376:	d2db      	bcs.n	8004330 <quorem+0x44>
 8004378:	f855 300b 	ldr.w	r3, [r5, fp]
 800437c:	b92b      	cbnz	r3, 800438a <quorem+0x9e>
 800437e:	9b01      	ldr	r3, [sp, #4]
 8004380:	3b04      	subs	r3, #4
 8004382:	429d      	cmp	r5, r3
 8004384:	461a      	mov	r2, r3
 8004386:	d32e      	bcc.n	80043e6 <quorem+0xfa>
 8004388:	613c      	str	r4, [r7, #16]
 800438a:	4638      	mov	r0, r7
 800438c:	f001 f8c0 	bl	8005510 <__mcmp>
 8004390:	2800      	cmp	r0, #0
 8004392:	db24      	blt.n	80043de <quorem+0xf2>
 8004394:	3601      	adds	r6, #1
 8004396:	4628      	mov	r0, r5
 8004398:	f04f 0c00 	mov.w	ip, #0
 800439c:	f858 2b04 	ldr.w	r2, [r8], #4
 80043a0:	f8d0 e000 	ldr.w	lr, [r0]
 80043a4:	b293      	uxth	r3, r2
 80043a6:	ebac 0303 	sub.w	r3, ip, r3
 80043aa:	0c12      	lsrs	r2, r2, #16
 80043ac:	fa13 f38e 	uxtah	r3, r3, lr
 80043b0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80043b4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80043b8:	b29b      	uxth	r3, r3
 80043ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80043be:	45c1      	cmp	r9, r8
 80043c0:	f840 3b04 	str.w	r3, [r0], #4
 80043c4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80043c8:	d2e8      	bcs.n	800439c <quorem+0xb0>
 80043ca:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80043ce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80043d2:	b922      	cbnz	r2, 80043de <quorem+0xf2>
 80043d4:	3b04      	subs	r3, #4
 80043d6:	429d      	cmp	r5, r3
 80043d8:	461a      	mov	r2, r3
 80043da:	d30a      	bcc.n	80043f2 <quorem+0x106>
 80043dc:	613c      	str	r4, [r7, #16]
 80043de:	4630      	mov	r0, r6
 80043e0:	b003      	add	sp, #12
 80043e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80043e6:	6812      	ldr	r2, [r2, #0]
 80043e8:	3b04      	subs	r3, #4
 80043ea:	2a00      	cmp	r2, #0
 80043ec:	d1cc      	bne.n	8004388 <quorem+0x9c>
 80043ee:	3c01      	subs	r4, #1
 80043f0:	e7c7      	b.n	8004382 <quorem+0x96>
 80043f2:	6812      	ldr	r2, [r2, #0]
 80043f4:	3b04      	subs	r3, #4
 80043f6:	2a00      	cmp	r2, #0
 80043f8:	d1f0      	bne.n	80043dc <quorem+0xf0>
 80043fa:	3c01      	subs	r4, #1
 80043fc:	e7eb      	b.n	80043d6 <quorem+0xea>
 80043fe:	2000      	movs	r0, #0
 8004400:	e7ee      	b.n	80043e0 <quorem+0xf4>
 8004402:	0000      	movs	r0, r0
 8004404:	0000      	movs	r0, r0
	...

08004408 <_dtoa_r>:
 8004408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800440c:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800440e:	b099      	sub	sp, #100	; 0x64
 8004410:	4616      	mov	r6, r2
 8004412:	461f      	mov	r7, r3
 8004414:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8004418:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800441c:	4605      	mov	r5, r0
 800441e:	b974      	cbnz	r4, 800443e <_dtoa_r+0x36>
 8004420:	2010      	movs	r0, #16
 8004422:	f000 fde3 	bl	8004fec <malloc>
 8004426:	4602      	mov	r2, r0
 8004428:	6268      	str	r0, [r5, #36]	; 0x24
 800442a:	b920      	cbnz	r0, 8004436 <_dtoa_r+0x2e>
 800442c:	4ba8      	ldr	r3, [pc, #672]	; (80046d0 <_dtoa_r+0x2c8>)
 800442e:	21ea      	movs	r1, #234	; 0xea
 8004430:	48a8      	ldr	r0, [pc, #672]	; (80046d4 <_dtoa_r+0x2cc>)
 8004432:	f001 fb91 	bl	8005b58 <__assert_func>
 8004436:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800443a:	6004      	str	r4, [r0, #0]
 800443c:	60c4      	str	r4, [r0, #12]
 800443e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004440:	6819      	ldr	r1, [r3, #0]
 8004442:	b151      	cbz	r1, 800445a <_dtoa_r+0x52>
 8004444:	685a      	ldr	r2, [r3, #4]
 8004446:	604a      	str	r2, [r1, #4]
 8004448:	2301      	movs	r3, #1
 800444a:	4093      	lsls	r3, r2
 800444c:	608b      	str	r3, [r1, #8]
 800444e:	4628      	mov	r0, r5
 8004450:	f000 fe22 	bl	8005098 <_Bfree>
 8004454:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004456:	2200      	movs	r2, #0
 8004458:	601a      	str	r2, [r3, #0]
 800445a:	1e3b      	subs	r3, r7, #0
 800445c:	bfb9      	ittee	lt
 800445e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004462:	9305      	strlt	r3, [sp, #20]
 8004464:	2300      	movge	r3, #0
 8004466:	f8c8 3000 	strge.w	r3, [r8]
 800446a:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800446e:	4b9a      	ldr	r3, [pc, #616]	; (80046d8 <_dtoa_r+0x2d0>)
 8004470:	bfbc      	itt	lt
 8004472:	2201      	movlt	r2, #1
 8004474:	f8c8 2000 	strlt.w	r2, [r8]
 8004478:	ea33 0309 	bics.w	r3, r3, r9
 800447c:	d119      	bne.n	80044b2 <_dtoa_r+0xaa>
 800447e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8004480:	f242 730f 	movw	r3, #9999	; 0x270f
 8004484:	6013      	str	r3, [r2, #0]
 8004486:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800448a:	4333      	orrs	r3, r6
 800448c:	f000 8581 	beq.w	8004f92 <_dtoa_r+0xb8a>
 8004490:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004492:	b953      	cbnz	r3, 80044aa <_dtoa_r+0xa2>
 8004494:	4b91      	ldr	r3, [pc, #580]	; (80046dc <_dtoa_r+0x2d4>)
 8004496:	e022      	b.n	80044de <_dtoa_r+0xd6>
 8004498:	4b91      	ldr	r3, [pc, #580]	; (80046e0 <_dtoa_r+0x2d8>)
 800449a:	9308      	str	r3, [sp, #32]
 800449c:	3308      	adds	r3, #8
 800449e:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80044a0:	6013      	str	r3, [r2, #0]
 80044a2:	9808      	ldr	r0, [sp, #32]
 80044a4:	b019      	add	sp, #100	; 0x64
 80044a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044aa:	4b8c      	ldr	r3, [pc, #560]	; (80046dc <_dtoa_r+0x2d4>)
 80044ac:	9308      	str	r3, [sp, #32]
 80044ae:	3303      	adds	r3, #3
 80044b0:	e7f5      	b.n	800449e <_dtoa_r+0x96>
 80044b2:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80044b6:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 80044ba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80044be:	2200      	movs	r2, #0
 80044c0:	2300      	movs	r3, #0
 80044c2:	f7fc fb01 	bl	8000ac8 <__aeabi_dcmpeq>
 80044c6:	4680      	mov	r8, r0
 80044c8:	b158      	cbz	r0, 80044e2 <_dtoa_r+0xda>
 80044ca:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80044cc:	2301      	movs	r3, #1
 80044ce:	6013      	str	r3, [r2, #0]
 80044d0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	f000 855a 	beq.w	8004f8c <_dtoa_r+0xb84>
 80044d8:	4882      	ldr	r0, [pc, #520]	; (80046e4 <_dtoa_r+0x2dc>)
 80044da:	6018      	str	r0, [r3, #0]
 80044dc:	1e43      	subs	r3, r0, #1
 80044de:	9308      	str	r3, [sp, #32]
 80044e0:	e7df      	b.n	80044a2 <_dtoa_r+0x9a>
 80044e2:	ab16      	add	r3, sp, #88	; 0x58
 80044e4:	9301      	str	r3, [sp, #4]
 80044e6:	ab17      	add	r3, sp, #92	; 0x5c
 80044e8:	9300      	str	r3, [sp, #0]
 80044ea:	4628      	mov	r0, r5
 80044ec:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80044f0:	f001 f8b4 	bl	800565c <__d2b>
 80044f4:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80044f8:	4682      	mov	sl, r0
 80044fa:	2c00      	cmp	r4, #0
 80044fc:	d07e      	beq.n	80045fc <_dtoa_r+0x1f4>
 80044fe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004500:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8004504:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004508:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800450c:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8004510:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8004514:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8004518:	4b73      	ldr	r3, [pc, #460]	; (80046e8 <_dtoa_r+0x2e0>)
 800451a:	2200      	movs	r2, #0
 800451c:	f7fb feb4 	bl	8000288 <__aeabi_dsub>
 8004520:	a365      	add	r3, pc, #404	; (adr r3, 80046b8 <_dtoa_r+0x2b0>)
 8004522:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004526:	f7fc f867 	bl	80005f8 <__aeabi_dmul>
 800452a:	a365      	add	r3, pc, #404	; (adr r3, 80046c0 <_dtoa_r+0x2b8>)
 800452c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004530:	f7fb feac 	bl	800028c <__adddf3>
 8004534:	4606      	mov	r6, r0
 8004536:	4620      	mov	r0, r4
 8004538:	460f      	mov	r7, r1
 800453a:	f7fb fff3 	bl	8000524 <__aeabi_i2d>
 800453e:	a362      	add	r3, pc, #392	; (adr r3, 80046c8 <_dtoa_r+0x2c0>)
 8004540:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004544:	f7fc f858 	bl	80005f8 <__aeabi_dmul>
 8004548:	4602      	mov	r2, r0
 800454a:	460b      	mov	r3, r1
 800454c:	4630      	mov	r0, r6
 800454e:	4639      	mov	r1, r7
 8004550:	f7fb fe9c 	bl	800028c <__adddf3>
 8004554:	4606      	mov	r6, r0
 8004556:	460f      	mov	r7, r1
 8004558:	f7fc fafe 	bl	8000b58 <__aeabi_d2iz>
 800455c:	2200      	movs	r2, #0
 800455e:	4681      	mov	r9, r0
 8004560:	2300      	movs	r3, #0
 8004562:	4630      	mov	r0, r6
 8004564:	4639      	mov	r1, r7
 8004566:	f7fc fab9 	bl	8000adc <__aeabi_dcmplt>
 800456a:	b148      	cbz	r0, 8004580 <_dtoa_r+0x178>
 800456c:	4648      	mov	r0, r9
 800456e:	f7fb ffd9 	bl	8000524 <__aeabi_i2d>
 8004572:	4632      	mov	r2, r6
 8004574:	463b      	mov	r3, r7
 8004576:	f7fc faa7 	bl	8000ac8 <__aeabi_dcmpeq>
 800457a:	b908      	cbnz	r0, 8004580 <_dtoa_r+0x178>
 800457c:	f109 39ff 	add.w	r9, r9, #4294967295
 8004580:	f1b9 0f16 	cmp.w	r9, #22
 8004584:	d857      	bhi.n	8004636 <_dtoa_r+0x22e>
 8004586:	4b59      	ldr	r3, [pc, #356]	; (80046ec <_dtoa_r+0x2e4>)
 8004588:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800458c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004590:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004594:	f7fc faa2 	bl	8000adc <__aeabi_dcmplt>
 8004598:	2800      	cmp	r0, #0
 800459a:	d04e      	beq.n	800463a <_dtoa_r+0x232>
 800459c:	f109 39ff 	add.w	r9, r9, #4294967295
 80045a0:	2300      	movs	r3, #0
 80045a2:	930f      	str	r3, [sp, #60]	; 0x3c
 80045a4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80045a6:	1b1c      	subs	r4, r3, r4
 80045a8:	1e63      	subs	r3, r4, #1
 80045aa:	9309      	str	r3, [sp, #36]	; 0x24
 80045ac:	bf45      	ittet	mi
 80045ae:	f1c4 0301 	rsbmi	r3, r4, #1
 80045b2:	9306      	strmi	r3, [sp, #24]
 80045b4:	2300      	movpl	r3, #0
 80045b6:	2300      	movmi	r3, #0
 80045b8:	bf4c      	ite	mi
 80045ba:	9309      	strmi	r3, [sp, #36]	; 0x24
 80045bc:	9306      	strpl	r3, [sp, #24]
 80045be:	f1b9 0f00 	cmp.w	r9, #0
 80045c2:	db3c      	blt.n	800463e <_dtoa_r+0x236>
 80045c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80045c6:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80045ca:	444b      	add	r3, r9
 80045cc:	9309      	str	r3, [sp, #36]	; 0x24
 80045ce:	2300      	movs	r3, #0
 80045d0:	930a      	str	r3, [sp, #40]	; 0x28
 80045d2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80045d4:	2b09      	cmp	r3, #9
 80045d6:	f200 808d 	bhi.w	80046f4 <_dtoa_r+0x2ec>
 80045da:	2b05      	cmp	r3, #5
 80045dc:	bfc4      	itt	gt
 80045de:	3b04      	subgt	r3, #4
 80045e0:	9322      	strgt	r3, [sp, #136]	; 0x88
 80045e2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80045e4:	f1a3 0302 	sub.w	r3, r3, #2
 80045e8:	bfcc      	ite	gt
 80045ea:	2400      	movgt	r4, #0
 80045ec:	2401      	movle	r4, #1
 80045ee:	2b03      	cmp	r3, #3
 80045f0:	f200 808c 	bhi.w	800470c <_dtoa_r+0x304>
 80045f4:	e8df f003 	tbb	[pc, r3]
 80045f8:	5b4d4f2d 	.word	0x5b4d4f2d
 80045fc:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8004600:	441c      	add	r4, r3
 8004602:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8004606:	2b20      	cmp	r3, #32
 8004608:	bfc3      	ittte	gt
 800460a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800460e:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8004612:	fa09 f303 	lslgt.w	r3, r9, r3
 8004616:	f1c3 0320 	rsble	r3, r3, #32
 800461a:	bfc6      	itte	gt
 800461c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8004620:	4318      	orrgt	r0, r3
 8004622:	fa06 f003 	lslle.w	r0, r6, r3
 8004626:	f7fb ff6d 	bl	8000504 <__aeabi_ui2d>
 800462a:	2301      	movs	r3, #1
 800462c:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8004630:	3c01      	subs	r4, #1
 8004632:	9313      	str	r3, [sp, #76]	; 0x4c
 8004634:	e770      	b.n	8004518 <_dtoa_r+0x110>
 8004636:	2301      	movs	r3, #1
 8004638:	e7b3      	b.n	80045a2 <_dtoa_r+0x19a>
 800463a:	900f      	str	r0, [sp, #60]	; 0x3c
 800463c:	e7b2      	b.n	80045a4 <_dtoa_r+0x19c>
 800463e:	9b06      	ldr	r3, [sp, #24]
 8004640:	eba3 0309 	sub.w	r3, r3, r9
 8004644:	9306      	str	r3, [sp, #24]
 8004646:	f1c9 0300 	rsb	r3, r9, #0
 800464a:	930a      	str	r3, [sp, #40]	; 0x28
 800464c:	2300      	movs	r3, #0
 800464e:	930e      	str	r3, [sp, #56]	; 0x38
 8004650:	e7bf      	b.n	80045d2 <_dtoa_r+0x1ca>
 8004652:	2300      	movs	r3, #0
 8004654:	930b      	str	r3, [sp, #44]	; 0x2c
 8004656:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004658:	2b00      	cmp	r3, #0
 800465a:	dc5a      	bgt.n	8004712 <_dtoa_r+0x30a>
 800465c:	f04f 0b01 	mov.w	fp, #1
 8004660:	f8cd b008 	str.w	fp, [sp, #8]
 8004664:	465b      	mov	r3, fp
 8004666:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 800466a:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800466c:	2200      	movs	r2, #0
 800466e:	6042      	str	r2, [r0, #4]
 8004670:	2204      	movs	r2, #4
 8004672:	f102 0614 	add.w	r6, r2, #20
 8004676:	429e      	cmp	r6, r3
 8004678:	6841      	ldr	r1, [r0, #4]
 800467a:	d950      	bls.n	800471e <_dtoa_r+0x316>
 800467c:	4628      	mov	r0, r5
 800467e:	f000 fccb 	bl	8005018 <_Balloc>
 8004682:	9008      	str	r0, [sp, #32]
 8004684:	2800      	cmp	r0, #0
 8004686:	d14e      	bne.n	8004726 <_dtoa_r+0x31e>
 8004688:	4b19      	ldr	r3, [pc, #100]	; (80046f0 <_dtoa_r+0x2e8>)
 800468a:	4602      	mov	r2, r0
 800468c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8004690:	e6ce      	b.n	8004430 <_dtoa_r+0x28>
 8004692:	2301      	movs	r3, #1
 8004694:	e7de      	b.n	8004654 <_dtoa_r+0x24c>
 8004696:	2300      	movs	r3, #0
 8004698:	930b      	str	r3, [sp, #44]	; 0x2c
 800469a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800469c:	eb09 0b03 	add.w	fp, r9, r3
 80046a0:	f10b 0301 	add.w	r3, fp, #1
 80046a4:	2b01      	cmp	r3, #1
 80046a6:	9302      	str	r3, [sp, #8]
 80046a8:	bfb8      	it	lt
 80046aa:	2301      	movlt	r3, #1
 80046ac:	e7dd      	b.n	800466a <_dtoa_r+0x262>
 80046ae:	2301      	movs	r3, #1
 80046b0:	e7f2      	b.n	8004698 <_dtoa_r+0x290>
 80046b2:	bf00      	nop
 80046b4:	f3af 8000 	nop.w
 80046b8:	636f4361 	.word	0x636f4361
 80046bc:	3fd287a7 	.word	0x3fd287a7
 80046c0:	8b60c8b3 	.word	0x8b60c8b3
 80046c4:	3fc68a28 	.word	0x3fc68a28
 80046c8:	509f79fb 	.word	0x509f79fb
 80046cc:	3fd34413 	.word	0x3fd34413
 80046d0:	08006795 	.word	0x08006795
 80046d4:	080067ac 	.word	0x080067ac
 80046d8:	7ff00000 	.word	0x7ff00000
 80046dc:	08006791 	.word	0x08006791
 80046e0:	08006788 	.word	0x08006788
 80046e4:	08006765 	.word	0x08006765
 80046e8:	3ff80000 	.word	0x3ff80000
 80046ec:	080068a8 	.word	0x080068a8
 80046f0:	0800680b 	.word	0x0800680b
 80046f4:	2401      	movs	r4, #1
 80046f6:	2300      	movs	r3, #0
 80046f8:	9322      	str	r3, [sp, #136]	; 0x88
 80046fa:	940b      	str	r4, [sp, #44]	; 0x2c
 80046fc:	f04f 3bff 	mov.w	fp, #4294967295
 8004700:	2200      	movs	r2, #0
 8004702:	f8cd b008 	str.w	fp, [sp, #8]
 8004706:	2312      	movs	r3, #18
 8004708:	9223      	str	r2, [sp, #140]	; 0x8c
 800470a:	e7ae      	b.n	800466a <_dtoa_r+0x262>
 800470c:	2301      	movs	r3, #1
 800470e:	930b      	str	r3, [sp, #44]	; 0x2c
 8004710:	e7f4      	b.n	80046fc <_dtoa_r+0x2f4>
 8004712:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8004716:	f8cd b008 	str.w	fp, [sp, #8]
 800471a:	465b      	mov	r3, fp
 800471c:	e7a5      	b.n	800466a <_dtoa_r+0x262>
 800471e:	3101      	adds	r1, #1
 8004720:	6041      	str	r1, [r0, #4]
 8004722:	0052      	lsls	r2, r2, #1
 8004724:	e7a5      	b.n	8004672 <_dtoa_r+0x26a>
 8004726:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004728:	9a08      	ldr	r2, [sp, #32]
 800472a:	601a      	str	r2, [r3, #0]
 800472c:	9b02      	ldr	r3, [sp, #8]
 800472e:	2b0e      	cmp	r3, #14
 8004730:	f200 80a8 	bhi.w	8004884 <_dtoa_r+0x47c>
 8004734:	2c00      	cmp	r4, #0
 8004736:	f000 80a5 	beq.w	8004884 <_dtoa_r+0x47c>
 800473a:	f1b9 0f00 	cmp.w	r9, #0
 800473e:	dd34      	ble.n	80047aa <_dtoa_r+0x3a2>
 8004740:	4a9a      	ldr	r2, [pc, #616]	; (80049ac <_dtoa_r+0x5a4>)
 8004742:	f009 030f 	and.w	r3, r9, #15
 8004746:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800474a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800474e:	f419 7f80 	tst.w	r9, #256	; 0x100
 8004752:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8004756:	ea4f 1429 	mov.w	r4, r9, asr #4
 800475a:	d016      	beq.n	800478a <_dtoa_r+0x382>
 800475c:	4b94      	ldr	r3, [pc, #592]	; (80049b0 <_dtoa_r+0x5a8>)
 800475e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004762:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004766:	f7fc f871 	bl	800084c <__aeabi_ddiv>
 800476a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800476e:	f004 040f 	and.w	r4, r4, #15
 8004772:	2703      	movs	r7, #3
 8004774:	4e8e      	ldr	r6, [pc, #568]	; (80049b0 <_dtoa_r+0x5a8>)
 8004776:	b954      	cbnz	r4, 800478e <_dtoa_r+0x386>
 8004778:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800477c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004780:	f7fc f864 	bl	800084c <__aeabi_ddiv>
 8004784:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004788:	e029      	b.n	80047de <_dtoa_r+0x3d6>
 800478a:	2702      	movs	r7, #2
 800478c:	e7f2      	b.n	8004774 <_dtoa_r+0x36c>
 800478e:	07e1      	lsls	r1, r4, #31
 8004790:	d508      	bpl.n	80047a4 <_dtoa_r+0x39c>
 8004792:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004796:	e9d6 2300 	ldrd	r2, r3, [r6]
 800479a:	f7fb ff2d 	bl	80005f8 <__aeabi_dmul>
 800479e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80047a2:	3701      	adds	r7, #1
 80047a4:	1064      	asrs	r4, r4, #1
 80047a6:	3608      	adds	r6, #8
 80047a8:	e7e5      	b.n	8004776 <_dtoa_r+0x36e>
 80047aa:	f000 80a5 	beq.w	80048f8 <_dtoa_r+0x4f0>
 80047ae:	f1c9 0400 	rsb	r4, r9, #0
 80047b2:	4b7e      	ldr	r3, [pc, #504]	; (80049ac <_dtoa_r+0x5a4>)
 80047b4:	4e7e      	ldr	r6, [pc, #504]	; (80049b0 <_dtoa_r+0x5a8>)
 80047b6:	f004 020f 	and.w	r2, r4, #15
 80047ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80047be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047c2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80047c6:	f7fb ff17 	bl	80005f8 <__aeabi_dmul>
 80047ca:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80047ce:	1124      	asrs	r4, r4, #4
 80047d0:	2300      	movs	r3, #0
 80047d2:	2702      	movs	r7, #2
 80047d4:	2c00      	cmp	r4, #0
 80047d6:	f040 8084 	bne.w	80048e2 <_dtoa_r+0x4da>
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d1d2      	bne.n	8004784 <_dtoa_r+0x37c>
 80047de:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	f000 808b 	beq.w	80048fc <_dtoa_r+0x4f4>
 80047e6:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80047ea:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80047ee:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80047f2:	4b70      	ldr	r3, [pc, #448]	; (80049b4 <_dtoa_r+0x5ac>)
 80047f4:	2200      	movs	r2, #0
 80047f6:	f7fc f971 	bl	8000adc <__aeabi_dcmplt>
 80047fa:	2800      	cmp	r0, #0
 80047fc:	d07e      	beq.n	80048fc <_dtoa_r+0x4f4>
 80047fe:	9b02      	ldr	r3, [sp, #8]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d07b      	beq.n	80048fc <_dtoa_r+0x4f4>
 8004804:	f1bb 0f00 	cmp.w	fp, #0
 8004808:	dd38      	ble.n	800487c <_dtoa_r+0x474>
 800480a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800480e:	4b6a      	ldr	r3, [pc, #424]	; (80049b8 <_dtoa_r+0x5b0>)
 8004810:	2200      	movs	r2, #0
 8004812:	f7fb fef1 	bl	80005f8 <__aeabi_dmul>
 8004816:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800481a:	f109 38ff 	add.w	r8, r9, #4294967295
 800481e:	3701      	adds	r7, #1
 8004820:	465c      	mov	r4, fp
 8004822:	4638      	mov	r0, r7
 8004824:	f7fb fe7e 	bl	8000524 <__aeabi_i2d>
 8004828:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800482c:	f7fb fee4 	bl	80005f8 <__aeabi_dmul>
 8004830:	4b62      	ldr	r3, [pc, #392]	; (80049bc <_dtoa_r+0x5b4>)
 8004832:	2200      	movs	r2, #0
 8004834:	f7fb fd2a 	bl	800028c <__adddf3>
 8004838:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800483c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004840:	9611      	str	r6, [sp, #68]	; 0x44
 8004842:	2c00      	cmp	r4, #0
 8004844:	d15d      	bne.n	8004902 <_dtoa_r+0x4fa>
 8004846:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800484a:	4b5d      	ldr	r3, [pc, #372]	; (80049c0 <_dtoa_r+0x5b8>)
 800484c:	2200      	movs	r2, #0
 800484e:	f7fb fd1b 	bl	8000288 <__aeabi_dsub>
 8004852:	4602      	mov	r2, r0
 8004854:	460b      	mov	r3, r1
 8004856:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800485a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800485c:	4633      	mov	r3, r6
 800485e:	f7fc f95b 	bl	8000b18 <__aeabi_dcmpgt>
 8004862:	2800      	cmp	r0, #0
 8004864:	f040 829e 	bne.w	8004da4 <_dtoa_r+0x99c>
 8004868:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800486c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800486e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8004872:	f7fc f933 	bl	8000adc <__aeabi_dcmplt>
 8004876:	2800      	cmp	r0, #0
 8004878:	f040 8292 	bne.w	8004da0 <_dtoa_r+0x998>
 800487c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8004880:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004884:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004886:	2b00      	cmp	r3, #0
 8004888:	f2c0 8153 	blt.w	8004b32 <_dtoa_r+0x72a>
 800488c:	f1b9 0f0e 	cmp.w	r9, #14
 8004890:	f300 814f 	bgt.w	8004b32 <_dtoa_r+0x72a>
 8004894:	4b45      	ldr	r3, [pc, #276]	; (80049ac <_dtoa_r+0x5a4>)
 8004896:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800489a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800489e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80048a2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	f280 80db 	bge.w	8004a60 <_dtoa_r+0x658>
 80048aa:	9b02      	ldr	r3, [sp, #8]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	f300 80d7 	bgt.w	8004a60 <_dtoa_r+0x658>
 80048b2:	f040 8274 	bne.w	8004d9e <_dtoa_r+0x996>
 80048b6:	4b42      	ldr	r3, [pc, #264]	; (80049c0 <_dtoa_r+0x5b8>)
 80048b8:	2200      	movs	r2, #0
 80048ba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80048be:	f7fb fe9b 	bl	80005f8 <__aeabi_dmul>
 80048c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80048c6:	f7fc f91d 	bl	8000b04 <__aeabi_dcmpge>
 80048ca:	9c02      	ldr	r4, [sp, #8]
 80048cc:	4626      	mov	r6, r4
 80048ce:	2800      	cmp	r0, #0
 80048d0:	f040 824a 	bne.w	8004d68 <_dtoa_r+0x960>
 80048d4:	9f08      	ldr	r7, [sp, #32]
 80048d6:	2331      	movs	r3, #49	; 0x31
 80048d8:	f807 3b01 	strb.w	r3, [r7], #1
 80048dc:	f109 0901 	add.w	r9, r9, #1
 80048e0:	e246      	b.n	8004d70 <_dtoa_r+0x968>
 80048e2:	07e2      	lsls	r2, r4, #31
 80048e4:	d505      	bpl.n	80048f2 <_dtoa_r+0x4ea>
 80048e6:	e9d6 2300 	ldrd	r2, r3, [r6]
 80048ea:	f7fb fe85 	bl	80005f8 <__aeabi_dmul>
 80048ee:	3701      	adds	r7, #1
 80048f0:	2301      	movs	r3, #1
 80048f2:	1064      	asrs	r4, r4, #1
 80048f4:	3608      	adds	r6, #8
 80048f6:	e76d      	b.n	80047d4 <_dtoa_r+0x3cc>
 80048f8:	2702      	movs	r7, #2
 80048fa:	e770      	b.n	80047de <_dtoa_r+0x3d6>
 80048fc:	9c02      	ldr	r4, [sp, #8]
 80048fe:	46c8      	mov	r8, r9
 8004900:	e78f      	b.n	8004822 <_dtoa_r+0x41a>
 8004902:	9908      	ldr	r1, [sp, #32]
 8004904:	4b29      	ldr	r3, [pc, #164]	; (80049ac <_dtoa_r+0x5a4>)
 8004906:	4421      	add	r1, r4
 8004908:	9112      	str	r1, [sp, #72]	; 0x48
 800490a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800490c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004910:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8004914:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004918:	2900      	cmp	r1, #0
 800491a:	d055      	beq.n	80049c8 <_dtoa_r+0x5c0>
 800491c:	4929      	ldr	r1, [pc, #164]	; (80049c4 <_dtoa_r+0x5bc>)
 800491e:	2000      	movs	r0, #0
 8004920:	f7fb ff94 	bl	800084c <__aeabi_ddiv>
 8004924:	463b      	mov	r3, r7
 8004926:	4632      	mov	r2, r6
 8004928:	f7fb fcae 	bl	8000288 <__aeabi_dsub>
 800492c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004930:	9f08      	ldr	r7, [sp, #32]
 8004932:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004936:	f7fc f90f 	bl	8000b58 <__aeabi_d2iz>
 800493a:	4604      	mov	r4, r0
 800493c:	f7fb fdf2 	bl	8000524 <__aeabi_i2d>
 8004940:	4602      	mov	r2, r0
 8004942:	460b      	mov	r3, r1
 8004944:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004948:	f7fb fc9e 	bl	8000288 <__aeabi_dsub>
 800494c:	3430      	adds	r4, #48	; 0x30
 800494e:	4602      	mov	r2, r0
 8004950:	460b      	mov	r3, r1
 8004952:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004956:	f807 4b01 	strb.w	r4, [r7], #1
 800495a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800495e:	f7fc f8bd 	bl	8000adc <__aeabi_dcmplt>
 8004962:	2800      	cmp	r0, #0
 8004964:	d174      	bne.n	8004a50 <_dtoa_r+0x648>
 8004966:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800496a:	4912      	ldr	r1, [pc, #72]	; (80049b4 <_dtoa_r+0x5ac>)
 800496c:	2000      	movs	r0, #0
 800496e:	f7fb fc8b 	bl	8000288 <__aeabi_dsub>
 8004972:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004976:	f7fc f8b1 	bl	8000adc <__aeabi_dcmplt>
 800497a:	2800      	cmp	r0, #0
 800497c:	f040 80b6 	bne.w	8004aec <_dtoa_r+0x6e4>
 8004980:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004982:	429f      	cmp	r7, r3
 8004984:	f43f af7a 	beq.w	800487c <_dtoa_r+0x474>
 8004988:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800498c:	4b0a      	ldr	r3, [pc, #40]	; (80049b8 <_dtoa_r+0x5b0>)
 800498e:	2200      	movs	r2, #0
 8004990:	f7fb fe32 	bl	80005f8 <__aeabi_dmul>
 8004994:	4b08      	ldr	r3, [pc, #32]	; (80049b8 <_dtoa_r+0x5b0>)
 8004996:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800499a:	2200      	movs	r2, #0
 800499c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80049a0:	f7fb fe2a 	bl	80005f8 <__aeabi_dmul>
 80049a4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80049a8:	e7c3      	b.n	8004932 <_dtoa_r+0x52a>
 80049aa:	bf00      	nop
 80049ac:	080068a8 	.word	0x080068a8
 80049b0:	08006880 	.word	0x08006880
 80049b4:	3ff00000 	.word	0x3ff00000
 80049b8:	40240000 	.word	0x40240000
 80049bc:	401c0000 	.word	0x401c0000
 80049c0:	40140000 	.word	0x40140000
 80049c4:	3fe00000 	.word	0x3fe00000
 80049c8:	4630      	mov	r0, r6
 80049ca:	4639      	mov	r1, r7
 80049cc:	f7fb fe14 	bl	80005f8 <__aeabi_dmul>
 80049d0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80049d4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80049d6:	9c08      	ldr	r4, [sp, #32]
 80049d8:	9314      	str	r3, [sp, #80]	; 0x50
 80049da:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80049de:	f7fc f8bb 	bl	8000b58 <__aeabi_d2iz>
 80049e2:	9015      	str	r0, [sp, #84]	; 0x54
 80049e4:	f7fb fd9e 	bl	8000524 <__aeabi_i2d>
 80049e8:	4602      	mov	r2, r0
 80049ea:	460b      	mov	r3, r1
 80049ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80049f0:	f7fb fc4a 	bl	8000288 <__aeabi_dsub>
 80049f4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80049f6:	3330      	adds	r3, #48	; 0x30
 80049f8:	f804 3b01 	strb.w	r3, [r4], #1
 80049fc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80049fe:	429c      	cmp	r4, r3
 8004a00:	4606      	mov	r6, r0
 8004a02:	460f      	mov	r7, r1
 8004a04:	f04f 0200 	mov.w	r2, #0
 8004a08:	d124      	bne.n	8004a54 <_dtoa_r+0x64c>
 8004a0a:	4bb2      	ldr	r3, [pc, #712]	; (8004cd4 <_dtoa_r+0x8cc>)
 8004a0c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004a10:	f7fb fc3c 	bl	800028c <__adddf3>
 8004a14:	4602      	mov	r2, r0
 8004a16:	460b      	mov	r3, r1
 8004a18:	4630      	mov	r0, r6
 8004a1a:	4639      	mov	r1, r7
 8004a1c:	f7fc f87c 	bl	8000b18 <__aeabi_dcmpgt>
 8004a20:	2800      	cmp	r0, #0
 8004a22:	d162      	bne.n	8004aea <_dtoa_r+0x6e2>
 8004a24:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004a28:	49aa      	ldr	r1, [pc, #680]	; (8004cd4 <_dtoa_r+0x8cc>)
 8004a2a:	2000      	movs	r0, #0
 8004a2c:	f7fb fc2c 	bl	8000288 <__aeabi_dsub>
 8004a30:	4602      	mov	r2, r0
 8004a32:	460b      	mov	r3, r1
 8004a34:	4630      	mov	r0, r6
 8004a36:	4639      	mov	r1, r7
 8004a38:	f7fc f850 	bl	8000adc <__aeabi_dcmplt>
 8004a3c:	2800      	cmp	r0, #0
 8004a3e:	f43f af1d 	beq.w	800487c <_dtoa_r+0x474>
 8004a42:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8004a44:	1e7b      	subs	r3, r7, #1
 8004a46:	9314      	str	r3, [sp, #80]	; 0x50
 8004a48:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8004a4c:	2b30      	cmp	r3, #48	; 0x30
 8004a4e:	d0f8      	beq.n	8004a42 <_dtoa_r+0x63a>
 8004a50:	46c1      	mov	r9, r8
 8004a52:	e03a      	b.n	8004aca <_dtoa_r+0x6c2>
 8004a54:	4ba0      	ldr	r3, [pc, #640]	; (8004cd8 <_dtoa_r+0x8d0>)
 8004a56:	f7fb fdcf 	bl	80005f8 <__aeabi_dmul>
 8004a5a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004a5e:	e7bc      	b.n	80049da <_dtoa_r+0x5d2>
 8004a60:	9f08      	ldr	r7, [sp, #32]
 8004a62:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004a66:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004a6a:	f7fb feef 	bl	800084c <__aeabi_ddiv>
 8004a6e:	f7fc f873 	bl	8000b58 <__aeabi_d2iz>
 8004a72:	4604      	mov	r4, r0
 8004a74:	f7fb fd56 	bl	8000524 <__aeabi_i2d>
 8004a78:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004a7c:	f7fb fdbc 	bl	80005f8 <__aeabi_dmul>
 8004a80:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8004a84:	460b      	mov	r3, r1
 8004a86:	4602      	mov	r2, r0
 8004a88:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004a8c:	f7fb fbfc 	bl	8000288 <__aeabi_dsub>
 8004a90:	f807 6b01 	strb.w	r6, [r7], #1
 8004a94:	9e08      	ldr	r6, [sp, #32]
 8004a96:	9b02      	ldr	r3, [sp, #8]
 8004a98:	1bbe      	subs	r6, r7, r6
 8004a9a:	42b3      	cmp	r3, r6
 8004a9c:	d13a      	bne.n	8004b14 <_dtoa_r+0x70c>
 8004a9e:	4602      	mov	r2, r0
 8004aa0:	460b      	mov	r3, r1
 8004aa2:	f7fb fbf3 	bl	800028c <__adddf3>
 8004aa6:	4602      	mov	r2, r0
 8004aa8:	460b      	mov	r3, r1
 8004aaa:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004aae:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004ab2:	f7fc f831 	bl	8000b18 <__aeabi_dcmpgt>
 8004ab6:	bb58      	cbnz	r0, 8004b10 <_dtoa_r+0x708>
 8004ab8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004abc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004ac0:	f7fc f802 	bl	8000ac8 <__aeabi_dcmpeq>
 8004ac4:	b108      	cbz	r0, 8004aca <_dtoa_r+0x6c2>
 8004ac6:	07e1      	lsls	r1, r4, #31
 8004ac8:	d422      	bmi.n	8004b10 <_dtoa_r+0x708>
 8004aca:	4628      	mov	r0, r5
 8004acc:	4651      	mov	r1, sl
 8004ace:	f000 fae3 	bl	8005098 <_Bfree>
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	703b      	strb	r3, [r7, #0]
 8004ad6:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8004ad8:	f109 0001 	add.w	r0, r9, #1
 8004adc:	6018      	str	r0, [r3, #0]
 8004ade:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	f43f acde 	beq.w	80044a2 <_dtoa_r+0x9a>
 8004ae6:	601f      	str	r7, [r3, #0]
 8004ae8:	e4db      	b.n	80044a2 <_dtoa_r+0x9a>
 8004aea:	4627      	mov	r7, r4
 8004aec:	463b      	mov	r3, r7
 8004aee:	461f      	mov	r7, r3
 8004af0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004af4:	2a39      	cmp	r2, #57	; 0x39
 8004af6:	d107      	bne.n	8004b08 <_dtoa_r+0x700>
 8004af8:	9a08      	ldr	r2, [sp, #32]
 8004afa:	429a      	cmp	r2, r3
 8004afc:	d1f7      	bne.n	8004aee <_dtoa_r+0x6e6>
 8004afe:	9908      	ldr	r1, [sp, #32]
 8004b00:	2230      	movs	r2, #48	; 0x30
 8004b02:	f108 0801 	add.w	r8, r8, #1
 8004b06:	700a      	strb	r2, [r1, #0]
 8004b08:	781a      	ldrb	r2, [r3, #0]
 8004b0a:	3201      	adds	r2, #1
 8004b0c:	701a      	strb	r2, [r3, #0]
 8004b0e:	e79f      	b.n	8004a50 <_dtoa_r+0x648>
 8004b10:	46c8      	mov	r8, r9
 8004b12:	e7eb      	b.n	8004aec <_dtoa_r+0x6e4>
 8004b14:	4b70      	ldr	r3, [pc, #448]	; (8004cd8 <_dtoa_r+0x8d0>)
 8004b16:	2200      	movs	r2, #0
 8004b18:	f7fb fd6e 	bl	80005f8 <__aeabi_dmul>
 8004b1c:	4602      	mov	r2, r0
 8004b1e:	460b      	mov	r3, r1
 8004b20:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004b24:	2200      	movs	r2, #0
 8004b26:	2300      	movs	r3, #0
 8004b28:	f7fb ffce 	bl	8000ac8 <__aeabi_dcmpeq>
 8004b2c:	2800      	cmp	r0, #0
 8004b2e:	d098      	beq.n	8004a62 <_dtoa_r+0x65a>
 8004b30:	e7cb      	b.n	8004aca <_dtoa_r+0x6c2>
 8004b32:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004b34:	2a00      	cmp	r2, #0
 8004b36:	f000 80d1 	beq.w	8004cdc <_dtoa_r+0x8d4>
 8004b3a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8004b3c:	2a01      	cmp	r2, #1
 8004b3e:	f300 80af 	bgt.w	8004ca0 <_dtoa_r+0x898>
 8004b42:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8004b44:	2a00      	cmp	r2, #0
 8004b46:	f000 80a7 	beq.w	8004c98 <_dtoa_r+0x890>
 8004b4a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004b4e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004b50:	9f06      	ldr	r7, [sp, #24]
 8004b52:	9a06      	ldr	r2, [sp, #24]
 8004b54:	441a      	add	r2, r3
 8004b56:	9206      	str	r2, [sp, #24]
 8004b58:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004b5a:	2101      	movs	r1, #1
 8004b5c:	441a      	add	r2, r3
 8004b5e:	4628      	mov	r0, r5
 8004b60:	9209      	str	r2, [sp, #36]	; 0x24
 8004b62:	f000 fb53 	bl	800520c <__i2b>
 8004b66:	4606      	mov	r6, r0
 8004b68:	2f00      	cmp	r7, #0
 8004b6a:	dd0c      	ble.n	8004b86 <_dtoa_r+0x77e>
 8004b6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	dd09      	ble.n	8004b86 <_dtoa_r+0x77e>
 8004b72:	42bb      	cmp	r3, r7
 8004b74:	9a06      	ldr	r2, [sp, #24]
 8004b76:	bfa8      	it	ge
 8004b78:	463b      	movge	r3, r7
 8004b7a:	1ad2      	subs	r2, r2, r3
 8004b7c:	9206      	str	r2, [sp, #24]
 8004b7e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004b80:	1aff      	subs	r7, r7, r3
 8004b82:	1ad3      	subs	r3, r2, r3
 8004b84:	9309      	str	r3, [sp, #36]	; 0x24
 8004b86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004b88:	b1f3      	cbz	r3, 8004bc8 <_dtoa_r+0x7c0>
 8004b8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	f000 80a9 	beq.w	8004ce4 <_dtoa_r+0x8dc>
 8004b92:	2c00      	cmp	r4, #0
 8004b94:	dd10      	ble.n	8004bb8 <_dtoa_r+0x7b0>
 8004b96:	4631      	mov	r1, r6
 8004b98:	4622      	mov	r2, r4
 8004b9a:	4628      	mov	r0, r5
 8004b9c:	f000 fbf2 	bl	8005384 <__pow5mult>
 8004ba0:	4652      	mov	r2, sl
 8004ba2:	4601      	mov	r1, r0
 8004ba4:	4606      	mov	r6, r0
 8004ba6:	4628      	mov	r0, r5
 8004ba8:	f000 fb46 	bl	8005238 <__multiply>
 8004bac:	4651      	mov	r1, sl
 8004bae:	4680      	mov	r8, r0
 8004bb0:	4628      	mov	r0, r5
 8004bb2:	f000 fa71 	bl	8005098 <_Bfree>
 8004bb6:	46c2      	mov	sl, r8
 8004bb8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004bba:	1b1a      	subs	r2, r3, r4
 8004bbc:	d004      	beq.n	8004bc8 <_dtoa_r+0x7c0>
 8004bbe:	4651      	mov	r1, sl
 8004bc0:	4628      	mov	r0, r5
 8004bc2:	f000 fbdf 	bl	8005384 <__pow5mult>
 8004bc6:	4682      	mov	sl, r0
 8004bc8:	2101      	movs	r1, #1
 8004bca:	4628      	mov	r0, r5
 8004bcc:	f000 fb1e 	bl	800520c <__i2b>
 8004bd0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	4604      	mov	r4, r0
 8004bd6:	f340 8087 	ble.w	8004ce8 <_dtoa_r+0x8e0>
 8004bda:	461a      	mov	r2, r3
 8004bdc:	4601      	mov	r1, r0
 8004bde:	4628      	mov	r0, r5
 8004be0:	f000 fbd0 	bl	8005384 <__pow5mult>
 8004be4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004be6:	2b01      	cmp	r3, #1
 8004be8:	4604      	mov	r4, r0
 8004bea:	f340 8080 	ble.w	8004cee <_dtoa_r+0x8e6>
 8004bee:	f04f 0800 	mov.w	r8, #0
 8004bf2:	6923      	ldr	r3, [r4, #16]
 8004bf4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004bf8:	6918      	ldr	r0, [r3, #16]
 8004bfa:	f000 fab9 	bl	8005170 <__hi0bits>
 8004bfe:	f1c0 0020 	rsb	r0, r0, #32
 8004c02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c04:	4418      	add	r0, r3
 8004c06:	f010 001f 	ands.w	r0, r0, #31
 8004c0a:	f000 8092 	beq.w	8004d32 <_dtoa_r+0x92a>
 8004c0e:	f1c0 0320 	rsb	r3, r0, #32
 8004c12:	2b04      	cmp	r3, #4
 8004c14:	f340 808a 	ble.w	8004d2c <_dtoa_r+0x924>
 8004c18:	f1c0 001c 	rsb	r0, r0, #28
 8004c1c:	9b06      	ldr	r3, [sp, #24]
 8004c1e:	4403      	add	r3, r0
 8004c20:	9306      	str	r3, [sp, #24]
 8004c22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c24:	4403      	add	r3, r0
 8004c26:	4407      	add	r7, r0
 8004c28:	9309      	str	r3, [sp, #36]	; 0x24
 8004c2a:	9b06      	ldr	r3, [sp, #24]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	dd05      	ble.n	8004c3c <_dtoa_r+0x834>
 8004c30:	4651      	mov	r1, sl
 8004c32:	461a      	mov	r2, r3
 8004c34:	4628      	mov	r0, r5
 8004c36:	f000 fbff 	bl	8005438 <__lshift>
 8004c3a:	4682      	mov	sl, r0
 8004c3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	dd05      	ble.n	8004c4e <_dtoa_r+0x846>
 8004c42:	4621      	mov	r1, r4
 8004c44:	461a      	mov	r2, r3
 8004c46:	4628      	mov	r0, r5
 8004c48:	f000 fbf6 	bl	8005438 <__lshift>
 8004c4c:	4604      	mov	r4, r0
 8004c4e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d070      	beq.n	8004d36 <_dtoa_r+0x92e>
 8004c54:	4621      	mov	r1, r4
 8004c56:	4650      	mov	r0, sl
 8004c58:	f000 fc5a 	bl	8005510 <__mcmp>
 8004c5c:	2800      	cmp	r0, #0
 8004c5e:	da6a      	bge.n	8004d36 <_dtoa_r+0x92e>
 8004c60:	2300      	movs	r3, #0
 8004c62:	4651      	mov	r1, sl
 8004c64:	220a      	movs	r2, #10
 8004c66:	4628      	mov	r0, r5
 8004c68:	f000 fa38 	bl	80050dc <__multadd>
 8004c6c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004c6e:	f109 39ff 	add.w	r9, r9, #4294967295
 8004c72:	4682      	mov	sl, r0
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	f000 8193 	beq.w	8004fa0 <_dtoa_r+0xb98>
 8004c7a:	4631      	mov	r1, r6
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	220a      	movs	r2, #10
 8004c80:	4628      	mov	r0, r5
 8004c82:	f000 fa2b 	bl	80050dc <__multadd>
 8004c86:	f1bb 0f00 	cmp.w	fp, #0
 8004c8a:	4606      	mov	r6, r0
 8004c8c:	f300 8093 	bgt.w	8004db6 <_dtoa_r+0x9ae>
 8004c90:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004c92:	2b02      	cmp	r3, #2
 8004c94:	dc57      	bgt.n	8004d46 <_dtoa_r+0x93e>
 8004c96:	e08e      	b.n	8004db6 <_dtoa_r+0x9ae>
 8004c98:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004c9a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8004c9e:	e756      	b.n	8004b4e <_dtoa_r+0x746>
 8004ca0:	9b02      	ldr	r3, [sp, #8]
 8004ca2:	1e5c      	subs	r4, r3, #1
 8004ca4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ca6:	42a3      	cmp	r3, r4
 8004ca8:	bfbf      	itttt	lt
 8004caa:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8004cac:	940a      	strlt	r4, [sp, #40]	; 0x28
 8004cae:	1ae2      	sublt	r2, r4, r3
 8004cb0:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8004cb2:	bfb6      	itet	lt
 8004cb4:	189b      	addlt	r3, r3, r2
 8004cb6:	1b1c      	subge	r4, r3, r4
 8004cb8:	930e      	strlt	r3, [sp, #56]	; 0x38
 8004cba:	9b02      	ldr	r3, [sp, #8]
 8004cbc:	bfb8      	it	lt
 8004cbe:	2400      	movlt	r4, #0
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	bfb9      	ittee	lt
 8004cc4:	9b06      	ldrlt	r3, [sp, #24]
 8004cc6:	9a02      	ldrlt	r2, [sp, #8]
 8004cc8:	9f06      	ldrge	r7, [sp, #24]
 8004cca:	9b02      	ldrge	r3, [sp, #8]
 8004ccc:	bfbc      	itt	lt
 8004cce:	1a9f      	sublt	r7, r3, r2
 8004cd0:	2300      	movlt	r3, #0
 8004cd2:	e73e      	b.n	8004b52 <_dtoa_r+0x74a>
 8004cd4:	3fe00000 	.word	0x3fe00000
 8004cd8:	40240000 	.word	0x40240000
 8004cdc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004cde:	9f06      	ldr	r7, [sp, #24]
 8004ce0:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8004ce2:	e741      	b.n	8004b68 <_dtoa_r+0x760>
 8004ce4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004ce6:	e76a      	b.n	8004bbe <_dtoa_r+0x7b6>
 8004ce8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004cea:	2b01      	cmp	r3, #1
 8004cec:	dc19      	bgt.n	8004d22 <_dtoa_r+0x91a>
 8004cee:	9b04      	ldr	r3, [sp, #16]
 8004cf0:	b9bb      	cbnz	r3, 8004d22 <_dtoa_r+0x91a>
 8004cf2:	9b05      	ldr	r3, [sp, #20]
 8004cf4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004cf8:	b99b      	cbnz	r3, 8004d22 <_dtoa_r+0x91a>
 8004cfa:	9b05      	ldr	r3, [sp, #20]
 8004cfc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004d00:	0d1b      	lsrs	r3, r3, #20
 8004d02:	051b      	lsls	r3, r3, #20
 8004d04:	b183      	cbz	r3, 8004d28 <_dtoa_r+0x920>
 8004d06:	9b06      	ldr	r3, [sp, #24]
 8004d08:	3301      	adds	r3, #1
 8004d0a:	9306      	str	r3, [sp, #24]
 8004d0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d0e:	3301      	adds	r3, #1
 8004d10:	9309      	str	r3, [sp, #36]	; 0x24
 8004d12:	f04f 0801 	mov.w	r8, #1
 8004d16:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	f47f af6a 	bne.w	8004bf2 <_dtoa_r+0x7ea>
 8004d1e:	2001      	movs	r0, #1
 8004d20:	e76f      	b.n	8004c02 <_dtoa_r+0x7fa>
 8004d22:	f04f 0800 	mov.w	r8, #0
 8004d26:	e7f6      	b.n	8004d16 <_dtoa_r+0x90e>
 8004d28:	4698      	mov	r8, r3
 8004d2a:	e7f4      	b.n	8004d16 <_dtoa_r+0x90e>
 8004d2c:	f43f af7d 	beq.w	8004c2a <_dtoa_r+0x822>
 8004d30:	4618      	mov	r0, r3
 8004d32:	301c      	adds	r0, #28
 8004d34:	e772      	b.n	8004c1c <_dtoa_r+0x814>
 8004d36:	9b02      	ldr	r3, [sp, #8]
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	dc36      	bgt.n	8004daa <_dtoa_r+0x9a2>
 8004d3c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004d3e:	2b02      	cmp	r3, #2
 8004d40:	dd33      	ble.n	8004daa <_dtoa_r+0x9a2>
 8004d42:	f8dd b008 	ldr.w	fp, [sp, #8]
 8004d46:	f1bb 0f00 	cmp.w	fp, #0
 8004d4a:	d10d      	bne.n	8004d68 <_dtoa_r+0x960>
 8004d4c:	4621      	mov	r1, r4
 8004d4e:	465b      	mov	r3, fp
 8004d50:	2205      	movs	r2, #5
 8004d52:	4628      	mov	r0, r5
 8004d54:	f000 f9c2 	bl	80050dc <__multadd>
 8004d58:	4601      	mov	r1, r0
 8004d5a:	4604      	mov	r4, r0
 8004d5c:	4650      	mov	r0, sl
 8004d5e:	f000 fbd7 	bl	8005510 <__mcmp>
 8004d62:	2800      	cmp	r0, #0
 8004d64:	f73f adb6 	bgt.w	80048d4 <_dtoa_r+0x4cc>
 8004d68:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004d6a:	9f08      	ldr	r7, [sp, #32]
 8004d6c:	ea6f 0903 	mvn.w	r9, r3
 8004d70:	f04f 0800 	mov.w	r8, #0
 8004d74:	4621      	mov	r1, r4
 8004d76:	4628      	mov	r0, r5
 8004d78:	f000 f98e 	bl	8005098 <_Bfree>
 8004d7c:	2e00      	cmp	r6, #0
 8004d7e:	f43f aea4 	beq.w	8004aca <_dtoa_r+0x6c2>
 8004d82:	f1b8 0f00 	cmp.w	r8, #0
 8004d86:	d005      	beq.n	8004d94 <_dtoa_r+0x98c>
 8004d88:	45b0      	cmp	r8, r6
 8004d8a:	d003      	beq.n	8004d94 <_dtoa_r+0x98c>
 8004d8c:	4641      	mov	r1, r8
 8004d8e:	4628      	mov	r0, r5
 8004d90:	f000 f982 	bl	8005098 <_Bfree>
 8004d94:	4631      	mov	r1, r6
 8004d96:	4628      	mov	r0, r5
 8004d98:	f000 f97e 	bl	8005098 <_Bfree>
 8004d9c:	e695      	b.n	8004aca <_dtoa_r+0x6c2>
 8004d9e:	2400      	movs	r4, #0
 8004da0:	4626      	mov	r6, r4
 8004da2:	e7e1      	b.n	8004d68 <_dtoa_r+0x960>
 8004da4:	46c1      	mov	r9, r8
 8004da6:	4626      	mov	r6, r4
 8004da8:	e594      	b.n	80048d4 <_dtoa_r+0x4cc>
 8004daa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004dac:	f8dd b008 	ldr.w	fp, [sp, #8]
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	f000 80fc 	beq.w	8004fae <_dtoa_r+0xba6>
 8004db6:	2f00      	cmp	r7, #0
 8004db8:	dd05      	ble.n	8004dc6 <_dtoa_r+0x9be>
 8004dba:	4631      	mov	r1, r6
 8004dbc:	463a      	mov	r2, r7
 8004dbe:	4628      	mov	r0, r5
 8004dc0:	f000 fb3a 	bl	8005438 <__lshift>
 8004dc4:	4606      	mov	r6, r0
 8004dc6:	f1b8 0f00 	cmp.w	r8, #0
 8004dca:	d05c      	beq.n	8004e86 <_dtoa_r+0xa7e>
 8004dcc:	6871      	ldr	r1, [r6, #4]
 8004dce:	4628      	mov	r0, r5
 8004dd0:	f000 f922 	bl	8005018 <_Balloc>
 8004dd4:	4607      	mov	r7, r0
 8004dd6:	b928      	cbnz	r0, 8004de4 <_dtoa_r+0x9dc>
 8004dd8:	4b7f      	ldr	r3, [pc, #508]	; (8004fd8 <_dtoa_r+0xbd0>)
 8004dda:	4602      	mov	r2, r0
 8004ddc:	f240 21ea 	movw	r1, #746	; 0x2ea
 8004de0:	f7ff bb26 	b.w	8004430 <_dtoa_r+0x28>
 8004de4:	6932      	ldr	r2, [r6, #16]
 8004de6:	3202      	adds	r2, #2
 8004de8:	0092      	lsls	r2, r2, #2
 8004dea:	f106 010c 	add.w	r1, r6, #12
 8004dee:	300c      	adds	r0, #12
 8004df0:	f000 f904 	bl	8004ffc <memcpy>
 8004df4:	2201      	movs	r2, #1
 8004df6:	4639      	mov	r1, r7
 8004df8:	4628      	mov	r0, r5
 8004dfa:	f000 fb1d 	bl	8005438 <__lshift>
 8004dfe:	9b08      	ldr	r3, [sp, #32]
 8004e00:	3301      	adds	r3, #1
 8004e02:	9302      	str	r3, [sp, #8]
 8004e04:	9b08      	ldr	r3, [sp, #32]
 8004e06:	445b      	add	r3, fp
 8004e08:	930a      	str	r3, [sp, #40]	; 0x28
 8004e0a:	9b04      	ldr	r3, [sp, #16]
 8004e0c:	f003 0301 	and.w	r3, r3, #1
 8004e10:	46b0      	mov	r8, r6
 8004e12:	9309      	str	r3, [sp, #36]	; 0x24
 8004e14:	4606      	mov	r6, r0
 8004e16:	9b02      	ldr	r3, [sp, #8]
 8004e18:	4621      	mov	r1, r4
 8004e1a:	4650      	mov	r0, sl
 8004e1c:	f103 3bff 	add.w	fp, r3, #4294967295
 8004e20:	f7ff fa64 	bl	80042ec <quorem>
 8004e24:	4603      	mov	r3, r0
 8004e26:	3330      	adds	r3, #48	; 0x30
 8004e28:	9004      	str	r0, [sp, #16]
 8004e2a:	4641      	mov	r1, r8
 8004e2c:	4650      	mov	r0, sl
 8004e2e:	930b      	str	r3, [sp, #44]	; 0x2c
 8004e30:	f000 fb6e 	bl	8005510 <__mcmp>
 8004e34:	4632      	mov	r2, r6
 8004e36:	9006      	str	r0, [sp, #24]
 8004e38:	4621      	mov	r1, r4
 8004e3a:	4628      	mov	r0, r5
 8004e3c:	f000 fb84 	bl	8005548 <__mdiff>
 8004e40:	68c2      	ldr	r2, [r0, #12]
 8004e42:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004e44:	4607      	mov	r7, r0
 8004e46:	bb02      	cbnz	r2, 8004e8a <_dtoa_r+0xa82>
 8004e48:	4601      	mov	r1, r0
 8004e4a:	4650      	mov	r0, sl
 8004e4c:	f000 fb60 	bl	8005510 <__mcmp>
 8004e50:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004e52:	4602      	mov	r2, r0
 8004e54:	4639      	mov	r1, r7
 8004e56:	4628      	mov	r0, r5
 8004e58:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8004e5c:	f000 f91c 	bl	8005098 <_Bfree>
 8004e60:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004e62:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004e64:	9f02      	ldr	r7, [sp, #8]
 8004e66:	ea43 0102 	orr.w	r1, r3, r2
 8004e6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e6c:	430b      	orrs	r3, r1
 8004e6e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004e70:	d10d      	bne.n	8004e8e <_dtoa_r+0xa86>
 8004e72:	2b39      	cmp	r3, #57	; 0x39
 8004e74:	d027      	beq.n	8004ec6 <_dtoa_r+0xabe>
 8004e76:	9a06      	ldr	r2, [sp, #24]
 8004e78:	2a00      	cmp	r2, #0
 8004e7a:	dd01      	ble.n	8004e80 <_dtoa_r+0xa78>
 8004e7c:	9b04      	ldr	r3, [sp, #16]
 8004e7e:	3331      	adds	r3, #49	; 0x31
 8004e80:	f88b 3000 	strb.w	r3, [fp]
 8004e84:	e776      	b.n	8004d74 <_dtoa_r+0x96c>
 8004e86:	4630      	mov	r0, r6
 8004e88:	e7b9      	b.n	8004dfe <_dtoa_r+0x9f6>
 8004e8a:	2201      	movs	r2, #1
 8004e8c:	e7e2      	b.n	8004e54 <_dtoa_r+0xa4c>
 8004e8e:	9906      	ldr	r1, [sp, #24]
 8004e90:	2900      	cmp	r1, #0
 8004e92:	db04      	blt.n	8004e9e <_dtoa_r+0xa96>
 8004e94:	9822      	ldr	r0, [sp, #136]	; 0x88
 8004e96:	4301      	orrs	r1, r0
 8004e98:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004e9a:	4301      	orrs	r1, r0
 8004e9c:	d120      	bne.n	8004ee0 <_dtoa_r+0xad8>
 8004e9e:	2a00      	cmp	r2, #0
 8004ea0:	ddee      	ble.n	8004e80 <_dtoa_r+0xa78>
 8004ea2:	4651      	mov	r1, sl
 8004ea4:	2201      	movs	r2, #1
 8004ea6:	4628      	mov	r0, r5
 8004ea8:	9302      	str	r3, [sp, #8]
 8004eaa:	f000 fac5 	bl	8005438 <__lshift>
 8004eae:	4621      	mov	r1, r4
 8004eb0:	4682      	mov	sl, r0
 8004eb2:	f000 fb2d 	bl	8005510 <__mcmp>
 8004eb6:	2800      	cmp	r0, #0
 8004eb8:	9b02      	ldr	r3, [sp, #8]
 8004eba:	dc02      	bgt.n	8004ec2 <_dtoa_r+0xaba>
 8004ebc:	d1e0      	bne.n	8004e80 <_dtoa_r+0xa78>
 8004ebe:	07da      	lsls	r2, r3, #31
 8004ec0:	d5de      	bpl.n	8004e80 <_dtoa_r+0xa78>
 8004ec2:	2b39      	cmp	r3, #57	; 0x39
 8004ec4:	d1da      	bne.n	8004e7c <_dtoa_r+0xa74>
 8004ec6:	2339      	movs	r3, #57	; 0x39
 8004ec8:	f88b 3000 	strb.w	r3, [fp]
 8004ecc:	463b      	mov	r3, r7
 8004ece:	461f      	mov	r7, r3
 8004ed0:	3b01      	subs	r3, #1
 8004ed2:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8004ed6:	2a39      	cmp	r2, #57	; 0x39
 8004ed8:	d050      	beq.n	8004f7c <_dtoa_r+0xb74>
 8004eda:	3201      	adds	r2, #1
 8004edc:	701a      	strb	r2, [r3, #0]
 8004ede:	e749      	b.n	8004d74 <_dtoa_r+0x96c>
 8004ee0:	2a00      	cmp	r2, #0
 8004ee2:	dd03      	ble.n	8004eec <_dtoa_r+0xae4>
 8004ee4:	2b39      	cmp	r3, #57	; 0x39
 8004ee6:	d0ee      	beq.n	8004ec6 <_dtoa_r+0xabe>
 8004ee8:	3301      	adds	r3, #1
 8004eea:	e7c9      	b.n	8004e80 <_dtoa_r+0xa78>
 8004eec:	9a02      	ldr	r2, [sp, #8]
 8004eee:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004ef0:	f802 3c01 	strb.w	r3, [r2, #-1]
 8004ef4:	428a      	cmp	r2, r1
 8004ef6:	d02a      	beq.n	8004f4e <_dtoa_r+0xb46>
 8004ef8:	4651      	mov	r1, sl
 8004efa:	2300      	movs	r3, #0
 8004efc:	220a      	movs	r2, #10
 8004efe:	4628      	mov	r0, r5
 8004f00:	f000 f8ec 	bl	80050dc <__multadd>
 8004f04:	45b0      	cmp	r8, r6
 8004f06:	4682      	mov	sl, r0
 8004f08:	f04f 0300 	mov.w	r3, #0
 8004f0c:	f04f 020a 	mov.w	r2, #10
 8004f10:	4641      	mov	r1, r8
 8004f12:	4628      	mov	r0, r5
 8004f14:	d107      	bne.n	8004f26 <_dtoa_r+0xb1e>
 8004f16:	f000 f8e1 	bl	80050dc <__multadd>
 8004f1a:	4680      	mov	r8, r0
 8004f1c:	4606      	mov	r6, r0
 8004f1e:	9b02      	ldr	r3, [sp, #8]
 8004f20:	3301      	adds	r3, #1
 8004f22:	9302      	str	r3, [sp, #8]
 8004f24:	e777      	b.n	8004e16 <_dtoa_r+0xa0e>
 8004f26:	f000 f8d9 	bl	80050dc <__multadd>
 8004f2a:	4631      	mov	r1, r6
 8004f2c:	4680      	mov	r8, r0
 8004f2e:	2300      	movs	r3, #0
 8004f30:	220a      	movs	r2, #10
 8004f32:	4628      	mov	r0, r5
 8004f34:	f000 f8d2 	bl	80050dc <__multadd>
 8004f38:	4606      	mov	r6, r0
 8004f3a:	e7f0      	b.n	8004f1e <_dtoa_r+0xb16>
 8004f3c:	f1bb 0f00 	cmp.w	fp, #0
 8004f40:	9a08      	ldr	r2, [sp, #32]
 8004f42:	bfcc      	ite	gt
 8004f44:	465f      	movgt	r7, fp
 8004f46:	2701      	movle	r7, #1
 8004f48:	4417      	add	r7, r2
 8004f4a:	f04f 0800 	mov.w	r8, #0
 8004f4e:	4651      	mov	r1, sl
 8004f50:	2201      	movs	r2, #1
 8004f52:	4628      	mov	r0, r5
 8004f54:	9302      	str	r3, [sp, #8]
 8004f56:	f000 fa6f 	bl	8005438 <__lshift>
 8004f5a:	4621      	mov	r1, r4
 8004f5c:	4682      	mov	sl, r0
 8004f5e:	f000 fad7 	bl	8005510 <__mcmp>
 8004f62:	2800      	cmp	r0, #0
 8004f64:	dcb2      	bgt.n	8004ecc <_dtoa_r+0xac4>
 8004f66:	d102      	bne.n	8004f6e <_dtoa_r+0xb66>
 8004f68:	9b02      	ldr	r3, [sp, #8]
 8004f6a:	07db      	lsls	r3, r3, #31
 8004f6c:	d4ae      	bmi.n	8004ecc <_dtoa_r+0xac4>
 8004f6e:	463b      	mov	r3, r7
 8004f70:	461f      	mov	r7, r3
 8004f72:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004f76:	2a30      	cmp	r2, #48	; 0x30
 8004f78:	d0fa      	beq.n	8004f70 <_dtoa_r+0xb68>
 8004f7a:	e6fb      	b.n	8004d74 <_dtoa_r+0x96c>
 8004f7c:	9a08      	ldr	r2, [sp, #32]
 8004f7e:	429a      	cmp	r2, r3
 8004f80:	d1a5      	bne.n	8004ece <_dtoa_r+0xac6>
 8004f82:	2331      	movs	r3, #49	; 0x31
 8004f84:	f109 0901 	add.w	r9, r9, #1
 8004f88:	7013      	strb	r3, [r2, #0]
 8004f8a:	e6f3      	b.n	8004d74 <_dtoa_r+0x96c>
 8004f8c:	4b13      	ldr	r3, [pc, #76]	; (8004fdc <_dtoa_r+0xbd4>)
 8004f8e:	f7ff baa6 	b.w	80044de <_dtoa_r+0xd6>
 8004f92:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	f47f aa7f 	bne.w	8004498 <_dtoa_r+0x90>
 8004f9a:	4b11      	ldr	r3, [pc, #68]	; (8004fe0 <_dtoa_r+0xbd8>)
 8004f9c:	f7ff ba9f 	b.w	80044de <_dtoa_r+0xd6>
 8004fa0:	f1bb 0f00 	cmp.w	fp, #0
 8004fa4:	dc03      	bgt.n	8004fae <_dtoa_r+0xba6>
 8004fa6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004fa8:	2b02      	cmp	r3, #2
 8004faa:	f73f aecc 	bgt.w	8004d46 <_dtoa_r+0x93e>
 8004fae:	9f08      	ldr	r7, [sp, #32]
 8004fb0:	4621      	mov	r1, r4
 8004fb2:	4650      	mov	r0, sl
 8004fb4:	f7ff f99a 	bl	80042ec <quorem>
 8004fb8:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8004fbc:	f807 3b01 	strb.w	r3, [r7], #1
 8004fc0:	9a08      	ldr	r2, [sp, #32]
 8004fc2:	1aba      	subs	r2, r7, r2
 8004fc4:	4593      	cmp	fp, r2
 8004fc6:	ddb9      	ble.n	8004f3c <_dtoa_r+0xb34>
 8004fc8:	4651      	mov	r1, sl
 8004fca:	2300      	movs	r3, #0
 8004fcc:	220a      	movs	r2, #10
 8004fce:	4628      	mov	r0, r5
 8004fd0:	f000 f884 	bl	80050dc <__multadd>
 8004fd4:	4682      	mov	sl, r0
 8004fd6:	e7eb      	b.n	8004fb0 <_dtoa_r+0xba8>
 8004fd8:	0800680b 	.word	0x0800680b
 8004fdc:	08006764 	.word	0x08006764
 8004fe0:	08006788 	.word	0x08006788

08004fe4 <_localeconv_r>:
 8004fe4:	4800      	ldr	r0, [pc, #0]	; (8004fe8 <_localeconv_r+0x4>)
 8004fe6:	4770      	bx	lr
 8004fe8:	20000160 	.word	0x20000160

08004fec <malloc>:
 8004fec:	4b02      	ldr	r3, [pc, #8]	; (8004ff8 <malloc+0xc>)
 8004fee:	4601      	mov	r1, r0
 8004ff0:	6818      	ldr	r0, [r3, #0]
 8004ff2:	f000 bbeb 	b.w	80057cc <_malloc_r>
 8004ff6:	bf00      	nop
 8004ff8:	2000000c 	.word	0x2000000c

08004ffc <memcpy>:
 8004ffc:	440a      	add	r2, r1
 8004ffe:	4291      	cmp	r1, r2
 8005000:	f100 33ff 	add.w	r3, r0, #4294967295
 8005004:	d100      	bne.n	8005008 <memcpy+0xc>
 8005006:	4770      	bx	lr
 8005008:	b510      	push	{r4, lr}
 800500a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800500e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005012:	4291      	cmp	r1, r2
 8005014:	d1f9      	bne.n	800500a <memcpy+0xe>
 8005016:	bd10      	pop	{r4, pc}

08005018 <_Balloc>:
 8005018:	b570      	push	{r4, r5, r6, lr}
 800501a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800501c:	4604      	mov	r4, r0
 800501e:	460d      	mov	r5, r1
 8005020:	b976      	cbnz	r6, 8005040 <_Balloc+0x28>
 8005022:	2010      	movs	r0, #16
 8005024:	f7ff ffe2 	bl	8004fec <malloc>
 8005028:	4602      	mov	r2, r0
 800502a:	6260      	str	r0, [r4, #36]	; 0x24
 800502c:	b920      	cbnz	r0, 8005038 <_Balloc+0x20>
 800502e:	4b18      	ldr	r3, [pc, #96]	; (8005090 <_Balloc+0x78>)
 8005030:	4818      	ldr	r0, [pc, #96]	; (8005094 <_Balloc+0x7c>)
 8005032:	2166      	movs	r1, #102	; 0x66
 8005034:	f000 fd90 	bl	8005b58 <__assert_func>
 8005038:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800503c:	6006      	str	r6, [r0, #0]
 800503e:	60c6      	str	r6, [r0, #12]
 8005040:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005042:	68f3      	ldr	r3, [r6, #12]
 8005044:	b183      	cbz	r3, 8005068 <_Balloc+0x50>
 8005046:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005048:	68db      	ldr	r3, [r3, #12]
 800504a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800504e:	b9b8      	cbnz	r0, 8005080 <_Balloc+0x68>
 8005050:	2101      	movs	r1, #1
 8005052:	fa01 f605 	lsl.w	r6, r1, r5
 8005056:	1d72      	adds	r2, r6, #5
 8005058:	0092      	lsls	r2, r2, #2
 800505a:	4620      	mov	r0, r4
 800505c:	f000 fb5a 	bl	8005714 <_calloc_r>
 8005060:	b160      	cbz	r0, 800507c <_Balloc+0x64>
 8005062:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005066:	e00e      	b.n	8005086 <_Balloc+0x6e>
 8005068:	2221      	movs	r2, #33	; 0x21
 800506a:	2104      	movs	r1, #4
 800506c:	4620      	mov	r0, r4
 800506e:	f000 fb51 	bl	8005714 <_calloc_r>
 8005072:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005074:	60f0      	str	r0, [r6, #12]
 8005076:	68db      	ldr	r3, [r3, #12]
 8005078:	2b00      	cmp	r3, #0
 800507a:	d1e4      	bne.n	8005046 <_Balloc+0x2e>
 800507c:	2000      	movs	r0, #0
 800507e:	bd70      	pop	{r4, r5, r6, pc}
 8005080:	6802      	ldr	r2, [r0, #0]
 8005082:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005086:	2300      	movs	r3, #0
 8005088:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800508c:	e7f7      	b.n	800507e <_Balloc+0x66>
 800508e:	bf00      	nop
 8005090:	08006795 	.word	0x08006795
 8005094:	0800681c 	.word	0x0800681c

08005098 <_Bfree>:
 8005098:	b570      	push	{r4, r5, r6, lr}
 800509a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800509c:	4605      	mov	r5, r0
 800509e:	460c      	mov	r4, r1
 80050a0:	b976      	cbnz	r6, 80050c0 <_Bfree+0x28>
 80050a2:	2010      	movs	r0, #16
 80050a4:	f7ff ffa2 	bl	8004fec <malloc>
 80050a8:	4602      	mov	r2, r0
 80050aa:	6268      	str	r0, [r5, #36]	; 0x24
 80050ac:	b920      	cbnz	r0, 80050b8 <_Bfree+0x20>
 80050ae:	4b09      	ldr	r3, [pc, #36]	; (80050d4 <_Bfree+0x3c>)
 80050b0:	4809      	ldr	r0, [pc, #36]	; (80050d8 <_Bfree+0x40>)
 80050b2:	218a      	movs	r1, #138	; 0x8a
 80050b4:	f000 fd50 	bl	8005b58 <__assert_func>
 80050b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80050bc:	6006      	str	r6, [r0, #0]
 80050be:	60c6      	str	r6, [r0, #12]
 80050c0:	b13c      	cbz	r4, 80050d2 <_Bfree+0x3a>
 80050c2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80050c4:	6862      	ldr	r2, [r4, #4]
 80050c6:	68db      	ldr	r3, [r3, #12]
 80050c8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80050cc:	6021      	str	r1, [r4, #0]
 80050ce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80050d2:	bd70      	pop	{r4, r5, r6, pc}
 80050d4:	08006795 	.word	0x08006795
 80050d8:	0800681c 	.word	0x0800681c

080050dc <__multadd>:
 80050dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80050e0:	690e      	ldr	r6, [r1, #16]
 80050e2:	4607      	mov	r7, r0
 80050e4:	4698      	mov	r8, r3
 80050e6:	460c      	mov	r4, r1
 80050e8:	f101 0014 	add.w	r0, r1, #20
 80050ec:	2300      	movs	r3, #0
 80050ee:	6805      	ldr	r5, [r0, #0]
 80050f0:	b2a9      	uxth	r1, r5
 80050f2:	fb02 8101 	mla	r1, r2, r1, r8
 80050f6:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80050fa:	0c2d      	lsrs	r5, r5, #16
 80050fc:	fb02 c505 	mla	r5, r2, r5, ip
 8005100:	b289      	uxth	r1, r1
 8005102:	3301      	adds	r3, #1
 8005104:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8005108:	429e      	cmp	r6, r3
 800510a:	f840 1b04 	str.w	r1, [r0], #4
 800510e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8005112:	dcec      	bgt.n	80050ee <__multadd+0x12>
 8005114:	f1b8 0f00 	cmp.w	r8, #0
 8005118:	d022      	beq.n	8005160 <__multadd+0x84>
 800511a:	68a3      	ldr	r3, [r4, #8]
 800511c:	42b3      	cmp	r3, r6
 800511e:	dc19      	bgt.n	8005154 <__multadd+0x78>
 8005120:	6861      	ldr	r1, [r4, #4]
 8005122:	4638      	mov	r0, r7
 8005124:	3101      	adds	r1, #1
 8005126:	f7ff ff77 	bl	8005018 <_Balloc>
 800512a:	4605      	mov	r5, r0
 800512c:	b928      	cbnz	r0, 800513a <__multadd+0x5e>
 800512e:	4602      	mov	r2, r0
 8005130:	4b0d      	ldr	r3, [pc, #52]	; (8005168 <__multadd+0x8c>)
 8005132:	480e      	ldr	r0, [pc, #56]	; (800516c <__multadd+0x90>)
 8005134:	21b5      	movs	r1, #181	; 0xb5
 8005136:	f000 fd0f 	bl	8005b58 <__assert_func>
 800513a:	6922      	ldr	r2, [r4, #16]
 800513c:	3202      	adds	r2, #2
 800513e:	f104 010c 	add.w	r1, r4, #12
 8005142:	0092      	lsls	r2, r2, #2
 8005144:	300c      	adds	r0, #12
 8005146:	f7ff ff59 	bl	8004ffc <memcpy>
 800514a:	4621      	mov	r1, r4
 800514c:	4638      	mov	r0, r7
 800514e:	f7ff ffa3 	bl	8005098 <_Bfree>
 8005152:	462c      	mov	r4, r5
 8005154:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8005158:	3601      	adds	r6, #1
 800515a:	f8c3 8014 	str.w	r8, [r3, #20]
 800515e:	6126      	str	r6, [r4, #16]
 8005160:	4620      	mov	r0, r4
 8005162:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005166:	bf00      	nop
 8005168:	0800680b 	.word	0x0800680b
 800516c:	0800681c 	.word	0x0800681c

08005170 <__hi0bits>:
 8005170:	0c02      	lsrs	r2, r0, #16
 8005172:	0412      	lsls	r2, r2, #16
 8005174:	4603      	mov	r3, r0
 8005176:	b9ca      	cbnz	r2, 80051ac <__hi0bits+0x3c>
 8005178:	0403      	lsls	r3, r0, #16
 800517a:	2010      	movs	r0, #16
 800517c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8005180:	bf04      	itt	eq
 8005182:	021b      	lsleq	r3, r3, #8
 8005184:	3008      	addeq	r0, #8
 8005186:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800518a:	bf04      	itt	eq
 800518c:	011b      	lsleq	r3, r3, #4
 800518e:	3004      	addeq	r0, #4
 8005190:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8005194:	bf04      	itt	eq
 8005196:	009b      	lsleq	r3, r3, #2
 8005198:	3002      	addeq	r0, #2
 800519a:	2b00      	cmp	r3, #0
 800519c:	db05      	blt.n	80051aa <__hi0bits+0x3a>
 800519e:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 80051a2:	f100 0001 	add.w	r0, r0, #1
 80051a6:	bf08      	it	eq
 80051a8:	2020      	moveq	r0, #32
 80051aa:	4770      	bx	lr
 80051ac:	2000      	movs	r0, #0
 80051ae:	e7e5      	b.n	800517c <__hi0bits+0xc>

080051b0 <__lo0bits>:
 80051b0:	6803      	ldr	r3, [r0, #0]
 80051b2:	4602      	mov	r2, r0
 80051b4:	f013 0007 	ands.w	r0, r3, #7
 80051b8:	d00b      	beq.n	80051d2 <__lo0bits+0x22>
 80051ba:	07d9      	lsls	r1, r3, #31
 80051bc:	d422      	bmi.n	8005204 <__lo0bits+0x54>
 80051be:	0798      	lsls	r0, r3, #30
 80051c0:	bf49      	itett	mi
 80051c2:	085b      	lsrmi	r3, r3, #1
 80051c4:	089b      	lsrpl	r3, r3, #2
 80051c6:	2001      	movmi	r0, #1
 80051c8:	6013      	strmi	r3, [r2, #0]
 80051ca:	bf5c      	itt	pl
 80051cc:	6013      	strpl	r3, [r2, #0]
 80051ce:	2002      	movpl	r0, #2
 80051d0:	4770      	bx	lr
 80051d2:	b299      	uxth	r1, r3
 80051d4:	b909      	cbnz	r1, 80051da <__lo0bits+0x2a>
 80051d6:	0c1b      	lsrs	r3, r3, #16
 80051d8:	2010      	movs	r0, #16
 80051da:	f013 0fff 	tst.w	r3, #255	; 0xff
 80051de:	bf04      	itt	eq
 80051e0:	0a1b      	lsreq	r3, r3, #8
 80051e2:	3008      	addeq	r0, #8
 80051e4:	0719      	lsls	r1, r3, #28
 80051e6:	bf04      	itt	eq
 80051e8:	091b      	lsreq	r3, r3, #4
 80051ea:	3004      	addeq	r0, #4
 80051ec:	0799      	lsls	r1, r3, #30
 80051ee:	bf04      	itt	eq
 80051f0:	089b      	lsreq	r3, r3, #2
 80051f2:	3002      	addeq	r0, #2
 80051f4:	07d9      	lsls	r1, r3, #31
 80051f6:	d403      	bmi.n	8005200 <__lo0bits+0x50>
 80051f8:	085b      	lsrs	r3, r3, #1
 80051fa:	f100 0001 	add.w	r0, r0, #1
 80051fe:	d003      	beq.n	8005208 <__lo0bits+0x58>
 8005200:	6013      	str	r3, [r2, #0]
 8005202:	4770      	bx	lr
 8005204:	2000      	movs	r0, #0
 8005206:	4770      	bx	lr
 8005208:	2020      	movs	r0, #32
 800520a:	4770      	bx	lr

0800520c <__i2b>:
 800520c:	b510      	push	{r4, lr}
 800520e:	460c      	mov	r4, r1
 8005210:	2101      	movs	r1, #1
 8005212:	f7ff ff01 	bl	8005018 <_Balloc>
 8005216:	4602      	mov	r2, r0
 8005218:	b928      	cbnz	r0, 8005226 <__i2b+0x1a>
 800521a:	4b05      	ldr	r3, [pc, #20]	; (8005230 <__i2b+0x24>)
 800521c:	4805      	ldr	r0, [pc, #20]	; (8005234 <__i2b+0x28>)
 800521e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8005222:	f000 fc99 	bl	8005b58 <__assert_func>
 8005226:	2301      	movs	r3, #1
 8005228:	6144      	str	r4, [r0, #20]
 800522a:	6103      	str	r3, [r0, #16]
 800522c:	bd10      	pop	{r4, pc}
 800522e:	bf00      	nop
 8005230:	0800680b 	.word	0x0800680b
 8005234:	0800681c 	.word	0x0800681c

08005238 <__multiply>:
 8005238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800523c:	4614      	mov	r4, r2
 800523e:	690a      	ldr	r2, [r1, #16]
 8005240:	6923      	ldr	r3, [r4, #16]
 8005242:	429a      	cmp	r2, r3
 8005244:	bfb8      	it	lt
 8005246:	460b      	movlt	r3, r1
 8005248:	460d      	mov	r5, r1
 800524a:	bfbc      	itt	lt
 800524c:	4625      	movlt	r5, r4
 800524e:	461c      	movlt	r4, r3
 8005250:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8005254:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8005258:	68ab      	ldr	r3, [r5, #8]
 800525a:	6869      	ldr	r1, [r5, #4]
 800525c:	eb0a 0709 	add.w	r7, sl, r9
 8005260:	42bb      	cmp	r3, r7
 8005262:	b085      	sub	sp, #20
 8005264:	bfb8      	it	lt
 8005266:	3101      	addlt	r1, #1
 8005268:	f7ff fed6 	bl	8005018 <_Balloc>
 800526c:	b930      	cbnz	r0, 800527c <__multiply+0x44>
 800526e:	4602      	mov	r2, r0
 8005270:	4b42      	ldr	r3, [pc, #264]	; (800537c <__multiply+0x144>)
 8005272:	4843      	ldr	r0, [pc, #268]	; (8005380 <__multiply+0x148>)
 8005274:	f240 115d 	movw	r1, #349	; 0x15d
 8005278:	f000 fc6e 	bl	8005b58 <__assert_func>
 800527c:	f100 0614 	add.w	r6, r0, #20
 8005280:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8005284:	4633      	mov	r3, r6
 8005286:	2200      	movs	r2, #0
 8005288:	4543      	cmp	r3, r8
 800528a:	d31e      	bcc.n	80052ca <__multiply+0x92>
 800528c:	f105 0c14 	add.w	ip, r5, #20
 8005290:	f104 0314 	add.w	r3, r4, #20
 8005294:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8005298:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800529c:	9202      	str	r2, [sp, #8]
 800529e:	ebac 0205 	sub.w	r2, ip, r5
 80052a2:	3a15      	subs	r2, #21
 80052a4:	f022 0203 	bic.w	r2, r2, #3
 80052a8:	3204      	adds	r2, #4
 80052aa:	f105 0115 	add.w	r1, r5, #21
 80052ae:	458c      	cmp	ip, r1
 80052b0:	bf38      	it	cc
 80052b2:	2204      	movcc	r2, #4
 80052b4:	9201      	str	r2, [sp, #4]
 80052b6:	9a02      	ldr	r2, [sp, #8]
 80052b8:	9303      	str	r3, [sp, #12]
 80052ba:	429a      	cmp	r2, r3
 80052bc:	d808      	bhi.n	80052d0 <__multiply+0x98>
 80052be:	2f00      	cmp	r7, #0
 80052c0:	dc55      	bgt.n	800536e <__multiply+0x136>
 80052c2:	6107      	str	r7, [r0, #16]
 80052c4:	b005      	add	sp, #20
 80052c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052ca:	f843 2b04 	str.w	r2, [r3], #4
 80052ce:	e7db      	b.n	8005288 <__multiply+0x50>
 80052d0:	f8b3 a000 	ldrh.w	sl, [r3]
 80052d4:	f1ba 0f00 	cmp.w	sl, #0
 80052d8:	d020      	beq.n	800531c <__multiply+0xe4>
 80052da:	f105 0e14 	add.w	lr, r5, #20
 80052de:	46b1      	mov	r9, r6
 80052e0:	2200      	movs	r2, #0
 80052e2:	f85e 4b04 	ldr.w	r4, [lr], #4
 80052e6:	f8d9 b000 	ldr.w	fp, [r9]
 80052ea:	b2a1      	uxth	r1, r4
 80052ec:	fa1f fb8b 	uxth.w	fp, fp
 80052f0:	fb0a b101 	mla	r1, sl, r1, fp
 80052f4:	4411      	add	r1, r2
 80052f6:	f8d9 2000 	ldr.w	r2, [r9]
 80052fa:	0c24      	lsrs	r4, r4, #16
 80052fc:	0c12      	lsrs	r2, r2, #16
 80052fe:	fb0a 2404 	mla	r4, sl, r4, r2
 8005302:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8005306:	b289      	uxth	r1, r1
 8005308:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800530c:	45f4      	cmp	ip, lr
 800530e:	f849 1b04 	str.w	r1, [r9], #4
 8005312:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8005316:	d8e4      	bhi.n	80052e2 <__multiply+0xaa>
 8005318:	9901      	ldr	r1, [sp, #4]
 800531a:	5072      	str	r2, [r6, r1]
 800531c:	9a03      	ldr	r2, [sp, #12]
 800531e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8005322:	3304      	adds	r3, #4
 8005324:	f1b9 0f00 	cmp.w	r9, #0
 8005328:	d01f      	beq.n	800536a <__multiply+0x132>
 800532a:	6834      	ldr	r4, [r6, #0]
 800532c:	f105 0114 	add.w	r1, r5, #20
 8005330:	46b6      	mov	lr, r6
 8005332:	f04f 0a00 	mov.w	sl, #0
 8005336:	880a      	ldrh	r2, [r1, #0]
 8005338:	f8be b002 	ldrh.w	fp, [lr, #2]
 800533c:	fb09 b202 	mla	r2, r9, r2, fp
 8005340:	4492      	add	sl, r2
 8005342:	b2a4      	uxth	r4, r4
 8005344:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8005348:	f84e 4b04 	str.w	r4, [lr], #4
 800534c:	f851 4b04 	ldr.w	r4, [r1], #4
 8005350:	f8be 2000 	ldrh.w	r2, [lr]
 8005354:	0c24      	lsrs	r4, r4, #16
 8005356:	fb09 2404 	mla	r4, r9, r4, r2
 800535a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800535e:	458c      	cmp	ip, r1
 8005360:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8005364:	d8e7      	bhi.n	8005336 <__multiply+0xfe>
 8005366:	9a01      	ldr	r2, [sp, #4]
 8005368:	50b4      	str	r4, [r6, r2]
 800536a:	3604      	adds	r6, #4
 800536c:	e7a3      	b.n	80052b6 <__multiply+0x7e>
 800536e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005372:	2b00      	cmp	r3, #0
 8005374:	d1a5      	bne.n	80052c2 <__multiply+0x8a>
 8005376:	3f01      	subs	r7, #1
 8005378:	e7a1      	b.n	80052be <__multiply+0x86>
 800537a:	bf00      	nop
 800537c:	0800680b 	.word	0x0800680b
 8005380:	0800681c 	.word	0x0800681c

08005384 <__pow5mult>:
 8005384:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005388:	4615      	mov	r5, r2
 800538a:	f012 0203 	ands.w	r2, r2, #3
 800538e:	4606      	mov	r6, r0
 8005390:	460f      	mov	r7, r1
 8005392:	d007      	beq.n	80053a4 <__pow5mult+0x20>
 8005394:	4c25      	ldr	r4, [pc, #148]	; (800542c <__pow5mult+0xa8>)
 8005396:	3a01      	subs	r2, #1
 8005398:	2300      	movs	r3, #0
 800539a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800539e:	f7ff fe9d 	bl	80050dc <__multadd>
 80053a2:	4607      	mov	r7, r0
 80053a4:	10ad      	asrs	r5, r5, #2
 80053a6:	d03d      	beq.n	8005424 <__pow5mult+0xa0>
 80053a8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80053aa:	b97c      	cbnz	r4, 80053cc <__pow5mult+0x48>
 80053ac:	2010      	movs	r0, #16
 80053ae:	f7ff fe1d 	bl	8004fec <malloc>
 80053b2:	4602      	mov	r2, r0
 80053b4:	6270      	str	r0, [r6, #36]	; 0x24
 80053b6:	b928      	cbnz	r0, 80053c4 <__pow5mult+0x40>
 80053b8:	4b1d      	ldr	r3, [pc, #116]	; (8005430 <__pow5mult+0xac>)
 80053ba:	481e      	ldr	r0, [pc, #120]	; (8005434 <__pow5mult+0xb0>)
 80053bc:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80053c0:	f000 fbca 	bl	8005b58 <__assert_func>
 80053c4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80053c8:	6004      	str	r4, [r0, #0]
 80053ca:	60c4      	str	r4, [r0, #12]
 80053cc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80053d0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80053d4:	b94c      	cbnz	r4, 80053ea <__pow5mult+0x66>
 80053d6:	f240 2171 	movw	r1, #625	; 0x271
 80053da:	4630      	mov	r0, r6
 80053dc:	f7ff ff16 	bl	800520c <__i2b>
 80053e0:	2300      	movs	r3, #0
 80053e2:	f8c8 0008 	str.w	r0, [r8, #8]
 80053e6:	4604      	mov	r4, r0
 80053e8:	6003      	str	r3, [r0, #0]
 80053ea:	f04f 0900 	mov.w	r9, #0
 80053ee:	07eb      	lsls	r3, r5, #31
 80053f0:	d50a      	bpl.n	8005408 <__pow5mult+0x84>
 80053f2:	4639      	mov	r1, r7
 80053f4:	4622      	mov	r2, r4
 80053f6:	4630      	mov	r0, r6
 80053f8:	f7ff ff1e 	bl	8005238 <__multiply>
 80053fc:	4639      	mov	r1, r7
 80053fe:	4680      	mov	r8, r0
 8005400:	4630      	mov	r0, r6
 8005402:	f7ff fe49 	bl	8005098 <_Bfree>
 8005406:	4647      	mov	r7, r8
 8005408:	106d      	asrs	r5, r5, #1
 800540a:	d00b      	beq.n	8005424 <__pow5mult+0xa0>
 800540c:	6820      	ldr	r0, [r4, #0]
 800540e:	b938      	cbnz	r0, 8005420 <__pow5mult+0x9c>
 8005410:	4622      	mov	r2, r4
 8005412:	4621      	mov	r1, r4
 8005414:	4630      	mov	r0, r6
 8005416:	f7ff ff0f 	bl	8005238 <__multiply>
 800541a:	6020      	str	r0, [r4, #0]
 800541c:	f8c0 9000 	str.w	r9, [r0]
 8005420:	4604      	mov	r4, r0
 8005422:	e7e4      	b.n	80053ee <__pow5mult+0x6a>
 8005424:	4638      	mov	r0, r7
 8005426:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800542a:	bf00      	nop
 800542c:	08006970 	.word	0x08006970
 8005430:	08006795 	.word	0x08006795
 8005434:	0800681c 	.word	0x0800681c

08005438 <__lshift>:
 8005438:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800543c:	460c      	mov	r4, r1
 800543e:	6849      	ldr	r1, [r1, #4]
 8005440:	6923      	ldr	r3, [r4, #16]
 8005442:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005446:	68a3      	ldr	r3, [r4, #8]
 8005448:	4607      	mov	r7, r0
 800544a:	4691      	mov	r9, r2
 800544c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005450:	f108 0601 	add.w	r6, r8, #1
 8005454:	42b3      	cmp	r3, r6
 8005456:	db0b      	blt.n	8005470 <__lshift+0x38>
 8005458:	4638      	mov	r0, r7
 800545a:	f7ff fddd 	bl	8005018 <_Balloc>
 800545e:	4605      	mov	r5, r0
 8005460:	b948      	cbnz	r0, 8005476 <__lshift+0x3e>
 8005462:	4602      	mov	r2, r0
 8005464:	4b28      	ldr	r3, [pc, #160]	; (8005508 <__lshift+0xd0>)
 8005466:	4829      	ldr	r0, [pc, #164]	; (800550c <__lshift+0xd4>)
 8005468:	f240 11d9 	movw	r1, #473	; 0x1d9
 800546c:	f000 fb74 	bl	8005b58 <__assert_func>
 8005470:	3101      	adds	r1, #1
 8005472:	005b      	lsls	r3, r3, #1
 8005474:	e7ee      	b.n	8005454 <__lshift+0x1c>
 8005476:	2300      	movs	r3, #0
 8005478:	f100 0114 	add.w	r1, r0, #20
 800547c:	f100 0210 	add.w	r2, r0, #16
 8005480:	4618      	mov	r0, r3
 8005482:	4553      	cmp	r3, sl
 8005484:	db33      	blt.n	80054ee <__lshift+0xb6>
 8005486:	6920      	ldr	r0, [r4, #16]
 8005488:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800548c:	f104 0314 	add.w	r3, r4, #20
 8005490:	f019 091f 	ands.w	r9, r9, #31
 8005494:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005498:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800549c:	d02b      	beq.n	80054f6 <__lshift+0xbe>
 800549e:	f1c9 0e20 	rsb	lr, r9, #32
 80054a2:	468a      	mov	sl, r1
 80054a4:	2200      	movs	r2, #0
 80054a6:	6818      	ldr	r0, [r3, #0]
 80054a8:	fa00 f009 	lsl.w	r0, r0, r9
 80054ac:	4302      	orrs	r2, r0
 80054ae:	f84a 2b04 	str.w	r2, [sl], #4
 80054b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80054b6:	459c      	cmp	ip, r3
 80054b8:	fa22 f20e 	lsr.w	r2, r2, lr
 80054bc:	d8f3      	bhi.n	80054a6 <__lshift+0x6e>
 80054be:	ebac 0304 	sub.w	r3, ip, r4
 80054c2:	3b15      	subs	r3, #21
 80054c4:	f023 0303 	bic.w	r3, r3, #3
 80054c8:	3304      	adds	r3, #4
 80054ca:	f104 0015 	add.w	r0, r4, #21
 80054ce:	4584      	cmp	ip, r0
 80054d0:	bf38      	it	cc
 80054d2:	2304      	movcc	r3, #4
 80054d4:	50ca      	str	r2, [r1, r3]
 80054d6:	b10a      	cbz	r2, 80054dc <__lshift+0xa4>
 80054d8:	f108 0602 	add.w	r6, r8, #2
 80054dc:	3e01      	subs	r6, #1
 80054de:	4638      	mov	r0, r7
 80054e0:	612e      	str	r6, [r5, #16]
 80054e2:	4621      	mov	r1, r4
 80054e4:	f7ff fdd8 	bl	8005098 <_Bfree>
 80054e8:	4628      	mov	r0, r5
 80054ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80054ee:	f842 0f04 	str.w	r0, [r2, #4]!
 80054f2:	3301      	adds	r3, #1
 80054f4:	e7c5      	b.n	8005482 <__lshift+0x4a>
 80054f6:	3904      	subs	r1, #4
 80054f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80054fc:	f841 2f04 	str.w	r2, [r1, #4]!
 8005500:	459c      	cmp	ip, r3
 8005502:	d8f9      	bhi.n	80054f8 <__lshift+0xc0>
 8005504:	e7ea      	b.n	80054dc <__lshift+0xa4>
 8005506:	bf00      	nop
 8005508:	0800680b 	.word	0x0800680b
 800550c:	0800681c 	.word	0x0800681c

08005510 <__mcmp>:
 8005510:	690a      	ldr	r2, [r1, #16]
 8005512:	4603      	mov	r3, r0
 8005514:	6900      	ldr	r0, [r0, #16]
 8005516:	1a80      	subs	r0, r0, r2
 8005518:	b530      	push	{r4, r5, lr}
 800551a:	d10d      	bne.n	8005538 <__mcmp+0x28>
 800551c:	3314      	adds	r3, #20
 800551e:	3114      	adds	r1, #20
 8005520:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005524:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005528:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800552c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005530:	4295      	cmp	r5, r2
 8005532:	d002      	beq.n	800553a <__mcmp+0x2a>
 8005534:	d304      	bcc.n	8005540 <__mcmp+0x30>
 8005536:	2001      	movs	r0, #1
 8005538:	bd30      	pop	{r4, r5, pc}
 800553a:	42a3      	cmp	r3, r4
 800553c:	d3f4      	bcc.n	8005528 <__mcmp+0x18>
 800553e:	e7fb      	b.n	8005538 <__mcmp+0x28>
 8005540:	f04f 30ff 	mov.w	r0, #4294967295
 8005544:	e7f8      	b.n	8005538 <__mcmp+0x28>
	...

08005548 <__mdiff>:
 8005548:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800554c:	460c      	mov	r4, r1
 800554e:	4606      	mov	r6, r0
 8005550:	4611      	mov	r1, r2
 8005552:	4620      	mov	r0, r4
 8005554:	4617      	mov	r7, r2
 8005556:	f7ff ffdb 	bl	8005510 <__mcmp>
 800555a:	1e05      	subs	r5, r0, #0
 800555c:	d111      	bne.n	8005582 <__mdiff+0x3a>
 800555e:	4629      	mov	r1, r5
 8005560:	4630      	mov	r0, r6
 8005562:	f7ff fd59 	bl	8005018 <_Balloc>
 8005566:	4602      	mov	r2, r0
 8005568:	b928      	cbnz	r0, 8005576 <__mdiff+0x2e>
 800556a:	4b3a      	ldr	r3, [pc, #232]	; (8005654 <__mdiff+0x10c>)
 800556c:	f240 2132 	movw	r1, #562	; 0x232
 8005570:	4839      	ldr	r0, [pc, #228]	; (8005658 <__mdiff+0x110>)
 8005572:	f000 faf1 	bl	8005b58 <__assert_func>
 8005576:	2301      	movs	r3, #1
 8005578:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800557c:	4610      	mov	r0, r2
 800557e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005582:	bfa4      	itt	ge
 8005584:	463b      	movge	r3, r7
 8005586:	4627      	movge	r7, r4
 8005588:	4630      	mov	r0, r6
 800558a:	6879      	ldr	r1, [r7, #4]
 800558c:	bfa6      	itte	ge
 800558e:	461c      	movge	r4, r3
 8005590:	2500      	movge	r5, #0
 8005592:	2501      	movlt	r5, #1
 8005594:	f7ff fd40 	bl	8005018 <_Balloc>
 8005598:	4602      	mov	r2, r0
 800559a:	b918      	cbnz	r0, 80055a4 <__mdiff+0x5c>
 800559c:	4b2d      	ldr	r3, [pc, #180]	; (8005654 <__mdiff+0x10c>)
 800559e:	f44f 7110 	mov.w	r1, #576	; 0x240
 80055a2:	e7e5      	b.n	8005570 <__mdiff+0x28>
 80055a4:	693e      	ldr	r6, [r7, #16]
 80055a6:	60c5      	str	r5, [r0, #12]
 80055a8:	6925      	ldr	r5, [r4, #16]
 80055aa:	f107 0114 	add.w	r1, r7, #20
 80055ae:	f100 0e14 	add.w	lr, r0, #20
 80055b2:	f104 0914 	add.w	r9, r4, #20
 80055b6:	f107 0010 	add.w	r0, r7, #16
 80055ba:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 80055be:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 80055c2:	46f2      	mov	sl, lr
 80055c4:	2700      	movs	r7, #0
 80055c6:	f859 3b04 	ldr.w	r3, [r9], #4
 80055ca:	f850 bf04 	ldr.w	fp, [r0, #4]!
 80055ce:	fa1f f883 	uxth.w	r8, r3
 80055d2:	fa17 f78b 	uxtah	r7, r7, fp
 80055d6:	0c1b      	lsrs	r3, r3, #16
 80055d8:	eba7 0808 	sub.w	r8, r7, r8
 80055dc:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80055e0:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80055e4:	fa1f f888 	uxth.w	r8, r8
 80055e8:	141f      	asrs	r7, r3, #16
 80055ea:	454d      	cmp	r5, r9
 80055ec:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80055f0:	f84a 3b04 	str.w	r3, [sl], #4
 80055f4:	d8e7      	bhi.n	80055c6 <__mdiff+0x7e>
 80055f6:	1b2b      	subs	r3, r5, r4
 80055f8:	3b15      	subs	r3, #21
 80055fa:	f023 0303 	bic.w	r3, r3, #3
 80055fe:	3304      	adds	r3, #4
 8005600:	3415      	adds	r4, #21
 8005602:	42a5      	cmp	r5, r4
 8005604:	bf38      	it	cc
 8005606:	2304      	movcc	r3, #4
 8005608:	4419      	add	r1, r3
 800560a:	4473      	add	r3, lr
 800560c:	469e      	mov	lr, r3
 800560e:	460d      	mov	r5, r1
 8005610:	4565      	cmp	r5, ip
 8005612:	d30e      	bcc.n	8005632 <__mdiff+0xea>
 8005614:	f10c 0003 	add.w	r0, ip, #3
 8005618:	1a40      	subs	r0, r0, r1
 800561a:	f020 0003 	bic.w	r0, r0, #3
 800561e:	3903      	subs	r1, #3
 8005620:	458c      	cmp	ip, r1
 8005622:	bf38      	it	cc
 8005624:	2000      	movcc	r0, #0
 8005626:	4418      	add	r0, r3
 8005628:	f850 3d04 	ldr.w	r3, [r0, #-4]!
 800562c:	b17b      	cbz	r3, 800564e <__mdiff+0x106>
 800562e:	6116      	str	r6, [r2, #16]
 8005630:	e7a4      	b.n	800557c <__mdiff+0x34>
 8005632:	f855 8b04 	ldr.w	r8, [r5], #4
 8005636:	fa17 f488 	uxtah	r4, r7, r8
 800563a:	1420      	asrs	r0, r4, #16
 800563c:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 8005640:	b2a4      	uxth	r4, r4
 8005642:	ea44 4400 	orr.w	r4, r4, r0, lsl #16
 8005646:	f84e 4b04 	str.w	r4, [lr], #4
 800564a:	1407      	asrs	r7, r0, #16
 800564c:	e7e0      	b.n	8005610 <__mdiff+0xc8>
 800564e:	3e01      	subs	r6, #1
 8005650:	e7ea      	b.n	8005628 <__mdiff+0xe0>
 8005652:	bf00      	nop
 8005654:	0800680b 	.word	0x0800680b
 8005658:	0800681c 	.word	0x0800681c

0800565c <__d2b>:
 800565c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8005660:	2101      	movs	r1, #1
 8005662:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8005666:	4690      	mov	r8, r2
 8005668:	461d      	mov	r5, r3
 800566a:	f7ff fcd5 	bl	8005018 <_Balloc>
 800566e:	4604      	mov	r4, r0
 8005670:	b930      	cbnz	r0, 8005680 <__d2b+0x24>
 8005672:	4602      	mov	r2, r0
 8005674:	4b25      	ldr	r3, [pc, #148]	; (800570c <__d2b+0xb0>)
 8005676:	4826      	ldr	r0, [pc, #152]	; (8005710 <__d2b+0xb4>)
 8005678:	f240 310a 	movw	r1, #778	; 0x30a
 800567c:	f000 fa6c 	bl	8005b58 <__assert_func>
 8005680:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8005684:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8005688:	bb2d      	cbnz	r5, 80056d6 <__d2b+0x7a>
 800568a:	9301      	str	r3, [sp, #4]
 800568c:	f1b8 0300 	subs.w	r3, r8, #0
 8005690:	d026      	beq.n	80056e0 <__d2b+0x84>
 8005692:	4668      	mov	r0, sp
 8005694:	9300      	str	r3, [sp, #0]
 8005696:	f7ff fd8b 	bl	80051b0 <__lo0bits>
 800569a:	9900      	ldr	r1, [sp, #0]
 800569c:	b1f0      	cbz	r0, 80056dc <__d2b+0x80>
 800569e:	9a01      	ldr	r2, [sp, #4]
 80056a0:	f1c0 0320 	rsb	r3, r0, #32
 80056a4:	fa02 f303 	lsl.w	r3, r2, r3
 80056a8:	430b      	orrs	r3, r1
 80056aa:	40c2      	lsrs	r2, r0
 80056ac:	6163      	str	r3, [r4, #20]
 80056ae:	9201      	str	r2, [sp, #4]
 80056b0:	9b01      	ldr	r3, [sp, #4]
 80056b2:	61a3      	str	r3, [r4, #24]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	bf14      	ite	ne
 80056b8:	2102      	movne	r1, #2
 80056ba:	2101      	moveq	r1, #1
 80056bc:	6121      	str	r1, [r4, #16]
 80056be:	b1c5      	cbz	r5, 80056f2 <__d2b+0x96>
 80056c0:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80056c4:	4405      	add	r5, r0
 80056c6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80056ca:	603d      	str	r5, [r7, #0]
 80056cc:	6030      	str	r0, [r6, #0]
 80056ce:	4620      	mov	r0, r4
 80056d0:	b002      	add	sp, #8
 80056d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80056d6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80056da:	e7d6      	b.n	800568a <__d2b+0x2e>
 80056dc:	6161      	str	r1, [r4, #20]
 80056de:	e7e7      	b.n	80056b0 <__d2b+0x54>
 80056e0:	a801      	add	r0, sp, #4
 80056e2:	f7ff fd65 	bl	80051b0 <__lo0bits>
 80056e6:	9b01      	ldr	r3, [sp, #4]
 80056e8:	6163      	str	r3, [r4, #20]
 80056ea:	2101      	movs	r1, #1
 80056ec:	6121      	str	r1, [r4, #16]
 80056ee:	3020      	adds	r0, #32
 80056f0:	e7e5      	b.n	80056be <__d2b+0x62>
 80056f2:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 80056f6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80056fa:	6038      	str	r0, [r7, #0]
 80056fc:	6918      	ldr	r0, [r3, #16]
 80056fe:	f7ff fd37 	bl	8005170 <__hi0bits>
 8005702:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8005706:	6031      	str	r1, [r6, #0]
 8005708:	e7e1      	b.n	80056ce <__d2b+0x72>
 800570a:	bf00      	nop
 800570c:	0800680b 	.word	0x0800680b
 8005710:	0800681c 	.word	0x0800681c

08005714 <_calloc_r>:
 8005714:	b538      	push	{r3, r4, r5, lr}
 8005716:	fb02 f501 	mul.w	r5, r2, r1
 800571a:	4629      	mov	r1, r5
 800571c:	f000 f856 	bl	80057cc <_malloc_r>
 8005720:	4604      	mov	r4, r0
 8005722:	b118      	cbz	r0, 800572c <_calloc_r+0x18>
 8005724:	462a      	mov	r2, r5
 8005726:	2100      	movs	r1, #0
 8005728:	f7fe f95c 	bl	80039e4 <memset>
 800572c:	4620      	mov	r0, r4
 800572e:	bd38      	pop	{r3, r4, r5, pc}

08005730 <_free_r>:
 8005730:	b538      	push	{r3, r4, r5, lr}
 8005732:	4605      	mov	r5, r0
 8005734:	2900      	cmp	r1, #0
 8005736:	d045      	beq.n	80057c4 <_free_r+0x94>
 8005738:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800573c:	1f0c      	subs	r4, r1, #4
 800573e:	2b00      	cmp	r3, #0
 8005740:	bfb8      	it	lt
 8005742:	18e4      	addlt	r4, r4, r3
 8005744:	f000 fa64 	bl	8005c10 <__malloc_lock>
 8005748:	4a1f      	ldr	r2, [pc, #124]	; (80057c8 <_free_r+0x98>)
 800574a:	6813      	ldr	r3, [r2, #0]
 800574c:	4610      	mov	r0, r2
 800574e:	b933      	cbnz	r3, 800575e <_free_r+0x2e>
 8005750:	6063      	str	r3, [r4, #4]
 8005752:	6014      	str	r4, [r2, #0]
 8005754:	4628      	mov	r0, r5
 8005756:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800575a:	f000 ba5f 	b.w	8005c1c <__malloc_unlock>
 800575e:	42a3      	cmp	r3, r4
 8005760:	d90b      	bls.n	800577a <_free_r+0x4a>
 8005762:	6821      	ldr	r1, [r4, #0]
 8005764:	1862      	adds	r2, r4, r1
 8005766:	4293      	cmp	r3, r2
 8005768:	bf04      	itt	eq
 800576a:	681a      	ldreq	r2, [r3, #0]
 800576c:	685b      	ldreq	r3, [r3, #4]
 800576e:	6063      	str	r3, [r4, #4]
 8005770:	bf04      	itt	eq
 8005772:	1852      	addeq	r2, r2, r1
 8005774:	6022      	streq	r2, [r4, #0]
 8005776:	6004      	str	r4, [r0, #0]
 8005778:	e7ec      	b.n	8005754 <_free_r+0x24>
 800577a:	461a      	mov	r2, r3
 800577c:	685b      	ldr	r3, [r3, #4]
 800577e:	b10b      	cbz	r3, 8005784 <_free_r+0x54>
 8005780:	42a3      	cmp	r3, r4
 8005782:	d9fa      	bls.n	800577a <_free_r+0x4a>
 8005784:	6811      	ldr	r1, [r2, #0]
 8005786:	1850      	adds	r0, r2, r1
 8005788:	42a0      	cmp	r0, r4
 800578a:	d10b      	bne.n	80057a4 <_free_r+0x74>
 800578c:	6820      	ldr	r0, [r4, #0]
 800578e:	4401      	add	r1, r0
 8005790:	1850      	adds	r0, r2, r1
 8005792:	4283      	cmp	r3, r0
 8005794:	6011      	str	r1, [r2, #0]
 8005796:	d1dd      	bne.n	8005754 <_free_r+0x24>
 8005798:	6818      	ldr	r0, [r3, #0]
 800579a:	685b      	ldr	r3, [r3, #4]
 800579c:	6053      	str	r3, [r2, #4]
 800579e:	4401      	add	r1, r0
 80057a0:	6011      	str	r1, [r2, #0]
 80057a2:	e7d7      	b.n	8005754 <_free_r+0x24>
 80057a4:	d902      	bls.n	80057ac <_free_r+0x7c>
 80057a6:	230c      	movs	r3, #12
 80057a8:	602b      	str	r3, [r5, #0]
 80057aa:	e7d3      	b.n	8005754 <_free_r+0x24>
 80057ac:	6820      	ldr	r0, [r4, #0]
 80057ae:	1821      	adds	r1, r4, r0
 80057b0:	428b      	cmp	r3, r1
 80057b2:	bf04      	itt	eq
 80057b4:	6819      	ldreq	r1, [r3, #0]
 80057b6:	685b      	ldreq	r3, [r3, #4]
 80057b8:	6063      	str	r3, [r4, #4]
 80057ba:	bf04      	itt	eq
 80057bc:	1809      	addeq	r1, r1, r0
 80057be:	6021      	streq	r1, [r4, #0]
 80057c0:	6054      	str	r4, [r2, #4]
 80057c2:	e7c7      	b.n	8005754 <_free_r+0x24>
 80057c4:	bd38      	pop	{r3, r4, r5, pc}
 80057c6:	bf00      	nop
 80057c8:	200001fc 	.word	0x200001fc

080057cc <_malloc_r>:
 80057cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057ce:	1ccd      	adds	r5, r1, #3
 80057d0:	f025 0503 	bic.w	r5, r5, #3
 80057d4:	3508      	adds	r5, #8
 80057d6:	2d0c      	cmp	r5, #12
 80057d8:	bf38      	it	cc
 80057da:	250c      	movcc	r5, #12
 80057dc:	2d00      	cmp	r5, #0
 80057de:	4606      	mov	r6, r0
 80057e0:	db01      	blt.n	80057e6 <_malloc_r+0x1a>
 80057e2:	42a9      	cmp	r1, r5
 80057e4:	d903      	bls.n	80057ee <_malloc_r+0x22>
 80057e6:	230c      	movs	r3, #12
 80057e8:	6033      	str	r3, [r6, #0]
 80057ea:	2000      	movs	r0, #0
 80057ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80057ee:	f000 fa0f 	bl	8005c10 <__malloc_lock>
 80057f2:	4921      	ldr	r1, [pc, #132]	; (8005878 <_malloc_r+0xac>)
 80057f4:	680a      	ldr	r2, [r1, #0]
 80057f6:	4614      	mov	r4, r2
 80057f8:	b99c      	cbnz	r4, 8005822 <_malloc_r+0x56>
 80057fa:	4f20      	ldr	r7, [pc, #128]	; (800587c <_malloc_r+0xb0>)
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	b923      	cbnz	r3, 800580a <_malloc_r+0x3e>
 8005800:	4621      	mov	r1, r4
 8005802:	4630      	mov	r0, r6
 8005804:	f000 f998 	bl	8005b38 <_sbrk_r>
 8005808:	6038      	str	r0, [r7, #0]
 800580a:	4629      	mov	r1, r5
 800580c:	4630      	mov	r0, r6
 800580e:	f000 f993 	bl	8005b38 <_sbrk_r>
 8005812:	1c43      	adds	r3, r0, #1
 8005814:	d123      	bne.n	800585e <_malloc_r+0x92>
 8005816:	230c      	movs	r3, #12
 8005818:	6033      	str	r3, [r6, #0]
 800581a:	4630      	mov	r0, r6
 800581c:	f000 f9fe 	bl	8005c1c <__malloc_unlock>
 8005820:	e7e3      	b.n	80057ea <_malloc_r+0x1e>
 8005822:	6823      	ldr	r3, [r4, #0]
 8005824:	1b5b      	subs	r3, r3, r5
 8005826:	d417      	bmi.n	8005858 <_malloc_r+0x8c>
 8005828:	2b0b      	cmp	r3, #11
 800582a:	d903      	bls.n	8005834 <_malloc_r+0x68>
 800582c:	6023      	str	r3, [r4, #0]
 800582e:	441c      	add	r4, r3
 8005830:	6025      	str	r5, [r4, #0]
 8005832:	e004      	b.n	800583e <_malloc_r+0x72>
 8005834:	6863      	ldr	r3, [r4, #4]
 8005836:	42a2      	cmp	r2, r4
 8005838:	bf0c      	ite	eq
 800583a:	600b      	streq	r3, [r1, #0]
 800583c:	6053      	strne	r3, [r2, #4]
 800583e:	4630      	mov	r0, r6
 8005840:	f000 f9ec 	bl	8005c1c <__malloc_unlock>
 8005844:	f104 000b 	add.w	r0, r4, #11
 8005848:	1d23      	adds	r3, r4, #4
 800584a:	f020 0007 	bic.w	r0, r0, #7
 800584e:	1ac2      	subs	r2, r0, r3
 8005850:	d0cc      	beq.n	80057ec <_malloc_r+0x20>
 8005852:	1a1b      	subs	r3, r3, r0
 8005854:	50a3      	str	r3, [r4, r2]
 8005856:	e7c9      	b.n	80057ec <_malloc_r+0x20>
 8005858:	4622      	mov	r2, r4
 800585a:	6864      	ldr	r4, [r4, #4]
 800585c:	e7cc      	b.n	80057f8 <_malloc_r+0x2c>
 800585e:	1cc4      	adds	r4, r0, #3
 8005860:	f024 0403 	bic.w	r4, r4, #3
 8005864:	42a0      	cmp	r0, r4
 8005866:	d0e3      	beq.n	8005830 <_malloc_r+0x64>
 8005868:	1a21      	subs	r1, r4, r0
 800586a:	4630      	mov	r0, r6
 800586c:	f000 f964 	bl	8005b38 <_sbrk_r>
 8005870:	3001      	adds	r0, #1
 8005872:	d1dd      	bne.n	8005830 <_malloc_r+0x64>
 8005874:	e7cf      	b.n	8005816 <_malloc_r+0x4a>
 8005876:	bf00      	nop
 8005878:	200001fc 	.word	0x200001fc
 800587c:	20000200 	.word	0x20000200

08005880 <__ssputs_r>:
 8005880:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005884:	688e      	ldr	r6, [r1, #8]
 8005886:	429e      	cmp	r6, r3
 8005888:	4682      	mov	sl, r0
 800588a:	460c      	mov	r4, r1
 800588c:	4690      	mov	r8, r2
 800588e:	461f      	mov	r7, r3
 8005890:	d838      	bhi.n	8005904 <__ssputs_r+0x84>
 8005892:	898a      	ldrh	r2, [r1, #12]
 8005894:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005898:	d032      	beq.n	8005900 <__ssputs_r+0x80>
 800589a:	6825      	ldr	r5, [r4, #0]
 800589c:	6909      	ldr	r1, [r1, #16]
 800589e:	eba5 0901 	sub.w	r9, r5, r1
 80058a2:	6965      	ldr	r5, [r4, #20]
 80058a4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80058a8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80058ac:	3301      	adds	r3, #1
 80058ae:	444b      	add	r3, r9
 80058b0:	106d      	asrs	r5, r5, #1
 80058b2:	429d      	cmp	r5, r3
 80058b4:	bf38      	it	cc
 80058b6:	461d      	movcc	r5, r3
 80058b8:	0553      	lsls	r3, r2, #21
 80058ba:	d531      	bpl.n	8005920 <__ssputs_r+0xa0>
 80058bc:	4629      	mov	r1, r5
 80058be:	f7ff ff85 	bl	80057cc <_malloc_r>
 80058c2:	4606      	mov	r6, r0
 80058c4:	b950      	cbnz	r0, 80058dc <__ssputs_r+0x5c>
 80058c6:	230c      	movs	r3, #12
 80058c8:	f8ca 3000 	str.w	r3, [sl]
 80058cc:	89a3      	ldrh	r3, [r4, #12]
 80058ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80058d2:	81a3      	strh	r3, [r4, #12]
 80058d4:	f04f 30ff 	mov.w	r0, #4294967295
 80058d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058dc:	6921      	ldr	r1, [r4, #16]
 80058de:	464a      	mov	r2, r9
 80058e0:	f7ff fb8c 	bl	8004ffc <memcpy>
 80058e4:	89a3      	ldrh	r3, [r4, #12]
 80058e6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80058ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80058ee:	81a3      	strh	r3, [r4, #12]
 80058f0:	6126      	str	r6, [r4, #16]
 80058f2:	6165      	str	r5, [r4, #20]
 80058f4:	444e      	add	r6, r9
 80058f6:	eba5 0509 	sub.w	r5, r5, r9
 80058fa:	6026      	str	r6, [r4, #0]
 80058fc:	60a5      	str	r5, [r4, #8]
 80058fe:	463e      	mov	r6, r7
 8005900:	42be      	cmp	r6, r7
 8005902:	d900      	bls.n	8005906 <__ssputs_r+0x86>
 8005904:	463e      	mov	r6, r7
 8005906:	4632      	mov	r2, r6
 8005908:	6820      	ldr	r0, [r4, #0]
 800590a:	4641      	mov	r1, r8
 800590c:	f000 f966 	bl	8005bdc <memmove>
 8005910:	68a3      	ldr	r3, [r4, #8]
 8005912:	6822      	ldr	r2, [r4, #0]
 8005914:	1b9b      	subs	r3, r3, r6
 8005916:	4432      	add	r2, r6
 8005918:	60a3      	str	r3, [r4, #8]
 800591a:	6022      	str	r2, [r4, #0]
 800591c:	2000      	movs	r0, #0
 800591e:	e7db      	b.n	80058d8 <__ssputs_r+0x58>
 8005920:	462a      	mov	r2, r5
 8005922:	f000 f981 	bl	8005c28 <_realloc_r>
 8005926:	4606      	mov	r6, r0
 8005928:	2800      	cmp	r0, #0
 800592a:	d1e1      	bne.n	80058f0 <__ssputs_r+0x70>
 800592c:	6921      	ldr	r1, [r4, #16]
 800592e:	4650      	mov	r0, sl
 8005930:	f7ff fefe 	bl	8005730 <_free_r>
 8005934:	e7c7      	b.n	80058c6 <__ssputs_r+0x46>
	...

08005938 <_svfiprintf_r>:
 8005938:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800593c:	4698      	mov	r8, r3
 800593e:	898b      	ldrh	r3, [r1, #12]
 8005940:	061b      	lsls	r3, r3, #24
 8005942:	b09d      	sub	sp, #116	; 0x74
 8005944:	4607      	mov	r7, r0
 8005946:	460d      	mov	r5, r1
 8005948:	4614      	mov	r4, r2
 800594a:	d50e      	bpl.n	800596a <_svfiprintf_r+0x32>
 800594c:	690b      	ldr	r3, [r1, #16]
 800594e:	b963      	cbnz	r3, 800596a <_svfiprintf_r+0x32>
 8005950:	2140      	movs	r1, #64	; 0x40
 8005952:	f7ff ff3b 	bl	80057cc <_malloc_r>
 8005956:	6028      	str	r0, [r5, #0]
 8005958:	6128      	str	r0, [r5, #16]
 800595a:	b920      	cbnz	r0, 8005966 <_svfiprintf_r+0x2e>
 800595c:	230c      	movs	r3, #12
 800595e:	603b      	str	r3, [r7, #0]
 8005960:	f04f 30ff 	mov.w	r0, #4294967295
 8005964:	e0d1      	b.n	8005b0a <_svfiprintf_r+0x1d2>
 8005966:	2340      	movs	r3, #64	; 0x40
 8005968:	616b      	str	r3, [r5, #20]
 800596a:	2300      	movs	r3, #0
 800596c:	9309      	str	r3, [sp, #36]	; 0x24
 800596e:	2320      	movs	r3, #32
 8005970:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005974:	f8cd 800c 	str.w	r8, [sp, #12]
 8005978:	2330      	movs	r3, #48	; 0x30
 800597a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8005b24 <_svfiprintf_r+0x1ec>
 800597e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005982:	f04f 0901 	mov.w	r9, #1
 8005986:	4623      	mov	r3, r4
 8005988:	469a      	mov	sl, r3
 800598a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800598e:	b10a      	cbz	r2, 8005994 <_svfiprintf_r+0x5c>
 8005990:	2a25      	cmp	r2, #37	; 0x25
 8005992:	d1f9      	bne.n	8005988 <_svfiprintf_r+0x50>
 8005994:	ebba 0b04 	subs.w	fp, sl, r4
 8005998:	d00b      	beq.n	80059b2 <_svfiprintf_r+0x7a>
 800599a:	465b      	mov	r3, fp
 800599c:	4622      	mov	r2, r4
 800599e:	4629      	mov	r1, r5
 80059a0:	4638      	mov	r0, r7
 80059a2:	f7ff ff6d 	bl	8005880 <__ssputs_r>
 80059a6:	3001      	adds	r0, #1
 80059a8:	f000 80aa 	beq.w	8005b00 <_svfiprintf_r+0x1c8>
 80059ac:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80059ae:	445a      	add	r2, fp
 80059b0:	9209      	str	r2, [sp, #36]	; 0x24
 80059b2:	f89a 3000 	ldrb.w	r3, [sl]
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	f000 80a2 	beq.w	8005b00 <_svfiprintf_r+0x1c8>
 80059bc:	2300      	movs	r3, #0
 80059be:	f04f 32ff 	mov.w	r2, #4294967295
 80059c2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80059c6:	f10a 0a01 	add.w	sl, sl, #1
 80059ca:	9304      	str	r3, [sp, #16]
 80059cc:	9307      	str	r3, [sp, #28]
 80059ce:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80059d2:	931a      	str	r3, [sp, #104]	; 0x68
 80059d4:	4654      	mov	r4, sl
 80059d6:	2205      	movs	r2, #5
 80059d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80059dc:	4851      	ldr	r0, [pc, #324]	; (8005b24 <_svfiprintf_r+0x1ec>)
 80059de:	f7fa fbff 	bl	80001e0 <memchr>
 80059e2:	9a04      	ldr	r2, [sp, #16]
 80059e4:	b9d8      	cbnz	r0, 8005a1e <_svfiprintf_r+0xe6>
 80059e6:	06d0      	lsls	r0, r2, #27
 80059e8:	bf44      	itt	mi
 80059ea:	2320      	movmi	r3, #32
 80059ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80059f0:	0711      	lsls	r1, r2, #28
 80059f2:	bf44      	itt	mi
 80059f4:	232b      	movmi	r3, #43	; 0x2b
 80059f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80059fa:	f89a 3000 	ldrb.w	r3, [sl]
 80059fe:	2b2a      	cmp	r3, #42	; 0x2a
 8005a00:	d015      	beq.n	8005a2e <_svfiprintf_r+0xf6>
 8005a02:	9a07      	ldr	r2, [sp, #28]
 8005a04:	4654      	mov	r4, sl
 8005a06:	2000      	movs	r0, #0
 8005a08:	f04f 0c0a 	mov.w	ip, #10
 8005a0c:	4621      	mov	r1, r4
 8005a0e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005a12:	3b30      	subs	r3, #48	; 0x30
 8005a14:	2b09      	cmp	r3, #9
 8005a16:	d94e      	bls.n	8005ab6 <_svfiprintf_r+0x17e>
 8005a18:	b1b0      	cbz	r0, 8005a48 <_svfiprintf_r+0x110>
 8005a1a:	9207      	str	r2, [sp, #28]
 8005a1c:	e014      	b.n	8005a48 <_svfiprintf_r+0x110>
 8005a1e:	eba0 0308 	sub.w	r3, r0, r8
 8005a22:	fa09 f303 	lsl.w	r3, r9, r3
 8005a26:	4313      	orrs	r3, r2
 8005a28:	9304      	str	r3, [sp, #16]
 8005a2a:	46a2      	mov	sl, r4
 8005a2c:	e7d2      	b.n	80059d4 <_svfiprintf_r+0x9c>
 8005a2e:	9b03      	ldr	r3, [sp, #12]
 8005a30:	1d19      	adds	r1, r3, #4
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	9103      	str	r1, [sp, #12]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	bfbb      	ittet	lt
 8005a3a:	425b      	neglt	r3, r3
 8005a3c:	f042 0202 	orrlt.w	r2, r2, #2
 8005a40:	9307      	strge	r3, [sp, #28]
 8005a42:	9307      	strlt	r3, [sp, #28]
 8005a44:	bfb8      	it	lt
 8005a46:	9204      	strlt	r2, [sp, #16]
 8005a48:	7823      	ldrb	r3, [r4, #0]
 8005a4a:	2b2e      	cmp	r3, #46	; 0x2e
 8005a4c:	d10c      	bne.n	8005a68 <_svfiprintf_r+0x130>
 8005a4e:	7863      	ldrb	r3, [r4, #1]
 8005a50:	2b2a      	cmp	r3, #42	; 0x2a
 8005a52:	d135      	bne.n	8005ac0 <_svfiprintf_r+0x188>
 8005a54:	9b03      	ldr	r3, [sp, #12]
 8005a56:	1d1a      	adds	r2, r3, #4
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	9203      	str	r2, [sp, #12]
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	bfb8      	it	lt
 8005a60:	f04f 33ff 	movlt.w	r3, #4294967295
 8005a64:	3402      	adds	r4, #2
 8005a66:	9305      	str	r3, [sp, #20]
 8005a68:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005b34 <_svfiprintf_r+0x1fc>
 8005a6c:	7821      	ldrb	r1, [r4, #0]
 8005a6e:	2203      	movs	r2, #3
 8005a70:	4650      	mov	r0, sl
 8005a72:	f7fa fbb5 	bl	80001e0 <memchr>
 8005a76:	b140      	cbz	r0, 8005a8a <_svfiprintf_r+0x152>
 8005a78:	2340      	movs	r3, #64	; 0x40
 8005a7a:	eba0 000a 	sub.w	r0, r0, sl
 8005a7e:	fa03 f000 	lsl.w	r0, r3, r0
 8005a82:	9b04      	ldr	r3, [sp, #16]
 8005a84:	4303      	orrs	r3, r0
 8005a86:	3401      	adds	r4, #1
 8005a88:	9304      	str	r3, [sp, #16]
 8005a8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a8e:	4826      	ldr	r0, [pc, #152]	; (8005b28 <_svfiprintf_r+0x1f0>)
 8005a90:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005a94:	2206      	movs	r2, #6
 8005a96:	f7fa fba3 	bl	80001e0 <memchr>
 8005a9a:	2800      	cmp	r0, #0
 8005a9c:	d038      	beq.n	8005b10 <_svfiprintf_r+0x1d8>
 8005a9e:	4b23      	ldr	r3, [pc, #140]	; (8005b2c <_svfiprintf_r+0x1f4>)
 8005aa0:	bb1b      	cbnz	r3, 8005aea <_svfiprintf_r+0x1b2>
 8005aa2:	9b03      	ldr	r3, [sp, #12]
 8005aa4:	3307      	adds	r3, #7
 8005aa6:	f023 0307 	bic.w	r3, r3, #7
 8005aaa:	3308      	adds	r3, #8
 8005aac:	9303      	str	r3, [sp, #12]
 8005aae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ab0:	4433      	add	r3, r6
 8005ab2:	9309      	str	r3, [sp, #36]	; 0x24
 8005ab4:	e767      	b.n	8005986 <_svfiprintf_r+0x4e>
 8005ab6:	fb0c 3202 	mla	r2, ip, r2, r3
 8005aba:	460c      	mov	r4, r1
 8005abc:	2001      	movs	r0, #1
 8005abe:	e7a5      	b.n	8005a0c <_svfiprintf_r+0xd4>
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	3401      	adds	r4, #1
 8005ac4:	9305      	str	r3, [sp, #20]
 8005ac6:	4619      	mov	r1, r3
 8005ac8:	f04f 0c0a 	mov.w	ip, #10
 8005acc:	4620      	mov	r0, r4
 8005ace:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005ad2:	3a30      	subs	r2, #48	; 0x30
 8005ad4:	2a09      	cmp	r2, #9
 8005ad6:	d903      	bls.n	8005ae0 <_svfiprintf_r+0x1a8>
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d0c5      	beq.n	8005a68 <_svfiprintf_r+0x130>
 8005adc:	9105      	str	r1, [sp, #20]
 8005ade:	e7c3      	b.n	8005a68 <_svfiprintf_r+0x130>
 8005ae0:	fb0c 2101 	mla	r1, ip, r1, r2
 8005ae4:	4604      	mov	r4, r0
 8005ae6:	2301      	movs	r3, #1
 8005ae8:	e7f0      	b.n	8005acc <_svfiprintf_r+0x194>
 8005aea:	ab03      	add	r3, sp, #12
 8005aec:	9300      	str	r3, [sp, #0]
 8005aee:	462a      	mov	r2, r5
 8005af0:	4b0f      	ldr	r3, [pc, #60]	; (8005b30 <_svfiprintf_r+0x1f8>)
 8005af2:	a904      	add	r1, sp, #16
 8005af4:	4638      	mov	r0, r7
 8005af6:	f7fe f81b 	bl	8003b30 <_printf_float>
 8005afa:	1c42      	adds	r2, r0, #1
 8005afc:	4606      	mov	r6, r0
 8005afe:	d1d6      	bne.n	8005aae <_svfiprintf_r+0x176>
 8005b00:	89ab      	ldrh	r3, [r5, #12]
 8005b02:	065b      	lsls	r3, r3, #25
 8005b04:	f53f af2c 	bmi.w	8005960 <_svfiprintf_r+0x28>
 8005b08:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005b0a:	b01d      	add	sp, #116	; 0x74
 8005b0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b10:	ab03      	add	r3, sp, #12
 8005b12:	9300      	str	r3, [sp, #0]
 8005b14:	462a      	mov	r2, r5
 8005b16:	4b06      	ldr	r3, [pc, #24]	; (8005b30 <_svfiprintf_r+0x1f8>)
 8005b18:	a904      	add	r1, sp, #16
 8005b1a:	4638      	mov	r0, r7
 8005b1c:	f7fe faa0 	bl	8004060 <_printf_i>
 8005b20:	e7eb      	b.n	8005afa <_svfiprintf_r+0x1c2>
 8005b22:	bf00      	nop
 8005b24:	0800697c 	.word	0x0800697c
 8005b28:	08006986 	.word	0x08006986
 8005b2c:	08003b31 	.word	0x08003b31
 8005b30:	08005881 	.word	0x08005881
 8005b34:	08006982 	.word	0x08006982

08005b38 <_sbrk_r>:
 8005b38:	b538      	push	{r3, r4, r5, lr}
 8005b3a:	4d06      	ldr	r5, [pc, #24]	; (8005b54 <_sbrk_r+0x1c>)
 8005b3c:	2300      	movs	r3, #0
 8005b3e:	4604      	mov	r4, r0
 8005b40:	4608      	mov	r0, r1
 8005b42:	602b      	str	r3, [r5, #0]
 8005b44:	f7fb ff5a 	bl	80019fc <_sbrk>
 8005b48:	1c43      	adds	r3, r0, #1
 8005b4a:	d102      	bne.n	8005b52 <_sbrk_r+0x1a>
 8005b4c:	682b      	ldr	r3, [r5, #0]
 8005b4e:	b103      	cbz	r3, 8005b52 <_sbrk_r+0x1a>
 8005b50:	6023      	str	r3, [r4, #0]
 8005b52:	bd38      	pop	{r3, r4, r5, pc}
 8005b54:	200002a4 	.word	0x200002a4

08005b58 <__assert_func>:
 8005b58:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005b5a:	4614      	mov	r4, r2
 8005b5c:	461a      	mov	r2, r3
 8005b5e:	4b09      	ldr	r3, [pc, #36]	; (8005b84 <__assert_func+0x2c>)
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	4605      	mov	r5, r0
 8005b64:	68d8      	ldr	r0, [r3, #12]
 8005b66:	b14c      	cbz	r4, 8005b7c <__assert_func+0x24>
 8005b68:	4b07      	ldr	r3, [pc, #28]	; (8005b88 <__assert_func+0x30>)
 8005b6a:	9100      	str	r1, [sp, #0]
 8005b6c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005b70:	4906      	ldr	r1, [pc, #24]	; (8005b8c <__assert_func+0x34>)
 8005b72:	462b      	mov	r3, r5
 8005b74:	f000 f80e 	bl	8005b94 <fiprintf>
 8005b78:	f000 faa2 	bl	80060c0 <abort>
 8005b7c:	4b04      	ldr	r3, [pc, #16]	; (8005b90 <__assert_func+0x38>)
 8005b7e:	461c      	mov	r4, r3
 8005b80:	e7f3      	b.n	8005b6a <__assert_func+0x12>
 8005b82:	bf00      	nop
 8005b84:	2000000c 	.word	0x2000000c
 8005b88:	0800698d 	.word	0x0800698d
 8005b8c:	0800699a 	.word	0x0800699a
 8005b90:	080069c8 	.word	0x080069c8

08005b94 <fiprintf>:
 8005b94:	b40e      	push	{r1, r2, r3}
 8005b96:	b503      	push	{r0, r1, lr}
 8005b98:	4601      	mov	r1, r0
 8005b9a:	ab03      	add	r3, sp, #12
 8005b9c:	4805      	ldr	r0, [pc, #20]	; (8005bb4 <fiprintf+0x20>)
 8005b9e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005ba2:	6800      	ldr	r0, [r0, #0]
 8005ba4:	9301      	str	r3, [sp, #4]
 8005ba6:	f000 f88d 	bl	8005cc4 <_vfiprintf_r>
 8005baa:	b002      	add	sp, #8
 8005bac:	f85d eb04 	ldr.w	lr, [sp], #4
 8005bb0:	b003      	add	sp, #12
 8005bb2:	4770      	bx	lr
 8005bb4:	2000000c 	.word	0x2000000c

08005bb8 <__ascii_mbtowc>:
 8005bb8:	b082      	sub	sp, #8
 8005bba:	b901      	cbnz	r1, 8005bbe <__ascii_mbtowc+0x6>
 8005bbc:	a901      	add	r1, sp, #4
 8005bbe:	b142      	cbz	r2, 8005bd2 <__ascii_mbtowc+0x1a>
 8005bc0:	b14b      	cbz	r3, 8005bd6 <__ascii_mbtowc+0x1e>
 8005bc2:	7813      	ldrb	r3, [r2, #0]
 8005bc4:	600b      	str	r3, [r1, #0]
 8005bc6:	7812      	ldrb	r2, [r2, #0]
 8005bc8:	1e10      	subs	r0, r2, #0
 8005bca:	bf18      	it	ne
 8005bcc:	2001      	movne	r0, #1
 8005bce:	b002      	add	sp, #8
 8005bd0:	4770      	bx	lr
 8005bd2:	4610      	mov	r0, r2
 8005bd4:	e7fb      	b.n	8005bce <__ascii_mbtowc+0x16>
 8005bd6:	f06f 0001 	mvn.w	r0, #1
 8005bda:	e7f8      	b.n	8005bce <__ascii_mbtowc+0x16>

08005bdc <memmove>:
 8005bdc:	4288      	cmp	r0, r1
 8005bde:	b510      	push	{r4, lr}
 8005be0:	eb01 0402 	add.w	r4, r1, r2
 8005be4:	d902      	bls.n	8005bec <memmove+0x10>
 8005be6:	4284      	cmp	r4, r0
 8005be8:	4623      	mov	r3, r4
 8005bea:	d807      	bhi.n	8005bfc <memmove+0x20>
 8005bec:	1e43      	subs	r3, r0, #1
 8005bee:	42a1      	cmp	r1, r4
 8005bf0:	d008      	beq.n	8005c04 <memmove+0x28>
 8005bf2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005bf6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005bfa:	e7f8      	b.n	8005bee <memmove+0x12>
 8005bfc:	4402      	add	r2, r0
 8005bfe:	4601      	mov	r1, r0
 8005c00:	428a      	cmp	r2, r1
 8005c02:	d100      	bne.n	8005c06 <memmove+0x2a>
 8005c04:	bd10      	pop	{r4, pc}
 8005c06:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005c0a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005c0e:	e7f7      	b.n	8005c00 <memmove+0x24>

08005c10 <__malloc_lock>:
 8005c10:	4801      	ldr	r0, [pc, #4]	; (8005c18 <__malloc_lock+0x8>)
 8005c12:	f000 bc15 	b.w	8006440 <__retarget_lock_acquire_recursive>
 8005c16:	bf00      	nop
 8005c18:	200002ac 	.word	0x200002ac

08005c1c <__malloc_unlock>:
 8005c1c:	4801      	ldr	r0, [pc, #4]	; (8005c24 <__malloc_unlock+0x8>)
 8005c1e:	f000 bc10 	b.w	8006442 <__retarget_lock_release_recursive>
 8005c22:	bf00      	nop
 8005c24:	200002ac 	.word	0x200002ac

08005c28 <_realloc_r>:
 8005c28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c2a:	4607      	mov	r7, r0
 8005c2c:	4614      	mov	r4, r2
 8005c2e:	460e      	mov	r6, r1
 8005c30:	b921      	cbnz	r1, 8005c3c <_realloc_r+0x14>
 8005c32:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005c36:	4611      	mov	r1, r2
 8005c38:	f7ff bdc8 	b.w	80057cc <_malloc_r>
 8005c3c:	b922      	cbnz	r2, 8005c48 <_realloc_r+0x20>
 8005c3e:	f7ff fd77 	bl	8005730 <_free_r>
 8005c42:	4625      	mov	r5, r4
 8005c44:	4628      	mov	r0, r5
 8005c46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005c48:	f000 fc60 	bl	800650c <_malloc_usable_size_r>
 8005c4c:	42a0      	cmp	r0, r4
 8005c4e:	d20f      	bcs.n	8005c70 <_realloc_r+0x48>
 8005c50:	4621      	mov	r1, r4
 8005c52:	4638      	mov	r0, r7
 8005c54:	f7ff fdba 	bl	80057cc <_malloc_r>
 8005c58:	4605      	mov	r5, r0
 8005c5a:	2800      	cmp	r0, #0
 8005c5c:	d0f2      	beq.n	8005c44 <_realloc_r+0x1c>
 8005c5e:	4631      	mov	r1, r6
 8005c60:	4622      	mov	r2, r4
 8005c62:	f7ff f9cb 	bl	8004ffc <memcpy>
 8005c66:	4631      	mov	r1, r6
 8005c68:	4638      	mov	r0, r7
 8005c6a:	f7ff fd61 	bl	8005730 <_free_r>
 8005c6e:	e7e9      	b.n	8005c44 <_realloc_r+0x1c>
 8005c70:	4635      	mov	r5, r6
 8005c72:	e7e7      	b.n	8005c44 <_realloc_r+0x1c>

08005c74 <__sfputc_r>:
 8005c74:	6893      	ldr	r3, [r2, #8]
 8005c76:	3b01      	subs	r3, #1
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	b410      	push	{r4}
 8005c7c:	6093      	str	r3, [r2, #8]
 8005c7e:	da07      	bge.n	8005c90 <__sfputc_r+0x1c>
 8005c80:	6994      	ldr	r4, [r2, #24]
 8005c82:	42a3      	cmp	r3, r4
 8005c84:	db01      	blt.n	8005c8a <__sfputc_r+0x16>
 8005c86:	290a      	cmp	r1, #10
 8005c88:	d102      	bne.n	8005c90 <__sfputc_r+0x1c>
 8005c8a:	bc10      	pop	{r4}
 8005c8c:	f000 b94a 	b.w	8005f24 <__swbuf_r>
 8005c90:	6813      	ldr	r3, [r2, #0]
 8005c92:	1c58      	adds	r0, r3, #1
 8005c94:	6010      	str	r0, [r2, #0]
 8005c96:	7019      	strb	r1, [r3, #0]
 8005c98:	4608      	mov	r0, r1
 8005c9a:	bc10      	pop	{r4}
 8005c9c:	4770      	bx	lr

08005c9e <__sfputs_r>:
 8005c9e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ca0:	4606      	mov	r6, r0
 8005ca2:	460f      	mov	r7, r1
 8005ca4:	4614      	mov	r4, r2
 8005ca6:	18d5      	adds	r5, r2, r3
 8005ca8:	42ac      	cmp	r4, r5
 8005caa:	d101      	bne.n	8005cb0 <__sfputs_r+0x12>
 8005cac:	2000      	movs	r0, #0
 8005cae:	e007      	b.n	8005cc0 <__sfputs_r+0x22>
 8005cb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005cb4:	463a      	mov	r2, r7
 8005cb6:	4630      	mov	r0, r6
 8005cb8:	f7ff ffdc 	bl	8005c74 <__sfputc_r>
 8005cbc:	1c43      	adds	r3, r0, #1
 8005cbe:	d1f3      	bne.n	8005ca8 <__sfputs_r+0xa>
 8005cc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005cc4 <_vfiprintf_r>:
 8005cc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005cc8:	460d      	mov	r5, r1
 8005cca:	b09d      	sub	sp, #116	; 0x74
 8005ccc:	4614      	mov	r4, r2
 8005cce:	4698      	mov	r8, r3
 8005cd0:	4606      	mov	r6, r0
 8005cd2:	b118      	cbz	r0, 8005cdc <_vfiprintf_r+0x18>
 8005cd4:	6983      	ldr	r3, [r0, #24]
 8005cd6:	b90b      	cbnz	r3, 8005cdc <_vfiprintf_r+0x18>
 8005cd8:	f000 fb14 	bl	8006304 <__sinit>
 8005cdc:	4b89      	ldr	r3, [pc, #548]	; (8005f04 <_vfiprintf_r+0x240>)
 8005cde:	429d      	cmp	r5, r3
 8005ce0:	d11b      	bne.n	8005d1a <_vfiprintf_r+0x56>
 8005ce2:	6875      	ldr	r5, [r6, #4]
 8005ce4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005ce6:	07d9      	lsls	r1, r3, #31
 8005ce8:	d405      	bmi.n	8005cf6 <_vfiprintf_r+0x32>
 8005cea:	89ab      	ldrh	r3, [r5, #12]
 8005cec:	059a      	lsls	r2, r3, #22
 8005cee:	d402      	bmi.n	8005cf6 <_vfiprintf_r+0x32>
 8005cf0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005cf2:	f000 fba5 	bl	8006440 <__retarget_lock_acquire_recursive>
 8005cf6:	89ab      	ldrh	r3, [r5, #12]
 8005cf8:	071b      	lsls	r3, r3, #28
 8005cfa:	d501      	bpl.n	8005d00 <_vfiprintf_r+0x3c>
 8005cfc:	692b      	ldr	r3, [r5, #16]
 8005cfe:	b9eb      	cbnz	r3, 8005d3c <_vfiprintf_r+0x78>
 8005d00:	4629      	mov	r1, r5
 8005d02:	4630      	mov	r0, r6
 8005d04:	f000 f96e 	bl	8005fe4 <__swsetup_r>
 8005d08:	b1c0      	cbz	r0, 8005d3c <_vfiprintf_r+0x78>
 8005d0a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005d0c:	07dc      	lsls	r4, r3, #31
 8005d0e:	d50e      	bpl.n	8005d2e <_vfiprintf_r+0x6a>
 8005d10:	f04f 30ff 	mov.w	r0, #4294967295
 8005d14:	b01d      	add	sp, #116	; 0x74
 8005d16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d1a:	4b7b      	ldr	r3, [pc, #492]	; (8005f08 <_vfiprintf_r+0x244>)
 8005d1c:	429d      	cmp	r5, r3
 8005d1e:	d101      	bne.n	8005d24 <_vfiprintf_r+0x60>
 8005d20:	68b5      	ldr	r5, [r6, #8]
 8005d22:	e7df      	b.n	8005ce4 <_vfiprintf_r+0x20>
 8005d24:	4b79      	ldr	r3, [pc, #484]	; (8005f0c <_vfiprintf_r+0x248>)
 8005d26:	429d      	cmp	r5, r3
 8005d28:	bf08      	it	eq
 8005d2a:	68f5      	ldreq	r5, [r6, #12]
 8005d2c:	e7da      	b.n	8005ce4 <_vfiprintf_r+0x20>
 8005d2e:	89ab      	ldrh	r3, [r5, #12]
 8005d30:	0598      	lsls	r0, r3, #22
 8005d32:	d4ed      	bmi.n	8005d10 <_vfiprintf_r+0x4c>
 8005d34:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005d36:	f000 fb84 	bl	8006442 <__retarget_lock_release_recursive>
 8005d3a:	e7e9      	b.n	8005d10 <_vfiprintf_r+0x4c>
 8005d3c:	2300      	movs	r3, #0
 8005d3e:	9309      	str	r3, [sp, #36]	; 0x24
 8005d40:	2320      	movs	r3, #32
 8005d42:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005d46:	f8cd 800c 	str.w	r8, [sp, #12]
 8005d4a:	2330      	movs	r3, #48	; 0x30
 8005d4c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8005f10 <_vfiprintf_r+0x24c>
 8005d50:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005d54:	f04f 0901 	mov.w	r9, #1
 8005d58:	4623      	mov	r3, r4
 8005d5a:	469a      	mov	sl, r3
 8005d5c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005d60:	b10a      	cbz	r2, 8005d66 <_vfiprintf_r+0xa2>
 8005d62:	2a25      	cmp	r2, #37	; 0x25
 8005d64:	d1f9      	bne.n	8005d5a <_vfiprintf_r+0x96>
 8005d66:	ebba 0b04 	subs.w	fp, sl, r4
 8005d6a:	d00b      	beq.n	8005d84 <_vfiprintf_r+0xc0>
 8005d6c:	465b      	mov	r3, fp
 8005d6e:	4622      	mov	r2, r4
 8005d70:	4629      	mov	r1, r5
 8005d72:	4630      	mov	r0, r6
 8005d74:	f7ff ff93 	bl	8005c9e <__sfputs_r>
 8005d78:	3001      	adds	r0, #1
 8005d7a:	f000 80aa 	beq.w	8005ed2 <_vfiprintf_r+0x20e>
 8005d7e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005d80:	445a      	add	r2, fp
 8005d82:	9209      	str	r2, [sp, #36]	; 0x24
 8005d84:	f89a 3000 	ldrb.w	r3, [sl]
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	f000 80a2 	beq.w	8005ed2 <_vfiprintf_r+0x20e>
 8005d8e:	2300      	movs	r3, #0
 8005d90:	f04f 32ff 	mov.w	r2, #4294967295
 8005d94:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005d98:	f10a 0a01 	add.w	sl, sl, #1
 8005d9c:	9304      	str	r3, [sp, #16]
 8005d9e:	9307      	str	r3, [sp, #28]
 8005da0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005da4:	931a      	str	r3, [sp, #104]	; 0x68
 8005da6:	4654      	mov	r4, sl
 8005da8:	2205      	movs	r2, #5
 8005daa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005dae:	4858      	ldr	r0, [pc, #352]	; (8005f10 <_vfiprintf_r+0x24c>)
 8005db0:	f7fa fa16 	bl	80001e0 <memchr>
 8005db4:	9a04      	ldr	r2, [sp, #16]
 8005db6:	b9d8      	cbnz	r0, 8005df0 <_vfiprintf_r+0x12c>
 8005db8:	06d1      	lsls	r1, r2, #27
 8005dba:	bf44      	itt	mi
 8005dbc:	2320      	movmi	r3, #32
 8005dbe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005dc2:	0713      	lsls	r3, r2, #28
 8005dc4:	bf44      	itt	mi
 8005dc6:	232b      	movmi	r3, #43	; 0x2b
 8005dc8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005dcc:	f89a 3000 	ldrb.w	r3, [sl]
 8005dd0:	2b2a      	cmp	r3, #42	; 0x2a
 8005dd2:	d015      	beq.n	8005e00 <_vfiprintf_r+0x13c>
 8005dd4:	9a07      	ldr	r2, [sp, #28]
 8005dd6:	4654      	mov	r4, sl
 8005dd8:	2000      	movs	r0, #0
 8005dda:	f04f 0c0a 	mov.w	ip, #10
 8005dde:	4621      	mov	r1, r4
 8005de0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005de4:	3b30      	subs	r3, #48	; 0x30
 8005de6:	2b09      	cmp	r3, #9
 8005de8:	d94e      	bls.n	8005e88 <_vfiprintf_r+0x1c4>
 8005dea:	b1b0      	cbz	r0, 8005e1a <_vfiprintf_r+0x156>
 8005dec:	9207      	str	r2, [sp, #28]
 8005dee:	e014      	b.n	8005e1a <_vfiprintf_r+0x156>
 8005df0:	eba0 0308 	sub.w	r3, r0, r8
 8005df4:	fa09 f303 	lsl.w	r3, r9, r3
 8005df8:	4313      	orrs	r3, r2
 8005dfa:	9304      	str	r3, [sp, #16]
 8005dfc:	46a2      	mov	sl, r4
 8005dfe:	e7d2      	b.n	8005da6 <_vfiprintf_r+0xe2>
 8005e00:	9b03      	ldr	r3, [sp, #12]
 8005e02:	1d19      	adds	r1, r3, #4
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	9103      	str	r1, [sp, #12]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	bfbb      	ittet	lt
 8005e0c:	425b      	neglt	r3, r3
 8005e0e:	f042 0202 	orrlt.w	r2, r2, #2
 8005e12:	9307      	strge	r3, [sp, #28]
 8005e14:	9307      	strlt	r3, [sp, #28]
 8005e16:	bfb8      	it	lt
 8005e18:	9204      	strlt	r2, [sp, #16]
 8005e1a:	7823      	ldrb	r3, [r4, #0]
 8005e1c:	2b2e      	cmp	r3, #46	; 0x2e
 8005e1e:	d10c      	bne.n	8005e3a <_vfiprintf_r+0x176>
 8005e20:	7863      	ldrb	r3, [r4, #1]
 8005e22:	2b2a      	cmp	r3, #42	; 0x2a
 8005e24:	d135      	bne.n	8005e92 <_vfiprintf_r+0x1ce>
 8005e26:	9b03      	ldr	r3, [sp, #12]
 8005e28:	1d1a      	adds	r2, r3, #4
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	9203      	str	r2, [sp, #12]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	bfb8      	it	lt
 8005e32:	f04f 33ff 	movlt.w	r3, #4294967295
 8005e36:	3402      	adds	r4, #2
 8005e38:	9305      	str	r3, [sp, #20]
 8005e3a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005f20 <_vfiprintf_r+0x25c>
 8005e3e:	7821      	ldrb	r1, [r4, #0]
 8005e40:	2203      	movs	r2, #3
 8005e42:	4650      	mov	r0, sl
 8005e44:	f7fa f9cc 	bl	80001e0 <memchr>
 8005e48:	b140      	cbz	r0, 8005e5c <_vfiprintf_r+0x198>
 8005e4a:	2340      	movs	r3, #64	; 0x40
 8005e4c:	eba0 000a 	sub.w	r0, r0, sl
 8005e50:	fa03 f000 	lsl.w	r0, r3, r0
 8005e54:	9b04      	ldr	r3, [sp, #16]
 8005e56:	4303      	orrs	r3, r0
 8005e58:	3401      	adds	r4, #1
 8005e5a:	9304      	str	r3, [sp, #16]
 8005e5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e60:	482c      	ldr	r0, [pc, #176]	; (8005f14 <_vfiprintf_r+0x250>)
 8005e62:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005e66:	2206      	movs	r2, #6
 8005e68:	f7fa f9ba 	bl	80001e0 <memchr>
 8005e6c:	2800      	cmp	r0, #0
 8005e6e:	d03f      	beq.n	8005ef0 <_vfiprintf_r+0x22c>
 8005e70:	4b29      	ldr	r3, [pc, #164]	; (8005f18 <_vfiprintf_r+0x254>)
 8005e72:	bb1b      	cbnz	r3, 8005ebc <_vfiprintf_r+0x1f8>
 8005e74:	9b03      	ldr	r3, [sp, #12]
 8005e76:	3307      	adds	r3, #7
 8005e78:	f023 0307 	bic.w	r3, r3, #7
 8005e7c:	3308      	adds	r3, #8
 8005e7e:	9303      	str	r3, [sp, #12]
 8005e80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e82:	443b      	add	r3, r7
 8005e84:	9309      	str	r3, [sp, #36]	; 0x24
 8005e86:	e767      	b.n	8005d58 <_vfiprintf_r+0x94>
 8005e88:	fb0c 3202 	mla	r2, ip, r2, r3
 8005e8c:	460c      	mov	r4, r1
 8005e8e:	2001      	movs	r0, #1
 8005e90:	e7a5      	b.n	8005dde <_vfiprintf_r+0x11a>
 8005e92:	2300      	movs	r3, #0
 8005e94:	3401      	adds	r4, #1
 8005e96:	9305      	str	r3, [sp, #20]
 8005e98:	4619      	mov	r1, r3
 8005e9a:	f04f 0c0a 	mov.w	ip, #10
 8005e9e:	4620      	mov	r0, r4
 8005ea0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005ea4:	3a30      	subs	r2, #48	; 0x30
 8005ea6:	2a09      	cmp	r2, #9
 8005ea8:	d903      	bls.n	8005eb2 <_vfiprintf_r+0x1ee>
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d0c5      	beq.n	8005e3a <_vfiprintf_r+0x176>
 8005eae:	9105      	str	r1, [sp, #20]
 8005eb0:	e7c3      	b.n	8005e3a <_vfiprintf_r+0x176>
 8005eb2:	fb0c 2101 	mla	r1, ip, r1, r2
 8005eb6:	4604      	mov	r4, r0
 8005eb8:	2301      	movs	r3, #1
 8005eba:	e7f0      	b.n	8005e9e <_vfiprintf_r+0x1da>
 8005ebc:	ab03      	add	r3, sp, #12
 8005ebe:	9300      	str	r3, [sp, #0]
 8005ec0:	462a      	mov	r2, r5
 8005ec2:	4b16      	ldr	r3, [pc, #88]	; (8005f1c <_vfiprintf_r+0x258>)
 8005ec4:	a904      	add	r1, sp, #16
 8005ec6:	4630      	mov	r0, r6
 8005ec8:	f7fd fe32 	bl	8003b30 <_printf_float>
 8005ecc:	4607      	mov	r7, r0
 8005ece:	1c78      	adds	r0, r7, #1
 8005ed0:	d1d6      	bne.n	8005e80 <_vfiprintf_r+0x1bc>
 8005ed2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005ed4:	07d9      	lsls	r1, r3, #31
 8005ed6:	d405      	bmi.n	8005ee4 <_vfiprintf_r+0x220>
 8005ed8:	89ab      	ldrh	r3, [r5, #12]
 8005eda:	059a      	lsls	r2, r3, #22
 8005edc:	d402      	bmi.n	8005ee4 <_vfiprintf_r+0x220>
 8005ede:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005ee0:	f000 faaf 	bl	8006442 <__retarget_lock_release_recursive>
 8005ee4:	89ab      	ldrh	r3, [r5, #12]
 8005ee6:	065b      	lsls	r3, r3, #25
 8005ee8:	f53f af12 	bmi.w	8005d10 <_vfiprintf_r+0x4c>
 8005eec:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005eee:	e711      	b.n	8005d14 <_vfiprintf_r+0x50>
 8005ef0:	ab03      	add	r3, sp, #12
 8005ef2:	9300      	str	r3, [sp, #0]
 8005ef4:	462a      	mov	r2, r5
 8005ef6:	4b09      	ldr	r3, [pc, #36]	; (8005f1c <_vfiprintf_r+0x258>)
 8005ef8:	a904      	add	r1, sp, #16
 8005efa:	4630      	mov	r0, r6
 8005efc:	f7fe f8b0 	bl	8004060 <_printf_i>
 8005f00:	e7e4      	b.n	8005ecc <_vfiprintf_r+0x208>
 8005f02:	bf00      	nop
 8005f04:	08006af4 	.word	0x08006af4
 8005f08:	08006b14 	.word	0x08006b14
 8005f0c:	08006ad4 	.word	0x08006ad4
 8005f10:	0800697c 	.word	0x0800697c
 8005f14:	08006986 	.word	0x08006986
 8005f18:	08003b31 	.word	0x08003b31
 8005f1c:	08005c9f 	.word	0x08005c9f
 8005f20:	08006982 	.word	0x08006982

08005f24 <__swbuf_r>:
 8005f24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f26:	460e      	mov	r6, r1
 8005f28:	4614      	mov	r4, r2
 8005f2a:	4605      	mov	r5, r0
 8005f2c:	b118      	cbz	r0, 8005f36 <__swbuf_r+0x12>
 8005f2e:	6983      	ldr	r3, [r0, #24]
 8005f30:	b90b      	cbnz	r3, 8005f36 <__swbuf_r+0x12>
 8005f32:	f000 f9e7 	bl	8006304 <__sinit>
 8005f36:	4b21      	ldr	r3, [pc, #132]	; (8005fbc <__swbuf_r+0x98>)
 8005f38:	429c      	cmp	r4, r3
 8005f3a:	d12b      	bne.n	8005f94 <__swbuf_r+0x70>
 8005f3c:	686c      	ldr	r4, [r5, #4]
 8005f3e:	69a3      	ldr	r3, [r4, #24]
 8005f40:	60a3      	str	r3, [r4, #8]
 8005f42:	89a3      	ldrh	r3, [r4, #12]
 8005f44:	071a      	lsls	r2, r3, #28
 8005f46:	d52f      	bpl.n	8005fa8 <__swbuf_r+0x84>
 8005f48:	6923      	ldr	r3, [r4, #16]
 8005f4a:	b36b      	cbz	r3, 8005fa8 <__swbuf_r+0x84>
 8005f4c:	6923      	ldr	r3, [r4, #16]
 8005f4e:	6820      	ldr	r0, [r4, #0]
 8005f50:	1ac0      	subs	r0, r0, r3
 8005f52:	6963      	ldr	r3, [r4, #20]
 8005f54:	b2f6      	uxtb	r6, r6
 8005f56:	4283      	cmp	r3, r0
 8005f58:	4637      	mov	r7, r6
 8005f5a:	dc04      	bgt.n	8005f66 <__swbuf_r+0x42>
 8005f5c:	4621      	mov	r1, r4
 8005f5e:	4628      	mov	r0, r5
 8005f60:	f000 f93c 	bl	80061dc <_fflush_r>
 8005f64:	bb30      	cbnz	r0, 8005fb4 <__swbuf_r+0x90>
 8005f66:	68a3      	ldr	r3, [r4, #8]
 8005f68:	3b01      	subs	r3, #1
 8005f6a:	60a3      	str	r3, [r4, #8]
 8005f6c:	6823      	ldr	r3, [r4, #0]
 8005f6e:	1c5a      	adds	r2, r3, #1
 8005f70:	6022      	str	r2, [r4, #0]
 8005f72:	701e      	strb	r6, [r3, #0]
 8005f74:	6963      	ldr	r3, [r4, #20]
 8005f76:	3001      	adds	r0, #1
 8005f78:	4283      	cmp	r3, r0
 8005f7a:	d004      	beq.n	8005f86 <__swbuf_r+0x62>
 8005f7c:	89a3      	ldrh	r3, [r4, #12]
 8005f7e:	07db      	lsls	r3, r3, #31
 8005f80:	d506      	bpl.n	8005f90 <__swbuf_r+0x6c>
 8005f82:	2e0a      	cmp	r6, #10
 8005f84:	d104      	bne.n	8005f90 <__swbuf_r+0x6c>
 8005f86:	4621      	mov	r1, r4
 8005f88:	4628      	mov	r0, r5
 8005f8a:	f000 f927 	bl	80061dc <_fflush_r>
 8005f8e:	b988      	cbnz	r0, 8005fb4 <__swbuf_r+0x90>
 8005f90:	4638      	mov	r0, r7
 8005f92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f94:	4b0a      	ldr	r3, [pc, #40]	; (8005fc0 <__swbuf_r+0x9c>)
 8005f96:	429c      	cmp	r4, r3
 8005f98:	d101      	bne.n	8005f9e <__swbuf_r+0x7a>
 8005f9a:	68ac      	ldr	r4, [r5, #8]
 8005f9c:	e7cf      	b.n	8005f3e <__swbuf_r+0x1a>
 8005f9e:	4b09      	ldr	r3, [pc, #36]	; (8005fc4 <__swbuf_r+0xa0>)
 8005fa0:	429c      	cmp	r4, r3
 8005fa2:	bf08      	it	eq
 8005fa4:	68ec      	ldreq	r4, [r5, #12]
 8005fa6:	e7ca      	b.n	8005f3e <__swbuf_r+0x1a>
 8005fa8:	4621      	mov	r1, r4
 8005faa:	4628      	mov	r0, r5
 8005fac:	f000 f81a 	bl	8005fe4 <__swsetup_r>
 8005fb0:	2800      	cmp	r0, #0
 8005fb2:	d0cb      	beq.n	8005f4c <__swbuf_r+0x28>
 8005fb4:	f04f 37ff 	mov.w	r7, #4294967295
 8005fb8:	e7ea      	b.n	8005f90 <__swbuf_r+0x6c>
 8005fba:	bf00      	nop
 8005fbc:	08006af4 	.word	0x08006af4
 8005fc0:	08006b14 	.word	0x08006b14
 8005fc4:	08006ad4 	.word	0x08006ad4

08005fc8 <__ascii_wctomb>:
 8005fc8:	4603      	mov	r3, r0
 8005fca:	4608      	mov	r0, r1
 8005fcc:	b141      	cbz	r1, 8005fe0 <__ascii_wctomb+0x18>
 8005fce:	2aff      	cmp	r2, #255	; 0xff
 8005fd0:	d904      	bls.n	8005fdc <__ascii_wctomb+0x14>
 8005fd2:	228a      	movs	r2, #138	; 0x8a
 8005fd4:	601a      	str	r2, [r3, #0]
 8005fd6:	f04f 30ff 	mov.w	r0, #4294967295
 8005fda:	4770      	bx	lr
 8005fdc:	700a      	strb	r2, [r1, #0]
 8005fde:	2001      	movs	r0, #1
 8005fe0:	4770      	bx	lr
	...

08005fe4 <__swsetup_r>:
 8005fe4:	4b32      	ldr	r3, [pc, #200]	; (80060b0 <__swsetup_r+0xcc>)
 8005fe6:	b570      	push	{r4, r5, r6, lr}
 8005fe8:	681d      	ldr	r5, [r3, #0]
 8005fea:	4606      	mov	r6, r0
 8005fec:	460c      	mov	r4, r1
 8005fee:	b125      	cbz	r5, 8005ffa <__swsetup_r+0x16>
 8005ff0:	69ab      	ldr	r3, [r5, #24]
 8005ff2:	b913      	cbnz	r3, 8005ffa <__swsetup_r+0x16>
 8005ff4:	4628      	mov	r0, r5
 8005ff6:	f000 f985 	bl	8006304 <__sinit>
 8005ffa:	4b2e      	ldr	r3, [pc, #184]	; (80060b4 <__swsetup_r+0xd0>)
 8005ffc:	429c      	cmp	r4, r3
 8005ffe:	d10f      	bne.n	8006020 <__swsetup_r+0x3c>
 8006000:	686c      	ldr	r4, [r5, #4]
 8006002:	89a3      	ldrh	r3, [r4, #12]
 8006004:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006008:	0719      	lsls	r1, r3, #28
 800600a:	d42c      	bmi.n	8006066 <__swsetup_r+0x82>
 800600c:	06dd      	lsls	r5, r3, #27
 800600e:	d411      	bmi.n	8006034 <__swsetup_r+0x50>
 8006010:	2309      	movs	r3, #9
 8006012:	6033      	str	r3, [r6, #0]
 8006014:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006018:	81a3      	strh	r3, [r4, #12]
 800601a:	f04f 30ff 	mov.w	r0, #4294967295
 800601e:	e03e      	b.n	800609e <__swsetup_r+0xba>
 8006020:	4b25      	ldr	r3, [pc, #148]	; (80060b8 <__swsetup_r+0xd4>)
 8006022:	429c      	cmp	r4, r3
 8006024:	d101      	bne.n	800602a <__swsetup_r+0x46>
 8006026:	68ac      	ldr	r4, [r5, #8]
 8006028:	e7eb      	b.n	8006002 <__swsetup_r+0x1e>
 800602a:	4b24      	ldr	r3, [pc, #144]	; (80060bc <__swsetup_r+0xd8>)
 800602c:	429c      	cmp	r4, r3
 800602e:	bf08      	it	eq
 8006030:	68ec      	ldreq	r4, [r5, #12]
 8006032:	e7e6      	b.n	8006002 <__swsetup_r+0x1e>
 8006034:	0758      	lsls	r0, r3, #29
 8006036:	d512      	bpl.n	800605e <__swsetup_r+0x7a>
 8006038:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800603a:	b141      	cbz	r1, 800604e <__swsetup_r+0x6a>
 800603c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006040:	4299      	cmp	r1, r3
 8006042:	d002      	beq.n	800604a <__swsetup_r+0x66>
 8006044:	4630      	mov	r0, r6
 8006046:	f7ff fb73 	bl	8005730 <_free_r>
 800604a:	2300      	movs	r3, #0
 800604c:	6363      	str	r3, [r4, #52]	; 0x34
 800604e:	89a3      	ldrh	r3, [r4, #12]
 8006050:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006054:	81a3      	strh	r3, [r4, #12]
 8006056:	2300      	movs	r3, #0
 8006058:	6063      	str	r3, [r4, #4]
 800605a:	6923      	ldr	r3, [r4, #16]
 800605c:	6023      	str	r3, [r4, #0]
 800605e:	89a3      	ldrh	r3, [r4, #12]
 8006060:	f043 0308 	orr.w	r3, r3, #8
 8006064:	81a3      	strh	r3, [r4, #12]
 8006066:	6923      	ldr	r3, [r4, #16]
 8006068:	b94b      	cbnz	r3, 800607e <__swsetup_r+0x9a>
 800606a:	89a3      	ldrh	r3, [r4, #12]
 800606c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006070:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006074:	d003      	beq.n	800607e <__swsetup_r+0x9a>
 8006076:	4621      	mov	r1, r4
 8006078:	4630      	mov	r0, r6
 800607a:	f000 fa07 	bl	800648c <__smakebuf_r>
 800607e:	89a0      	ldrh	r0, [r4, #12]
 8006080:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006084:	f010 0301 	ands.w	r3, r0, #1
 8006088:	d00a      	beq.n	80060a0 <__swsetup_r+0xbc>
 800608a:	2300      	movs	r3, #0
 800608c:	60a3      	str	r3, [r4, #8]
 800608e:	6963      	ldr	r3, [r4, #20]
 8006090:	425b      	negs	r3, r3
 8006092:	61a3      	str	r3, [r4, #24]
 8006094:	6923      	ldr	r3, [r4, #16]
 8006096:	b943      	cbnz	r3, 80060aa <__swsetup_r+0xc6>
 8006098:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800609c:	d1ba      	bne.n	8006014 <__swsetup_r+0x30>
 800609e:	bd70      	pop	{r4, r5, r6, pc}
 80060a0:	0781      	lsls	r1, r0, #30
 80060a2:	bf58      	it	pl
 80060a4:	6963      	ldrpl	r3, [r4, #20]
 80060a6:	60a3      	str	r3, [r4, #8]
 80060a8:	e7f4      	b.n	8006094 <__swsetup_r+0xb0>
 80060aa:	2000      	movs	r0, #0
 80060ac:	e7f7      	b.n	800609e <__swsetup_r+0xba>
 80060ae:	bf00      	nop
 80060b0:	2000000c 	.word	0x2000000c
 80060b4:	08006af4 	.word	0x08006af4
 80060b8:	08006b14 	.word	0x08006b14
 80060bc:	08006ad4 	.word	0x08006ad4

080060c0 <abort>:
 80060c0:	b508      	push	{r3, lr}
 80060c2:	2006      	movs	r0, #6
 80060c4:	f000 fa52 	bl	800656c <raise>
 80060c8:	2001      	movs	r0, #1
 80060ca:	f7fb fc23 	bl	8001914 <_exit>
	...

080060d0 <__sflush_r>:
 80060d0:	898a      	ldrh	r2, [r1, #12]
 80060d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060d6:	4605      	mov	r5, r0
 80060d8:	0710      	lsls	r0, r2, #28
 80060da:	460c      	mov	r4, r1
 80060dc:	d458      	bmi.n	8006190 <__sflush_r+0xc0>
 80060de:	684b      	ldr	r3, [r1, #4]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	dc05      	bgt.n	80060f0 <__sflush_r+0x20>
 80060e4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	dc02      	bgt.n	80060f0 <__sflush_r+0x20>
 80060ea:	2000      	movs	r0, #0
 80060ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80060f0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80060f2:	2e00      	cmp	r6, #0
 80060f4:	d0f9      	beq.n	80060ea <__sflush_r+0x1a>
 80060f6:	2300      	movs	r3, #0
 80060f8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80060fc:	682f      	ldr	r7, [r5, #0]
 80060fe:	602b      	str	r3, [r5, #0]
 8006100:	d032      	beq.n	8006168 <__sflush_r+0x98>
 8006102:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006104:	89a3      	ldrh	r3, [r4, #12]
 8006106:	075a      	lsls	r2, r3, #29
 8006108:	d505      	bpl.n	8006116 <__sflush_r+0x46>
 800610a:	6863      	ldr	r3, [r4, #4]
 800610c:	1ac0      	subs	r0, r0, r3
 800610e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006110:	b10b      	cbz	r3, 8006116 <__sflush_r+0x46>
 8006112:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006114:	1ac0      	subs	r0, r0, r3
 8006116:	2300      	movs	r3, #0
 8006118:	4602      	mov	r2, r0
 800611a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800611c:	6a21      	ldr	r1, [r4, #32]
 800611e:	4628      	mov	r0, r5
 8006120:	47b0      	blx	r6
 8006122:	1c43      	adds	r3, r0, #1
 8006124:	89a3      	ldrh	r3, [r4, #12]
 8006126:	d106      	bne.n	8006136 <__sflush_r+0x66>
 8006128:	6829      	ldr	r1, [r5, #0]
 800612a:	291d      	cmp	r1, #29
 800612c:	d82c      	bhi.n	8006188 <__sflush_r+0xb8>
 800612e:	4a2a      	ldr	r2, [pc, #168]	; (80061d8 <__sflush_r+0x108>)
 8006130:	40ca      	lsrs	r2, r1
 8006132:	07d6      	lsls	r6, r2, #31
 8006134:	d528      	bpl.n	8006188 <__sflush_r+0xb8>
 8006136:	2200      	movs	r2, #0
 8006138:	6062      	str	r2, [r4, #4]
 800613a:	04d9      	lsls	r1, r3, #19
 800613c:	6922      	ldr	r2, [r4, #16]
 800613e:	6022      	str	r2, [r4, #0]
 8006140:	d504      	bpl.n	800614c <__sflush_r+0x7c>
 8006142:	1c42      	adds	r2, r0, #1
 8006144:	d101      	bne.n	800614a <__sflush_r+0x7a>
 8006146:	682b      	ldr	r3, [r5, #0]
 8006148:	b903      	cbnz	r3, 800614c <__sflush_r+0x7c>
 800614a:	6560      	str	r0, [r4, #84]	; 0x54
 800614c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800614e:	602f      	str	r7, [r5, #0]
 8006150:	2900      	cmp	r1, #0
 8006152:	d0ca      	beq.n	80060ea <__sflush_r+0x1a>
 8006154:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006158:	4299      	cmp	r1, r3
 800615a:	d002      	beq.n	8006162 <__sflush_r+0x92>
 800615c:	4628      	mov	r0, r5
 800615e:	f7ff fae7 	bl	8005730 <_free_r>
 8006162:	2000      	movs	r0, #0
 8006164:	6360      	str	r0, [r4, #52]	; 0x34
 8006166:	e7c1      	b.n	80060ec <__sflush_r+0x1c>
 8006168:	6a21      	ldr	r1, [r4, #32]
 800616a:	2301      	movs	r3, #1
 800616c:	4628      	mov	r0, r5
 800616e:	47b0      	blx	r6
 8006170:	1c41      	adds	r1, r0, #1
 8006172:	d1c7      	bne.n	8006104 <__sflush_r+0x34>
 8006174:	682b      	ldr	r3, [r5, #0]
 8006176:	2b00      	cmp	r3, #0
 8006178:	d0c4      	beq.n	8006104 <__sflush_r+0x34>
 800617a:	2b1d      	cmp	r3, #29
 800617c:	d001      	beq.n	8006182 <__sflush_r+0xb2>
 800617e:	2b16      	cmp	r3, #22
 8006180:	d101      	bne.n	8006186 <__sflush_r+0xb6>
 8006182:	602f      	str	r7, [r5, #0]
 8006184:	e7b1      	b.n	80060ea <__sflush_r+0x1a>
 8006186:	89a3      	ldrh	r3, [r4, #12]
 8006188:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800618c:	81a3      	strh	r3, [r4, #12]
 800618e:	e7ad      	b.n	80060ec <__sflush_r+0x1c>
 8006190:	690f      	ldr	r7, [r1, #16]
 8006192:	2f00      	cmp	r7, #0
 8006194:	d0a9      	beq.n	80060ea <__sflush_r+0x1a>
 8006196:	0793      	lsls	r3, r2, #30
 8006198:	680e      	ldr	r6, [r1, #0]
 800619a:	bf08      	it	eq
 800619c:	694b      	ldreq	r3, [r1, #20]
 800619e:	600f      	str	r7, [r1, #0]
 80061a0:	bf18      	it	ne
 80061a2:	2300      	movne	r3, #0
 80061a4:	eba6 0807 	sub.w	r8, r6, r7
 80061a8:	608b      	str	r3, [r1, #8]
 80061aa:	f1b8 0f00 	cmp.w	r8, #0
 80061ae:	dd9c      	ble.n	80060ea <__sflush_r+0x1a>
 80061b0:	6a21      	ldr	r1, [r4, #32]
 80061b2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80061b4:	4643      	mov	r3, r8
 80061b6:	463a      	mov	r2, r7
 80061b8:	4628      	mov	r0, r5
 80061ba:	47b0      	blx	r6
 80061bc:	2800      	cmp	r0, #0
 80061be:	dc06      	bgt.n	80061ce <__sflush_r+0xfe>
 80061c0:	89a3      	ldrh	r3, [r4, #12]
 80061c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80061c6:	81a3      	strh	r3, [r4, #12]
 80061c8:	f04f 30ff 	mov.w	r0, #4294967295
 80061cc:	e78e      	b.n	80060ec <__sflush_r+0x1c>
 80061ce:	4407      	add	r7, r0
 80061d0:	eba8 0800 	sub.w	r8, r8, r0
 80061d4:	e7e9      	b.n	80061aa <__sflush_r+0xda>
 80061d6:	bf00      	nop
 80061d8:	20400001 	.word	0x20400001

080061dc <_fflush_r>:
 80061dc:	b538      	push	{r3, r4, r5, lr}
 80061de:	690b      	ldr	r3, [r1, #16]
 80061e0:	4605      	mov	r5, r0
 80061e2:	460c      	mov	r4, r1
 80061e4:	b913      	cbnz	r3, 80061ec <_fflush_r+0x10>
 80061e6:	2500      	movs	r5, #0
 80061e8:	4628      	mov	r0, r5
 80061ea:	bd38      	pop	{r3, r4, r5, pc}
 80061ec:	b118      	cbz	r0, 80061f6 <_fflush_r+0x1a>
 80061ee:	6983      	ldr	r3, [r0, #24]
 80061f0:	b90b      	cbnz	r3, 80061f6 <_fflush_r+0x1a>
 80061f2:	f000 f887 	bl	8006304 <__sinit>
 80061f6:	4b14      	ldr	r3, [pc, #80]	; (8006248 <_fflush_r+0x6c>)
 80061f8:	429c      	cmp	r4, r3
 80061fa:	d11b      	bne.n	8006234 <_fflush_r+0x58>
 80061fc:	686c      	ldr	r4, [r5, #4]
 80061fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006202:	2b00      	cmp	r3, #0
 8006204:	d0ef      	beq.n	80061e6 <_fflush_r+0xa>
 8006206:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006208:	07d0      	lsls	r0, r2, #31
 800620a:	d404      	bmi.n	8006216 <_fflush_r+0x3a>
 800620c:	0599      	lsls	r1, r3, #22
 800620e:	d402      	bmi.n	8006216 <_fflush_r+0x3a>
 8006210:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006212:	f000 f915 	bl	8006440 <__retarget_lock_acquire_recursive>
 8006216:	4628      	mov	r0, r5
 8006218:	4621      	mov	r1, r4
 800621a:	f7ff ff59 	bl	80060d0 <__sflush_r>
 800621e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006220:	07da      	lsls	r2, r3, #31
 8006222:	4605      	mov	r5, r0
 8006224:	d4e0      	bmi.n	80061e8 <_fflush_r+0xc>
 8006226:	89a3      	ldrh	r3, [r4, #12]
 8006228:	059b      	lsls	r3, r3, #22
 800622a:	d4dd      	bmi.n	80061e8 <_fflush_r+0xc>
 800622c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800622e:	f000 f908 	bl	8006442 <__retarget_lock_release_recursive>
 8006232:	e7d9      	b.n	80061e8 <_fflush_r+0xc>
 8006234:	4b05      	ldr	r3, [pc, #20]	; (800624c <_fflush_r+0x70>)
 8006236:	429c      	cmp	r4, r3
 8006238:	d101      	bne.n	800623e <_fflush_r+0x62>
 800623a:	68ac      	ldr	r4, [r5, #8]
 800623c:	e7df      	b.n	80061fe <_fflush_r+0x22>
 800623e:	4b04      	ldr	r3, [pc, #16]	; (8006250 <_fflush_r+0x74>)
 8006240:	429c      	cmp	r4, r3
 8006242:	bf08      	it	eq
 8006244:	68ec      	ldreq	r4, [r5, #12]
 8006246:	e7da      	b.n	80061fe <_fflush_r+0x22>
 8006248:	08006af4 	.word	0x08006af4
 800624c:	08006b14 	.word	0x08006b14
 8006250:	08006ad4 	.word	0x08006ad4

08006254 <std>:
 8006254:	2300      	movs	r3, #0
 8006256:	b510      	push	{r4, lr}
 8006258:	4604      	mov	r4, r0
 800625a:	e9c0 3300 	strd	r3, r3, [r0]
 800625e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006262:	6083      	str	r3, [r0, #8]
 8006264:	8181      	strh	r1, [r0, #12]
 8006266:	6643      	str	r3, [r0, #100]	; 0x64
 8006268:	81c2      	strh	r2, [r0, #14]
 800626a:	6183      	str	r3, [r0, #24]
 800626c:	4619      	mov	r1, r3
 800626e:	2208      	movs	r2, #8
 8006270:	305c      	adds	r0, #92	; 0x5c
 8006272:	f7fd fbb7 	bl	80039e4 <memset>
 8006276:	4b05      	ldr	r3, [pc, #20]	; (800628c <std+0x38>)
 8006278:	6263      	str	r3, [r4, #36]	; 0x24
 800627a:	4b05      	ldr	r3, [pc, #20]	; (8006290 <std+0x3c>)
 800627c:	62a3      	str	r3, [r4, #40]	; 0x28
 800627e:	4b05      	ldr	r3, [pc, #20]	; (8006294 <std+0x40>)
 8006280:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006282:	4b05      	ldr	r3, [pc, #20]	; (8006298 <std+0x44>)
 8006284:	6224      	str	r4, [r4, #32]
 8006286:	6323      	str	r3, [r4, #48]	; 0x30
 8006288:	bd10      	pop	{r4, pc}
 800628a:	bf00      	nop
 800628c:	080065a5 	.word	0x080065a5
 8006290:	080065c7 	.word	0x080065c7
 8006294:	080065ff 	.word	0x080065ff
 8006298:	08006623 	.word	0x08006623

0800629c <_cleanup_r>:
 800629c:	4901      	ldr	r1, [pc, #4]	; (80062a4 <_cleanup_r+0x8>)
 800629e:	f000 b8af 	b.w	8006400 <_fwalk_reent>
 80062a2:	bf00      	nop
 80062a4:	080061dd 	.word	0x080061dd

080062a8 <__sfmoreglue>:
 80062a8:	b570      	push	{r4, r5, r6, lr}
 80062aa:	1e4a      	subs	r2, r1, #1
 80062ac:	2568      	movs	r5, #104	; 0x68
 80062ae:	4355      	muls	r5, r2
 80062b0:	460e      	mov	r6, r1
 80062b2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80062b6:	f7ff fa89 	bl	80057cc <_malloc_r>
 80062ba:	4604      	mov	r4, r0
 80062bc:	b140      	cbz	r0, 80062d0 <__sfmoreglue+0x28>
 80062be:	2100      	movs	r1, #0
 80062c0:	e9c0 1600 	strd	r1, r6, [r0]
 80062c4:	300c      	adds	r0, #12
 80062c6:	60a0      	str	r0, [r4, #8]
 80062c8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80062cc:	f7fd fb8a 	bl	80039e4 <memset>
 80062d0:	4620      	mov	r0, r4
 80062d2:	bd70      	pop	{r4, r5, r6, pc}

080062d4 <__sfp_lock_acquire>:
 80062d4:	4801      	ldr	r0, [pc, #4]	; (80062dc <__sfp_lock_acquire+0x8>)
 80062d6:	f000 b8b3 	b.w	8006440 <__retarget_lock_acquire_recursive>
 80062da:	bf00      	nop
 80062dc:	200002b0 	.word	0x200002b0

080062e0 <__sfp_lock_release>:
 80062e0:	4801      	ldr	r0, [pc, #4]	; (80062e8 <__sfp_lock_release+0x8>)
 80062e2:	f000 b8ae 	b.w	8006442 <__retarget_lock_release_recursive>
 80062e6:	bf00      	nop
 80062e8:	200002b0 	.word	0x200002b0

080062ec <__sinit_lock_acquire>:
 80062ec:	4801      	ldr	r0, [pc, #4]	; (80062f4 <__sinit_lock_acquire+0x8>)
 80062ee:	f000 b8a7 	b.w	8006440 <__retarget_lock_acquire_recursive>
 80062f2:	bf00      	nop
 80062f4:	200002ab 	.word	0x200002ab

080062f8 <__sinit_lock_release>:
 80062f8:	4801      	ldr	r0, [pc, #4]	; (8006300 <__sinit_lock_release+0x8>)
 80062fa:	f000 b8a2 	b.w	8006442 <__retarget_lock_release_recursive>
 80062fe:	bf00      	nop
 8006300:	200002ab 	.word	0x200002ab

08006304 <__sinit>:
 8006304:	b510      	push	{r4, lr}
 8006306:	4604      	mov	r4, r0
 8006308:	f7ff fff0 	bl	80062ec <__sinit_lock_acquire>
 800630c:	69a3      	ldr	r3, [r4, #24]
 800630e:	b11b      	cbz	r3, 8006318 <__sinit+0x14>
 8006310:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006314:	f7ff bff0 	b.w	80062f8 <__sinit_lock_release>
 8006318:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800631c:	6523      	str	r3, [r4, #80]	; 0x50
 800631e:	4b13      	ldr	r3, [pc, #76]	; (800636c <__sinit+0x68>)
 8006320:	4a13      	ldr	r2, [pc, #76]	; (8006370 <__sinit+0x6c>)
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	62a2      	str	r2, [r4, #40]	; 0x28
 8006326:	42a3      	cmp	r3, r4
 8006328:	bf04      	itt	eq
 800632a:	2301      	moveq	r3, #1
 800632c:	61a3      	streq	r3, [r4, #24]
 800632e:	4620      	mov	r0, r4
 8006330:	f000 f820 	bl	8006374 <__sfp>
 8006334:	6060      	str	r0, [r4, #4]
 8006336:	4620      	mov	r0, r4
 8006338:	f000 f81c 	bl	8006374 <__sfp>
 800633c:	60a0      	str	r0, [r4, #8]
 800633e:	4620      	mov	r0, r4
 8006340:	f000 f818 	bl	8006374 <__sfp>
 8006344:	2200      	movs	r2, #0
 8006346:	60e0      	str	r0, [r4, #12]
 8006348:	2104      	movs	r1, #4
 800634a:	6860      	ldr	r0, [r4, #4]
 800634c:	f7ff ff82 	bl	8006254 <std>
 8006350:	68a0      	ldr	r0, [r4, #8]
 8006352:	2201      	movs	r2, #1
 8006354:	2109      	movs	r1, #9
 8006356:	f7ff ff7d 	bl	8006254 <std>
 800635a:	68e0      	ldr	r0, [r4, #12]
 800635c:	2202      	movs	r2, #2
 800635e:	2112      	movs	r1, #18
 8006360:	f7ff ff78 	bl	8006254 <std>
 8006364:	2301      	movs	r3, #1
 8006366:	61a3      	str	r3, [r4, #24]
 8006368:	e7d2      	b.n	8006310 <__sinit+0xc>
 800636a:	bf00      	nop
 800636c:	08006750 	.word	0x08006750
 8006370:	0800629d 	.word	0x0800629d

08006374 <__sfp>:
 8006374:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006376:	4607      	mov	r7, r0
 8006378:	f7ff ffac 	bl	80062d4 <__sfp_lock_acquire>
 800637c:	4b1e      	ldr	r3, [pc, #120]	; (80063f8 <__sfp+0x84>)
 800637e:	681e      	ldr	r6, [r3, #0]
 8006380:	69b3      	ldr	r3, [r6, #24]
 8006382:	b913      	cbnz	r3, 800638a <__sfp+0x16>
 8006384:	4630      	mov	r0, r6
 8006386:	f7ff ffbd 	bl	8006304 <__sinit>
 800638a:	3648      	adds	r6, #72	; 0x48
 800638c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006390:	3b01      	subs	r3, #1
 8006392:	d503      	bpl.n	800639c <__sfp+0x28>
 8006394:	6833      	ldr	r3, [r6, #0]
 8006396:	b30b      	cbz	r3, 80063dc <__sfp+0x68>
 8006398:	6836      	ldr	r6, [r6, #0]
 800639a:	e7f7      	b.n	800638c <__sfp+0x18>
 800639c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80063a0:	b9d5      	cbnz	r5, 80063d8 <__sfp+0x64>
 80063a2:	4b16      	ldr	r3, [pc, #88]	; (80063fc <__sfp+0x88>)
 80063a4:	60e3      	str	r3, [r4, #12]
 80063a6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80063aa:	6665      	str	r5, [r4, #100]	; 0x64
 80063ac:	f000 f847 	bl	800643e <__retarget_lock_init_recursive>
 80063b0:	f7ff ff96 	bl	80062e0 <__sfp_lock_release>
 80063b4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80063b8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80063bc:	6025      	str	r5, [r4, #0]
 80063be:	61a5      	str	r5, [r4, #24]
 80063c0:	2208      	movs	r2, #8
 80063c2:	4629      	mov	r1, r5
 80063c4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80063c8:	f7fd fb0c 	bl	80039e4 <memset>
 80063cc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80063d0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80063d4:	4620      	mov	r0, r4
 80063d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80063d8:	3468      	adds	r4, #104	; 0x68
 80063da:	e7d9      	b.n	8006390 <__sfp+0x1c>
 80063dc:	2104      	movs	r1, #4
 80063de:	4638      	mov	r0, r7
 80063e0:	f7ff ff62 	bl	80062a8 <__sfmoreglue>
 80063e4:	4604      	mov	r4, r0
 80063e6:	6030      	str	r0, [r6, #0]
 80063e8:	2800      	cmp	r0, #0
 80063ea:	d1d5      	bne.n	8006398 <__sfp+0x24>
 80063ec:	f7ff ff78 	bl	80062e0 <__sfp_lock_release>
 80063f0:	230c      	movs	r3, #12
 80063f2:	603b      	str	r3, [r7, #0]
 80063f4:	e7ee      	b.n	80063d4 <__sfp+0x60>
 80063f6:	bf00      	nop
 80063f8:	08006750 	.word	0x08006750
 80063fc:	ffff0001 	.word	0xffff0001

08006400 <_fwalk_reent>:
 8006400:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006404:	4606      	mov	r6, r0
 8006406:	4688      	mov	r8, r1
 8006408:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800640c:	2700      	movs	r7, #0
 800640e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006412:	f1b9 0901 	subs.w	r9, r9, #1
 8006416:	d505      	bpl.n	8006424 <_fwalk_reent+0x24>
 8006418:	6824      	ldr	r4, [r4, #0]
 800641a:	2c00      	cmp	r4, #0
 800641c:	d1f7      	bne.n	800640e <_fwalk_reent+0xe>
 800641e:	4638      	mov	r0, r7
 8006420:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006424:	89ab      	ldrh	r3, [r5, #12]
 8006426:	2b01      	cmp	r3, #1
 8006428:	d907      	bls.n	800643a <_fwalk_reent+0x3a>
 800642a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800642e:	3301      	adds	r3, #1
 8006430:	d003      	beq.n	800643a <_fwalk_reent+0x3a>
 8006432:	4629      	mov	r1, r5
 8006434:	4630      	mov	r0, r6
 8006436:	47c0      	blx	r8
 8006438:	4307      	orrs	r7, r0
 800643a:	3568      	adds	r5, #104	; 0x68
 800643c:	e7e9      	b.n	8006412 <_fwalk_reent+0x12>

0800643e <__retarget_lock_init_recursive>:
 800643e:	4770      	bx	lr

08006440 <__retarget_lock_acquire_recursive>:
 8006440:	4770      	bx	lr

08006442 <__retarget_lock_release_recursive>:
 8006442:	4770      	bx	lr

08006444 <__swhatbuf_r>:
 8006444:	b570      	push	{r4, r5, r6, lr}
 8006446:	460e      	mov	r6, r1
 8006448:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800644c:	2900      	cmp	r1, #0
 800644e:	b096      	sub	sp, #88	; 0x58
 8006450:	4614      	mov	r4, r2
 8006452:	461d      	mov	r5, r3
 8006454:	da07      	bge.n	8006466 <__swhatbuf_r+0x22>
 8006456:	2300      	movs	r3, #0
 8006458:	602b      	str	r3, [r5, #0]
 800645a:	89b3      	ldrh	r3, [r6, #12]
 800645c:	061a      	lsls	r2, r3, #24
 800645e:	d410      	bmi.n	8006482 <__swhatbuf_r+0x3e>
 8006460:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006464:	e00e      	b.n	8006484 <__swhatbuf_r+0x40>
 8006466:	466a      	mov	r2, sp
 8006468:	f000 f902 	bl	8006670 <_fstat_r>
 800646c:	2800      	cmp	r0, #0
 800646e:	dbf2      	blt.n	8006456 <__swhatbuf_r+0x12>
 8006470:	9a01      	ldr	r2, [sp, #4]
 8006472:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006476:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800647a:	425a      	negs	r2, r3
 800647c:	415a      	adcs	r2, r3
 800647e:	602a      	str	r2, [r5, #0]
 8006480:	e7ee      	b.n	8006460 <__swhatbuf_r+0x1c>
 8006482:	2340      	movs	r3, #64	; 0x40
 8006484:	2000      	movs	r0, #0
 8006486:	6023      	str	r3, [r4, #0]
 8006488:	b016      	add	sp, #88	; 0x58
 800648a:	bd70      	pop	{r4, r5, r6, pc}

0800648c <__smakebuf_r>:
 800648c:	898b      	ldrh	r3, [r1, #12]
 800648e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006490:	079d      	lsls	r5, r3, #30
 8006492:	4606      	mov	r6, r0
 8006494:	460c      	mov	r4, r1
 8006496:	d507      	bpl.n	80064a8 <__smakebuf_r+0x1c>
 8006498:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800649c:	6023      	str	r3, [r4, #0]
 800649e:	6123      	str	r3, [r4, #16]
 80064a0:	2301      	movs	r3, #1
 80064a2:	6163      	str	r3, [r4, #20]
 80064a4:	b002      	add	sp, #8
 80064a6:	bd70      	pop	{r4, r5, r6, pc}
 80064a8:	ab01      	add	r3, sp, #4
 80064aa:	466a      	mov	r2, sp
 80064ac:	f7ff ffca 	bl	8006444 <__swhatbuf_r>
 80064b0:	9900      	ldr	r1, [sp, #0]
 80064b2:	4605      	mov	r5, r0
 80064b4:	4630      	mov	r0, r6
 80064b6:	f7ff f989 	bl	80057cc <_malloc_r>
 80064ba:	b948      	cbnz	r0, 80064d0 <__smakebuf_r+0x44>
 80064bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80064c0:	059a      	lsls	r2, r3, #22
 80064c2:	d4ef      	bmi.n	80064a4 <__smakebuf_r+0x18>
 80064c4:	f023 0303 	bic.w	r3, r3, #3
 80064c8:	f043 0302 	orr.w	r3, r3, #2
 80064cc:	81a3      	strh	r3, [r4, #12]
 80064ce:	e7e3      	b.n	8006498 <__smakebuf_r+0xc>
 80064d0:	4b0d      	ldr	r3, [pc, #52]	; (8006508 <__smakebuf_r+0x7c>)
 80064d2:	62b3      	str	r3, [r6, #40]	; 0x28
 80064d4:	89a3      	ldrh	r3, [r4, #12]
 80064d6:	6020      	str	r0, [r4, #0]
 80064d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80064dc:	81a3      	strh	r3, [r4, #12]
 80064de:	9b00      	ldr	r3, [sp, #0]
 80064e0:	6163      	str	r3, [r4, #20]
 80064e2:	9b01      	ldr	r3, [sp, #4]
 80064e4:	6120      	str	r0, [r4, #16]
 80064e6:	b15b      	cbz	r3, 8006500 <__smakebuf_r+0x74>
 80064e8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80064ec:	4630      	mov	r0, r6
 80064ee:	f000 f8d1 	bl	8006694 <_isatty_r>
 80064f2:	b128      	cbz	r0, 8006500 <__smakebuf_r+0x74>
 80064f4:	89a3      	ldrh	r3, [r4, #12]
 80064f6:	f023 0303 	bic.w	r3, r3, #3
 80064fa:	f043 0301 	orr.w	r3, r3, #1
 80064fe:	81a3      	strh	r3, [r4, #12]
 8006500:	89a0      	ldrh	r0, [r4, #12]
 8006502:	4305      	orrs	r5, r0
 8006504:	81a5      	strh	r5, [r4, #12]
 8006506:	e7cd      	b.n	80064a4 <__smakebuf_r+0x18>
 8006508:	0800629d 	.word	0x0800629d

0800650c <_malloc_usable_size_r>:
 800650c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006510:	1f18      	subs	r0, r3, #4
 8006512:	2b00      	cmp	r3, #0
 8006514:	bfbc      	itt	lt
 8006516:	580b      	ldrlt	r3, [r1, r0]
 8006518:	18c0      	addlt	r0, r0, r3
 800651a:	4770      	bx	lr

0800651c <_raise_r>:
 800651c:	291f      	cmp	r1, #31
 800651e:	b538      	push	{r3, r4, r5, lr}
 8006520:	4604      	mov	r4, r0
 8006522:	460d      	mov	r5, r1
 8006524:	d904      	bls.n	8006530 <_raise_r+0x14>
 8006526:	2316      	movs	r3, #22
 8006528:	6003      	str	r3, [r0, #0]
 800652a:	f04f 30ff 	mov.w	r0, #4294967295
 800652e:	bd38      	pop	{r3, r4, r5, pc}
 8006530:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006532:	b112      	cbz	r2, 800653a <_raise_r+0x1e>
 8006534:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006538:	b94b      	cbnz	r3, 800654e <_raise_r+0x32>
 800653a:	4620      	mov	r0, r4
 800653c:	f000 f830 	bl	80065a0 <_getpid_r>
 8006540:	462a      	mov	r2, r5
 8006542:	4601      	mov	r1, r0
 8006544:	4620      	mov	r0, r4
 8006546:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800654a:	f000 b817 	b.w	800657c <_kill_r>
 800654e:	2b01      	cmp	r3, #1
 8006550:	d00a      	beq.n	8006568 <_raise_r+0x4c>
 8006552:	1c59      	adds	r1, r3, #1
 8006554:	d103      	bne.n	800655e <_raise_r+0x42>
 8006556:	2316      	movs	r3, #22
 8006558:	6003      	str	r3, [r0, #0]
 800655a:	2001      	movs	r0, #1
 800655c:	e7e7      	b.n	800652e <_raise_r+0x12>
 800655e:	2400      	movs	r4, #0
 8006560:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006564:	4628      	mov	r0, r5
 8006566:	4798      	blx	r3
 8006568:	2000      	movs	r0, #0
 800656a:	e7e0      	b.n	800652e <_raise_r+0x12>

0800656c <raise>:
 800656c:	4b02      	ldr	r3, [pc, #8]	; (8006578 <raise+0xc>)
 800656e:	4601      	mov	r1, r0
 8006570:	6818      	ldr	r0, [r3, #0]
 8006572:	f7ff bfd3 	b.w	800651c <_raise_r>
 8006576:	bf00      	nop
 8006578:	2000000c 	.word	0x2000000c

0800657c <_kill_r>:
 800657c:	b538      	push	{r3, r4, r5, lr}
 800657e:	4d07      	ldr	r5, [pc, #28]	; (800659c <_kill_r+0x20>)
 8006580:	2300      	movs	r3, #0
 8006582:	4604      	mov	r4, r0
 8006584:	4608      	mov	r0, r1
 8006586:	4611      	mov	r1, r2
 8006588:	602b      	str	r3, [r5, #0]
 800658a:	f7fb f9b3 	bl	80018f4 <_kill>
 800658e:	1c43      	adds	r3, r0, #1
 8006590:	d102      	bne.n	8006598 <_kill_r+0x1c>
 8006592:	682b      	ldr	r3, [r5, #0]
 8006594:	b103      	cbz	r3, 8006598 <_kill_r+0x1c>
 8006596:	6023      	str	r3, [r4, #0]
 8006598:	bd38      	pop	{r3, r4, r5, pc}
 800659a:	bf00      	nop
 800659c:	200002a4 	.word	0x200002a4

080065a0 <_getpid_r>:
 80065a0:	f7fb b9a1 	b.w	80018e6 <_getpid>

080065a4 <__sread>:
 80065a4:	b510      	push	{r4, lr}
 80065a6:	460c      	mov	r4, r1
 80065a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065ac:	f000 f894 	bl	80066d8 <_read_r>
 80065b0:	2800      	cmp	r0, #0
 80065b2:	bfab      	itete	ge
 80065b4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80065b6:	89a3      	ldrhlt	r3, [r4, #12]
 80065b8:	181b      	addge	r3, r3, r0
 80065ba:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80065be:	bfac      	ite	ge
 80065c0:	6563      	strge	r3, [r4, #84]	; 0x54
 80065c2:	81a3      	strhlt	r3, [r4, #12]
 80065c4:	bd10      	pop	{r4, pc}

080065c6 <__swrite>:
 80065c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80065ca:	461f      	mov	r7, r3
 80065cc:	898b      	ldrh	r3, [r1, #12]
 80065ce:	05db      	lsls	r3, r3, #23
 80065d0:	4605      	mov	r5, r0
 80065d2:	460c      	mov	r4, r1
 80065d4:	4616      	mov	r6, r2
 80065d6:	d505      	bpl.n	80065e4 <__swrite+0x1e>
 80065d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065dc:	2302      	movs	r3, #2
 80065de:	2200      	movs	r2, #0
 80065e0:	f000 f868 	bl	80066b4 <_lseek_r>
 80065e4:	89a3      	ldrh	r3, [r4, #12]
 80065e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80065ea:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80065ee:	81a3      	strh	r3, [r4, #12]
 80065f0:	4632      	mov	r2, r6
 80065f2:	463b      	mov	r3, r7
 80065f4:	4628      	mov	r0, r5
 80065f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80065fa:	f000 b817 	b.w	800662c <_write_r>

080065fe <__sseek>:
 80065fe:	b510      	push	{r4, lr}
 8006600:	460c      	mov	r4, r1
 8006602:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006606:	f000 f855 	bl	80066b4 <_lseek_r>
 800660a:	1c43      	adds	r3, r0, #1
 800660c:	89a3      	ldrh	r3, [r4, #12]
 800660e:	bf15      	itete	ne
 8006610:	6560      	strne	r0, [r4, #84]	; 0x54
 8006612:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006616:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800661a:	81a3      	strheq	r3, [r4, #12]
 800661c:	bf18      	it	ne
 800661e:	81a3      	strhne	r3, [r4, #12]
 8006620:	bd10      	pop	{r4, pc}

08006622 <__sclose>:
 8006622:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006626:	f000 b813 	b.w	8006650 <_close_r>
	...

0800662c <_write_r>:
 800662c:	b538      	push	{r3, r4, r5, lr}
 800662e:	4d07      	ldr	r5, [pc, #28]	; (800664c <_write_r+0x20>)
 8006630:	4604      	mov	r4, r0
 8006632:	4608      	mov	r0, r1
 8006634:	4611      	mov	r1, r2
 8006636:	2200      	movs	r2, #0
 8006638:	602a      	str	r2, [r5, #0]
 800663a:	461a      	mov	r2, r3
 800663c:	f7fb f991 	bl	8001962 <_write>
 8006640:	1c43      	adds	r3, r0, #1
 8006642:	d102      	bne.n	800664a <_write_r+0x1e>
 8006644:	682b      	ldr	r3, [r5, #0]
 8006646:	b103      	cbz	r3, 800664a <_write_r+0x1e>
 8006648:	6023      	str	r3, [r4, #0]
 800664a:	bd38      	pop	{r3, r4, r5, pc}
 800664c:	200002a4 	.word	0x200002a4

08006650 <_close_r>:
 8006650:	b538      	push	{r3, r4, r5, lr}
 8006652:	4d06      	ldr	r5, [pc, #24]	; (800666c <_close_r+0x1c>)
 8006654:	2300      	movs	r3, #0
 8006656:	4604      	mov	r4, r0
 8006658:	4608      	mov	r0, r1
 800665a:	602b      	str	r3, [r5, #0]
 800665c:	f7fb f99d 	bl	800199a <_close>
 8006660:	1c43      	adds	r3, r0, #1
 8006662:	d102      	bne.n	800666a <_close_r+0x1a>
 8006664:	682b      	ldr	r3, [r5, #0]
 8006666:	b103      	cbz	r3, 800666a <_close_r+0x1a>
 8006668:	6023      	str	r3, [r4, #0]
 800666a:	bd38      	pop	{r3, r4, r5, pc}
 800666c:	200002a4 	.word	0x200002a4

08006670 <_fstat_r>:
 8006670:	b538      	push	{r3, r4, r5, lr}
 8006672:	4d07      	ldr	r5, [pc, #28]	; (8006690 <_fstat_r+0x20>)
 8006674:	2300      	movs	r3, #0
 8006676:	4604      	mov	r4, r0
 8006678:	4608      	mov	r0, r1
 800667a:	4611      	mov	r1, r2
 800667c:	602b      	str	r3, [r5, #0]
 800667e:	f7fb f997 	bl	80019b0 <_fstat>
 8006682:	1c43      	adds	r3, r0, #1
 8006684:	d102      	bne.n	800668c <_fstat_r+0x1c>
 8006686:	682b      	ldr	r3, [r5, #0]
 8006688:	b103      	cbz	r3, 800668c <_fstat_r+0x1c>
 800668a:	6023      	str	r3, [r4, #0]
 800668c:	bd38      	pop	{r3, r4, r5, pc}
 800668e:	bf00      	nop
 8006690:	200002a4 	.word	0x200002a4

08006694 <_isatty_r>:
 8006694:	b538      	push	{r3, r4, r5, lr}
 8006696:	4d06      	ldr	r5, [pc, #24]	; (80066b0 <_isatty_r+0x1c>)
 8006698:	2300      	movs	r3, #0
 800669a:	4604      	mov	r4, r0
 800669c:	4608      	mov	r0, r1
 800669e:	602b      	str	r3, [r5, #0]
 80066a0:	f7fb f995 	bl	80019ce <_isatty>
 80066a4:	1c43      	adds	r3, r0, #1
 80066a6:	d102      	bne.n	80066ae <_isatty_r+0x1a>
 80066a8:	682b      	ldr	r3, [r5, #0]
 80066aa:	b103      	cbz	r3, 80066ae <_isatty_r+0x1a>
 80066ac:	6023      	str	r3, [r4, #0]
 80066ae:	bd38      	pop	{r3, r4, r5, pc}
 80066b0:	200002a4 	.word	0x200002a4

080066b4 <_lseek_r>:
 80066b4:	b538      	push	{r3, r4, r5, lr}
 80066b6:	4d07      	ldr	r5, [pc, #28]	; (80066d4 <_lseek_r+0x20>)
 80066b8:	4604      	mov	r4, r0
 80066ba:	4608      	mov	r0, r1
 80066bc:	4611      	mov	r1, r2
 80066be:	2200      	movs	r2, #0
 80066c0:	602a      	str	r2, [r5, #0]
 80066c2:	461a      	mov	r2, r3
 80066c4:	f7fb f98d 	bl	80019e2 <_lseek>
 80066c8:	1c43      	adds	r3, r0, #1
 80066ca:	d102      	bne.n	80066d2 <_lseek_r+0x1e>
 80066cc:	682b      	ldr	r3, [r5, #0]
 80066ce:	b103      	cbz	r3, 80066d2 <_lseek_r+0x1e>
 80066d0:	6023      	str	r3, [r4, #0]
 80066d2:	bd38      	pop	{r3, r4, r5, pc}
 80066d4:	200002a4 	.word	0x200002a4

080066d8 <_read_r>:
 80066d8:	b538      	push	{r3, r4, r5, lr}
 80066da:	4d07      	ldr	r5, [pc, #28]	; (80066f8 <_read_r+0x20>)
 80066dc:	4604      	mov	r4, r0
 80066de:	4608      	mov	r0, r1
 80066e0:	4611      	mov	r1, r2
 80066e2:	2200      	movs	r2, #0
 80066e4:	602a      	str	r2, [r5, #0]
 80066e6:	461a      	mov	r2, r3
 80066e8:	f7fb f91e 	bl	8001928 <_read>
 80066ec:	1c43      	adds	r3, r0, #1
 80066ee:	d102      	bne.n	80066f6 <_read_r+0x1e>
 80066f0:	682b      	ldr	r3, [r5, #0]
 80066f2:	b103      	cbz	r3, 80066f6 <_read_r+0x1e>
 80066f4:	6023      	str	r3, [r4, #0]
 80066f6:	bd38      	pop	{r3, r4, r5, pc}
 80066f8:	200002a4 	.word	0x200002a4

080066fc <_init>:
 80066fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066fe:	bf00      	nop
 8006700:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006702:	bc08      	pop	{r3}
 8006704:	469e      	mov	lr, r3
 8006706:	4770      	bx	lr

08006708 <_fini>:
 8006708:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800670a:	bf00      	nop
 800670c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800670e:	bc08      	pop	{r3}
 8006710:	469e      	mov	lr, r3
 8006712:	4770      	bx	lr
