<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>CIRCT: circt::ExportVerilog Namespace Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdn.jsdelivr.net/npm/mathjax@2/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CIRCT
   &#160;<span id="projectnumber">19.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacecirct.html">circt</a></li><li class="navelem"><a class="el" href="namespacecirct_1_1ExportVerilog.html">ExportVerilog</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">circt::ExportVerilog Namespace Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html">GlobalNameTable</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">This class keeps track of global names at the module/interface level.  <a href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ExportVerilog_1_1NameCollisionResolver.html">NameCollisionResolver</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ExportVerilog_1_1FieldNameResolver.html">FieldNameResolver</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ExportVerilog_1_1OpFileInfo.html">OpFileInfo</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Information to control the emission of a single operation into a file.  <a href="structcirct_1_1ExportVerilog_1_1OpFileInfo.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ExportVerilog_1_1FileInfo.html">FileInfo</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Information to control the emission of a list of operations into a file.  <a href="structcirct_1_1ExportVerilog_1_1FileInfo.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html">OpLocMap</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Track the output verilog line,column number information for every op.  <a href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html">StringOrOpToEmit</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">This class wraps an operation or a fixed string that should be emitted.  <a href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html">SharedEmitterState</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">This class tracks the top-level state for the emitters, which is built and then shared across all per-file emissions that happen in parallel.  <a href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html">GlobalNameResolver</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">This class keeps track of modules and interfaces that need to be renamed, as well as module ports, parameters, declarations and verif labels that need to be renamed.  <a href="classcirct_1_1ExportVerilog_1_1GlobalNameResolver.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ab7a9667ad736ee6c7f8271981a039651"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacecirct_1_1ExportVerilog.html#ab7a9667ad736ee6c7f8271981a039651">FileMapping</a> = DenseMap&lt; StringAttr, Operation * &gt;</td></tr>
<tr class="memdesc:ab7a9667ad736ee6c7f8271981a039651"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mapping from symbols to file operations.  <a href="namespacecirct_1_1ExportVerilog.html#ab7a9667ad736ee6c7f8271981a039651">More...</a><br /></td></tr>
<tr class="separator:ab7a9667ad736ee6c7f8271981a039651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9db206a94d6eda5c692741065af2159"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacecirct_1_1ExportVerilog.html#ab9db206a94d6eda5c692741065af2159">FragmentMapping</a> = DenseMap&lt; StringAttr, emit::FragmentOp &gt;</td></tr>
<tr class="memdesc:ab9db206a94d6eda5c692741065af2159"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mapping from symbols to file operations.  <a href="namespacecirct_1_1ExportVerilog.html#ab9db206a94d6eda5c692741065af2159">More...</a><br /></td></tr>
<tr class="separator:ab9db206a94d6eda5c692741065af2159"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ae11c4f29e10c1cb0f360adb512ff9ea2"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacecirct_1_1ExportVerilog.html#ae11c4f29e10c1cb0f360adb512ff9ea2">isSimpleReadOrPort</a> (Value v)</td></tr>
<tr class="memdesc:ae11c4f29e10c1cb0f360adb512ff9ea2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the value is from read of a wire or reg or is a port.  <a href="namespacecirct_1_1ExportVerilog.html#ae11c4f29e10c1cb0f360adb512ff9ea2">More...</a><br /></td></tr>
<tr class="separator:ae11c4f29e10c1cb0f360adb512ff9ea2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1daf94c45f7821bc2773873c8e33ed3"><td class="memItemLeft" align="right" valign="top">StringAttr&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacecirct_1_1ExportVerilog.html#ab1daf94c45f7821bc2773873c8e33ed3">inferStructuralNameForTemporary</a> (Value expr)</td></tr>
<tr class="memdesc:ab1daf94c45f7821bc2773873c8e33ed3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given an expression that is spilled into a temporary wire, try to synthesize a better name than "_T_42" based on the structure of the expression.  <a href="namespacecirct_1_1ExportVerilog.html#ab1daf94c45f7821bc2773873c8e33ed3">More...</a><br /></td></tr>
<tr class="separator:ab1daf94c45f7821bc2773873c8e33ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6caf64a5764d58dcfcfb80a72bc5aca"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacecirct_1_1ExportVerilog.html#ae6caf64a5764d58dcfcfb80a72bc5aca">isExpressionAlwaysInline</a> (Operation *op)</td></tr>
<tr class="memdesc:ae6caf64a5764d58dcfcfb80a72bc5aca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true for operations that must always be inlined into a containing expression for correctness.  <a href="namespacecirct_1_1ExportVerilog.html#ae6caf64a5764d58dcfcfb80a72bc5aca">More...</a><br /></td></tr>
<tr class="separator:ae6caf64a5764d58dcfcfb80a72bc5aca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2fe6bbdd1e53c28ca5128b564e9366c"><td class="memItemLeft" align="right" valign="top">StringRef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacecirct_1_1ExportVerilog.html#ae2fe6bbdd1e53c28ca5128b564e9366c">getSymOpName</a> (Operation *symOp)</td></tr>
<tr class="memdesc:ae2fe6bbdd1e53c28ca5128b564e9366c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the verilog name of the operations that can define a symbol.  <a href="namespacecirct_1_1ExportVerilog.html#ae2fe6bbdd1e53c28ca5128b564e9366c">More...</a><br /></td></tr>
<tr class="separator:ae2fe6bbdd1e53c28ca5128b564e9366c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1911421f4a7da6b67a536e6dc7d842b"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacecirct_1_1ExportVerilog.html#ac1911421f4a7da6b67a536e6dc7d842b">isConstantExpression</a> (Operation *op)</td></tr>
<tr class="memdesc:ac1911421f4a7da6b67a536e6dc7d842b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return whether an operation is a constant.  <a href="namespacecirct_1_1ExportVerilog.html#ac1911421f4a7da6b67a536e6dc7d842b">More...</a><br /></td></tr>
<tr class="separator:ac1911421f4a7da6b67a536e6dc7d842b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a3d5238c65794c63e923e68607f0eea"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacecirct_1_1ExportVerilog.html#a8a3d5238c65794c63e923e68607f0eea">isVerilogExpression</a> (Operation *op)</td></tr>
<tr class="memdesc:a8a3d5238c65794c63e923e68607f0eea"><td class="mdescLeft">&#160;</td><td class="mdescRight">This predicate returns true if the specified operation is considered a potentially inlinable Verilog expression.  <a href="namespacecirct_1_1ExportVerilog.html#a8a3d5238c65794c63e923e68607f0eea">More...</a><br /></td></tr>
<tr class="separator:a8a3d5238c65794c63e923e68607f0eea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7f6b66ae3768879d45516526b6f2c4d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacecirct_1_1ExportVerilog.html#ac7f6b66ae3768879d45516526b6f2c4d">isZeroBitType</a> (Type type)</td></tr>
<tr class="memdesc:ac7f6b66ae3768879d45516526b6f2c4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this is a zero bit type, e.g.  <a href="namespacecirct_1_1ExportVerilog.html#ac7f6b66ae3768879d45516526b6f2c4d">More...</a><br /></td></tr>
<tr class="separator:ac7f6b66ae3768879d45516526b6f2c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6857c30f05dadbd0342d235d8889e818"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacecirct_1_1ExportVerilog.html#a6857c30f05dadbd0342d235d8889e818">isExpressionEmittedInline</a> (Operation *op, const <a class="el" href="structcirct_1_1LoweringOptions.html">LoweringOptions</a> &amp;options)</td></tr>
<tr class="memdesc:a6857c30f05dadbd0342d235d8889e818"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this expression should be emitted inline into any statement that uses it.  <a href="namespacecirct_1_1ExportVerilog.html#a6857c30f05dadbd0342d235d8889e818">More...</a><br /></td></tr>
<tr class="separator:a6857c30f05dadbd0342d235d8889e818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae66780d504e45ac7adee1cbfdea0c6e2"><td class="memItemLeft" align="right" valign="top">LogicalResult&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacecirct_1_1ExportVerilog.html#ae66780d504e45ac7adee1cbfdea0c6e2">lowerHWInstanceChoices</a> (mlir::ModuleOp module)</td></tr>
<tr class="memdesc:ae66780d504e45ac7adee1cbfdea0c6e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generates the macros used by instance choices.  <a href="namespacecirct_1_1ExportVerilog.html#ae66780d504e45ac7adee1cbfdea0c6e2">More...</a><br /></td></tr>
<tr class="separator:ae66780d504e45ac7adee1cbfdea0c6e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0182fdb60ad18ee382460832d2b767c6"><td class="memItemLeft" align="right" valign="top">LogicalResult&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacecirct_1_1ExportVerilog.html#a0182fdb60ad18ee382460832d2b767c6">prepareHWModule</a> (Block &amp;block, const <a class="el" href="structcirct_1_1LoweringOptions.html">LoweringOptions</a> &amp;options)</td></tr>
<tr class="memdesc:a0182fdb60ad18ee382460832d2b767c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">For each module we emit, do a prepass over the structure, pre-lowering and otherwise rewriting operations we don't want to emit.  <a href="namespacecirct_1_1ExportVerilog.html#a0182fdb60ad18ee382460832d2b767c6">More...</a><br /></td></tr>
<tr class="separator:a0182fdb60ad18ee382460832d2b767c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbe78cd93c96745d8d4e3193410b28a5"><td class="memItemLeft" align="right" valign="top">LogicalResult&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacecirct_1_1ExportVerilog.html#adbe78cd93c96745d8d4e3193410b28a5">prepareHWModule</a> (<a class="el" href="classhw_1_1HWModuleOp.html">hw::HWModuleOp</a> module, const <a class="el" href="structcirct_1_1LoweringOptions.html">LoweringOptions</a> &amp;options)</td></tr>
<tr class="separator:adbe78cd93c96745d8d4e3193410b28a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc26764653dc522f7527e9eb065980fc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacecirct_1_1ExportVerilog.html#adc26764653dc522f7527e9eb065980fc">pruneZeroValuedLogic</a> (<a class="el" href="classhw_1_1HWModuleOp.html">hw::HWModuleOp</a> module)</td></tr>
<tr class="separator:adc26764653dc522f7527e9eb065980fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabd7794455aa6724cd1954dd1887fb41"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html">GlobalNameTable</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacecirct_1_1ExportVerilog.html#aabd7794455aa6724cd1954dd1887fb41">legalizeGlobalNames</a> (ModuleOp topLevel, const <a class="el" href="structcirct_1_1LoweringOptions.html">LoweringOptions</a> &amp;options)</td></tr>
<tr class="memdesc:aabd7794455aa6724cd1954dd1887fb41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rewrite module names and interfaces to not conflict with each other or with Verilog keywords.  <a href="namespacecirct_1_1ExportVerilog.html#aabd7794455aa6724cd1954dd1887fb41">More...</a><br /></td></tr>
<tr class="separator:aabd7794455aa6724cd1954dd1887fb41"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="ab7a9667ad736ee6c7f8271981a039651"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7a9667ad736ee6c7f8271981a039651">&#9670;&nbsp;</a></span>FileMapping</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespacecirct_1_1ExportVerilog.html#ab7a9667ad736ee6c7f8271981a039651">circt::ExportVerilog::FileMapping</a> = typedef DenseMap&lt;StringAttr, Operation *&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mapping from symbols to file operations. </p>

<p class="definition">Definition at line <a class="el" href="ExportVerilogInternals_8h_source.html#l00330">330</a> of file <a class="el" href="ExportVerilogInternals_8h_source.html">ExportVerilogInternals.h</a>.</p>

</div>
</div>
<a id="ab9db206a94d6eda5c692741065af2159"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9db206a94d6eda5c692741065af2159">&#9670;&nbsp;</a></span>FragmentMapping</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespacecirct_1_1ExportVerilog.html#ab9db206a94d6eda5c692741065af2159">circt::ExportVerilog::FragmentMapping</a> = typedef DenseMap&lt;StringAttr, emit::FragmentOp&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mapping from symbols to file operations. </p>

<p class="definition">Definition at line <a class="el" href="ExportVerilogInternals_8h_source.html#l00333">333</a> of file <a class="el" href="ExportVerilogInternals_8h_source.html">ExportVerilogInternals.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ae2fe6bbdd1e53c28ca5128b564e9366c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2fe6bbdd1e53c28ca5128b564e9366c">&#9670;&nbsp;</a></span>getSymOpName()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">StringRef circt::ExportVerilog::getSymOpName </td>
          <td>(</td>
          <td class="paramtype">Operation *&#160;</td>
          <td class="paramname"><em>symOp</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return the verilog name of the operations that can define a symbol. </p>
<p>Legalized names are added to "hw.verilogName" so look up it when the attribute already exists. </p>

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00187">187</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="EmitHGLDD_8cpp_source.html#l00555">getVerilogModuleName()</a>, and <a class="el" href="HWOps_8cpp_source.html#l00534">circt::hw::getVerilogModuleNameAttr()</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l01007">getVerilogValueName()</a>, <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l01394">inferStructuralNameForTemporary()</a>, and <a class="el" href="LegalizeNames_8cpp_source.html#l00132">legalizeModuleLocalNames()</a>.</p>

</div>
</div>
<a id="ab1daf94c45f7821bc2773873c8e33ed3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1daf94c45f7821bc2773873c8e33ed3">&#9670;&nbsp;</a></span>inferStructuralNameForTemporary()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">StringAttr circt::ExportVerilog::inferStructuralNameForTemporary </td>
          <td>(</td>
          <td class="paramtype">Value&#160;</td>
          <td class="paramname"><em>expr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Given an expression that is spilled into a temporary wire, try to synthesize a better name than "_T_42" based on the structure of the expression. </p>

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l01394">1394</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="CalyxOps_8cpp_source.html#l00054">circt::calyx::direction::get()</a>, <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00223">getPortVerilogName()</a>, <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00187">getSymOpName()</a>, and <a class="el" href="ESIPasses_8cpp_source.html#l00034">circt::esi::detail::getWidth()</a>.</p>

<p class="reference">Referenced by <a class="el" href="PrepareForEmission_8cpp_source.html#l00168">lowerUsersToTemporaryWire()</a>.</p>

</div>
</div>
<a id="ac1911421f4a7da6b67a536e6dc7d842b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1911421f4a7da6b67a536e6dc7d842b">&#9670;&nbsp;</a></span>isConstantExpression()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool circt::ExportVerilog::isConstantExpression </td>
          <td>(</td>
          <td class="paramtype">Operation *&#160;</td>
          <td class="paramname"><em>op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return whether an operation is a constant. </p>

<p class="definition">Definition at line <a class="el" href="ExportVerilogInternals_8h_source.html#l00423">423</a> of file <a class="el" href="ExportVerilogInternals_8h_source.html">ExportVerilogInternals.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00132">isDuplicatableNullaryExpression()</a>, and <a class="el" href="PrepareForEmission_8cpp_source.html#l00836">legalizeHWModule()</a>.</p>

</div>
</div>
<a id="ae6caf64a5764d58dcfcfb80a72bc5aca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6caf64a5764d58dcfcfb80a72bc5aca">&#9670;&nbsp;</a></span>isExpressionAlwaysInline()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool circt::ExportVerilog::isExpressionAlwaysInline </td>
          <td>(</td>
          <td class="paramtype">Operation *&#160;</td>
          <td class="paramname"><em>op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true for operations that must always be inlined into a containing expression for correctness. </p>

<p class="definition">Definition at line <a class="el" href="ExportVerilogInternals_8h_source.html#l00399">399</a> of file <a class="el" href="ExportVerilogInternals_8h_source.html">ExportVerilogInternals.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="PrepareForEmission_8cpp_source.html#l00451">hoistNonSideEffectExpr()</a>, <a class="el" href="PrepareForEmission_8cpp_source.html#l00836">legalizeHWModule()</a>, <a class="el" href="PrepareForEmission_8cpp_source.html#l00248">lowerAlwaysInlineOperation()</a>, and <a class="el" href="PrepareForEmission_8cpp_source.html#l00617">reuseExistingInOut()</a>.</p>

</div>
</div>
<a id="a6857c30f05dadbd0342d235d8889e818"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6857c30f05dadbd0342d235d8889e818">&#9670;&nbsp;</a></span>isExpressionEmittedInline()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool circt::ExportVerilog::isExpressionEmittedInline </td>
          <td>(</td>
          <td class="paramtype">Operation *&#160;</td>
          <td class="paramname"><em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structcirct_1_1LoweringOptions.html">LoweringOptions</a> &amp;&#160;</td>
          <td class="paramname"><em>options</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return true if this expression should be emitted inline into any statement that uses it. </p>

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00901">901</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="LoweringOptions_8h_source.html#l00121">circt::LoweringOptions::disallowMuxInlining</a>, <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00159">isDuplicatableExpression()</a>, and <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00771">isExpressionUnableToInline()</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l05308">isExpressionEmittedInlineIntoProceduralDeclaration()</a>, and <a class="el" href="PrepareForEmission_8cpp_source.html#l00061">shouldSpillWire()</a>.</p>

</div>
</div>
<a id="ae11c4f29e10c1cb0f360adb512ff9ea2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae11c4f29e10c1cb0f360adb512ff9ea2">&#9670;&nbsp;</a></span>isSimpleReadOrPort()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool circt::ExportVerilog::isSimpleReadOrPort </td>
          <td>(</td>
          <td class="paramtype">Value&#160;</td>
          <td class="paramname"><em>v</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check if the value is from read of a wire or reg or is a port. </p>

<p class="definition">Definition at line <a class="el" href="PrepareForEmission_8cpp_source.html#l00043">43</a> of file <a class="el" href="PrepareForEmission_8cpp_source.html">PrepareForEmission.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="PrepareForEmission_8cpp_source.html#l00078">spillWiresForInstanceInputs()</a>.</p>

</div>
</div>
<a id="a8a3d5238c65794c63e923e68607f0eea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a3d5238c65794c63e923e68607f0eea">&#9670;&nbsp;</a></span>isVerilogExpression()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool circt::ExportVerilog::isVerilogExpression </td>
          <td>(</td>
          <td class="paramtype">Operation *&#160;</td>
          <td class="paramname"><em>op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This predicate returns true if the specified operation is considered a potentially inlinable Verilog expression. </p>
<p>These nodes always have a single result, but may have side effects (e.g. <code>sv.verbatim.expr.se</code>). MemoryEffects should be checked if a client cares. </p>

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00239">239</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="CalyxOps_8cpp_source.html#l01049">isCombinational()</a>, and <a class="el" href="FIRRTLOps_8cpp_source.html#l03866">circt::firrtl::isExpression()</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00854">countStatements()</a>, <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00931">findNestedElseIf()</a>, <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l05308">isExpressionEmittedInlineIntoProceduralDeclaration()</a>, <a class="el" href="PrepareForEmission_8cpp_source.html#l00836">legalizeHWModule()</a>, <a class="el" href="PrepareForEmission_8cpp_source.html#l00720">prettifyAfterLegalization()</a>, and <a class="el" href="PrepareForEmission_8cpp_source.html#l00061">shouldSpillWire()</a>.</p>

</div>
</div>
<a id="ac7f6b66ae3768879d45516526b6f2c4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7f6b66ae3768879d45516526b6f2c4d">&#9670;&nbsp;</a></span>isZeroBitType()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool circt::ExportVerilog::isZeroBitType </td>
          <td>(</td>
          <td class="paramtype">Type&#160;</td>
          <td class="paramname"><em>type</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return true if this is a zero bit type, e.g. </p>
<p>a zero bit integer or array thereof. </p>

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00295">295</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="HWTypes_8cpp_source.html#l00102">circt::hw::getBitWidth()</a>, and <a class="el" href="HWTypes_8cpp_source.html#l00041">circt::hw::getCanonicalType()</a>.</p>

<p class="reference">Referenced by <a class="el" href="PrepareForEmission_8cpp_source.html#l00115">lowerInstanceResults()</a>, and <a class="el" href="PruneZeroValuedLogic_8cpp_source.html#l00027">noI0Type()</a>.</p>

</div>
</div>
<a id="aabd7794455aa6724cd1954dd1887fb41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabd7794455aa6724cd1954dd1887fb41">&#9670;&nbsp;</a></span>legalizeGlobalNames()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html">GlobalNameTable</a> circt::ExportVerilog::legalizeGlobalNames </td>
          <td>(</td>
          <td class="paramtype">ModuleOp&#160;</td>
          <td class="paramname"><em>topLevel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structcirct_1_1LoweringOptions.html">LoweringOptions</a> &amp;&#160;</td>
          <td class="paramname"><em>options</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Rewrite module names and interfaces to not conflict with each other or with Verilog keywords. </p>

<p class="definition">Definition at line <a class="el" href="LegalizeNames_8cpp_source.html#l00333">333</a> of file <a class="el" href="LegalizeNames_8cpp_source.html">LegalizeNames.cpp</a>.</p>

<p class="reference">References <a class="el" href="LegalizeNames_8cpp_source.html#l00104">circt::ExportVerilog::GlobalNameResolver::takeGlobalNameTable()</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l06694">exportSplitVerilogImpl()</a>, and <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l06538">exportVerilogImpl()</a>.</p>

</div>
</div>
<a id="ae66780d504e45ac7adee1cbfdea0c6e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae66780d504e45ac7adee1cbfdea0c6e2">&#9670;&nbsp;</a></span>lowerHWInstanceChoices()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">LogicalResult circt::ExportVerilog::lowerHWInstanceChoices </td>
          <td>(</td>
          <td class="paramtype">mlir::ModuleOp&#160;</td>
          <td class="paramname"><em>module</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Generates the macros used by instance choices. </p>

<p class="definition">Definition at line <a class="el" href="HWLowerInstanceChoices_8cpp_source.html#l00046">46</a> of file <a class="el" href="HWLowerInstanceChoices_8cpp_source.html">HWLowerInstanceChoices.cpp</a>.</p>

<p class="reference">References <a class="el" href="Support_2Namespace_8h_source.html#l00047">circt::Namespace::add()</a>, <a class="el" href="SymCache_8h_source.html#l00033">circt::SymbolCacheBase::addSymbol()</a>, <a class="el" href="PassHelpers_8cpp_source.html#l00252">builder</a>, <a class="el" href="CalyxOps_8cpp_source.html#l00054">circt::calyx::direction::get()</a>, <a class="el" href="SymCache_8h_source.html#l00094">circt::SymbolCache::getDefinition()</a>, and <a class="el" href="Support_2Namespace_8h_source.html#l00063">circt::Namespace::newName()</a>.</p>

</div>
</div>
<a id="a0182fdb60ad18ee382460832d2b767c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0182fdb60ad18ee382460832d2b767c6">&#9670;&nbsp;</a></span>prepareHWModule() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">LogicalResult circt::ExportVerilog::prepareHWModule </td>
          <td>(</td>
          <td class="paramtype">Block &amp;&#160;</td>
          <td class="paramname"><em>block</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structcirct_1_1LoweringOptions.html">LoweringOptions</a> &amp;&#160;</td>
          <td class="paramname"><em>options</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>For each module we emit, do a prepass over the structure, pre-lowering and otherwise rewriting operations we don't want to emit. </p>

</div>
</div>
<a id="adbe78cd93c96745d8d4e3193410b28a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbe78cd93c96745d8d4e3193410b28a5">&#9670;&nbsp;</a></span>prepareHWModule() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">LogicalResult circt::ExportVerilog::prepareHWModule </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classhw_1_1HWModuleOp.html">hw::HWModuleOp</a>&#160;</td>
          <td class="paramname"><em>module</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structcirct_1_1LoweringOptions.html">LoweringOptions</a> &amp;&#160;</td>
          <td class="paramname"><em>options</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PrepareForEmission_8cpp_source.html#l01250">1250</a> of file <a class="el" href="PrepareForEmission_8cpp_source.html">PrepareForEmission.cpp</a>.</p>

<p class="reference">References <a class="el" href="PrepareForEmission_8cpp_source.html#l00836">legalizeHWModule()</a>, <a class="el" href="PrepareForEmission_8cpp_source.html#l00720">prettifyAfterLegalization()</a>, and <a class="el" href="PruneZeroValuedLogic_8cpp_source.html#l00244">pruneZeroValuedLogic()</a>.</p>

</div>
</div>
<a id="adc26764653dc522f7527e9eb065980fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc26764653dc522f7527e9eb065980fc">&#9670;&nbsp;</a></span>pruneZeroValuedLogic()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void circt::ExportVerilog::pruneZeroValuedLogic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classhw_1_1HWModuleOp.html">hw::HWModuleOp</a>&#160;</td>
          <td class="paramname"><em>module</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PruneZeroValuedLogic_8cpp_source.html#l00244">244</a> of file <a class="el" href="PruneZeroValuedLogic_8cpp_source.html">PruneZeroValuedLogic.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="PrepareForEmission_8cpp_source.html#l01250">prepareHWModule()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Mar 28 2024 00:06:56 for CIRCT by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
