--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml processor_top.twx processor_top.ncd -o processor_top.twr
processor_top.pcf -ucf processor_top.ucf

Design file:              processor_top.ncd
Physical constraint file: processor_top.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44302 paths analyzed, 4025 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.681ns.
--------------------------------------------------------------------------------

Paths for end point P1/register_24_8 (SLICE_X43Y69.G3), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               P1/step_FSM_FFd3_1 (FF)
  Destination:          P1/register_24_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.659ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.030 - 0.052)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P1/step_FSM_FFd3_1 to P1/register_24_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y50.XQ      Tcko                  0.592   P1/step_FSM_FFd3_1
                                                       P1/step_FSM_FFd3_1
    SLICE_X37Y46.G3      net (fanout=7)        0.688   P1/step_FSM_FFd3_1
    SLICE_X37Y46.Y       Tilo                  0.704   N367
                                                       P1/step_FSM_Out11
    SLICE_X37Y46.F1      net (fanout=5)        0.993   P1/step_cmp_eq0009
    SLICE_X37Y46.X       Tilo                  0.704   N367
                                                       P1/register_0_mux0000<0>31_SW0
    SLICE_X21Y55.G1      net (fanout=2)        1.398   N367
    SLICE_X21Y55.Y       Tilo                  0.704   P1/N125
                                                       P1/register_0_mux0000<0>31_1
    SLICE_X12Y57.G1      net (fanout=16)       1.075   P1/register_0_mux0000<0>31
    SLICE_X12Y57.Y       Tilo                  0.759   P1/register_24_6
                                                       P1/register_24_mux0000<0>21
    SLICE_X43Y69.G3      net (fanout=16)       5.205   P1/N110
    SLICE_X43Y69.CLK     Tgck                  0.837   P1/register_24_9
                                                       P1/register_24_mux0000<7>1
                                                       P1/register_24_8
    -------------------------------------------------  ---------------------------
    Total                                     13.659ns (4.300ns logic, 9.359ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               P1/step_FSM_FFd4_1 (FF)
  Destination:          P1/register_24_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.424ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.030 - 0.051)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P1/step_FSM_FFd4_1 to P1/register_24_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y48.XQ      Tcko                  0.592   P1/step_FSM_FFd4_1
                                                       P1/step_FSM_FFd4_1
    SLICE_X37Y46.G4      net (fanout=4)        0.453   P1/step_FSM_FFd4_1
    SLICE_X37Y46.Y       Tilo                  0.704   N367
                                                       P1/step_FSM_Out11
    SLICE_X37Y46.F1      net (fanout=5)        0.993   P1/step_cmp_eq0009
    SLICE_X37Y46.X       Tilo                  0.704   N367
                                                       P1/register_0_mux0000<0>31_SW0
    SLICE_X21Y55.G1      net (fanout=2)        1.398   N367
    SLICE_X21Y55.Y       Tilo                  0.704   P1/N125
                                                       P1/register_0_mux0000<0>31_1
    SLICE_X12Y57.G1      net (fanout=16)       1.075   P1/register_0_mux0000<0>31
    SLICE_X12Y57.Y       Tilo                  0.759   P1/register_24_6
                                                       P1/register_24_mux0000<0>21
    SLICE_X43Y69.G3      net (fanout=16)       5.205   P1/N110
    SLICE_X43Y69.CLK     Tgck                  0.837   P1/register_24_9
                                                       P1/register_24_mux0000<7>1
                                                       P1/register_24_8
    -------------------------------------------------  ---------------------------
    Total                                     13.424ns (4.300ns logic, 9.124ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               P1/step_FSM_FFd1_1 (FF)
  Destination:          P1/register_24_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.396ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.030 - 0.057)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P1/step_FSM_FFd1_1 to P1/register_24_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y47.YQ      Tcko                  0.587   P1/step_FSM_FFd1_1
                                                       P1/step_FSM_FFd1_1
    SLICE_X37Y46.G2      net (fanout=1)        0.430   P1/step_FSM_FFd1_1
    SLICE_X37Y46.Y       Tilo                  0.704   N367
                                                       P1/step_FSM_Out11
    SLICE_X37Y46.F1      net (fanout=5)        0.993   P1/step_cmp_eq0009
    SLICE_X37Y46.X       Tilo                  0.704   N367
                                                       P1/register_0_mux0000<0>31_SW0
    SLICE_X21Y55.G1      net (fanout=2)        1.398   N367
    SLICE_X21Y55.Y       Tilo                  0.704   P1/N125
                                                       P1/register_0_mux0000<0>31_1
    SLICE_X12Y57.G1      net (fanout=16)       1.075   P1/register_0_mux0000<0>31
    SLICE_X12Y57.Y       Tilo                  0.759   P1/register_24_6
                                                       P1/register_24_mux0000<0>21
    SLICE_X43Y69.G3      net (fanout=16)       5.205   P1/N110
    SLICE_X43Y69.CLK     Tgck                  0.837   P1/register_24_9
                                                       P1/register_24_mux0000<7>1
                                                       P1/register_24_8
    -------------------------------------------------  ---------------------------
    Total                                     13.396ns (4.295ns logic, 9.101ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point P1/register_24_9 (SLICE_X43Y69.F3), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               P1/step_FSM_FFd3_1 (FF)
  Destination:          P1/register_24_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.625ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.030 - 0.052)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P1/step_FSM_FFd3_1 to P1/register_24_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y50.XQ      Tcko                  0.592   P1/step_FSM_FFd3_1
                                                       P1/step_FSM_FFd3_1
    SLICE_X37Y46.G3      net (fanout=7)        0.688   P1/step_FSM_FFd3_1
    SLICE_X37Y46.Y       Tilo                  0.704   N367
                                                       P1/step_FSM_Out11
    SLICE_X37Y46.F1      net (fanout=5)        0.993   P1/step_cmp_eq0009
    SLICE_X37Y46.X       Tilo                  0.704   N367
                                                       P1/register_0_mux0000<0>31_SW0
    SLICE_X21Y55.G1      net (fanout=2)        1.398   N367
    SLICE_X21Y55.Y       Tilo                  0.704   P1/N125
                                                       P1/register_0_mux0000<0>31_1
    SLICE_X12Y57.G1      net (fanout=16)       1.075   P1/register_0_mux0000<0>31
    SLICE_X12Y57.Y       Tilo                  0.759   P1/register_24_6
                                                       P1/register_24_mux0000<0>21
    SLICE_X43Y69.F3      net (fanout=16)       5.171   P1/N110
    SLICE_X43Y69.CLK     Tfck                  0.837   P1/register_24_9
                                                       P1/register_24_mux0000<6>1
                                                       P1/register_24_9
    -------------------------------------------------  ---------------------------
    Total                                     13.625ns (4.300ns logic, 9.325ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               P1/step_FSM_FFd4_1 (FF)
  Destination:          P1/register_24_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.390ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.030 - 0.051)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P1/step_FSM_FFd4_1 to P1/register_24_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y48.XQ      Tcko                  0.592   P1/step_FSM_FFd4_1
                                                       P1/step_FSM_FFd4_1
    SLICE_X37Y46.G4      net (fanout=4)        0.453   P1/step_FSM_FFd4_1
    SLICE_X37Y46.Y       Tilo                  0.704   N367
                                                       P1/step_FSM_Out11
    SLICE_X37Y46.F1      net (fanout=5)        0.993   P1/step_cmp_eq0009
    SLICE_X37Y46.X       Tilo                  0.704   N367
                                                       P1/register_0_mux0000<0>31_SW0
    SLICE_X21Y55.G1      net (fanout=2)        1.398   N367
    SLICE_X21Y55.Y       Tilo                  0.704   P1/N125
                                                       P1/register_0_mux0000<0>31_1
    SLICE_X12Y57.G1      net (fanout=16)       1.075   P1/register_0_mux0000<0>31
    SLICE_X12Y57.Y       Tilo                  0.759   P1/register_24_6
                                                       P1/register_24_mux0000<0>21
    SLICE_X43Y69.F3      net (fanout=16)       5.171   P1/N110
    SLICE_X43Y69.CLK     Tfck                  0.837   P1/register_24_9
                                                       P1/register_24_mux0000<6>1
                                                       P1/register_24_9
    -------------------------------------------------  ---------------------------
    Total                                     13.390ns (4.300ns logic, 9.090ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               P1/step_FSM_FFd1_1 (FF)
  Destination:          P1/register_24_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.362ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.030 - 0.057)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P1/step_FSM_FFd1_1 to P1/register_24_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y47.YQ      Tcko                  0.587   P1/step_FSM_FFd1_1
                                                       P1/step_FSM_FFd1_1
    SLICE_X37Y46.G2      net (fanout=1)        0.430   P1/step_FSM_FFd1_1
    SLICE_X37Y46.Y       Tilo                  0.704   N367
                                                       P1/step_FSM_Out11
    SLICE_X37Y46.F1      net (fanout=5)        0.993   P1/step_cmp_eq0009
    SLICE_X37Y46.X       Tilo                  0.704   N367
                                                       P1/register_0_mux0000<0>31_SW0
    SLICE_X21Y55.G1      net (fanout=2)        1.398   N367
    SLICE_X21Y55.Y       Tilo                  0.704   P1/N125
                                                       P1/register_0_mux0000<0>31_1
    SLICE_X12Y57.G1      net (fanout=16)       1.075   P1/register_0_mux0000<0>31
    SLICE_X12Y57.Y       Tilo                  0.759   P1/register_24_6
                                                       P1/register_24_mux0000<0>21
    SLICE_X43Y69.F3      net (fanout=16)       5.171   P1/N110
    SLICE_X43Y69.CLK     Tfck                  0.837   P1/register_24_9
                                                       P1/register_24_mux0000<6>1
                                                       P1/register_24_9
    -------------------------------------------------  ---------------------------
    Total                                     13.362ns (4.295ns logic, 9.067ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point P1/register_28_8 (SLICE_X40Y70.G1), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               P1/step_FSM_FFd3_1 (FF)
  Destination:          P1/register_28_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.536ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P1/step_FSM_FFd3_1 to P1/register_28_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y50.XQ      Tcko                  0.592   P1/step_FSM_FFd3_1
                                                       P1/step_FSM_FFd3_1
    SLICE_X37Y46.G3      net (fanout=7)        0.688   P1/step_FSM_FFd3_1
    SLICE_X37Y46.Y       Tilo                  0.704   N367
                                                       P1/step_FSM_Out11
    SLICE_X37Y46.F1      net (fanout=5)        0.993   P1/step_cmp_eq0009
    SLICE_X37Y46.X       Tilo                  0.704   N367
                                                       P1/register_0_mux0000<0>31_SW0
    SLICE_X21Y55.G1      net (fanout=2)        1.398   N367
    SLICE_X21Y55.Y       Tilo                  0.704   P1/N125
                                                       P1/register_0_mux0000<0>31_1
    SLICE_X13Y55.G2      net (fanout=16)       0.791   P1/register_0_mux0000<0>31
    SLICE_X13Y55.Y       Tilo                  0.704   P1/register_28_6
                                                       P1/register_28_mux0000<0>21
    SLICE_X40Y70.G1      net (fanout=16)       5.366   P1/N114
    SLICE_X40Y70.CLK     Tgck                  0.892   P1/register_28_9
                                                       P1/register_28_mux0000<7>1
                                                       P1/register_28_8
    -------------------------------------------------  ---------------------------
    Total                                     13.536ns (4.300ns logic, 9.236ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               P1/step_FSM_FFd4_1 (FF)
  Destination:          P1/register_28_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.301ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P1/step_FSM_FFd4_1 to P1/register_28_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y48.XQ      Tcko                  0.592   P1/step_FSM_FFd4_1
                                                       P1/step_FSM_FFd4_1
    SLICE_X37Y46.G4      net (fanout=4)        0.453   P1/step_FSM_FFd4_1
    SLICE_X37Y46.Y       Tilo                  0.704   N367
                                                       P1/step_FSM_Out11
    SLICE_X37Y46.F1      net (fanout=5)        0.993   P1/step_cmp_eq0009
    SLICE_X37Y46.X       Tilo                  0.704   N367
                                                       P1/register_0_mux0000<0>31_SW0
    SLICE_X21Y55.G1      net (fanout=2)        1.398   N367
    SLICE_X21Y55.Y       Tilo                  0.704   P1/N125
                                                       P1/register_0_mux0000<0>31_1
    SLICE_X13Y55.G2      net (fanout=16)       0.791   P1/register_0_mux0000<0>31
    SLICE_X13Y55.Y       Tilo                  0.704   P1/register_28_6
                                                       P1/register_28_mux0000<0>21
    SLICE_X40Y70.G1      net (fanout=16)       5.366   P1/N114
    SLICE_X40Y70.CLK     Tgck                  0.892   P1/register_28_9
                                                       P1/register_28_mux0000<7>1
                                                       P1/register_28_8
    -------------------------------------------------  ---------------------------
    Total                                     13.301ns (4.300ns logic, 9.001ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               P1/step_FSM_FFd1_1 (FF)
  Destination:          P1/register_28_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.273ns (Levels of Logic = 5)
  Clock Path Skew:      -0.003ns (0.098 - 0.101)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P1/step_FSM_FFd1_1 to P1/register_28_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y47.YQ      Tcko                  0.587   P1/step_FSM_FFd1_1
                                                       P1/step_FSM_FFd1_1
    SLICE_X37Y46.G2      net (fanout=1)        0.430   P1/step_FSM_FFd1_1
    SLICE_X37Y46.Y       Tilo                  0.704   N367
                                                       P1/step_FSM_Out11
    SLICE_X37Y46.F1      net (fanout=5)        0.993   P1/step_cmp_eq0009
    SLICE_X37Y46.X       Tilo                  0.704   N367
                                                       P1/register_0_mux0000<0>31_SW0
    SLICE_X21Y55.G1      net (fanout=2)        1.398   N367
    SLICE_X21Y55.Y       Tilo                  0.704   P1/N125
                                                       P1/register_0_mux0000<0>31_1
    SLICE_X13Y55.G2      net (fanout=16)       0.791   P1/register_0_mux0000<0>31
    SLICE_X13Y55.Y       Tilo                  0.704   P1/register_28_6
                                                       P1/register_28_mux0000<0>21
    SLICE_X40Y70.G1      net (fanout=16)       5.366   P1/N114
    SLICE_X40Y70.CLK     Tgck                  0.892   P1/register_28_9
                                                       P1/register_28_mux0000<7>1
                                                       P1/register_28_8
    -------------------------------------------------  ---------------------------
    Total                                     13.273ns (4.295ns logic, 8.978ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point P1/L1/state_FSM_FFd14 (SLICE_X55Y15.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.991ns (requirement - (clock path skew + uncertainty - data path))
  Source:               P1/L1/state_FSM_FFd15 (FF)
  Destination:          P1/L1/state_FSM_FFd14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.989ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.002 - 0.004)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P1/L1/state_FSM_FFd15 to P1/L1/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y17.YQ      Tcko                  0.470   P1/L1/data<1>
                                                       P1/L1/state_FSM_FFd15
    SLICE_X55Y15.BX      net (fanout=3)        0.426   P1/L1/state_FSM_FFd15
    SLICE_X55Y15.CLK     Tckdi       (-Th)    -0.093   P1/L1/state_FSM_FFd14
                                                       P1/L1/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      0.989ns (0.563ns logic, 0.426ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------

Paths for end point P1/L1/state_FSM_FFd4 (SLICE_X65Y19.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.998ns (requirement - (clock path skew + uncertainty - data path))
  Source:               P1/L1/state_FSM_FFd5 (FF)
  Destination:          P1/L1/state_FSM_FFd4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.999ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.005 - 0.004)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P1/L1/state_FSM_FFd5 to P1/L1/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y17.YQ      Tcko                  0.522   P1/L1/state_FSM_FFd6
                                                       P1/L1/state_FSM_FFd5
    SLICE_X65Y19.BX      net (fanout=3)        0.384   P1/L1/state_FSM_FFd5
    SLICE_X65Y19.CLK     Tckdi       (-Th)    -0.093   P1/L1/state_FSM_FFd4
                                                       P1/L1/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      0.999ns (0.615ns logic, 0.384ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------

Paths for end point P1/L1/state_FSM_FFd12 (SLICE_X55Y13.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               P1/L1/state_FSM_FFd13 (FF)
  Destination:          P1/L1/state_FSM_FFd12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.011ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.023 - 0.021)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P1/L1/state_FSM_FFd13 to P1/L1/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y15.YQ      Tcko                  0.470   P1/L1/state_FSM_FFd14
                                                       P1/L1/state_FSM_FFd13
    SLICE_X55Y13.BX      net (fanout=3)        0.448   P1/L1/state_FSM_FFd13
    SLICE_X55Y13.CLK     Tckdi       (-Th)    -0.093   P1/L1/state_FSM_FFd12
                                                       P1/L1/state_FSM_FFd12
    -------------------------------------------------  ---------------------------
    Total                                      1.011ns (0.563ns logic, 0.448ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: P1/L1/state_FSM_FFd6/CLK
  Logical resource: P1/L1/state_FSM_FFd6/CK
  Location pin: SLICE_X64Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: P1/L1/state_FSM_FFd6/CLK
  Logical resource: P1/L1/state_FSM_FFd6/CK
  Location pin: SLICE_X64Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: P1/L1/state_FSM_FFd6/CLK
  Logical resource: P1/L1/state_FSM_FFd6/CK
  Location pin: SLICE_X64Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.681|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 44302 paths, 0 nets, and 10796 connections

Design statistics:
   Minimum period:  13.681ns{1}   (Maximum frequency:  73.094MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Mar 27 15:31:52 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 381 MB



