// Seed: 2579018267
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  assign module_1.id_0 = 0;
  inout wire id_1;
  wire id_5;
endmodule
module module_1 #(
    parameter id_2 = 32'd55,
    parameter id_3 = 32'd61
) (
    output wire id_0,
    input supply0 id_1,
    input tri1 _id_2,
    input wor _id_3,
    output wand id_4
);
  logic [7:0] id_6;
  wire [id_2 : -1] id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7
  );
  assign id_6[id_3] = -1;
  logic id_8;
  ;
endmodule
