Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Jan 12 15:55:47 2026
| Host         : MoesWorkPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_Level_timing_summary_routed.rpt -pb Top_Level_timing_summary_routed.pb -rpx Top_Level_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.452        0.000                      0                 1866        0.000        0.000                      0                 1866        2.000        0.000                       0                   731  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
sys_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             0.452        0.000                      0                 1866        0.000        0.000                      0                 1866        2.000        0.000                       0                   731  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk                     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 rst_i
                            (input port clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crc32_engine/lfsr_state[12].cnt_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.088ns  (logic 0.951ns (13.417%)  route 6.137ns (86.583%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.200ns = ( 9.200 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    J17                                               0.000     1.000 r  rst_i (IN)
                         net (fo=0)                   0.000     1.000    rst_i
    J17                  IBUF (Prop_ibuf_I_O)         0.951     1.951 r  rst_i_IBUF_inst/O
                         net (fo=475, routed)         6.137     8.088    crc32_engine/rst_i_IBUF
    SLICE_X8Y22          FDRE                                         r  crc32_engine/lfsr_state[12].cnt_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    M18                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.436     9.200    crc32_engine/clk_i_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  crc32_engine/lfsr_state[12].cnt_reg_reg/C
                         clock pessimism              0.000     9.200    
                         clock uncertainty           -0.135     9.065    
    SLICE_X8Y22          FDRE (Setup_fdre_C_R)       -0.524     8.541    crc32_engine/lfsr_state[12].cnt_reg_reg
  -------------------------------------------------------------------
                         required time                          8.541    
                         arrival time                          -8.088    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 rst_i
                            (input port clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crc32_engine/lfsr_state[20].cnt_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.088ns  (logic 0.951ns (13.417%)  route 6.137ns (86.583%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.200ns = ( 9.200 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    J17                                               0.000     1.000 r  rst_i (IN)
                         net (fo=0)                   0.000     1.000    rst_i
    J17                  IBUF (Prop_ibuf_I_O)         0.951     1.951 r  rst_i_IBUF_inst/O
                         net (fo=475, routed)         6.137     8.088    crc32_engine/rst_i_IBUF
    SLICE_X8Y22          FDRE                                         r  crc32_engine/lfsr_state[20].cnt_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    M18                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.436     9.200    crc32_engine/clk_i_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  crc32_engine/lfsr_state[20].cnt_reg_reg/C
                         clock pessimism              0.000     9.200    
                         clock uncertainty           -0.135     9.065    
    SLICE_X8Y22          FDRE (Setup_fdre_C_R)       -0.524     8.541    crc32_engine/lfsr_state[20].cnt_reg_reg
  -------------------------------------------------------------------
                         required time                          8.541    
                         arrival time                          -8.088    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 rst_i
                            (input port clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crc32_engine/lfsr_state[21].cnt_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.088ns  (logic 0.951ns (13.417%)  route 6.137ns (86.583%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.200ns = ( 9.200 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    J17                                               0.000     1.000 r  rst_i (IN)
                         net (fo=0)                   0.000     1.000    rst_i
    J17                  IBUF (Prop_ibuf_I_O)         0.951     1.951 r  rst_i_IBUF_inst/O
                         net (fo=475, routed)         6.137     8.088    crc32_engine/rst_i_IBUF
    SLICE_X8Y22          FDRE                                         r  crc32_engine/lfsr_state[21].cnt_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    M18                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.436     9.200    crc32_engine/clk_i_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  crc32_engine/lfsr_state[21].cnt_reg_reg/C
                         clock pessimism              0.000     9.200    
                         clock uncertainty           -0.135     9.065    
    SLICE_X8Y22          FDRE (Setup_fdre_C_R)       -0.524     8.541    crc32_engine/lfsr_state[21].cnt_reg_reg
  -------------------------------------------------------------------
                         required time                          8.541    
                         arrival time                          -8.088    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 rst_i
                            (input port clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crc32_engine/lfsr_state[4].cnt_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.088ns  (logic 0.951ns (13.417%)  route 6.137ns (86.583%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.200ns = ( 9.200 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    J17                                               0.000     1.000 r  rst_i (IN)
                         net (fo=0)                   0.000     1.000    rst_i
    J17                  IBUF (Prop_ibuf_I_O)         0.951     1.951 r  rst_i_IBUF_inst/O
                         net (fo=475, routed)         6.137     8.088    crc32_engine/rst_i_IBUF
    SLICE_X8Y22          FDRE                                         r  crc32_engine/lfsr_state[4].cnt_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    M18                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.436     9.200    crc32_engine/clk_i_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  crc32_engine/lfsr_state[4].cnt_reg_reg/C
                         clock pessimism              0.000     9.200    
                         clock uncertainty           -0.135     9.065    
    SLICE_X8Y22          FDRE (Setup_fdre_C_R)       -0.524     8.541    crc32_engine/lfsr_state[4].cnt_reg_reg
  -------------------------------------------------------------------
                         required time                          8.541    
                         arrival time                          -8.088    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 rst_i
                            (input port clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crc32_engine/lfsr_state[5].cnt_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.088ns  (logic 0.951ns (13.417%)  route 6.137ns (86.583%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.200ns = ( 9.200 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    J17                                               0.000     1.000 r  rst_i (IN)
                         net (fo=0)                   0.000     1.000    rst_i
    J17                  IBUF (Prop_ibuf_I_O)         0.951     1.951 r  rst_i_IBUF_inst/O
                         net (fo=475, routed)         6.137     8.088    crc32_engine/rst_i_IBUF
    SLICE_X8Y22          FDRE                                         r  crc32_engine/lfsr_state[5].cnt_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    M18                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.436     9.200    crc32_engine/clk_i_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  crc32_engine/lfsr_state[5].cnt_reg_reg/C
                         clock pessimism              0.000     9.200    
                         clock uncertainty           -0.135     9.065    
    SLICE_X8Y22          FDRE (Setup_fdre_C_R)       -0.524     8.541    crc32_engine/lfsr_state[5].cnt_reg_reg
  -------------------------------------------------------------------
                         required time                          8.541    
                         arrival time                          -8.088    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 rst_i
                            (input port clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crc32_engine/lfsr_state[6].cnt_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.088ns  (logic 0.951ns (13.417%)  route 6.137ns (86.583%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.200ns = ( 9.200 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    J17                                               0.000     1.000 r  rst_i (IN)
                         net (fo=0)                   0.000     1.000    rst_i
    J17                  IBUF (Prop_ibuf_I_O)         0.951     1.951 r  rst_i_IBUF_inst/O
                         net (fo=475, routed)         6.137     8.088    crc32_engine/rst_i_IBUF
    SLICE_X8Y22          FDRE                                         r  crc32_engine/lfsr_state[6].cnt_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    M18                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.436     9.200    crc32_engine/clk_i_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  crc32_engine/lfsr_state[6].cnt_reg_reg/C
                         clock pessimism              0.000     9.200    
                         clock uncertainty           -0.135     9.065    
    SLICE_X8Y22          FDRE (Setup_fdre_C_R)       -0.524     8.541    crc32_engine/lfsr_state[6].cnt_reg_reg
  -------------------------------------------------------------------
                         required time                          8.541    
                         arrival time                          -8.088    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 rst_i
                            (input port clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crc32_engine/lfsr_state[7].cnt_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.088ns  (logic 0.951ns (13.417%)  route 6.137ns (86.583%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.200ns = ( 9.200 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    J17                                               0.000     1.000 r  rst_i (IN)
                         net (fo=0)                   0.000     1.000    rst_i
    J17                  IBUF (Prop_ibuf_I_O)         0.951     1.951 r  rst_i_IBUF_inst/O
                         net (fo=475, routed)         6.137     8.088    crc32_engine/rst_i_IBUF
    SLICE_X8Y22          FDRE                                         r  crc32_engine/lfsr_state[7].cnt_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    M18                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.436     9.200    crc32_engine/clk_i_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  crc32_engine/lfsr_state[7].cnt_reg_reg/C
                         clock pessimism              0.000     9.200    
                         clock uncertainty           -0.135     9.065    
    SLICE_X8Y22          FDRE (Setup_fdre_C_R)       -0.524     8.541    crc32_engine/lfsr_state[7].cnt_reg_reg
  -------------------------------------------------------------------
                         required time                          8.541    
                         arrival time                          -8.088    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 rst_i
                            (input port clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crc32_engine/lfsr_state[31].state_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.083ns  (logic 0.951ns (13.428%)  route 6.132ns (86.572%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 9.274 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    J17                                               0.000     1.000 r  rst_i (IN)
                         net (fo=0)                   0.000     1.000    rst_i
    J17                  IBUF (Prop_ibuf_I_O)         0.951     1.951 r  rst_i_IBUF_inst/O
                         net (fo=475, routed)         6.132     8.083    crc32_engine/rst_i_IBUF
    SLICE_X6Y16          FDRE                                         r  crc32_engine/lfsr_state[31].state_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    M18                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.510     9.274    crc32_engine/clk_i_IBUF_BUFG
    SLICE_X6Y16          FDRE                                         r  crc32_engine/lfsr_state[31].state_reg_reg/C
                         clock pessimism              0.000     9.274    
                         clock uncertainty           -0.135     9.139    
    SLICE_X6Y16          FDRE (Setup_fdre_C_R)       -0.524     8.615    crc32_engine/lfsr_state[31].state_reg_reg
  -------------------------------------------------------------------
                         required time                          8.615    
                         arrival time                          -8.083    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.540ns  (required time - arrival time)
  Source:                 rst_i
                            (input port clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            message_shift_reg[140]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.014ns  (logic 0.951ns (13.560%)  route 6.063ns (86.440%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns = ( 9.213 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    J17                                               0.000     1.000 r  rst_i (IN)
                         net (fo=0)                   0.000     1.000    rst_i
    J17                  IBUF (Prop_ibuf_I_O)         0.951     1.951 r  rst_i_IBUF_inst/O
                         net (fo=475, routed)         6.063     8.014    rst_i_IBUF
    SLICE_X8Y8           FDRE                                         r  message_shift_reg[140]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    M18                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.449     9.213    clk_i_IBUF_BUFG
    SLICE_X8Y8           FDRE                                         r  message_shift_reg[140]/C
                         clock pessimism              0.000     9.213    
                         clock uncertainty           -0.135     9.078    
    SLICE_X8Y8           FDRE (Setup_fdre_C_R)       -0.524     8.554    message_shift_reg[140]
  -------------------------------------------------------------------
                         required time                          8.554    
                         arrival time                          -8.014    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.540ns  (required time - arrival time)
  Source:                 rst_i
                            (input port clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            message_shift_reg[149]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.014ns  (logic 0.951ns (13.560%)  route 6.063ns (86.440%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns = ( 9.213 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    J17                                               0.000     1.000 r  rst_i (IN)
                         net (fo=0)                   0.000     1.000    rst_i
    J17                  IBUF (Prop_ibuf_I_O)         0.951     1.951 r  rst_i_IBUF_inst/O
                         net (fo=475, routed)         6.063     8.014    rst_i_IBUF
    SLICE_X8Y8           FDRE                                         r  message_shift_reg[149]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    M18                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.449     9.213    clk_i_IBUF_BUFG
    SLICE_X8Y8           FDRE                                         r  message_shift_reg[149]/C
                         clock pessimism              0.000     9.213    
                         clock uncertainty           -0.135     9.078    
    SLICE_X8Y8           FDRE (Setup_fdre_C_R)       -0.524     8.554    message_shift_reg[149]
  -------------------------------------------------------------------
                         required time                          8.554    
                         arrival time                          -8.014    
  -------------------------------------------------------------------
                         slack                                  0.540    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (arrival time - required time)
  Source:                 data_last_i
                            (input port clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crc_engine_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 0.900ns (19.848%)  route 3.636ns (80.152%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.631ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.500     0.500    
    L18                                               0.000     0.500 r  data_last_i (IN)
                         net (fo=0)                   0.000     0.500    data_last_i
    L18                  IBUF (Prop_ibuf_I_O)         0.800     1.300 r  data_last_i_IBUF_inst/O
                         net (fo=1, routed)           3.636     4.936    data_last_i_IBUF
    SLICE_X3Y29          LUT2 (Prop_lut2_I1_O)        0.100     5.036 r  crc_engine_en_i_1/O
                         net (fo=1, routed)           0.000     5.036    crc_engine_en
    SLICE_X3Y29          FDRE                                         r  crc_engine_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.625     4.631    clk_i_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  crc_engine_en_reg/C
                         clock pessimism              0.000     4.631    
                         clock uncertainty            0.135     4.766    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.270     5.036    crc_engine_en_reg
  -------------------------------------------------------------------
                         required time                         -5.036    
                         arrival time                           5.036    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 data_i[5]
                            (input port clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            message_shift_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.578ns  (logic 0.911ns (19.887%)  route 3.668ns (80.113%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.640ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.500     0.500    
    W13                                               0.000     0.500 r  data_i[5] (IN)
                         net (fo=0)                   0.000     0.500    data_i[5]
    W13                  IBUF (Prop_ibuf_I_O)         0.811     1.311 r  data_i_IBUF[5]_inst/O
                         net (fo=8, routed)           3.668     4.978    data_i_IBUF[5]
    SLICE_X1Y12          LUT5 (Prop_lut5_I4_O)        0.100     5.078 r  message_shift[69]_i_1/O
                         net (fo=1, routed)           0.000     5.078    message_shift[69]_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  message_shift_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.634     4.640    clk_i_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  message_shift_reg[69]/C
                         clock pessimism              0.000     4.640    
                         clock uncertainty            0.135     4.775    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.269     5.044    message_shift_reg[69]
  -------------------------------------------------------------------
                         required time                         -5.044    
                         arrival time                           5.078    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 crc32_engine/lfsr_state[14].state_reg_4_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crc32_engine/lfsr_state[14].state_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.556     1.383    crc32_engine/clk_i_IBUF_BUFG
    SLICE_X11Y21         FDRE                                         r  crc32_engine/lfsr_state[14].state_reg_4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141     1.524 r  crc32_engine/lfsr_state[14].state_reg_4_reg/Q
                         net (fo=2, routed)           0.098     1.622    crc32_engine/lfsr_state[14].state_reg_4
    SLICE_X10Y21         LUT5 (Prop_lut5_I2_O)        0.045     1.667 r  crc32_engine/lfsr_state[14].state_out[14]_i_1/O
                         net (fo=1, routed)           0.000     1.667    crc32_engine/lfsr_state[14].state_out_reg0
    SLICE_X10Y21         FDRE                                         r  crc32_engine/lfsr_state[14].state_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.824     1.897    crc32_engine/clk_i_IBUF_BUFG
    SLICE_X10Y21         FDRE                                         r  crc32_engine/lfsr_state[14].state_out_reg[14]/C
                         clock pessimism             -0.501     1.396    
                         clock uncertainty            0.100     1.496    
    SLICE_X10Y21         FDRE (Hold_fdre_C_D)         0.120     1.616    crc32_engine/lfsr_state[14].state_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 crc32_engine/lfsr_state[8].state_reg_4_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crc32_engine/lfsr_state[8].state_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.558     1.385    crc32_engine/clk_i_IBUF_BUFG
    SLICE_X15Y19         FDRE                                         r  crc32_engine/lfsr_state[8].state_reg_4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDRE (Prop_fdre_C_Q)         0.141     1.526 r  crc32_engine/lfsr_state[8].state_reg_4_reg/Q
                         net (fo=2, routed)           0.098     1.624    crc32_engine/lfsr_state[8].state_reg_4
    SLICE_X14Y19         LUT5 (Prop_lut5_I4_O)        0.045     1.669 r  crc32_engine/lfsr_state[8].state_out[8]_i_1/O
                         net (fo=1, routed)           0.000     1.669    crc32_engine/lfsr_state[8].state_out_reg0
    SLICE_X14Y19         FDRE                                         r  crc32_engine/lfsr_state[8].state_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.826     1.899    crc32_engine/clk_i_IBUF_BUFG
    SLICE_X14Y19         FDRE                                         r  crc32_engine/lfsr_state[8].state_out_reg[8]/C
                         clock pessimism             -0.501     1.398    
                         clock uncertainty            0.100     1.498    
    SLICE_X14Y19         FDRE (Hold_fdre_C_D)         0.120     1.618    crc32_engine/lfsr_state[8].state_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 message_shift_reg[206]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            message_buffer_reg[206]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.506%)  route 0.100ns (41.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.581     1.408    clk_i_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  message_shift_reg[206]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.141     1.549 r  message_shift_reg[206]/Q
                         net (fo=1, routed)           0.100     1.649    message_shift[206]
    SLICE_X6Y23          FDRE                                         r  message_buffer_reg[206]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.849     1.922    clk_i_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  message_buffer_reg[206]/C
                         clock pessimism             -0.501     1.421    
                         clock uncertainty            0.100     1.521    
    SLICE_X6Y23          FDRE (Hold_fdre_C_D)         0.076     1.597    message_buffer_reg[206]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 message_shift_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            message_buffer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.025%)  route 0.102ns (41.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.588     1.415    clk_i_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  message_shift_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.556 r  message_shift_reg[31]/Q
                         net (fo=1, routed)           0.102     1.658    message_shift[31]
    SLICE_X2Y18          FDRE                                         r  message_buffer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.857     1.930    clk_i_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  message_buffer_reg[31]/C
                         clock pessimism             -0.501     1.429    
                         clock uncertainty            0.100     1.529    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.076     1.605    message_buffer_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 message_shift_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            message_buffer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.610%)  route 0.104ns (42.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.587     1.414    clk_i_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  message_shift_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.141     1.555 r  message_shift_reg[21]/Q
                         net (fo=1, routed)           0.104     1.659    message_shift[21]
    SLICE_X2Y19          FDRE                                         r  message_buffer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.856     1.929    clk_i_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  message_buffer_reg[21]/C
                         clock pessimism             -0.501     1.428    
                         clock uncertainty            0.100     1.528    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.076     1.604    message_buffer_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 message_shift_reg[139]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            message_buffer_reg[139]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.164ns (75.889%)  route 0.052ns (24.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.591     1.418    clk_i_IBUF_BUFG
    SLICE_X6Y11          FDRE                                         r  message_shift_reg[139]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.164     1.582 r  message_shift_reg[139]/Q
                         net (fo=1, routed)           0.052     1.634    message_shift[139]
    SLICE_X7Y11          FDRE                                         r  message_buffer_reg[139]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.862     1.935    clk_i_IBUF_BUFG
    SLICE_X7Y11          FDRE                                         r  message_buffer_reg[139]/C
                         clock pessimism             -0.504     1.431    
                         clock uncertainty            0.100     1.531    
    SLICE_X7Y11          FDRE (Hold_fdre_C_D)         0.047     1.578    message_buffer_reg[139]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 message_shift_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            message_buffer_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.586     1.413    clk_i_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  message_shift_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     1.554 r  message_shift_reg[17]/Q
                         net (fo=1, routed)           0.100     1.654    message_shift[17]
    SLICE_X1Y20          FDRE                                         r  message_buffer_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.855     1.928    clk_i_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  message_buffer_reg[17]/C
                         clock pessimism             -0.501     1.427    
                         clock uncertainty            0.100     1.527    
    SLICE_X1Y20          FDRE (Hold_fdre_C_D)         0.070     1.597    message_buffer_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 message_shift_reg[185]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            message_buffer_reg[185]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.281%)  route 0.119ns (45.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.585     1.412    clk_i_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  message_shift_reg[185]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     1.553 r  message_shift_reg[185]/Q
                         net (fo=1, routed)           0.119     1.672    message_shift[185]
    SLICE_X4Y27          FDRE                                         r  message_buffer_reg[185]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.851     1.924    clk_i_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  message_buffer_reg[185]/C
                         clock pessimism             -0.480     1.444    
                         clock uncertainty            0.100     1.544    
    SLICE_X4Y27          FDRE (Hold_fdre_C_D)         0.070     1.614    message_buffer_reg[185]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X3Y29    compute_flag_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X3Y29    crc_engine_en_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X5Y12    message_buffer_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X7Y11    message_buffer_reg[100]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X10Y10   message_buffer_reg[101]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X11Y10   message_buffer_reg[102]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X8Y11    message_buffer_reg[103]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X5Y9     message_buffer_reg[104]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X9Y9     message_buffer_reg[105]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X3Y29    compute_flag_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X3Y29    compute_flag_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X3Y29    crc_engine_en_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X3Y29    crc_engine_en_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X5Y12    message_buffer_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X5Y12    message_buffer_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X7Y11    message_buffer_reg[100]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X7Y11    message_buffer_reg[100]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X10Y10   message_buffer_reg[101]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X10Y10   message_buffer_reg[101]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X3Y29    compute_flag_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X3Y29    compute_flag_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X3Y29    crc_engine_en_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X3Y29    crc_engine_en_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X5Y12    message_buffer_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X5Y12    message_buffer_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X7Y11    message_buffer_reg[100]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X7Y11    message_buffer_reg[100]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X10Y10   message_buffer_reg[101]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X10Y10   message_buffer_reg[101]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 crc32_engine/lfsr_state[28].state_out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crc_o[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.331ns  (logic 3.120ns (37.451%)  route 5.211ns (62.549%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.621     4.627    crc32_engine/clk_i_IBUF_BUFG
    SLICE_X6Y21          FDRE                                         r  crc32_engine/lfsr_state[28].state_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.518     5.145 r  crc32_engine/lfsr_state[28].state_out_reg[28]/Q
                         net (fo=1, routed)           5.211    10.356    crc_o_OBUF[28]
    N2                   OBUF (Prop_obuf_I_O)         2.602    12.958 r  crc_o_OBUF[28]_inst/O
                         net (fo=0)                   0.000    12.958    crc_o[28]
    N2                                                                r  crc_o[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crc32_engine/lfsr_state[27].state_out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crc_o[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.136ns  (logic 3.059ns (37.595%)  route 5.077ns (62.405%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.621     4.627    crc32_engine/clk_i_IBUF_BUFG
    SLICE_X4Y21          FDRE                                         r  crc32_engine/lfsr_state[27].state_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.456     5.083 r  crc32_engine/lfsr_state[27].state_out_reg[27]/Q
                         net (fo=1, routed)           5.077    10.160    crc_o_OBUF[27]
    N1                   OBUF (Prop_obuf_I_O)         2.603    12.763 r  crc_o_OBUF[27]_inst/O
                         net (fo=0)                   0.000    12.763    crc_o[27]
    N1                                                                r  crc_o[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crc32_engine/lfsr_state[29].state_out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crc_o[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.080ns  (logic 3.122ns (38.641%)  route 4.958ns (61.359%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.556     4.562    crc32_engine/clk_i_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  crc32_engine/lfsr_state[29].state_out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.518     5.080 r  crc32_engine/lfsr_state[29].state_out_reg[29]/Q
                         net (fo=1, routed)           4.958    10.038    crc_o_OBUF[29]
    M1                   OBUF (Prop_obuf_I_O)         2.604    12.642 r  crc_o_OBUF[29]_inst/O
                         net (fo=0)                   0.000    12.642    crc_o[29]
    M1                                                                r  crc_o[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crc32_engine/lfsr_state[31].state_out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crc_o[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.032ns  (logic 3.123ns (38.887%)  route 4.908ns (61.113%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.549     4.555    crc32_engine/clk_i_IBUF_BUFG
    SLICE_X14Y24         FDRE                                         r  crc32_engine/lfsr_state[31].state_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     5.073 r  crc32_engine/lfsr_state[31].state_out_reg[31]/Q
                         net (fo=1, routed)           4.908     9.981    crc_o_OBUF[31]
    M3                   OBUF (Prop_obuf_I_O)         2.605    12.586 r  crc_o_OBUF[31]_inst/O
                         net (fo=0)                   0.000    12.586    crc_o[31]
    M3                                                                r  crc_o[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crc32_engine/lfsr_state[30].state_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crc_o[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.913ns  (logic 3.122ns (39.461%)  route 4.790ns (60.539%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.552     4.558    crc32_engine/clk_i_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  crc32_engine/lfsr_state[30].state_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.518     5.076 r  crc32_engine/lfsr_state[30].state_out_reg[30]/Q
                         net (fo=1, routed)           4.790     9.866    crc_o_OBUF[30]
    M2                   OBUF (Prop_obuf_I_O)         2.604    12.471 r  crc_o_OBUF[30]_inst/O
                         net (fo=0)                   0.000    12.471    crc_o[30]
    M2                                                                r  crc_o[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crc32_engine/lfsr_state[26].state_out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crc_o[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.810ns  (logic 3.118ns (39.929%)  route 4.691ns (60.071%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.617     4.623    crc32_engine/clk_i_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  crc32_engine/lfsr_state[26].state_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.518     5.141 r  crc32_engine/lfsr_state[26].state_out_reg[26]/Q
                         net (fo=1, routed)           4.691     9.832    crc_o_OBUF[26]
    N3                   OBUF (Prop_obuf_I_O)         2.600    12.433 r  crc_o_OBUF[26]_inst/O
                         net (fo=0)                   0.000    12.433    crc_o[26]
    N3                                                                r  crc_o[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crc32_engine/lfsr_state[25].state_out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crc_o[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.609ns  (logic 3.067ns (40.309%)  route 4.542ns (59.691%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.551     4.557    crc32_engine/clk_i_IBUF_BUFG
    SLICE_X15Y23         FDRE                                         r  crc32_engine/lfsr_state[25].state_out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.456     5.013 r  crc32_engine/lfsr_state[25].state_out_reg[25]/Q
                         net (fo=1, routed)           4.542     9.555    crc_o_OBUF[25]
    P3                   OBUF (Prop_obuf_I_O)         2.611    12.166 r  crc_o_OBUF[25]_inst/O
                         net (fo=0)                   0.000    12.166    crc_o[25]
    P3                                                                r  crc_o[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crc32_engine/lfsr_state[24].state_out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crc_o[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.380ns  (logic 3.126ns (42.365%)  route 4.253ns (57.635%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.551     4.557    crc32_engine/clk_i_IBUF_BUFG
    SLICE_X14Y23         FDRE                                         r  crc32_engine/lfsr_state[24].state_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.518     5.075 r  crc32_engine/lfsr_state[24].state_out_reg[24]/Q
                         net (fo=1, routed)           4.253     9.328    crc_o_OBUF[24]
    P1                   OBUF (Prop_obuf_I_O)         2.608    11.937 r  crc_o_OBUF[24]_inst/O
                         net (fo=0)                   0.000    11.937    crc_o[24]
    P1                                                                r  crc_o[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crc32_engine/lfsr_state[22].state_out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crc_o[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.278ns  (logic 3.062ns (42.069%)  route 4.216ns (57.931%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.556     4.562    crc32_engine/clk_i_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  crc32_engine/lfsr_state[22].state_out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456     5.018 r  crc32_engine/lfsr_state[22].state_out_reg[22]/Q
                         net (fo=1, routed)           4.216     9.234    crc_o_OBUF[22]
    T2                   OBUF (Prop_obuf_I_O)         2.606    11.840 r  crc_o_OBUF[22]_inst/O
                         net (fo=0)                   0.000    11.840    crc_o[22]
    T2                                                                r  crc_o[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crc32_engine/lfsr_state[23].state_out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crc_o[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.174ns  (logic 3.060ns (42.651%)  route 4.114ns (57.349%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.617     4.623    crc32_engine/clk_i_IBUF_BUFG
    SLICE_X7Y23          FDRE                                         r  crc32_engine/lfsr_state[23].state_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.456     5.079 r  crc32_engine/lfsr_state[23].state_out_reg[23]/Q
                         net (fo=1, routed)           4.114     9.193    crc_o_OBUF[23]
    R2                   OBUF (Prop_obuf_I_O)         2.604    11.797 r  crc_o_OBUF[23]_inst/O
                         net (fo=0)                   0.000    11.797    crc_o[23]
    R2                                                                r  crc_o[23] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 crc32_engine/state_out_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crc_valid_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.162ns  (logic 1.257ns (58.156%)  route 0.905ns (41.844%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.553     1.380    crc32_engine/clk_i_IBUF_BUFG
    SLICE_X15Y25         FDRE                                         r  crc32_engine/state_out_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.141     1.521 r  crc32_engine/state_out_valid_reg/Q
                         net (fo=1, routed)           0.905     2.425    crc_valid_o_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.116     3.542 r  crc_valid_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.542    crc_valid_o
    U14                                                               r  crc_valid_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crc32_engine/lfsr_state[5].state_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crc_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.328ns  (logic 1.286ns (55.242%)  route 1.042ns (44.758%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.556     1.383    crc32_engine/clk_i_IBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  crc32_engine/lfsr_state[5].state_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.141     1.524 r  crc32_engine/lfsr_state[5].state_out_reg[5]/Q
                         net (fo=1, routed)           1.042     2.566    crc_o_OBUF[5]
    U8                   OBUF (Prop_obuf_I_O)         1.145     3.711 r  crc_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.711    crc_o[5]
    U8                                                                r  crc_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crc32_engine/lfsr_state[3].state_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crc_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.346ns  (logic 1.271ns (54.162%)  route 1.076ns (45.838%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.560     1.387    crc32_engine/clk_i_IBUF_BUFG
    SLICE_X15Y17         FDRE                                         r  crc32_engine/lfsr_state[3].state_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y17         FDRE (Prop_fdre_C_Q)         0.141     1.528 r  crc32_engine/lfsr_state[3].state_out_reg[3]/Q
                         net (fo=1, routed)           1.076     2.603    crc_o_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         1.130     3.733 r  crc_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.733    crc_o[3]
    U5                                                                r  crc_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crc32_engine/lfsr_state[2].state_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crc_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.380ns  (logic 1.279ns (53.709%)  route 1.102ns (46.291%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.560     1.387    crc32_engine/clk_i_IBUF_BUFG
    SLICE_X14Y17         FDRE                                         r  crc32_engine/lfsr_state[2].state_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.164     1.551 r  crc32_engine/lfsr_state[2].state_out_reg[2]/Q
                         net (fo=1, routed)           1.102     2.653    crc_o_OBUF[2]
    V5                   OBUF (Prop_obuf_I_O)         1.115     3.767 r  crc_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.767    crc_o[2]
    V5                                                                r  crc_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crc32_engine/lfsr_state[7].state_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crc_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.408ns  (logic 1.285ns (53.346%)  route 1.124ns (46.654%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.556     1.383    crc32_engine/clk_i_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  crc32_engine/lfsr_state[7].state_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.164     1.547 r  crc32_engine/lfsr_state[7].state_out_reg[7]/Q
                         net (fo=1, routed)           1.124     2.670    crc_o_OBUF[7]
    W7                   OBUF (Prop_obuf_I_O)         1.121     3.791 r  crc_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.791    crc_o[7]
    W7                                                                r  crc_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crc32_engine/lfsr_state[0].state_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crc_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.409ns  (logic 1.272ns (52.786%)  route 1.137ns (47.214%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.556     1.383    crc32_engine/clk_i_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  crc32_engine/lfsr_state[0].state_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.164     1.547 r  crc32_engine/lfsr_state[0].state_out_reg[0]/Q
                         net (fo=1, routed)           1.137     2.684    crc_o_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         1.108     3.792 r  crc_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.792    crc_o[0]
    V7                                                                r  crc_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crc32_engine/lfsr_state[10].state_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crc_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.417ns  (logic 1.274ns (52.718%)  route 1.143ns (47.282%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.556     1.383    crc32_engine/clk_i_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  crc32_engine/lfsr_state[10].state_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141     1.524 r  crc32_engine/lfsr_state[10].state_out_reg[10]/Q
                         net (fo=1, routed)           1.143     2.666    crc_o_OBUF[10]
    V4                   OBUF (Prop_obuf_I_O)         1.133     3.799 r  crc_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.799    crc_o[10]
    V4                                                                r  crc_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crc32_engine/lfsr_state[9].state_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crc_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.433ns  (logic 1.264ns (51.951%)  route 1.169ns (48.049%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.559     1.386    crc32_engine/clk_i_IBUF_BUFG
    SLICE_X15Y18         FDRE                                         r  crc32_engine/lfsr_state[9].state_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y18         FDRE (Prop_fdre_C_Q)         0.141     1.527 r  crc32_engine/lfsr_state[9].state_out_reg[9]/Q
                         net (fo=1, routed)           1.169     2.696    crc_o_OBUF[9]
    W5                   OBUF (Prop_obuf_I_O)         1.123     3.819 r  crc_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.819    crc_o[9]
    W5                                                                r  crc_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crc32_engine/lfsr_state[6].state_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crc_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.440ns  (logic 1.280ns (52.451%)  route 1.160ns (47.549%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.557     1.384    crc32_engine/clk_i_IBUF_BUFG
    SLICE_X11Y20         FDRE                                         r  crc32_engine/lfsr_state[6].state_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141     1.525 r  crc32_engine/lfsr_state[6].state_out_reg[6]/Q
                         net (fo=1, routed)           1.160     2.685    crc_o_OBUF[6]
    W6                   OBUF (Prop_obuf_I_O)         1.139     3.824 r  crc_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.824    crc_o[6]
    W6                                                                r  crc_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crc32_engine/lfsr_state[8].state_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crc_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.453ns  (logic 1.284ns (52.365%)  route 1.168ns (47.635%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.558     1.385    crc32_engine/clk_i_IBUF_BUFG
    SLICE_X14Y19         FDRE                                         r  crc32_engine/lfsr_state[8].state_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19         FDRE (Prop_fdre_C_Q)         0.164     1.549 r  crc32_engine/lfsr_state[8].state_out_reg[8]/Q
                         net (fo=1, routed)           1.168     2.717    crc_o_OBUF[8]
    W4                   OBUF (Prop_obuf_I_O)         1.120     3.838 r  crc_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.838    crc_o[8]
    W4                                                                r  crc_o[8] (OUT)
  -------------------------------------------------------------------    -------------------





