--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\ProgramData\App-V\DAA02E26-5322-4947-BF0F-062031F30E14\CFE6CF14-93A8-4FCD-AB10-8A5F8232BFDB\Root\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe
-intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml top_level.twx top_level.ncd -o
top_level.twr top_level.pcf -ucf top_level.ucf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2013-10-13, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
clr_rx      |    2.882(R)|   -0.413(R)|clk_BUFGP         |   0.000|
rst         |    4.510(R)|    0.596(R)|clk_BUFGP         |   0.000|
rxd         |    1.681(R)|    2.029(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
GPIO_LED_0   |   10.547(R)|clk_BUFGP         |   0.000|
GPIO_LED_1   |   10.646(R)|clk_BUFGP         |   0.000|
GPIO_LED_2   |   10.397(R)|clk_BUFGP         |   0.000|
GPIO_LED_3   |   11.036(R)|clk_BUFGP         |   0.000|
GPIO_LED_4   |   11.106(R)|clk_BUFGP         |   0.000|
GPIO_LED_5   |   10.866(R)|clk_BUFGP         |   0.000|
GPIO_LED_6   |   10.499(R)|clk_BUFGP         |   0.000|
GPIO_LED_7   |   10.617(R)|clk_BUFGP         |   0.000|
key_interrupt|    9.321(R)|clk_BUFGP         |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.740|    1.309|    1.310|         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Dec 13 16:07:44 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 443 MB



