// Seed: 77390721
module module_0 (
    output tri0 id_0,
    output uwire id_1,
    output wand id_2,
    input wand id_3,
    output wand id_4,
    output supply0 id_5,
    output tri1 id_6,
    input wire id_7,
    output supply1 id_8,
    input wand id_9,
    output tri id_10,
    output tri0 id_11,
    input wire id_12
);
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    input tri id_2,
    output tri0 id_3
);
  integer id_5;
  wire id_6;
  assign id_6 = id_6;
  module_0(
      id_3, id_3, id_3, id_1, id_3, id_3, id_3, id_0, id_3, id_1, id_3, id_3, id_1
  );
endmodule
