#pragma once


enum Language {
	VHDL, VERILOG, SYSTEM_VERILOG
};
