#include "main_6502.h"
using namespace m6502;
int32_t CPU::Execute(int32_t Cycles, Mem& memory)
{
	auto ADC = [this](uint8_t Value)
	{
		const bool IsTheSameFlag = !((A ^ Value) & m6502::NegativeFlagBit);
		uint32_t Sum = A;
		Sum += Value;
		Sum += Flags.C;
		A = Sum & 0xFF;
		Flags.C = Sum > 0xFF;
		Flags.V = IsTheSameFlag && ((A ^ Value) & m6502::NegativeFlagBit);
		SetStatus(A);
	};
	auto SBC = [this](uint8_t Value)
	{
		const bool IsTheSameFlag = !((A ^ Value) & m6502::NegativeFlagBit);
		uint32_t Sum = A;
		Sum += (~Value & 0xFF);
		Sum += (~Flags.C & 1);
		A = Sum & 0xFF;
		Flags.C = Sum > 0xFF;
		Flags.V = IsTheSameFlag && ((A ^ Value) & m6502::NegativeFlagBit);
		SetStatus(A);
	};
	auto CompareRegister = [this](uint8_t Value,uint8_t Register)
	{
		Flags.Z = Register == Value;
		Flags.C = Register >= Value;
		Flags.N = (((Register - Value) & m6502::NegativeFlagBit )> 0);
	};
	auto ASL = [&Cycles,this](uint8_t& Value)
	{
		Flags.C = (Value & m6502::NegativeFlagBit) > 0;
		Value <<= 1;
		SetStatus(Value);
		Cycles--;
		return Value;
	};
	auto LSR = [&Cycles, this](uint8_t& Value)
	{
		Flags.C = (Value & m6502::CarryFlag) > 0;
		Value >>= 1;
		SetStatus(Value);
		Cycles--;
		return Value;
	};
	auto ROL = [&Cycles, this](uint8_t& Value)
	{
		uint8_t NewBit = Flags.C ? m6502::CarryFlag : 0;
		Flags.C = (Value & m6502::NegativeFlagBit) > 0;
		Value <<= 1;
		Value |= NewBit;
		SetStatus(Value);
		Cycles--;
		return Value;
	};
	auto ROR = [&Cycles, this](uint8_t& Value)
	{
		bool OldBit = (Value & m6502::CarryFlag) > 0;
		Value >>= 1;
		Value |= Flags.C ? m6502::NegativeFlagBit : 0;
		Flags.C = OldBit;
		SetStatus(Value);
		Cycles--;
		return Value;
	};
	int32_t CyclesRequests = Cycles;
	while (Cycles > 0)
	{
		uint8_t Ins = FetchByte(Cycles, memory);
		switch (Ins)
		{
		case INS_LDA_IM: //¡¢º¥—∞÷∑ Immediate
		{
			A = FetchByte(Cycles, memory);
			SetStatus(A);
		}break;
		case INS_AND_IMM: //¡¢º¥—∞÷∑ AND Immediate
		{
			A &= FetchByte(Cycles, memory);
			SetStatus(A);
		}break;
		case INS_EOR_IMM: //¡¢º¥—∞÷∑ AND Immediate
		{
			A ^= FetchByte(Cycles, memory);
			SetStatus(A);
		}break;
		case INS_ORA_IMM: //¡¢º¥—∞÷∑ AND Immediate
		{
			A |= FetchByte(Cycles, memory);
			SetStatus(A);
		}break;
		case INS_LDX_IM: //¡¢º¥—∞÷∑ Immediate
		{
			X = FetchByte(Cycles, memory);
			SetStatus(X);
		}break;
		case INS_LDY_IM: //¡¢º¥—∞÷∑ Immediate
		{
			Y = FetchByte(Cycles, memory);
			SetStatus(Y);
		}break;
		case INS_TAX_IM: //¡¢º¥—∞÷∑ Immediate
		{
			X = A;
			Cycles--;
			SetStatus(X);
		}break;
		case INS_TAY_IM: //¡¢º¥—∞÷∑ Immediate
		{
			Y = A;
			Cycles--;
			SetStatus(Y);
		}break;
		case INS_TXA_IM: //¡¢º¥—∞÷∑ Immediate
		{
			A = X;
			Cycles--;
			SetStatus(A);
		}break;
		case INS_TYA_IM: //¡¢º¥—∞÷∑ Immediate
		{
			A = Y;
			Cycles--;
			SetStatus(A);
		}break;
		case INS_INX_IM: //¡¢º¥—∞÷∑ Immediate
		{
			X++;
			Cycles--;
			SetStatus(X);
		}break;
		case INS_INY_IM: //¡¢º¥—∞÷∑ Immediate
		{
			Y++;
			Cycles--;
			SetStatus(Y);
		}break;
		case INS_DEX_IM: //¡¢º¥—∞÷∑ Immediate
		{
			X--;
			Cycles--;
			SetStatus(X);
		}break;
		case INS_DEY_IM: //¡¢º¥—∞÷∑ Immediate
		{
			Y--;
			Cycles--;
			SetStatus(Y);
		}break;
		case INS_LDA_ZP: //¡„“≥—∞÷∑ ..zero page
		{
			A = AddZeroPage(Cycles, memory);
			SetStatus(A);
		}break;
		case INS_AND_ZP: //¡„“≥—∞÷∑ ..zero page
		{
			A &= AddZeroPage(Cycles, memory);
			SetStatus(A);
		}break;
		case INS_EOR_ZP: //¡„“≥—∞÷∑ ..zero page
		{
			A ^= AddZeroPage(Cycles, memory);
			SetStatus(A);
		}break;
		case INS_BIT_ZP:
		{
			uint8_t Value = AddZeroPage(Cycles, memory);
			Flags.Z = !(Value & A);
			Flags.N = (Value & m6502::NegativeFlagBit) != 0;
			Flags.V = (Value & m6502::OverFlowFlagBit) != 0;
		}break;
		case INS_ORA_ZP: //¡„“≥—∞÷∑ ..zero page
		{
			A |= AddZeroPage(Cycles, memory);
			SetStatus(A);
		}break;
		case INS_LDX_ZP: //¡„“≥—∞÷∑ ..zero page
		{
			X = AddZeroPage(Cycles, memory);

			SetStatus(X);
		}break;
		case INS_LDY_ZP: //¡„“≥—∞÷∑ ..zero page
		{
			Y = AddZeroPage(Cycles, memory);
			SetStatus(Y);
		}break;
		//INC START
		case INS_INC_ZP: //¡„“≥—∞÷∑ ..zero page
		{
			uint8_t Value = AddZeroPage(Cycles, memory) + 1;
			uint8_t Address = memory[PC - 1];
			Cycles--;
			//Byte Address = ReadByte(memory[PC - 1], Cycles, memory);
			WriteByte(Value, Address, Cycles, memory);
			SetStatus(Value);
		}break;
		case INS_DEC_ZP: //¡„“≥—∞÷∑ ..zero page
		{
			uint8_t Value = AddZeroPage(Cycles, memory) - 1;
			uint8_t Address = memory[PC - 1];
			Cycles--;
			//Byte Address = ReadByte(memory[PC - 1], Cycles, memory);
			WriteByte(Value, Address, Cycles, memory);
			SetStatus(Value);
		}break;
		// INC END
		case INS_LDA_ZPX: //¡„“≥—∞÷∑ ..zero page x
		{
			A = AddZeroPageAdd(Cycles, memory, X);
			SetStatus(A);
		}break;
		case INS_INC_ZPX: //¡„“≥—∞÷∑ ..zero page x
		{
			uint8_t Value = AddZeroPageAdd(Cycles, memory, X) + 1;
			uint8_t Address = memory[PC - 1] + X;
			Cycles--;
			WriteByte(Value, Address, Cycles, memory);
			SetStatus(Value);
		}break;
		case INS_DEC_ZPX: //¡„“≥—∞÷∑ 
		{
			uint8_t Value = AddZeroPageAdd(Cycles, memory, X) - 1;
			uint8_t Address = memory[PC - 1] + X;
			Cycles--;
			WriteByte(Value, Address, Cycles, memory);
			SetStatus(Value);
		}break;
		case INS_AND_ZPX: //¡„“≥—∞÷∑ ..zero page x
		{
			A &= AddZeroPageAdd(Cycles, memory, X);
			SetStatus(A);
		}break;
		case INS_EOR_ZPX: //¡„“≥—∞÷∑ ..zero page x
		{
			A ^= AddZeroPageAdd(Cycles, memory, X);
			SetStatus(A);
		}break;
		case INS_ORA_ZPX: //¡„“≥—∞÷∑ ..zero page x
		{
			A |= AddZeroPageAdd(Cycles, memory, X);
			SetStatus(A);
		}break;
		case INS_LDX_ZPY: //¡„“≥—∞÷∑ ..zero page x
		{
			X = AddZeroPageAdd(Cycles, memory, Y);
			SetStatus(X);
		}break;
		case INS_LDY_ZPX: //¡„“≥—∞÷∑ ..zero page x
		{
			Y = AddZeroPageAdd(Cycles, memory, X);
			SetStatus(Y);
		}break;
		case INS_LDA_ABS:
		{
			A = AbsoluteAddress(Cycles, memory);
			SetStatus(A);
		}break;
		case INS_AND_ABS:
		{
			A &= AbsoluteAddress(Cycles, memory);
			SetStatus(A);
		}break;
		case INS_EOR_ABS:
		{
			A ^= AbsoluteAddress(Cycles, memory);
			SetStatus(A);
		}break;
		case INS_ORA_ABS:
		{
			A |= AbsoluteAddress(Cycles, memory);
			SetStatus(A);
		}break;
		case INS_BIT_ABS:
		{
			uint8_t Value = AbsoluteAddress(Cycles, memory);
			Flags.Z = !(Value & A);
			Flags.N = (Value & m6502::NegativeFlagBit) != 0;
			Flags.V = (Value & m6502::OverFlowFlagBit) != 0;
		}break;
		case INS_LDX_ABS:
		{
			X = AbsoluteAddress(Cycles, memory);
			SetStatus(X);
		}break;
		case INS_LDY_ABS:
		{
			Y = AbsoluteAddress(Cycles, memory);
			SetStatus(Y);
		}break;
		case INS_INC_ABS:
		{
			uint8_t Value = AbsoluteAddress(Cycles, memory) + 1;
			uint16_t Address = ReadWord((uint16_t)(PC - 2), Cycles, memory);
			//’‚¿Ô≤ª÷™µ¿Œ™ ≤√¥£¨√≤À∆’Ê µµƒCPU–¥»Î≤ª–Ë“™œ˚∫ƒ÷‹∆⁄
			WriteByte(Value, Address, Cycles, memory);
			Cycles++;
			//FIX ME
			SetStatus(Value);
		}break;
		case INS_DEC_ABS:
		{
			uint8_t Value = AbsoluteAddress(Cycles, memory) - 1;
			uint16_t Address = ReadWord((uint16_t)(PC - 2), Cycles, memory);
			//’‚¿Ô≤ª÷™µ¿Œ™ ≤√¥£¨√≤À∆’Ê µµƒCPU–¥»Î≤ª–Ë“™œ˚∫ƒ÷‹∆⁄
			WriteByte(Value, Address, Cycles, memory);
			Cycles++;
			//FIX ME
			SetStatus(Value);
		}break;
		case INS_LDA_ABS_X:
		{
			A = AbsoluteAddress_Register(Cycles, memory, X);
			SetStatus(A);
		}break;
		case INS_AND_ABSX:
		{
			A &= AbsoluteAddress_Register(Cycles, memory, X);
			SetStatus(A);
		}break;
		case INS_EOR_ABSX:
		{
			A ^= AbsoluteAddress_Register(Cycles, memory, X);
			SetStatus(A);
		}break;
		case INS_ORA_ABSX:
		{
			A |= AbsoluteAddress_Register(Cycles, memory, X);
			SetStatus(A);
		}break;
		case INS_INC_ABSX:
		{
			uint8_t Value = AbsoluteAddress_Register(Cycles, memory, X) + 1;
			uint16_t Address = ReadWord(uint16_t(PC - 2), Cycles, memory) + X;
			WriteByte(Value, Address, Cycles, memory);
			SetStatus(Value);
		}break;
		case INS_DEC_ABSX:
		{
			uint8_t Value = AbsoluteAddress_Register(Cycles, memory, X) - 1;
			uint16_t Address = ReadWord(uint16_t(PC - 2), Cycles, memory) + X;
			WriteByte(Value, Address, Cycles, memory);
			SetStatus(Value);
		}break;
		case INS_LDA_ABS_Y:
		{
			A = AbsoluteAddress_Register(Cycles, memory, Y);
			SetStatus(A);
		}break;
		case INS_AND_ABSY:
		{
			A &= AbsoluteAddress_Register(Cycles, memory, Y);
			SetStatus(A);
		}break;
		case INS_EOR_ABSY:
		{
			A ^= AbsoluteAddress_Register(Cycles, memory, Y);
			SetStatus(A);
		}break;
		case INS_ORA_ABSY:
		{
			A |= AbsoluteAddress_Register(Cycles, memory, Y);
			SetStatus(A);
		}break;
		case INS_LDX_ABS_Y:
		{
			X = AbsoluteAddress_Register(Cycles, memory, Y);
			SetStatus(X);
		}break;
		case INS_LDY_ABS_X:
		{
			Y = AbsoluteAddress_Register(Cycles, memory, X);
			SetStatus(Y);
		}break;
		case INS_LDA_IND_X:
		{
			A = IndirectAddressX(Cycles, memory);
			SetStatus(A);
		}break;
		case INS_AND_INDX:
		{
			A &= IndirectAddressX(Cycles, memory);
			SetStatus(A);
		}break;
		case INS_EOR_INDX:
		{
			A ^= IndirectAddressX(Cycles, memory);
			SetStatus(A);
		}break;
		case INS_ORA_INDX:
		{
			A |= IndirectAddressX(Cycles, memory);
			SetStatus(A);
		}break;
		case INS_LDA_IND_Y:
		{
			A = IndirectAddressY(Cycles, memory);
			SetStatus(A);
		}break;
		case INS_AND_INDY:
		{
			A &= IndirectAddressY(Cycles, memory);
			SetStatus(A);
		}break;
		case INS_EOR_INDY:
		{
			A ^= IndirectAddressY(Cycles, memory);
			SetStatus(A);
		}break;
		case INS_ORA_INDY:
		{
			A |= IndirectAddressY(Cycles, memory);
			SetStatus(A);
		}break;
		case INS_STA_ZP:
		{
			ZeroPageST(A, Cycles, memory);
		}break;
		case INS_STA_ZPX:
		{
			ZeroPageSTRegister(A, X, Cycles, memory);
		}break;
		case INS_STX_ZP:
		{
			ZeroPageST(X, Cycles, memory);
		}break;
		case INS_STX_ZPY:
		{
			ZeroPageSTRegister(X, Y, Cycles, memory);
		}break;
		case INS_STY_ZP:
		{
			ZeroPageST(Y, Cycles, memory);
		}break;
		case INS_STY_ZPX:
		{
			ZeroPageSTRegister(Y, X, Cycles, memory);
		}break;
		case INS_STA_ABS:
		{
			STAbsoluteAddress(A, Cycles, memory);
		}break;
		case INS_STX_ABS:
		{
			STAbsoluteAddress(X, Cycles, memory);
		}break;
		case INS_STY_ABS:
		{
			STAbsoluteAddress(Y, Cycles, memory);
		}break;
		case INS_STA_ABS_X:
		{
			STAbsoluteAddress_Register(A, X, Cycles, memory);
		}break;
		case INS_STA_ABS_Y:
		{
			STAbsoluteAddress_Register(A, Y, Cycles, memory);
		}break;
		case INS_STA_IND_X:
		{
			STIndirectAddressX(Cycles, memory);
		}break;
		case INS_STA_IND_Y:
		{
			STIndirectAddressY(Cycles, memory);
		}break;
		case INS_JMP:
		{
			PC = FetchWord(Cycles, memory);
		}break;
		case INS_JSR:
		{
			uint16_t SubAddress = FetchWord(Cycles, memory); //¡Ω∏ˆ÷‹∆⁄
			PUSHWordTOAddress(PC-1, Cycles, memory);
			PC = SubAddress;
			Cycles--;
		}break;
		case INS_RTS:
		{
			uint16_t ReturnAddress = PopWordFromAddress(Cycles, memory);
			PC = ReturnAddress + 1;
			Cycles -= 2;
		}break;
		case INS_TSX:
		{
			X = SP;
			Cycles--;
			SetStatus(X);
		}break;
		case INS_TXS:
		{
			SP = X;
			Cycles--;
		}break;
		case INS_PHA:
		{
			PushByteToAddress(A, Cycles, memory);
		}break;
		case INS_PHP:
		{
			PushByteToAddress(ps, Cycles, memory);

		}break;
		case INS_PLA:
		{
			uint8_t Data = PopByteFromAddress(Cycles, memory);
			A = Data;
			Cycles--;
			SetStatus(A);
		}break;
		case INS_PLP:
		{
			uint8_t Data = PopByteFromAddress(Cycles, memory);
			ps = Data;
			Cycles--;
		}break;
		case INS_BCC_REL:
		{
			RelativeModeClearIsJmp(m6502::CarryFlag, Cycles, memory);
		}break;
		case INS_BCS_REL:
		{
			RelativeModeSetIsJmp(m6502::CarryFlag, Cycles, memory);
		}break;
		case INS_BEQ_REL:
		{
			RelativeModeSetIsJmp(m6502::ZeroBit, Cycles, memory);
		}break;
		case INS_BMI_REL:
		{
			RelativeModeSetIsJmp(m6502::NegativeFlagBit, Cycles, memory);
		}break;
		case INS_BNE_REL:
		{
			RelativeModeClearIsJmp(m6502::ZeroBit, Cycles, memory);
		}break;
		case INS_BPL_REL:
		{
			RelativeModeClearIsJmp(m6502::NegativeFlagBit, Cycles, memory);
		}break;
		case INS_BVC_REL:
		{
			RelativeModeClearIsJmp(m6502::OverFlowFlagBit, Cycles, memory);
		}break;
		case INS_BVS_REL:
		{
			RelativeModeSetIsJmp(m6502::OverFlowFlagBit, Cycles, memory);
		}break;
		case INS_CLC_IM:
		{
			Flags.C = 0;
			Cycles--;
		}break;
		case INS_CLD_IM:
		{
			Flags.D = 0;
			Cycles--;
		}break;
		case INS_CLI_IM:
		{
			Flags.I = 0;
			Cycles--;
		}break;
		case INS_CLV_IM:
		{
			Flags.V = 0;
			Cycles--;
		}break;
		case INS_SEC_IM:
		{
			Flags.C = 1;
			Cycles--;
		}break;
		case INS_SED_IM:
		{
			Flags.D = 1;
			Cycles--;
		}break;
		case INS_SEI_IM:
		{
			Flags.I = 1;
			Cycles--;
		}break;
		case INS_NOP:
		{
			Cycles--;
		}break;
		case INS_ADC_IM:
		{
			uint32_t Value = FetchByte(Cycles, memory);
			ADC(Value);
		}break;
		case INS_ADC_ZP:
		{
			uint32_t Value = AddZeroPage(Cycles, memory);
			ADC(Value);
		}break;
		case INS_ADC_ZPX:
		{
			uint32_t Value = AddZeroPageAdd(Cycles, memory,X);
			ADC(Value);
		}break;
		case INS_ADC_ABS:
		{
			uint32_t Value = AbsoluteAddress(Cycles, memory);
			ADC(Value);
		}break;
		case INS_ADC_ABS_X:
		{
			uint32_t Value = AbsoluteAddress_Register(Cycles, memory,X);
			ADC(Value);
		}break;
		case INS_ADC_ABS_Y:
		{
			uint32_t Value = AbsoluteAddress_Register(Cycles, memory, Y);
			ADC(Value);
		}break;
		case INS_ADC_IND_X:
		{
			uint32_t Value = IndirectAddressX(Cycles, memory);
			ADC(Value);
		}break;
		case INS_ADC_IND_Y:
		{
			uint32_t Value = IndirectAddressY(Cycles, memory);
			ADC(Value);
		}break;
//////////////
		case INS_SBC_IM:
		{
			uint32_t Value = FetchByte(Cycles, memory);
			SBC(Value);
		}break;
		case INS_SBC_ZP:
		{
			uint32_t Value = AddZeroPage(Cycles, memory);
			SBC(Value);
		}break;
		case INS_SBC_ZPX:
		{
			uint32_t Value = AddZeroPageAdd(Cycles, memory, X);
			SBC(Value);
		}break;
		case INS_SBC_ABS:
		{
			uint32_t Value = AbsoluteAddress(Cycles, memory);
			SBC(Value);
		}break;
		case INS_SBC_ABS_X:
		{
			uint32_t Value = AbsoluteAddress_Register(Cycles, memory, X);
			SBC(Value);
		}break;
		case INS_SBC_ABS_Y:
		{
			uint32_t Value = AbsoluteAddress_Register(Cycles, memory, Y);
			SBC(Value);
		}break;
		case INS_SBC_IND_X:
		{
			uint32_t Value = IndirectAddressX(Cycles, memory);
			SBC(Value);
		}break;
		case INS_SBC_IND_Y:
		{
			uint32_t Value = IndirectAddressY(Cycles, memory);
			SBC(Value);
		}break;
		//////////////
		case INS_CMP_IM:
		{
			uint32_t Value = FetchByte(Cycles, memory);
			CompareRegister(Value,A);
		}break;
		case INS_CMP_ZP:
		{
			uint32_t Value = AddZeroPage(Cycles, memory);
			CompareRegister(Value, A);
		}break;
		case INS_CMP_ZPX:
		{
			uint32_t Value = AddZeroPageAdd(Cycles, memory, X);
			CompareRegister(Value, A);
		}break;
		case INS_CMP_ABS:
		{
			uint32_t Value = AbsoluteAddress(Cycles, memory);
			CompareRegister(Value, A);
		}break;
		case INS_CMP_ABS_X:
		{
			uint32_t Value = AbsoluteAddress_Register(Cycles, memory, X);
			CompareRegister(Value, A);
		}break;
		case INS_CMP_ABS_Y:
		{
			uint32_t Value = AbsoluteAddress_Register(Cycles, memory, Y);
			CompareRegister(Value, A);
		}break;
		case INS_CMP_IND_X:
		{
			uint32_t Value = IndirectAddressX(Cycles, memory);
			CompareRegister(Value, A);
		}break;
		case INS_CMP_IND_Y:
		{
			uint32_t Value = IndirectAddressY(Cycles, memory);
			CompareRegister(Value, A);
		}break;
		case INS_CPX_IM:
		{
			uint32_t Value = FetchByte(Cycles, memory);
			CompareRegister(Value, X);
		}break;
		case INS_CPX_ZP:
		{
			uint32_t Value = AddZeroPage(Cycles, memory);
			CompareRegister(Value, X);
		}break;
		case INS_CPX_ABS:
		{
			uint32_t Value = AbsoluteAddress(Cycles, memory);
			CompareRegister(Value, X);
		}break;
		case INS_CPY_IM:
		{
			uint32_t Value = FetchByte(Cycles, memory);
			CompareRegister(Value, Y);
		}break;
		case INS_CPY_ZP:
		{
			uint32_t Value = AddZeroPage(Cycles, memory);
			CompareRegister(Value, Y);
		}break;
		case INS_CPY_ABS:
		{
			uint32_t Value = AbsoluteAddress(Cycles, memory);
			CompareRegister(Value, Y);
		}break;
		case INS_ASL_ACC:
		{
			A = ASL(A);
		}break;
		case INS_ASL_ZP:
		{
			uint8_t Value = AddZeroPage(Cycles,memory);
			uint8_t result = ASL(Value);
			WriteByte(result, memory[PC - 1], Cycles, memory);
		}break;
		case INS_ASL_ZPX:
		{
			uint8_t Value = AddZeroPageAdd(Cycles,memory,X);
			uint8_t result = ASL(Value);
			WriteByte(result, memory[PC - 1], Cycles, memory);
		}break;
		case INS_ASL_ABS:
		{
			uint8_t Value = AbsoluteAddress(Cycles,memory);
			uint8_t result = ASL(Value); int tmp = 2;
			uint16_t Address = ReadWord((uint16_t)(PC - 2), tmp, memory);
			WriteByte(result, Address, Cycles, memory);
		}break;
		case INS_ASL_ABSX:
		{
			uint8_t Value = AbsoluteAddress_RegisterShifts(Cycles,memory,X);
			uint8_t result = ASL(Value); int tmp = 2;
			uint16_t Address = ReadWord((uint16_t)(PC - 2), tmp, memory);
			WriteByte(result, Address+X, Cycles, memory);
		}break;
		case INS_LSR_ACC:
		{
			A = LSR(A);
		}break;
		case INS_LSR_ZP:
		{
			uint8_t Value = AddZeroPage(Cycles, memory);
			uint8_t result = LSR(Value);
			WriteByte(result, memory[PC - 1], Cycles, memory);
		}break;
		case INS_LSR_ZPX:
		{
			uint8_t Value = AddZeroPageAdd(Cycles, memory, X);
			uint8_t result = LSR(Value);
			WriteByte(result, memory[PC - 1], Cycles, memory);
		}break;
		case INS_LSR_ABS:
		{
			uint8_t Value = AbsoluteAddress(Cycles, memory);
			uint8_t result = LSR(Value); int tmp = 2;
			uint16_t Address = ReadWord((uint16_t)(PC - 2), tmp, memory);
			WriteByte(result, Address, Cycles, memory);
		}break;
		case INS_LSR_ABSX:
		{
			uint8_t Value = AbsoluteAddress_RegisterShifts(Cycles, memory, X);
			uint8_t result = LSR(Value); int tmp = 2;
			uint16_t Address = ReadWord((uint16_t)(PC - 2), tmp, memory);
			WriteByte(result, Address+X, Cycles, memory);
		}break;
		case INS_ROL_ACC:
		{
			A = ROL(A);
		}break;
		case INS_ROL_ZP:
		{
			uint8_t Value = AddZeroPage(Cycles, memory);
			uint8_t result = ROL(Value);
			WriteByte(result, memory[PC - 1], Cycles, memory);
		}break;
		case INS_ROL_ZPX:
		{
			uint8_t Value = AddZeroPageAdd(Cycles, memory, X);
			uint8_t result = ROL(Value);
			WriteByte(result, memory[PC - 1], Cycles, memory);
		}break;
		case INS_ROL_ABS:
		{
			uint8_t Value = AbsoluteAddress(Cycles, memory);
			uint8_t result = ROL(Value); int tmp = 2;
			uint16_t Address = ReadWord((uint16_t)(PC - 2), tmp, memory);
			WriteByte(result, Address, Cycles, memory);
		}break;
		case INS_ROL_ABSX:
		{
			uint8_t Value = AbsoluteAddress_RegisterShifts(Cycles, memory, X);
			uint8_t result = ROL(Value); int tmp = 2;
			uint16_t Address = ReadWord((uint16_t)(PC - 2), tmp, memory);
			WriteByte(result, Address+ X, Cycles, memory);
		}break;
		case INS_ROR_ACC:
		{
			A = ROR(A);
		}break;
		case INS_ROR_ZP:
		{
			uint8_t Value = AddZeroPage(Cycles, memory);
			uint8_t result = ROR(Value);
			WriteByte(result, memory[PC - 1], Cycles, memory);
		}break;
		case INS_ROR_ZPX:
		{
			uint8_t Value = AddZeroPageAdd(Cycles, memory, X);
			uint8_t result = ROR(Value);
			WriteByte(result, memory[PC - 1], Cycles, memory);
		}break;
		case INS_ROR_ABS:
		{
			uint8_t Value = AbsoluteAddress(Cycles, memory);
			uint8_t result = ROR(Value); int tmp = 2;
			uint16_t Address = ReadWord((uint16_t)(PC - 2), tmp, memory);
			WriteByte(result, Address, Cycles, memory);
		}break;
		case INS_ROR_ABSX:
		{
			uint8_t Value = AbsoluteAddress_RegisterShifts(Cycles, memory, X);
			uint8_t result = ROR(Value); int tmp = 2;
			uint16_t Address = ReadWord((uint16_t)(PC - 2), tmp, memory);
			WriteByte(result, Address+X, Cycles, memory);
		}break;
		case INS_BRK_IM:
		{
			PUSHWordTOAddress(PC + 1, Cycles, memory); //PC+2—π»Î’ª£¨”…”⁄‘⁄»°÷µ ±PC“—æ≠+1£¨À˘“‘’‚¿Ô÷ª–Ë“™+1
			PushByteToAddress(ps, Cycles, memory);
			PC = ReadWord((uint16_t)0xFFFE, Cycles, memory);
			Flags.B = true;
		}break;
		case INS_RTI_IM:
		{
			ps = PopByteFromAddress(Cycles, memory);
			PC = PopWordFromAddress(Cycles, memory);
		}break;
		default:
		{
			printf("√ª”–…Ë÷√ 0x%x ÷∏¡Ó\n", Ins);
			throw - 1;
		}break;
		}
	}
	return CyclesRequests - Cycles;
}

void CPU::Reset(Mem& mem)
{
	PC = 0xFFFC; //Ω´PCºƒ¥Ê∆˜≥ı ºªØ LDX #$FF
	SP = 0x00FF; //Ω´’ªºƒ¥Ê∆˜≥ı ºªØ
	Flags.C = Flags.Z = Flags.I = Flags.D = Flags.B = Flags.V = Flags.N = 0;		 //Ω´±Í÷æºƒ¥Ê∆˜≥ı ºªØ£¨
				 // µº …œ «ƒ≥∏ˆ÷∏¡Ó µœ÷µƒ≥ı ºªØ£¨’‚¿Ô‘› ±’‚—˘◊ˆ
				 //±»»ÁD=0ø…“‘–¥≥…CLD
	A = X = Y = 0;
	mem.Init();
}

void CPU::SetStatus(uint8_t _register)
{
	Flags.Z = (_register == 0);
	Flags.N = (_register & 0b10000000) > 0;
}
uint8_t CPU::FetchByte(int32_t& Cycles, Mem& memory)
{
	uint8_t Data = memory[PC++];
	Cycles--;
	return Data;
}
uint8_t CPU::ReadByte(uint8_t address, int32_t& Cycles, Mem& memory)
{
	uint8_t Data = memory[address];
	Cycles--;
	return Data;
}
uint8_t CPU::ReadByte(uint16_t address, int32_t& Cycles, Mem& memory)
{
	uint8_t Data = memory[address];
	Cycles--;
	return Data;
}
uint16_t CPU::ReadWord(uint16_t address, int32_t& Cycles, Mem& memory)
{
	uint16_t Data = memory[address];
	Data |= (memory[address + 1] << 8);
	Cycles -= 2;
	return Data;
}
uint16_t CPU::ReadWord(uint8_t address, int32_t& Cycles, Mem& memory)
{
	uint16_t Data = memory[address];
	Data |= (memory[address + 1] << 8);
	Cycles -= 2;
	return Data;
}
uint16_t CPU::FetchWord(int32_t& Cycles, Mem& memory)
{
	//–°∂À¥Ê¥¢ ˝æ›  »Áπ˚ «¥Û∂Àø⁄£¨–Ë“™µ˜ªª ˝æ›À≥–Ú
	uint16_t Data = memory[PC++];
	Cycles--;
	Data |= (memory[PC++] << 8);
	Cycles--;
	return Data;
}
uint16_t CPU::SPTOAddress()
{
	return 0x100 | SP;
}
//–¥»Î¡Ω∏ˆ◊÷Ω⁄
void CPU::WriteWord(const uint16_t Value, const uint32_t Address, int32_t& Cycles, Mem& memory)
{
	memory.Data[Address] = Value & 0xFF;
	memory.Data[Address + 1] = (Value >> 8);
	Cycles -= 2;
}
void CPU::WriteByte(const uint8_t Value, const uint32_t Address, int32_t& Cycles, Mem& memory)
{
	memory.Data[Address] = Value;
	Cycles--;
}

void CPU::PushByteToAddress(uint8_t Data, int32_t& Cycles, Mem& memory)
{
	WriteByte(Data, SPTOAddress(), Cycles, memory); //¡Ω∏ˆ÷‹∆⁄
	SP--;
	Cycles--;
}
void CPU::PUSHWordTOAddress(uint16_t Data, int32_t& Cycles, Mem& memory)
{
	WriteWord(Data, SPTOAddress() - 1, Cycles, memory); //¡Ω∏ˆ÷‹∆⁄
	SP -= 2;
}

uint8_t CPU::PopByteFromAddress(int32_t& Cycles, Mem& memory)
{
	uint8_t Value = ReadByte((uint16_t)(SPTOAddress() + 1), Cycles, memory);
	SP++;
	Cycles--;
	return Value;
}
uint16_t CPU::PopWordFromAddress(int32_t& Cycles, Mem& memory)
{
	uint16_t Value = ReadWord((uint16_t)(SPTOAddress() + 1), Cycles, memory);
	SP += 2;
	Cycles--;
	return Value;
}
uint8_t CPU::AddZeroPage(int32_t& Cycles, Mem& memory)
{
	uint8_t Address = FetchByte(Cycles, memory);
	return ReadByte(Address, Cycles, memory);
}
uint8_t CPU::AddZeroPageAdd(int32_t& Cycles, Mem& memory, uint8_t _register)
{
	uint8_t ZeroPageAddress = FetchByte(Cycles, memory);
	ZeroPageAddress += _register;
	Cycles--;
	return  ReadByte(ZeroPageAddress, Cycles, memory);
}
uint8_t CPU::AbsoluteAddress(int32_t& Cycles, Mem& memory)
{
	return ReadByte(FetchWord(Cycles, memory), Cycles, memory);
}
uint8_t CPU::AbsoluteAddress_Register(int32_t& Cycles, Mem& memory, uint8_t _register)
{
	uint16_t AbsAddress = FetchWord(Cycles, memory);
	auto Copy_AbsAddress = AbsAddress % 0x100;
	// œ¬√Ê”–∏¸∫√µƒ–¥∑®£¨’‚¿Ô‘› ±’‚—˘–¥ https://github.com/davepoo/6502Emulator/blob/bb278fbf80d6e4f0f3bb60826afc2551977d9ead/6502/6502Lib/src/private/m6502.cpp#L1068 
	AbsAddress += _register;
	if (Copy_AbsAddress + _register > 0xFF)
		Cycles--;
	return ReadByte(AbsAddress, Cycles, memory);
}
uint8_t CPU::AbsoluteAddress_RegisterShifts(int32_t& Cycles, Mem& memory, uint8_t _register)
{
	uint16_t AbsAddress = FetchWord(Cycles, memory);
	auto Copy_AbsAddress = AbsAddress % 0x100;
	// œ¬√Ê”–∏¸∫√µƒ–¥∑®£¨’‚¿Ô‘› ±’‚—˘–¥ https://github.com/davepoo/6502Emulator/blob/bb278fbf80d6e4f0f3bb60826afc2551977d9ead/6502/6502Lib/src/private/m6502.cpp#L1068 
	AbsAddress += _register;
	Cycles--;
	return ReadByte(AbsAddress, Cycles, memory);
}
uint8_t CPU::IndirectAddressX(int32_t& Cycles, Mem& memory)
{
	uint8_t IndAddress = FetchByte(Cycles, memory);
	IndAddress += X;
	Cycles--;
	uint16_t ind_address_ = ReadWord(
		IndAddress,
		Cycles,
		memory);
	return  ReadByte(ind_address_, Cycles, memory);
}
uint8_t CPU::IndirectAddressY(int32_t& Cycles, Mem& memory)
{
	uint8_t IndAddress = FetchByte(Cycles, memory);
	uint16_t ind_address_ = ReadWord(
		IndAddress,
		Cycles,
		memory);
	auto Copy_ind_address_ = ind_address_ % 0x100;
	ind_address_ += Y;
	if (Copy_ind_address_ + Y > 0xFF)
		Cycles--;
	return  ReadByte(ind_address_, Cycles, memory);
}
void CPU::ZeroPageST(uint8_t main_register, int32_t& Cycles, Mem& memory)
{
	uint8_t Address = FetchByte(Cycles, memory);
	WriteByte(main_register, Address, Cycles, memory);
}
void CPU::ZeroPageSTRegister(uint8_t main_register, uint8_t __register, int32_t& Cycles, Mem& memory)
{
	uint8_t Address = FetchByte(Cycles, memory);
	Address += __register;
	Cycles--;
	WriteByte(main_register, Address, Cycles, memory);
}
void CPU::STAbsoluteAddress(uint8_t main_register, int32_t& Cycles, Mem& memory)
{
	uint16_t Address = FetchWord(Cycles, memory);
	WriteByte(main_register, Address, Cycles, memory);
}
void CPU::STAbsoluteAddress_Register(uint8_t main_register, uint8_t __register, int32_t& Cycles, Mem& memory)
{
	uint16_t Address = FetchWord(Cycles, memory);
	Address += __register;
	Cycles--;
	WriteByte(main_register, Address, Cycles, memory);
}
void CPU::STIndirectAddressX(int32_t& Cycles, Mem& memory)
{
	uint8_t IndAddress = FetchByte(Cycles, memory);
	IndAddress += X;
	Cycles--;
	uint16_t IndAddressAddress = ReadWord(IndAddress, Cycles, memory);
	WriteByte(A, IndAddressAddress, Cycles, memory);
}
void CPU::STIndirectAddressY(int32_t& Cycles, Mem& memory)
{
	uint8_t IndAddress = FetchByte(Cycles, memory);
	uint16_t IndAddressAddress = ReadWord(IndAddress, Cycles, memory);
	IndAddressAddress += Y;
	Cycles--;
	WriteByte(A, IndAddressAddress, Cycles,memory);
}
void m6502::CPU::RelativeModeClearIsJmp(const uint8_t FlagRegister, int32_t& Cycles, Mem& memory)
{
	uint8_t RelativeOffset = FetchByte(Cycles, memory);
	if ((FlagRegister & ps) == 0)
	{
		auto copyPC = PC;
		PC += RelativeOffset;
		(copyPC / 0xFF != PC / 0xFF) ? Cycles -= 2 : Cycles--;
	}
}
void m6502::CPU::RelativeModeSetIsJmp(const uint8_t FlagRegister, int32_t& Cycles, Mem& memory)
{
	uint8_t RelativeOffset = FetchByte(Cycles, memory);
	if ((FlagRegister & ps) > 0)
	{
		auto copyPC = PC;
		PC += RelativeOffset;
		(copyPC / 0xFF != PC / 0xFF) ? Cycles -= 2 : Cycles--;	
	}
}