=====
SETUP
27.302
13.809
41.111
CLK_ibuf
0.000
4.230
i_tm1638/instruction_step_2_s0
4.474
4.932
i_tm1638/n157_s103
6.451
7.550
i_tm1638/n157_s101
9.004
10.103
i_tm1638/n157_s98
10.924
11.956
i_tm1638/n157_s97
12.777
13.809
i_tm1638/tm_in_0_s0
13.809
=====
SETUP
28.397
13.070
41.467
CLK_ibuf
0.000
4.230
i_tm1638/counter_0_s0
4.474
4.932
i_tm1638/n110_s1
6.091
7.123
i_tm1638/sio_stb_s6
8.300
8.926
i_tm1638/sio_stb_s5
9.950
10.752
i_tm1638/sio_stb_s0
13.070
=====
SETUP
28.889
12.579
41.467
CLK_ibuf
0.000
4.230
i_tm1638/instruction_step_1_s0
4.474
4.932
i_tm1638/n125_s84
5.373
6.405
i_tm1638/tm_latch_s11
6.905
8.004
i_tm1638/tm_latch_s12
8.494
9.120
i_tm1638/tm_latch_s8
10.255
11.057
i_tm1638/tm_latch_s0
12.579
=====
SETUP
29.254
11.857
41.111
CLK_ibuf
0.000
4.230
i_tm1638/counter_0_s0
4.474
4.932
i_tm1638/n191_s4
6.252
7.351
i_tm1638/n187_s4
7.862
8.961
i_tm1638/n184_s4
8.966
9.998
i_tm1638/n184_s3
10.825
11.857
i_tm1638/counter_11_s0
11.857
=====
SETUP
29.678
11.790
41.467
CLK_ibuf
0.000
4.230
i_tm1638/instruction_step_2_s0
4.474
4.932
i_tm1638/n155_s86
5.798
6.897
i_tm1638/tm_rw_s8
6.908
8.007
i_tm1638/tm_rw_s4
8.012
8.834
i_tm1638/tm_rw_s9
9.643
10.268
i_tm1638/tm_rw_s0
11.790
=====
SETUP
29.957
11.154
41.111
CLK_ibuf
0.000
4.230
i_tm1638/counter_0_s0
4.474
4.932
i_tm1638/n191_s4
6.252
7.351
i_tm1638/n182_s4
8.193
8.995
i_tm1638/n178_s4
9.423
10.049
i_tm1638/n177_s3
10.055
11.154
i_tm1638/counter_18_s0
11.154
=====
SETUP
30.006
11.105
41.111
CLK_ibuf
0.000
4.230
i_tm1638/counter_0_s0
4.474
4.932
i_tm1638/n191_s4
6.252
7.351
i_tm1638/n182_s4
8.193
9.015
i_tm1638/n180_s3
10.006
11.105
i_tm1638/counter_15_s0
11.105
=====
SETUP
30.015
11.096
41.111
CLK_ibuf
0.000
4.230
i_tm1638/instruction_step_3_s0
4.474
4.932
i_tm1638/n129_s90
6.756
7.782
i_tm1638/n129_s89
8.203
8.829
i_tm1638/sio_stb_s0
11.096
=====
SETUP
30.066
11.401
41.467
CLK_ibuf
0.000
4.230
i_tm1638/instruction_step_3_s0
4.474
4.932
i_tm1638/tm_in_6_s9
6.425
7.457
i_tm1638/tm_in_6_s8
8.437
9.469
i_tm1638/tm_in_6_s5
9.475
10.277
i_tm1638/tm_in_0_s0
11.401
=====
SETUP
30.066
11.401
41.467
CLK_ibuf
0.000
4.230
i_tm1638/instruction_step_3_s0
4.474
4.932
i_tm1638/tm_in_6_s9
6.425
7.457
i_tm1638/tm_in_6_s8
8.437
9.469
i_tm1638/tm_in_6_s5
9.475
10.277
i_tm1638/tm_in_1_s0
11.401
=====
SETUP
30.066
11.401
41.467
CLK_ibuf
0.000
4.230
i_tm1638/instruction_step_3_s0
4.474
4.932
i_tm1638/tm_in_6_s9
6.425
7.457
i_tm1638/tm_in_6_s8
8.437
9.469
i_tm1638/tm_in_6_s5
9.475
10.277
i_tm1638/tm_in_3_s0
11.401
=====
SETUP
30.205
10.905
41.111
CLK_ibuf
0.000
4.230
i_tm1638/counter_0_s0
4.474
4.932
i_tm1638/n110_s1
6.091
7.123
i_tm1638/sio_stb_s6
8.300
8.926
i_tm1638/n189_s3
9.806
10.905
i_tm1638/counter_6_s0
10.905
=====
SETUP
30.205
10.905
41.111
CLK_ibuf
0.000
4.230
i_tm1638/counter_0_s0
4.474
4.932
i_tm1638/n110_s1
6.091
7.123
i_tm1638/sio_stb_s6
8.300
8.926
i_tm1638/n178_s7
9.806
10.905
i_tm1638/counter_17_s0
10.905
=====
SETUP
30.227
10.884
41.111
CLK_ibuf
0.000
4.230
i_tm1638/counter_0_s0
4.474
4.932
i_tm1638/n110_s1
6.091
7.123
i_tm1638/sio_stb_s6
8.300
8.926
i_tm1638/n192_s3
9.785
10.884
i_tm1638/counter_3_s0
10.884
=====
SETUP
30.227
10.884
41.111
CLK_ibuf
0.000
4.230
i_tm1638/counter_0_s0
4.474
4.932
i_tm1638/n110_s1
6.091
7.123
i_tm1638/sio_stb_s6
8.300
8.926
i_tm1638/n191_s3
9.785
10.884
i_tm1638/counter_4_s0
10.884
=====
SETUP
30.232
10.879
41.111
CLK_ibuf
0.000
4.230
i_tm1638/counter_0_s0
4.474
4.932
i_tm1638/n191_s4
6.252
7.351
i_tm1638/n182_s4
8.193
9.015
i_tm1638/n181_s3
9.847
10.879
i_tm1638/counter_14_s0
10.879
=====
SETUP
30.232
10.879
41.111
CLK_ibuf
0.000
4.230
i_tm1638/counter_0_s0
4.474
4.932
i_tm1638/n191_s4
6.252
7.351
i_tm1638/n182_s4
8.193
9.015
i_tm1638/n179_s3
9.847
10.879
i_tm1638/counter_16_s0
10.879
=====
SETUP
30.279
10.831
41.111
CLK_ibuf
0.000
4.230
i_tm1638/counter_0_s0
4.474
4.932
i_tm1638/n191_s4
6.252
7.351
i_tm1638/n187_s4
7.862
8.961
i_tm1638/n184_s4
8.966
9.998
i_tm1638/n183_s3
10.009
10.831
i_tm1638/counter_12_s0
10.831
=====
SETUP
30.320
10.791
41.111
CLK_ibuf
0.000
4.230
i_tm1638/counter_0_s0
4.474
4.932
i_tm1638/n110_s1
6.091
7.123
i_tm1638/sio_stb_s6
8.300
8.926
i_tm1638/n182_s3
9.969
10.791
i_tm1638/counter_13_s0
10.791
=====
SETUP
30.359
10.751
41.111
CLK_ibuf
0.000
4.230
i_tm1638/counter_15_s0
4.474
4.932
i_tm1638/n128_s86
5.360
6.421
i_tm1638/n128_s84
6.840
7.872
i_tm1638/n128_s79
7.877
8.909
i_tm1638/n128_s76
9.719
10.751
i_tm1638/instruction_step_0_s0
10.751
=====
SETUP
30.415
11.053
41.467
CLK_ibuf
0.000
4.230
i_tm1638/counter_15_s0
4.474
4.932
i_tm1638/n128_s86
5.360
6.421
i_tm1638/n128_s84
6.840
7.872
i_tm1638/n128_s79
7.877
8.909
i_tm1638/instruction_step_3_s2
9.724
10.349
i_tm1638/instruction_step_3_s0
11.053
=====
SETUP
30.415
11.053
41.467
CLK_ibuf
0.000
4.230
i_tm1638/counter_15_s0
4.474
4.932
i_tm1638/n128_s86
5.360
6.421
i_tm1638/n128_s84
6.840
7.872
i_tm1638/n128_s79
7.877
8.909
i_tm1638/instruction_step_5_s2
9.724
10.349
i_tm1638/instruction_step_5_s0
11.053
=====
SETUP
30.419
10.692
41.111
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/sclk_q_2_s1
4.474
4.932
i_tm1638/tm1638_sio/dio_out_s4
5.358
6.419
i_tm1638/tm1638_sio/n110_s2
6.842
7.941
i_tm1638/tm1638_sio/dio_out_s0
10.692
=====
SETUP
30.500
10.611
41.111
CLK_ibuf
0.000
4.230
i_tm1638/counter_0_s0
4.474
4.932
i_tm1638/n110_s1
6.091
7.123
i_tm1638/sio_stb_s6
8.300
8.926
i_tm1638/n193_s5
9.789
10.611
i_tm1638/counter_2_s0
10.611
=====
SETUP
30.500
10.611
41.111
CLK_ibuf
0.000
4.230
i_tm1638/counter_0_s0
4.474
4.932
i_tm1638/n110_s1
6.091
7.123
i_tm1638/sio_stb_s6
8.300
8.926
i_tm1638/n190_s3
9.789
10.611
i_tm1638/counter_5_s0
10.611
=====
HOLD
0.708
4.019
3.311
CLK_ibuf
0.000
3.126
i_microphone/ws_s2
3.311
3.644
i_microphone/n44_s3
3.647
4.019
i_microphone/ws_s2
4.019
=====
HOLD
0.708
4.019
3.311
CLK_ibuf
0.000
3.126
i_tm1638/tm1638_sio/ctr_q_0_s0
3.311
3.644
i_tm1638/tm1638_sio/n62_s2
3.647
4.019
i_tm1638/tm1638_sio/ctr_q_0_s0
4.019
=====
HOLD
0.708
4.019
3.311
CLK_ibuf
0.000
3.126
i_tm1638/tm1638_sio/ctr_q_2_s0
3.311
3.644
i_tm1638/tm1638_sio/n60_s0
3.647
4.019
i_tm1638/tm1638_sio/ctr_q_2_s0
4.019
=====
HOLD
0.708
4.019
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_19_s0
3.311
3.644
i_tm1638/n176_s3
3.647
4.019
i_tm1638/counter_19_s0
4.019
=====
HOLD
0.708
0.892
0.185
i_lcd/V_PixelCount_14_s1
0.185
0.518
i_lcd/n51_s1
0.520
0.892
i_lcd/V_PixelCount_14_s1
0.892
=====
HOLD
0.708
0.892
0.185
i_lcd/H_PixelCount_12_s0
0.185
0.518
i_lcd/n101_s2
0.520
0.892
i_lcd/H_PixelCount_12_s0
0.892
=====
HOLD
0.708
0.892
0.185
i_lcd/H_PixelCount_14_s0
0.185
0.518
i_lcd/n99_s2
0.520
0.892
i_lcd/H_PixelCount_14_s0
0.892
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_2_s0
3.311
3.644
i_tm1638/n193_s5
3.648
4.020
i_tm1638/counter_2_s0
4.020
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_4_s0
3.311
3.644
i_tm1638/n191_s3
3.648
4.020
i_tm1638/counter_4_s0
4.020
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_7_s0
3.311
3.644
i_tm1638/n188_s3
3.648
4.020
i_tm1638/counter_7_s0
4.020
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_11_s0
3.311
3.644
i_tm1638/n184_s3
3.648
4.020
i_tm1638/counter_11_s0
4.020
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_16_s0
3.311
3.644
i_tm1638/n179_s3
3.648
4.020
i_tm1638/counter_16_s0
4.020
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_18_s0
3.311
3.644
i_tm1638/n177_s3
3.648
4.020
i_tm1638/counter_18_s0
4.020
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_hackathon_top/counter_pattern_0_s1
3.311
3.644
i_hackathon_top/n98_s3
3.648
4.020
i_hackathon_top/counter_pattern_0_s1
4.020
=====
HOLD
0.710
0.895
0.185
i_lcd/V_PixelCount_6_s1
0.185
0.518
i_lcd/n59_s1
0.523
0.895
i_lcd/V_PixelCount_6_s1
0.895
=====
HOLD
0.710
0.895
0.185
i_lcd/H_PixelCount_1_s0
0.185
0.518
i_lcd/n112_s2
0.523
0.895
i_lcd/H_PixelCount_1_s0
0.895
=====
HOLD
0.710
0.895
0.185
i_lcd/H_PixelCount_10_s0
0.185
0.518
i_lcd/n103_s2
0.523
0.895
i_lcd/H_PixelCount_10_s0
0.895
=====
HOLD
0.710
0.895
0.185
i_lcd/H_PixelCount_11_s0
0.185
0.518
i_lcd/n102_s2
0.523
0.895
i_lcd/H_PixelCount_11_s0
0.895
=====
HOLD
0.710
4.021
3.311
CLK_ibuf
0.000
3.126
i_tm1638/tm1638_sio/sclk_q_0_s3
3.311
3.644
i_tm1638/tm1638_sio/sclk_d_0_s9
3.649
4.021
i_tm1638/tm1638_sio/sclk_q_0_s3
4.021
=====
HOLD
0.710
4.021
3.311
CLK_ibuf
0.000
3.126
i_tm1638/instruction_step_3_s0
3.311
3.644
i_tm1638/n125_s83
3.649
4.021
i_tm1638/instruction_step_3_s0
4.021
=====
HOLD
0.711
0.896
0.185
i_lcd/V_PixelCount_1_s1
0.185
0.518
i_lcd/n64_s1
0.524
0.896
i_lcd/V_PixelCount_1_s1
0.896
=====
HOLD
0.711
0.896
0.185
i_lcd/V_PixelCount_4_s1
0.185
0.518
i_lcd/n61_s1
0.524
0.896
i_lcd/V_PixelCount_4_s1
0.896
=====
HOLD
0.711
4.022
3.311
CLK_ibuf
0.000
3.126
i_tm1638/tm1638_sio/cur_state_0_s6
3.311
3.644
i_tm1638/tm1638_sio/next_state_0_s14
3.650
4.022
i_tm1638/tm1638_sio/cur_state_0_s6
4.022
=====
HOLD
0.711
4.022
3.311
CLK_ibuf
0.000
3.126
i_tm1638/tm1638_sio/sclk_q_4_s4
3.311
3.644
i_tm1638/tm1638_sio/sclk_d_4_s8
3.650
4.022
i_tm1638/tm1638_sio/sclk_q_4_s4
4.022
=====
HOLD
0.711
4.022
3.311
CLK_ibuf
0.000
3.126
i_tm1638/instruction_step_4_s3
3.311
3.644
i_tm1638/n124_s80
3.650
4.022
i_tm1638/instruction_step_4_s3
4.022
