A 5 u Ic_cell_template 5cb4b5799eef.03.7f.00.00.01.00.12.73 1 4 7 0
V v 1 2 5cb4b6ef206d.03.7f.00.00.01.00.12.73
F f 1 "DFFen.iccel_1"
F o 0 
O 1
R csduv 1 "$GENERIC13/process/generic13" 75 Ic_persist_process 51bf7c9f2c7e.03.93.22.28.46.00.31.23 4aef38f1eeca.03.93.22.28.e1.00.3f.b3
R csduv 2 "$VLSI/Project/DFFen/viewpoints/DFFen_SDL_HIER1" 1 Eddm_design_viewpoint 5cb4b5799c85.03.7f.00.00.01.01.12.73 5cb4b5799c85.03.7f.00.00.01.00.12.73
R csduv 3 "$VLSI/Project/Mux21/Mux21" 3 Ic_cell_template 5ca4e9299719.03.7f.00.00.01.00.05.65 5c9bb72e8cdd.03.7f.00.00.01.00.68.00
R csduv 4 "$VLSI/Project/DFF/DFF" 3 Ic_cell_template 5cae2cc7a236.03.7f.00.00.01.00.37.61 5c915bfb5a13.03.7f.00.00.01.00.35.3b
R csduv 5 "$GENERIC13/process/vias/M3M4" 15 Ic_cell_template 4a60aad6d285.03.93.22.28.e1.00.3a.ee 4a561bb13417.03.93.22.28.e1.00.25.b6
R csdni 6 "$GENERIC13/process/sdl_process_rules" 1 Mgc_file
