{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1490017102424 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1490017102427 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 20 09:38:22 2017 " "Processing started: Mon Mar 20 09:38:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1490017102427 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1490017102427 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g55_lab4 -c g55_lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off g55_lab4 -c g55_lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1490017102427 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1490017102836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/juliette/Documents/ECSE 323/ECSE-323-Labs/Lab1/g55_mod13_v2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/juliette/Documents/ECSE 323/ECSE-323-Labs/Lab1/g55_mod13_v2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g55_mod13_v2-bdf_type " "Found design unit 1: g55_mod13_v2-bdf_type" {  } { { "../Lab1/g55_mod13_v2.vhdl" "" { Text "/home/juliette/Documents/ECSE 323/ECSE-323-Labs/Lab1/g55_mod13_v2.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490017103477 ""} { "Info" "ISGN_ENTITY_NAME" "1 g55_mod13_v2 " "Found entity 1: g55_mod13_v2" {  } { { "../Lab1/g55_mod13_v2.vhdl" "" { Text "/home/juliette/Documents/ECSE 323/ECSE-323-Labs/Lab1/g55_mod13_v2.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490017103477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490017103477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/juliette/Documents/ECSE 323/ECSE-323-Labs/Lab1/g55_adder_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/juliette/Documents/ECSE 323/ECSE-323-Labs/Lab1/g55_adder_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g55_adder_single-bdf_type " "Found design unit 1: g55_adder_single-bdf_type" {  } { { "../Lab1/g55_adder_single.vhd" "" { Text "/home/juliette/Documents/ECSE 323/ECSE-323-Labs/Lab1/g55_adder_single.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490017103479 ""} { "Info" "ISGN_ENTITY_NAME" "1 g55_adder_single " "Found entity 1: g55_adder_single" {  } { { "../Lab1/g55_adder_single.vhd" "" { Text "/home/juliette/Documents/ECSE 323/ECSE-323-Labs/Lab1/g55_adder_single.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490017103479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490017103479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/juliette/Documents/ECSE 323/ECSE-323-Labs/Lab1/g55_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/juliette/Documents/ECSE 323/ECSE-323-Labs/Lab1/g55_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g55_adder-bdf_type " "Found design unit 1: g55_adder-bdf_type" {  } { { "../Lab1/g55_adder.vhd" "" { Text "/home/juliette/Documents/ECSE 323/ECSE-323-Labs/Lab1/g55_adder.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490017103480 ""} { "Info" "ISGN_ENTITY_NAME" "1 g55_adder " "Found entity 1: g55_adder" {  } { { "../Lab1/g55_adder.vhd" "" { Text "/home/juliette/Documents/ECSE 323/ECSE-323-Labs/Lab1/g55_adder.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490017103480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490017103480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g55_rules.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g55_rules.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g55_rules-behav " "Found design unit 1: g55_rules-behav" {  } { { "g55_rules.vhd" "" { Text "/home/juliette/Documents/ECSE 323/ECSE-323-Labs/Lab4/g55_rules.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490017103481 ""} { "Info" "ISGN_ENTITY_NAME" "1 g55_rules " "Found entity 1: g55_rules" {  } { { "g55_rules.vhd" "" { Text "/home/juliette/Documents/ECSE 323/ECSE-323-Labs/Lab4/g55_rules.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490017103481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490017103481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g55_rules_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g55_rules_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g55_rules_test-behav " "Found design unit 1: g55_rules_test-behav" {  } { { "g55_rules_test.vhd" "" { Text "/home/juliette/Documents/ECSE 323/ECSE-323-Labs/Lab4/g55_rules_test.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490017103481 ""} { "Info" "ISGN_ENTITY_NAME" "1 g55_rules_test " "Found entity 1: g55_rules_test" {  } { { "g55_rules_test.vhd" "" { Text "/home/juliette/Documents/ECSE 323/ECSE-323-Labs/Lab4/g55_rules_test.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490017103481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490017103481 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "g55_rules " "Elaborating entity \"g55_rules\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1490017103673 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "playValue g55_rules.vhd(40) " "VHDL Process Statement warning at g55_rules.vhd(40): signal \"playValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g55_rules.vhd" "" { Text "/home/juliette/Documents/ECSE 323/ECSE-323-Labs/Lab4/g55_rules.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1490017103676 "|g55_rules"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE g55_rules.vhd(40) " "VHDL warning at g55_rules.vhd(40): comparison between unequal length operands always returns FALSE" {  } { { "g55_rules.vhd" "" { Text "/home/juliette/Documents/ECSE 323/ECSE-323-Labs/Lab4/g55_rules.vhd" 40 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1490017103677 "|g55_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "topValue g55_rules.vhd(42) " "VHDL Process Statement warning at g55_rules.vhd(42): signal \"topValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g55_rules.vhd" "" { Text "/home/juliette/Documents/ECSE 323/ECSE-323-Labs/Lab4/g55_rules.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1490017103677 "|g55_rules"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE g55_rules.vhd(42) " "VHDL warning at g55_rules.vhd(42): comparison between unequal length operands always returns FALSE" {  } { { "g55_rules.vhd" "" { Text "/home/juliette/Documents/ECSE 323/ECSE-323-Labs/Lab4/g55_rules.vhd" 42 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1490017103677 "|g55_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "topSuit g55_rules.vhd(44) " "VHDL Process Statement warning at g55_rules.vhd(44): signal \"topSuit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g55_rules.vhd" "" { Text "/home/juliette/Documents/ECSE 323/ECSE-323-Labs/Lab4/g55_rules.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1490017103677 "|g55_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "playSuit g55_rules.vhd(44) " "VHDL Process Statement warning at g55_rules.vhd(44): signal \"playSuit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g55_rules.vhd" "" { Text "/home/juliette/Documents/ECSE 323/ECSE-323-Labs/Lab4/g55_rules.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1490017103677 "|g55_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "topValue g55_rules.vhd(46) " "VHDL Process Statement warning at g55_rules.vhd(46): signal \"topValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g55_rules.vhd" "" { Text "/home/juliette/Documents/ECSE 323/ECSE-323-Labs/Lab4/g55_rules.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1490017103677 "|g55_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "playValue g55_rules.vhd(46) " "VHDL Process Statement warning at g55_rules.vhd(46): signal \"playValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g55_rules.vhd" "" { Text "/home/juliette/Documents/ECSE 323/ECSE-323-Labs/Lab4/g55_rules.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1490017103677 "|g55_rules"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g55_mod13_v2 g55_mod13_v2:DEC1 " "Elaborating entity \"g55_mod13_v2\" for hierarchy \"g55_mod13_v2:DEC1\"" {  } { { "g55_rules.vhd" "DEC1" { Text "/home/juliette/Documents/ECSE 323/ECSE-323-Labs/Lab4/g55_rules.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490017103703 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "FloorShiftThree\[6\] g55_mod13_v2.vhdl(29) " "Using initial value X (don't care) for net \"FloorShiftThree\[6\]\" at g55_mod13_v2.vhdl(29)" {  } { { "../Lab1/g55_mod13_v2.vhdl" "" { Text "/home/juliette/Documents/ECSE 323/ECSE-323-Labs/Lab1/g55_mod13_v2.vhdl" 29 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490017103707 "|g55_rules|g55_mod13_v2:DEC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g55_adder g55_mod13_v2:DEC1\|g55_adder:A1 " "Elaborating entity \"g55_adder\" for hierarchy \"g55_mod13_v2:DEC1\|g55_adder:A1\"" {  } { { "../Lab1/g55_mod13_v2.vhdl" "A1" { Text "/home/juliette/Documents/ECSE 323/ECSE-323-Labs/Lab1/g55_mod13_v2.vhdl" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490017103712 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Zero g55_adder.vhd(46) " "VHDL Signal Declaration warning at g55_adder.vhd(46): used explicit default value for signal \"Zero\" because signal was never assigned a value" {  } { { "../Lab1/g55_adder.vhd" "" { Text "/home/juliette/Documents/ECSE 323/ECSE-323-Labs/Lab1/g55_adder.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1490017103713 "|g55_rules|g55_mod13_v2:DEC1|g55_adder:A1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g55_adder_single g55_mod13_v2:DEC1\|g55_adder:A1\|g55_adder_single:b2v_inst " "Elaborating entity \"g55_adder_single\" for hierarchy \"g55_mod13_v2:DEC1\|g55_adder:A1\|g55_adder_single:b2v_inst\"" {  } { { "../Lab1/g55_adder.vhd" "b2v_inst" { Text "/home/juliette/Documents/ECSE 323/ECSE-323-Labs/Lab1/g55_adder.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490017103720 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1490017104872 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490017104872 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48 " "Implemented 48 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1490017104961 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1490017104961 ""} { "Info" "ICUT_CUT_TM_LCELLS" "35 " "Implemented 35 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1490017104961 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1490017104961 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "638 " "Peak virtual memory: 638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1490017104988 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 20 09:38:24 2017 " "Processing ended: Mon Mar 20 09:38:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1490017104988 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1490017104988 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1490017104988 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1490017104988 ""}
