#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ad73fbcf50 .scope module, "tb_system" "tb_system" 2 1;
 .timescale 0 0;
v000001ad74028dd0_0 .var "cin", 0 0;
v000001ad74028b50_0 .var "clk", 0 0;
v000001ad74029410_0 .net "cout", 0 0, L_000001ad740280b0;  1 drivers
v000001ad74029910_0 .var "d_a", 15 0;
v000001ad74028c90_0 .var "d_b", 15 0;
v000001ad740297d0_0 .var "en_a", 0 0;
v000001ad74029d70_0 .var "en_b", 0 0;
v000001ad74029550_0 .var "rstn", 0 0;
v000001ad74028830_0 .net "sum", 15 0, L_000001ad740285b0;  1 drivers
S_000001ad73fc0fa0 .scope module, "uut" "system" 2 7, 3 1 0, S_000001ad73fbcf50;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "d_a";
    .port_info 1 /INPUT 16 "d_b";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rstn";
    .port_info 4 /INPUT 1 "en_a";
    .port_info 5 /INPUT 1 "en_b";
    .port_info 6 /INPUT 1 "cin";
    .port_info 7 /OUTPUT 16 "sum";
    .port_info 8 /OUTPUT 1 "cout";
v000001ad74027aa0_0 .net "cin", 0 0, v000001ad74028dd0_0;  1 drivers
v000001ad74027a00_0 .net "clk", 0 0, v000001ad74028b50_0;  1 drivers
v000001ad74027640_0 .net "cout", 0 0, L_000001ad740280b0;  alias, 1 drivers
v000001ad74027f00_0 .net "d_a", 15 0, v000001ad74029910_0;  1 drivers
v000001ad74027e60_0 .net "d_b", 15 0, v000001ad74028c90_0;  1 drivers
v000001ad740276e0_0 .net "en_a", 0 0, v000001ad740297d0_0;  1 drivers
v000001ad74027780_0 .net "en_b", 0 0, v000001ad74029d70_0;  1 drivers
v000001ad74027b40_0 .net "q_a", 15 0, v000001ad74027c80_0;  1 drivers
v000001ad74027be0_0 .net "q_b", 15 0, v000001ad74027500_0;  1 drivers
v000001ad74029eb0_0 .net "rstn", 0 0, v000001ad74029550_0;  1 drivers
v000001ad74029870_0 .net "sum", 15 0, L_000001ad740285b0;  alias, 1 drivers
S_000001ad73f92a10 .scope module, "adder_inst" "sixteen_bit_adder" 3 41, 4 1 0, S_000001ad73fc0fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001ad7402b0d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ad73f930d0_0 .net *"_ivl_10", 0 0, L_000001ad7402b0d0;  1 drivers
v000001ad73fbd0e0_0 .net *"_ivl_11", 16 0, L_000001ad74028290;  1 drivers
v000001ad73fcd640_0 .net *"_ivl_13", 16 0, L_000001ad740292d0;  1 drivers
L_000001ad7402b118 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ad73fc1130_0 .net *"_ivl_16", 15 0, L_000001ad7402b118;  1 drivers
v000001ad73fc11d0_0 .net *"_ivl_17", 16 0, L_000001ad740286f0;  1 drivers
v000001ad73fbe840_0 .net *"_ivl_3", 16 0, L_000001ad74029050;  1 drivers
L_000001ad7402b088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ad73fbe8e0_0 .net *"_ivl_6", 0 0, L_000001ad7402b088;  1 drivers
v000001ad740273c0_0 .net *"_ivl_7", 16 0, L_000001ad74029190;  1 drivers
v000001ad74027fa0_0 .net "a", 15 0, v000001ad74027c80_0;  alias, 1 drivers
v000001ad74027140_0 .net "b", 15 0, v000001ad74027500_0;  alias, 1 drivers
v000001ad74027dc0_0 .net "cin", 0 0, v000001ad74028dd0_0;  alias, 1 drivers
v000001ad740271e0_0 .net "cout", 0 0, L_000001ad740280b0;  alias, 1 drivers
v000001ad74027820_0 .net "sum", 15 0, L_000001ad740285b0;  alias, 1 drivers
L_000001ad740280b0 .part L_000001ad740286f0, 16, 1;
L_000001ad740285b0 .part L_000001ad740286f0, 0, 16;
L_000001ad74029050 .concat [ 16 1 0 0], v000001ad74027c80_0, L_000001ad7402b088;
L_000001ad74029190 .concat [ 16 1 0 0], v000001ad74027500_0, L_000001ad7402b0d0;
L_000001ad74028290 .arith/sum 17, L_000001ad74029050, L_000001ad74029190;
L_000001ad740292d0 .concat [ 1 16 0 0], v000001ad74028dd0_0, L_000001ad7402b118;
L_000001ad740286f0 .arith/sum 17, L_000001ad74028290, L_000001ad740292d0;
S_000001ad73f92ba0 .scope module, "register_a_inst" "dff_16bit" 3 23, 5 1 0, S_000001ad73fc0fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rstn";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 16 "q";
v000001ad74027280_0 .net "clk", 0 0, v000001ad74028b50_0;  alias, 1 drivers
v000001ad740275a0_0 .net "d", 15 0, v000001ad74029910_0;  alias, 1 drivers
v000001ad740270a0_0 .net "en", 0 0, v000001ad740297d0_0;  alias, 1 drivers
v000001ad74027c80_0 .var "q", 15 0;
v000001ad74027320_0 .net "rstn", 0 0, v000001ad74029550_0;  alias, 1 drivers
E_000001ad73fb8e50 .event posedge, v000001ad74027280_0;
S_000001ad73f92d30 .scope module, "register_b_inst" "dff_16bit" 3 32, 5 1 0, S_000001ad73fc0fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rstn";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 16 "q";
v000001ad740278c0_0 .net "clk", 0 0, v000001ad74028b50_0;  alias, 1 drivers
v000001ad74027d20_0 .net "d", 15 0, v000001ad74028c90_0;  alias, 1 drivers
v000001ad74027960_0 .net "en", 0 0, v000001ad74029d70_0;  alias, 1 drivers
v000001ad74027500_0 .var "q", 15 0;
v000001ad74027460_0 .net "rstn", 0 0, v000001ad74029550_0;  alias, 1 drivers
    .scope S_000001ad73f92ba0;
T_0 ;
    %wait E_000001ad73fb8e50;
    %load/vec4 v000001ad74027320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ad74027c80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001ad740270a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001ad740275a0_0;
    %assign/vec4 v000001ad74027c80_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001ad73f92d30;
T_1 ;
    %wait E_000001ad73fb8e50;
    %load/vec4 v000001ad74027460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ad74027500_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001ad74027960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001ad74027d20_0;
    %assign/vec4 v000001ad74027500_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ad73fbcf50;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ad74028b50_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_000001ad73fbcf50;
T_3 ;
    %vpi_call 2 21 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001ad73fbcf50 {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001ad73fbcf50;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v000001ad74028b50_0;
    %inv;
    %store/vec4 v000001ad74028b50_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_000001ad73fbcf50;
T_5 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001ad74029910_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001ad74028c90_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ad74028dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ad740297d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ad74029d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ad74029550_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ad74029550_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 123, 0, 16;
    %store/vec4 v000001ad74029910_0, 0, 16;
    %pushi/vec4 100, 0, 16;
    %store/vec4 v000001ad74028c90_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ad740297d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ad74029d70_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 33 "$display", "t=%0t: 123+100=%0d", $time, v000001ad74028830_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ad740297d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ad74029d70_0, 0, 1;
    %pushi/vec4 200, 0, 16;
    %store/vec4 v000001ad74028c90_0, 0, 16;
    %delay 10, 0;
    %vpi_call 2 37 "$display", "t=%0t: 123+200=%0d", $time, v000001ad74028830_0 {0 0 0};
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v000001ad74029910_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000001ad74028c90_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ad740297d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ad74029d70_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 41 "$display", "t=%0t: 65535+1=%0d cout=%0d", $time, v000001ad74028830_0, v000001ad74029410_0 {0 0 0};
    %pushi/vec4 50, 0, 16;
    %store/vec4 v000001ad74029910_0, 0, 16;
    %pushi/vec4 25, 0, 16;
    %store/vec4 v000001ad74028c90_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ad740297d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ad74029d70_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 45 "$display", "t=%0t: 50+1=%0d", $time, v000001ad74028830_0 {0 0 0};
    %pushi/vec4 100, 0, 16;
    %store/vec4 v000001ad74029910_0, 0, 16;
    %pushi/vec4 200, 0, 16;
    %store/vec4 v000001ad74028c90_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ad740297d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ad74029d70_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 49 "$display", "t=%0t: 100+200=%0d", $time, v000001ad74028830_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ad74029550_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 53 "$display", "t=%0t: \345\244\215\344\275\215\345\220\2160+0=%0d", $time, v000001ad74028830_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb.v";
    "m_system.v";
    "m_sixteen_bit_adder.v";
    "m_dff_16bit.v";
