Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Feb 15 01:52:21 2022
| Host         : MQLY running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file tooSlow_timing_summary_routed.rpt -pb tooSlow_timing_summary_routed.pb -rpx tooSlow_timing_summary_routed.rpx -warn_on_violation
| Design       : tooSlow
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -24.414    -9128.563                    730                 1024        0.040        0.000                      0                 1024        4.500        0.000                       0                  1025  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -24.414    -9128.563                    730                 1024        0.040        0.000                      0                 1024        4.500        0.000                       0                  1025  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          730  Failing Endpoints,  Worst Slack      -24.414ns,  Total Violation    -9128.564ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -24.414ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1021]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        34.485ns  (logic 30.868ns (89.511%)  route 3.617ns (10.489%))
  Logic Levels:           257  (CARRY4=256 LUT1=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1024, routed)        1.639     5.160    i_clk_IBUF_BUFG
    SLICE_X3Y0           FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.456     5.616 f  counter_reg[0]/Q
                         net (fo=1, routed)           0.287     5.903    counter_reg_n_0_[0]
    SLICE_X1Y0           LUT1 (Prop_lut1_I0_O)        0.124     6.027 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.000     6.027    counter[0]_i_2_n_0
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.559 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.559    counter_reg[0]_i_1_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.673 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.673    counter_reg[4]_i_1_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.787 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.787    counter_reg[8]_i_1_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.901 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.901    counter_reg[12]_i_1_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.015 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.015    counter_reg[16]_i_1_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.129 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    counter_reg[20]_i_1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.243    counter_reg[24]_i_1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.357    counter_reg[28]_i_1_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.471 r  counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.471    counter_reg[32]_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.585 r  counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.585    counter_reg[36]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.699 r  counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.699    counter_reg[40]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.813 r  counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.813    counter_reg[44]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.927 r  counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.927    counter_reg[48]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.041 r  counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.041    counter_reg[52]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.155 r  counter_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.155    counter_reg[56]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.269 r  counter_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.269    counter_reg[60]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.383 r  counter_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.383    counter_reg[64]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.497 r  counter_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.497    counter_reg[68]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.611 r  counter_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.611    counter_reg[72]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.725 r  counter_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.725    counter_reg[76]_i_1_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.839 r  counter_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.839    counter_reg[80]_i_1_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.953 r  counter_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.953    counter_reg[84]_i_1_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.067 r  counter_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.067    counter_reg[88]_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.181 r  counter_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.181    counter_reg[92]_i_1_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  counter_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.304    counter_reg[96]_i_1_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.418 r  counter_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.418    counter_reg[100]_i_1_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.532 r  counter_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.532    counter_reg[104]_i_1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.646 r  counter_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.646    counter_reg[108]_i_1_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.760 r  counter_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.760    counter_reg[112]_i_1_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.874 r  counter_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.874    counter_reg[116]_i_1_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.988 r  counter_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.988    counter_reg[120]_i_1_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.102 r  counter_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.102    counter_reg[124]_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.216 r  counter_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.216    counter_reg[128]_i_1_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.330 r  counter_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.330    counter_reg[132]_i_1_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.444 r  counter_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.444    counter_reg[136]_i_1_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.558 r  counter_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.558    counter_reg[140]_i_1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.672 r  counter_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.672    counter_reg[144]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.786 r  counter_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.786    counter_reg[148]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.900 r  counter_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.900    counter_reg[152]_i_1_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.014 r  counter_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.014    counter_reg[156]_i_1_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.128 r  counter_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.128    counter_reg[160]_i_1_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.242 r  counter_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.242    counter_reg[164]_i_1_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.356 r  counter_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.356    counter_reg[168]_i_1_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.470 r  counter_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.470    counter_reg[172]_i_1_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.584 r  counter_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.584    counter_reg[176]_i_1_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.698 r  counter_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.698    counter_reg[180]_i_1_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.812 r  counter_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.812    counter_reg[184]_i_1_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.926 r  counter_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.926    counter_reg[188]_i_1_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.040 r  counter_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.040    counter_reg[192]_i_1_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.154 r  counter_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.155    counter_reg[196]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.269 r  counter_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.269    counter_reg[200]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.383 r  counter_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.383    counter_reg[204]_i_1_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.497 r  counter_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.497    counter_reg[208]_i_1_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.611 r  counter_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.611    counter_reg[212]_i_1_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.725 r  counter_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.725    counter_reg[216]_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.839 r  counter_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.839    counter_reg[220]_i_1_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.953 r  counter_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.953    counter_reg[224]_i_1_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.067 r  counter_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.067    counter_reg[228]_i_1_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.181 r  counter_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.181    counter_reg[232]_i_1_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.295 r  counter_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.295    counter_reg[236]_i_1_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.409 r  counter_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.409    counter_reg[240]_i_1_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.523 r  counter_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.523    counter_reg[244]_i_1_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.637 r  counter_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.637    counter_reg[248]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.751 r  counter_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.751    counter_reg[252]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.865 r  counter_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.865    counter_reg[256]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.979 r  counter_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.979    counter_reg[260]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.093 r  counter_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.093    counter_reg[264]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.207 r  counter_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.207    counter_reg[268]_i_1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.321 r  counter_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.321    counter_reg[272]_i_1_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.435 r  counter_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.435    counter_reg[276]_i_1_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.549 r  counter_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.549    counter_reg[280]_i_1_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.663 r  counter_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.663    counter_reg[284]_i_1_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.777 r  counter_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.777    counter_reg[288]_i_1_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.891 r  counter_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.891    counter_reg[292]_i_1_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.005 r  counter_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.014    counter_reg[296]_i_1_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.128 r  counter_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.128    counter_reg[300]_i_1_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.242 r  counter_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.242    counter_reg[304]_i_1_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.356 r  counter_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.356    counter_reg[308]_i_1_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.470 r  counter_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.470    counter_reg[312]_i_1_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.584 r  counter_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.584    counter_reg[316]_i_1_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.698 r  counter_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.698    counter_reg[320]_i_1_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.812 r  counter_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.812    counter_reg[324]_i_1_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.926 r  counter_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.926    counter_reg[328]_i_1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.040 r  counter_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.040    counter_reg[332]_i_1_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.154 r  counter_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.154    counter_reg[336]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.268 r  counter_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.268    counter_reg[340]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.382 r  counter_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.382    counter_reg[344]_i_1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.496 r  counter_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.496    counter_reg[348]_i_1_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.610 r  counter_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.610    counter_reg[352]_i_1_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.724 r  counter_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.724    counter_reg[356]_i_1_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.838 r  counter_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.838    counter_reg[360]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.952 r  counter_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.952    counter_reg[364]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.066 r  counter_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.066    counter_reg[368]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.180 r  counter_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.180    counter_reg[372]_i_1_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.294 r  counter_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.294    counter_reg[376]_i_1_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.408 r  counter_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.408    counter_reg[380]_i_1_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.522 r  counter_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.522    counter_reg[384]_i_1_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.636 r  counter_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.636    counter_reg[388]_i_1_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.750 r  counter_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.750    counter_reg[392]_i_1_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.864 r  counter_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.001    17.865    counter_reg[396]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.979 r  counter_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.979    counter_reg[400]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.093 r  counter_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.093    counter_reg[404]_i_1_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.207 r  counter_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.207    counter_reg[408]_i_1_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.321 r  counter_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.321    counter_reg[412]_i_1_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.435 r  counter_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.435    counter_reg[416]_i_1_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.549 r  counter_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.549    counter_reg[420]_i_1_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.663 r  counter_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.663    counter_reg[424]_i_1_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.777 r  counter_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.777    counter_reg[428]_i_1_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.891 r  counter_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.891    counter_reg[432]_i_1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.005 r  counter_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.005    counter_reg[436]_i_1_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.119 r  counter_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.119    counter_reg[440]_i_1_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  counter_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.233    counter_reg[444]_i_1_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.347 r  counter_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.347    counter_reg[448]_i_1_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.461 r  counter_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.461    counter_reg[452]_i_1_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.575 r  counter_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.575    counter_reg[456]_i_1_n_0
    SLICE_X1Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.689 r  counter_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.689    counter_reg[460]_i_1_n_0
    SLICE_X1Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.803 r  counter_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.803    counter_reg[464]_i_1_n_0
    SLICE_X1Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.917 r  counter_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.917    counter_reg[468]_i_1_n_0
    SLICE_X1Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.031 r  counter_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.031    counter_reg[472]_i_1_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.145 r  counter_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.145    counter_reg[476]_i_1_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.259 r  counter_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.259    counter_reg[480]_i_1_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.373 r  counter_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.373    counter_reg[484]_i_1_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.487 r  counter_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.487    counter_reg[488]_i_1_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.601 r  counter_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.601    counter_reg[492]_i_1_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.715 r  counter_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.009    20.724    counter_reg[496]_i_1_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.838 r  counter_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.838    counter_reg[500]_i_1_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.952 r  counter_reg[504]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.952    counter_reg[504]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.066 r  counter_reg[508]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.066    counter_reg[508]_i_1_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.180 r  counter_reg[512]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.180    counter_reg[512]_i_1_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.294 r  counter_reg[516]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.294    counter_reg[516]_i_1_n_0
    SLICE_X1Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.408 r  counter_reg[520]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.408    counter_reg[520]_i_1_n_0
    SLICE_X1Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.522 r  counter_reg[524]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.522    counter_reg[524]_i_1_n_0
    SLICE_X1Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.636 r  counter_reg[528]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.636    counter_reg[528]_i_1_n_0
    SLICE_X1Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.750 r  counter_reg[532]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.750    counter_reg[532]_i_1_n_0
    SLICE_X1Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.864 r  counter_reg[536]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.864    counter_reg[536]_i_1_n_0
    SLICE_X1Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.978 r  counter_reg[540]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.978    counter_reg[540]_i_1_n_0
    SLICE_X1Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.092 r  counter_reg[544]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.092    counter_reg[544]_i_1_n_0
    SLICE_X1Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.206 r  counter_reg[548]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.206    counter_reg[548]_i_1_n_0
    SLICE_X1Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.320 r  counter_reg[552]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.320    counter_reg[552]_i_1_n_0
    SLICE_X1Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.434 r  counter_reg[556]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.434    counter_reg[556]_i_1_n_0
    SLICE_X1Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.548 r  counter_reg[560]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.548    counter_reg[560]_i_1_n_0
    SLICE_X1Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.662 r  counter_reg[564]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.662    counter_reg[564]_i_1_n_0
    SLICE_X1Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.776 r  counter_reg[568]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.776    counter_reg[568]_i_1_n_0
    SLICE_X1Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.890 r  counter_reg[572]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.890    counter_reg[572]_i_1_n_0
    SLICE_X1Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.004 r  counter_reg[576]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.004    counter_reg[576]_i_1_n_0
    SLICE_X1Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.118 r  counter_reg[580]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.118    counter_reg[580]_i_1_n_0
    SLICE_X1Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.232 r  counter_reg[584]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.232    counter_reg[584]_i_1_n_0
    SLICE_X1Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.346 r  counter_reg[588]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.346    counter_reg[588]_i_1_n_0
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.460 r  counter_reg[592]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.460    counter_reg[592]_i_1_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.574 r  counter_reg[596]_i_1/CO[3]
                         net (fo=1, routed)           3.282    26.856    counter_reg[596]_i_1_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.436 r  counter_reg[600]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.436    counter_reg[600]_i_1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.550 r  counter_reg[604]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.550    counter_reg[604]_i_1_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.664 r  counter_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.664    counter_reg[608]_i_1_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.778 r  counter_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.778    counter_reg[612]_i_1_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.892 r  counter_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.892    counter_reg[616]_i_1_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.006 r  counter_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.001    28.007    counter_reg[620]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.121 r  counter_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.121    counter_reg[624]_i_1_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.235 r  counter_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.235    counter_reg[628]_i_1_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.349 r  counter_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.349    counter_reg[632]_i_1_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.463 r  counter_reg[636]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.463    counter_reg[636]_i_1_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.577 r  counter_reg[640]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.577    counter_reg[640]_i_1_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.691 r  counter_reg[644]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.691    counter_reg[644]_i_1_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.805 r  counter_reg[648]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.805    counter_reg[648]_i_1_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.919 r  counter_reg[652]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.919    counter_reg[652]_i_1_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.033 r  counter_reg[656]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.033    counter_reg[656]_i_1_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.147 r  counter_reg[660]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.147    counter_reg[660]_i_1_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.261 r  counter_reg[664]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.261    counter_reg[664]_i_1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.375 r  counter_reg[668]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.375    counter_reg[668]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.489 r  counter_reg[672]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.489    counter_reg[672]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.603 r  counter_reg[676]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.603    counter_reg[676]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.717 r  counter_reg[680]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.717    counter_reg[680]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.831 r  counter_reg[684]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.831    counter_reg[684]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.945 r  counter_reg[688]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.945    counter_reg[688]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.059 r  counter_reg[692]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.059    counter_reg[692]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.173 r  counter_reg[696]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.173    counter_reg[696]_i_1_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.287 r  counter_reg[700]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.287    counter_reg[700]_i_1_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.401 r  counter_reg[704]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.401    counter_reg[704]_i_1_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.515 r  counter_reg[708]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.515    counter_reg[708]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.629 r  counter_reg[712]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.629    counter_reg[712]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.743 r  counter_reg[716]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.743    counter_reg[716]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.857 r  counter_reg[720]_i_1/CO[3]
                         net (fo=1, routed)           0.009    30.866    counter_reg[720]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.980 r  counter_reg[724]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.980    counter_reg[724]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.094 r  counter_reg[728]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.094    counter_reg[728]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.208 r  counter_reg[732]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.208    counter_reg[732]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.322 r  counter_reg[736]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.322    counter_reg[736]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.436 r  counter_reg[740]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.436    counter_reg[740]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.550 r  counter_reg[744]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.550    counter_reg[744]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.664 r  counter_reg[748]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.664    counter_reg[748]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.778 r  counter_reg[752]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.778    counter_reg[752]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.892 r  counter_reg[756]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.892    counter_reg[756]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.006 r  counter_reg[760]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.006    counter_reg[760]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.120 r  counter_reg[764]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.120    counter_reg[764]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.234 r  counter_reg[768]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.234    counter_reg[768]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.348 r  counter_reg[772]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.348    counter_reg[772]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.462 r  counter_reg[776]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.462    counter_reg[776]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.576 r  counter_reg[780]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.576    counter_reg[780]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.690 r  counter_reg[784]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.690    counter_reg[784]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.804 r  counter_reg[788]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.804    counter_reg[788]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.918 r  counter_reg[792]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.918    counter_reg[792]_i_1_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.032 r  counter_reg[796]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.032    counter_reg[796]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.146 r  counter_reg[800]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.146    counter_reg[800]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.260 r  counter_reg[804]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.260    counter_reg[804]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.374 r  counter_reg[808]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.374    counter_reg[808]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.488 r  counter_reg[812]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.488    counter_reg[812]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.602 r  counter_reg[816]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.602    counter_reg[816]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.716 r  counter_reg[820]_i_1/CO[3]
                         net (fo=1, routed)           0.001    33.716    counter_reg[820]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.830 r  counter_reg[824]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.830    counter_reg[824]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.944 r  counter_reg[828]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.944    counter_reg[828]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.058 r  counter_reg[832]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.058    counter_reg[832]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.172 r  counter_reg[836]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.172    counter_reg[836]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.286 r  counter_reg[840]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.286    counter_reg[840]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.400 r  counter_reg[844]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.400    counter_reg[844]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.514 r  counter_reg[848]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.514    counter_reg[848]_i_1_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.628 r  counter_reg[852]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.628    counter_reg[852]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.742 r  counter_reg[856]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.742    counter_reg[856]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.856 r  counter_reg[860]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.856    counter_reg[860]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.970 r  counter_reg[864]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.970    counter_reg[864]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.084 r  counter_reg[868]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.084    counter_reg[868]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.198 r  counter_reg[872]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.198    counter_reg[872]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.312 r  counter_reg[876]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.312    counter_reg[876]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.426 r  counter_reg[880]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.426    counter_reg[880]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.540 r  counter_reg[884]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.540    counter_reg[884]_i_1_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.654 r  counter_reg[888]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.654    counter_reg[888]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.768 r  counter_reg[892]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.768    counter_reg[892]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.882 r  counter_reg[896]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.882    counter_reg[896]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.996 r  counter_reg[900]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.996    counter_reg[900]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.110 r  counter_reg[904]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.110    counter_reg[904]_i_1_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.224 r  counter_reg[908]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.224    counter_reg[908]_i_1_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.338 r  counter_reg[912]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.338    counter_reg[912]_i_1_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.452 r  counter_reg[916]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.452    counter_reg[916]_i_1_n_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.566 r  counter_reg[920]_i_1/CO[3]
                         net (fo=1, routed)           0.009    36.575    counter_reg[920]_i_1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.689 r  counter_reg[924]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.689    counter_reg[924]_i_1_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.803 r  counter_reg[928]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.803    counter_reg[928]_i_1_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.917 r  counter_reg[932]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.917    counter_reg[932]_i_1_n_0
    SLICE_X0Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.031 r  counter_reg[936]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.031    counter_reg[936]_i_1_n_0
    SLICE_X0Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.145 r  counter_reg[940]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.145    counter_reg[940]_i_1_n_0
    SLICE_X0Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.259 r  counter_reg[944]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.259    counter_reg[944]_i_1_n_0
    SLICE_X0Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.373 r  counter_reg[948]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.373    counter_reg[948]_i_1_n_0
    SLICE_X0Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.487 r  counter_reg[952]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.487    counter_reg[952]_i_1_n_0
    SLICE_X0Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.601 r  counter_reg[956]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.601    counter_reg[956]_i_1_n_0
    SLICE_X0Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.715 r  counter_reg[960]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.715    counter_reg[960]_i_1_n_0
    SLICE_X0Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.829 r  counter_reg[964]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.829    counter_reg[964]_i_1_n_0
    SLICE_X0Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.943 r  counter_reg[968]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.943    counter_reg[968]_i_1_n_0
    SLICE_X0Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.057 r  counter_reg[972]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.057    counter_reg[972]_i_1_n_0
    SLICE_X0Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.171 r  counter_reg[976]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.171    counter_reg[976]_i_1_n_0
    SLICE_X0Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.285 r  counter_reg[980]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.285    counter_reg[980]_i_1_n_0
    SLICE_X0Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.399 r  counter_reg[984]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.399    counter_reg[984]_i_1_n_0
    SLICE_X0Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.513 r  counter_reg[988]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.513    counter_reg[988]_i_1_n_0
    SLICE_X0Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.627 r  counter_reg[992]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.627    counter_reg[992]_i_1_n_0
    SLICE_X0Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.741 r  counter_reg[996]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.741    counter_reg[996]_i_1_n_0
    SLICE_X0Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.855 r  counter_reg[1000]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.855    counter_reg[1000]_i_1_n_0
    SLICE_X0Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.969 r  counter_reg[1004]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.969    counter_reg[1004]_i_1_n_0
    SLICE_X0Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.083 r  counter_reg[1008]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.083    counter_reg[1008]_i_1_n_0
    SLICE_X0Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.197 r  counter_reg[1012]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.197    counter_reg[1012]_i_1_n_0
    SLICE_X0Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.311 r  counter_reg[1016]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.311    counter_reg[1016]_i_1_n_0
    SLICE_X0Y149         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.645 r  counter_reg[1020]_i_1/O[1]
                         net (fo=1, routed)           0.000    39.645    counter_reg[1020]_i_1_n_6
    SLICE_X0Y149         FDRE                                         r  counter_reg[1021]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1024, routed)        1.684    15.025    i_clk_IBUF_BUFG
    SLICE_X0Y149         FDRE                                         r  counter_reg[1021]/C
                         clock pessimism              0.180    15.205    
                         clock uncertainty           -0.035    15.170    
    SLICE_X0Y149         FDRE (Setup_fdre_C_D)        0.062    15.232    counter_reg[1021]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                         -39.645    
  -------------------------------------------------------------------
                         slack                                -24.414    

Slack (VIOLATED) :        -24.393ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1023]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        34.464ns  (logic 30.847ns (89.505%)  route 3.617ns (10.495%))
  Logic Levels:           257  (CARRY4=256 LUT1=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1024, routed)        1.639     5.160    i_clk_IBUF_BUFG
    SLICE_X3Y0           FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.456     5.616 f  counter_reg[0]/Q
                         net (fo=1, routed)           0.287     5.903    counter_reg_n_0_[0]
    SLICE_X1Y0           LUT1 (Prop_lut1_I0_O)        0.124     6.027 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.000     6.027    counter[0]_i_2_n_0
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.559 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.559    counter_reg[0]_i_1_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.673 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.673    counter_reg[4]_i_1_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.787 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.787    counter_reg[8]_i_1_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.901 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.901    counter_reg[12]_i_1_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.015 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.015    counter_reg[16]_i_1_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.129 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    counter_reg[20]_i_1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.243    counter_reg[24]_i_1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.357    counter_reg[28]_i_1_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.471 r  counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.471    counter_reg[32]_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.585 r  counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.585    counter_reg[36]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.699 r  counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.699    counter_reg[40]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.813 r  counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.813    counter_reg[44]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.927 r  counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.927    counter_reg[48]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.041 r  counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.041    counter_reg[52]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.155 r  counter_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.155    counter_reg[56]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.269 r  counter_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.269    counter_reg[60]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.383 r  counter_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.383    counter_reg[64]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.497 r  counter_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.497    counter_reg[68]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.611 r  counter_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.611    counter_reg[72]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.725 r  counter_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.725    counter_reg[76]_i_1_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.839 r  counter_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.839    counter_reg[80]_i_1_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.953 r  counter_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.953    counter_reg[84]_i_1_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.067 r  counter_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.067    counter_reg[88]_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.181 r  counter_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.181    counter_reg[92]_i_1_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  counter_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.304    counter_reg[96]_i_1_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.418 r  counter_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.418    counter_reg[100]_i_1_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.532 r  counter_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.532    counter_reg[104]_i_1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.646 r  counter_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.646    counter_reg[108]_i_1_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.760 r  counter_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.760    counter_reg[112]_i_1_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.874 r  counter_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.874    counter_reg[116]_i_1_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.988 r  counter_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.988    counter_reg[120]_i_1_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.102 r  counter_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.102    counter_reg[124]_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.216 r  counter_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.216    counter_reg[128]_i_1_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.330 r  counter_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.330    counter_reg[132]_i_1_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.444 r  counter_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.444    counter_reg[136]_i_1_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.558 r  counter_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.558    counter_reg[140]_i_1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.672 r  counter_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.672    counter_reg[144]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.786 r  counter_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.786    counter_reg[148]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.900 r  counter_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.900    counter_reg[152]_i_1_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.014 r  counter_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.014    counter_reg[156]_i_1_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.128 r  counter_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.128    counter_reg[160]_i_1_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.242 r  counter_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.242    counter_reg[164]_i_1_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.356 r  counter_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.356    counter_reg[168]_i_1_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.470 r  counter_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.470    counter_reg[172]_i_1_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.584 r  counter_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.584    counter_reg[176]_i_1_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.698 r  counter_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.698    counter_reg[180]_i_1_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.812 r  counter_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.812    counter_reg[184]_i_1_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.926 r  counter_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.926    counter_reg[188]_i_1_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.040 r  counter_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.040    counter_reg[192]_i_1_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.154 r  counter_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.155    counter_reg[196]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.269 r  counter_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.269    counter_reg[200]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.383 r  counter_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.383    counter_reg[204]_i_1_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.497 r  counter_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.497    counter_reg[208]_i_1_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.611 r  counter_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.611    counter_reg[212]_i_1_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.725 r  counter_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.725    counter_reg[216]_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.839 r  counter_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.839    counter_reg[220]_i_1_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.953 r  counter_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.953    counter_reg[224]_i_1_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.067 r  counter_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.067    counter_reg[228]_i_1_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.181 r  counter_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.181    counter_reg[232]_i_1_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.295 r  counter_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.295    counter_reg[236]_i_1_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.409 r  counter_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.409    counter_reg[240]_i_1_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.523 r  counter_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.523    counter_reg[244]_i_1_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.637 r  counter_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.637    counter_reg[248]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.751 r  counter_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.751    counter_reg[252]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.865 r  counter_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.865    counter_reg[256]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.979 r  counter_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.979    counter_reg[260]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.093 r  counter_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.093    counter_reg[264]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.207 r  counter_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.207    counter_reg[268]_i_1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.321 r  counter_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.321    counter_reg[272]_i_1_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.435 r  counter_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.435    counter_reg[276]_i_1_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.549 r  counter_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.549    counter_reg[280]_i_1_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.663 r  counter_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.663    counter_reg[284]_i_1_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.777 r  counter_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.777    counter_reg[288]_i_1_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.891 r  counter_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.891    counter_reg[292]_i_1_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.005 r  counter_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.014    counter_reg[296]_i_1_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.128 r  counter_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.128    counter_reg[300]_i_1_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.242 r  counter_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.242    counter_reg[304]_i_1_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.356 r  counter_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.356    counter_reg[308]_i_1_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.470 r  counter_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.470    counter_reg[312]_i_1_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.584 r  counter_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.584    counter_reg[316]_i_1_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.698 r  counter_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.698    counter_reg[320]_i_1_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.812 r  counter_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.812    counter_reg[324]_i_1_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.926 r  counter_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.926    counter_reg[328]_i_1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.040 r  counter_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.040    counter_reg[332]_i_1_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.154 r  counter_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.154    counter_reg[336]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.268 r  counter_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.268    counter_reg[340]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.382 r  counter_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.382    counter_reg[344]_i_1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.496 r  counter_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.496    counter_reg[348]_i_1_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.610 r  counter_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.610    counter_reg[352]_i_1_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.724 r  counter_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.724    counter_reg[356]_i_1_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.838 r  counter_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.838    counter_reg[360]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.952 r  counter_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.952    counter_reg[364]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.066 r  counter_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.066    counter_reg[368]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.180 r  counter_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.180    counter_reg[372]_i_1_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.294 r  counter_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.294    counter_reg[376]_i_1_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.408 r  counter_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.408    counter_reg[380]_i_1_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.522 r  counter_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.522    counter_reg[384]_i_1_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.636 r  counter_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.636    counter_reg[388]_i_1_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.750 r  counter_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.750    counter_reg[392]_i_1_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.864 r  counter_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.001    17.865    counter_reg[396]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.979 r  counter_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.979    counter_reg[400]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.093 r  counter_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.093    counter_reg[404]_i_1_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.207 r  counter_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.207    counter_reg[408]_i_1_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.321 r  counter_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.321    counter_reg[412]_i_1_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.435 r  counter_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.435    counter_reg[416]_i_1_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.549 r  counter_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.549    counter_reg[420]_i_1_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.663 r  counter_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.663    counter_reg[424]_i_1_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.777 r  counter_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.777    counter_reg[428]_i_1_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.891 r  counter_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.891    counter_reg[432]_i_1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.005 r  counter_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.005    counter_reg[436]_i_1_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.119 r  counter_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.119    counter_reg[440]_i_1_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  counter_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.233    counter_reg[444]_i_1_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.347 r  counter_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.347    counter_reg[448]_i_1_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.461 r  counter_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.461    counter_reg[452]_i_1_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.575 r  counter_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.575    counter_reg[456]_i_1_n_0
    SLICE_X1Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.689 r  counter_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.689    counter_reg[460]_i_1_n_0
    SLICE_X1Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.803 r  counter_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.803    counter_reg[464]_i_1_n_0
    SLICE_X1Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.917 r  counter_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.917    counter_reg[468]_i_1_n_0
    SLICE_X1Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.031 r  counter_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.031    counter_reg[472]_i_1_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.145 r  counter_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.145    counter_reg[476]_i_1_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.259 r  counter_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.259    counter_reg[480]_i_1_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.373 r  counter_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.373    counter_reg[484]_i_1_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.487 r  counter_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.487    counter_reg[488]_i_1_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.601 r  counter_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.601    counter_reg[492]_i_1_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.715 r  counter_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.009    20.724    counter_reg[496]_i_1_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.838 r  counter_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.838    counter_reg[500]_i_1_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.952 r  counter_reg[504]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.952    counter_reg[504]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.066 r  counter_reg[508]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.066    counter_reg[508]_i_1_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.180 r  counter_reg[512]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.180    counter_reg[512]_i_1_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.294 r  counter_reg[516]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.294    counter_reg[516]_i_1_n_0
    SLICE_X1Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.408 r  counter_reg[520]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.408    counter_reg[520]_i_1_n_0
    SLICE_X1Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.522 r  counter_reg[524]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.522    counter_reg[524]_i_1_n_0
    SLICE_X1Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.636 r  counter_reg[528]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.636    counter_reg[528]_i_1_n_0
    SLICE_X1Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.750 r  counter_reg[532]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.750    counter_reg[532]_i_1_n_0
    SLICE_X1Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.864 r  counter_reg[536]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.864    counter_reg[536]_i_1_n_0
    SLICE_X1Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.978 r  counter_reg[540]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.978    counter_reg[540]_i_1_n_0
    SLICE_X1Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.092 r  counter_reg[544]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.092    counter_reg[544]_i_1_n_0
    SLICE_X1Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.206 r  counter_reg[548]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.206    counter_reg[548]_i_1_n_0
    SLICE_X1Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.320 r  counter_reg[552]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.320    counter_reg[552]_i_1_n_0
    SLICE_X1Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.434 r  counter_reg[556]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.434    counter_reg[556]_i_1_n_0
    SLICE_X1Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.548 r  counter_reg[560]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.548    counter_reg[560]_i_1_n_0
    SLICE_X1Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.662 r  counter_reg[564]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.662    counter_reg[564]_i_1_n_0
    SLICE_X1Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.776 r  counter_reg[568]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.776    counter_reg[568]_i_1_n_0
    SLICE_X1Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.890 r  counter_reg[572]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.890    counter_reg[572]_i_1_n_0
    SLICE_X1Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.004 r  counter_reg[576]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.004    counter_reg[576]_i_1_n_0
    SLICE_X1Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.118 r  counter_reg[580]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.118    counter_reg[580]_i_1_n_0
    SLICE_X1Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.232 r  counter_reg[584]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.232    counter_reg[584]_i_1_n_0
    SLICE_X1Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.346 r  counter_reg[588]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.346    counter_reg[588]_i_1_n_0
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.460 r  counter_reg[592]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.460    counter_reg[592]_i_1_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.574 r  counter_reg[596]_i_1/CO[3]
                         net (fo=1, routed)           3.282    26.856    counter_reg[596]_i_1_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.436 r  counter_reg[600]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.436    counter_reg[600]_i_1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.550 r  counter_reg[604]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.550    counter_reg[604]_i_1_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.664 r  counter_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.664    counter_reg[608]_i_1_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.778 r  counter_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.778    counter_reg[612]_i_1_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.892 r  counter_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.892    counter_reg[616]_i_1_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.006 r  counter_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.001    28.007    counter_reg[620]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.121 r  counter_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.121    counter_reg[624]_i_1_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.235 r  counter_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.235    counter_reg[628]_i_1_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.349 r  counter_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.349    counter_reg[632]_i_1_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.463 r  counter_reg[636]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.463    counter_reg[636]_i_1_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.577 r  counter_reg[640]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.577    counter_reg[640]_i_1_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.691 r  counter_reg[644]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.691    counter_reg[644]_i_1_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.805 r  counter_reg[648]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.805    counter_reg[648]_i_1_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.919 r  counter_reg[652]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.919    counter_reg[652]_i_1_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.033 r  counter_reg[656]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.033    counter_reg[656]_i_1_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.147 r  counter_reg[660]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.147    counter_reg[660]_i_1_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.261 r  counter_reg[664]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.261    counter_reg[664]_i_1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.375 r  counter_reg[668]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.375    counter_reg[668]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.489 r  counter_reg[672]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.489    counter_reg[672]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.603 r  counter_reg[676]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.603    counter_reg[676]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.717 r  counter_reg[680]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.717    counter_reg[680]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.831 r  counter_reg[684]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.831    counter_reg[684]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.945 r  counter_reg[688]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.945    counter_reg[688]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.059 r  counter_reg[692]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.059    counter_reg[692]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.173 r  counter_reg[696]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.173    counter_reg[696]_i_1_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.287 r  counter_reg[700]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.287    counter_reg[700]_i_1_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.401 r  counter_reg[704]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.401    counter_reg[704]_i_1_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.515 r  counter_reg[708]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.515    counter_reg[708]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.629 r  counter_reg[712]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.629    counter_reg[712]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.743 r  counter_reg[716]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.743    counter_reg[716]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.857 r  counter_reg[720]_i_1/CO[3]
                         net (fo=1, routed)           0.009    30.866    counter_reg[720]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.980 r  counter_reg[724]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.980    counter_reg[724]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.094 r  counter_reg[728]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.094    counter_reg[728]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.208 r  counter_reg[732]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.208    counter_reg[732]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.322 r  counter_reg[736]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.322    counter_reg[736]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.436 r  counter_reg[740]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.436    counter_reg[740]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.550 r  counter_reg[744]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.550    counter_reg[744]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.664 r  counter_reg[748]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.664    counter_reg[748]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.778 r  counter_reg[752]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.778    counter_reg[752]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.892 r  counter_reg[756]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.892    counter_reg[756]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.006 r  counter_reg[760]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.006    counter_reg[760]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.120 r  counter_reg[764]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.120    counter_reg[764]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.234 r  counter_reg[768]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.234    counter_reg[768]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.348 r  counter_reg[772]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.348    counter_reg[772]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.462 r  counter_reg[776]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.462    counter_reg[776]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.576 r  counter_reg[780]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.576    counter_reg[780]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.690 r  counter_reg[784]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.690    counter_reg[784]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.804 r  counter_reg[788]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.804    counter_reg[788]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.918 r  counter_reg[792]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.918    counter_reg[792]_i_1_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.032 r  counter_reg[796]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.032    counter_reg[796]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.146 r  counter_reg[800]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.146    counter_reg[800]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.260 r  counter_reg[804]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.260    counter_reg[804]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.374 r  counter_reg[808]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.374    counter_reg[808]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.488 r  counter_reg[812]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.488    counter_reg[812]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.602 r  counter_reg[816]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.602    counter_reg[816]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.716 r  counter_reg[820]_i_1/CO[3]
                         net (fo=1, routed)           0.001    33.716    counter_reg[820]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.830 r  counter_reg[824]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.830    counter_reg[824]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.944 r  counter_reg[828]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.944    counter_reg[828]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.058 r  counter_reg[832]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.058    counter_reg[832]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.172 r  counter_reg[836]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.172    counter_reg[836]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.286 r  counter_reg[840]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.286    counter_reg[840]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.400 r  counter_reg[844]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.400    counter_reg[844]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.514 r  counter_reg[848]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.514    counter_reg[848]_i_1_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.628 r  counter_reg[852]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.628    counter_reg[852]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.742 r  counter_reg[856]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.742    counter_reg[856]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.856 r  counter_reg[860]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.856    counter_reg[860]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.970 r  counter_reg[864]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.970    counter_reg[864]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.084 r  counter_reg[868]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.084    counter_reg[868]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.198 r  counter_reg[872]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.198    counter_reg[872]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.312 r  counter_reg[876]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.312    counter_reg[876]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.426 r  counter_reg[880]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.426    counter_reg[880]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.540 r  counter_reg[884]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.540    counter_reg[884]_i_1_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.654 r  counter_reg[888]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.654    counter_reg[888]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.768 r  counter_reg[892]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.768    counter_reg[892]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.882 r  counter_reg[896]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.882    counter_reg[896]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.996 r  counter_reg[900]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.996    counter_reg[900]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.110 r  counter_reg[904]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.110    counter_reg[904]_i_1_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.224 r  counter_reg[908]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.224    counter_reg[908]_i_1_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.338 r  counter_reg[912]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.338    counter_reg[912]_i_1_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.452 r  counter_reg[916]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.452    counter_reg[916]_i_1_n_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.566 r  counter_reg[920]_i_1/CO[3]
                         net (fo=1, routed)           0.009    36.575    counter_reg[920]_i_1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.689 r  counter_reg[924]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.689    counter_reg[924]_i_1_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.803 r  counter_reg[928]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.803    counter_reg[928]_i_1_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.917 r  counter_reg[932]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.917    counter_reg[932]_i_1_n_0
    SLICE_X0Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.031 r  counter_reg[936]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.031    counter_reg[936]_i_1_n_0
    SLICE_X0Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.145 r  counter_reg[940]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.145    counter_reg[940]_i_1_n_0
    SLICE_X0Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.259 r  counter_reg[944]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.259    counter_reg[944]_i_1_n_0
    SLICE_X0Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.373 r  counter_reg[948]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.373    counter_reg[948]_i_1_n_0
    SLICE_X0Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.487 r  counter_reg[952]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.487    counter_reg[952]_i_1_n_0
    SLICE_X0Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.601 r  counter_reg[956]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.601    counter_reg[956]_i_1_n_0
    SLICE_X0Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.715 r  counter_reg[960]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.715    counter_reg[960]_i_1_n_0
    SLICE_X0Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.829 r  counter_reg[964]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.829    counter_reg[964]_i_1_n_0
    SLICE_X0Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.943 r  counter_reg[968]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.943    counter_reg[968]_i_1_n_0
    SLICE_X0Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.057 r  counter_reg[972]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.057    counter_reg[972]_i_1_n_0
    SLICE_X0Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.171 r  counter_reg[976]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.171    counter_reg[976]_i_1_n_0
    SLICE_X0Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.285 r  counter_reg[980]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.285    counter_reg[980]_i_1_n_0
    SLICE_X0Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.399 r  counter_reg[984]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.399    counter_reg[984]_i_1_n_0
    SLICE_X0Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.513 r  counter_reg[988]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.513    counter_reg[988]_i_1_n_0
    SLICE_X0Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.627 r  counter_reg[992]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.627    counter_reg[992]_i_1_n_0
    SLICE_X0Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.741 r  counter_reg[996]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.741    counter_reg[996]_i_1_n_0
    SLICE_X0Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.855 r  counter_reg[1000]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.855    counter_reg[1000]_i_1_n_0
    SLICE_X0Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.969 r  counter_reg[1004]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.969    counter_reg[1004]_i_1_n_0
    SLICE_X0Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.083 r  counter_reg[1008]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.083    counter_reg[1008]_i_1_n_0
    SLICE_X0Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.197 r  counter_reg[1012]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.197    counter_reg[1012]_i_1_n_0
    SLICE_X0Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.311 r  counter_reg[1016]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.311    counter_reg[1016]_i_1_n_0
    SLICE_X0Y149         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    39.624 r  counter_reg[1020]_i_1/O[3]
                         net (fo=1, routed)           0.000    39.624    counter_reg[1020]_i_1_n_4
    SLICE_X0Y149         FDRE                                         r  counter_reg[1023]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1024, routed)        1.684    15.025    i_clk_IBUF_BUFG
    SLICE_X0Y149         FDRE                                         r  counter_reg[1023]/C
                         clock pessimism              0.180    15.205    
                         clock uncertainty           -0.035    15.170    
    SLICE_X0Y149         FDRE (Setup_fdre_C_D)        0.062    15.232    counter_reg[1023]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                         -39.624    
  -------------------------------------------------------------------
                         slack                                -24.393    

Slack (VIOLATED) :        -24.319ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1022]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        34.390ns  (logic 30.773ns (89.482%)  route 3.617ns (10.518%))
  Logic Levels:           257  (CARRY4=256 LUT1=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1024, routed)        1.639     5.160    i_clk_IBUF_BUFG
    SLICE_X3Y0           FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.456     5.616 f  counter_reg[0]/Q
                         net (fo=1, routed)           0.287     5.903    counter_reg_n_0_[0]
    SLICE_X1Y0           LUT1 (Prop_lut1_I0_O)        0.124     6.027 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.000     6.027    counter[0]_i_2_n_0
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.559 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.559    counter_reg[0]_i_1_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.673 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.673    counter_reg[4]_i_1_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.787 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.787    counter_reg[8]_i_1_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.901 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.901    counter_reg[12]_i_1_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.015 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.015    counter_reg[16]_i_1_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.129 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    counter_reg[20]_i_1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.243    counter_reg[24]_i_1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.357    counter_reg[28]_i_1_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.471 r  counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.471    counter_reg[32]_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.585 r  counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.585    counter_reg[36]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.699 r  counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.699    counter_reg[40]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.813 r  counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.813    counter_reg[44]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.927 r  counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.927    counter_reg[48]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.041 r  counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.041    counter_reg[52]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.155 r  counter_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.155    counter_reg[56]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.269 r  counter_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.269    counter_reg[60]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.383 r  counter_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.383    counter_reg[64]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.497 r  counter_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.497    counter_reg[68]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.611 r  counter_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.611    counter_reg[72]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.725 r  counter_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.725    counter_reg[76]_i_1_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.839 r  counter_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.839    counter_reg[80]_i_1_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.953 r  counter_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.953    counter_reg[84]_i_1_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.067 r  counter_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.067    counter_reg[88]_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.181 r  counter_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.181    counter_reg[92]_i_1_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  counter_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.304    counter_reg[96]_i_1_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.418 r  counter_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.418    counter_reg[100]_i_1_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.532 r  counter_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.532    counter_reg[104]_i_1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.646 r  counter_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.646    counter_reg[108]_i_1_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.760 r  counter_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.760    counter_reg[112]_i_1_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.874 r  counter_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.874    counter_reg[116]_i_1_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.988 r  counter_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.988    counter_reg[120]_i_1_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.102 r  counter_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.102    counter_reg[124]_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.216 r  counter_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.216    counter_reg[128]_i_1_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.330 r  counter_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.330    counter_reg[132]_i_1_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.444 r  counter_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.444    counter_reg[136]_i_1_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.558 r  counter_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.558    counter_reg[140]_i_1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.672 r  counter_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.672    counter_reg[144]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.786 r  counter_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.786    counter_reg[148]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.900 r  counter_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.900    counter_reg[152]_i_1_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.014 r  counter_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.014    counter_reg[156]_i_1_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.128 r  counter_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.128    counter_reg[160]_i_1_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.242 r  counter_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.242    counter_reg[164]_i_1_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.356 r  counter_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.356    counter_reg[168]_i_1_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.470 r  counter_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.470    counter_reg[172]_i_1_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.584 r  counter_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.584    counter_reg[176]_i_1_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.698 r  counter_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.698    counter_reg[180]_i_1_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.812 r  counter_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.812    counter_reg[184]_i_1_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.926 r  counter_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.926    counter_reg[188]_i_1_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.040 r  counter_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.040    counter_reg[192]_i_1_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.154 r  counter_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.155    counter_reg[196]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.269 r  counter_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.269    counter_reg[200]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.383 r  counter_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.383    counter_reg[204]_i_1_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.497 r  counter_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.497    counter_reg[208]_i_1_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.611 r  counter_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.611    counter_reg[212]_i_1_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.725 r  counter_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.725    counter_reg[216]_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.839 r  counter_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.839    counter_reg[220]_i_1_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.953 r  counter_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.953    counter_reg[224]_i_1_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.067 r  counter_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.067    counter_reg[228]_i_1_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.181 r  counter_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.181    counter_reg[232]_i_1_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.295 r  counter_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.295    counter_reg[236]_i_1_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.409 r  counter_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.409    counter_reg[240]_i_1_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.523 r  counter_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.523    counter_reg[244]_i_1_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.637 r  counter_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.637    counter_reg[248]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.751 r  counter_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.751    counter_reg[252]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.865 r  counter_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.865    counter_reg[256]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.979 r  counter_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.979    counter_reg[260]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.093 r  counter_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.093    counter_reg[264]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.207 r  counter_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.207    counter_reg[268]_i_1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.321 r  counter_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.321    counter_reg[272]_i_1_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.435 r  counter_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.435    counter_reg[276]_i_1_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.549 r  counter_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.549    counter_reg[280]_i_1_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.663 r  counter_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.663    counter_reg[284]_i_1_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.777 r  counter_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.777    counter_reg[288]_i_1_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.891 r  counter_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.891    counter_reg[292]_i_1_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.005 r  counter_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.014    counter_reg[296]_i_1_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.128 r  counter_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.128    counter_reg[300]_i_1_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.242 r  counter_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.242    counter_reg[304]_i_1_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.356 r  counter_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.356    counter_reg[308]_i_1_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.470 r  counter_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.470    counter_reg[312]_i_1_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.584 r  counter_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.584    counter_reg[316]_i_1_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.698 r  counter_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.698    counter_reg[320]_i_1_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.812 r  counter_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.812    counter_reg[324]_i_1_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.926 r  counter_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.926    counter_reg[328]_i_1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.040 r  counter_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.040    counter_reg[332]_i_1_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.154 r  counter_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.154    counter_reg[336]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.268 r  counter_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.268    counter_reg[340]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.382 r  counter_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.382    counter_reg[344]_i_1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.496 r  counter_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.496    counter_reg[348]_i_1_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.610 r  counter_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.610    counter_reg[352]_i_1_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.724 r  counter_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.724    counter_reg[356]_i_1_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.838 r  counter_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.838    counter_reg[360]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.952 r  counter_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.952    counter_reg[364]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.066 r  counter_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.066    counter_reg[368]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.180 r  counter_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.180    counter_reg[372]_i_1_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.294 r  counter_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.294    counter_reg[376]_i_1_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.408 r  counter_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.408    counter_reg[380]_i_1_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.522 r  counter_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.522    counter_reg[384]_i_1_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.636 r  counter_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.636    counter_reg[388]_i_1_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.750 r  counter_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.750    counter_reg[392]_i_1_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.864 r  counter_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.001    17.865    counter_reg[396]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.979 r  counter_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.979    counter_reg[400]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.093 r  counter_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.093    counter_reg[404]_i_1_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.207 r  counter_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.207    counter_reg[408]_i_1_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.321 r  counter_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.321    counter_reg[412]_i_1_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.435 r  counter_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.435    counter_reg[416]_i_1_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.549 r  counter_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.549    counter_reg[420]_i_1_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.663 r  counter_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.663    counter_reg[424]_i_1_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.777 r  counter_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.777    counter_reg[428]_i_1_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.891 r  counter_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.891    counter_reg[432]_i_1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.005 r  counter_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.005    counter_reg[436]_i_1_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.119 r  counter_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.119    counter_reg[440]_i_1_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  counter_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.233    counter_reg[444]_i_1_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.347 r  counter_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.347    counter_reg[448]_i_1_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.461 r  counter_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.461    counter_reg[452]_i_1_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.575 r  counter_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.575    counter_reg[456]_i_1_n_0
    SLICE_X1Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.689 r  counter_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.689    counter_reg[460]_i_1_n_0
    SLICE_X1Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.803 r  counter_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.803    counter_reg[464]_i_1_n_0
    SLICE_X1Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.917 r  counter_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.917    counter_reg[468]_i_1_n_0
    SLICE_X1Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.031 r  counter_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.031    counter_reg[472]_i_1_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.145 r  counter_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.145    counter_reg[476]_i_1_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.259 r  counter_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.259    counter_reg[480]_i_1_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.373 r  counter_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.373    counter_reg[484]_i_1_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.487 r  counter_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.487    counter_reg[488]_i_1_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.601 r  counter_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.601    counter_reg[492]_i_1_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.715 r  counter_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.009    20.724    counter_reg[496]_i_1_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.838 r  counter_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.838    counter_reg[500]_i_1_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.952 r  counter_reg[504]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.952    counter_reg[504]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.066 r  counter_reg[508]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.066    counter_reg[508]_i_1_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.180 r  counter_reg[512]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.180    counter_reg[512]_i_1_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.294 r  counter_reg[516]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.294    counter_reg[516]_i_1_n_0
    SLICE_X1Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.408 r  counter_reg[520]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.408    counter_reg[520]_i_1_n_0
    SLICE_X1Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.522 r  counter_reg[524]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.522    counter_reg[524]_i_1_n_0
    SLICE_X1Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.636 r  counter_reg[528]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.636    counter_reg[528]_i_1_n_0
    SLICE_X1Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.750 r  counter_reg[532]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.750    counter_reg[532]_i_1_n_0
    SLICE_X1Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.864 r  counter_reg[536]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.864    counter_reg[536]_i_1_n_0
    SLICE_X1Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.978 r  counter_reg[540]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.978    counter_reg[540]_i_1_n_0
    SLICE_X1Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.092 r  counter_reg[544]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.092    counter_reg[544]_i_1_n_0
    SLICE_X1Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.206 r  counter_reg[548]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.206    counter_reg[548]_i_1_n_0
    SLICE_X1Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.320 r  counter_reg[552]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.320    counter_reg[552]_i_1_n_0
    SLICE_X1Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.434 r  counter_reg[556]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.434    counter_reg[556]_i_1_n_0
    SLICE_X1Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.548 r  counter_reg[560]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.548    counter_reg[560]_i_1_n_0
    SLICE_X1Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.662 r  counter_reg[564]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.662    counter_reg[564]_i_1_n_0
    SLICE_X1Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.776 r  counter_reg[568]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.776    counter_reg[568]_i_1_n_0
    SLICE_X1Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.890 r  counter_reg[572]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.890    counter_reg[572]_i_1_n_0
    SLICE_X1Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.004 r  counter_reg[576]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.004    counter_reg[576]_i_1_n_0
    SLICE_X1Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.118 r  counter_reg[580]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.118    counter_reg[580]_i_1_n_0
    SLICE_X1Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.232 r  counter_reg[584]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.232    counter_reg[584]_i_1_n_0
    SLICE_X1Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.346 r  counter_reg[588]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.346    counter_reg[588]_i_1_n_0
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.460 r  counter_reg[592]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.460    counter_reg[592]_i_1_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.574 r  counter_reg[596]_i_1/CO[3]
                         net (fo=1, routed)           3.282    26.856    counter_reg[596]_i_1_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.436 r  counter_reg[600]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.436    counter_reg[600]_i_1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.550 r  counter_reg[604]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.550    counter_reg[604]_i_1_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.664 r  counter_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.664    counter_reg[608]_i_1_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.778 r  counter_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.778    counter_reg[612]_i_1_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.892 r  counter_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.892    counter_reg[616]_i_1_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.006 r  counter_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.001    28.007    counter_reg[620]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.121 r  counter_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.121    counter_reg[624]_i_1_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.235 r  counter_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.235    counter_reg[628]_i_1_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.349 r  counter_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.349    counter_reg[632]_i_1_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.463 r  counter_reg[636]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.463    counter_reg[636]_i_1_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.577 r  counter_reg[640]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.577    counter_reg[640]_i_1_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.691 r  counter_reg[644]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.691    counter_reg[644]_i_1_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.805 r  counter_reg[648]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.805    counter_reg[648]_i_1_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.919 r  counter_reg[652]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.919    counter_reg[652]_i_1_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.033 r  counter_reg[656]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.033    counter_reg[656]_i_1_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.147 r  counter_reg[660]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.147    counter_reg[660]_i_1_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.261 r  counter_reg[664]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.261    counter_reg[664]_i_1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.375 r  counter_reg[668]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.375    counter_reg[668]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.489 r  counter_reg[672]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.489    counter_reg[672]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.603 r  counter_reg[676]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.603    counter_reg[676]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.717 r  counter_reg[680]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.717    counter_reg[680]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.831 r  counter_reg[684]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.831    counter_reg[684]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.945 r  counter_reg[688]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.945    counter_reg[688]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.059 r  counter_reg[692]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.059    counter_reg[692]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.173 r  counter_reg[696]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.173    counter_reg[696]_i_1_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.287 r  counter_reg[700]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.287    counter_reg[700]_i_1_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.401 r  counter_reg[704]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.401    counter_reg[704]_i_1_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.515 r  counter_reg[708]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.515    counter_reg[708]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.629 r  counter_reg[712]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.629    counter_reg[712]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.743 r  counter_reg[716]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.743    counter_reg[716]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.857 r  counter_reg[720]_i_1/CO[3]
                         net (fo=1, routed)           0.009    30.866    counter_reg[720]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.980 r  counter_reg[724]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.980    counter_reg[724]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.094 r  counter_reg[728]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.094    counter_reg[728]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.208 r  counter_reg[732]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.208    counter_reg[732]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.322 r  counter_reg[736]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.322    counter_reg[736]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.436 r  counter_reg[740]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.436    counter_reg[740]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.550 r  counter_reg[744]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.550    counter_reg[744]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.664 r  counter_reg[748]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.664    counter_reg[748]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.778 r  counter_reg[752]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.778    counter_reg[752]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.892 r  counter_reg[756]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.892    counter_reg[756]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.006 r  counter_reg[760]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.006    counter_reg[760]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.120 r  counter_reg[764]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.120    counter_reg[764]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.234 r  counter_reg[768]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.234    counter_reg[768]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.348 r  counter_reg[772]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.348    counter_reg[772]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.462 r  counter_reg[776]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.462    counter_reg[776]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.576 r  counter_reg[780]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.576    counter_reg[780]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.690 r  counter_reg[784]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.690    counter_reg[784]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.804 r  counter_reg[788]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.804    counter_reg[788]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.918 r  counter_reg[792]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.918    counter_reg[792]_i_1_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.032 r  counter_reg[796]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.032    counter_reg[796]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.146 r  counter_reg[800]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.146    counter_reg[800]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.260 r  counter_reg[804]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.260    counter_reg[804]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.374 r  counter_reg[808]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.374    counter_reg[808]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.488 r  counter_reg[812]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.488    counter_reg[812]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.602 r  counter_reg[816]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.602    counter_reg[816]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.716 r  counter_reg[820]_i_1/CO[3]
                         net (fo=1, routed)           0.001    33.716    counter_reg[820]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.830 r  counter_reg[824]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.830    counter_reg[824]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.944 r  counter_reg[828]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.944    counter_reg[828]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.058 r  counter_reg[832]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.058    counter_reg[832]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.172 r  counter_reg[836]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.172    counter_reg[836]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.286 r  counter_reg[840]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.286    counter_reg[840]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.400 r  counter_reg[844]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.400    counter_reg[844]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.514 r  counter_reg[848]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.514    counter_reg[848]_i_1_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.628 r  counter_reg[852]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.628    counter_reg[852]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.742 r  counter_reg[856]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.742    counter_reg[856]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.856 r  counter_reg[860]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.856    counter_reg[860]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.970 r  counter_reg[864]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.970    counter_reg[864]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.084 r  counter_reg[868]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.084    counter_reg[868]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.198 r  counter_reg[872]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.198    counter_reg[872]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.312 r  counter_reg[876]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.312    counter_reg[876]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.426 r  counter_reg[880]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.426    counter_reg[880]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.540 r  counter_reg[884]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.540    counter_reg[884]_i_1_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.654 r  counter_reg[888]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.654    counter_reg[888]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.768 r  counter_reg[892]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.768    counter_reg[892]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.882 r  counter_reg[896]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.882    counter_reg[896]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.996 r  counter_reg[900]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.996    counter_reg[900]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.110 r  counter_reg[904]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.110    counter_reg[904]_i_1_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.224 r  counter_reg[908]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.224    counter_reg[908]_i_1_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.338 r  counter_reg[912]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.338    counter_reg[912]_i_1_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.452 r  counter_reg[916]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.452    counter_reg[916]_i_1_n_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.566 r  counter_reg[920]_i_1/CO[3]
                         net (fo=1, routed)           0.009    36.575    counter_reg[920]_i_1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.689 r  counter_reg[924]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.689    counter_reg[924]_i_1_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.803 r  counter_reg[928]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.803    counter_reg[928]_i_1_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.917 r  counter_reg[932]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.917    counter_reg[932]_i_1_n_0
    SLICE_X0Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.031 r  counter_reg[936]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.031    counter_reg[936]_i_1_n_0
    SLICE_X0Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.145 r  counter_reg[940]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.145    counter_reg[940]_i_1_n_0
    SLICE_X0Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.259 r  counter_reg[944]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.259    counter_reg[944]_i_1_n_0
    SLICE_X0Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.373 r  counter_reg[948]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.373    counter_reg[948]_i_1_n_0
    SLICE_X0Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.487 r  counter_reg[952]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.487    counter_reg[952]_i_1_n_0
    SLICE_X0Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.601 r  counter_reg[956]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.601    counter_reg[956]_i_1_n_0
    SLICE_X0Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.715 r  counter_reg[960]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.715    counter_reg[960]_i_1_n_0
    SLICE_X0Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.829 r  counter_reg[964]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.829    counter_reg[964]_i_1_n_0
    SLICE_X0Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.943 r  counter_reg[968]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.943    counter_reg[968]_i_1_n_0
    SLICE_X0Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.057 r  counter_reg[972]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.057    counter_reg[972]_i_1_n_0
    SLICE_X0Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.171 r  counter_reg[976]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.171    counter_reg[976]_i_1_n_0
    SLICE_X0Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.285 r  counter_reg[980]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.285    counter_reg[980]_i_1_n_0
    SLICE_X0Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.399 r  counter_reg[984]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.399    counter_reg[984]_i_1_n_0
    SLICE_X0Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.513 r  counter_reg[988]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.513    counter_reg[988]_i_1_n_0
    SLICE_X0Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.627 r  counter_reg[992]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.627    counter_reg[992]_i_1_n_0
    SLICE_X0Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.741 r  counter_reg[996]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.741    counter_reg[996]_i_1_n_0
    SLICE_X0Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.855 r  counter_reg[1000]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.855    counter_reg[1000]_i_1_n_0
    SLICE_X0Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.969 r  counter_reg[1004]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.969    counter_reg[1004]_i_1_n_0
    SLICE_X0Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.083 r  counter_reg[1008]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.083    counter_reg[1008]_i_1_n_0
    SLICE_X0Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.197 r  counter_reg[1012]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.197    counter_reg[1012]_i_1_n_0
    SLICE_X0Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.311 r  counter_reg[1016]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.311    counter_reg[1016]_i_1_n_0
    SLICE_X0Y149         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    39.550 r  counter_reg[1020]_i_1/O[2]
                         net (fo=1, routed)           0.000    39.550    counter_reg[1020]_i_1_n_5
    SLICE_X0Y149         FDRE                                         r  counter_reg[1022]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1024, routed)        1.684    15.025    i_clk_IBUF_BUFG
    SLICE_X0Y149         FDRE                                         r  counter_reg[1022]/C
                         clock pessimism              0.180    15.205    
                         clock uncertainty           -0.035    15.170    
    SLICE_X0Y149         FDRE (Setup_fdre_C_D)        0.062    15.232    counter_reg[1022]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                         -39.550    
  -------------------------------------------------------------------
                         slack                                -24.319    

Slack (VIOLATED) :        -24.303ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1020]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        34.374ns  (logic 30.757ns (89.477%)  route 3.617ns (10.523%))
  Logic Levels:           257  (CARRY4=256 LUT1=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1024, routed)        1.639     5.160    i_clk_IBUF_BUFG
    SLICE_X3Y0           FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.456     5.616 f  counter_reg[0]/Q
                         net (fo=1, routed)           0.287     5.903    counter_reg_n_0_[0]
    SLICE_X1Y0           LUT1 (Prop_lut1_I0_O)        0.124     6.027 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.000     6.027    counter[0]_i_2_n_0
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.559 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.559    counter_reg[0]_i_1_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.673 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.673    counter_reg[4]_i_1_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.787 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.787    counter_reg[8]_i_1_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.901 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.901    counter_reg[12]_i_1_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.015 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.015    counter_reg[16]_i_1_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.129 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    counter_reg[20]_i_1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.243    counter_reg[24]_i_1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.357    counter_reg[28]_i_1_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.471 r  counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.471    counter_reg[32]_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.585 r  counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.585    counter_reg[36]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.699 r  counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.699    counter_reg[40]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.813 r  counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.813    counter_reg[44]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.927 r  counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.927    counter_reg[48]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.041 r  counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.041    counter_reg[52]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.155 r  counter_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.155    counter_reg[56]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.269 r  counter_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.269    counter_reg[60]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.383 r  counter_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.383    counter_reg[64]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.497 r  counter_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.497    counter_reg[68]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.611 r  counter_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.611    counter_reg[72]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.725 r  counter_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.725    counter_reg[76]_i_1_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.839 r  counter_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.839    counter_reg[80]_i_1_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.953 r  counter_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.953    counter_reg[84]_i_1_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.067 r  counter_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.067    counter_reg[88]_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.181 r  counter_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.181    counter_reg[92]_i_1_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  counter_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.304    counter_reg[96]_i_1_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.418 r  counter_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.418    counter_reg[100]_i_1_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.532 r  counter_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.532    counter_reg[104]_i_1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.646 r  counter_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.646    counter_reg[108]_i_1_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.760 r  counter_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.760    counter_reg[112]_i_1_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.874 r  counter_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.874    counter_reg[116]_i_1_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.988 r  counter_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.988    counter_reg[120]_i_1_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.102 r  counter_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.102    counter_reg[124]_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.216 r  counter_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.216    counter_reg[128]_i_1_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.330 r  counter_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.330    counter_reg[132]_i_1_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.444 r  counter_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.444    counter_reg[136]_i_1_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.558 r  counter_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.558    counter_reg[140]_i_1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.672 r  counter_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.672    counter_reg[144]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.786 r  counter_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.786    counter_reg[148]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.900 r  counter_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.900    counter_reg[152]_i_1_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.014 r  counter_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.014    counter_reg[156]_i_1_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.128 r  counter_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.128    counter_reg[160]_i_1_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.242 r  counter_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.242    counter_reg[164]_i_1_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.356 r  counter_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.356    counter_reg[168]_i_1_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.470 r  counter_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.470    counter_reg[172]_i_1_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.584 r  counter_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.584    counter_reg[176]_i_1_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.698 r  counter_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.698    counter_reg[180]_i_1_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.812 r  counter_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.812    counter_reg[184]_i_1_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.926 r  counter_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.926    counter_reg[188]_i_1_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.040 r  counter_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.040    counter_reg[192]_i_1_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.154 r  counter_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.155    counter_reg[196]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.269 r  counter_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.269    counter_reg[200]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.383 r  counter_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.383    counter_reg[204]_i_1_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.497 r  counter_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.497    counter_reg[208]_i_1_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.611 r  counter_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.611    counter_reg[212]_i_1_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.725 r  counter_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.725    counter_reg[216]_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.839 r  counter_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.839    counter_reg[220]_i_1_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.953 r  counter_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.953    counter_reg[224]_i_1_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.067 r  counter_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.067    counter_reg[228]_i_1_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.181 r  counter_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.181    counter_reg[232]_i_1_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.295 r  counter_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.295    counter_reg[236]_i_1_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.409 r  counter_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.409    counter_reg[240]_i_1_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.523 r  counter_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.523    counter_reg[244]_i_1_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.637 r  counter_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.637    counter_reg[248]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.751 r  counter_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.751    counter_reg[252]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.865 r  counter_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.865    counter_reg[256]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.979 r  counter_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.979    counter_reg[260]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.093 r  counter_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.093    counter_reg[264]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.207 r  counter_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.207    counter_reg[268]_i_1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.321 r  counter_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.321    counter_reg[272]_i_1_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.435 r  counter_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.435    counter_reg[276]_i_1_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.549 r  counter_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.549    counter_reg[280]_i_1_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.663 r  counter_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.663    counter_reg[284]_i_1_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.777 r  counter_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.777    counter_reg[288]_i_1_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.891 r  counter_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.891    counter_reg[292]_i_1_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.005 r  counter_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.014    counter_reg[296]_i_1_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.128 r  counter_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.128    counter_reg[300]_i_1_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.242 r  counter_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.242    counter_reg[304]_i_1_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.356 r  counter_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.356    counter_reg[308]_i_1_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.470 r  counter_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.470    counter_reg[312]_i_1_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.584 r  counter_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.584    counter_reg[316]_i_1_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.698 r  counter_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.698    counter_reg[320]_i_1_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.812 r  counter_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.812    counter_reg[324]_i_1_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.926 r  counter_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.926    counter_reg[328]_i_1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.040 r  counter_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.040    counter_reg[332]_i_1_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.154 r  counter_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.154    counter_reg[336]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.268 r  counter_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.268    counter_reg[340]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.382 r  counter_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.382    counter_reg[344]_i_1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.496 r  counter_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.496    counter_reg[348]_i_1_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.610 r  counter_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.610    counter_reg[352]_i_1_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.724 r  counter_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.724    counter_reg[356]_i_1_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.838 r  counter_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.838    counter_reg[360]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.952 r  counter_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.952    counter_reg[364]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.066 r  counter_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.066    counter_reg[368]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.180 r  counter_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.180    counter_reg[372]_i_1_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.294 r  counter_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.294    counter_reg[376]_i_1_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.408 r  counter_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.408    counter_reg[380]_i_1_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.522 r  counter_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.522    counter_reg[384]_i_1_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.636 r  counter_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.636    counter_reg[388]_i_1_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.750 r  counter_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.750    counter_reg[392]_i_1_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.864 r  counter_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.001    17.865    counter_reg[396]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.979 r  counter_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.979    counter_reg[400]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.093 r  counter_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.093    counter_reg[404]_i_1_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.207 r  counter_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.207    counter_reg[408]_i_1_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.321 r  counter_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.321    counter_reg[412]_i_1_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.435 r  counter_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.435    counter_reg[416]_i_1_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.549 r  counter_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.549    counter_reg[420]_i_1_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.663 r  counter_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.663    counter_reg[424]_i_1_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.777 r  counter_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.777    counter_reg[428]_i_1_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.891 r  counter_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.891    counter_reg[432]_i_1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.005 r  counter_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.005    counter_reg[436]_i_1_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.119 r  counter_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.119    counter_reg[440]_i_1_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  counter_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.233    counter_reg[444]_i_1_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.347 r  counter_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.347    counter_reg[448]_i_1_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.461 r  counter_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.461    counter_reg[452]_i_1_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.575 r  counter_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.575    counter_reg[456]_i_1_n_0
    SLICE_X1Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.689 r  counter_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.689    counter_reg[460]_i_1_n_0
    SLICE_X1Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.803 r  counter_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.803    counter_reg[464]_i_1_n_0
    SLICE_X1Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.917 r  counter_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.917    counter_reg[468]_i_1_n_0
    SLICE_X1Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.031 r  counter_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.031    counter_reg[472]_i_1_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.145 r  counter_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.145    counter_reg[476]_i_1_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.259 r  counter_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.259    counter_reg[480]_i_1_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.373 r  counter_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.373    counter_reg[484]_i_1_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.487 r  counter_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.487    counter_reg[488]_i_1_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.601 r  counter_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.601    counter_reg[492]_i_1_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.715 r  counter_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.009    20.724    counter_reg[496]_i_1_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.838 r  counter_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.838    counter_reg[500]_i_1_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.952 r  counter_reg[504]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.952    counter_reg[504]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.066 r  counter_reg[508]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.066    counter_reg[508]_i_1_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.180 r  counter_reg[512]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.180    counter_reg[512]_i_1_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.294 r  counter_reg[516]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.294    counter_reg[516]_i_1_n_0
    SLICE_X1Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.408 r  counter_reg[520]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.408    counter_reg[520]_i_1_n_0
    SLICE_X1Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.522 r  counter_reg[524]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.522    counter_reg[524]_i_1_n_0
    SLICE_X1Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.636 r  counter_reg[528]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.636    counter_reg[528]_i_1_n_0
    SLICE_X1Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.750 r  counter_reg[532]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.750    counter_reg[532]_i_1_n_0
    SLICE_X1Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.864 r  counter_reg[536]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.864    counter_reg[536]_i_1_n_0
    SLICE_X1Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.978 r  counter_reg[540]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.978    counter_reg[540]_i_1_n_0
    SLICE_X1Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.092 r  counter_reg[544]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.092    counter_reg[544]_i_1_n_0
    SLICE_X1Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.206 r  counter_reg[548]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.206    counter_reg[548]_i_1_n_0
    SLICE_X1Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.320 r  counter_reg[552]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.320    counter_reg[552]_i_1_n_0
    SLICE_X1Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.434 r  counter_reg[556]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.434    counter_reg[556]_i_1_n_0
    SLICE_X1Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.548 r  counter_reg[560]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.548    counter_reg[560]_i_1_n_0
    SLICE_X1Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.662 r  counter_reg[564]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.662    counter_reg[564]_i_1_n_0
    SLICE_X1Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.776 r  counter_reg[568]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.776    counter_reg[568]_i_1_n_0
    SLICE_X1Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.890 r  counter_reg[572]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.890    counter_reg[572]_i_1_n_0
    SLICE_X1Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.004 r  counter_reg[576]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.004    counter_reg[576]_i_1_n_0
    SLICE_X1Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.118 r  counter_reg[580]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.118    counter_reg[580]_i_1_n_0
    SLICE_X1Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.232 r  counter_reg[584]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.232    counter_reg[584]_i_1_n_0
    SLICE_X1Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.346 r  counter_reg[588]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.346    counter_reg[588]_i_1_n_0
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.460 r  counter_reg[592]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.460    counter_reg[592]_i_1_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.574 r  counter_reg[596]_i_1/CO[3]
                         net (fo=1, routed)           3.282    26.856    counter_reg[596]_i_1_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.436 r  counter_reg[600]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.436    counter_reg[600]_i_1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.550 r  counter_reg[604]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.550    counter_reg[604]_i_1_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.664 r  counter_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.664    counter_reg[608]_i_1_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.778 r  counter_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.778    counter_reg[612]_i_1_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.892 r  counter_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.892    counter_reg[616]_i_1_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.006 r  counter_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.001    28.007    counter_reg[620]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.121 r  counter_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.121    counter_reg[624]_i_1_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.235 r  counter_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.235    counter_reg[628]_i_1_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.349 r  counter_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.349    counter_reg[632]_i_1_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.463 r  counter_reg[636]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.463    counter_reg[636]_i_1_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.577 r  counter_reg[640]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.577    counter_reg[640]_i_1_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.691 r  counter_reg[644]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.691    counter_reg[644]_i_1_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.805 r  counter_reg[648]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.805    counter_reg[648]_i_1_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.919 r  counter_reg[652]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.919    counter_reg[652]_i_1_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.033 r  counter_reg[656]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.033    counter_reg[656]_i_1_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.147 r  counter_reg[660]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.147    counter_reg[660]_i_1_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.261 r  counter_reg[664]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.261    counter_reg[664]_i_1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.375 r  counter_reg[668]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.375    counter_reg[668]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.489 r  counter_reg[672]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.489    counter_reg[672]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.603 r  counter_reg[676]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.603    counter_reg[676]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.717 r  counter_reg[680]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.717    counter_reg[680]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.831 r  counter_reg[684]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.831    counter_reg[684]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.945 r  counter_reg[688]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.945    counter_reg[688]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.059 r  counter_reg[692]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.059    counter_reg[692]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.173 r  counter_reg[696]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.173    counter_reg[696]_i_1_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.287 r  counter_reg[700]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.287    counter_reg[700]_i_1_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.401 r  counter_reg[704]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.401    counter_reg[704]_i_1_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.515 r  counter_reg[708]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.515    counter_reg[708]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.629 r  counter_reg[712]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.629    counter_reg[712]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.743 r  counter_reg[716]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.743    counter_reg[716]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.857 r  counter_reg[720]_i_1/CO[3]
                         net (fo=1, routed)           0.009    30.866    counter_reg[720]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.980 r  counter_reg[724]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.980    counter_reg[724]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.094 r  counter_reg[728]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.094    counter_reg[728]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.208 r  counter_reg[732]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.208    counter_reg[732]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.322 r  counter_reg[736]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.322    counter_reg[736]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.436 r  counter_reg[740]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.436    counter_reg[740]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.550 r  counter_reg[744]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.550    counter_reg[744]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.664 r  counter_reg[748]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.664    counter_reg[748]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.778 r  counter_reg[752]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.778    counter_reg[752]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.892 r  counter_reg[756]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.892    counter_reg[756]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.006 r  counter_reg[760]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.006    counter_reg[760]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.120 r  counter_reg[764]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.120    counter_reg[764]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.234 r  counter_reg[768]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.234    counter_reg[768]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.348 r  counter_reg[772]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.348    counter_reg[772]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.462 r  counter_reg[776]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.462    counter_reg[776]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.576 r  counter_reg[780]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.576    counter_reg[780]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.690 r  counter_reg[784]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.690    counter_reg[784]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.804 r  counter_reg[788]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.804    counter_reg[788]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.918 r  counter_reg[792]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.918    counter_reg[792]_i_1_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.032 r  counter_reg[796]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.032    counter_reg[796]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.146 r  counter_reg[800]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.146    counter_reg[800]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.260 r  counter_reg[804]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.260    counter_reg[804]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.374 r  counter_reg[808]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.374    counter_reg[808]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.488 r  counter_reg[812]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.488    counter_reg[812]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.602 r  counter_reg[816]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.602    counter_reg[816]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.716 r  counter_reg[820]_i_1/CO[3]
                         net (fo=1, routed)           0.001    33.716    counter_reg[820]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.830 r  counter_reg[824]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.830    counter_reg[824]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.944 r  counter_reg[828]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.944    counter_reg[828]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.058 r  counter_reg[832]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.058    counter_reg[832]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.172 r  counter_reg[836]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.172    counter_reg[836]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.286 r  counter_reg[840]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.286    counter_reg[840]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.400 r  counter_reg[844]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.400    counter_reg[844]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.514 r  counter_reg[848]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.514    counter_reg[848]_i_1_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.628 r  counter_reg[852]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.628    counter_reg[852]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.742 r  counter_reg[856]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.742    counter_reg[856]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.856 r  counter_reg[860]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.856    counter_reg[860]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.970 r  counter_reg[864]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.970    counter_reg[864]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.084 r  counter_reg[868]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.084    counter_reg[868]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.198 r  counter_reg[872]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.198    counter_reg[872]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.312 r  counter_reg[876]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.312    counter_reg[876]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.426 r  counter_reg[880]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.426    counter_reg[880]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.540 r  counter_reg[884]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.540    counter_reg[884]_i_1_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.654 r  counter_reg[888]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.654    counter_reg[888]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.768 r  counter_reg[892]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.768    counter_reg[892]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.882 r  counter_reg[896]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.882    counter_reg[896]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.996 r  counter_reg[900]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.996    counter_reg[900]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.110 r  counter_reg[904]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.110    counter_reg[904]_i_1_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.224 r  counter_reg[908]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.224    counter_reg[908]_i_1_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.338 r  counter_reg[912]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.338    counter_reg[912]_i_1_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.452 r  counter_reg[916]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.452    counter_reg[916]_i_1_n_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.566 r  counter_reg[920]_i_1/CO[3]
                         net (fo=1, routed)           0.009    36.575    counter_reg[920]_i_1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.689 r  counter_reg[924]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.689    counter_reg[924]_i_1_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.803 r  counter_reg[928]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.803    counter_reg[928]_i_1_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.917 r  counter_reg[932]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.917    counter_reg[932]_i_1_n_0
    SLICE_X0Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.031 r  counter_reg[936]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.031    counter_reg[936]_i_1_n_0
    SLICE_X0Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.145 r  counter_reg[940]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.145    counter_reg[940]_i_1_n_0
    SLICE_X0Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.259 r  counter_reg[944]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.259    counter_reg[944]_i_1_n_0
    SLICE_X0Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.373 r  counter_reg[948]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.373    counter_reg[948]_i_1_n_0
    SLICE_X0Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.487 r  counter_reg[952]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.487    counter_reg[952]_i_1_n_0
    SLICE_X0Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.601 r  counter_reg[956]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.601    counter_reg[956]_i_1_n_0
    SLICE_X0Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.715 r  counter_reg[960]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.715    counter_reg[960]_i_1_n_0
    SLICE_X0Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.829 r  counter_reg[964]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.829    counter_reg[964]_i_1_n_0
    SLICE_X0Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.943 r  counter_reg[968]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.943    counter_reg[968]_i_1_n_0
    SLICE_X0Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.057 r  counter_reg[972]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.057    counter_reg[972]_i_1_n_0
    SLICE_X0Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.171 r  counter_reg[976]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.171    counter_reg[976]_i_1_n_0
    SLICE_X0Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.285 r  counter_reg[980]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.285    counter_reg[980]_i_1_n_0
    SLICE_X0Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.399 r  counter_reg[984]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.399    counter_reg[984]_i_1_n_0
    SLICE_X0Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.513 r  counter_reg[988]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.513    counter_reg[988]_i_1_n_0
    SLICE_X0Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.627 r  counter_reg[992]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.627    counter_reg[992]_i_1_n_0
    SLICE_X0Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.741 r  counter_reg[996]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.741    counter_reg[996]_i_1_n_0
    SLICE_X0Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.855 r  counter_reg[1000]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.855    counter_reg[1000]_i_1_n_0
    SLICE_X0Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.969 r  counter_reg[1004]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.969    counter_reg[1004]_i_1_n_0
    SLICE_X0Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.083 r  counter_reg[1008]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.083    counter_reg[1008]_i_1_n_0
    SLICE_X0Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.197 r  counter_reg[1012]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.197    counter_reg[1012]_i_1_n_0
    SLICE_X0Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.311 r  counter_reg[1016]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.311    counter_reg[1016]_i_1_n_0
    SLICE_X0Y149         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    39.534 r  counter_reg[1020]_i_1/O[0]
                         net (fo=1, routed)           0.000    39.534    counter_reg[1020]_i_1_n_7
    SLICE_X0Y149         FDRE                                         r  counter_reg[1020]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1024, routed)        1.684    15.025    i_clk_IBUF_BUFG
    SLICE_X0Y149         FDRE                                         r  counter_reg[1020]/C
                         clock pessimism              0.180    15.205    
                         clock uncertainty           -0.035    15.170    
    SLICE_X0Y149         FDRE (Setup_fdre_C_D)        0.062    15.232    counter_reg[1020]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                         -39.534    
  -------------------------------------------------------------------
                         slack                                -24.303    

Slack (VIOLATED) :        -24.300ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1017]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        34.371ns  (logic 30.754ns (89.476%)  route 3.617ns (10.524%))
  Logic Levels:           256  (CARRY4=255 LUT1=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1024, routed)        1.639     5.160    i_clk_IBUF_BUFG
    SLICE_X3Y0           FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.456     5.616 f  counter_reg[0]/Q
                         net (fo=1, routed)           0.287     5.903    counter_reg_n_0_[0]
    SLICE_X1Y0           LUT1 (Prop_lut1_I0_O)        0.124     6.027 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.000     6.027    counter[0]_i_2_n_0
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.559 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.559    counter_reg[0]_i_1_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.673 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.673    counter_reg[4]_i_1_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.787 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.787    counter_reg[8]_i_1_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.901 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.901    counter_reg[12]_i_1_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.015 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.015    counter_reg[16]_i_1_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.129 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    counter_reg[20]_i_1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.243    counter_reg[24]_i_1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.357    counter_reg[28]_i_1_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.471 r  counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.471    counter_reg[32]_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.585 r  counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.585    counter_reg[36]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.699 r  counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.699    counter_reg[40]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.813 r  counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.813    counter_reg[44]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.927 r  counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.927    counter_reg[48]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.041 r  counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.041    counter_reg[52]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.155 r  counter_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.155    counter_reg[56]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.269 r  counter_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.269    counter_reg[60]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.383 r  counter_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.383    counter_reg[64]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.497 r  counter_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.497    counter_reg[68]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.611 r  counter_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.611    counter_reg[72]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.725 r  counter_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.725    counter_reg[76]_i_1_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.839 r  counter_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.839    counter_reg[80]_i_1_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.953 r  counter_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.953    counter_reg[84]_i_1_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.067 r  counter_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.067    counter_reg[88]_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.181 r  counter_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.181    counter_reg[92]_i_1_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  counter_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.304    counter_reg[96]_i_1_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.418 r  counter_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.418    counter_reg[100]_i_1_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.532 r  counter_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.532    counter_reg[104]_i_1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.646 r  counter_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.646    counter_reg[108]_i_1_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.760 r  counter_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.760    counter_reg[112]_i_1_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.874 r  counter_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.874    counter_reg[116]_i_1_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.988 r  counter_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.988    counter_reg[120]_i_1_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.102 r  counter_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.102    counter_reg[124]_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.216 r  counter_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.216    counter_reg[128]_i_1_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.330 r  counter_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.330    counter_reg[132]_i_1_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.444 r  counter_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.444    counter_reg[136]_i_1_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.558 r  counter_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.558    counter_reg[140]_i_1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.672 r  counter_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.672    counter_reg[144]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.786 r  counter_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.786    counter_reg[148]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.900 r  counter_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.900    counter_reg[152]_i_1_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.014 r  counter_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.014    counter_reg[156]_i_1_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.128 r  counter_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.128    counter_reg[160]_i_1_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.242 r  counter_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.242    counter_reg[164]_i_1_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.356 r  counter_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.356    counter_reg[168]_i_1_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.470 r  counter_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.470    counter_reg[172]_i_1_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.584 r  counter_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.584    counter_reg[176]_i_1_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.698 r  counter_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.698    counter_reg[180]_i_1_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.812 r  counter_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.812    counter_reg[184]_i_1_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.926 r  counter_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.926    counter_reg[188]_i_1_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.040 r  counter_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.040    counter_reg[192]_i_1_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.154 r  counter_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.155    counter_reg[196]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.269 r  counter_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.269    counter_reg[200]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.383 r  counter_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.383    counter_reg[204]_i_1_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.497 r  counter_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.497    counter_reg[208]_i_1_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.611 r  counter_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.611    counter_reg[212]_i_1_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.725 r  counter_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.725    counter_reg[216]_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.839 r  counter_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.839    counter_reg[220]_i_1_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.953 r  counter_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.953    counter_reg[224]_i_1_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.067 r  counter_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.067    counter_reg[228]_i_1_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.181 r  counter_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.181    counter_reg[232]_i_1_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.295 r  counter_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.295    counter_reg[236]_i_1_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.409 r  counter_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.409    counter_reg[240]_i_1_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.523 r  counter_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.523    counter_reg[244]_i_1_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.637 r  counter_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.637    counter_reg[248]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.751 r  counter_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.751    counter_reg[252]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.865 r  counter_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.865    counter_reg[256]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.979 r  counter_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.979    counter_reg[260]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.093 r  counter_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.093    counter_reg[264]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.207 r  counter_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.207    counter_reg[268]_i_1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.321 r  counter_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.321    counter_reg[272]_i_1_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.435 r  counter_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.435    counter_reg[276]_i_1_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.549 r  counter_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.549    counter_reg[280]_i_1_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.663 r  counter_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.663    counter_reg[284]_i_1_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.777 r  counter_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.777    counter_reg[288]_i_1_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.891 r  counter_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.891    counter_reg[292]_i_1_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.005 r  counter_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.014    counter_reg[296]_i_1_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.128 r  counter_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.128    counter_reg[300]_i_1_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.242 r  counter_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.242    counter_reg[304]_i_1_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.356 r  counter_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.356    counter_reg[308]_i_1_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.470 r  counter_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.470    counter_reg[312]_i_1_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.584 r  counter_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.584    counter_reg[316]_i_1_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.698 r  counter_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.698    counter_reg[320]_i_1_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.812 r  counter_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.812    counter_reg[324]_i_1_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.926 r  counter_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.926    counter_reg[328]_i_1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.040 r  counter_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.040    counter_reg[332]_i_1_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.154 r  counter_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.154    counter_reg[336]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.268 r  counter_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.268    counter_reg[340]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.382 r  counter_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.382    counter_reg[344]_i_1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.496 r  counter_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.496    counter_reg[348]_i_1_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.610 r  counter_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.610    counter_reg[352]_i_1_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.724 r  counter_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.724    counter_reg[356]_i_1_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.838 r  counter_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.838    counter_reg[360]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.952 r  counter_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.952    counter_reg[364]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.066 r  counter_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.066    counter_reg[368]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.180 r  counter_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.180    counter_reg[372]_i_1_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.294 r  counter_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.294    counter_reg[376]_i_1_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.408 r  counter_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.408    counter_reg[380]_i_1_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.522 r  counter_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.522    counter_reg[384]_i_1_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.636 r  counter_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.636    counter_reg[388]_i_1_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.750 r  counter_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.750    counter_reg[392]_i_1_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.864 r  counter_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.001    17.865    counter_reg[396]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.979 r  counter_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.979    counter_reg[400]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.093 r  counter_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.093    counter_reg[404]_i_1_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.207 r  counter_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.207    counter_reg[408]_i_1_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.321 r  counter_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.321    counter_reg[412]_i_1_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.435 r  counter_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.435    counter_reg[416]_i_1_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.549 r  counter_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.549    counter_reg[420]_i_1_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.663 r  counter_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.663    counter_reg[424]_i_1_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.777 r  counter_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.777    counter_reg[428]_i_1_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.891 r  counter_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.891    counter_reg[432]_i_1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.005 r  counter_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.005    counter_reg[436]_i_1_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.119 r  counter_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.119    counter_reg[440]_i_1_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  counter_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.233    counter_reg[444]_i_1_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.347 r  counter_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.347    counter_reg[448]_i_1_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.461 r  counter_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.461    counter_reg[452]_i_1_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.575 r  counter_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.575    counter_reg[456]_i_1_n_0
    SLICE_X1Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.689 r  counter_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.689    counter_reg[460]_i_1_n_0
    SLICE_X1Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.803 r  counter_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.803    counter_reg[464]_i_1_n_0
    SLICE_X1Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.917 r  counter_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.917    counter_reg[468]_i_1_n_0
    SLICE_X1Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.031 r  counter_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.031    counter_reg[472]_i_1_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.145 r  counter_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.145    counter_reg[476]_i_1_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.259 r  counter_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.259    counter_reg[480]_i_1_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.373 r  counter_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.373    counter_reg[484]_i_1_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.487 r  counter_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.487    counter_reg[488]_i_1_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.601 r  counter_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.601    counter_reg[492]_i_1_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.715 r  counter_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.009    20.724    counter_reg[496]_i_1_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.838 r  counter_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.838    counter_reg[500]_i_1_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.952 r  counter_reg[504]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.952    counter_reg[504]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.066 r  counter_reg[508]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.066    counter_reg[508]_i_1_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.180 r  counter_reg[512]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.180    counter_reg[512]_i_1_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.294 r  counter_reg[516]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.294    counter_reg[516]_i_1_n_0
    SLICE_X1Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.408 r  counter_reg[520]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.408    counter_reg[520]_i_1_n_0
    SLICE_X1Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.522 r  counter_reg[524]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.522    counter_reg[524]_i_1_n_0
    SLICE_X1Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.636 r  counter_reg[528]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.636    counter_reg[528]_i_1_n_0
    SLICE_X1Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.750 r  counter_reg[532]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.750    counter_reg[532]_i_1_n_0
    SLICE_X1Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.864 r  counter_reg[536]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.864    counter_reg[536]_i_1_n_0
    SLICE_X1Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.978 r  counter_reg[540]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.978    counter_reg[540]_i_1_n_0
    SLICE_X1Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.092 r  counter_reg[544]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.092    counter_reg[544]_i_1_n_0
    SLICE_X1Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.206 r  counter_reg[548]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.206    counter_reg[548]_i_1_n_0
    SLICE_X1Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.320 r  counter_reg[552]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.320    counter_reg[552]_i_1_n_0
    SLICE_X1Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.434 r  counter_reg[556]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.434    counter_reg[556]_i_1_n_0
    SLICE_X1Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.548 r  counter_reg[560]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.548    counter_reg[560]_i_1_n_0
    SLICE_X1Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.662 r  counter_reg[564]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.662    counter_reg[564]_i_1_n_0
    SLICE_X1Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.776 r  counter_reg[568]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.776    counter_reg[568]_i_1_n_0
    SLICE_X1Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.890 r  counter_reg[572]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.890    counter_reg[572]_i_1_n_0
    SLICE_X1Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.004 r  counter_reg[576]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.004    counter_reg[576]_i_1_n_0
    SLICE_X1Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.118 r  counter_reg[580]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.118    counter_reg[580]_i_1_n_0
    SLICE_X1Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.232 r  counter_reg[584]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.232    counter_reg[584]_i_1_n_0
    SLICE_X1Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.346 r  counter_reg[588]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.346    counter_reg[588]_i_1_n_0
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.460 r  counter_reg[592]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.460    counter_reg[592]_i_1_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.574 r  counter_reg[596]_i_1/CO[3]
                         net (fo=1, routed)           3.282    26.856    counter_reg[596]_i_1_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.436 r  counter_reg[600]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.436    counter_reg[600]_i_1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.550 r  counter_reg[604]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.550    counter_reg[604]_i_1_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.664 r  counter_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.664    counter_reg[608]_i_1_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.778 r  counter_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.778    counter_reg[612]_i_1_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.892 r  counter_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.892    counter_reg[616]_i_1_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.006 r  counter_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.001    28.007    counter_reg[620]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.121 r  counter_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.121    counter_reg[624]_i_1_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.235 r  counter_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.235    counter_reg[628]_i_1_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.349 r  counter_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.349    counter_reg[632]_i_1_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.463 r  counter_reg[636]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.463    counter_reg[636]_i_1_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.577 r  counter_reg[640]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.577    counter_reg[640]_i_1_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.691 r  counter_reg[644]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.691    counter_reg[644]_i_1_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.805 r  counter_reg[648]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.805    counter_reg[648]_i_1_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.919 r  counter_reg[652]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.919    counter_reg[652]_i_1_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.033 r  counter_reg[656]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.033    counter_reg[656]_i_1_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.147 r  counter_reg[660]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.147    counter_reg[660]_i_1_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.261 r  counter_reg[664]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.261    counter_reg[664]_i_1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.375 r  counter_reg[668]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.375    counter_reg[668]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.489 r  counter_reg[672]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.489    counter_reg[672]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.603 r  counter_reg[676]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.603    counter_reg[676]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.717 r  counter_reg[680]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.717    counter_reg[680]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.831 r  counter_reg[684]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.831    counter_reg[684]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.945 r  counter_reg[688]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.945    counter_reg[688]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.059 r  counter_reg[692]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.059    counter_reg[692]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.173 r  counter_reg[696]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.173    counter_reg[696]_i_1_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.287 r  counter_reg[700]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.287    counter_reg[700]_i_1_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.401 r  counter_reg[704]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.401    counter_reg[704]_i_1_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.515 r  counter_reg[708]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.515    counter_reg[708]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.629 r  counter_reg[712]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.629    counter_reg[712]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.743 r  counter_reg[716]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.743    counter_reg[716]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.857 r  counter_reg[720]_i_1/CO[3]
                         net (fo=1, routed)           0.009    30.866    counter_reg[720]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.980 r  counter_reg[724]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.980    counter_reg[724]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.094 r  counter_reg[728]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.094    counter_reg[728]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.208 r  counter_reg[732]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.208    counter_reg[732]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.322 r  counter_reg[736]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.322    counter_reg[736]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.436 r  counter_reg[740]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.436    counter_reg[740]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.550 r  counter_reg[744]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.550    counter_reg[744]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.664 r  counter_reg[748]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.664    counter_reg[748]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.778 r  counter_reg[752]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.778    counter_reg[752]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.892 r  counter_reg[756]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.892    counter_reg[756]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.006 r  counter_reg[760]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.006    counter_reg[760]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.120 r  counter_reg[764]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.120    counter_reg[764]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.234 r  counter_reg[768]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.234    counter_reg[768]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.348 r  counter_reg[772]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.348    counter_reg[772]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.462 r  counter_reg[776]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.462    counter_reg[776]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.576 r  counter_reg[780]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.576    counter_reg[780]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.690 r  counter_reg[784]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.690    counter_reg[784]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.804 r  counter_reg[788]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.804    counter_reg[788]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.918 r  counter_reg[792]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.918    counter_reg[792]_i_1_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.032 r  counter_reg[796]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.032    counter_reg[796]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.146 r  counter_reg[800]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.146    counter_reg[800]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.260 r  counter_reg[804]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.260    counter_reg[804]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.374 r  counter_reg[808]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.374    counter_reg[808]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.488 r  counter_reg[812]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.488    counter_reg[812]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.602 r  counter_reg[816]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.602    counter_reg[816]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.716 r  counter_reg[820]_i_1/CO[3]
                         net (fo=1, routed)           0.001    33.716    counter_reg[820]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.830 r  counter_reg[824]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.830    counter_reg[824]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.944 r  counter_reg[828]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.944    counter_reg[828]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.058 r  counter_reg[832]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.058    counter_reg[832]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.172 r  counter_reg[836]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.172    counter_reg[836]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.286 r  counter_reg[840]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.286    counter_reg[840]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.400 r  counter_reg[844]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.400    counter_reg[844]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.514 r  counter_reg[848]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.514    counter_reg[848]_i_1_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.628 r  counter_reg[852]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.628    counter_reg[852]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.742 r  counter_reg[856]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.742    counter_reg[856]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.856 r  counter_reg[860]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.856    counter_reg[860]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.970 r  counter_reg[864]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.970    counter_reg[864]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.084 r  counter_reg[868]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.084    counter_reg[868]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.198 r  counter_reg[872]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.198    counter_reg[872]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.312 r  counter_reg[876]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.312    counter_reg[876]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.426 r  counter_reg[880]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.426    counter_reg[880]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.540 r  counter_reg[884]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.540    counter_reg[884]_i_1_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.654 r  counter_reg[888]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.654    counter_reg[888]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.768 r  counter_reg[892]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.768    counter_reg[892]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.882 r  counter_reg[896]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.882    counter_reg[896]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.996 r  counter_reg[900]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.996    counter_reg[900]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.110 r  counter_reg[904]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.110    counter_reg[904]_i_1_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.224 r  counter_reg[908]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.224    counter_reg[908]_i_1_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.338 r  counter_reg[912]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.338    counter_reg[912]_i_1_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.452 r  counter_reg[916]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.452    counter_reg[916]_i_1_n_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.566 r  counter_reg[920]_i_1/CO[3]
                         net (fo=1, routed)           0.009    36.575    counter_reg[920]_i_1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.689 r  counter_reg[924]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.689    counter_reg[924]_i_1_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.803 r  counter_reg[928]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.803    counter_reg[928]_i_1_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.917 r  counter_reg[932]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.917    counter_reg[932]_i_1_n_0
    SLICE_X0Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.031 r  counter_reg[936]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.031    counter_reg[936]_i_1_n_0
    SLICE_X0Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.145 r  counter_reg[940]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.145    counter_reg[940]_i_1_n_0
    SLICE_X0Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.259 r  counter_reg[944]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.259    counter_reg[944]_i_1_n_0
    SLICE_X0Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.373 r  counter_reg[948]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.373    counter_reg[948]_i_1_n_0
    SLICE_X0Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.487 r  counter_reg[952]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.487    counter_reg[952]_i_1_n_0
    SLICE_X0Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.601 r  counter_reg[956]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.601    counter_reg[956]_i_1_n_0
    SLICE_X0Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.715 r  counter_reg[960]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.715    counter_reg[960]_i_1_n_0
    SLICE_X0Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.829 r  counter_reg[964]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.829    counter_reg[964]_i_1_n_0
    SLICE_X0Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.943 r  counter_reg[968]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.943    counter_reg[968]_i_1_n_0
    SLICE_X0Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.057 r  counter_reg[972]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.057    counter_reg[972]_i_1_n_0
    SLICE_X0Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.171 r  counter_reg[976]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.171    counter_reg[976]_i_1_n_0
    SLICE_X0Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.285 r  counter_reg[980]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.285    counter_reg[980]_i_1_n_0
    SLICE_X0Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.399 r  counter_reg[984]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.399    counter_reg[984]_i_1_n_0
    SLICE_X0Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.513 r  counter_reg[988]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.513    counter_reg[988]_i_1_n_0
    SLICE_X0Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.627 r  counter_reg[992]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.627    counter_reg[992]_i_1_n_0
    SLICE_X0Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.741 r  counter_reg[996]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.741    counter_reg[996]_i_1_n_0
    SLICE_X0Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.855 r  counter_reg[1000]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.855    counter_reg[1000]_i_1_n_0
    SLICE_X0Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.969 r  counter_reg[1004]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.969    counter_reg[1004]_i_1_n_0
    SLICE_X0Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.083 r  counter_reg[1008]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.083    counter_reg[1008]_i_1_n_0
    SLICE_X0Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.197 r  counter_reg[1012]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.197    counter_reg[1012]_i_1_n_0
    SLICE_X0Y148         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.531 r  counter_reg[1016]_i_1/O[1]
                         net (fo=1, routed)           0.000    39.531    counter_reg[1016]_i_1_n_6
    SLICE_X0Y148         FDRE                                         r  counter_reg[1017]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1024, routed)        1.684    15.025    i_clk_IBUF_BUFG
    SLICE_X0Y148         FDRE                                         r  counter_reg[1017]/C
                         clock pessimism              0.180    15.205    
                         clock uncertainty           -0.035    15.170    
    SLICE_X0Y148         FDRE (Setup_fdre_C_D)        0.062    15.232    counter_reg[1017]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                         -39.531    
  -------------------------------------------------------------------
                         slack                                -24.300    

Slack (VIOLATED) :        -24.279ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1019]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        34.350ns  (logic 30.733ns (89.470%)  route 3.617ns (10.530%))
  Logic Levels:           256  (CARRY4=255 LUT1=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1024, routed)        1.639     5.160    i_clk_IBUF_BUFG
    SLICE_X3Y0           FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.456     5.616 f  counter_reg[0]/Q
                         net (fo=1, routed)           0.287     5.903    counter_reg_n_0_[0]
    SLICE_X1Y0           LUT1 (Prop_lut1_I0_O)        0.124     6.027 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.000     6.027    counter[0]_i_2_n_0
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.559 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.559    counter_reg[0]_i_1_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.673 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.673    counter_reg[4]_i_1_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.787 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.787    counter_reg[8]_i_1_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.901 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.901    counter_reg[12]_i_1_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.015 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.015    counter_reg[16]_i_1_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.129 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    counter_reg[20]_i_1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.243    counter_reg[24]_i_1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.357    counter_reg[28]_i_1_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.471 r  counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.471    counter_reg[32]_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.585 r  counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.585    counter_reg[36]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.699 r  counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.699    counter_reg[40]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.813 r  counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.813    counter_reg[44]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.927 r  counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.927    counter_reg[48]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.041 r  counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.041    counter_reg[52]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.155 r  counter_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.155    counter_reg[56]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.269 r  counter_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.269    counter_reg[60]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.383 r  counter_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.383    counter_reg[64]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.497 r  counter_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.497    counter_reg[68]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.611 r  counter_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.611    counter_reg[72]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.725 r  counter_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.725    counter_reg[76]_i_1_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.839 r  counter_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.839    counter_reg[80]_i_1_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.953 r  counter_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.953    counter_reg[84]_i_1_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.067 r  counter_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.067    counter_reg[88]_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.181 r  counter_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.181    counter_reg[92]_i_1_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  counter_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.304    counter_reg[96]_i_1_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.418 r  counter_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.418    counter_reg[100]_i_1_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.532 r  counter_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.532    counter_reg[104]_i_1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.646 r  counter_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.646    counter_reg[108]_i_1_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.760 r  counter_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.760    counter_reg[112]_i_1_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.874 r  counter_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.874    counter_reg[116]_i_1_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.988 r  counter_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.988    counter_reg[120]_i_1_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.102 r  counter_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.102    counter_reg[124]_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.216 r  counter_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.216    counter_reg[128]_i_1_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.330 r  counter_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.330    counter_reg[132]_i_1_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.444 r  counter_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.444    counter_reg[136]_i_1_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.558 r  counter_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.558    counter_reg[140]_i_1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.672 r  counter_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.672    counter_reg[144]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.786 r  counter_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.786    counter_reg[148]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.900 r  counter_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.900    counter_reg[152]_i_1_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.014 r  counter_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.014    counter_reg[156]_i_1_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.128 r  counter_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.128    counter_reg[160]_i_1_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.242 r  counter_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.242    counter_reg[164]_i_1_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.356 r  counter_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.356    counter_reg[168]_i_1_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.470 r  counter_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.470    counter_reg[172]_i_1_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.584 r  counter_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.584    counter_reg[176]_i_1_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.698 r  counter_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.698    counter_reg[180]_i_1_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.812 r  counter_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.812    counter_reg[184]_i_1_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.926 r  counter_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.926    counter_reg[188]_i_1_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.040 r  counter_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.040    counter_reg[192]_i_1_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.154 r  counter_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.155    counter_reg[196]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.269 r  counter_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.269    counter_reg[200]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.383 r  counter_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.383    counter_reg[204]_i_1_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.497 r  counter_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.497    counter_reg[208]_i_1_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.611 r  counter_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.611    counter_reg[212]_i_1_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.725 r  counter_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.725    counter_reg[216]_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.839 r  counter_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.839    counter_reg[220]_i_1_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.953 r  counter_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.953    counter_reg[224]_i_1_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.067 r  counter_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.067    counter_reg[228]_i_1_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.181 r  counter_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.181    counter_reg[232]_i_1_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.295 r  counter_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.295    counter_reg[236]_i_1_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.409 r  counter_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.409    counter_reg[240]_i_1_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.523 r  counter_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.523    counter_reg[244]_i_1_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.637 r  counter_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.637    counter_reg[248]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.751 r  counter_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.751    counter_reg[252]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.865 r  counter_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.865    counter_reg[256]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.979 r  counter_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.979    counter_reg[260]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.093 r  counter_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.093    counter_reg[264]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.207 r  counter_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.207    counter_reg[268]_i_1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.321 r  counter_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.321    counter_reg[272]_i_1_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.435 r  counter_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.435    counter_reg[276]_i_1_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.549 r  counter_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.549    counter_reg[280]_i_1_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.663 r  counter_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.663    counter_reg[284]_i_1_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.777 r  counter_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.777    counter_reg[288]_i_1_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.891 r  counter_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.891    counter_reg[292]_i_1_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.005 r  counter_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.014    counter_reg[296]_i_1_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.128 r  counter_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.128    counter_reg[300]_i_1_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.242 r  counter_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.242    counter_reg[304]_i_1_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.356 r  counter_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.356    counter_reg[308]_i_1_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.470 r  counter_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.470    counter_reg[312]_i_1_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.584 r  counter_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.584    counter_reg[316]_i_1_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.698 r  counter_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.698    counter_reg[320]_i_1_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.812 r  counter_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.812    counter_reg[324]_i_1_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.926 r  counter_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.926    counter_reg[328]_i_1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.040 r  counter_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.040    counter_reg[332]_i_1_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.154 r  counter_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.154    counter_reg[336]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.268 r  counter_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.268    counter_reg[340]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.382 r  counter_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.382    counter_reg[344]_i_1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.496 r  counter_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.496    counter_reg[348]_i_1_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.610 r  counter_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.610    counter_reg[352]_i_1_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.724 r  counter_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.724    counter_reg[356]_i_1_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.838 r  counter_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.838    counter_reg[360]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.952 r  counter_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.952    counter_reg[364]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.066 r  counter_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.066    counter_reg[368]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.180 r  counter_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.180    counter_reg[372]_i_1_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.294 r  counter_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.294    counter_reg[376]_i_1_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.408 r  counter_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.408    counter_reg[380]_i_1_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.522 r  counter_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.522    counter_reg[384]_i_1_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.636 r  counter_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.636    counter_reg[388]_i_1_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.750 r  counter_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.750    counter_reg[392]_i_1_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.864 r  counter_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.001    17.865    counter_reg[396]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.979 r  counter_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.979    counter_reg[400]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.093 r  counter_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.093    counter_reg[404]_i_1_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.207 r  counter_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.207    counter_reg[408]_i_1_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.321 r  counter_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.321    counter_reg[412]_i_1_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.435 r  counter_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.435    counter_reg[416]_i_1_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.549 r  counter_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.549    counter_reg[420]_i_1_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.663 r  counter_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.663    counter_reg[424]_i_1_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.777 r  counter_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.777    counter_reg[428]_i_1_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.891 r  counter_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.891    counter_reg[432]_i_1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.005 r  counter_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.005    counter_reg[436]_i_1_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.119 r  counter_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.119    counter_reg[440]_i_1_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  counter_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.233    counter_reg[444]_i_1_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.347 r  counter_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.347    counter_reg[448]_i_1_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.461 r  counter_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.461    counter_reg[452]_i_1_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.575 r  counter_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.575    counter_reg[456]_i_1_n_0
    SLICE_X1Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.689 r  counter_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.689    counter_reg[460]_i_1_n_0
    SLICE_X1Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.803 r  counter_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.803    counter_reg[464]_i_1_n_0
    SLICE_X1Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.917 r  counter_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.917    counter_reg[468]_i_1_n_0
    SLICE_X1Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.031 r  counter_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.031    counter_reg[472]_i_1_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.145 r  counter_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.145    counter_reg[476]_i_1_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.259 r  counter_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.259    counter_reg[480]_i_1_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.373 r  counter_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.373    counter_reg[484]_i_1_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.487 r  counter_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.487    counter_reg[488]_i_1_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.601 r  counter_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.601    counter_reg[492]_i_1_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.715 r  counter_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.009    20.724    counter_reg[496]_i_1_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.838 r  counter_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.838    counter_reg[500]_i_1_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.952 r  counter_reg[504]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.952    counter_reg[504]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.066 r  counter_reg[508]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.066    counter_reg[508]_i_1_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.180 r  counter_reg[512]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.180    counter_reg[512]_i_1_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.294 r  counter_reg[516]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.294    counter_reg[516]_i_1_n_0
    SLICE_X1Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.408 r  counter_reg[520]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.408    counter_reg[520]_i_1_n_0
    SLICE_X1Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.522 r  counter_reg[524]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.522    counter_reg[524]_i_1_n_0
    SLICE_X1Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.636 r  counter_reg[528]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.636    counter_reg[528]_i_1_n_0
    SLICE_X1Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.750 r  counter_reg[532]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.750    counter_reg[532]_i_1_n_0
    SLICE_X1Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.864 r  counter_reg[536]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.864    counter_reg[536]_i_1_n_0
    SLICE_X1Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.978 r  counter_reg[540]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.978    counter_reg[540]_i_1_n_0
    SLICE_X1Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.092 r  counter_reg[544]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.092    counter_reg[544]_i_1_n_0
    SLICE_X1Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.206 r  counter_reg[548]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.206    counter_reg[548]_i_1_n_0
    SLICE_X1Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.320 r  counter_reg[552]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.320    counter_reg[552]_i_1_n_0
    SLICE_X1Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.434 r  counter_reg[556]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.434    counter_reg[556]_i_1_n_0
    SLICE_X1Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.548 r  counter_reg[560]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.548    counter_reg[560]_i_1_n_0
    SLICE_X1Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.662 r  counter_reg[564]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.662    counter_reg[564]_i_1_n_0
    SLICE_X1Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.776 r  counter_reg[568]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.776    counter_reg[568]_i_1_n_0
    SLICE_X1Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.890 r  counter_reg[572]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.890    counter_reg[572]_i_1_n_0
    SLICE_X1Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.004 r  counter_reg[576]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.004    counter_reg[576]_i_1_n_0
    SLICE_X1Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.118 r  counter_reg[580]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.118    counter_reg[580]_i_1_n_0
    SLICE_X1Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.232 r  counter_reg[584]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.232    counter_reg[584]_i_1_n_0
    SLICE_X1Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.346 r  counter_reg[588]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.346    counter_reg[588]_i_1_n_0
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.460 r  counter_reg[592]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.460    counter_reg[592]_i_1_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.574 r  counter_reg[596]_i_1/CO[3]
                         net (fo=1, routed)           3.282    26.856    counter_reg[596]_i_1_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.436 r  counter_reg[600]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.436    counter_reg[600]_i_1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.550 r  counter_reg[604]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.550    counter_reg[604]_i_1_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.664 r  counter_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.664    counter_reg[608]_i_1_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.778 r  counter_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.778    counter_reg[612]_i_1_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.892 r  counter_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.892    counter_reg[616]_i_1_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.006 r  counter_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.001    28.007    counter_reg[620]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.121 r  counter_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.121    counter_reg[624]_i_1_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.235 r  counter_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.235    counter_reg[628]_i_1_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.349 r  counter_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.349    counter_reg[632]_i_1_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.463 r  counter_reg[636]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.463    counter_reg[636]_i_1_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.577 r  counter_reg[640]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.577    counter_reg[640]_i_1_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.691 r  counter_reg[644]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.691    counter_reg[644]_i_1_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.805 r  counter_reg[648]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.805    counter_reg[648]_i_1_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.919 r  counter_reg[652]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.919    counter_reg[652]_i_1_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.033 r  counter_reg[656]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.033    counter_reg[656]_i_1_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.147 r  counter_reg[660]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.147    counter_reg[660]_i_1_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.261 r  counter_reg[664]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.261    counter_reg[664]_i_1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.375 r  counter_reg[668]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.375    counter_reg[668]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.489 r  counter_reg[672]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.489    counter_reg[672]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.603 r  counter_reg[676]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.603    counter_reg[676]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.717 r  counter_reg[680]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.717    counter_reg[680]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.831 r  counter_reg[684]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.831    counter_reg[684]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.945 r  counter_reg[688]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.945    counter_reg[688]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.059 r  counter_reg[692]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.059    counter_reg[692]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.173 r  counter_reg[696]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.173    counter_reg[696]_i_1_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.287 r  counter_reg[700]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.287    counter_reg[700]_i_1_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.401 r  counter_reg[704]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.401    counter_reg[704]_i_1_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.515 r  counter_reg[708]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.515    counter_reg[708]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.629 r  counter_reg[712]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.629    counter_reg[712]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.743 r  counter_reg[716]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.743    counter_reg[716]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.857 r  counter_reg[720]_i_1/CO[3]
                         net (fo=1, routed)           0.009    30.866    counter_reg[720]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.980 r  counter_reg[724]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.980    counter_reg[724]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.094 r  counter_reg[728]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.094    counter_reg[728]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.208 r  counter_reg[732]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.208    counter_reg[732]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.322 r  counter_reg[736]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.322    counter_reg[736]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.436 r  counter_reg[740]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.436    counter_reg[740]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.550 r  counter_reg[744]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.550    counter_reg[744]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.664 r  counter_reg[748]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.664    counter_reg[748]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.778 r  counter_reg[752]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.778    counter_reg[752]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.892 r  counter_reg[756]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.892    counter_reg[756]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.006 r  counter_reg[760]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.006    counter_reg[760]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.120 r  counter_reg[764]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.120    counter_reg[764]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.234 r  counter_reg[768]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.234    counter_reg[768]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.348 r  counter_reg[772]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.348    counter_reg[772]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.462 r  counter_reg[776]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.462    counter_reg[776]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.576 r  counter_reg[780]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.576    counter_reg[780]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.690 r  counter_reg[784]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.690    counter_reg[784]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.804 r  counter_reg[788]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.804    counter_reg[788]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.918 r  counter_reg[792]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.918    counter_reg[792]_i_1_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.032 r  counter_reg[796]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.032    counter_reg[796]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.146 r  counter_reg[800]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.146    counter_reg[800]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.260 r  counter_reg[804]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.260    counter_reg[804]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.374 r  counter_reg[808]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.374    counter_reg[808]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.488 r  counter_reg[812]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.488    counter_reg[812]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.602 r  counter_reg[816]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.602    counter_reg[816]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.716 r  counter_reg[820]_i_1/CO[3]
                         net (fo=1, routed)           0.001    33.716    counter_reg[820]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.830 r  counter_reg[824]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.830    counter_reg[824]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.944 r  counter_reg[828]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.944    counter_reg[828]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.058 r  counter_reg[832]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.058    counter_reg[832]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.172 r  counter_reg[836]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.172    counter_reg[836]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.286 r  counter_reg[840]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.286    counter_reg[840]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.400 r  counter_reg[844]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.400    counter_reg[844]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.514 r  counter_reg[848]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.514    counter_reg[848]_i_1_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.628 r  counter_reg[852]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.628    counter_reg[852]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.742 r  counter_reg[856]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.742    counter_reg[856]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.856 r  counter_reg[860]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.856    counter_reg[860]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.970 r  counter_reg[864]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.970    counter_reg[864]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.084 r  counter_reg[868]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.084    counter_reg[868]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.198 r  counter_reg[872]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.198    counter_reg[872]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.312 r  counter_reg[876]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.312    counter_reg[876]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.426 r  counter_reg[880]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.426    counter_reg[880]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.540 r  counter_reg[884]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.540    counter_reg[884]_i_1_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.654 r  counter_reg[888]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.654    counter_reg[888]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.768 r  counter_reg[892]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.768    counter_reg[892]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.882 r  counter_reg[896]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.882    counter_reg[896]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.996 r  counter_reg[900]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.996    counter_reg[900]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.110 r  counter_reg[904]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.110    counter_reg[904]_i_1_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.224 r  counter_reg[908]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.224    counter_reg[908]_i_1_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.338 r  counter_reg[912]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.338    counter_reg[912]_i_1_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.452 r  counter_reg[916]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.452    counter_reg[916]_i_1_n_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.566 r  counter_reg[920]_i_1/CO[3]
                         net (fo=1, routed)           0.009    36.575    counter_reg[920]_i_1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.689 r  counter_reg[924]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.689    counter_reg[924]_i_1_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.803 r  counter_reg[928]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.803    counter_reg[928]_i_1_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.917 r  counter_reg[932]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.917    counter_reg[932]_i_1_n_0
    SLICE_X0Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.031 r  counter_reg[936]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.031    counter_reg[936]_i_1_n_0
    SLICE_X0Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.145 r  counter_reg[940]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.145    counter_reg[940]_i_1_n_0
    SLICE_X0Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.259 r  counter_reg[944]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.259    counter_reg[944]_i_1_n_0
    SLICE_X0Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.373 r  counter_reg[948]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.373    counter_reg[948]_i_1_n_0
    SLICE_X0Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.487 r  counter_reg[952]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.487    counter_reg[952]_i_1_n_0
    SLICE_X0Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.601 r  counter_reg[956]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.601    counter_reg[956]_i_1_n_0
    SLICE_X0Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.715 r  counter_reg[960]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.715    counter_reg[960]_i_1_n_0
    SLICE_X0Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.829 r  counter_reg[964]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.829    counter_reg[964]_i_1_n_0
    SLICE_X0Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.943 r  counter_reg[968]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.943    counter_reg[968]_i_1_n_0
    SLICE_X0Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.057 r  counter_reg[972]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.057    counter_reg[972]_i_1_n_0
    SLICE_X0Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.171 r  counter_reg[976]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.171    counter_reg[976]_i_1_n_0
    SLICE_X0Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.285 r  counter_reg[980]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.285    counter_reg[980]_i_1_n_0
    SLICE_X0Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.399 r  counter_reg[984]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.399    counter_reg[984]_i_1_n_0
    SLICE_X0Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.513 r  counter_reg[988]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.513    counter_reg[988]_i_1_n_0
    SLICE_X0Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.627 r  counter_reg[992]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.627    counter_reg[992]_i_1_n_0
    SLICE_X0Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.741 r  counter_reg[996]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.741    counter_reg[996]_i_1_n_0
    SLICE_X0Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.855 r  counter_reg[1000]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.855    counter_reg[1000]_i_1_n_0
    SLICE_X0Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.969 r  counter_reg[1004]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.969    counter_reg[1004]_i_1_n_0
    SLICE_X0Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.083 r  counter_reg[1008]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.083    counter_reg[1008]_i_1_n_0
    SLICE_X0Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.197 r  counter_reg[1012]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.197    counter_reg[1012]_i_1_n_0
    SLICE_X0Y148         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    39.510 r  counter_reg[1016]_i_1/O[3]
                         net (fo=1, routed)           0.000    39.510    counter_reg[1016]_i_1_n_4
    SLICE_X0Y148         FDRE                                         r  counter_reg[1019]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1024, routed)        1.684    15.025    i_clk_IBUF_BUFG
    SLICE_X0Y148         FDRE                                         r  counter_reg[1019]/C
                         clock pessimism              0.180    15.205    
                         clock uncertainty           -0.035    15.170    
    SLICE_X0Y148         FDRE (Setup_fdre_C_D)        0.062    15.232    counter_reg[1019]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                         -39.510    
  -------------------------------------------------------------------
                         slack                                -24.279    

Slack (VIOLATED) :        -24.205ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1018]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        34.276ns  (logic 30.659ns (89.447%)  route 3.617ns (10.553%))
  Logic Levels:           256  (CARRY4=255 LUT1=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1024, routed)        1.639     5.160    i_clk_IBUF_BUFG
    SLICE_X3Y0           FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.456     5.616 f  counter_reg[0]/Q
                         net (fo=1, routed)           0.287     5.903    counter_reg_n_0_[0]
    SLICE_X1Y0           LUT1 (Prop_lut1_I0_O)        0.124     6.027 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.000     6.027    counter[0]_i_2_n_0
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.559 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.559    counter_reg[0]_i_1_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.673 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.673    counter_reg[4]_i_1_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.787 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.787    counter_reg[8]_i_1_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.901 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.901    counter_reg[12]_i_1_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.015 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.015    counter_reg[16]_i_1_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.129 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    counter_reg[20]_i_1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.243    counter_reg[24]_i_1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.357    counter_reg[28]_i_1_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.471 r  counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.471    counter_reg[32]_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.585 r  counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.585    counter_reg[36]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.699 r  counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.699    counter_reg[40]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.813 r  counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.813    counter_reg[44]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.927 r  counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.927    counter_reg[48]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.041 r  counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.041    counter_reg[52]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.155 r  counter_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.155    counter_reg[56]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.269 r  counter_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.269    counter_reg[60]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.383 r  counter_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.383    counter_reg[64]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.497 r  counter_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.497    counter_reg[68]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.611 r  counter_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.611    counter_reg[72]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.725 r  counter_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.725    counter_reg[76]_i_1_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.839 r  counter_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.839    counter_reg[80]_i_1_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.953 r  counter_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.953    counter_reg[84]_i_1_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.067 r  counter_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.067    counter_reg[88]_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.181 r  counter_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.181    counter_reg[92]_i_1_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  counter_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.304    counter_reg[96]_i_1_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.418 r  counter_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.418    counter_reg[100]_i_1_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.532 r  counter_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.532    counter_reg[104]_i_1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.646 r  counter_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.646    counter_reg[108]_i_1_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.760 r  counter_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.760    counter_reg[112]_i_1_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.874 r  counter_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.874    counter_reg[116]_i_1_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.988 r  counter_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.988    counter_reg[120]_i_1_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.102 r  counter_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.102    counter_reg[124]_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.216 r  counter_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.216    counter_reg[128]_i_1_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.330 r  counter_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.330    counter_reg[132]_i_1_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.444 r  counter_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.444    counter_reg[136]_i_1_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.558 r  counter_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.558    counter_reg[140]_i_1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.672 r  counter_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.672    counter_reg[144]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.786 r  counter_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.786    counter_reg[148]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.900 r  counter_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.900    counter_reg[152]_i_1_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.014 r  counter_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.014    counter_reg[156]_i_1_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.128 r  counter_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.128    counter_reg[160]_i_1_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.242 r  counter_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.242    counter_reg[164]_i_1_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.356 r  counter_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.356    counter_reg[168]_i_1_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.470 r  counter_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.470    counter_reg[172]_i_1_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.584 r  counter_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.584    counter_reg[176]_i_1_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.698 r  counter_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.698    counter_reg[180]_i_1_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.812 r  counter_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.812    counter_reg[184]_i_1_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.926 r  counter_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.926    counter_reg[188]_i_1_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.040 r  counter_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.040    counter_reg[192]_i_1_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.154 r  counter_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.155    counter_reg[196]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.269 r  counter_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.269    counter_reg[200]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.383 r  counter_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.383    counter_reg[204]_i_1_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.497 r  counter_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.497    counter_reg[208]_i_1_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.611 r  counter_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.611    counter_reg[212]_i_1_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.725 r  counter_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.725    counter_reg[216]_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.839 r  counter_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.839    counter_reg[220]_i_1_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.953 r  counter_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.953    counter_reg[224]_i_1_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.067 r  counter_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.067    counter_reg[228]_i_1_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.181 r  counter_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.181    counter_reg[232]_i_1_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.295 r  counter_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.295    counter_reg[236]_i_1_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.409 r  counter_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.409    counter_reg[240]_i_1_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.523 r  counter_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.523    counter_reg[244]_i_1_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.637 r  counter_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.637    counter_reg[248]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.751 r  counter_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.751    counter_reg[252]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.865 r  counter_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.865    counter_reg[256]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.979 r  counter_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.979    counter_reg[260]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.093 r  counter_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.093    counter_reg[264]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.207 r  counter_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.207    counter_reg[268]_i_1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.321 r  counter_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.321    counter_reg[272]_i_1_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.435 r  counter_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.435    counter_reg[276]_i_1_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.549 r  counter_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.549    counter_reg[280]_i_1_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.663 r  counter_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.663    counter_reg[284]_i_1_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.777 r  counter_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.777    counter_reg[288]_i_1_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.891 r  counter_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.891    counter_reg[292]_i_1_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.005 r  counter_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.014    counter_reg[296]_i_1_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.128 r  counter_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.128    counter_reg[300]_i_1_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.242 r  counter_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.242    counter_reg[304]_i_1_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.356 r  counter_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.356    counter_reg[308]_i_1_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.470 r  counter_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.470    counter_reg[312]_i_1_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.584 r  counter_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.584    counter_reg[316]_i_1_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.698 r  counter_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.698    counter_reg[320]_i_1_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.812 r  counter_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.812    counter_reg[324]_i_1_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.926 r  counter_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.926    counter_reg[328]_i_1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.040 r  counter_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.040    counter_reg[332]_i_1_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.154 r  counter_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.154    counter_reg[336]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.268 r  counter_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.268    counter_reg[340]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.382 r  counter_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.382    counter_reg[344]_i_1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.496 r  counter_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.496    counter_reg[348]_i_1_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.610 r  counter_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.610    counter_reg[352]_i_1_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.724 r  counter_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.724    counter_reg[356]_i_1_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.838 r  counter_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.838    counter_reg[360]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.952 r  counter_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.952    counter_reg[364]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.066 r  counter_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.066    counter_reg[368]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.180 r  counter_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.180    counter_reg[372]_i_1_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.294 r  counter_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.294    counter_reg[376]_i_1_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.408 r  counter_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.408    counter_reg[380]_i_1_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.522 r  counter_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.522    counter_reg[384]_i_1_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.636 r  counter_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.636    counter_reg[388]_i_1_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.750 r  counter_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.750    counter_reg[392]_i_1_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.864 r  counter_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.001    17.865    counter_reg[396]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.979 r  counter_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.979    counter_reg[400]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.093 r  counter_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.093    counter_reg[404]_i_1_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.207 r  counter_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.207    counter_reg[408]_i_1_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.321 r  counter_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.321    counter_reg[412]_i_1_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.435 r  counter_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.435    counter_reg[416]_i_1_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.549 r  counter_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.549    counter_reg[420]_i_1_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.663 r  counter_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.663    counter_reg[424]_i_1_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.777 r  counter_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.777    counter_reg[428]_i_1_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.891 r  counter_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.891    counter_reg[432]_i_1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.005 r  counter_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.005    counter_reg[436]_i_1_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.119 r  counter_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.119    counter_reg[440]_i_1_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  counter_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.233    counter_reg[444]_i_1_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.347 r  counter_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.347    counter_reg[448]_i_1_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.461 r  counter_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.461    counter_reg[452]_i_1_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.575 r  counter_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.575    counter_reg[456]_i_1_n_0
    SLICE_X1Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.689 r  counter_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.689    counter_reg[460]_i_1_n_0
    SLICE_X1Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.803 r  counter_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.803    counter_reg[464]_i_1_n_0
    SLICE_X1Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.917 r  counter_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.917    counter_reg[468]_i_1_n_0
    SLICE_X1Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.031 r  counter_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.031    counter_reg[472]_i_1_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.145 r  counter_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.145    counter_reg[476]_i_1_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.259 r  counter_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.259    counter_reg[480]_i_1_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.373 r  counter_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.373    counter_reg[484]_i_1_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.487 r  counter_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.487    counter_reg[488]_i_1_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.601 r  counter_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.601    counter_reg[492]_i_1_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.715 r  counter_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.009    20.724    counter_reg[496]_i_1_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.838 r  counter_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.838    counter_reg[500]_i_1_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.952 r  counter_reg[504]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.952    counter_reg[504]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.066 r  counter_reg[508]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.066    counter_reg[508]_i_1_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.180 r  counter_reg[512]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.180    counter_reg[512]_i_1_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.294 r  counter_reg[516]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.294    counter_reg[516]_i_1_n_0
    SLICE_X1Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.408 r  counter_reg[520]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.408    counter_reg[520]_i_1_n_0
    SLICE_X1Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.522 r  counter_reg[524]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.522    counter_reg[524]_i_1_n_0
    SLICE_X1Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.636 r  counter_reg[528]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.636    counter_reg[528]_i_1_n_0
    SLICE_X1Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.750 r  counter_reg[532]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.750    counter_reg[532]_i_1_n_0
    SLICE_X1Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.864 r  counter_reg[536]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.864    counter_reg[536]_i_1_n_0
    SLICE_X1Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.978 r  counter_reg[540]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.978    counter_reg[540]_i_1_n_0
    SLICE_X1Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.092 r  counter_reg[544]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.092    counter_reg[544]_i_1_n_0
    SLICE_X1Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.206 r  counter_reg[548]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.206    counter_reg[548]_i_1_n_0
    SLICE_X1Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.320 r  counter_reg[552]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.320    counter_reg[552]_i_1_n_0
    SLICE_X1Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.434 r  counter_reg[556]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.434    counter_reg[556]_i_1_n_0
    SLICE_X1Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.548 r  counter_reg[560]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.548    counter_reg[560]_i_1_n_0
    SLICE_X1Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.662 r  counter_reg[564]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.662    counter_reg[564]_i_1_n_0
    SLICE_X1Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.776 r  counter_reg[568]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.776    counter_reg[568]_i_1_n_0
    SLICE_X1Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.890 r  counter_reg[572]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.890    counter_reg[572]_i_1_n_0
    SLICE_X1Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.004 r  counter_reg[576]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.004    counter_reg[576]_i_1_n_0
    SLICE_X1Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.118 r  counter_reg[580]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.118    counter_reg[580]_i_1_n_0
    SLICE_X1Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.232 r  counter_reg[584]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.232    counter_reg[584]_i_1_n_0
    SLICE_X1Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.346 r  counter_reg[588]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.346    counter_reg[588]_i_1_n_0
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.460 r  counter_reg[592]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.460    counter_reg[592]_i_1_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.574 r  counter_reg[596]_i_1/CO[3]
                         net (fo=1, routed)           3.282    26.856    counter_reg[596]_i_1_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.436 r  counter_reg[600]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.436    counter_reg[600]_i_1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.550 r  counter_reg[604]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.550    counter_reg[604]_i_1_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.664 r  counter_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.664    counter_reg[608]_i_1_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.778 r  counter_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.778    counter_reg[612]_i_1_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.892 r  counter_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.892    counter_reg[616]_i_1_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.006 r  counter_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.001    28.007    counter_reg[620]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.121 r  counter_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.121    counter_reg[624]_i_1_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.235 r  counter_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.235    counter_reg[628]_i_1_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.349 r  counter_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.349    counter_reg[632]_i_1_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.463 r  counter_reg[636]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.463    counter_reg[636]_i_1_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.577 r  counter_reg[640]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.577    counter_reg[640]_i_1_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.691 r  counter_reg[644]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.691    counter_reg[644]_i_1_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.805 r  counter_reg[648]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.805    counter_reg[648]_i_1_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.919 r  counter_reg[652]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.919    counter_reg[652]_i_1_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.033 r  counter_reg[656]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.033    counter_reg[656]_i_1_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.147 r  counter_reg[660]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.147    counter_reg[660]_i_1_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.261 r  counter_reg[664]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.261    counter_reg[664]_i_1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.375 r  counter_reg[668]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.375    counter_reg[668]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.489 r  counter_reg[672]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.489    counter_reg[672]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.603 r  counter_reg[676]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.603    counter_reg[676]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.717 r  counter_reg[680]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.717    counter_reg[680]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.831 r  counter_reg[684]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.831    counter_reg[684]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.945 r  counter_reg[688]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.945    counter_reg[688]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.059 r  counter_reg[692]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.059    counter_reg[692]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.173 r  counter_reg[696]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.173    counter_reg[696]_i_1_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.287 r  counter_reg[700]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.287    counter_reg[700]_i_1_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.401 r  counter_reg[704]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.401    counter_reg[704]_i_1_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.515 r  counter_reg[708]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.515    counter_reg[708]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.629 r  counter_reg[712]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.629    counter_reg[712]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.743 r  counter_reg[716]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.743    counter_reg[716]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.857 r  counter_reg[720]_i_1/CO[3]
                         net (fo=1, routed)           0.009    30.866    counter_reg[720]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.980 r  counter_reg[724]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.980    counter_reg[724]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.094 r  counter_reg[728]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.094    counter_reg[728]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.208 r  counter_reg[732]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.208    counter_reg[732]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.322 r  counter_reg[736]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.322    counter_reg[736]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.436 r  counter_reg[740]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.436    counter_reg[740]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.550 r  counter_reg[744]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.550    counter_reg[744]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.664 r  counter_reg[748]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.664    counter_reg[748]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.778 r  counter_reg[752]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.778    counter_reg[752]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.892 r  counter_reg[756]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.892    counter_reg[756]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.006 r  counter_reg[760]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.006    counter_reg[760]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.120 r  counter_reg[764]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.120    counter_reg[764]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.234 r  counter_reg[768]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.234    counter_reg[768]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.348 r  counter_reg[772]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.348    counter_reg[772]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.462 r  counter_reg[776]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.462    counter_reg[776]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.576 r  counter_reg[780]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.576    counter_reg[780]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.690 r  counter_reg[784]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.690    counter_reg[784]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.804 r  counter_reg[788]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.804    counter_reg[788]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.918 r  counter_reg[792]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.918    counter_reg[792]_i_1_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.032 r  counter_reg[796]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.032    counter_reg[796]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.146 r  counter_reg[800]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.146    counter_reg[800]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.260 r  counter_reg[804]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.260    counter_reg[804]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.374 r  counter_reg[808]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.374    counter_reg[808]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.488 r  counter_reg[812]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.488    counter_reg[812]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.602 r  counter_reg[816]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.602    counter_reg[816]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.716 r  counter_reg[820]_i_1/CO[3]
                         net (fo=1, routed)           0.001    33.716    counter_reg[820]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.830 r  counter_reg[824]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.830    counter_reg[824]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.944 r  counter_reg[828]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.944    counter_reg[828]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.058 r  counter_reg[832]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.058    counter_reg[832]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.172 r  counter_reg[836]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.172    counter_reg[836]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.286 r  counter_reg[840]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.286    counter_reg[840]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.400 r  counter_reg[844]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.400    counter_reg[844]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.514 r  counter_reg[848]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.514    counter_reg[848]_i_1_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.628 r  counter_reg[852]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.628    counter_reg[852]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.742 r  counter_reg[856]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.742    counter_reg[856]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.856 r  counter_reg[860]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.856    counter_reg[860]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.970 r  counter_reg[864]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.970    counter_reg[864]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.084 r  counter_reg[868]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.084    counter_reg[868]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.198 r  counter_reg[872]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.198    counter_reg[872]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.312 r  counter_reg[876]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.312    counter_reg[876]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.426 r  counter_reg[880]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.426    counter_reg[880]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.540 r  counter_reg[884]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.540    counter_reg[884]_i_1_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.654 r  counter_reg[888]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.654    counter_reg[888]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.768 r  counter_reg[892]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.768    counter_reg[892]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.882 r  counter_reg[896]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.882    counter_reg[896]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.996 r  counter_reg[900]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.996    counter_reg[900]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.110 r  counter_reg[904]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.110    counter_reg[904]_i_1_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.224 r  counter_reg[908]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.224    counter_reg[908]_i_1_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.338 r  counter_reg[912]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.338    counter_reg[912]_i_1_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.452 r  counter_reg[916]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.452    counter_reg[916]_i_1_n_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.566 r  counter_reg[920]_i_1/CO[3]
                         net (fo=1, routed)           0.009    36.575    counter_reg[920]_i_1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.689 r  counter_reg[924]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.689    counter_reg[924]_i_1_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.803 r  counter_reg[928]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.803    counter_reg[928]_i_1_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.917 r  counter_reg[932]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.917    counter_reg[932]_i_1_n_0
    SLICE_X0Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.031 r  counter_reg[936]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.031    counter_reg[936]_i_1_n_0
    SLICE_X0Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.145 r  counter_reg[940]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.145    counter_reg[940]_i_1_n_0
    SLICE_X0Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.259 r  counter_reg[944]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.259    counter_reg[944]_i_1_n_0
    SLICE_X0Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.373 r  counter_reg[948]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.373    counter_reg[948]_i_1_n_0
    SLICE_X0Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.487 r  counter_reg[952]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.487    counter_reg[952]_i_1_n_0
    SLICE_X0Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.601 r  counter_reg[956]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.601    counter_reg[956]_i_1_n_0
    SLICE_X0Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.715 r  counter_reg[960]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.715    counter_reg[960]_i_1_n_0
    SLICE_X0Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.829 r  counter_reg[964]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.829    counter_reg[964]_i_1_n_0
    SLICE_X0Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.943 r  counter_reg[968]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.943    counter_reg[968]_i_1_n_0
    SLICE_X0Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.057 r  counter_reg[972]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.057    counter_reg[972]_i_1_n_0
    SLICE_X0Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.171 r  counter_reg[976]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.171    counter_reg[976]_i_1_n_0
    SLICE_X0Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.285 r  counter_reg[980]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.285    counter_reg[980]_i_1_n_0
    SLICE_X0Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.399 r  counter_reg[984]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.399    counter_reg[984]_i_1_n_0
    SLICE_X0Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.513 r  counter_reg[988]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.513    counter_reg[988]_i_1_n_0
    SLICE_X0Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.627 r  counter_reg[992]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.627    counter_reg[992]_i_1_n_0
    SLICE_X0Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.741 r  counter_reg[996]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.741    counter_reg[996]_i_1_n_0
    SLICE_X0Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.855 r  counter_reg[1000]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.855    counter_reg[1000]_i_1_n_0
    SLICE_X0Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.969 r  counter_reg[1004]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.969    counter_reg[1004]_i_1_n_0
    SLICE_X0Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.083 r  counter_reg[1008]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.083    counter_reg[1008]_i_1_n_0
    SLICE_X0Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.197 r  counter_reg[1012]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.197    counter_reg[1012]_i_1_n_0
    SLICE_X0Y148         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    39.436 r  counter_reg[1016]_i_1/O[2]
                         net (fo=1, routed)           0.000    39.436    counter_reg[1016]_i_1_n_5
    SLICE_X0Y148         FDRE                                         r  counter_reg[1018]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1024, routed)        1.684    15.025    i_clk_IBUF_BUFG
    SLICE_X0Y148         FDRE                                         r  counter_reg[1018]/C
                         clock pessimism              0.180    15.205    
                         clock uncertainty           -0.035    15.170    
    SLICE_X0Y148         FDRE (Setup_fdre_C_D)        0.062    15.232    counter_reg[1018]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                         -39.436    
  -------------------------------------------------------------------
                         slack                                -24.205    

Slack (VIOLATED) :        -24.189ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1016]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        34.260ns  (logic 30.643ns (89.442%)  route 3.617ns (10.558%))
  Logic Levels:           256  (CARRY4=255 LUT1=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1024, routed)        1.639     5.160    i_clk_IBUF_BUFG
    SLICE_X3Y0           FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.456     5.616 f  counter_reg[0]/Q
                         net (fo=1, routed)           0.287     5.903    counter_reg_n_0_[0]
    SLICE_X1Y0           LUT1 (Prop_lut1_I0_O)        0.124     6.027 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.000     6.027    counter[0]_i_2_n_0
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.559 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.559    counter_reg[0]_i_1_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.673 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.673    counter_reg[4]_i_1_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.787 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.787    counter_reg[8]_i_1_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.901 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.901    counter_reg[12]_i_1_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.015 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.015    counter_reg[16]_i_1_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.129 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    counter_reg[20]_i_1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.243    counter_reg[24]_i_1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.357    counter_reg[28]_i_1_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.471 r  counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.471    counter_reg[32]_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.585 r  counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.585    counter_reg[36]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.699 r  counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.699    counter_reg[40]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.813 r  counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.813    counter_reg[44]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.927 r  counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.927    counter_reg[48]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.041 r  counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.041    counter_reg[52]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.155 r  counter_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.155    counter_reg[56]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.269 r  counter_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.269    counter_reg[60]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.383 r  counter_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.383    counter_reg[64]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.497 r  counter_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.497    counter_reg[68]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.611 r  counter_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.611    counter_reg[72]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.725 r  counter_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.725    counter_reg[76]_i_1_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.839 r  counter_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.839    counter_reg[80]_i_1_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.953 r  counter_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.953    counter_reg[84]_i_1_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.067 r  counter_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.067    counter_reg[88]_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.181 r  counter_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.181    counter_reg[92]_i_1_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  counter_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.304    counter_reg[96]_i_1_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.418 r  counter_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.418    counter_reg[100]_i_1_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.532 r  counter_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.532    counter_reg[104]_i_1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.646 r  counter_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.646    counter_reg[108]_i_1_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.760 r  counter_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.760    counter_reg[112]_i_1_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.874 r  counter_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.874    counter_reg[116]_i_1_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.988 r  counter_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.988    counter_reg[120]_i_1_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.102 r  counter_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.102    counter_reg[124]_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.216 r  counter_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.216    counter_reg[128]_i_1_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.330 r  counter_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.330    counter_reg[132]_i_1_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.444 r  counter_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.444    counter_reg[136]_i_1_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.558 r  counter_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.558    counter_reg[140]_i_1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.672 r  counter_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.672    counter_reg[144]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.786 r  counter_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.786    counter_reg[148]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.900 r  counter_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.900    counter_reg[152]_i_1_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.014 r  counter_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.014    counter_reg[156]_i_1_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.128 r  counter_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.128    counter_reg[160]_i_1_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.242 r  counter_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.242    counter_reg[164]_i_1_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.356 r  counter_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.356    counter_reg[168]_i_1_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.470 r  counter_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.470    counter_reg[172]_i_1_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.584 r  counter_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.584    counter_reg[176]_i_1_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.698 r  counter_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.698    counter_reg[180]_i_1_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.812 r  counter_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.812    counter_reg[184]_i_1_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.926 r  counter_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.926    counter_reg[188]_i_1_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.040 r  counter_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.040    counter_reg[192]_i_1_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.154 r  counter_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.155    counter_reg[196]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.269 r  counter_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.269    counter_reg[200]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.383 r  counter_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.383    counter_reg[204]_i_1_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.497 r  counter_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.497    counter_reg[208]_i_1_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.611 r  counter_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.611    counter_reg[212]_i_1_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.725 r  counter_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.725    counter_reg[216]_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.839 r  counter_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.839    counter_reg[220]_i_1_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.953 r  counter_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.953    counter_reg[224]_i_1_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.067 r  counter_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.067    counter_reg[228]_i_1_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.181 r  counter_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.181    counter_reg[232]_i_1_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.295 r  counter_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.295    counter_reg[236]_i_1_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.409 r  counter_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.409    counter_reg[240]_i_1_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.523 r  counter_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.523    counter_reg[244]_i_1_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.637 r  counter_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.637    counter_reg[248]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.751 r  counter_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.751    counter_reg[252]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.865 r  counter_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.865    counter_reg[256]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.979 r  counter_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.979    counter_reg[260]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.093 r  counter_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.093    counter_reg[264]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.207 r  counter_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.207    counter_reg[268]_i_1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.321 r  counter_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.321    counter_reg[272]_i_1_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.435 r  counter_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.435    counter_reg[276]_i_1_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.549 r  counter_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.549    counter_reg[280]_i_1_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.663 r  counter_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.663    counter_reg[284]_i_1_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.777 r  counter_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.777    counter_reg[288]_i_1_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.891 r  counter_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.891    counter_reg[292]_i_1_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.005 r  counter_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.014    counter_reg[296]_i_1_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.128 r  counter_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.128    counter_reg[300]_i_1_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.242 r  counter_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.242    counter_reg[304]_i_1_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.356 r  counter_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.356    counter_reg[308]_i_1_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.470 r  counter_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.470    counter_reg[312]_i_1_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.584 r  counter_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.584    counter_reg[316]_i_1_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.698 r  counter_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.698    counter_reg[320]_i_1_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.812 r  counter_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.812    counter_reg[324]_i_1_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.926 r  counter_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.926    counter_reg[328]_i_1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.040 r  counter_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.040    counter_reg[332]_i_1_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.154 r  counter_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.154    counter_reg[336]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.268 r  counter_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.268    counter_reg[340]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.382 r  counter_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.382    counter_reg[344]_i_1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.496 r  counter_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.496    counter_reg[348]_i_1_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.610 r  counter_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.610    counter_reg[352]_i_1_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.724 r  counter_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.724    counter_reg[356]_i_1_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.838 r  counter_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.838    counter_reg[360]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.952 r  counter_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.952    counter_reg[364]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.066 r  counter_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.066    counter_reg[368]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.180 r  counter_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.180    counter_reg[372]_i_1_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.294 r  counter_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.294    counter_reg[376]_i_1_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.408 r  counter_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.408    counter_reg[380]_i_1_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.522 r  counter_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.522    counter_reg[384]_i_1_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.636 r  counter_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.636    counter_reg[388]_i_1_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.750 r  counter_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.750    counter_reg[392]_i_1_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.864 r  counter_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.001    17.865    counter_reg[396]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.979 r  counter_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.979    counter_reg[400]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.093 r  counter_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.093    counter_reg[404]_i_1_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.207 r  counter_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.207    counter_reg[408]_i_1_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.321 r  counter_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.321    counter_reg[412]_i_1_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.435 r  counter_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.435    counter_reg[416]_i_1_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.549 r  counter_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.549    counter_reg[420]_i_1_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.663 r  counter_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.663    counter_reg[424]_i_1_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.777 r  counter_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.777    counter_reg[428]_i_1_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.891 r  counter_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.891    counter_reg[432]_i_1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.005 r  counter_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.005    counter_reg[436]_i_1_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.119 r  counter_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.119    counter_reg[440]_i_1_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  counter_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.233    counter_reg[444]_i_1_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.347 r  counter_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.347    counter_reg[448]_i_1_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.461 r  counter_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.461    counter_reg[452]_i_1_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.575 r  counter_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.575    counter_reg[456]_i_1_n_0
    SLICE_X1Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.689 r  counter_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.689    counter_reg[460]_i_1_n_0
    SLICE_X1Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.803 r  counter_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.803    counter_reg[464]_i_1_n_0
    SLICE_X1Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.917 r  counter_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.917    counter_reg[468]_i_1_n_0
    SLICE_X1Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.031 r  counter_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.031    counter_reg[472]_i_1_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.145 r  counter_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.145    counter_reg[476]_i_1_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.259 r  counter_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.259    counter_reg[480]_i_1_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.373 r  counter_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.373    counter_reg[484]_i_1_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.487 r  counter_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.487    counter_reg[488]_i_1_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.601 r  counter_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.601    counter_reg[492]_i_1_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.715 r  counter_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.009    20.724    counter_reg[496]_i_1_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.838 r  counter_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.838    counter_reg[500]_i_1_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.952 r  counter_reg[504]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.952    counter_reg[504]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.066 r  counter_reg[508]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.066    counter_reg[508]_i_1_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.180 r  counter_reg[512]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.180    counter_reg[512]_i_1_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.294 r  counter_reg[516]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.294    counter_reg[516]_i_1_n_0
    SLICE_X1Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.408 r  counter_reg[520]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.408    counter_reg[520]_i_1_n_0
    SLICE_X1Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.522 r  counter_reg[524]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.522    counter_reg[524]_i_1_n_0
    SLICE_X1Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.636 r  counter_reg[528]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.636    counter_reg[528]_i_1_n_0
    SLICE_X1Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.750 r  counter_reg[532]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.750    counter_reg[532]_i_1_n_0
    SLICE_X1Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.864 r  counter_reg[536]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.864    counter_reg[536]_i_1_n_0
    SLICE_X1Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.978 r  counter_reg[540]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.978    counter_reg[540]_i_1_n_0
    SLICE_X1Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.092 r  counter_reg[544]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.092    counter_reg[544]_i_1_n_0
    SLICE_X1Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.206 r  counter_reg[548]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.206    counter_reg[548]_i_1_n_0
    SLICE_X1Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.320 r  counter_reg[552]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.320    counter_reg[552]_i_1_n_0
    SLICE_X1Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.434 r  counter_reg[556]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.434    counter_reg[556]_i_1_n_0
    SLICE_X1Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.548 r  counter_reg[560]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.548    counter_reg[560]_i_1_n_0
    SLICE_X1Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.662 r  counter_reg[564]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.662    counter_reg[564]_i_1_n_0
    SLICE_X1Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.776 r  counter_reg[568]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.776    counter_reg[568]_i_1_n_0
    SLICE_X1Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.890 r  counter_reg[572]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.890    counter_reg[572]_i_1_n_0
    SLICE_X1Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.004 r  counter_reg[576]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.004    counter_reg[576]_i_1_n_0
    SLICE_X1Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.118 r  counter_reg[580]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.118    counter_reg[580]_i_1_n_0
    SLICE_X1Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.232 r  counter_reg[584]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.232    counter_reg[584]_i_1_n_0
    SLICE_X1Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.346 r  counter_reg[588]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.346    counter_reg[588]_i_1_n_0
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.460 r  counter_reg[592]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.460    counter_reg[592]_i_1_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.574 r  counter_reg[596]_i_1/CO[3]
                         net (fo=1, routed)           3.282    26.856    counter_reg[596]_i_1_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.436 r  counter_reg[600]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.436    counter_reg[600]_i_1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.550 r  counter_reg[604]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.550    counter_reg[604]_i_1_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.664 r  counter_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.664    counter_reg[608]_i_1_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.778 r  counter_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.778    counter_reg[612]_i_1_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.892 r  counter_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.892    counter_reg[616]_i_1_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.006 r  counter_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.001    28.007    counter_reg[620]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.121 r  counter_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.121    counter_reg[624]_i_1_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.235 r  counter_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.235    counter_reg[628]_i_1_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.349 r  counter_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.349    counter_reg[632]_i_1_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.463 r  counter_reg[636]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.463    counter_reg[636]_i_1_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.577 r  counter_reg[640]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.577    counter_reg[640]_i_1_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.691 r  counter_reg[644]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.691    counter_reg[644]_i_1_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.805 r  counter_reg[648]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.805    counter_reg[648]_i_1_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.919 r  counter_reg[652]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.919    counter_reg[652]_i_1_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.033 r  counter_reg[656]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.033    counter_reg[656]_i_1_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.147 r  counter_reg[660]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.147    counter_reg[660]_i_1_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.261 r  counter_reg[664]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.261    counter_reg[664]_i_1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.375 r  counter_reg[668]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.375    counter_reg[668]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.489 r  counter_reg[672]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.489    counter_reg[672]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.603 r  counter_reg[676]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.603    counter_reg[676]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.717 r  counter_reg[680]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.717    counter_reg[680]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.831 r  counter_reg[684]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.831    counter_reg[684]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.945 r  counter_reg[688]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.945    counter_reg[688]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.059 r  counter_reg[692]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.059    counter_reg[692]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.173 r  counter_reg[696]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.173    counter_reg[696]_i_1_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.287 r  counter_reg[700]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.287    counter_reg[700]_i_1_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.401 r  counter_reg[704]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.401    counter_reg[704]_i_1_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.515 r  counter_reg[708]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.515    counter_reg[708]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.629 r  counter_reg[712]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.629    counter_reg[712]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.743 r  counter_reg[716]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.743    counter_reg[716]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.857 r  counter_reg[720]_i_1/CO[3]
                         net (fo=1, routed)           0.009    30.866    counter_reg[720]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.980 r  counter_reg[724]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.980    counter_reg[724]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.094 r  counter_reg[728]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.094    counter_reg[728]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.208 r  counter_reg[732]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.208    counter_reg[732]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.322 r  counter_reg[736]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.322    counter_reg[736]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.436 r  counter_reg[740]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.436    counter_reg[740]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.550 r  counter_reg[744]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.550    counter_reg[744]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.664 r  counter_reg[748]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.664    counter_reg[748]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.778 r  counter_reg[752]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.778    counter_reg[752]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.892 r  counter_reg[756]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.892    counter_reg[756]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.006 r  counter_reg[760]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.006    counter_reg[760]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.120 r  counter_reg[764]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.120    counter_reg[764]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.234 r  counter_reg[768]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.234    counter_reg[768]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.348 r  counter_reg[772]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.348    counter_reg[772]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.462 r  counter_reg[776]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.462    counter_reg[776]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.576 r  counter_reg[780]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.576    counter_reg[780]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.690 r  counter_reg[784]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.690    counter_reg[784]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.804 r  counter_reg[788]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.804    counter_reg[788]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.918 r  counter_reg[792]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.918    counter_reg[792]_i_1_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.032 r  counter_reg[796]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.032    counter_reg[796]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.146 r  counter_reg[800]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.146    counter_reg[800]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.260 r  counter_reg[804]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.260    counter_reg[804]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.374 r  counter_reg[808]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.374    counter_reg[808]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.488 r  counter_reg[812]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.488    counter_reg[812]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.602 r  counter_reg[816]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.602    counter_reg[816]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.716 r  counter_reg[820]_i_1/CO[3]
                         net (fo=1, routed)           0.001    33.716    counter_reg[820]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.830 r  counter_reg[824]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.830    counter_reg[824]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.944 r  counter_reg[828]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.944    counter_reg[828]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.058 r  counter_reg[832]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.058    counter_reg[832]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.172 r  counter_reg[836]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.172    counter_reg[836]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.286 r  counter_reg[840]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.286    counter_reg[840]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.400 r  counter_reg[844]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.400    counter_reg[844]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.514 r  counter_reg[848]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.514    counter_reg[848]_i_1_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.628 r  counter_reg[852]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.628    counter_reg[852]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.742 r  counter_reg[856]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.742    counter_reg[856]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.856 r  counter_reg[860]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.856    counter_reg[860]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.970 r  counter_reg[864]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.970    counter_reg[864]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.084 r  counter_reg[868]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.084    counter_reg[868]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.198 r  counter_reg[872]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.198    counter_reg[872]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.312 r  counter_reg[876]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.312    counter_reg[876]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.426 r  counter_reg[880]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.426    counter_reg[880]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.540 r  counter_reg[884]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.540    counter_reg[884]_i_1_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.654 r  counter_reg[888]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.654    counter_reg[888]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.768 r  counter_reg[892]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.768    counter_reg[892]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.882 r  counter_reg[896]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.882    counter_reg[896]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.996 r  counter_reg[900]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.996    counter_reg[900]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.110 r  counter_reg[904]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.110    counter_reg[904]_i_1_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.224 r  counter_reg[908]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.224    counter_reg[908]_i_1_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.338 r  counter_reg[912]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.338    counter_reg[912]_i_1_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.452 r  counter_reg[916]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.452    counter_reg[916]_i_1_n_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.566 r  counter_reg[920]_i_1/CO[3]
                         net (fo=1, routed)           0.009    36.575    counter_reg[920]_i_1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.689 r  counter_reg[924]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.689    counter_reg[924]_i_1_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.803 r  counter_reg[928]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.803    counter_reg[928]_i_1_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.917 r  counter_reg[932]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.917    counter_reg[932]_i_1_n_0
    SLICE_X0Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.031 r  counter_reg[936]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.031    counter_reg[936]_i_1_n_0
    SLICE_X0Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.145 r  counter_reg[940]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.145    counter_reg[940]_i_1_n_0
    SLICE_X0Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.259 r  counter_reg[944]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.259    counter_reg[944]_i_1_n_0
    SLICE_X0Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.373 r  counter_reg[948]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.373    counter_reg[948]_i_1_n_0
    SLICE_X0Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.487 r  counter_reg[952]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.487    counter_reg[952]_i_1_n_0
    SLICE_X0Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.601 r  counter_reg[956]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.601    counter_reg[956]_i_1_n_0
    SLICE_X0Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.715 r  counter_reg[960]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.715    counter_reg[960]_i_1_n_0
    SLICE_X0Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.829 r  counter_reg[964]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.829    counter_reg[964]_i_1_n_0
    SLICE_X0Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.943 r  counter_reg[968]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.943    counter_reg[968]_i_1_n_0
    SLICE_X0Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.057 r  counter_reg[972]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.057    counter_reg[972]_i_1_n_0
    SLICE_X0Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.171 r  counter_reg[976]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.171    counter_reg[976]_i_1_n_0
    SLICE_X0Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.285 r  counter_reg[980]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.285    counter_reg[980]_i_1_n_0
    SLICE_X0Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.399 r  counter_reg[984]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.399    counter_reg[984]_i_1_n_0
    SLICE_X0Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.513 r  counter_reg[988]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.513    counter_reg[988]_i_1_n_0
    SLICE_X0Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.627 r  counter_reg[992]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.627    counter_reg[992]_i_1_n_0
    SLICE_X0Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.741 r  counter_reg[996]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.741    counter_reg[996]_i_1_n_0
    SLICE_X0Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.855 r  counter_reg[1000]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.855    counter_reg[1000]_i_1_n_0
    SLICE_X0Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.969 r  counter_reg[1004]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.969    counter_reg[1004]_i_1_n_0
    SLICE_X0Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.083 r  counter_reg[1008]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.083    counter_reg[1008]_i_1_n_0
    SLICE_X0Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.197 r  counter_reg[1012]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.197    counter_reg[1012]_i_1_n_0
    SLICE_X0Y148         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    39.420 r  counter_reg[1016]_i_1/O[0]
                         net (fo=1, routed)           0.000    39.420    counter_reg[1016]_i_1_n_7
    SLICE_X0Y148         FDRE                                         r  counter_reg[1016]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1024, routed)        1.684    15.025    i_clk_IBUF_BUFG
    SLICE_X0Y148         FDRE                                         r  counter_reg[1016]/C
                         clock pessimism              0.180    15.205    
                         clock uncertainty           -0.035    15.170    
    SLICE_X0Y148         FDRE (Setup_fdre_C_D)        0.062    15.232    counter_reg[1016]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                         -39.420    
  -------------------------------------------------------------------
                         slack                                -24.189    

Slack (VIOLATED) :        -24.186ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1013]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        34.257ns  (logic 30.640ns (89.441%)  route 3.617ns (10.559%))
  Logic Levels:           255  (CARRY4=254 LUT1=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1024, routed)        1.639     5.160    i_clk_IBUF_BUFG
    SLICE_X3Y0           FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.456     5.616 f  counter_reg[0]/Q
                         net (fo=1, routed)           0.287     5.903    counter_reg_n_0_[0]
    SLICE_X1Y0           LUT1 (Prop_lut1_I0_O)        0.124     6.027 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.000     6.027    counter[0]_i_2_n_0
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.559 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.559    counter_reg[0]_i_1_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.673 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.673    counter_reg[4]_i_1_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.787 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.787    counter_reg[8]_i_1_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.901 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.901    counter_reg[12]_i_1_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.015 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.015    counter_reg[16]_i_1_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.129 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    counter_reg[20]_i_1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.243    counter_reg[24]_i_1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.357    counter_reg[28]_i_1_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.471 r  counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.471    counter_reg[32]_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.585 r  counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.585    counter_reg[36]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.699 r  counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.699    counter_reg[40]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.813 r  counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.813    counter_reg[44]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.927 r  counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.927    counter_reg[48]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.041 r  counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.041    counter_reg[52]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.155 r  counter_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.155    counter_reg[56]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.269 r  counter_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.269    counter_reg[60]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.383 r  counter_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.383    counter_reg[64]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.497 r  counter_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.497    counter_reg[68]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.611 r  counter_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.611    counter_reg[72]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.725 r  counter_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.725    counter_reg[76]_i_1_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.839 r  counter_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.839    counter_reg[80]_i_1_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.953 r  counter_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.953    counter_reg[84]_i_1_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.067 r  counter_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.067    counter_reg[88]_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.181 r  counter_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.181    counter_reg[92]_i_1_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  counter_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.304    counter_reg[96]_i_1_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.418 r  counter_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.418    counter_reg[100]_i_1_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.532 r  counter_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.532    counter_reg[104]_i_1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.646 r  counter_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.646    counter_reg[108]_i_1_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.760 r  counter_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.760    counter_reg[112]_i_1_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.874 r  counter_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.874    counter_reg[116]_i_1_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.988 r  counter_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.988    counter_reg[120]_i_1_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.102 r  counter_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.102    counter_reg[124]_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.216 r  counter_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.216    counter_reg[128]_i_1_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.330 r  counter_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.330    counter_reg[132]_i_1_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.444 r  counter_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.444    counter_reg[136]_i_1_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.558 r  counter_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.558    counter_reg[140]_i_1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.672 r  counter_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.672    counter_reg[144]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.786 r  counter_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.786    counter_reg[148]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.900 r  counter_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.900    counter_reg[152]_i_1_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.014 r  counter_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.014    counter_reg[156]_i_1_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.128 r  counter_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.128    counter_reg[160]_i_1_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.242 r  counter_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.242    counter_reg[164]_i_1_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.356 r  counter_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.356    counter_reg[168]_i_1_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.470 r  counter_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.470    counter_reg[172]_i_1_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.584 r  counter_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.584    counter_reg[176]_i_1_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.698 r  counter_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.698    counter_reg[180]_i_1_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.812 r  counter_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.812    counter_reg[184]_i_1_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.926 r  counter_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.926    counter_reg[188]_i_1_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.040 r  counter_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.040    counter_reg[192]_i_1_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.154 r  counter_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.155    counter_reg[196]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.269 r  counter_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.269    counter_reg[200]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.383 r  counter_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.383    counter_reg[204]_i_1_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.497 r  counter_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.497    counter_reg[208]_i_1_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.611 r  counter_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.611    counter_reg[212]_i_1_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.725 r  counter_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.725    counter_reg[216]_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.839 r  counter_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.839    counter_reg[220]_i_1_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.953 r  counter_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.953    counter_reg[224]_i_1_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.067 r  counter_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.067    counter_reg[228]_i_1_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.181 r  counter_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.181    counter_reg[232]_i_1_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.295 r  counter_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.295    counter_reg[236]_i_1_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.409 r  counter_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.409    counter_reg[240]_i_1_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.523 r  counter_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.523    counter_reg[244]_i_1_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.637 r  counter_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.637    counter_reg[248]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.751 r  counter_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.751    counter_reg[252]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.865 r  counter_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.865    counter_reg[256]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.979 r  counter_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.979    counter_reg[260]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.093 r  counter_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.093    counter_reg[264]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.207 r  counter_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.207    counter_reg[268]_i_1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.321 r  counter_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.321    counter_reg[272]_i_1_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.435 r  counter_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.435    counter_reg[276]_i_1_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.549 r  counter_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.549    counter_reg[280]_i_1_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.663 r  counter_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.663    counter_reg[284]_i_1_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.777 r  counter_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.777    counter_reg[288]_i_1_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.891 r  counter_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.891    counter_reg[292]_i_1_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.005 r  counter_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.014    counter_reg[296]_i_1_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.128 r  counter_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.128    counter_reg[300]_i_1_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.242 r  counter_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.242    counter_reg[304]_i_1_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.356 r  counter_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.356    counter_reg[308]_i_1_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.470 r  counter_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.470    counter_reg[312]_i_1_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.584 r  counter_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.584    counter_reg[316]_i_1_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.698 r  counter_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.698    counter_reg[320]_i_1_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.812 r  counter_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.812    counter_reg[324]_i_1_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.926 r  counter_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.926    counter_reg[328]_i_1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.040 r  counter_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.040    counter_reg[332]_i_1_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.154 r  counter_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.154    counter_reg[336]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.268 r  counter_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.268    counter_reg[340]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.382 r  counter_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.382    counter_reg[344]_i_1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.496 r  counter_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.496    counter_reg[348]_i_1_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.610 r  counter_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.610    counter_reg[352]_i_1_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.724 r  counter_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.724    counter_reg[356]_i_1_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.838 r  counter_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.838    counter_reg[360]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.952 r  counter_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.952    counter_reg[364]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.066 r  counter_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.066    counter_reg[368]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.180 r  counter_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.180    counter_reg[372]_i_1_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.294 r  counter_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.294    counter_reg[376]_i_1_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.408 r  counter_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.408    counter_reg[380]_i_1_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.522 r  counter_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.522    counter_reg[384]_i_1_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.636 r  counter_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.636    counter_reg[388]_i_1_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.750 r  counter_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.750    counter_reg[392]_i_1_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.864 r  counter_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.001    17.865    counter_reg[396]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.979 r  counter_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.979    counter_reg[400]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.093 r  counter_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.093    counter_reg[404]_i_1_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.207 r  counter_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.207    counter_reg[408]_i_1_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.321 r  counter_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.321    counter_reg[412]_i_1_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.435 r  counter_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.435    counter_reg[416]_i_1_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.549 r  counter_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.549    counter_reg[420]_i_1_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.663 r  counter_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.663    counter_reg[424]_i_1_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.777 r  counter_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.777    counter_reg[428]_i_1_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.891 r  counter_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.891    counter_reg[432]_i_1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.005 r  counter_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.005    counter_reg[436]_i_1_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.119 r  counter_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.119    counter_reg[440]_i_1_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  counter_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.233    counter_reg[444]_i_1_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.347 r  counter_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.347    counter_reg[448]_i_1_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.461 r  counter_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.461    counter_reg[452]_i_1_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.575 r  counter_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.575    counter_reg[456]_i_1_n_0
    SLICE_X1Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.689 r  counter_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.689    counter_reg[460]_i_1_n_0
    SLICE_X1Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.803 r  counter_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.803    counter_reg[464]_i_1_n_0
    SLICE_X1Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.917 r  counter_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.917    counter_reg[468]_i_1_n_0
    SLICE_X1Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.031 r  counter_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.031    counter_reg[472]_i_1_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.145 r  counter_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.145    counter_reg[476]_i_1_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.259 r  counter_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.259    counter_reg[480]_i_1_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.373 r  counter_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.373    counter_reg[484]_i_1_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.487 r  counter_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.487    counter_reg[488]_i_1_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.601 r  counter_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.601    counter_reg[492]_i_1_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.715 r  counter_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.009    20.724    counter_reg[496]_i_1_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.838 r  counter_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.838    counter_reg[500]_i_1_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.952 r  counter_reg[504]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.952    counter_reg[504]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.066 r  counter_reg[508]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.066    counter_reg[508]_i_1_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.180 r  counter_reg[512]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.180    counter_reg[512]_i_1_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.294 r  counter_reg[516]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.294    counter_reg[516]_i_1_n_0
    SLICE_X1Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.408 r  counter_reg[520]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.408    counter_reg[520]_i_1_n_0
    SLICE_X1Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.522 r  counter_reg[524]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.522    counter_reg[524]_i_1_n_0
    SLICE_X1Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.636 r  counter_reg[528]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.636    counter_reg[528]_i_1_n_0
    SLICE_X1Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.750 r  counter_reg[532]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.750    counter_reg[532]_i_1_n_0
    SLICE_X1Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.864 r  counter_reg[536]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.864    counter_reg[536]_i_1_n_0
    SLICE_X1Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.978 r  counter_reg[540]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.978    counter_reg[540]_i_1_n_0
    SLICE_X1Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.092 r  counter_reg[544]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.092    counter_reg[544]_i_1_n_0
    SLICE_X1Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.206 r  counter_reg[548]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.206    counter_reg[548]_i_1_n_0
    SLICE_X1Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.320 r  counter_reg[552]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.320    counter_reg[552]_i_1_n_0
    SLICE_X1Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.434 r  counter_reg[556]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.434    counter_reg[556]_i_1_n_0
    SLICE_X1Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.548 r  counter_reg[560]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.548    counter_reg[560]_i_1_n_0
    SLICE_X1Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.662 r  counter_reg[564]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.662    counter_reg[564]_i_1_n_0
    SLICE_X1Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.776 r  counter_reg[568]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.776    counter_reg[568]_i_1_n_0
    SLICE_X1Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.890 r  counter_reg[572]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.890    counter_reg[572]_i_1_n_0
    SLICE_X1Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.004 r  counter_reg[576]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.004    counter_reg[576]_i_1_n_0
    SLICE_X1Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.118 r  counter_reg[580]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.118    counter_reg[580]_i_1_n_0
    SLICE_X1Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.232 r  counter_reg[584]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.232    counter_reg[584]_i_1_n_0
    SLICE_X1Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.346 r  counter_reg[588]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.346    counter_reg[588]_i_1_n_0
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.460 r  counter_reg[592]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.460    counter_reg[592]_i_1_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.574 r  counter_reg[596]_i_1/CO[3]
                         net (fo=1, routed)           3.282    26.856    counter_reg[596]_i_1_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.436 r  counter_reg[600]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.436    counter_reg[600]_i_1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.550 r  counter_reg[604]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.550    counter_reg[604]_i_1_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.664 r  counter_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.664    counter_reg[608]_i_1_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.778 r  counter_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.778    counter_reg[612]_i_1_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.892 r  counter_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.892    counter_reg[616]_i_1_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.006 r  counter_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.001    28.007    counter_reg[620]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.121 r  counter_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.121    counter_reg[624]_i_1_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.235 r  counter_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.235    counter_reg[628]_i_1_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.349 r  counter_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.349    counter_reg[632]_i_1_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.463 r  counter_reg[636]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.463    counter_reg[636]_i_1_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.577 r  counter_reg[640]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.577    counter_reg[640]_i_1_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.691 r  counter_reg[644]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.691    counter_reg[644]_i_1_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.805 r  counter_reg[648]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.805    counter_reg[648]_i_1_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.919 r  counter_reg[652]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.919    counter_reg[652]_i_1_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.033 r  counter_reg[656]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.033    counter_reg[656]_i_1_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.147 r  counter_reg[660]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.147    counter_reg[660]_i_1_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.261 r  counter_reg[664]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.261    counter_reg[664]_i_1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.375 r  counter_reg[668]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.375    counter_reg[668]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.489 r  counter_reg[672]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.489    counter_reg[672]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.603 r  counter_reg[676]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.603    counter_reg[676]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.717 r  counter_reg[680]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.717    counter_reg[680]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.831 r  counter_reg[684]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.831    counter_reg[684]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.945 r  counter_reg[688]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.945    counter_reg[688]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.059 r  counter_reg[692]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.059    counter_reg[692]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.173 r  counter_reg[696]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.173    counter_reg[696]_i_1_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.287 r  counter_reg[700]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.287    counter_reg[700]_i_1_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.401 r  counter_reg[704]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.401    counter_reg[704]_i_1_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.515 r  counter_reg[708]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.515    counter_reg[708]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.629 r  counter_reg[712]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.629    counter_reg[712]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.743 r  counter_reg[716]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.743    counter_reg[716]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.857 r  counter_reg[720]_i_1/CO[3]
                         net (fo=1, routed)           0.009    30.866    counter_reg[720]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.980 r  counter_reg[724]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.980    counter_reg[724]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.094 r  counter_reg[728]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.094    counter_reg[728]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.208 r  counter_reg[732]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.208    counter_reg[732]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.322 r  counter_reg[736]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.322    counter_reg[736]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.436 r  counter_reg[740]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.436    counter_reg[740]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.550 r  counter_reg[744]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.550    counter_reg[744]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.664 r  counter_reg[748]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.664    counter_reg[748]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.778 r  counter_reg[752]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.778    counter_reg[752]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.892 r  counter_reg[756]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.892    counter_reg[756]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.006 r  counter_reg[760]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.006    counter_reg[760]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.120 r  counter_reg[764]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.120    counter_reg[764]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.234 r  counter_reg[768]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.234    counter_reg[768]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.348 r  counter_reg[772]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.348    counter_reg[772]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.462 r  counter_reg[776]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.462    counter_reg[776]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.576 r  counter_reg[780]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.576    counter_reg[780]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.690 r  counter_reg[784]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.690    counter_reg[784]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.804 r  counter_reg[788]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.804    counter_reg[788]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.918 r  counter_reg[792]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.918    counter_reg[792]_i_1_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.032 r  counter_reg[796]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.032    counter_reg[796]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.146 r  counter_reg[800]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.146    counter_reg[800]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.260 r  counter_reg[804]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.260    counter_reg[804]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.374 r  counter_reg[808]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.374    counter_reg[808]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.488 r  counter_reg[812]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.488    counter_reg[812]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.602 r  counter_reg[816]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.602    counter_reg[816]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.716 r  counter_reg[820]_i_1/CO[3]
                         net (fo=1, routed)           0.001    33.716    counter_reg[820]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.830 r  counter_reg[824]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.830    counter_reg[824]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.944 r  counter_reg[828]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.944    counter_reg[828]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.058 r  counter_reg[832]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.058    counter_reg[832]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.172 r  counter_reg[836]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.172    counter_reg[836]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.286 r  counter_reg[840]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.286    counter_reg[840]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.400 r  counter_reg[844]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.400    counter_reg[844]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.514 r  counter_reg[848]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.514    counter_reg[848]_i_1_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.628 r  counter_reg[852]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.628    counter_reg[852]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.742 r  counter_reg[856]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.742    counter_reg[856]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.856 r  counter_reg[860]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.856    counter_reg[860]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.970 r  counter_reg[864]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.970    counter_reg[864]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.084 r  counter_reg[868]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.084    counter_reg[868]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.198 r  counter_reg[872]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.198    counter_reg[872]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.312 r  counter_reg[876]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.312    counter_reg[876]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.426 r  counter_reg[880]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.426    counter_reg[880]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.540 r  counter_reg[884]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.540    counter_reg[884]_i_1_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.654 r  counter_reg[888]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.654    counter_reg[888]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.768 r  counter_reg[892]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.768    counter_reg[892]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.882 r  counter_reg[896]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.882    counter_reg[896]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.996 r  counter_reg[900]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.996    counter_reg[900]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.110 r  counter_reg[904]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.110    counter_reg[904]_i_1_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.224 r  counter_reg[908]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.224    counter_reg[908]_i_1_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.338 r  counter_reg[912]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.338    counter_reg[912]_i_1_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.452 r  counter_reg[916]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.452    counter_reg[916]_i_1_n_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.566 r  counter_reg[920]_i_1/CO[3]
                         net (fo=1, routed)           0.009    36.575    counter_reg[920]_i_1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.689 r  counter_reg[924]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.689    counter_reg[924]_i_1_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.803 r  counter_reg[928]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.803    counter_reg[928]_i_1_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.917 r  counter_reg[932]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.917    counter_reg[932]_i_1_n_0
    SLICE_X0Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.031 r  counter_reg[936]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.031    counter_reg[936]_i_1_n_0
    SLICE_X0Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.145 r  counter_reg[940]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.145    counter_reg[940]_i_1_n_0
    SLICE_X0Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.259 r  counter_reg[944]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.259    counter_reg[944]_i_1_n_0
    SLICE_X0Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.373 r  counter_reg[948]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.373    counter_reg[948]_i_1_n_0
    SLICE_X0Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.487 r  counter_reg[952]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.487    counter_reg[952]_i_1_n_0
    SLICE_X0Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.601 r  counter_reg[956]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.601    counter_reg[956]_i_1_n_0
    SLICE_X0Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.715 r  counter_reg[960]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.715    counter_reg[960]_i_1_n_0
    SLICE_X0Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.829 r  counter_reg[964]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.829    counter_reg[964]_i_1_n_0
    SLICE_X0Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.943 r  counter_reg[968]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.943    counter_reg[968]_i_1_n_0
    SLICE_X0Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.057 r  counter_reg[972]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.057    counter_reg[972]_i_1_n_0
    SLICE_X0Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.171 r  counter_reg[976]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.171    counter_reg[976]_i_1_n_0
    SLICE_X0Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.285 r  counter_reg[980]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.285    counter_reg[980]_i_1_n_0
    SLICE_X0Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.399 r  counter_reg[984]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.399    counter_reg[984]_i_1_n_0
    SLICE_X0Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.513 r  counter_reg[988]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.513    counter_reg[988]_i_1_n_0
    SLICE_X0Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.627 r  counter_reg[992]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.627    counter_reg[992]_i_1_n_0
    SLICE_X0Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.741 r  counter_reg[996]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.741    counter_reg[996]_i_1_n_0
    SLICE_X0Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.855 r  counter_reg[1000]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.855    counter_reg[1000]_i_1_n_0
    SLICE_X0Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.969 r  counter_reg[1004]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.969    counter_reg[1004]_i_1_n_0
    SLICE_X0Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.083 r  counter_reg[1008]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.083    counter_reg[1008]_i_1_n_0
    SLICE_X0Y147         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.417 r  counter_reg[1012]_i_1/O[1]
                         net (fo=1, routed)           0.000    39.417    counter_reg[1012]_i_1_n_6
    SLICE_X0Y147         FDRE                                         r  counter_reg[1013]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1024, routed)        1.684    15.025    i_clk_IBUF_BUFG
    SLICE_X0Y147         FDRE                                         r  counter_reg[1013]/C
                         clock pessimism              0.180    15.205    
                         clock uncertainty           -0.035    15.170    
    SLICE_X0Y147         FDRE (Setup_fdre_C_D)        0.062    15.232    counter_reg[1013]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                         -39.417    
  -------------------------------------------------------------------
                         slack                                -24.186    

Slack (VIOLATED) :        -24.165ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1015]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        34.236ns  (logic 30.619ns (89.435%)  route 3.617ns (10.565%))
  Logic Levels:           255  (CARRY4=254 LUT1=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1024, routed)        1.639     5.160    i_clk_IBUF_BUFG
    SLICE_X3Y0           FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.456     5.616 f  counter_reg[0]/Q
                         net (fo=1, routed)           0.287     5.903    counter_reg_n_0_[0]
    SLICE_X1Y0           LUT1 (Prop_lut1_I0_O)        0.124     6.027 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.000     6.027    counter[0]_i_2_n_0
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.559 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.559    counter_reg[0]_i_1_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.673 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.673    counter_reg[4]_i_1_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.787 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.787    counter_reg[8]_i_1_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.901 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.901    counter_reg[12]_i_1_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.015 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.015    counter_reg[16]_i_1_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.129 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    counter_reg[20]_i_1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.243    counter_reg[24]_i_1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.357    counter_reg[28]_i_1_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.471 r  counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.471    counter_reg[32]_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.585 r  counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.585    counter_reg[36]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.699 r  counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.699    counter_reg[40]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.813 r  counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.813    counter_reg[44]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.927 r  counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.927    counter_reg[48]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.041 r  counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.041    counter_reg[52]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.155 r  counter_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.155    counter_reg[56]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.269 r  counter_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.269    counter_reg[60]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.383 r  counter_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.383    counter_reg[64]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.497 r  counter_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.497    counter_reg[68]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.611 r  counter_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.611    counter_reg[72]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.725 r  counter_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.725    counter_reg[76]_i_1_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.839 r  counter_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.839    counter_reg[80]_i_1_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.953 r  counter_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.953    counter_reg[84]_i_1_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.067 r  counter_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.067    counter_reg[88]_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.181 r  counter_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.181    counter_reg[92]_i_1_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  counter_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.304    counter_reg[96]_i_1_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.418 r  counter_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.418    counter_reg[100]_i_1_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.532 r  counter_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.532    counter_reg[104]_i_1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.646 r  counter_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.646    counter_reg[108]_i_1_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.760 r  counter_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.760    counter_reg[112]_i_1_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.874 r  counter_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.874    counter_reg[116]_i_1_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.988 r  counter_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.988    counter_reg[120]_i_1_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.102 r  counter_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.102    counter_reg[124]_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.216 r  counter_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.216    counter_reg[128]_i_1_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.330 r  counter_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.330    counter_reg[132]_i_1_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.444 r  counter_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.444    counter_reg[136]_i_1_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.558 r  counter_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.558    counter_reg[140]_i_1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.672 r  counter_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.672    counter_reg[144]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.786 r  counter_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.786    counter_reg[148]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.900 r  counter_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.900    counter_reg[152]_i_1_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.014 r  counter_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.014    counter_reg[156]_i_1_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.128 r  counter_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.128    counter_reg[160]_i_1_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.242 r  counter_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.242    counter_reg[164]_i_1_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.356 r  counter_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.356    counter_reg[168]_i_1_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.470 r  counter_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.470    counter_reg[172]_i_1_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.584 r  counter_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.584    counter_reg[176]_i_1_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.698 r  counter_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.698    counter_reg[180]_i_1_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.812 r  counter_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.812    counter_reg[184]_i_1_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.926 r  counter_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.926    counter_reg[188]_i_1_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.040 r  counter_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.040    counter_reg[192]_i_1_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.154 r  counter_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.155    counter_reg[196]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.269 r  counter_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.269    counter_reg[200]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.383 r  counter_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.383    counter_reg[204]_i_1_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.497 r  counter_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.497    counter_reg[208]_i_1_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.611 r  counter_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.611    counter_reg[212]_i_1_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.725 r  counter_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.725    counter_reg[216]_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.839 r  counter_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.839    counter_reg[220]_i_1_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.953 r  counter_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.953    counter_reg[224]_i_1_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.067 r  counter_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.067    counter_reg[228]_i_1_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.181 r  counter_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.181    counter_reg[232]_i_1_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.295 r  counter_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.295    counter_reg[236]_i_1_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.409 r  counter_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.409    counter_reg[240]_i_1_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.523 r  counter_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.523    counter_reg[244]_i_1_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.637 r  counter_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.637    counter_reg[248]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.751 r  counter_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.751    counter_reg[252]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.865 r  counter_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.865    counter_reg[256]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.979 r  counter_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.979    counter_reg[260]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.093 r  counter_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.093    counter_reg[264]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.207 r  counter_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.207    counter_reg[268]_i_1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.321 r  counter_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.321    counter_reg[272]_i_1_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.435 r  counter_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.435    counter_reg[276]_i_1_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.549 r  counter_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.549    counter_reg[280]_i_1_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.663 r  counter_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.663    counter_reg[284]_i_1_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.777 r  counter_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.777    counter_reg[288]_i_1_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.891 r  counter_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.891    counter_reg[292]_i_1_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.005 r  counter_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.014    counter_reg[296]_i_1_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.128 r  counter_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.128    counter_reg[300]_i_1_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.242 r  counter_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.242    counter_reg[304]_i_1_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.356 r  counter_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.356    counter_reg[308]_i_1_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.470 r  counter_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.470    counter_reg[312]_i_1_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.584 r  counter_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.584    counter_reg[316]_i_1_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.698 r  counter_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.698    counter_reg[320]_i_1_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.812 r  counter_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.812    counter_reg[324]_i_1_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.926 r  counter_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.926    counter_reg[328]_i_1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.040 r  counter_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.040    counter_reg[332]_i_1_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.154 r  counter_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.154    counter_reg[336]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.268 r  counter_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.268    counter_reg[340]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.382 r  counter_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.382    counter_reg[344]_i_1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.496 r  counter_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.496    counter_reg[348]_i_1_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.610 r  counter_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.610    counter_reg[352]_i_1_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.724 r  counter_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.724    counter_reg[356]_i_1_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.838 r  counter_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.838    counter_reg[360]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.952 r  counter_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.952    counter_reg[364]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.066 r  counter_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.066    counter_reg[368]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.180 r  counter_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.180    counter_reg[372]_i_1_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.294 r  counter_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.294    counter_reg[376]_i_1_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.408 r  counter_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.408    counter_reg[380]_i_1_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.522 r  counter_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.522    counter_reg[384]_i_1_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.636 r  counter_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.636    counter_reg[388]_i_1_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.750 r  counter_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.750    counter_reg[392]_i_1_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.864 r  counter_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.001    17.865    counter_reg[396]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.979 r  counter_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.979    counter_reg[400]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.093 r  counter_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.093    counter_reg[404]_i_1_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.207 r  counter_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.207    counter_reg[408]_i_1_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.321 r  counter_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.321    counter_reg[412]_i_1_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.435 r  counter_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.435    counter_reg[416]_i_1_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.549 r  counter_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.549    counter_reg[420]_i_1_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.663 r  counter_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.663    counter_reg[424]_i_1_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.777 r  counter_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.777    counter_reg[428]_i_1_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.891 r  counter_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.891    counter_reg[432]_i_1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.005 r  counter_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.005    counter_reg[436]_i_1_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.119 r  counter_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.119    counter_reg[440]_i_1_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  counter_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.233    counter_reg[444]_i_1_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.347 r  counter_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.347    counter_reg[448]_i_1_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.461 r  counter_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.461    counter_reg[452]_i_1_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.575 r  counter_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.575    counter_reg[456]_i_1_n_0
    SLICE_X1Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.689 r  counter_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.689    counter_reg[460]_i_1_n_0
    SLICE_X1Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.803 r  counter_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.803    counter_reg[464]_i_1_n_0
    SLICE_X1Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.917 r  counter_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.917    counter_reg[468]_i_1_n_0
    SLICE_X1Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.031 r  counter_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.031    counter_reg[472]_i_1_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.145 r  counter_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.145    counter_reg[476]_i_1_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.259 r  counter_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.259    counter_reg[480]_i_1_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.373 r  counter_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.373    counter_reg[484]_i_1_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.487 r  counter_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.487    counter_reg[488]_i_1_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.601 r  counter_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.601    counter_reg[492]_i_1_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.715 r  counter_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.009    20.724    counter_reg[496]_i_1_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.838 r  counter_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.838    counter_reg[500]_i_1_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.952 r  counter_reg[504]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.952    counter_reg[504]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.066 r  counter_reg[508]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.066    counter_reg[508]_i_1_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.180 r  counter_reg[512]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.180    counter_reg[512]_i_1_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.294 r  counter_reg[516]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.294    counter_reg[516]_i_1_n_0
    SLICE_X1Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.408 r  counter_reg[520]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.408    counter_reg[520]_i_1_n_0
    SLICE_X1Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.522 r  counter_reg[524]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.522    counter_reg[524]_i_1_n_0
    SLICE_X1Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.636 r  counter_reg[528]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.636    counter_reg[528]_i_1_n_0
    SLICE_X1Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.750 r  counter_reg[532]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.750    counter_reg[532]_i_1_n_0
    SLICE_X1Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.864 r  counter_reg[536]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.864    counter_reg[536]_i_1_n_0
    SLICE_X1Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.978 r  counter_reg[540]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.978    counter_reg[540]_i_1_n_0
    SLICE_X1Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.092 r  counter_reg[544]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.092    counter_reg[544]_i_1_n_0
    SLICE_X1Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.206 r  counter_reg[548]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.206    counter_reg[548]_i_1_n_0
    SLICE_X1Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.320 r  counter_reg[552]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.320    counter_reg[552]_i_1_n_0
    SLICE_X1Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.434 r  counter_reg[556]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.434    counter_reg[556]_i_1_n_0
    SLICE_X1Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.548 r  counter_reg[560]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.548    counter_reg[560]_i_1_n_0
    SLICE_X1Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.662 r  counter_reg[564]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.662    counter_reg[564]_i_1_n_0
    SLICE_X1Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.776 r  counter_reg[568]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.776    counter_reg[568]_i_1_n_0
    SLICE_X1Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.890 r  counter_reg[572]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.890    counter_reg[572]_i_1_n_0
    SLICE_X1Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.004 r  counter_reg[576]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.004    counter_reg[576]_i_1_n_0
    SLICE_X1Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.118 r  counter_reg[580]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.118    counter_reg[580]_i_1_n_0
    SLICE_X1Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.232 r  counter_reg[584]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.232    counter_reg[584]_i_1_n_0
    SLICE_X1Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.346 r  counter_reg[588]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.346    counter_reg[588]_i_1_n_0
    SLICE_X1Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.460 r  counter_reg[592]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.460    counter_reg[592]_i_1_n_0
    SLICE_X1Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.574 r  counter_reg[596]_i_1/CO[3]
                         net (fo=1, routed)           3.282    26.856    counter_reg[596]_i_1_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.436 r  counter_reg[600]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.436    counter_reg[600]_i_1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.550 r  counter_reg[604]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.550    counter_reg[604]_i_1_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.664 r  counter_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.664    counter_reg[608]_i_1_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.778 r  counter_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.778    counter_reg[612]_i_1_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.892 r  counter_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.892    counter_reg[616]_i_1_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.006 r  counter_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.001    28.007    counter_reg[620]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.121 r  counter_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.121    counter_reg[624]_i_1_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.235 r  counter_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.235    counter_reg[628]_i_1_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.349 r  counter_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.349    counter_reg[632]_i_1_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.463 r  counter_reg[636]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.463    counter_reg[636]_i_1_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.577 r  counter_reg[640]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.577    counter_reg[640]_i_1_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.691 r  counter_reg[644]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.691    counter_reg[644]_i_1_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.805 r  counter_reg[648]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.805    counter_reg[648]_i_1_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.919 r  counter_reg[652]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.919    counter_reg[652]_i_1_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.033 r  counter_reg[656]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.033    counter_reg[656]_i_1_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.147 r  counter_reg[660]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.147    counter_reg[660]_i_1_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.261 r  counter_reg[664]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.261    counter_reg[664]_i_1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.375 r  counter_reg[668]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.375    counter_reg[668]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.489 r  counter_reg[672]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.489    counter_reg[672]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.603 r  counter_reg[676]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.603    counter_reg[676]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.717 r  counter_reg[680]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.717    counter_reg[680]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.831 r  counter_reg[684]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.831    counter_reg[684]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.945 r  counter_reg[688]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.945    counter_reg[688]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.059 r  counter_reg[692]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.059    counter_reg[692]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.173 r  counter_reg[696]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.173    counter_reg[696]_i_1_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.287 r  counter_reg[700]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.287    counter_reg[700]_i_1_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.401 r  counter_reg[704]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.401    counter_reg[704]_i_1_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.515 r  counter_reg[708]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.515    counter_reg[708]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.629 r  counter_reg[712]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.629    counter_reg[712]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.743 r  counter_reg[716]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.743    counter_reg[716]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.857 r  counter_reg[720]_i_1/CO[3]
                         net (fo=1, routed)           0.009    30.866    counter_reg[720]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.980 r  counter_reg[724]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.980    counter_reg[724]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.094 r  counter_reg[728]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.094    counter_reg[728]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.208 r  counter_reg[732]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.208    counter_reg[732]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.322 r  counter_reg[736]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.322    counter_reg[736]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.436 r  counter_reg[740]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.436    counter_reg[740]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.550 r  counter_reg[744]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.550    counter_reg[744]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.664 r  counter_reg[748]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.664    counter_reg[748]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.778 r  counter_reg[752]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.778    counter_reg[752]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.892 r  counter_reg[756]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.892    counter_reg[756]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.006 r  counter_reg[760]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.006    counter_reg[760]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.120 r  counter_reg[764]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.120    counter_reg[764]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.234 r  counter_reg[768]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.234    counter_reg[768]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.348 r  counter_reg[772]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.348    counter_reg[772]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.462 r  counter_reg[776]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.462    counter_reg[776]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.576 r  counter_reg[780]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.576    counter_reg[780]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.690 r  counter_reg[784]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.690    counter_reg[784]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.804 r  counter_reg[788]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.804    counter_reg[788]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.918 r  counter_reg[792]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.918    counter_reg[792]_i_1_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.032 r  counter_reg[796]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.032    counter_reg[796]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.146 r  counter_reg[800]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.146    counter_reg[800]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.260 r  counter_reg[804]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.260    counter_reg[804]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.374 r  counter_reg[808]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.374    counter_reg[808]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.488 r  counter_reg[812]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.488    counter_reg[812]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.602 r  counter_reg[816]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.602    counter_reg[816]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.716 r  counter_reg[820]_i_1/CO[3]
                         net (fo=1, routed)           0.001    33.716    counter_reg[820]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.830 r  counter_reg[824]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.830    counter_reg[824]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.944 r  counter_reg[828]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.944    counter_reg[828]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.058 r  counter_reg[832]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.058    counter_reg[832]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.172 r  counter_reg[836]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.172    counter_reg[836]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.286 r  counter_reg[840]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.286    counter_reg[840]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.400 r  counter_reg[844]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.400    counter_reg[844]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.514 r  counter_reg[848]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.514    counter_reg[848]_i_1_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.628 r  counter_reg[852]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.628    counter_reg[852]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.742 r  counter_reg[856]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.742    counter_reg[856]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.856 r  counter_reg[860]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.856    counter_reg[860]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.970 r  counter_reg[864]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.970    counter_reg[864]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.084 r  counter_reg[868]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.084    counter_reg[868]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.198 r  counter_reg[872]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.198    counter_reg[872]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.312 r  counter_reg[876]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.312    counter_reg[876]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.426 r  counter_reg[880]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.426    counter_reg[880]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.540 r  counter_reg[884]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.540    counter_reg[884]_i_1_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.654 r  counter_reg[888]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.654    counter_reg[888]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.768 r  counter_reg[892]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.768    counter_reg[892]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.882 r  counter_reg[896]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.882    counter_reg[896]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.996 r  counter_reg[900]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.996    counter_reg[900]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.110 r  counter_reg[904]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.110    counter_reg[904]_i_1_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.224 r  counter_reg[908]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.224    counter_reg[908]_i_1_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.338 r  counter_reg[912]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.338    counter_reg[912]_i_1_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.452 r  counter_reg[916]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.452    counter_reg[916]_i_1_n_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.566 r  counter_reg[920]_i_1/CO[3]
                         net (fo=1, routed)           0.009    36.575    counter_reg[920]_i_1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.689 r  counter_reg[924]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.689    counter_reg[924]_i_1_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.803 r  counter_reg[928]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.803    counter_reg[928]_i_1_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.917 r  counter_reg[932]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.917    counter_reg[932]_i_1_n_0
    SLICE_X0Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.031 r  counter_reg[936]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.031    counter_reg[936]_i_1_n_0
    SLICE_X0Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.145 r  counter_reg[940]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.145    counter_reg[940]_i_1_n_0
    SLICE_X0Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.259 r  counter_reg[944]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.259    counter_reg[944]_i_1_n_0
    SLICE_X0Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.373 r  counter_reg[948]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.373    counter_reg[948]_i_1_n_0
    SLICE_X0Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.487 r  counter_reg[952]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.487    counter_reg[952]_i_1_n_0
    SLICE_X0Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.601 r  counter_reg[956]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.601    counter_reg[956]_i_1_n_0
    SLICE_X0Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.715 r  counter_reg[960]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.715    counter_reg[960]_i_1_n_0
    SLICE_X0Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.829 r  counter_reg[964]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.829    counter_reg[964]_i_1_n_0
    SLICE_X0Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.943 r  counter_reg[968]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.943    counter_reg[968]_i_1_n_0
    SLICE_X0Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.057 r  counter_reg[972]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.057    counter_reg[972]_i_1_n_0
    SLICE_X0Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.171 r  counter_reg[976]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.171    counter_reg[976]_i_1_n_0
    SLICE_X0Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.285 r  counter_reg[980]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.285    counter_reg[980]_i_1_n_0
    SLICE_X0Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.399 r  counter_reg[984]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.399    counter_reg[984]_i_1_n_0
    SLICE_X0Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.513 r  counter_reg[988]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.513    counter_reg[988]_i_1_n_0
    SLICE_X0Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.627 r  counter_reg[992]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.627    counter_reg[992]_i_1_n_0
    SLICE_X0Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.741 r  counter_reg[996]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.741    counter_reg[996]_i_1_n_0
    SLICE_X0Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.855 r  counter_reg[1000]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.855    counter_reg[1000]_i_1_n_0
    SLICE_X0Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.969 r  counter_reg[1004]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.969    counter_reg[1004]_i_1_n_0
    SLICE_X0Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.083 r  counter_reg[1008]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.083    counter_reg[1008]_i_1_n_0
    SLICE_X0Y147         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    39.396 r  counter_reg[1012]_i_1/O[3]
                         net (fo=1, routed)           0.000    39.396    counter_reg[1012]_i_1_n_4
    SLICE_X0Y147         FDRE                                         r  counter_reg[1015]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1024, routed)        1.684    15.025    i_clk_IBUF_BUFG
    SLICE_X0Y147         FDRE                                         r  counter_reg[1015]/C
                         clock pessimism              0.180    15.205    
                         clock uncertainty           -0.035    15.170    
    SLICE_X0Y147         FDRE (Setup_fdre_C_D)        0.062    15.232    counter_reg[1015]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                         -39.396    
  -------------------------------------------------------------------
                         slack                                -24.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 counter_reg[396]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[400]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.392ns (78.736%)  route 0.106ns (21.264%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1024, routed)        0.594     1.477    i_clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  counter_reg[396]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  counter_reg[396]/Q
                         net (fo=1, routed)           0.105     1.723    counter_reg_n_0_[396]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.920 r  counter_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    counter_reg[396]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.975 r  counter_reg[400]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.975    counter_reg[400]_i_1_n_7
    SLICE_X1Y100         FDRE                                         r  counter_reg[400]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1024, routed)        0.951     2.079    i_clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  counter_reg[400]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.935    counter_reg[400]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 counter_reg[396]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[402]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.403ns (79.196%)  route 0.106ns (20.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1024, routed)        0.594     1.477    i_clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  counter_reg[396]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  counter_reg[396]/Q
                         net (fo=1, routed)           0.105     1.723    counter_reg_n_0_[396]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.920 r  counter_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    counter_reg[396]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.986 r  counter_reg[400]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.986    counter_reg[400]_i_1_n_5
    SLICE_X1Y100         FDRE                                         r  counter_reg[402]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1024, routed)        0.951     2.079    i_clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  counter_reg[402]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.935    counter_reg[402]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 counter_reg[818]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[824]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.334%)  route 0.122ns (23.666%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1024, routed)        0.594     1.477    i_clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  counter_reg[818]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  counter_reg[818]/Q
                         net (fo=1, routed)           0.121     1.740    counter_reg_n_0_[818]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.900 r  counter_reg[816]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.900    counter_reg[816]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.939 r  counter_reg[820]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.939    counter_reg[820]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.993 r  counter_reg[824]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.993    counter_reg[824]_i_1_n_7
    SLICE_X0Y100         FDRE                                         r  counter_reg[824]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1024, routed)        0.951     2.079    i_clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  counter_reg[824]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.935    counter_reg[824]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 counter_reg[818]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[826]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.405ns (76.828%)  route 0.122ns (23.172%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1024, routed)        0.594     1.477    i_clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  counter_reg[818]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  counter_reg[818]/Q
                         net (fo=1, routed)           0.121     1.740    counter_reg_n_0_[818]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.900 r  counter_reg[816]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.900    counter_reg[816]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.939 r  counter_reg[820]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.939    counter_reg[820]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.004 r  counter_reg[824]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.004    counter_reg[824]_i_1_n_5
    SLICE_X0Y100         FDRE                                         r  counter_reg[826]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1024, routed)        0.951     2.079    i_clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  counter_reg[826]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.935    counter_reg[826]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 counter_reg[396]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[401]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.428ns (80.170%)  route 0.106ns (19.830%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1024, routed)        0.594     1.477    i_clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  counter_reg[396]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  counter_reg[396]/Q
                         net (fo=1, routed)           0.105     1.723    counter_reg_n_0_[396]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.920 r  counter_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    counter_reg[396]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.011 r  counter_reg[400]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.011    counter_reg[400]_i_1_n_6
    SLICE_X1Y100         FDRE                                         r  counter_reg[401]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1024, routed)        0.951     2.079    i_clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  counter_reg[401]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.935    counter_reg[401]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 counter_reg[396]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[403]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.428ns (80.170%)  route 0.106ns (19.830%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1024, routed)        0.594     1.477    i_clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  counter_reg[396]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  counter_reg[396]/Q
                         net (fo=1, routed)           0.105     1.723    counter_reg_n_0_[396]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.920 r  counter_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    counter_reg[396]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.011 r  counter_reg[400]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.011    counter_reg[400]_i_1_n_4
    SLICE_X1Y100         FDRE                                         r  counter_reg[403]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1024, routed)        0.951     2.079    i_clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  counter_reg[403]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.935    counter_reg[403]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 counter_reg[396]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[404]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.431ns (80.281%)  route 0.106ns (19.719%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1024, routed)        0.594     1.477    i_clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  counter_reg[396]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  counter_reg[396]/Q
                         net (fo=1, routed)           0.105     1.723    counter_reg_n_0_[396]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.920 r  counter_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    counter_reg[396]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.960 r  counter_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.960    counter_reg[400]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.014 r  counter_reg[404]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.014    counter_reg[404]_i_1_n_7
    SLICE_X1Y101         FDRE                                         r  counter_reg[404]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1024, routed)        0.951     2.079    i_clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  counter_reg[404]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.105     1.935    counter_reg[404]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 counter_reg[199]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[200]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1024, routed)        0.596     1.479    i_clk_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  counter_reg[199]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  counter_reg[199]/Q
                         net (fo=1, routed)           0.108     1.728    counter_reg_n_0_[199]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.888 r  counter_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.889    counter_reg[196]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.943 r  counter_reg[200]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.943    counter_reg[200]_i_1_n_7
    SLICE_X1Y50          FDRE                                         r  counter_reg[200]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1024, routed)        0.864     1.992    i_clk_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  counter_reg[200]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    counter_reg[200]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 counter_reg[396]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[406]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.442ns (80.677%)  route 0.106ns (19.323%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1024, routed)        0.594     1.477    i_clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  counter_reg[396]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  counter_reg[396]/Q
                         net (fo=1, routed)           0.105     1.723    counter_reg_n_0_[396]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.920 r  counter_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    counter_reg[396]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.960 r  counter_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.960    counter_reg[400]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.025 r  counter_reg[404]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.025    counter_reg[404]_i_1_n_5
    SLICE_X1Y101         FDRE                                         r  counter_reg[406]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1024, routed)        0.951     2.079    i_clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  counter_reg[406]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.105     1.935    counter_reg[406]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 counter_reg[818]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[825]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.430ns (77.877%)  route 0.122ns (22.123%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1024, routed)        0.594     1.477    i_clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  counter_reg[818]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  counter_reg[818]/Q
                         net (fo=1, routed)           0.121     1.740    counter_reg_n_0_[818]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.900 r  counter_reg[816]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.900    counter_reg[816]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.939 r  counter_reg[820]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.939    counter_reg[820]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.029 r  counter_reg[824]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.029    counter_reg[824]_i_1_n_6
    SLICE_X0Y100         FDRE                                         r  counter_reg[825]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1024, routed)        0.951     2.079    i_clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  counter_reg[825]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.935    counter_reg[825]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y0     counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y144   counter_reg[1000]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y144   counter_reg[1001]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y144   counter_reg[1002]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y144   counter_reg[1003]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y145   counter_reg[1004]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y145   counter_reg[1005]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y145   counter_reg[1006]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y145   counter_reg[1007]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y62    counter_reg[251]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y63    counter_reg[252]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y63    counter_reg[253]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y63    counter_reg[254]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y63    counter_reg[255]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64    counter_reg[256]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64    counter_reg[257]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64    counter_reg[258]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64    counter_reg[259]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y61    counter_reg[668]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y0     counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y144   counter_reg[1000]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y144   counter_reg[1001]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y144   counter_reg[1002]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y144   counter_reg[1003]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y145   counter_reg[1004]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y145   counter_reg[1005]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y145   counter_reg[1006]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y145   counter_reg[1007]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33    counter_reg[133]/C



