Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Sep 24 22:58:05 2023
| Host         : wilfred running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file LEDblin_timing_summary_routed.rpt -pb LEDblin_timing_summary_routed.pb -rpx LEDblin_timing_summary_routed.rpx -warn_on_violation
| Design       : LEDblin
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.956        0.000                      0                   36        0.276        0.000                      0                   36        2.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.956        0.000                      0                   36        0.276        0.000                      0                   36        2.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.956ns  (required time - arrival time)
  Source:                 cntReg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            cntReg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 1.123ns (27.984%)  route 2.890ns (72.016%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.866     5.940    clock_IBUF_BUFG
    SLICE_X112Y97        FDRE                                         r  cntReg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y97        FDRE (Prop_fdre_C_Q)         0.518     6.458 f  cntReg_reg[21]/Q
                         net (fo=2, routed)           0.814     7.272    cntReg_reg_n_0_[21]
    SLICE_X111Y97        LUT4 (Prop_lut4_I0_O)        0.124     7.396 r  cntReg[31]_i_7/O
                         net (fo=2, routed)           0.648     8.044    cntReg[31]_i_7_n_0
    SLICE_X111Y96        LUT5 (Prop_lut5_I4_O)        0.149     8.193 r  cntReg[31]_i_2/O
                         net (fo=31, routed)          1.428     9.621    cntReg[31]_i_2_n_0
    SLICE_X111Y92        LUT5 (Prop_lut5_I0_O)        0.332     9.953 r  cntReg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.953    cntReg[2]
    SLICE_X111Y92        FDRE                                         r  cntReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.685    13.449    clock_IBUF_BUFG
    SLICE_X111Y92        FDRE                                         r  cntReg_reg[2]/C
                         clock pessimism              0.463    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X111Y92        FDRE (Setup_fdre_C_D)        0.031    13.908    cntReg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.908    
                         arrival time                          -9.953    
  -------------------------------------------------------------------
                         slack                                  3.956    

Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 cntReg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            cntReg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 1.123ns (28.094%)  route 2.874ns (71.906%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.866     5.940    clock_IBUF_BUFG
    SLICE_X112Y97        FDRE                                         r  cntReg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y97        FDRE (Prop_fdre_C_Q)         0.518     6.458 f  cntReg_reg[21]/Q
                         net (fo=2, routed)           0.814     7.272    cntReg_reg_n_0_[21]
    SLICE_X111Y97        LUT4 (Prop_lut4_I0_O)        0.124     7.396 r  cntReg[31]_i_7/O
                         net (fo=2, routed)           0.648     8.044    cntReg[31]_i_7_n_0
    SLICE_X111Y96        LUT5 (Prop_lut5_I4_O)        0.149     8.193 r  cntReg[31]_i_2/O
                         net (fo=31, routed)          1.412     9.605    cntReg[31]_i_2_n_0
    SLICE_X112Y92        LUT5 (Prop_lut5_I0_O)        0.332     9.937 r  cntReg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.937    cntReg[3]
    SLICE_X112Y92        FDRE                                         r  cntReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.685    13.449    clock_IBUF_BUFG
    SLICE_X112Y92        FDRE                                         r  cntReg_reg[3]/C
                         clock pessimism              0.463    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X112Y92        FDRE (Setup_fdre_C_D)        0.081    13.958    cntReg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.958    
                         arrival time                          -9.937    
  -------------------------------------------------------------------
                         slack                                  4.021    

Slack (MET) :             4.041ns  (required time - arrival time)
  Source:                 cntReg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            cntReg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 1.123ns (28.575%)  route 2.807ns (71.425%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.866     5.940    clock_IBUF_BUFG
    SLICE_X112Y97        FDRE                                         r  cntReg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y97        FDRE (Prop_fdre_C_Q)         0.518     6.458 f  cntReg_reg[21]/Q
                         net (fo=2, routed)           0.814     7.272    cntReg_reg_n_0_[21]
    SLICE_X111Y97        LUT4 (Prop_lut4_I0_O)        0.124     7.396 r  cntReg[31]_i_7/O
                         net (fo=2, routed)           0.648     8.044    cntReg[31]_i_7_n_0
    SLICE_X111Y96        LUT5 (Prop_lut5_I4_O)        0.149     8.193 r  cntReg[31]_i_2/O
                         net (fo=31, routed)          1.345     9.538    cntReg[31]_i_2_n_0
    SLICE_X111Y98        LUT5 (Prop_lut5_I0_O)        0.332     9.870 r  cntReg[28]_i_1/O
                         net (fo=1, routed)           0.000     9.870    cntReg[28]
    SLICE_X111Y98        FDRE                                         r  cntReg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.687    13.451    clock_IBUF_BUFG
    SLICE_X111Y98        FDRE                                         r  cntReg_reg[28]/C
                         clock pessimism              0.463    13.915    
                         clock uncertainty           -0.035    13.879    
    SLICE_X111Y98        FDRE (Setup_fdre_C_D)        0.031    13.910    cntReg_reg[28]
  -------------------------------------------------------------------
                         required time                         13.910    
                         arrival time                          -9.870    
  -------------------------------------------------------------------
                         slack                                  4.041    

Slack (MET) :             4.100ns  (required time - arrival time)
  Source:                 cntReg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            cntReg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 1.123ns (29.364%)  route 2.701ns (70.636%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.866     5.940    clock_IBUF_BUFG
    SLICE_X112Y97        FDRE                                         r  cntReg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y97        FDRE (Prop_fdre_C_Q)         0.518     6.458 f  cntReg_reg[21]/Q
                         net (fo=2, routed)           0.814     7.272    cntReg_reg_n_0_[21]
    SLICE_X111Y97        LUT4 (Prop_lut4_I0_O)        0.124     7.396 r  cntReg[31]_i_7/O
                         net (fo=2, routed)           0.648     8.044    cntReg[31]_i_7_n_0
    SLICE_X111Y96        LUT5 (Prop_lut5_I4_O)        0.149     8.193 r  cntReg[31]_i_2/O
                         net (fo=31, routed)          1.239     9.432    cntReg[31]_i_2_n_0
    SLICE_X109Y96        LUT5 (Prop_lut5_I0_O)        0.332     9.764 r  cntReg[20]_i_1/O
                         net (fo=1, routed)           0.000     9.764    cntReg[20]
    SLICE_X109Y96        FDRE                                         r  cntReg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683    13.447    clock_IBUF_BUFG
    SLICE_X109Y96        FDRE                                         r  cntReg_reg[20]/C
                         clock pessimism              0.423    13.871    
                         clock uncertainty           -0.035    13.835    
    SLICE_X109Y96        FDRE (Setup_fdre_C_D)        0.029    13.864    cntReg_reg[20]
  -------------------------------------------------------------------
                         required time                         13.864    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                  4.100    

Slack (MET) :             4.104ns  (required time - arrival time)
  Source:                 cntReg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            cntReg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 1.029ns (26.311%)  route 2.882ns (73.689%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.866     5.940    clock_IBUF_BUFG
    SLICE_X111Y99        FDRE                                         r  cntReg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.456     6.396 r  cntReg_reg[29]/Q
                         net (fo=2, routed)           0.859     7.255    cntReg_reg_n_0_[29]
    SLICE_X111Y99        LUT4 (Prop_lut4_I0_O)        0.124     7.379 r  cntReg[31]_i_8/O
                         net (fo=2, routed)           0.413     7.791    cntReg[31]_i_8_n_0
    SLICE_X111Y98        LUT5 (Prop_lut5_I4_O)        0.117     7.908 r  cntReg[31]_i_3/O
                         net (fo=31, routed)          1.610     9.519    cntReg[31]_i_3_n_0
    SLICE_X112Y92        LUT5 (Prop_lut5_I1_O)        0.332     9.851 r  cntReg[1]_i_1/O
                         net (fo=1, routed)           0.000     9.851    cntReg[1]
    SLICE_X112Y92        FDRE                                         r  cntReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.685    13.449    clock_IBUF_BUFG
    SLICE_X112Y92        FDRE                                         r  cntReg_reg[1]/C
                         clock pessimism              0.463    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X112Y92        FDRE (Setup_fdre_C_D)        0.077    13.954    cntReg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.954    
                         arrival time                          -9.851    
  -------------------------------------------------------------------
                         slack                                  4.104    

Slack (MET) :             4.115ns  (required time - arrival time)
  Source:                 cntReg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            cntReg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.853ns  (logic 1.123ns (29.146%)  route 2.730ns (70.854%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.866     5.940    clock_IBUF_BUFG
    SLICE_X112Y97        FDRE                                         r  cntReg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y97        FDRE (Prop_fdre_C_Q)         0.518     6.458 f  cntReg_reg[21]/Q
                         net (fo=2, routed)           0.814     7.272    cntReg_reg_n_0_[21]
    SLICE_X111Y97        LUT4 (Prop_lut4_I0_O)        0.124     7.396 r  cntReg[31]_i_7/O
                         net (fo=2, routed)           0.648     8.044    cntReg[31]_i_7_n_0
    SLICE_X111Y96        LUT5 (Prop_lut5_I4_O)        0.149     8.193 r  cntReg[31]_i_2/O
                         net (fo=31, routed)          1.268     9.461    cntReg[31]_i_2_n_0
    SLICE_X111Y93        LUT5 (Prop_lut5_I0_O)        0.332     9.793 r  cntReg[6]_i_1/O
                         net (fo=1, routed)           0.000     9.793    cntReg[6]
    SLICE_X111Y93        FDRE                                         r  cntReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.686    13.450    clock_IBUF_BUFG
    SLICE_X111Y93        FDRE                                         r  cntReg_reg[6]/C
                         clock pessimism              0.463    13.914    
                         clock uncertainty           -0.035    13.878    
    SLICE_X111Y93        FDRE (Setup_fdre_C_D)        0.029    13.907    cntReg_reg[6]
  -------------------------------------------------------------------
                         required time                         13.907    
                         arrival time                          -9.793    
  -------------------------------------------------------------------
                         slack                                  4.115    

Slack (MET) :             4.117ns  (required time - arrival time)
  Source:                 cntReg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            cntReg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 1.029ns (26.394%)  route 2.870ns (73.606%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.866     5.940    clock_IBUF_BUFG
    SLICE_X111Y99        FDRE                                         r  cntReg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.456     6.396 r  cntReg_reg[29]/Q
                         net (fo=2, routed)           0.859     7.255    cntReg_reg_n_0_[29]
    SLICE_X111Y99        LUT4 (Prop_lut4_I0_O)        0.124     7.379 r  cntReg[31]_i_8/O
                         net (fo=2, routed)           0.413     7.791    cntReg[31]_i_8_n_0
    SLICE_X111Y98        LUT5 (Prop_lut5_I4_O)        0.117     7.908 r  cntReg[31]_i_3/O
                         net (fo=31, routed)          1.598     9.506    cntReg[31]_i_3_n_0
    SLICE_X112Y93        LUT5 (Prop_lut5_I1_O)        0.332     9.838 r  cntReg[5]_i_1/O
                         net (fo=1, routed)           0.000     9.838    cntReg[5]
    SLICE_X112Y93        FDRE                                         r  cntReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.686    13.450    clock_IBUF_BUFG
    SLICE_X112Y93        FDRE                                         r  cntReg_reg[5]/C
                         clock pessimism              0.463    13.914    
                         clock uncertainty           -0.035    13.878    
    SLICE_X112Y93        FDRE (Setup_fdre_C_D)        0.077    13.955    cntReg_reg[5]
  -------------------------------------------------------------------
                         required time                         13.955    
                         arrival time                          -9.838    
  -------------------------------------------------------------------
                         slack                                  4.117    

Slack (MET) :             4.118ns  (required time - arrival time)
  Source:                 cntReg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            cntReg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.852ns  (logic 1.123ns (29.153%)  route 2.729ns (70.847%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.866     5.940    clock_IBUF_BUFG
    SLICE_X112Y97        FDRE                                         r  cntReg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y97        FDRE (Prop_fdre_C_Q)         0.518     6.458 f  cntReg_reg[21]/Q
                         net (fo=2, routed)           0.814     7.272    cntReg_reg_n_0_[21]
    SLICE_X111Y97        LUT4 (Prop_lut4_I0_O)        0.124     7.396 r  cntReg[31]_i_7/O
                         net (fo=2, routed)           0.648     8.044    cntReg[31]_i_7_n_0
    SLICE_X111Y96        LUT5 (Prop_lut5_I4_O)        0.149     8.193 r  cntReg[31]_i_2/O
                         net (fo=31, routed)          1.267     9.460    cntReg[31]_i_2_n_0
    SLICE_X111Y93        LUT5 (Prop_lut5_I0_O)        0.332     9.792 r  cntReg[7]_i_1/O
                         net (fo=1, routed)           0.000     9.792    cntReg[7]
    SLICE_X111Y93        FDRE                                         r  cntReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.686    13.450    clock_IBUF_BUFG
    SLICE_X111Y93        FDRE                                         r  cntReg_reg[7]/C
                         clock pessimism              0.463    13.914    
                         clock uncertainty           -0.035    13.878    
    SLICE_X111Y93        FDRE (Setup_fdre_C_D)        0.031    13.909    cntReg_reg[7]
  -------------------------------------------------------------------
                         required time                         13.909    
                         arrival time                          -9.792    
  -------------------------------------------------------------------
                         slack                                  4.118    

Slack (MET) :             4.159ns  (required time - arrival time)
  Source:                 cntReg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            cntReg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 1.123ns (29.114%)  route 2.734ns (70.886%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.866     5.940    clock_IBUF_BUFG
    SLICE_X112Y97        FDRE                                         r  cntReg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y97        FDRE (Prop_fdre_C_Q)         0.518     6.458 f  cntReg_reg[21]/Q
                         net (fo=2, routed)           0.814     7.272    cntReg_reg_n_0_[21]
    SLICE_X111Y97        LUT4 (Prop_lut4_I0_O)        0.124     7.396 r  cntReg[31]_i_7/O
                         net (fo=2, routed)           0.648     8.044    cntReg[31]_i_7_n_0
    SLICE_X111Y96        LUT5 (Prop_lut5_I4_O)        0.149     8.193 r  cntReg[31]_i_2/O
                         net (fo=31, routed)          1.272     9.465    cntReg[31]_i_2_n_0
    SLICE_X112Y92        LUT5 (Prop_lut5_I0_O)        0.332     9.797 r  cntReg[4]_i_1/O
                         net (fo=1, routed)           0.000     9.797    cntReg[4]
    SLICE_X112Y92        FDRE                                         r  cntReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.685    13.449    clock_IBUF_BUFG
    SLICE_X112Y92        FDRE                                         r  cntReg_reg[4]/C
                         clock pessimism              0.463    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X112Y92        FDRE (Setup_fdre_C_D)        0.079    13.956    cntReg_reg[4]
  -------------------------------------------------------------------
                         required time                         13.956    
                         arrival time                          -9.797    
  -------------------------------------------------------------------
                         slack                                  4.159    

Slack (MET) :             4.172ns  (required time - arrival time)
  Source:                 cntReg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            cntReg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 1.123ns (29.560%)  route 2.676ns (70.440%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.866     5.940    clock_IBUF_BUFG
    SLICE_X112Y97        FDRE                                         r  cntReg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y97        FDRE (Prop_fdre_C_Q)         0.518     6.458 f  cntReg_reg[21]/Q
                         net (fo=2, routed)           0.814     7.272    cntReg_reg_n_0_[21]
    SLICE_X111Y97        LUT4 (Prop_lut4_I0_O)        0.124     7.396 r  cntReg[31]_i_7/O
                         net (fo=2, routed)           0.648     8.044    cntReg[31]_i_7_n_0
    SLICE_X111Y96        LUT5 (Prop_lut5_I4_O)        0.149     8.193 r  cntReg[31]_i_2/O
                         net (fo=31, routed)          1.214     9.407    cntReg[31]_i_2_n_0
    SLICE_X111Y99        LUT5 (Prop_lut5_I0_O)        0.332     9.739 r  cntReg[31]_i_1/O
                         net (fo=1, routed)           0.000     9.739    cntReg[31]
    SLICE_X111Y99        FDRE                                         r  cntReg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.687    13.451    clock_IBUF_BUFG
    SLICE_X111Y99        FDRE                                         r  cntReg_reg[31]/C
                         clock pessimism              0.463    13.915    
                         clock uncertainty           -0.035    13.879    
    SLICE_X111Y99        FDRE (Setup_fdre_C_D)        0.031    13.910    cntReg_reg[31]
  -------------------------------------------------------------------
                         required time                         13.910    
                         arrival time                          -9.739    
  -------------------------------------------------------------------
                         slack                                  4.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 blkReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            blkReg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.636     1.722    clock_IBUF_BUFG
    SLICE_X112Y96        FDRE                                         r  blkReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y96        FDRE (Prop_fdre_C_Q)         0.164     1.886 r  blkReg_reg[3]/Q
                         net (fo=4, routed)           0.187     2.074    io_leds_OBUF[3]
    SLICE_X112Y96        LUT6 (Prop_lut6_I0_O)        0.045     2.119 r  blkReg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.119    blkReg[3]_i_1_n_0
    SLICE_X112Y96        FDRE                                         r  blkReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.908     2.250    clock_IBUF_BUFG
    SLICE_X112Y96        FDRE                                         r  blkReg_reg[3]/C
                         clock pessimism             -0.528     1.722    
    SLICE_X112Y96        FDRE (Hold_fdre_C_D)         0.120     1.842    blkReg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 blkReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            blkReg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.596%)  route 0.188ns (47.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.636     1.722    clock_IBUF_BUFG
    SLICE_X112Y95        FDRE                                         r  blkReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.164     1.886 r  blkReg_reg[1]/Q
                         net (fo=4, routed)           0.188     2.075    io_leds_OBUF[1]
    SLICE_X112Y95        LUT6 (Prop_lut6_I0_O)        0.045     2.120 r  blkReg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.120    blkReg[1]_i_1_n_0
    SLICE_X112Y95        FDRE                                         r  blkReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.908     2.250    clock_IBUF_BUFG
    SLICE_X112Y95        FDRE                                         r  blkReg_reg[1]/C
                         clock pessimism             -0.528     1.722    
    SLICE_X112Y95        FDRE (Hold_fdre_C_D)         0.120     1.842    blkReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 blkReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            blkReg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.209ns (45.582%)  route 0.250ns (54.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.636     1.722    clock_IBUF_BUFG
    SLICE_X112Y96        FDRE                                         r  blkReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y96        FDRE (Prop_fdre_C_Q)         0.164     1.886 r  blkReg_reg[3]/Q
                         net (fo=4, routed)           0.250     2.136    io_leds_OBUF[3]
    SLICE_X112Y95        LUT6 (Prop_lut6_I1_O)        0.045     2.181 r  blkReg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.181    blkReg[2]_i_1_n_0
    SLICE_X112Y95        FDRE                                         r  blkReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.908     2.250    clock_IBUF_BUFG
    SLICE_X112Y95        FDRE                                         r  blkReg_reg[2]/C
                         clock pessimism             -0.512     1.738    
    SLICE_X112Y95        FDRE (Hold_fdre_C_D)         0.121     1.859    blkReg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 blkReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            blkReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.209ns (46.096%)  route 0.244ns (53.904%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.636     1.722    clock_IBUF_BUFG
    SLICE_X112Y95        FDRE                                         r  blkReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.164     1.886 r  blkReg_reg[0]/Q
                         net (fo=3, routed)           0.244     2.131    io_leds_OBUF[0]
    SLICE_X112Y95        LUT6 (Prop_lut6_I0_O)        0.045     2.176 r  blkReg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.176    blkReg[0]_i_1_n_0
    SLICE_X112Y95        FDRE                                         r  blkReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.908     2.250    clock_IBUF_BUFG
    SLICE_X112Y95        FDRE                                         r  blkReg_reg[0]/C
                         clock pessimism             -0.528     1.722    
    SLICE_X112Y95        FDRE (Hold_fdre_C_D)         0.121     1.843    blkReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 cntReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            cntReg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.254ns (55.988%)  route 0.200ns (44.012%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.635     1.721    clock_IBUF_BUFG
    SLICE_X112Y92        FDRE                                         r  cntReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDRE (Prop_fdre_C_Q)         0.164     1.885 f  cntReg_reg[1]/Q
                         net (fo=3, routed)           0.112     1.997    cntReg_reg_n_0_[1]
    SLICE_X111Y92        LUT5 (Prop_lut5_I3_O)        0.045     2.042 r  cntReg[31]_i_4/O
                         net (fo=32, routed)          0.087     2.130    cntReg[31]_i_4_n_0
    SLICE_X111Y92        LUT5 (Prop_lut5_I2_O)        0.045     2.175 r  cntReg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.175    cntReg[2]
    SLICE_X111Y92        FDRE                                         r  cntReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.907     2.249    clock_IBUF_BUFG
    SLICE_X111Y92        FDRE                                         r  cntReg_reg[2]/C
                         clock pessimism             -0.512     1.737    
    SLICE_X111Y92        FDRE (Hold_fdre_C_D)         0.092     1.829    cntReg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 cntReg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            cntReg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.231ns (46.772%)  route 0.263ns (53.228%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.636     1.722    clock_IBUF_BUFG
    SLICE_X111Y94        FDRE                                         r  cntReg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDRE (Prop_fdre_C_Q)         0.141     1.863 f  cntReg_reg[11]/Q
                         net (fo=3, routed)           0.145     2.008    cntReg_reg_n_0_[11]
    SLICE_X111Y94        LUT5 (Prop_lut5_I1_O)        0.045     2.053 r  cntReg[31]_i_5/O
                         net (fo=32, routed)          0.118     2.171    cntReg[31]_i_5_n_0
    SLICE_X111Y94        LUT5 (Prop_lut5_I3_O)        0.045     2.216 r  cntReg[10]_i_1/O
                         net (fo=1, routed)           0.000     2.216    cntReg[10]
    SLICE_X111Y94        FDRE                                         r  cntReg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.908     2.250    clock_IBUF_BUFG
    SLICE_X111Y94        FDRE                                         r  cntReg_reg[10]/C
                         clock pessimism             -0.528     1.722    
    SLICE_X111Y94        FDRE (Hold_fdre_C_D)         0.092     1.814    cntReg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 cntReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            cntReg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.254ns (45.130%)  route 0.309ns (54.870%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.635     1.721    clock_IBUF_BUFG
    SLICE_X112Y92        FDRE                                         r  cntReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDRE (Prop_fdre_C_Q)         0.164     1.885 f  cntReg_reg[1]/Q
                         net (fo=3, routed)           0.112     1.997    cntReg_reg_n_0_[1]
    SLICE_X111Y92        LUT5 (Prop_lut5_I3_O)        0.045     2.042 r  cntReg[31]_i_4/O
                         net (fo=32, routed)          0.197     2.239    cntReg[31]_i_4_n_0
    SLICE_X112Y93        LUT5 (Prop_lut5_I2_O)        0.045     2.284 r  cntReg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.284    cntReg[5]
    SLICE_X112Y93        FDRE                                         r  cntReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.908     2.250    clock_IBUF_BUFG
    SLICE_X112Y93        FDRE                                         r  cntReg_reg[5]/C
                         clock pessimism             -0.512     1.738    
    SLICE_X112Y93        FDRE (Hold_fdre_C_D)         0.120     1.858    cntReg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 cntReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            cntReg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.254ns (44.970%)  route 0.311ns (55.030%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.635     1.721    clock_IBUF_BUFG
    SLICE_X112Y92        FDRE                                         r  cntReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDRE (Prop_fdre_C_Q)         0.164     1.885 f  cntReg_reg[1]/Q
                         net (fo=3, routed)           0.112     1.997    cntReg_reg_n_0_[1]
    SLICE_X111Y92        LUT5 (Prop_lut5_I3_O)        0.045     2.042 r  cntReg[31]_i_4/O
                         net (fo=32, routed)          0.199     2.241    cntReg[31]_i_4_n_0
    SLICE_X112Y92        LUT5 (Prop_lut5_I2_O)        0.045     2.286 r  cntReg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.286    cntReg[4]
    SLICE_X112Y92        FDRE                                         r  cntReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.907     2.249    clock_IBUF_BUFG
    SLICE_X112Y92        FDRE                                         r  cntReg_reg[4]/C
                         clock pessimism             -0.528     1.721    
    SLICE_X112Y92        FDRE (Hold_fdre_C_D)         0.121     1.842    cntReg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 cntReg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            cntReg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.231ns (40.885%)  route 0.334ns (59.115%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.636     1.722    clock_IBUF_BUFG
    SLICE_X111Y94        FDRE                                         r  cntReg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDRE (Prop_fdre_C_Q)         0.141     1.863 f  cntReg_reg[11]/Q
                         net (fo=3, routed)           0.145     2.008    cntReg_reg_n_0_[11]
    SLICE_X111Y94        LUT5 (Prop_lut5_I1_O)        0.045     2.053 r  cntReg[31]_i_5/O
                         net (fo=32, routed)          0.189     2.242    cntReg[31]_i_5_n_0
    SLICE_X111Y93        LUT5 (Prop_lut5_I3_O)        0.045     2.287 r  cntReg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.287    cntReg[8]
    SLICE_X111Y93        FDRE                                         r  cntReg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.908     2.250    clock_IBUF_BUFG
    SLICE_X111Y93        FDRE                                         r  cntReg_reg[8]/C
                         clock pessimism             -0.512     1.738    
    SLICE_X111Y93        FDRE (Hold_fdre_C_D)         0.092     1.830    cntReg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 cntReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            cntReg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.254ns (44.679%)  route 0.314ns (55.321%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.635     1.721    clock_IBUF_BUFG
    SLICE_X112Y92        FDRE                                         r  cntReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDRE (Prop_fdre_C_Q)         0.164     1.885 f  cntReg_reg[1]/Q
                         net (fo=3, routed)           0.112     1.997    cntReg_reg_n_0_[1]
    SLICE_X111Y92        LUT5 (Prop_lut5_I3_O)        0.045     2.042 r  cntReg[31]_i_4/O
                         net (fo=32, routed)          0.202     2.245    cntReg[31]_i_4_n_0
    SLICE_X111Y93        LUT5 (Prop_lut5_I2_O)        0.045     2.290 r  cntReg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.290    cntReg[7]
    SLICE_X111Y93        FDRE                                         r  cntReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.908     2.250    clock_IBUF_BUFG
    SLICE_X111Y93        FDRE                                         r  cntReg_reg[7]/C
                         clock pessimism             -0.512     1.738    
    SLICE_X111Y93        FDRE (Hold_fdre_C_D)         0.092     1.830    cntReg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.459    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         8.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y95   blkReg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y95   blkReg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y95   blkReg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y96   blkReg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y92   cntReg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y94   cntReg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y94   cntReg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y94   cntReg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y95   cntReg_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X111Y97   cntReg_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X112Y97   cntReg_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X111Y97   cntReg_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X111Y97   cntReg_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X111Y98   cntReg_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X111Y98   cntReg_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X112Y98   cntReg_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X111Y98   cntReg_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X111Y99   cntReg_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X111Y99   cntReg_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y95   blkReg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y95   blkReg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y95   blkReg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y95   blkReg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y95   blkReg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y95   blkReg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y96   blkReg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y96   blkReg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y92   cntReg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y92   cntReg_reg[0]/C



