#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Dec 12 22:41:08 2019
# Process ID: 33544
# Current directory: C:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_SLAVE_2.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/sidsu/VHDL/ECE4401/ip_repo/text_display_master_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/sidsu/VHDL/ECE4401/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 34412 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 419.375 ; gain = 102.289
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:29]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/synth/design_1.vhd:1109' bound to instance 'design_1_i' of component 'design_1' [C:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:45]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/synth/design_1.vhd:1128]
INFO: [Synth 8-3491] module 'design_1_AXI_VGA_Slave_0_0' declared at 'C:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.runs/synth_1/.Xil/Vivado-33544-LAPTOP-L3QBNI7L/realtime/design_1_AXI_VGA_Slave_0_0_stub.vhdl:5' bound to instance 'AXI_VGA_Slave_0' of component 'design_1_AXI_VGA_Slave_0_0' [C:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/synth/design_1.vhd:1393]
INFO: [Synth 8-638] synthesizing module 'design_1_AXI_VGA_Slave_0_0' [C:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.runs/synth_1/.Xil/Vivado-33544-LAPTOP-L3QBNI7L/realtime/design_1_AXI_VGA_Slave_0_0_stub.vhdl:42]
INFO: [Synth 8-3491] module 'design_1_axi_switches_0_0' declared at 'C:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.runs/synth_1/.Xil/Vivado-33544-LAPTOP-L3QBNI7L/realtime/design_1_axi_switches_0_0_stub.vhdl:5' bound to instance 'axi_switches_0' of component 'design_1_axi_switches_0_0' [C:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/synth/design_1.vhd:1427]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_switches_0_0' [C:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.runs/synth_1/.Xil/Vivado-33544-LAPTOP-L3QBNI7L/realtime/design_1_axi_switches_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'design_1_blk_mem_gen_0_1' declared at 'C:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.runs/synth_1/.Xil/Vivado-33544-LAPTOP-L3QBNI7L/realtime/design_1_blk_mem_gen_0_1_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'design_1_blk_mem_gen_0_1' [C:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/synth/design_1.vhd:1452]
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_1' [C:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.runs/synth_1/.Xil/Vivado-33544-LAPTOP-L3QBNI7L/realtime/design_1_blk_mem_gen_0_1_stub.vhdl:18]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0' declared at 'C:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.runs/synth_1/.Xil/Vivado-33544-LAPTOP-L3QBNI7L/realtime/design_1_clk_wiz_0_stub.vhdl:5' bound to instance 'clk_wiz' of component 'design_1_clk_wiz_0' [C:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/synth/design_1.vhd:1462]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0' [C:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.runs/synth_1/.Xil/Vivado-33544-LAPTOP-L3QBNI7L/realtime/design_1_clk_wiz_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_ps2_0_0' declared at 'C:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.runs/synth_1/.Xil/Vivado-33544-LAPTOP-L3QBNI7L/realtime/design_1_ps2_0_0_stub.vhdl:5' bound to instance 'ps2_0' of component 'design_1_ps2_0_0' [C:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/synth/design_1.vhd:1469]
INFO: [Synth 8-638] synthesizing module 'design_1_ps2_0_0' [C:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.runs/synth_1/.Xil/Vivado-33544-LAPTOP-L3QBNI7L/realtime/design_1_ps2_0_0_stub.vhdl:35]
INFO: [Synth 8-3491] module 'design_1_rst_clk_wiz_100M_0' declared at 'C:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.runs/synth_1/.Xil/Vivado-33544-LAPTOP-L3QBNI7L/realtime/design_1_rst_clk_wiz_100M_0_stub.vhdl:5' bound to instance 'rst_clk_wiz_100M' of component 'design_1_rst_clk_wiz_100M_0' [C:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/synth/design_1.vhd:1496]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_100M_0' [C:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.runs/synth_1/.Xil/Vivado-33544-LAPTOP-L3QBNI7L/realtime/design_1_rst_clk_wiz_100M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_text_display_master_0_0' declared at 'C:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.runs/synth_1/.Xil/Vivado-33544-LAPTOP-L3QBNI7L/realtime/design_1_text_display_master_0_0_stub.vhdl:5' bound to instance 'text_display_master_0' of component 'design_1_text_display_master_0_0' [C:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/synth/design_1.vhd:1509]
INFO: [Synth 8-638] synthesizing module 'design_1_text_display_master_0_0' [C:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.runs/synth_1/.Xil/Vivado-33544-LAPTOP-L3QBNI7L/realtime/design_1_text_display_master_0_0_stub.vhdl:33]
INFO: [Synth 8-638] synthesizing module 'design_1_text_display_master_0_axi_periph_0' [C:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/synth/design_1.vhd:549]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_9X0966' [C:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/synth/design_1.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_9X0966' (1#1) [C:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/synth/design_1.vhd:61]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1KV0WWF' [C:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/synth/design_1.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1KV0WWF' (2#1) [C:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/synth/design_1.vhd:172]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_ANP90T' [C:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/synth/design_1.vhd:283]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_ANP90T' (3#1) [C:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/synth/design_1.vhd:283]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1OMNY98' [C:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/synth/design_1.vhd:394]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1OMNY98' (4#1) [C:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/synth/design_1.vhd:394]
INFO: [Synth 8-3491] module 'design_1_xbar_0' declared at 'C:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.runs/synth_1/.Xil/Vivado-33544-LAPTOP-L3QBNI7L/realtime/design_1_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'design_1_xbar_0' [C:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/synth/design_1.vhd:1023]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [C:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.runs/synth_1/.Xil/Vivado-33544-LAPTOP-L3QBNI7L/realtime/design_1_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'design_1_text_display_master_0_axi_periph_0' (5#1) [C:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/synth/design_1.vhd:549]
INFO: [Synth 8-256] done synthesizing module 'design_1' (6#1) [C:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/synth/design_1.vhd:1128]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (7#1) [C:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:29]
WARNING: [Synth 8-3331] design s00_couplers_imp_1OMNY98 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1OMNY98 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1OMNY98 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1OMNY98 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_ANP90T has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_ANP90T has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_ANP90T has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_ANP90T has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1KV0WWF has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1KV0WWF has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1KV0WWF has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1KV0WWF has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_9X0966 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_9X0966 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_9X0966 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_9X0966 has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 476.488 ; gain = 159.402
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 476.488 ; gain = 159.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 476.488 ; gain = 159.402
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ip/design_1_AXI_VGA_Slave_0_0/design_1_AXI_VGA_Slave_0_0/design_1_AXI_VGA_Slave_0_0_in_context.xdc] for cell 'design_1_i/AXI_VGA_Slave_0'
Finished Parsing XDC File [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ip/design_1_AXI_VGA_Slave_0_0/design_1_AXI_VGA_Slave_0_0/design_1_AXI_VGA_Slave_0_0_in_context.xdc] for cell 'design_1_i/AXI_VGA_Slave_0'
Parsing XDC File [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ip/design_1_text_display_master_0_0/design_1_text_display_master_0_0/design_1_text_display_master_0_0_in_context.xdc] for cell 'design_1_i/text_display_master_0'
Finished Parsing XDC File [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ip/design_1_text_display_master_0_0/design_1_text_display_master_0_0/design_1_text_display_master_0_0_in_context.xdc] for cell 'design_1_i/text_display_master_0'
Parsing XDC File [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ip/design_1_ps2_0_0/design_1_ps2_0_0/design_1_ps2_0_0_in_context.xdc] for cell 'design_1_i/ps2_0'
Finished Parsing XDC File [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ip/design_1_ps2_0_0/design_1_ps2_0_0/design_1_ps2_0_0_in_context.xdc] for cell 'design_1_i/ps2_0'
Parsing XDC File [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ip/design_1_axi_switches_0_0/design_1_axi_switches_0_0/design_1_axi_switches_0_0_in_context.xdc] for cell 'design_1_i/axi_switches_0'
Finished Parsing XDC File [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ip/design_1_axi_switches_0_0/design_1_axi_switches_0_0/design_1_axi_switches_0_0_in_context.xdc] for cell 'design_1_i/axi_switches_0'
Parsing XDC File [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_1/design_1_blk_mem_gen_0_1/design_1_blk_mem_gen_0_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_1/design_1_blk_mem_gen_0_1/design_1_blk_mem_gen_0_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0'
Parsing XDC File [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/text_display_master_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/text_display_master_0_axi_periph/xbar'
Parsing XDC File [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0/design_1_clk_wiz_0_in_context.xdc] for cell 'design_1_i/clk_wiz'
Finished Parsing XDC File [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0/design_1_clk_wiz_0_in_context.xdc] for cell 'design_1_i/clk_wiz'
Parsing XDC File [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_100M'
Finished Parsing XDC File [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_100M'
Parsing XDC File [C:/Users/sidsu/Downloads/Nexys-A7-100T-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CA'. [C:/Users/sidsu/Downloads/Nexys-A7-100T-Master.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'CB'. [C:/Users/sidsu/Downloads/Nexys-A7-100T-Master.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'CC'. [C:/Users/sidsu/Downloads/Nexys-A7-100T-Master.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'CD'. [C:/Users/sidsu/Downloads/Nexys-A7-100T-Master.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'CE'. [C:/Users/sidsu/Downloads/Nexys-A7-100T-Master.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'CF'. [C:/Users/sidsu/Downloads/Nexys-A7-100T-Master.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'CG'. [C:/Users/sidsu/Downloads/Nexys-A7-100T-Master.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'DP'. [C:/Users/sidsu/Downloads/Nexys-A7-100T-Master.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [C:/Users/sidsu/Downloads/Nexys-A7-100T-Master.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [C:/Users/sidsu/Downloads/Nexys-A7-100T-Master.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [C:/Users/sidsu/Downloads/Nexys-A7-100T-Master.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [C:/Users/sidsu/Downloads/Nexys-A7-100T-Master.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [C:/Users/sidsu/Downloads/Nexys-A7-100T-Master.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [C:/Users/sidsu/Downloads/Nexys-A7-100T-Master.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [C:/Users/sidsu/Downloads/Nexys-A7-100T-Master.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [C:/Users/sidsu/Downloads/Nexys-A7-100T-Master.xdc:71]
Finished Parsing XDC File [C:/Users/sidsu/Downloads/Nexys-A7-100T-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/sidsu/Downloads/Nexys-A7-100T-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/sidsu/Downloads/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 767.633 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 767.633 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 767.633 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 767.633 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 767.633 ; gain = 450.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 767.633 ; gain = 450.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0/design_1_clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0/design_1_clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AXI_VGA_Slave_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/text_display_master_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_switches_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/text_display_master_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/text_display_master_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_100M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 767.633 ; gain = 450.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 767.633 ; gain = 450.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_text_display_master_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_text_display_master_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_text_display_master_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_text_display_master_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_text_display_master_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_1_text_display_master_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_1_text_display_master_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_text_display_master_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 767.633 ; gain = 450.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz/clk_out1' to pin 'design_1_i/clk_wiz/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 793.727 ; gain = 476.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 793.801 ; gain = 476.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 803.922 ; gain = 486.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 803.922 ; gain = 486.836
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 803.922 ; gain = 486.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 803.922 ; gain = 486.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 803.922 ; gain = 486.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 803.922 ; gain = 486.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 803.922 ; gain = 486.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |design_1_xbar_0                  |         1|
|2     |design_1_AXI_VGA_Slave_0_0       |         1|
|3     |design_1_axi_switches_0_0        |         1|
|4     |design_1_blk_mem_gen_0_1         |         1|
|5     |design_1_clk_wiz_0               |         1|
|6     |design_1_ps2_0_0                 |         1|
|7     |design_1_rst_clk_wiz_100M_0      |         1|
|8     |design_1_text_display_master_0_0 |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------+------+
|      |Cell                                    |Count |
+------+----------------------------------------+------+
|1     |design_1_AXI_VGA_Slave_0_0_bbox_0       |     1|
|2     |design_1_axi_switches_0_0_bbox_1        |     1|
|3     |design_1_blk_mem_gen_0_1_bbox_2         |     1|
|4     |design_1_clk_wiz_0_bbox_3               |     1|
|5     |design_1_ps2_0_0_bbox_4                 |     1|
|6     |design_1_rst_clk_wiz_100M_0_bbox_5      |     1|
|7     |design_1_text_display_master_0_0_bbox_6 |     1|
|8     |design_1_xbar_0_bbox_7                  |     1|
|9     |IBUF                                    |    17|
|10    |OBUF                                    |    14|
+------+----------------------------------------+------+

Report Instance Areas: 
+------+-------------------------------------+--------------------------------------------+------+
|      |Instance                             |Module                                      |Cells |
+------+-------------------------------------+--------------------------------------------+------+
|1     |top                                  |                                            |   758|
|2     |  design_1_i                         |design_1                                    |   727|
|3     |    text_display_master_0_axi_periph |design_1_text_display_master_0_axi_periph_0 |   374|
+------+-------------------------------------+--------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 803.922 ; gain = 486.836
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 803.922 ; gain = 195.691
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 803.922 ; gain = 486.836
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 812.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 812.820 ; gain = 502.637
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 812.820 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 12 22:41:40 2019...
