// Seed: 2762701608
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = "" - -1;
endmodule
module module_1 (
    output tri0  id_0,
    output tri1  id_1,
    input  tri0  id_2,
    output uwire id_3
);
  wire id_5;
  xor primCall (id_0, id_2, id_6, id_5);
  wire id_6;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
module module_2 (
    input supply0 id_0
);
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_3 (
    output wor id_0
);
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  wire id_3;
endmodule
