--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Switches_LEDs.twx Switches_LEDs.ncd -o Switches_LEDs.twr
Switches_LEDs.pcf -ucf constraints.ucf

Design file:              Switches_LEDs.ncd
Physical constraint file: Switches_LEDs.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 900 paths analyzed, 99 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.798ns.
--------------------------------------------------------------------------------

Paths for end point counter_29 (SLICE_X14Y59.CIN), 56 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          counter_29 (FF)
  Requirement:          31.250ns
  Data Path Delay:      2.746ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.291 - 0.308)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_0 to counter_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y52.AQ      Tcko                  0.476   counter<3>
                                                       counter_0
    SLICE_X14Y52.A5      net (fanout=1)        0.822   counter<0>
    SLICE_X14Y52.COUT    Topcya                0.495   counter<3>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_A<0>_mand1
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<3>
    SLICE_X14Y53.CIN     net (fanout=1)        0.003   Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<3>
    SLICE_X14Y53.COUT    Tbyp                  0.091   counter<7>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<7>
    SLICE_X14Y54.CIN     net (fanout=1)        0.003   Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<7>
    SLICE_X14Y54.COUT    Tbyp                  0.091   counter<11>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<11>
    SLICE_X14Y55.CIN     net (fanout=1)        0.003   Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<11>
    SLICE_X14Y55.COUT    Tbyp                  0.091   counter<15>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<15>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<15>
    SLICE_X14Y56.COUT    Tbyp                  0.091   counter<19>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<19>
    SLICE_X14Y57.CIN     net (fanout=1)        0.003   Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<19>
    SLICE_X14Y57.COUT    Tbyp                  0.091   counter<23>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<23>
    SLICE_X14Y58.CIN     net (fanout=1)        0.003   Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<23>
    SLICE_X14Y58.COUT    Tbyp                  0.091   counter<27>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<27>
    SLICE_X14Y59.CIN     net (fanout=1)        0.003   Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<27>
    SLICE_X14Y59.CLK     Tcinck                0.307   counter<29>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_xor<29>
                                                       counter_29
    -------------------------------------------------  ---------------------------
    Total                                      2.746ns (1.824ns logic, 0.922ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          counter_29 (FF)
  Requirement:          31.250ns
  Data Path Delay:      2.723ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.291 - 0.308)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_0 to counter_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y52.AQ      Tcko                  0.476   counter<3>
                                                       counter_0
    SLICE_X14Y52.A5      net (fanout=1)        0.822   counter<0>
    SLICE_X14Y52.COUT    Topcya                0.472   counter<3>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_lut<0>1
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<3>
    SLICE_X14Y53.CIN     net (fanout=1)        0.003   Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<3>
    SLICE_X14Y53.COUT    Tbyp                  0.091   counter<7>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<7>
    SLICE_X14Y54.CIN     net (fanout=1)        0.003   Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<7>
    SLICE_X14Y54.COUT    Tbyp                  0.091   counter<11>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<11>
    SLICE_X14Y55.CIN     net (fanout=1)        0.003   Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<11>
    SLICE_X14Y55.COUT    Tbyp                  0.091   counter<15>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<15>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<15>
    SLICE_X14Y56.COUT    Tbyp                  0.091   counter<19>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<19>
    SLICE_X14Y57.CIN     net (fanout=1)        0.003   Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<19>
    SLICE_X14Y57.COUT    Tbyp                  0.091   counter<23>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<23>
    SLICE_X14Y58.CIN     net (fanout=1)        0.003   Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<23>
    SLICE_X14Y58.COUT    Tbyp                  0.091   counter<27>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<27>
    SLICE_X14Y59.CIN     net (fanout=1)        0.003   Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<27>
    SLICE_X14Y59.CLK     Tcinck                0.307   counter<29>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_xor<29>
                                                       counter_29
    -------------------------------------------------  ---------------------------
    Total                                      2.723ns (1.801ns logic, 0.922ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_19 (FF)
  Destination:          counter_29 (FF)
  Requirement:          31.250ns
  Data Path Delay:      2.403ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.190 - 0.194)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_19 to counter_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y56.DQ      Tcko                  0.476   counter<19>
                                                       counter_19
    SLICE_X14Y56.D3      net (fanout=1)        1.094   counter<19>
    SLICE_X14Y56.COUT    Topcyd                0.335   counter<19>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_A<19>_mand1
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<19>
    SLICE_X14Y57.CIN     net (fanout=1)        0.003   Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<19>
    SLICE_X14Y57.COUT    Tbyp                  0.091   counter<23>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<23>
    SLICE_X14Y58.CIN     net (fanout=1)        0.003   Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<23>
    SLICE_X14Y58.COUT    Tbyp                  0.091   counter<27>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<27>
    SLICE_X14Y59.CIN     net (fanout=1)        0.003   Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<27>
    SLICE_X14Y59.CLK     Tcinck                0.307   counter<29>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_xor<29>
                                                       counter_29
    -------------------------------------------------  ---------------------------
    Total                                      2.403ns (1.300ns logic, 1.103ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Paths for end point counter_28 (SLICE_X14Y59.CIN), 56 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          counter_28 (FF)
  Requirement:          31.250ns
  Data Path Delay:      2.679ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.291 - 0.308)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_0 to counter_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y52.AQ      Tcko                  0.476   counter<3>
                                                       counter_0
    SLICE_X14Y52.A5      net (fanout=1)        0.822   counter<0>
    SLICE_X14Y52.COUT    Topcya                0.495   counter<3>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_A<0>_mand1
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<3>
    SLICE_X14Y53.CIN     net (fanout=1)        0.003   Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<3>
    SLICE_X14Y53.COUT    Tbyp                  0.091   counter<7>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<7>
    SLICE_X14Y54.CIN     net (fanout=1)        0.003   Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<7>
    SLICE_X14Y54.COUT    Tbyp                  0.091   counter<11>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<11>
    SLICE_X14Y55.CIN     net (fanout=1)        0.003   Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<11>
    SLICE_X14Y55.COUT    Tbyp                  0.091   counter<15>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<15>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<15>
    SLICE_X14Y56.COUT    Tbyp                  0.091   counter<19>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<19>
    SLICE_X14Y57.CIN     net (fanout=1)        0.003   Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<19>
    SLICE_X14Y57.COUT    Tbyp                  0.091   counter<23>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<23>
    SLICE_X14Y58.CIN     net (fanout=1)        0.003   Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<23>
    SLICE_X14Y58.COUT    Tbyp                  0.091   counter<27>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<27>
    SLICE_X14Y59.CIN     net (fanout=1)        0.003   Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<27>
    SLICE_X14Y59.CLK     Tcinck                0.240   counter<29>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_xor<29>
                                                       counter_28
    -------------------------------------------------  ---------------------------
    Total                                      2.679ns (1.757ns logic, 0.922ns route)
                                                       (65.6% logic, 34.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          counter_28 (FF)
  Requirement:          31.250ns
  Data Path Delay:      2.656ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.291 - 0.308)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_0 to counter_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y52.AQ      Tcko                  0.476   counter<3>
                                                       counter_0
    SLICE_X14Y52.A5      net (fanout=1)        0.822   counter<0>
    SLICE_X14Y52.COUT    Topcya                0.472   counter<3>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_lut<0>1
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<3>
    SLICE_X14Y53.CIN     net (fanout=1)        0.003   Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<3>
    SLICE_X14Y53.COUT    Tbyp                  0.091   counter<7>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<7>
    SLICE_X14Y54.CIN     net (fanout=1)        0.003   Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<7>
    SLICE_X14Y54.COUT    Tbyp                  0.091   counter<11>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<11>
    SLICE_X14Y55.CIN     net (fanout=1)        0.003   Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<11>
    SLICE_X14Y55.COUT    Tbyp                  0.091   counter<15>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<15>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<15>
    SLICE_X14Y56.COUT    Tbyp                  0.091   counter<19>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<19>
    SLICE_X14Y57.CIN     net (fanout=1)        0.003   Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<19>
    SLICE_X14Y57.COUT    Tbyp                  0.091   counter<23>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<23>
    SLICE_X14Y58.CIN     net (fanout=1)        0.003   Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<23>
    SLICE_X14Y58.COUT    Tbyp                  0.091   counter<27>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<27>
    SLICE_X14Y59.CIN     net (fanout=1)        0.003   Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<27>
    SLICE_X14Y59.CLK     Tcinck                0.240   counter<29>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_xor<29>
                                                       counter_28
    -------------------------------------------------  ---------------------------
    Total                                      2.656ns (1.734ns logic, 0.922ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_19 (FF)
  Destination:          counter_28 (FF)
  Requirement:          31.250ns
  Data Path Delay:      2.336ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.190 - 0.194)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_19 to counter_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y56.DQ      Tcko                  0.476   counter<19>
                                                       counter_19
    SLICE_X14Y56.D3      net (fanout=1)        1.094   counter<19>
    SLICE_X14Y56.COUT    Topcyd                0.335   counter<19>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_A<19>_mand1
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<19>
    SLICE_X14Y57.CIN     net (fanout=1)        0.003   Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<19>
    SLICE_X14Y57.COUT    Tbyp                  0.091   counter<23>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<23>
    SLICE_X14Y58.CIN     net (fanout=1)        0.003   Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<23>
    SLICE_X14Y58.COUT    Tbyp                  0.091   counter<27>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<27>
    SLICE_X14Y59.CIN     net (fanout=1)        0.003   Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<27>
    SLICE_X14Y59.CLK     Tcinck                0.240   counter<29>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_xor<29>
                                                       counter_28
    -------------------------------------------------  ---------------------------
    Total                                      2.336ns (1.233ns logic, 1.103ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

Paths for end point counter_26 (SLICE_X14Y58.CIN), 48 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          counter_26 (FF)
  Requirement:          31.250ns
  Data Path Delay:      2.664ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.289 - 0.308)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_0 to counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y52.AQ      Tcko                  0.476   counter<3>
                                                       counter_0
    SLICE_X14Y52.A5      net (fanout=1)        0.822   counter<0>
    SLICE_X14Y52.COUT    Topcya                0.495   counter<3>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_A<0>_mand1
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<3>
    SLICE_X14Y53.CIN     net (fanout=1)        0.003   Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<3>
    SLICE_X14Y53.COUT    Tbyp                  0.091   counter<7>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<7>
    SLICE_X14Y54.CIN     net (fanout=1)        0.003   Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<7>
    SLICE_X14Y54.COUT    Tbyp                  0.091   counter<11>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<11>
    SLICE_X14Y55.CIN     net (fanout=1)        0.003   Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<11>
    SLICE_X14Y55.COUT    Tbyp                  0.091   counter<15>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<15>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<15>
    SLICE_X14Y56.COUT    Tbyp                  0.091   counter<19>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<19>
    SLICE_X14Y57.CIN     net (fanout=1)        0.003   Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<19>
    SLICE_X14Y57.COUT    Tbyp                  0.091   counter<23>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<23>
    SLICE_X14Y58.CIN     net (fanout=1)        0.003   Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<23>
    SLICE_X14Y58.CLK     Tcinck                0.319   counter<27>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<27>
                                                       counter_26
    -------------------------------------------------  ---------------------------
    Total                                      2.664ns (1.745ns logic, 0.919ns route)
                                                       (65.5% logic, 34.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          counter_26 (FF)
  Requirement:          31.250ns
  Data Path Delay:      2.641ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.289 - 0.308)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_0 to counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y52.AQ      Tcko                  0.476   counter<3>
                                                       counter_0
    SLICE_X14Y52.A5      net (fanout=1)        0.822   counter<0>
    SLICE_X14Y52.COUT    Topcya                0.472   counter<3>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_lut<0>1
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<3>
    SLICE_X14Y53.CIN     net (fanout=1)        0.003   Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<3>
    SLICE_X14Y53.COUT    Tbyp                  0.091   counter<7>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<7>
    SLICE_X14Y54.CIN     net (fanout=1)        0.003   Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<7>
    SLICE_X14Y54.COUT    Tbyp                  0.091   counter<11>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<11>
    SLICE_X14Y55.CIN     net (fanout=1)        0.003   Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<11>
    SLICE_X14Y55.COUT    Tbyp                  0.091   counter<15>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<15>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<15>
    SLICE_X14Y56.COUT    Tbyp                  0.091   counter<19>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<19>
    SLICE_X14Y57.CIN     net (fanout=1)        0.003   Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<19>
    SLICE_X14Y57.COUT    Tbyp                  0.091   counter<23>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<23>
    SLICE_X14Y58.CIN     net (fanout=1)        0.003   Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<23>
    SLICE_X14Y58.CLK     Tcinck                0.319   counter<27>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<27>
                                                       counter_26
    -------------------------------------------------  ---------------------------
    Total                                      2.641ns (1.722ns logic, 0.919ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_19 (FF)
  Destination:          counter_26 (FF)
  Requirement:          31.250ns
  Data Path Delay:      2.321ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.188 - 0.194)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_19 to counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y56.DQ      Tcko                  0.476   counter<19>
                                                       counter_19
    SLICE_X14Y56.D3      net (fanout=1)        1.094   counter<19>
    SLICE_X14Y56.COUT    Topcyd                0.335   counter<19>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_A<19>_mand1
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<19>
    SLICE_X14Y57.CIN     net (fanout=1)        0.003   Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<19>
    SLICE_X14Y57.COUT    Tbyp                  0.091   counter<23>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<23>
    SLICE_X14Y58.CIN     net (fanout=1)        0.003   Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<23>
    SLICE_X14Y58.CLK     Tcinck                0.319   counter<27>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<27>
                                                       counter_26
    -------------------------------------------------  ---------------------------
    Total                                      2.321ns (1.221ns logic, 1.100ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point counter_1 (SLICE_X14Y52.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.505ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_1 (FF)
  Destination:          counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.505ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_1 to counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y52.BQ      Tcko                  0.200   counter<3>
                                                       counter_1
    SLICE_X14Y52.B5      net (fanout=1)        0.071   counter<1>
    SLICE_X14Y52.CLK     Tah         (-Th)    -0.234   counter<3>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_lut<1>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<3>
                                                       counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.505ns (0.434ns logic, 0.071ns route)
                                                       (85.9% logic, 14.1% route)

--------------------------------------------------------------------------------

Paths for end point counter_5 (SLICE_X14Y53.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.505ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_5 (FF)
  Destination:          counter_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.505ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_5 to counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.BQ      Tcko                  0.200   counter<7>
                                                       counter_5
    SLICE_X14Y53.B5      net (fanout=1)        0.071   counter<5>
    SLICE_X14Y53.CLK     Tah         (-Th)    -0.234   counter<7>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_lut<5>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<7>
                                                       counter_5
    -------------------------------------------------  ---------------------------
    Total                                      0.505ns (0.434ns logic, 0.071ns route)
                                                       (85.9% logic, 14.1% route)

--------------------------------------------------------------------------------

Paths for end point counter_9 (SLICE_X14Y54.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.505ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_9 (FF)
  Destination:          counter_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.505ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_9 to counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y54.BQ      Tcko                  0.200   counter<11>
                                                       counter_9
    SLICE_X14Y54.B5      net (fanout=1)        0.071   counter<9>
    SLICE_X14Y54.CLK     Tah         (-Th)    -0.234   counter<11>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_lut<9>
                                                       Mmux_counter[29]_counter[29]_mux_10_OUT_rs_cy<11>
                                                       counter_9
    -------------------------------------------------  ---------------------------
    Total                                      0.505ns (0.434ns logic, 0.071ns route)
                                                       (85.9% logic, 14.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.584ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 30.775ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: counter<3>/CLK
  Logical resource: counter_0/CK
  Location pin: SLICE_X14Y52.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 30.775ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: counter<3>/CLK
  Logical resource: counter_1/CK
  Location pin: SLICE_X14Y52.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "CLK" 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "CLK" 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.334ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 3.525ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: counter<3>/CLK
  Logical resource: counter_0/CK
  Location pin: SLICE_X14Y52.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 3.525ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: counter<3>/CLK
  Logical resource: counter_1/CK
  Location pin: SLICE_X14Y52.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.798|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 900 paths, 0 nets, and 46 connections

Design statistics:
   Minimum period:   2.798ns{1}   (Maximum frequency: 357.398MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Mar 20 22:38:10 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4572 MB



