<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="hw2_proj.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="q1_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="q1_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="q1_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="q1_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="q1_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="q2.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="q2.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="q2.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="q2_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="q2_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="q2_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="q2_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="q3.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="q3.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="q3.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1671996462" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1671996462">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1672001995" xil_pn:in_ck="2379384945864259592" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1672001995">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="q1.vhd"/>
      <outfile xil_pn:name="q1_tb.vhd"/>
      <outfile xil_pn:name="q2.vhd"/>
      <outfile xil_pn:name="q2_tb.vhd"/>
      <outfile xil_pn:name="q3.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1672001321" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7670600034603994830" xil_pn:start_ts="1672001321">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1672001321" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1926334555688543866" xil_pn:start_ts="1672001321">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671996834" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="207055374224735420" xil_pn:start_ts="1671996834">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1672001995" xil_pn:in_ck="2379384945864259592" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1672001995">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="q1.vhd"/>
      <outfile xil_pn:name="q1_tb.vhd"/>
      <outfile xil_pn:name="q2.vhd"/>
      <outfile xil_pn:name="q2_tb.vhd"/>
      <outfile xil_pn:name="q3.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1672001999" xil_pn:in_ck="2379384945864259592" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1486749395262586855" xil_pn:start_ts="1672001995">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="q2_tb_beh.prj"/>
      <outfile xil_pn:name="q2_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1672001999" xil_pn:in_ck="-7409964213326305689" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5976300222278747162" xil_pn:start_ts="1672001999">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="q2_tb_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
