# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do Parser_UDP_datagrama_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:59 on Dec 14,2024
# vcom -reportprogress 300 -2008 -work work C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Parser_UDP_datagrama
# -- Compiling architecture rtl of Parser_UDP_datagrama
# End time: 20:11:59 on Dec 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work {C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/Parser_UDP_datagrama_tb}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:14:51 on Dec 14,2024
# vcom -reportprogress 300 -work work C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/Parser_UDP_datagrama_tb 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Parser_UDP_datagrama_tb
# -- Compiling architecture behavior of Parser_UDP_datagrama_tb
# End time: 20:14:51 on Dec 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.parser_udp_datagrama_tb
# vsim rtl_work.parser_udp_datagrama_tb 
# Start time: 20:15:06 on Dec 14,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading rtl_work.parser_udp_datagrama_tb(behavior)
# Loading rtl_work.parser_udp_datagrama(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /parser_udp_datagrama_tb/uut/in_ready has no driver.
# This port will contribute value (U) to the signal network.
add wave -position insertpoint  \
sim:/parser_udp_datagrama_tb/clk \
sim:/parser_udp_datagrama_tb/reset_n \
sim:/parser_udp_datagrama_tb/in_data \
sim:/parser_udp_datagrama_tb/in_startofpacket \
sim:/parser_udp_datagrama_tb/in_endofpacket \
sim:/parser_udp_datagrama_tb/in_ready \
sim:/parser_udp_datagrama_tb/in_valid \
sim:/parser_udp_datagrama_tb/out_data \
sim:/parser_udp_datagrama_tb/out_startofpacket \
sim:/parser_udp_datagrama_tb/out_endofpacket \
sim:/parser_udp_datagrama_tb/out_ready \
sim:/parser_udp_datagrama_tb/channel \
sim:/parser_udp_datagrama_tb/clk_period
run
run
run
run
run
run
run
vcom -reportprogress 300 -work work {C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/Parser_UDP_datagrama_tb}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:10 on Dec 14,2024
# vcom -reportprogress 300 -work work C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/Parser_UDP_datagrama_tb 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Parser_UDP_datagrama_tb
# -- Compiling architecture behavior of Parser_UDP_datagrama_tb
# End time: 20:42:10 on Dec 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/Parser_UDP_datagrama_tb}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:14 on Dec 14,2024
# vcom -reportprogress 300 -work work C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/Parser_UDP_datagrama_tb 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Parser_UDP_datagrama_tb
# -- Compiling architecture behavior of Parser_UDP_datagrama_tb
# End time: 20:42:14 on Dec 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work {C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/Parser_UDP_datagrama_tb}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:25 on Dec 14,2024
# vcom -reportprogress 300 -work work C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/Parser_UDP_datagrama_tb 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Parser_UDP_datagrama_tb
# -- Compiling architecture behavior of Parser_UDP_datagrama_tb
# End time: 20:42:25 on Dec 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.parser_udp_datagrama_tb
# End time: 20:42:30 on Dec 14,2024, Elapsed time: 0:27:24
# Errors: 0, Warnings: 1
# vsim rtl_work.parser_udp_datagrama_tb 
# Start time: 20:42:30 on Dec 14,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading rtl_work.parser_udp_datagrama_tb(behavior)
# Loading rtl_work.parser_udp_datagrama(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /parser_udp_datagrama_tb/uut/in_ready has no driver.
# This port will contribute value (U) to the signal network.
# WARNING: No extended dataflow license exists
add wave -position insertpoint  \
sim:/parser_udp_datagrama_tb/clk \
sim:/parser_udp_datagrama_tb/reset_n \
sim:/parser_udp_datagrama_tb/in_data \
sim:/parser_udp_datagrama_tb/in_startofpacket \
sim:/parser_udp_datagrama_tb/in_endofpacket \
sim:/parser_udp_datagrama_tb/in_ready \
sim:/parser_udp_datagrama_tb/in_valid \
sim:/parser_udp_datagrama_tb/out_data \
sim:/parser_udp_datagrama_tb/out_startofpacket \
sim:/parser_udp_datagrama_tb/out_endofpacket \
sim:/parser_udp_datagrama_tb/out_ready \
sim:/parser_udp_datagrama_tb/channel \
sim:/parser_udp_datagrama_tb/clk_period
run
run
run
# End time: 20:44:16 on Dec 14,2024, Elapsed time: 0:01:46
# Errors: 0, Warnings: 2
