Analysis & Synthesis report for test
Mon Dec  4 05:16:28 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: dregister:PC_REG
 10. Parameter Settings for User Entity Instance: i_memory:IRAM
 11. Parameter Settings for User Entity Instance: IF_ID:pipe1|dregister:PC_REG
 12. Parameter Settings for User Entity Instance: IF_ID:pipe1|dregister:nPC_REG
 13. Parameter Settings for User Entity Instance: IF_ID:pipe1|dregister:IR_REG
 14. Parameter Settings for User Entity Instance: lsm_block:LM_SM_block|mux_2to1_nbits:mux_1
 15. Parameter Settings for User Entity Instance: lsm_block:LM_SM_block|dregister:ir8_reg
 16. Parameter Settings for User Entity Instance: lsm_block:LM_SM_block|mux_2to1_nbits:mux2
 17. Parameter Settings for User Entity Instance: sign_extend:SE6
 18. Parameter Settings for User Entity Instance: sign_extend:SE9
 19. Parameter Settings for User Entity Instance: left7_shifter:SH7
 20. Parameter Settings for User Entity Instance: mux_2to1_nbits:amux_add2
 21. Parameter Settings for User Entity Instance: mux_2to1_nbits:amux_7sh
 22. Parameter Settings for User Entity Instance: mux_4to1_nbits:amux_a3
 23. Parameter Settings for User Entity Instance: mux_2to1_nbits:amux_a2
 24. Parameter Settings for User Entity Instance: ID_RR:pipe2
 25. Parameter Settings for User Entity Instance: ID_RR:pipe2|dregister:IR_REG
 26. Parameter Settings for User Entity Instance: ID_RR:pipe2|dregister:PC_REG
 27. Parameter Settings for User Entity Instance: ID_RR:pipe2|dregister:CS1_REG
 28. Parameter Settings for User Entity Instance: ID_RR:pipe2|dregister:A1_REG
 29. Parameter Settings for User Entity Instance: ID_RR:pipe2|dregister:A2_REG
 30. Parameter Settings for User Entity Instance: ID_RR:pipe2|dregister:A3_REG
 31. Parameter Settings for User Entity Instance: ID_RR:pipe2|dregister:SE6_REG
 32. Parameter Settings for User Entity Instance: ID_RR:pipe2|dregister:SH7_REG
 33. Parameter Settings for User Entity Instance: ID_RR:pipe2|dregister:OP2_REG
 34. Parameter Settings for User Entity Instance: ID_RR:pipe2|dregister:PC_im_REG
 35. Port Connectivity Checks: "ID_RR:pipe2|dflipflop:flush_reg"
 36. Port Connectivity Checks: "ID_RR:pipe2"
 37. Port Connectivity Checks: "mux_2to1_nbits:amux_7sh"
 38. Port Connectivity Checks: "alu:ADD2"
 39. Port Connectivity Checks: "lsm_block:LM_SM_block|mux_2to1_nbits:mux2"
 40. Port Connectivity Checks: "lsm_block:LM_SM_block|counter:counter1"
 41. Port Connectivity Checks: "lsm_block:LM_SM_block|dregister:ir8_reg"
 42. Port Connectivity Checks: "lsm_block:LM_SM_block"
 43. Port Connectivity Checks: "IF_ID:pipe1|dflipflop:flush_reg"
 44. Port Connectivity Checks: "alu:ADD1"
 45. Port Connectivity Checks: "i_memory:IRAM"
 46. Post-Synthesis Netlist Statistics for Top Partition
 47. Elapsed Time Per Partition
 48. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Dec  4 05:16:28 2017       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; test                                        ;
; Top-level Entity Name              ; datapath                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 2                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29I7      ;                    ;
; Top-level entity name                                                      ; datapath           ; test               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                  ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                           ; Library ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------------+---------+
; ../ID_RR.vhd                     ; yes             ; User VHDL File  ; /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/ID_RR.vhd           ;         ;
; ../IF_ID.vhd                     ; yes             ; User VHDL File  ; /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/IF_ID.vhd           ;         ;
; ../datapath.vhd                  ; yes             ; User VHDL File  ; /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd        ;         ;
; ../i_memory.vhd                  ; yes             ; User VHDL File  ; /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/i_memory.vhd        ;         ;
; ../decoder.vhd                   ; yes             ; User VHDL File  ; /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd         ;         ;
; ../lsm_logic_block.vhd           ; yes             ; User VHDL File  ; /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd ;         ;
; ../lsm_block.vhd                 ; yes             ; User VHDL File  ; /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd       ;         ;
; ../components.vhd                ; yes             ; User VHDL File  ; /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd      ;         ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 2     ;
;                                             ;       ;
; Embedded Multiplier 9-bit elements          ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; reset ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 2     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                      ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; |datapath                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 2    ; 0            ; |datapath           ; datapath    ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dregister:PC_REG ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; nbits          ; 16    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i_memory:IRAM ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; num_words      ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IF_ID:pipe1|dregister:PC_REG ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; nbits          ; 16    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IF_ID:pipe1|dregister:nPC_REG ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; nbits          ; 16    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IF_ID:pipe1|dregister:IR_REG ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; nbits          ; 16    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lsm_block:LM_SM_block|mux_2to1_nbits:mux_1 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; nbits          ; 8     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lsm_block:LM_SM_block|dregister:ir8_reg ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; nbits          ; 8     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lsm_block:LM_SM_block|mux_2to1_nbits:mux2 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; nbits          ; 16    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sign_extend:SE6 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; input_width    ; 6     ; Signed Integer                      ;
; output_width   ; 16    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sign_extend:SE9 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; input_width    ; 9     ; Signed Integer                      ;
; output_width   ; 16    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: left7_shifter:SH7 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; input_width    ; 9     ; Signed Integer                        ;
; output_width   ; 16    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2to1_nbits:amux_add2 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; nbits          ; 16    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2to1_nbits:amux_7sh ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; nbits          ; 16    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_4to1_nbits:amux_a3 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; nbits          ; 3     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2to1_nbits:amux_a2 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; nbits          ; 3     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_RR:pipe2 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; control_length ; 21    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_RR:pipe2|dregister:IR_REG ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; nbits          ; 16    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_RR:pipe2|dregister:PC_REG ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; nbits          ; 16    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_RR:pipe2|dregister:CS1_REG ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; nbits          ; 21    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_RR:pipe2|dregister:A1_REG ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; nbits          ; 3     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_RR:pipe2|dregister:A2_REG ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; nbits          ; 3     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_RR:pipe2|dregister:A3_REG ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; nbits          ; 3     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_RR:pipe2|dregister:SE6_REG ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; nbits          ; 16    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_RR:pipe2|dregister:SH7_REG ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; nbits          ; 16    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_RR:pipe2|dregister:OP2_REG ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; nbits          ; 16    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_RR:pipe2|dregister:PC_im_REG ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; nbits          ; 16    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Port Connectivity Checks: "ID_RR:pipe2|dflipflop:flush_reg" ;
+--------+-------+----------+---------------------------------+
; Port   ; Type  ; Severity ; Details                         ;
+--------+-------+----------+---------------------------------+
; reset  ; Input ; Info     ; Stuck at GND                    ;
; enable ; Input ; Info     ; Stuck at VCC                    ;
+--------+-------+----------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_RR:pipe2"                                                                                 ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; ir_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pc_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cs1_out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a1_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a2_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a3_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; se6_out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sh7_out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op2_out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pc_im_out     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; flush_out     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; lm_sm_bit_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2to1_nbits:amux_7sh"                                                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ADD2"                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; op_sel ; Input  ; Info     ; Stuck at GND                                                                        ;
; c      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; z      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "lsm_block:LM_SM_block|mux_2to1_nbits:mux2" ;
+---------------+-------+----------+------------------------------------+
; Port          ; Type  ; Severity ; Details                            ;
+---------------+-------+----------+------------------------------------+
; input0[15..1] ; Input ; Info     ; Stuck at GND                       ;
; input0[0]     ; Input ; Info     ; Stuck at VCC                       ;
; input1        ; Input ; Info     ; Stuck at GND                       ;
+---------------+-------+----------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lsm_block:LM_SM_block|counter:counter1"                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "lsm_block:LM_SM_block|dregister:ir8_reg" ;
+-------+-------+----------+------------------------------------------+
; Port  ; Type  ; Severity ; Details                                  ;
+-------+-------+----------+------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                             ;
+-------+-------+----------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lsm_block:LM_SM_block"                                                                    ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; lm_sm_halt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; lm_sm_nop  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "IF_ID:pipe1|dflipflop:flush_reg" ;
+--------+-------+----------+---------------------------------+
; Port   ; Type  ; Severity ; Details                         ;
+--------+-------+----------+---------------------------------+
; reset  ; Input ; Info     ; Stuck at GND                    ;
; enable ; Input ; Info     ; Stuck at VCC                    ;
+--------+-------+----------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ADD1"                                                                                  ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; inp2[15..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; inp2[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; op_sel      ; Input  ; Info     ; Stuck at GND                                                                        ;
; c           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; z           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------+
; Port Connectivity Checks: "i_memory:IRAM" ;
+---------+-------+----------+--------------+
; Port    ; Type  ; Severity ; Details      ;
+---------+-------+----------+--------------+
; rd_imem ; Input ; Info     ; Stuck at VCC ;
+---------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 2                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Mon Dec  4 05:16:13 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/EX_MA.vhd
    Info (12022): Found design unit 1: EX_MA-four File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/EX_MA.vhd Line: 30
    Info (12023): Found entity 1: EX_MA File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/EX_MA.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/MA_WB.vhd
    Info (12022): Found design unit 1: MA_WB-five File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/MA_WB.vhd Line: 24
    Info (12023): Found entity 1: MA_WB File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/MA_WB.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/RR_EX.vhd
    Info (12022): Found design unit 1: RR_EX-three File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/RR_EX.vhd Line: 34
    Info (12023): Found entity 1: RR_EX File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/RR_EX.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/ID_RR.vhd
    Info (12022): Found design unit 1: ID_RR-two File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/ID_RR.vhd Line: 36
    Info (12023): Found entity 1: ID_RR File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/ID_RR.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/IF_ID.vhd
    Info (12022): Found design unit 1: IF_ID-one File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/IF_ID.vhd Line: 21
    Info (12023): Found entity 1: IF_ID File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/IF_ID.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd
    Info (12022): Found design unit 1: datapath-behave File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd Line: 16
    Info (12023): Found entity 1: datapath File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/d_memory.vhd
    Info (12022): Found design unit 1: d_memory-behave File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/d_memory.vhd Line: 15
    Info (12023): Found entity 1: d_memory File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/d_memory.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/comp2.vhd
    Info (12022): Found design unit 1: comp2-behave File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/comp2.vhd Line: 14
    Info (12023): Found entity 1: comp2 File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/comp2.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/comp1.vhd
    Info (12022): Found design unit 1: comp1-behave File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/comp1.vhd Line: 14
    Info (12023): Found entity 1: comp1 File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/comp1.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/i_memory.vhd
    Info (12022): Found design unit 1: i_memory-behave File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/i_memory.vhd Line: 14
    Info (12023): Found entity 1: i_memory File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/i_memory.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/Hazard_mitigation_unit.vhd
    Info (12022): Found design unit 1: HazardMitigationUnit-behave File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/Hazard_mitigation_unit.vhd Line: 21
    Info (12023): Found entity 1: HazardMitigationUnit File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/Hazard_mitigation_unit.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/Flag_Unit.vhd
    Info (12022): Found design unit 1: flag_unit-behave File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/Flag_Unit.vhd Line: 19
    Info (12023): Found entity 1: flag_unit File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/Flag_Unit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/flag_reg.vhd
    Info (12022): Found design unit 1: flag_reg-behave File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/flag_reg.vhd Line: 20
    Info (12023): Found entity 1: flag_reg File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/flag_reg.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd
    Info (12022): Found design unit 1: decoder-behave File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 16
    Info (12023): Found entity 1: decoder File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/RF.vhd
    Info (12022): Found design unit 1: RF-behave File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/RF.vhd Line: 17
    Info (12023): Found entity 1: RF File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/RF.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/PC_Control_Block.vhd
    Info (12022): Found design unit 1: PC_Control_Block-behave File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/PC_Control_Block.vhd Line: 17
    Info (12023): Found entity 1: PC_Control_Block File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/PC_Control_Block.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd
    Info (12022): Found design unit 1: lsm_logic_block-behave File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd Line: 27
    Info (12023): Found entity 1: lsm_logic_block File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd
    Info (12022): Found design unit 1: lsm_block-behave File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd Line: 25
    Info (12023): Found entity 1: lsm_block File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd
    Info (12022): Found design unit 1: FU-behave File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd Line: 16
    Info (12023): Found entity 1: FU File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd Line: 5
Info (12021): Found 27 design units, including 13 entities, in source file /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd
    Info (12022): Found design unit 1: basic File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd Line: 5
    Info (12022): Found design unit 2: mux_2to1-behave File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd Line: 124
    Info (12022): Found design unit 3: mux_2to1_nbits-behave File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd Line: 143
    Info (12022): Found design unit 4: mux_4to1-behave File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd Line: 163
    Info (12022): Found design unit 5: mux_4to1_nbits-behave File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd Line: 187
    Info (12022): Found design unit 6: sign_extend-extend File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd Line: 214
    Info (12022): Found design unit 7: nor_box-norer File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd Line: 235
    Info (12022): Found design unit 8: unsigned_comparator-behave File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd Line: 265
    Info (12022): Found design unit 9: left7_shifter-shift File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd Line: 302
    Info (12022): Found design unit 10: alu-Behavioral File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd Line: 324
    Info (12022): Found design unit 11: dregister-behave File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd Line: 381
    Info (12022): Found design unit 12: dflipflop-behave File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd Line: 412
    Info (12022): Found design unit 13: PriorityEncoder-behave File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd Line: 443
    Info (12022): Found design unit 14: counter-behave File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd Line: 473
    Info (12023): Found entity 1: mux_2to1 File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd Line: 118
    Info (12023): Found entity 2: mux_2to1_nbits File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd Line: 135
    Info (12023): Found entity 3: mux_4to1 File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd Line: 157
    Info (12023): Found entity 4: mux_4to1_nbits File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd Line: 179
    Info (12023): Found entity 5: sign_extend File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd Line: 206
    Info (12023): Found entity 6: nor_box File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd Line: 228
    Info (12023): Found entity 7: unsigned_comparator File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd Line: 254
    Info (12023): Found entity 8: left7_shifter File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd Line: 294
    Info (12023): Found entity 9: alu File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd Line: 313
    Info (12023): Found entity 10: dregister File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd Line: 370
    Info (12023): Found entity 11: dflipflop File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd Line: 403
    Info (12023): Found entity 12: PriorityEncoder File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd Line: 435
    Info (12023): Found entity 13: counter File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd Line: 467
Info (12127): Elaborating entity "datapath" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(275): used implicit default value for signal "hmu_pc" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd Line: 275
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(276): object "mux_7sh_out" assigned a value but never read File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd Line: 276
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(276): object "rr_ir" assigned a value but never read File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd Line: 276
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(276): object "rr_pc" assigned a value but never read File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd Line: 276
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(276): object "rr_op2" assigned a value but never read File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd Line: 276
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(276): object "rr_se6" assigned a value but never read File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd Line: 276
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(276): object "rr_sh7" assigned a value but never read File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd Line: 276
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(277): object "rr_pc_im" assigned a value but never read File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd Line: 277
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(279): used implicit default value for signal "hmu_pc_en" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd Line: 279
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(279): used implicit default value for signal "hmu_lsm_stall" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd Line: 279
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(281): object "lsm_halt" assigned a value but never read File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd Line: 281
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(281): object "lsm_nop" assigned a value but never read File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd Line: 281
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(286): object "rr_a1_out" assigned a value but never read File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd Line: 286
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(286): object "rr_a2_out" assigned a value but never read File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd Line: 286
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(286): object "rr_a3_out" assigned a value but never read File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd Line: 286
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(288): used implicit default value for signal "hmu_flush_bits" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd Line: 288
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(288): used implicit default value for signal "hmu_pipe_en_bits" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd Line: 288
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(293): object "rr_cs1_out" assigned a value but never read File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd Line: 293
Info (12128): Elaborating entity "dregister" for hierarchy "dregister:PC_REG" File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd Line: 313
Info (12128): Elaborating entity "i_memory" for hierarchy "i_memory:IRAM" File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd Line: 317
Info (12128): Elaborating entity "alu" for hierarchy "alu:ADD1" File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd Line: 321
Info (12128): Elaborating entity "IF_ID" for hierarchy "IF_ID:pipe1" File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd Line: 325
Info (12128): Elaborating entity "dflipflop" for hierarchy "IF_ID:pipe1|dflipflop:flush_reg" File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/IF_ID.vhd Line: 33
Info (12128): Elaborating entity "decoder" for hierarchy "decoder:IDU" File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd Line: 331
Warning (10036): Verilog HDL or VHDL warning at decoder.vhd(17): object "RC" assigned a value but never read File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 17
Warning (10492): VHDL Process Statement warning at decoder.vhd(29): signal "op_code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 29
Warning (10492): VHDL Process Statement warning at decoder.vhd(55): signal "ari_bits" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 55
Warning (10492): VHDL Process Statement warning at decoder.vhd(61): signal "RA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 61
Warning (10492): VHDL Process Statement warning at decoder.vhd(67): signal "RB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 67
Warning (10492): VHDL Process Statement warning at decoder.vhd(98): signal "RA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 98
Warning (10492): VHDL Process Statement warning at decoder.vhd(129): signal "ari_bits" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 129
Warning (10492): VHDL Process Statement warning at decoder.vhd(135): signal "RA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 135
Warning (10492): VHDL Process Statement warning at decoder.vhd(141): signal "RB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 141
Warning (10492): VHDL Process Statement warning at decoder.vhd(197): signal "RB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 197
Warning (10492): VHDL Process Statement warning at decoder.vhd(227): signal "RA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 227
Warning (10492): VHDL Process Statement warning at decoder.vhd(233): signal "RB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 233
Warning (10492): VHDL Process Statement warning at decoder.vhd(269): signal "RA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 269
Warning (10492): VHDL Process Statement warning at decoder.vhd(305): signal "RA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 305
Warning (10492): VHDL Process Statement warning at decoder.vhd(341): signal "RA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 341
Warning (10492): VHDL Process Statement warning at decoder.vhd(347): signal "RB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 347
Warning (10492): VHDL Process Statement warning at decoder.vhd(402): signal "RB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 402
Warning (10631): VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable "mux_a2", which holds its previous value in one or more paths through the process File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 27
Warning (10631): VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable "mux_a3", which holds its previous value in one or more paths through the process File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 27
Warning (10631): VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable "mux_op1", which holds its previous value in one or more paths through the process File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 27
Warning (10631): VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable "mux_op2", which holds its previous value in one or more paths through the process File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 27
Warning (10631): VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable "mux_rfd", which holds its previous value in one or more paths through the process File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 27
Warning (10631): VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable "mux_z2", which holds its previous value in one or more paths through the process File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 27
Warning (10631): VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable "alu_op_sel", which holds its previous value in one or more paths through the process File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 27
Warning (10631): VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable "wr_mem", which holds its previous value in one or more paths through the process File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 27
Warning (10631): VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable "wr_rf", which holds its previous value in one or more paths through the process File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 27
Warning (10631): VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable "op1_check", which holds its previous value in one or more paths through the process File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 27
Warning (10631): VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable "op2_check", which holds its previous value in one or more paths through the process File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 27
Warning (10631): VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable "source1_cycle", which holds its previous value in one or more paths through the process File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 27
Warning (10631): VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable "source2_cycle", which holds its previous value in one or more paths through the process File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 27
Warning (10631): VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable "mux_ao", which holds its previous value in one or more paths through the process File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 27
Warning (10631): VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable "valid_dest", which holds its previous value in one or more paths through the process File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 27
Warning (10631): VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable "lm_detected", which holds its previous value in one or more paths through the process File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 27
Warning (10631): VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable "sm_detected", which holds its previous value in one or more paths through the process File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 27
Warning (10631): VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable "dest_cycle", which holds its previous value in one or more paths through the process File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 27
Warning (10631): VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable "mux_d1", which holds its previous value in one or more paths through the process File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 27
Warning (10631): VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable "mux_d2", which holds its previous value in one or more paths through the process File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 27
Warning (10631): VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable "mux_7sh", which holds its previous value in one or more paths through the process File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 27
Warning (10631): VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable "mux_dr", which holds its previous value in one or more paths through the process File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 27
Warning (10631): VHDL Process Statement warning at decoder.vhd(27): inferring latch(es) for signal or variable "mux_add2", which holds its previous value in one or more paths through the process File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 27
Info (10041): Inferred latch for "mux_add2" at decoder.vhd(27) File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 27
Info (10041): Inferred latch for "mux_dr" at decoder.vhd(27) File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 27
Info (10041): Inferred latch for "mux_7sh" at decoder.vhd(27) File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 27
Info (10041): Inferred latch for "mux_d2" at decoder.vhd(27) File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 27
Info (10041): Inferred latch for "mux_d1" at decoder.vhd(27) File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 27
Info (10041): Inferred latch for "dest_cycle" at decoder.vhd(27) File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 27
Info (10041): Inferred latch for "sm_detected" at decoder.vhd(27) File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 27
Info (10041): Inferred latch for "lm_detected" at decoder.vhd(27) File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 27
Info (10041): Inferred latch for "valid_dest" at decoder.vhd(27) File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 27
Info (10041): Inferred latch for "mux_ao" at decoder.vhd(27) File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 27
Info (10041): Inferred latch for "source2_cycle[0]" at decoder.vhd(27) File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 27
Info (10041): Inferred latch for "source2_cycle[1]" at decoder.vhd(27) File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 27
Info (10041): Inferred latch for "source1_cycle[0]" at decoder.vhd(27) File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 27
Info (10041): Inferred latch for "source1_cycle[1]" at decoder.vhd(27) File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 27
Info (10041): Inferred latch for "op2_check" at decoder.vhd(27) File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 27
Info (10041): Inferred latch for "op1_check" at decoder.vhd(27) File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 27
Info (10041): Inferred latch for "wr_rf" at decoder.vhd(27) File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 27
Info (10041): Inferred latch for "wr_mem" at decoder.vhd(27) File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 27
Info (10041): Inferred latch for "alu_op_sel" at decoder.vhd(27) File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 27
Info (10041): Inferred latch for "mux_z2" at decoder.vhd(27) File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 27
Info (10041): Inferred latch for "mux_rfd" at decoder.vhd(27) File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 27
Info (10041): Inferred latch for "mux_op2[0]" at decoder.vhd(27) File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 27
Info (10041): Inferred latch for "mux_op2[1]" at decoder.vhd(27) File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 27
Info (10041): Inferred latch for "mux_op1[0]" at decoder.vhd(27) File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 27
Info (10041): Inferred latch for "mux_op1[1]" at decoder.vhd(27) File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 27
Info (10041): Inferred latch for "mux_a3[0]" at decoder.vhd(27) File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 27
Info (10041): Inferred latch for "mux_a3[1]" at decoder.vhd(27) File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 27
Info (10041): Inferred latch for "mux_a2" at decoder.vhd(27) File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd Line: 27
Info (12128): Elaborating entity "lsm_block" for hierarchy "lsm_block:LM_SM_block" File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd Line: 342
Info (12128): Elaborating entity "mux_2to1_nbits" for hierarchy "lsm_block:LM_SM_block|mux_2to1_nbits:mux_1" File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd Line: 51
Info (12128): Elaborating entity "dregister" for hierarchy "lsm_block:LM_SM_block|dregister:ir8_reg" File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd Line: 55
Info (12128): Elaborating entity "counter" for hierarchy "lsm_block:LM_SM_block|counter:counter1" File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd Line: 59
Warning (10492): VHDL Process Statement warning at components.vhd(493): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd Line: 493
Info (12128): Elaborating entity "PriorityEncoder" for hierarchy "lsm_block:LM_SM_block|PriorityEncoder:pe" File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd Line: 62
Info (12128): Elaborating entity "mux_2to1_nbits" for hierarchy "lsm_block:LM_SM_block|mux_2to1_nbits:mux2" File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd Line: 65
Info (12128): Elaborating entity "lsm_logic_block" for hierarchy "lsm_block:LM_SM_block|lsm_logic_block:lsm_block1" File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd Line: 69
Warning (10631): VHDL Process Statement warning at lsm_logic_block.vhd(31): inferring latch(es) for signal or variable "lm_sm_start", which holds its previous value in one or more paths through the process File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd Line: 31
Warning (10631): VHDL Process Statement warning at lsm_logic_block.vhd(31): inferring latch(es) for signal or variable "en_ir8", which holds its previous value in one or more paths through the process File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd Line: 31
Warning (10631): VHDL Process Statement warning at lsm_logic_block.vhd(31): inferring latch(es) for signal or variable "mux_ir8", which holds its previous value in one or more paths through the process File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd Line: 31
Warning (10631): VHDL Process Statement warning at lsm_logic_block.vhd(31): inferring latch(es) for signal or variable "en_counter", which holds its previous value in one or more paths through the process File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd Line: 31
Warning (10631): VHDL Process Statement warning at lsm_logic_block.vhd(31): inferring latch(es) for signal or variable "ir8_in_sig", which holds its previous value in one or more paths through the process File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd Line: 31
Warning (10631): VHDL Process Statement warning at lsm_logic_block.vhd(31): inferring latch(es) for signal or variable "ir8_in", which holds its previous value in one or more paths through the process File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd Line: 31
Info (10041): Inferred latch for "ir8_in[0]" at lsm_logic_block.vhd(31) File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd Line: 31
Info (10041): Inferred latch for "ir8_in[1]" at lsm_logic_block.vhd(31) File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd Line: 31
Info (10041): Inferred latch for "ir8_in[2]" at lsm_logic_block.vhd(31) File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd Line: 31
Info (10041): Inferred latch for "ir8_in[3]" at lsm_logic_block.vhd(31) File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd Line: 31
Info (10041): Inferred latch for "ir8_in[4]" at lsm_logic_block.vhd(31) File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd Line: 31
Info (10041): Inferred latch for "ir8_in[5]" at lsm_logic_block.vhd(31) File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd Line: 31
Info (10041): Inferred latch for "ir8_in[6]" at lsm_logic_block.vhd(31) File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd Line: 31
Info (10041): Inferred latch for "ir8_in[7]" at lsm_logic_block.vhd(31) File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd Line: 31
Info (10041): Inferred latch for "ir8_in_sig[0]" at lsm_logic_block.vhd(31) File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd Line: 31
Info (10041): Inferred latch for "ir8_in_sig[1]" at lsm_logic_block.vhd(31) File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd Line: 31
Info (10041): Inferred latch for "ir8_in_sig[2]" at lsm_logic_block.vhd(31) File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd Line: 31
Info (10041): Inferred latch for "ir8_in_sig[3]" at lsm_logic_block.vhd(31) File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd Line: 31
Info (10041): Inferred latch for "ir8_in_sig[4]" at lsm_logic_block.vhd(31) File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd Line: 31
Info (10041): Inferred latch for "ir8_in_sig[5]" at lsm_logic_block.vhd(31) File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd Line: 31
Info (10041): Inferred latch for "ir8_in_sig[6]" at lsm_logic_block.vhd(31) File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd Line: 31
Info (10041): Inferred latch for "ir8_in_sig[7]" at lsm_logic_block.vhd(31) File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd Line: 31
Info (10041): Inferred latch for "en_counter" at lsm_logic_block.vhd(31) File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd Line: 31
Info (10041): Inferred latch for "mux_ir8" at lsm_logic_block.vhd(31) File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd Line: 31
Info (10041): Inferred latch for "en_ir8" at lsm_logic_block.vhd(31) File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd Line: 31
Info (10041): Inferred latch for "lm_sm_start" at lsm_logic_block.vhd(31) File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd Line: 31
Info (12128): Elaborating entity "sign_extend" for hierarchy "sign_extend:SE6" File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd Line: 349
Info (12128): Elaborating entity "sign_extend" for hierarchy "sign_extend:SE9" File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd Line: 354
Info (12128): Elaborating entity "left7_shifter" for hierarchy "left7_shifter:SH7" File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd Line: 359
Info (12128): Elaborating entity "mux_4to1_nbits" for hierarchy "mux_4to1_nbits:amux_a3" File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd Line: 374
Info (12128): Elaborating entity "mux_2to1_nbits" for hierarchy "mux_2to1_nbits:amux_a2" File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd Line: 378
Info (12128): Elaborating entity "ID_RR" for hierarchy "ID_RR:pipe2" File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd Line: 383
Info (12128): Elaborating entity "dregister" for hierarchy "ID_RR:pipe2|dregister:CS1_REG" File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/ID_RR.vhd Line: 47
Info (12128): Elaborating entity "dregister" for hierarchy "ID_RR:pipe2|dregister:A1_REG" File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/ID_RR.vhd Line: 50
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "reset" File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd Line: 13
    Warning (15610): No output dependent on input pin "clk" File: /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd Line: 13
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 69 warnings
    Info: Peak virtual memory: 963 megabytes
    Info: Processing ended: Mon Dec  4 05:16:28 2017
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:34


