Timing Violation Report Min Delay Analysis

SmartTime Version 2025.2
Microchip Technology Inc. - Microchip Libero Software Release 2025.2 (Version 2025.2.0.14)
Date: Sun Jan 18 23:21:16 2026


Design: BaseDesign
Family: PolarFireSoC
Die: MPFS095T
Package: FCSG325
Temperature Range: 0 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_lt,fast_hv_lt,slow_lv_ht


Path 1
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[20]:CLK
  To:   CoreTimer_C0_0/CoreTimer_C0_0/Load[20]:D
  Delay (ns):              0.305
  Slack (ns):              0.052
  Arrival (ns):            3.219
  Required (ns):           3.167
  Operating Conditions: slow_lv_lt

Path 2
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[21]:CLK
  To:   CoreTimer_C0_0/CoreTimer_C0_0/Load[21]:D
  Delay (ns):              0.316
  Slack (ns):              0.063
  Arrival (ns):            3.230
  Required (ns):           3.167
  Operating Conditions: slow_lv_lt

Path 3
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_8[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_9[0]:D
  Delay (ns):              0.150
  Slack (ns):              0.073
  Arrival (ns):            2.130
  Required (ns):           2.057
  Operating Conditions: fast_hv_lt

Path 4
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/dmcontrol_dmactive:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg[24]:SLn
  Delay (ns):              0.345
  Slack (ns):              0.074
  Arrival (ns):            3.443
  Required (ns):           3.369
  Operating Conditions: slow_lv_ht

Path 5
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/dmcontrol_dmactive:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg[28]:SLn
  Delay (ns):              0.346
  Slack (ns):              0.075
  Arrival (ns):            3.444
  Required (ns):           3.369
  Operating Conditions: slow_lv_ht

Path 6
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/dmcontrol_dmactive:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg[26]:SLn
  Delay (ns):              0.346
  Slack (ns):              0.075
  Arrival (ns):            3.444
  Required (ns):           3.369
  Operating Conditions: slow_lv_ht

Path 7
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/dmcontrol_dmactive:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg[25]:SLn
  Delay (ns):              0.346
  Slack (ns):              0.075
  Arrival (ns):            3.444
  Required (ns):           3.369
  Operating Conditions: slow_lv_ht

Path 8
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/dmcontrol_dmactive:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg[30]:SLn
  Delay (ns):              0.347
  Slack (ns):              0.076
  Arrival (ns):            3.445
  Required (ns):           3.369
  Operating Conditions: slow_lv_ht

Path 9
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/genblk1.rst_synch_reg[1]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/genblk1.rst_synch_reg[0]:D
  Delay (ns):              0.155
  Slack (ns):              0.076
  Arrival (ns):            3.342
  Required (ns):           3.266
  Operating Conditions: fast_hv_lt

Path 10
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/dmcontrol_dmactive:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg[31]:SLn
  Delay (ns):              0.348
  Slack (ns):              0.077
  Arrival (ns):            3.446
  Required (ns):           3.369
  Operating Conditions: slow_lv_ht

Path 11
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/dmcontrol_dmactive:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg[29]:SLn
  Delay (ns):              0.349
  Slack (ns):              0.078
  Arrival (ns):            3.447
  Required (ns):           3.369
  Operating Conditions: slow_lv_ht

Path 12
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/dmcontrol_dmactive:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg[27]:SLn
  Delay (ns):              0.349
  Slack (ns):              0.078
  Arrival (ns):            3.447
  Required (ns):           3.369
  Operating Conditions: slow_lv_ht

Path 13
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/dmcontrol_dmactive:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg[15]:SLn
  Delay (ns):              0.349
  Slack (ns):              0.078
  Arrival (ns):            3.447
  Required (ns):           3.369
  Operating Conditions: slow_lv_ht

Path 14
  From: MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[3].gpin1[3]:CLK
  To:   MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[3].gpin2[3]:D
  Delay (ns):              0.154
  Slack (ns):              0.079
  Arrival (ns):            2.114
  Required (ns):           2.035
  Operating Conditions: fast_hv_lt

Path 15
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_5[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_6[0]:D
  Delay (ns):              0.156
  Slack (ns):              0.079
  Arrival (ns):            2.136
  Required (ns):           2.057
  Operating Conditions: fast_hv_lt

Path 16
  From: MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_0[7]:CLK
  To:   MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_1[7]:D
  Delay (ns):              0.153
  Slack (ns):              0.080
  Arrival (ns):            2.114
  Required (ns):           2.034
  Operating Conditions: fast_hv_lt

Path 17
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_12[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_13[0]:D
  Delay (ns):              0.157
  Slack (ns):              0.080
  Arrival (ns):            2.137
  Required (ns):           2.057
  Operating Conditions: fast_hv_lt

Path 18
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_10[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_11[0]:D
  Delay (ns):              0.159
  Slack (ns):              0.082
  Arrival (ns):            2.139
  Required (ns):           2.057
  Operating Conditions: fast_hv_lt

Path 19
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_4[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_5[0]:D
  Delay (ns):              0.161
  Slack (ns):              0.084
  Arrival (ns):            2.141
  Required (ns):           2.057
  Operating Conditions: fast_hv_lt

Path 20
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_1[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_2[0]:D
  Delay (ns):              0.158
  Slack (ns):              0.085
  Arrival (ns):            2.133
  Required (ns):           2.048
  Operating Conditions: fast_hv_lt

Path 21
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[12]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[12]:D
  Delay (ns):              0.161
  Slack (ns):              0.087
  Arrival (ns):            2.129
  Required (ns):           2.042
  Operating Conditions: fast_hv_lt

Path 22
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/cmderr_ff[0]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/abstractcs_cmderr[0]:D
  Delay (ns):              0.161
  Slack (ns):              0.088
  Arrival (ns):            2.134
  Required (ns):           2.046
  Operating Conditions: fast_hv_lt

Path 23
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:D
  Delay (ns):              0.162
  Slack (ns):              0.088
  Arrival (ns):            2.126
  Required (ns):           2.038
  Operating Conditions: fast_hv_lt

Path 24
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg[27]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data[27]:D
  Delay (ns):              0.158
  Slack (ns):              0.089
  Arrival (ns):            2.104
  Required (ns):           2.015
  Operating Conditions: fast_hv_lt

Path 25
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_0[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_1[0]:D
  Delay (ns):              0.163
  Slack (ns):              0.089
  Arrival (ns):            2.137
  Required (ns):           2.048
  Operating Conditions: fast_hv_lt

Path 26
  From: sram_test_module_0/expected[2]:CLK
  To:   sram_test_module_0/exp_d1[2]:D
  Delay (ns):              0.164
  Slack (ns):              0.090
  Arrival (ns):            2.120
  Required (ns):           2.030
  Operating Conditions: fast_hv_lt

Path 27
  From: sram_test_module_0/expected[17]:CLK
  To:   sram_test_module_0/exp_d1[17]:D
  Delay (ns):              0.158
  Slack (ns):              0.090
  Arrival (ns):            2.114
  Required (ns):           2.024
  Operating Conditions: fast_hv_lt

Path 28
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:D
  Delay (ns):              0.164
  Slack (ns):              0.090
  Arrival (ns):            2.128
  Required (ns):           2.038
  Operating Conditions: fast_hv_lt

Path 29
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_14[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:D
  Delay (ns):              0.164
  Slack (ns):              0.090
  Arrival (ns):            2.117
  Required (ns):           2.027
  Operating Conditions: fast_hv_lt

Path 30
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:D
  Delay (ns):              0.165
  Slack (ns):              0.091
  Arrival (ns):            2.129
  Required (ns):           2.038
  Operating Conditions: fast_hv_lt

Path 31
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[30]:CLK
  To:   CoreTimer_C0_0/CoreTimer_C0_0/Load[30]:D
  Delay (ns):              0.242
  Slack (ns):              0.092
  Arrival (ns):            2.195
  Required (ns):           2.103
  Operating Conditions: fast_hv_lt

Path 32
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:D
  Delay (ns):              0.166
  Slack (ns):              0.092
  Arrival (ns):            2.130
  Required (ns):           2.038
  Operating Conditions: fast_hv_lt

Path 33
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/samples_1[0]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/samples_0[0]:D
  Delay (ns):              0.169
  Slack (ns):              0.096
  Arrival (ns):            2.131
  Required (ns):           2.035
  Operating Conditions: fast_hv_lt

Path 34
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/rd_gray_ptr_synch[0]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/rd_gray_ptr_in_write[0]:D
  Delay (ns):              0.244
  Slack (ns):              0.099
  Arrival (ns):            3.623
  Required (ns):           3.524
  Operating Conditions: fast_hv_lt

Path 35
  From: sram_test_module_0/expected[19]:CLK
  To:   sram_test_module_0/exp_d1[19]:D
  Delay (ns):              0.175
  Slack (ns):              0.101
  Arrival (ns):            2.131
  Required (ns):           2.030
  Operating Conditions: fast_hv_lt

Path 36
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[7]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[7]:D
  Delay (ns):              0.250
  Slack (ns):              0.109
  Arrival (ns):            2.209
  Required (ns):           2.100
  Operating Conditions: fast_hv_lt

Path 37
  From: sram_test_module_0/expected[2]:CLK
  To:   sram_test_module_0/data_write_portA[2]:D
  Delay (ns):              0.196
  Slack (ns):              0.111
  Arrival (ns):            2.152
  Required (ns):           2.041
  Operating Conditions: fast_hv_lt

Path 38
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[18]:CLK
  To:   CoreTimer_C0_0/CoreTimer_C0_0/Load[18]:D
  Delay (ns):              0.261
  Slack (ns):              0.113
  Arrival (ns):            2.213
  Required (ns):           2.100
  Operating Conditions: fast_hv_lt

Path 39
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[11]:CLK
  To:   CoreTimer_C0_0/CoreTimer_C0_0/Load[11]:D
  Delay (ns):              0.264
  Slack (ns):              0.113
  Arrival (ns):            2.213
  Required (ns):           2.100
  Operating Conditions: fast_hv_lt

Path 40
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:D
  Delay (ns):              0.187
  Slack (ns):              0.113
  Arrival (ns):            2.137
  Required (ns):           2.024
  Operating Conditions: fast_hv_lt

Path 41
  From: MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_1[6]:CLK
  To:   MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_2[6]:D
  Delay (ns):              0.204
  Slack (ns):              0.113
  Arrival (ns):            2.162
  Required (ns):           2.049
  Operating Conditions: fast_hv_lt

Path 42
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/genblk1.rst_synch_reg[1]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/genblk1.rst_synch_reg[0]:D
  Delay (ns):              0.187
  Slack (ns):              0.114
  Arrival (ns):            2.151
  Required (ns):           2.037
  Operating Conditions: fast_hv_lt

Path 43
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_11[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_12[0]:D
  Delay (ns):              0.191
  Slack (ns):              0.114
  Arrival (ns):            2.171
  Required (ns):           2.057
  Operating Conditions: fast_hv_lt

Path 44
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[20]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[19]:D
  Delay (ns):              0.270
  Slack (ns):              0.115
  Arrival (ns):            3.439
  Required (ns):           3.324
  Operating Conditions: fast_hv_lt

Path 45
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:D
  Delay (ns):              0.190
  Slack (ns):              0.116
  Arrival (ns):            2.154
  Required (ns):           2.038
  Operating Conditions: fast_hv_lt

Path 46
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/samples_2[0]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/samples_1[0]:D
  Delay (ns):              0.190
  Slack (ns):              0.117
  Arrival (ns):            2.152
  Required (ns):           2.035
  Operating Conditions: fast_hv_lt

Path 47
  From: MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[2].gpin1[2]:CLK
  To:   MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[2].gpin2[2]:D
  Delay (ns):              0.191
  Slack (ns):              0.117
  Arrival (ns):            2.157
  Required (ns):           2.040
  Operating Conditions: fast_hv_lt

Path 48
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_9[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_10[0]:D
  Delay (ns):              0.195
  Slack (ns):              0.118
  Arrival (ns):            2.175
  Required (ns):           2.057
  Operating Conditions: fast_hv_lt

Path 49
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_6[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_7[0]:D
  Delay (ns):              0.196
  Slack (ns):              0.119
  Arrival (ns):            2.176
  Required (ns):           2.057
  Operating Conditions: fast_hv_lt

Path 50
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg[6]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_csr_addr[6]:D
  Delay (ns):              0.194
  Slack (ns):              0.120
  Arrival (ns):            2.158
  Required (ns):           2.038
  Operating Conditions: fast_hv_lt

Path 51
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[6]:CLK
  To:   CoreTimer_C0_0/CoreTimer_C0_0/Load[6]:D
  Delay (ns):              0.272
  Slack (ns):              0.120
  Arrival (ns):            2.223
  Required (ns):           2.103
  Operating Conditions: fast_hv_lt

Path 52
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[3]:CLK
  To:   CoreTimer_C0_0/CoreTimer_C0_0/Load[3]:D
  Delay (ns):              0.271
  Slack (ns):              0.120
  Arrival (ns):            2.223
  Required (ns):           2.103
  Operating Conditions: fast_hv_lt

Path 53
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[25]:CLK
  To:   CoreTimer_C0_0/CoreTimer_C0_0/Load[25]:D
  Delay (ns):              0.271
  Slack (ns):              0.120
  Arrival (ns):            2.223
  Required (ns):           2.103
  Operating Conditions: fast_hv_lt

Path 54
  From: MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_1[7]:CLK
  To:   MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_2[7]:D
  Delay (ns):              0.194
  Slack (ns):              0.120
  Arrival (ns):            2.154
  Required (ns):           2.034
  Operating Conditions: fast_hv_lt

Path 55
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/abs_cmd_transfer_ff:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg_state[5]:D
  Delay (ns):              0.198
  Slack (ns):              0.121
  Arrival (ns):            2.174
  Required (ns):           2.053
  Operating Conditions: fast_hv_lt

Path 56
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[3]:CLK
  To:   CoreTimer_C0_0/CoreTimer_C0_0/TimerPre[3]:D
  Delay (ns):              0.272
  Slack (ns):              0.121
  Arrival (ns):            2.224
  Required (ns):           2.103
  Operating Conditions: fast_hv_lt

Path 57
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/tx_parity:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/tx:D
  Delay (ns):              0.194
  Slack (ns):              0.121
  Arrival (ns):            2.139
  Required (ns):           2.018
  Operating Conditions: fast_hv_lt

Path 58
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:D
  Delay (ns):              0.195
  Slack (ns):              0.121
  Arrival (ns):            2.159
  Required (ns):           2.038
  Operating Conditions: fast_hv_lt

Path 59
  From: sram_test_module_0/expected[5]:CLK
  To:   sram_test_module_0/exp_d1[5]:D
  Delay (ns):              0.207
  Slack (ns):              0.122
  Arrival (ns):            2.163
  Required (ns):           2.041
  Operating Conditions: fast_hv_lt

Path 60
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[20]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[19]:D
  Delay (ns):              0.196
  Slack (ns):              0.122
  Arrival (ns):            2.135
  Required (ns):           2.013
  Operating Conditions: fast_hv_lt

Path 61
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/dmcontrol_dmactive:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/abstractcs_cmderr[1]:SLn
  Delay (ns):              0.264
  Slack (ns):              0.122
  Arrival (ns):            2.238
  Required (ns):           2.116
  Operating Conditions: fast_hv_lt

Path 62
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[5]:CLK
  To:   CoreTimer_C0_0/CoreTimer_C0_0/Load[5]:D
  Delay (ns):              0.273
  Slack (ns):              0.122
  Arrival (ns):            2.225
  Required (ns):           2.103
  Operating Conditions: fast_hv_lt

Path 63
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:D
  Delay (ns):              0.196
  Slack (ns):              0.122
  Arrival (ns):            2.146
  Required (ns):           2.024
  Operating Conditions: fast_hv_lt

Path 64
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_byte[2]:D
  Delay (ns):              0.211
  Slack (ns):              0.122
  Arrival (ns):            2.175
  Required (ns):           2.053
  Operating Conditions: fast_hv_lt

Path 65
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_7[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_8[0]:D
  Delay (ns):              0.199
  Slack (ns):              0.122
  Arrival (ns):            2.179
  Required (ns):           2.057
  Operating Conditions: fast_hv_lt

Path 66
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/dmcontrol_dmactive:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/abstractcs_cmderr[2]:SLn
  Delay (ns):              0.266
  Slack (ns):              0.123
  Arrival (ns):            2.240
  Required (ns):           2.117
  Operating Conditions: fast_hv_lt

Path 67
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/dmcontrol_dmactive:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/abstractcs_cmderr[0]:SLn
  Delay (ns):              0.265
  Slack (ns):              0.123
  Arrival (ns):            2.239
  Required (ns):           2.116
  Operating Conditions: fast_hv_lt

Path 68
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_resume_req:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.debug_mode:D
  Delay (ns):              0.197
  Slack (ns):              0.123
  Arrival (ns):            2.148
  Required (ns):           2.025
  Operating Conditions: fast_hv_lt

Path 69
  From: MIV_ESS_C0_0/MIV_PLIC_0/apb_interface_0/interrupt_enable_wr_data_Z[1]:CLK
  To:   MIV_ESS_C0_0/MIV_PLIC_0/plic_core_ie.genblk1[1].interrupt_enable_register_0/interrupt_enable_reg:D
  Delay (ns):              0.197
  Slack (ns):              0.123
  Arrival (ns):            2.167
  Required (ns):           2.044
  Operating Conditions: fast_hv_lt

Path 70
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg[10]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_csr_addr[10]:D
  Delay (ns):              0.198
  Slack (ns):              0.124
  Arrival (ns):            2.162
  Required (ns):           2.038
  Operating Conditions: fast_hv_lt

Path 71
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_3[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_4[0]:D
  Delay (ns):              0.201
  Slack (ns):              0.124
  Arrival (ns):            2.181
  Required (ns):           2.057
  Operating Conditions: fast_hv_lt

Path 72
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[7]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[6]:D
  Delay (ns):              0.201
  Slack (ns):              0.125
  Arrival (ns):            3.390
  Required (ns):           3.265
  Operating Conditions: fast_hv_lt

Path 73
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[18]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[17]:D
  Delay (ns):              0.200
  Slack (ns):              0.125
  Arrival (ns):            3.370
  Required (ns):           3.245
  Operating Conditions: fast_hv_lt

Path 74
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[23]:CLK
  To:   CoreTimer_C0_0/CoreTimer_C0_0/Load[23]:D
  Delay (ns):              0.273
  Slack (ns):              0.125
  Arrival (ns):            2.225
  Required (ns):           2.100
  Operating Conditions: fast_hv_lt

Path 75
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[10]:CLK
  To:   CoreTimer_C0_0/CoreTimer_C0_0/Load[10]:D
  Delay (ns):              0.276
  Slack (ns):              0.125
  Arrival (ns):            2.225
  Required (ns):           2.100
  Operating Conditions: fast_hv_lt

Path 76
  From: MIV_ESS_C0_0/MIV_PLIC_0/apb_interface_0/interrupt_enable_wr_data_Z[2]:CLK
  To:   MIV_ESS_C0_0/MIV_PLIC_0/plic_core_ie.genblk1[2].interrupt_enable_register_0/interrupt_enable_reg:D
  Delay (ns):              0.199
  Slack (ns):              0.125
  Arrival (ns):            2.169
  Required (ns):           2.044
  Operating Conditions: fast_hv_lt

Path 77
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[1].buff_valid[1]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/buff_rd_ptr[0]:D
  Delay (ns):              0.199
  Slack (ns):              0.126
  Arrival (ns):            2.148
  Required (ns):           2.022
  Operating Conditions: fast_hv_lt

Path 78
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[41]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[40]:D
  Delay (ns):              0.203
  Slack (ns):              0.126
  Arrival (ns):            2.168
  Required (ns):           2.042
  Operating Conditions: fast_hv_lt

Path 79
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[38]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[37]:D
  Delay (ns):              0.201
  Slack (ns):              0.126
  Arrival (ns):            3.377
  Required (ns):           3.251
  Operating Conditions: fast_hv_lt

Path 80
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[22]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[21]:D
  Delay (ns):              0.205
  Slack (ns):              0.126
  Arrival (ns):            3.376
  Required (ns):           3.250
  Operating Conditions: fast_hv_lt

Path 81
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[22]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[21]:D
  Delay (ns):              0.201
  Slack (ns):              0.127
  Arrival (ns):            2.140
  Required (ns):           2.013
  Operating Conditions: fast_hv_lt

Path 82
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[13]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[12]:D
  Delay (ns):              0.205
  Slack (ns):              0.127
  Arrival (ns):            3.394
  Required (ns):           3.267
  Operating Conditions: fast_hv_lt

Path 83
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:D
  Delay (ns):              0.209
  Slack (ns):              0.127
  Arrival (ns):            2.162
  Required (ns):           2.035
  Operating Conditions: fast_hv_lt

Path 84
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[4]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[3]:D
  Delay (ns):              0.202
  Slack (ns):              0.128
  Arrival (ns):            2.146
  Required (ns):           2.018
  Operating Conditions: fast_hv_lt

Path 85
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[30]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[29]:D
  Delay (ns):              0.206
  Slack (ns):              0.128
  Arrival (ns):            3.377
  Required (ns):           3.249
  Operating Conditions: fast_hv_lt

Path 86
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/receive_full_int:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/genblk1.RXRDY:D
  Delay (ns):              0.217
  Slack (ns):              0.128
  Arrival (ns):            2.184
  Required (ns):           2.056
  Operating Conditions: fast_hv_lt

Path 87
  From: MIV_ESS_C0_0/MIV_PLIC_0/plic_core_ip.genblk1[1].interrupt_pending_register/interrupt_pending_reg[0]:CLK
  To:   MIV_ESS_C0_0/MIV_PLIC_0/interrupt_claim_complete_0/int_priority[1]:D
  Delay (ns):              0.220
  Slack (ns):              0.129
  Arrival (ns):            2.188
  Required (ns):           2.059
  Operating Conditions: fast_hv_lt

Path 88
  From: CoreTimer_C0_0/CoreTimer_C0_0/Load[25]:CLK
  To:   CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA[25]:D
  Delay (ns):              0.206
  Slack (ns):              0.129
  Arrival (ns):            2.177
  Required (ns):           2.048
  Operating Conditions: fast_hv_lt

Path 89
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_wr_ptr_0[0]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_wr_ptr_1[0]:D
  Delay (ns):              0.203
  Slack (ns):              0.130
  Arrival (ns):            2.164
  Required (ns):           2.034
  Operating Conditions: fast_hv_lt

Path 90
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[2]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[1]:D
  Delay (ns):              0.204
  Slack (ns):              0.130
  Arrival (ns):            2.148
  Required (ns):           2.018
  Operating Conditions: fast_hv_lt

Path 91
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[18]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[17]:D
  Delay (ns):              0.204
  Slack (ns):              0.130
  Arrival (ns):            2.143
  Required (ns):           2.013
  Operating Conditions: fast_hv_lt

Path 92
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg[30]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data[30]:D
  Delay (ns):              0.204
  Slack (ns):              0.130
  Arrival (ns):            2.151
  Required (ns):           2.021
  Operating Conditions: fast_hv_lt

Path 93
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg[7]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_csr_addr[7]:D
  Delay (ns):              0.207
  Slack (ns):              0.130
  Arrival (ns):            2.183
  Required (ns):           2.053
  Operating Conditions: fast_hv_lt

Path 94
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg[3]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_csr_addr[3]:D
  Delay (ns):              0.204
  Slack (ns):              0.130
  Arrival (ns):            2.171
  Required (ns):           2.041
  Operating Conditions: fast_hv_lt

Path 95
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[40]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[39]:D
  Delay (ns):              0.205
  Slack (ns):              0.130
  Arrival (ns):            3.381
  Required (ns):           3.251
  Operating Conditions: fast_hv_lt

Path 96
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st[4]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st[5]:D
  Delay (ns):              0.204
  Slack (ns):              0.130
  Arrival (ns):            2.151
  Required (ns):           2.021
  Operating Conditions: fast_hv_lt

Path 97
  From: MIV_ESS_C0_0/MIV_PLIC_0/plic_core_ip.genblk1[1].interrupt_pending_register/interrupt_pending_reg[0]:CLK
  To:   MIV_ESS_C0_0/MIV_PLIC_0/interrupt_claim_complete_0/int_priority[2]:D
  Delay (ns):              0.204
  Slack (ns):              0.130
  Arrival (ns):            2.172
  Required (ns):           2.042
  Operating Conditions: fast_hv_lt

Path 98
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:D
  Delay (ns):              0.204
  Slack (ns):              0.130
  Arrival (ns):            2.154
  Required (ns):           2.024
  Operating Conditions: fast_hv_lt

Path 99
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_byte[6]:D
  Delay (ns):              0.219
  Slack (ns):              0.130
  Arrival (ns):            2.183
  Required (ns):           2.053
  Operating Conditions: fast_hv_lt

Path 100
  From: MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[2].gpin2[2]:CLK
  To:   MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[2].APB_32.edge_neg[2]:D
  Delay (ns):              0.205
  Slack (ns):              0.131
  Arrival (ns):            2.171
  Required (ns):           2.040
  Operating Conditions: fast_hv_lt

