
TestPySerial.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003b48  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ec  08003c08  08003c08  00004c08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003cf4  08003cf4  0000506c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003cf4  08003cf4  0000506c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003cf4  08003cf4  0000506c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003cf4  08003cf4  00004cf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003cf8  08003cf8  00004cf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08003cfc  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000468  2000006c  08003d68  0000506c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004d4  08003d68  000054d4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000506c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009c82  00000000  00000000  00005094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001939  00000000  00000000  0000ed16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007d8  00000000  00000000  00010650  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000604  00000000  00000000  00010e28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015974  00000000  00000000  0001142c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a3b5  00000000  00000000  00026da0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008365f  00000000  00000000  00031155  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b47b4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000022a0  00000000  00000000  000b47f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  000b6a98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000006c 	.word	0x2000006c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003bf0 	.word	0x08003bf0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000070 	.word	0x20000070
 8000104:	08003bf0 	.word	0x08003bf0

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	@ 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			@ (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			@ (mov r8, r8)

08000234 <UART_DMA_Init>:
UART_HandleTypeDef huart2;
DMA_HandleTypeDef hdma_usart2_rx;

/* USER CODE BEGIN PV */
void UART_DMA_Init(void)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	af00      	add	r7, sp, #0
    // Start DMA reception in circular mode
    HAL_UART_Receive_DMA(&huart2, rxBuffer, RX_BUFFER_SIZE);
 8000238:	2380      	movs	r3, #128	@ 0x80
 800023a:	005a      	lsls	r2, r3, #1
 800023c:	4903      	ldr	r1, [pc, #12]	@ (800024c <UART_DMA_Init+0x18>)
 800023e:	4b04      	ldr	r3, [pc, #16]	@ (8000250 <UART_DMA_Init+0x1c>)
 8000240:	0018      	movs	r0, r3
 8000242:	f001 fe31 	bl	8001ea8 <HAL_UART_Receive_DMA>
}
 8000246:	46c0      	nop			@ (mov r8, r8)
 8000248:	46bd      	mov	sp, r7
 800024a:	bd80      	pop	{r7, pc}
 800024c:	20000088 	.word	0x20000088
 8000250:	20000290 	.word	0x20000290

08000254 <ProcessReceivedData>:
 * @param data: pointer to received data
 * @param length: length of received data
 * @retval 1 if data is valid, 0 if invalid
 */
uint8_t ProcessReceivedData(uint8_t* data, uint16_t length)
{
 8000254:	b580      	push	{r7, lr}
 8000256:	b082      	sub	sp, #8
 8000258:	af00      	add	r7, sp, #0
 800025a:	6078      	str	r0, [r7, #4]
 800025c:	000a      	movs	r2, r1
 800025e:	1cbb      	adds	r3, r7, #2
 8000260:	801a      	strh	r2, [r3, #0]
    // Add your data validation logic here
    // For example: checksum validation, packet format check, etc.

    // Simple validation: check if data length is reasonable
    if(length > 0 && length < RX_BUFFER_SIZE)
 8000262:	1cbb      	adds	r3, r7, #2
 8000264:	881b      	ldrh	r3, [r3, #0]
 8000266:	2b00      	cmp	r3, #0
 8000268:	d00c      	beq.n	8000284 <ProcessReceivedData+0x30>
 800026a:	1cbb      	adds	r3, r7, #2
 800026c:	881b      	ldrh	r3, [r3, #0]
 800026e:	2bff      	cmp	r3, #255	@ 0xff
 8000270:	d808      	bhi.n	8000284 <ProcessReceivedData+0x30>
    {
        // Copy data to processing buffer
        memcpy(processedData, data, length);
 8000272:	1cbb      	adds	r3, r7, #2
 8000274:	881a      	ldrh	r2, [r3, #0]
 8000276:	6879      	ldr	r1, [r7, #4]
 8000278:	4b05      	ldr	r3, [pc, #20]	@ (8000290 <ProcessReceivedData+0x3c>)
 800027a:	0018      	movs	r0, r3
 800027c:	f002 ff93 	bl	80031a6 <memcpy>
        return 1; // Data is valid
 8000280:	2301      	movs	r3, #1
 8000282:	e000      	b.n	8000286 <ProcessReceivedData+0x32>
    }
    return 0; // Data is invalid
 8000284:	2300      	movs	r3, #0
}
 8000286:	0018      	movs	r0, r3
 8000288:	46bd      	mov	sp, r7
 800028a:	b002      	add	sp, #8
 800028c:	bd80      	pop	{r7, pc}
 800028e:	46c0      	nop			@ (mov r8, r8)
 8000290:	20000190 	.word	0x20000190

08000294 <SendAcknowledgment>:


void SendAcknowledgment(uint8_t isValid)
{
 8000294:	b580      	push	{r7, lr}
 8000296:	b082      	sub	sp, #8
 8000298:	af00      	add	r7, sp, #0
 800029a:	0002      	movs	r2, r0
 800029c:	1dfb      	adds	r3, r7, #7
 800029e:	701a      	strb	r2, [r3, #0]
    if(isValid)
 80002a0:	1dfb      	adds	r3, r7, #7
 80002a2:	781b      	ldrb	r3, [r3, #0]
 80002a4:	2b00      	cmp	r3, #0
 80002a6:	d006      	beq.n	80002b6 <SendAcknowledgment+0x22>
    {
        HAL_UART_Transmit(&huart2, &ackByte, 1, 100);
 80002a8:	4908      	ldr	r1, [pc, #32]	@ (80002cc <SendAcknowledgment+0x38>)
 80002aa:	4809      	ldr	r0, [pc, #36]	@ (80002d0 <SendAcknowledgment+0x3c>)
 80002ac:	2364      	movs	r3, #100	@ 0x64
 80002ae:	2201      	movs	r2, #1
 80002b0:	f001 fd56 	bl	8001d60 <HAL_UART_Transmit>
    }
    else
    {
        HAL_UART_Transmit(&huart2, &nackByte, 1, 100);
    }
}
 80002b4:	e005      	b.n	80002c2 <SendAcknowledgment+0x2e>
        HAL_UART_Transmit(&huart2, &nackByte, 1, 100);
 80002b6:	4907      	ldr	r1, [pc, #28]	@ (80002d4 <SendAcknowledgment+0x40>)
 80002b8:	4805      	ldr	r0, [pc, #20]	@ (80002d0 <SendAcknowledgment+0x3c>)
 80002ba:	2364      	movs	r3, #100	@ 0x64
 80002bc:	2201      	movs	r2, #1
 80002be:	f001 fd4f 	bl	8001d60 <HAL_UART_Transmit>
}
 80002c2:	46c0      	nop			@ (mov r8, r8)
 80002c4:	46bd      	mov	sp, r7
 80002c6:	b002      	add	sp, #8
 80002c8:	bd80      	pop	{r7, pc}
 80002ca:	46c0      	nop			@ (mov r8, r8)
 80002cc:	20000000 	.word	0x20000000
 80002d0:	20000290 	.word	0x20000290
 80002d4:	20000001 	.word	0x20000001

080002d8 <CheckForNewData>:

/**
 * @brief Check for new data in circular DMA buffer
 */
void CheckForNewData(void)
{
 80002d8:	b590      	push	{r4, r7, lr}
 80002da:	b083      	sub	sp, #12
 80002dc:	af00      	add	r7, sp, #0
    newPos = RX_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(huart2.hdmarx);
 80002de:	4b41      	ldr	r3, [pc, #260]	@ (80003e4 <CheckForNewData+0x10c>)
 80002e0:	2280      	movs	r2, #128	@ 0x80
 80002e2:	589b      	ldr	r3, [r3, r2]
 80002e4:	681b      	ldr	r3, [r3, #0]
 80002e6:	685b      	ldr	r3, [r3, #4]
 80002e8:	b29b      	uxth	r3, r3
 80002ea:	2280      	movs	r2, #128	@ 0x80
 80002ec:	0052      	lsls	r2, r2, #1
 80002ee:	1ad3      	subs	r3, r2, r3
 80002f0:	b29a      	uxth	r2, r3
 80002f2:	4b3d      	ldr	r3, [pc, #244]	@ (80003e8 <CheckForNewData+0x110>)
 80002f4:	801a      	strh	r2, [r3, #0]

    if(newPos != oldPos)
 80002f6:	4b3c      	ldr	r3, [pc, #240]	@ (80003e8 <CheckForNewData+0x110>)
 80002f8:	881b      	ldrh	r3, [r3, #0]
 80002fa:	b29a      	uxth	r2, r3
 80002fc:	4b3b      	ldr	r3, [pc, #236]	@ (80003ec <CheckForNewData+0x114>)
 80002fe:	881b      	ldrh	r3, [r3, #0]
 8000300:	b29b      	uxth	r3, r3
 8000302:	429a      	cmp	r2, r3
 8000304:	d069      	beq.n	80003da <CheckForNewData+0x102>
    {
        if(newPos > oldPos)
 8000306:	4b38      	ldr	r3, [pc, #224]	@ (80003e8 <CheckForNewData+0x110>)
 8000308:	881b      	ldrh	r3, [r3, #0]
 800030a:	b29a      	uxth	r2, r3
 800030c:	4b37      	ldr	r3, [pc, #220]	@ (80003ec <CheckForNewData+0x114>)
 800030e:	881b      	ldrh	r3, [r3, #0]
 8000310:	b29b      	uxth	r3, r3
 8000312:	429a      	cmp	r2, r3
 8000314:	d91f      	bls.n	8000356 <CheckForNewData+0x7e>
        {
            // Normal case: no buffer wrap-around
            dataLength = newPos - oldPos;
 8000316:	4b34      	ldr	r3, [pc, #208]	@ (80003e8 <CheckForNewData+0x110>)
 8000318:	881b      	ldrh	r3, [r3, #0]
 800031a:	b29a      	uxth	r2, r3
 800031c:	4b33      	ldr	r3, [pc, #204]	@ (80003ec <CheckForNewData+0x114>)
 800031e:	881b      	ldrh	r3, [r3, #0]
 8000320:	b29b      	uxth	r3, r3
 8000322:	1ad3      	subs	r3, r2, r3
 8000324:	b29a      	uxth	r2, r3
 8000326:	4b32      	ldr	r3, [pc, #200]	@ (80003f0 <CheckForNewData+0x118>)
 8000328:	801a      	strh	r2, [r3, #0]

            // Process data from oldPos to newPos
            uint8_t isValid = ProcessReceivedData(&rxBuffer[oldPos], dataLength);
 800032a:	4b30      	ldr	r3, [pc, #192]	@ (80003ec <CheckForNewData+0x114>)
 800032c:	881b      	ldrh	r3, [r3, #0]
 800032e:	b29b      	uxth	r3, r3
 8000330:	001a      	movs	r2, r3
 8000332:	4b30      	ldr	r3, [pc, #192]	@ (80003f4 <CheckForNewData+0x11c>)
 8000334:	18d2      	adds	r2, r2, r3
 8000336:	4b2e      	ldr	r3, [pc, #184]	@ (80003f0 <CheckForNewData+0x118>)
 8000338:	881b      	ldrh	r3, [r3, #0]
 800033a:	b29b      	uxth	r3, r3
 800033c:	1cbc      	adds	r4, r7, #2
 800033e:	0019      	movs	r1, r3
 8000340:	0010      	movs	r0, r2
 8000342:	f7ff ff87 	bl	8000254 <ProcessReceivedData>
 8000346:	0003      	movs	r3, r0
 8000348:	7023      	strb	r3, [r4, #0]
            SendAcknowledgment(isValid);
 800034a:	1cbb      	adds	r3, r7, #2
 800034c:	781b      	ldrb	r3, [r3, #0]
 800034e:	0018      	movs	r0, r3
 8000350:	f7ff ffa0 	bl	8000294 <SendAcknowledgment>
 8000354:	e039      	b.n	80003ca <CheckForNewData+0xf2>
        }
        else
        {
            // Buffer wrap-around case
            uint16_t firstPart = RX_BUFFER_SIZE - oldPos;
 8000356:	4b25      	ldr	r3, [pc, #148]	@ (80003ec <CheckForNewData+0x114>)
 8000358:	881b      	ldrh	r3, [r3, #0]
 800035a:	b29a      	uxth	r2, r3
 800035c:	1dbb      	adds	r3, r7, #6
 800035e:	2180      	movs	r1, #128	@ 0x80
 8000360:	0049      	lsls	r1, r1, #1
 8000362:	1a8a      	subs	r2, r1, r2
 8000364:	801a      	strh	r2, [r3, #0]
            uint16_t secondPart = newPos;
 8000366:	1d3b      	adds	r3, r7, #4
 8000368:	4a1f      	ldr	r2, [pc, #124]	@ (80003e8 <CheckForNewData+0x110>)
 800036a:	8812      	ldrh	r2, [r2, #0]
 800036c:	801a      	strh	r2, [r3, #0]

            // Copy first part
            memcpy(processedData, &rxBuffer[oldPos], firstPart);
 800036e:	4b1f      	ldr	r3, [pc, #124]	@ (80003ec <CheckForNewData+0x114>)
 8000370:	881b      	ldrh	r3, [r3, #0]
 8000372:	b29b      	uxth	r3, r3
 8000374:	001a      	movs	r2, r3
 8000376:	4b1f      	ldr	r3, [pc, #124]	@ (80003f4 <CheckForNewData+0x11c>)
 8000378:	18d1      	adds	r1, r2, r3
 800037a:	1dbb      	adds	r3, r7, #6
 800037c:	881a      	ldrh	r2, [r3, #0]
 800037e:	4b1e      	ldr	r3, [pc, #120]	@ (80003f8 <CheckForNewData+0x120>)
 8000380:	0018      	movs	r0, r3
 8000382:	f002 ff10 	bl	80031a6 <memcpy>
            // Copy second part
            memcpy(&processedData[firstPart], &rxBuffer[0], secondPart);
 8000386:	1dbb      	adds	r3, r7, #6
 8000388:	881a      	ldrh	r2, [r3, #0]
 800038a:	4b1b      	ldr	r3, [pc, #108]	@ (80003f8 <CheckForNewData+0x120>)
 800038c:	18d0      	adds	r0, r2, r3
 800038e:	1d3b      	adds	r3, r7, #4
 8000390:	881a      	ldrh	r2, [r3, #0]
 8000392:	4b18      	ldr	r3, [pc, #96]	@ (80003f4 <CheckForNewData+0x11c>)
 8000394:	0019      	movs	r1, r3
 8000396:	f002 ff06 	bl	80031a6 <memcpy>

            dataLength = firstPart + secondPart;
 800039a:	1dba      	adds	r2, r7, #6
 800039c:	1d3b      	adds	r3, r7, #4
 800039e:	8812      	ldrh	r2, [r2, #0]
 80003a0:	881b      	ldrh	r3, [r3, #0]
 80003a2:	18d3      	adds	r3, r2, r3
 80003a4:	b29a      	uxth	r2, r3
 80003a6:	4b12      	ldr	r3, [pc, #72]	@ (80003f0 <CheckForNewData+0x118>)
 80003a8:	801a      	strh	r2, [r3, #0]

            uint8_t isValid = ProcessReceivedData(processedData, dataLength);
 80003aa:	4b11      	ldr	r3, [pc, #68]	@ (80003f0 <CheckForNewData+0x118>)
 80003ac:	881b      	ldrh	r3, [r3, #0]
 80003ae:	b29a      	uxth	r2, r3
 80003b0:	1cfc      	adds	r4, r7, #3
 80003b2:	4b11      	ldr	r3, [pc, #68]	@ (80003f8 <CheckForNewData+0x120>)
 80003b4:	0011      	movs	r1, r2
 80003b6:	0018      	movs	r0, r3
 80003b8:	f7ff ff4c 	bl	8000254 <ProcessReceivedData>
 80003bc:	0003      	movs	r3, r0
 80003be:	7023      	strb	r3, [r4, #0]
            SendAcknowledgment(isValid);
 80003c0:	1cfb      	adds	r3, r7, #3
 80003c2:	781b      	ldrb	r3, [r3, #0]
 80003c4:	0018      	movs	r0, r3
 80003c6:	f7ff ff65 	bl	8000294 <SendAcknowledgment>
        }

        oldPos = newPos;
 80003ca:	4b07      	ldr	r3, [pc, #28]	@ (80003e8 <CheckForNewData+0x110>)
 80003cc:	881b      	ldrh	r3, [r3, #0]
 80003ce:	b29a      	uxth	r2, r3
 80003d0:	4b06      	ldr	r3, [pc, #24]	@ (80003ec <CheckForNewData+0x114>)
 80003d2:	801a      	strh	r2, [r3, #0]
        dataReady = 1;
 80003d4:	4b09      	ldr	r3, [pc, #36]	@ (80003fc <CheckForNewData+0x124>)
 80003d6:	2201      	movs	r2, #1
 80003d8:	701a      	strb	r2, [r3, #0]
    }
}
 80003da:	46c0      	nop			@ (mov r8, r8)
 80003dc:	46bd      	mov	sp, r7
 80003de:	b003      	add	sp, #12
 80003e0:	bd90      	pop	{r4, r7, pc}
 80003e2:	46c0      	nop			@ (mov r8, r8)
 80003e4:	20000290 	.word	0x20000290
 80003e8:	2000018a 	.word	0x2000018a
 80003ec:	20000188 	.word	0x20000188
 80003f0:	2000018e 	.word	0x2000018e
 80003f4:	20000088 	.word	0x20000088
 80003f8:	20000190 	.word	0x20000190
 80003fc:	2000018c 	.word	0x2000018c

08000400 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000400:	b580      	push	{r7, lr}
 8000402:	b082      	sub	sp, #8
 8000404:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000406:	f000 faf8 	bl	80009fa <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800040a:	f000 f851 	bl	80004b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800040e:	f000 f925 	bl	800065c <MX_GPIO_Init>
  MX_DMA_Init();
 8000412:	f000 f905 	bl	8000620 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000416:	f000 f897 	bl	8000548 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  UART_DMA_Init();
 800041a:	f7ff ff0b 	bl	8000234 <UART_DMA_Init>
  while (1)
  {
    /* USER CODE END WHILE */

	  // Check for new data periodically
	          CheckForNewData();
 800041e:	f7ff ff5b 	bl	80002d8 <CheckForNewData>

	          // Process received data if available
	          if(dataReady)
 8000422:	4b1d      	ldr	r3, [pc, #116]	@ (8000498 <main+0x98>)
 8000424:	781b      	ldrb	r3, [r3, #0]
 8000426:	b2db      	uxtb	r3, r3
 8000428:	2b00      	cmp	r3, #0
 800042a:	d026      	beq.n	800047a <main+0x7a>
	          {
	              dataReady = 0;
 800042c:	4b1a      	ldr	r3, [pc, #104]	@ (8000498 <main+0x98>)
 800042e:	2200      	movs	r2, #0
 8000430:	701a      	strb	r2, [r3, #0]

	              // Your data processing logic here
	              printf("Received %d bytes of data\r\n", dataLength);
 8000432:	4b1a      	ldr	r3, [pc, #104]	@ (800049c <main+0x9c>)
 8000434:	881b      	ldrh	r3, [r3, #0]
 8000436:	b29b      	uxth	r3, r3
 8000438:	001a      	movs	r2, r3
 800043a:	4b19      	ldr	r3, [pc, #100]	@ (80004a0 <main+0xa0>)
 800043c:	0011      	movs	r1, r2
 800043e:	0018      	movs	r0, r3
 8000440:	f002 fcd2 	bl	8002de8 <iprintf>

	              // Optional: Print received data (for debugging)
	              for(int i = 0; i < dataLength; i++)
 8000444:	2300      	movs	r3, #0
 8000446:	607b      	str	r3, [r7, #4]
 8000448:	e00c      	b.n	8000464 <main+0x64>
	              {
	                  printf("%02X ", processedData[i]);
 800044a:	4a16      	ldr	r2, [pc, #88]	@ (80004a4 <main+0xa4>)
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	18d3      	adds	r3, r2, r3
 8000450:	781b      	ldrb	r3, [r3, #0]
 8000452:	001a      	movs	r2, r3
 8000454:	4b14      	ldr	r3, [pc, #80]	@ (80004a8 <main+0xa8>)
 8000456:	0011      	movs	r1, r2
 8000458:	0018      	movs	r0, r3
 800045a:	f002 fcc5 	bl	8002de8 <iprintf>
	              for(int i = 0; i < dataLength; i++)
 800045e:	687b      	ldr	r3, [r7, #4]
 8000460:	3301      	adds	r3, #1
 8000462:	607b      	str	r3, [r7, #4]
 8000464:	4b0d      	ldr	r3, [pc, #52]	@ (800049c <main+0x9c>)
 8000466:	881b      	ldrh	r3, [r3, #0]
 8000468:	b29b      	uxth	r3, r3
 800046a:	001a      	movs	r2, r3
 800046c:	687b      	ldr	r3, [r7, #4]
 800046e:	4293      	cmp	r3, r2
 8000470:	dbeb      	blt.n	800044a <main+0x4a>
	              }
	              printf("\r\n");
 8000472:	4b0e      	ldr	r3, [pc, #56]	@ (80004ac <main+0xac>)
 8000474:	0018      	movs	r0, r3
 8000476:	f002 fd1d 	bl	8002eb4 <puts>
	          }

	          HAL_Delay(10); // Small delay to prevent overwhelming the system
 800047a:	200a      	movs	r0, #10
 800047c:	f000 fb3a 	bl	8000af4 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000480:	23a0      	movs	r3, #160	@ 0xa0
 8000482:	05db      	lsls	r3, r3, #23
 8000484:	2120      	movs	r1, #32
 8000486:	0018      	movs	r0, r3
 8000488:	f001 f885 	bl	8001596 <HAL_GPIO_TogglePin>
	  HAL_Delay(300);
 800048c:	2396      	movs	r3, #150	@ 0x96
 800048e:	005b      	lsls	r3, r3, #1
 8000490:	0018      	movs	r0, r3
 8000492:	f000 fb2f 	bl	8000af4 <HAL_Delay>
	          CheckForNewData();
 8000496:	e7c2      	b.n	800041e <main+0x1e>
 8000498:	2000018c 	.word	0x2000018c
 800049c:	2000018e 	.word	0x2000018e
 80004a0:	08003c08 	.word	0x08003c08
 80004a4:	20000190 	.word	0x20000190
 80004a8:	08003c24 	.word	0x08003c24
 80004ac:	08003c2c 	.word	0x08003c2c

080004b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004b0:	b590      	push	{r4, r7, lr}
 80004b2:	b08d      	sub	sp, #52	@ 0x34
 80004b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004b6:	2414      	movs	r4, #20
 80004b8:	193b      	adds	r3, r7, r4
 80004ba:	0018      	movs	r0, r3
 80004bc:	231c      	movs	r3, #28
 80004be:	001a      	movs	r2, r3
 80004c0:	2100      	movs	r1, #0
 80004c2:	f002 fded 	bl	80030a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004c6:	003b      	movs	r3, r7
 80004c8:	0018      	movs	r0, r3
 80004ca:	2314      	movs	r3, #20
 80004cc:	001a      	movs	r2, r3
 80004ce:	2100      	movs	r1, #0
 80004d0:	f002 fde6 	bl	80030a0 <memset>

  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_0);
 80004d4:	4b1b      	ldr	r3, [pc, #108]	@ (8000544 <SystemClock_Config+0x94>)
 80004d6:	681a      	ldr	r2, [r3, #0]
 80004d8:	4b1a      	ldr	r3, [pc, #104]	@ (8000544 <SystemClock_Config+0x94>)
 80004da:	2107      	movs	r1, #7
 80004dc:	438a      	bics	r2, r1
 80004de:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80004e0:	193b      	adds	r3, r7, r4
 80004e2:	2202      	movs	r2, #2
 80004e4:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004e6:	193b      	adds	r3, r7, r4
 80004e8:	2280      	movs	r2, #128	@ 0x80
 80004ea:	0052      	lsls	r2, r2, #1
 80004ec:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV4;
 80004ee:	193b      	adds	r3, r7, r4
 80004f0:	2280      	movs	r2, #128	@ 0x80
 80004f2:	0152      	lsls	r2, r2, #5
 80004f4:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80004f6:	193b      	adds	r3, r7, r4
 80004f8:	2240      	movs	r2, #64	@ 0x40
 80004fa:	615a      	str	r2, [r3, #20]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004fc:	193b      	adds	r3, r7, r4
 80004fe:	0018      	movs	r0, r3
 8000500:	f001 f864 	bl	80015cc <HAL_RCC_OscConfig>
 8000504:	1e03      	subs	r3, r0, #0
 8000506:	d001      	beq.n	800050c <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8000508:	f000 f8de 	bl	80006c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800050c:	003b      	movs	r3, r7
 800050e:	2207      	movs	r2, #7
 8000510:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000512:	003b      	movs	r3, r7
 8000514:	2200      	movs	r2, #0
 8000516:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000518:	003b      	movs	r3, r7
 800051a:	2200      	movs	r2, #0
 800051c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 800051e:	003b      	movs	r3, r7
 8000520:	2200      	movs	r2, #0
 8000522:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000524:	003b      	movs	r3, r7
 8000526:	2200      	movs	r2, #0
 8000528:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800052a:	003b      	movs	r3, r7
 800052c:	2100      	movs	r1, #0
 800052e:	0018      	movs	r0, r3
 8000530:	f001 fa30 	bl	8001994 <HAL_RCC_ClockConfig>
 8000534:	1e03      	subs	r3, r0, #0
 8000536:	d001      	beq.n	800053c <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000538:	f000 f8c6 	bl	80006c8 <Error_Handler>
  }
}
 800053c:	46c0      	nop			@ (mov r8, r8)
 800053e:	46bd      	mov	sp, r7
 8000540:	b00d      	add	sp, #52	@ 0x34
 8000542:	bd90      	pop	{r4, r7, pc}
 8000544:	40022000 	.word	0x40022000

08000548 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000548:	b580      	push	{r7, lr}
 800054a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800054c:	4b16      	ldr	r3, [pc, #88]	@ (80005a8 <MX_USART2_UART_Init+0x60>)
 800054e:	4a17      	ldr	r2, [pc, #92]	@ (80005ac <MX_USART2_UART_Init+0x64>)
 8000550:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000552:	4b15      	ldr	r3, [pc, #84]	@ (80005a8 <MX_USART2_UART_Init+0x60>)
 8000554:	22e1      	movs	r2, #225	@ 0xe1
 8000556:	0252      	lsls	r2, r2, #9
 8000558:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800055a:	4b13      	ldr	r3, [pc, #76]	@ (80005a8 <MX_USART2_UART_Init+0x60>)
 800055c:	2200      	movs	r2, #0
 800055e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000560:	4b11      	ldr	r3, [pc, #68]	@ (80005a8 <MX_USART2_UART_Init+0x60>)
 8000562:	2200      	movs	r2, #0
 8000564:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000566:	4b10      	ldr	r3, [pc, #64]	@ (80005a8 <MX_USART2_UART_Init+0x60>)
 8000568:	2200      	movs	r2, #0
 800056a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800056c:	4b0e      	ldr	r3, [pc, #56]	@ (80005a8 <MX_USART2_UART_Init+0x60>)
 800056e:	220c      	movs	r2, #12
 8000570:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000572:	4b0d      	ldr	r3, [pc, #52]	@ (80005a8 <MX_USART2_UART_Init+0x60>)
 8000574:	2200      	movs	r2, #0
 8000576:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000578:	4b0b      	ldr	r3, [pc, #44]	@ (80005a8 <MX_USART2_UART_Init+0x60>)
 800057a:	2200      	movs	r2, #0
 800057c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800057e:	4b0a      	ldr	r3, [pc, #40]	@ (80005a8 <MX_USART2_UART_Init+0x60>)
 8000580:	2200      	movs	r2, #0
 8000582:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000584:	4b08      	ldr	r3, [pc, #32]	@ (80005a8 <MX_USART2_UART_Init+0x60>)
 8000586:	2200      	movs	r2, #0
 8000588:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800058a:	4b07      	ldr	r3, [pc, #28]	@ (80005a8 <MX_USART2_UART_Init+0x60>)
 800058c:	2200      	movs	r2, #0
 800058e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000590:	4b05      	ldr	r3, [pc, #20]	@ (80005a8 <MX_USART2_UART_Init+0x60>)
 8000592:	0018      	movs	r0, r3
 8000594:	f001 fb8e 	bl	8001cb4 <HAL_UART_Init>
 8000598:	1e03      	subs	r3, r0, #0
 800059a:	d001      	beq.n	80005a0 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800059c:	f000 f894 	bl	80006c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80005a0:	46c0      	nop			@ (mov r8, r8)
 80005a2:	46bd      	mov	sp, r7
 80005a4:	bd80      	pop	{r7, pc}
 80005a6:	46c0      	nop			@ (mov r8, r8)
 80005a8:	20000290 	.word	0x20000290
 80005ac:	40004400 	.word	0x40004400

080005b0 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b082      	sub	sp, #8
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
    if(huart->Instance == USART2)
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	4a0c      	ldr	r2, [pc, #48]	@ (80005f0 <HAL_UART_ErrorCallback+0x40>)
 80005be:	4293      	cmp	r3, r2
 80005c0:	d111      	bne.n	80005e6 <HAL_UART_ErrorCallback+0x36>
    {
        // Handle UART errors
        printf("UART Error occurred\r\n");
 80005c2:	4b0c      	ldr	r3, [pc, #48]	@ (80005f4 <HAL_UART_ErrorCallback+0x44>)
 80005c4:	0018      	movs	r0, r3
 80005c6:	f002 fc75 	bl	8002eb4 <puts>

        // Restart DMA reception
        HAL_UART_DMAStop(&huart2);
 80005ca:	4b0b      	ldr	r3, [pc, #44]	@ (80005f8 <HAL_UART_ErrorCallback+0x48>)
 80005cc:	0018      	movs	r0, r3
 80005ce:	f001 fcc2 	bl	8001f56 <HAL_UART_DMAStop>
        HAL_UART_Receive_DMA(&huart2, rxBuffer, RX_BUFFER_SIZE);
 80005d2:	2380      	movs	r3, #128	@ 0x80
 80005d4:	005a      	lsls	r2, r3, #1
 80005d6:	4909      	ldr	r1, [pc, #36]	@ (80005fc <HAL_UART_ErrorCallback+0x4c>)
 80005d8:	4b07      	ldr	r3, [pc, #28]	@ (80005f8 <HAL_UART_ErrorCallback+0x48>)
 80005da:	0018      	movs	r0, r3
 80005dc:	f001 fc64 	bl	8001ea8 <HAL_UART_Receive_DMA>

        // Send NACK to indicate error
        SendAcknowledgment(0);
 80005e0:	2000      	movs	r0, #0
 80005e2:	f7ff fe57 	bl	8000294 <SendAcknowledgment>
    }
}
 80005e6:	46c0      	nop			@ (mov r8, r8)
 80005e8:	46bd      	mov	sp, r7
 80005ea:	b002      	add	sp, #8
 80005ec:	bd80      	pop	{r7, pc}
 80005ee:	46c0      	nop			@ (mov r8, r8)
 80005f0:	40004400 	.word	0x40004400
 80005f4:	08003c30 	.word	0x08003c30
 80005f8:	20000290 	.word	0x20000290
 80005fc:	20000088 	.word	0x20000088

08000600 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b082      	sub	sp, #8
 8000604:	af00      	add	r7, sp, #0
 8000606:	6078      	str	r0, [r7, #4]
    if(huart->Instance == USART2)
    {
        // Full buffer filled - can be used for additional processing
        // In circular mode, this indicates second half of buffer is full
    }
}
 8000608:	46c0      	nop			@ (mov r8, r8)
 800060a:	46bd      	mov	sp, r7
 800060c:	b002      	add	sp, #8
 800060e:	bd80      	pop	{r7, pc}

08000610 <HAL_UART_RxHalfCpltCallback>:

void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b082      	sub	sp, #8
 8000614:	af00      	add	r7, sp, #0
 8000616:	6078      	str	r0, [r7, #4]
    if(huart->Instance == USART2)
    {
        // Half buffer filled - can be used for additional processing
        // In circular mode, this indicates first half of buffer is full
    }
}
 8000618:	46c0      	nop			@ (mov r8, r8)
 800061a:	46bd      	mov	sp, r7
 800061c:	b002      	add	sp, #8
 800061e:	bd80      	pop	{r7, pc}

08000620 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b082      	sub	sp, #8
 8000624:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000626:	4b0c      	ldr	r3, [pc, #48]	@ (8000658 <MX_DMA_Init+0x38>)
 8000628:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800062a:	4b0b      	ldr	r3, [pc, #44]	@ (8000658 <MX_DMA_Init+0x38>)
 800062c:	2101      	movs	r1, #1
 800062e:	430a      	orrs	r2, r1
 8000630:	639a      	str	r2, [r3, #56]	@ 0x38
 8000632:	4b09      	ldr	r3, [pc, #36]	@ (8000658 <MX_DMA_Init+0x38>)
 8000634:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000636:	2201      	movs	r2, #1
 8000638:	4013      	ands	r3, r2
 800063a:	607b      	str	r3, [r7, #4]
 800063c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800063e:	2200      	movs	r2, #0
 8000640:	2100      	movs	r1, #0
 8000642:	2009      	movs	r0, #9
 8000644:	f000 fb26 	bl	8000c94 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000648:	2009      	movs	r0, #9
 800064a:	f000 fb38 	bl	8000cbe <HAL_NVIC_EnableIRQ>

}
 800064e:	46c0      	nop			@ (mov r8, r8)
 8000650:	46bd      	mov	sp, r7
 8000652:	b002      	add	sp, #8
 8000654:	bd80      	pop	{r7, pc}
 8000656:	46c0      	nop			@ (mov r8, r8)
 8000658:	40021000 	.word	0x40021000

0800065c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b086      	sub	sp, #24
 8000660:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000662:	1d3b      	adds	r3, r7, #4
 8000664:	0018      	movs	r0, r3
 8000666:	2314      	movs	r3, #20
 8000668:	001a      	movs	r2, r3
 800066a:	2100      	movs	r1, #0
 800066c:	f002 fd18 	bl	80030a0 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000670:	4b14      	ldr	r3, [pc, #80]	@ (80006c4 <MX_GPIO_Init+0x68>)
 8000672:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000674:	4b13      	ldr	r3, [pc, #76]	@ (80006c4 <MX_GPIO_Init+0x68>)
 8000676:	2101      	movs	r1, #1
 8000678:	430a      	orrs	r2, r1
 800067a:	635a      	str	r2, [r3, #52]	@ 0x34
 800067c:	4b11      	ldr	r3, [pc, #68]	@ (80006c4 <MX_GPIO_Init+0x68>)
 800067e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000680:	2201      	movs	r2, #1
 8000682:	4013      	ands	r3, r2
 8000684:	603b      	str	r3, [r7, #0]
 8000686:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000688:	23a0      	movs	r3, #160	@ 0xa0
 800068a:	05db      	lsls	r3, r3, #23
 800068c:	2200      	movs	r2, #0
 800068e:	2120      	movs	r1, #32
 8000690:	0018      	movs	r0, r3
 8000692:	f000 ff63 	bl	800155c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000696:	1d3b      	adds	r3, r7, #4
 8000698:	2220      	movs	r2, #32
 800069a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800069c:	1d3b      	adds	r3, r7, #4
 800069e:	2201      	movs	r2, #1
 80006a0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a2:	1d3b      	adds	r3, r7, #4
 80006a4:	2200      	movs	r2, #0
 80006a6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006a8:	1d3b      	adds	r3, r7, #4
 80006aa:	2200      	movs	r2, #0
 80006ac:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006ae:	1d3a      	adds	r2, r7, #4
 80006b0:	23a0      	movs	r3, #160	@ 0xa0
 80006b2:	05db      	lsls	r3, r3, #23
 80006b4:	0011      	movs	r1, r2
 80006b6:	0018      	movs	r0, r3
 80006b8:	f000 fdde 	bl	8001278 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80006bc:	46c0      	nop			@ (mov r8, r8)
 80006be:	46bd      	mov	sp, r7
 80006c0:	b006      	add	sp, #24
 80006c2:	bd80      	pop	{r7, pc}
 80006c4:	40021000 	.word	0x40021000

080006c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006cc:	b672      	cpsid	i
}
 80006ce:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006d0:	46c0      	nop			@ (mov r8, r8)
 80006d2:	e7fd      	b.n	80006d0 <Error_Handler+0x8>

080006d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006da:	4b0f      	ldr	r3, [pc, #60]	@ (8000718 <HAL_MspInit+0x44>)
 80006dc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80006de:	4b0e      	ldr	r3, [pc, #56]	@ (8000718 <HAL_MspInit+0x44>)
 80006e0:	2101      	movs	r1, #1
 80006e2:	430a      	orrs	r2, r1
 80006e4:	641a      	str	r2, [r3, #64]	@ 0x40
 80006e6:	4b0c      	ldr	r3, [pc, #48]	@ (8000718 <HAL_MspInit+0x44>)
 80006e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006ea:	2201      	movs	r2, #1
 80006ec:	4013      	ands	r3, r2
 80006ee:	607b      	str	r3, [r7, #4]
 80006f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006f2:	4b09      	ldr	r3, [pc, #36]	@ (8000718 <HAL_MspInit+0x44>)
 80006f4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80006f6:	4b08      	ldr	r3, [pc, #32]	@ (8000718 <HAL_MspInit+0x44>)
 80006f8:	2180      	movs	r1, #128	@ 0x80
 80006fa:	0549      	lsls	r1, r1, #21
 80006fc:	430a      	orrs	r2, r1
 80006fe:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000700:	4b05      	ldr	r3, [pc, #20]	@ (8000718 <HAL_MspInit+0x44>)
 8000702:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000704:	2380      	movs	r3, #128	@ 0x80
 8000706:	055b      	lsls	r3, r3, #21
 8000708:	4013      	ands	r3, r2
 800070a:	603b      	str	r3, [r7, #0]
 800070c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800070e:	46c0      	nop			@ (mov r8, r8)
 8000710:	46bd      	mov	sp, r7
 8000712:	b002      	add	sp, #8
 8000714:	bd80      	pop	{r7, pc}
 8000716:	46c0      	nop			@ (mov r8, r8)
 8000718:	40021000 	.word	0x40021000

0800071c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800071c:	b590      	push	{r4, r7, lr}
 800071e:	b08b      	sub	sp, #44	@ 0x2c
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000724:	2414      	movs	r4, #20
 8000726:	193b      	adds	r3, r7, r4
 8000728:	0018      	movs	r0, r3
 800072a:	2314      	movs	r3, #20
 800072c:	001a      	movs	r2, r3
 800072e:	2100      	movs	r1, #0
 8000730:	f002 fcb6 	bl	80030a0 <memset>
  if(huart->Instance==USART2)
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	4a30      	ldr	r2, [pc, #192]	@ (80007fc <HAL_UART_MspInit+0xe0>)
 800073a:	4293      	cmp	r3, r2
 800073c:	d15a      	bne.n	80007f4 <HAL_UART_MspInit+0xd8>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800073e:	4b30      	ldr	r3, [pc, #192]	@ (8000800 <HAL_UART_MspInit+0xe4>)
 8000740:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000742:	4b2f      	ldr	r3, [pc, #188]	@ (8000800 <HAL_UART_MspInit+0xe4>)
 8000744:	2180      	movs	r1, #128	@ 0x80
 8000746:	0289      	lsls	r1, r1, #10
 8000748:	430a      	orrs	r2, r1
 800074a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800074c:	4b2c      	ldr	r3, [pc, #176]	@ (8000800 <HAL_UART_MspInit+0xe4>)
 800074e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000750:	2380      	movs	r3, #128	@ 0x80
 8000752:	029b      	lsls	r3, r3, #10
 8000754:	4013      	ands	r3, r2
 8000756:	613b      	str	r3, [r7, #16]
 8000758:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800075a:	4b29      	ldr	r3, [pc, #164]	@ (8000800 <HAL_UART_MspInit+0xe4>)
 800075c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800075e:	4b28      	ldr	r3, [pc, #160]	@ (8000800 <HAL_UART_MspInit+0xe4>)
 8000760:	2101      	movs	r1, #1
 8000762:	430a      	orrs	r2, r1
 8000764:	635a      	str	r2, [r3, #52]	@ 0x34
 8000766:	4b26      	ldr	r3, [pc, #152]	@ (8000800 <HAL_UART_MspInit+0xe4>)
 8000768:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800076a:	2201      	movs	r2, #1
 800076c:	4013      	ands	r3, r2
 800076e:	60fb      	str	r3, [r7, #12]
 8000770:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000772:	0021      	movs	r1, r4
 8000774:	187b      	adds	r3, r7, r1
 8000776:	220c      	movs	r2, #12
 8000778:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800077a:	187b      	adds	r3, r7, r1
 800077c:	2202      	movs	r2, #2
 800077e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000780:	187b      	adds	r3, r7, r1
 8000782:	2200      	movs	r2, #0
 8000784:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000786:	187b      	adds	r3, r7, r1
 8000788:	2200      	movs	r2, #0
 800078a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 800078c:	187b      	adds	r3, r7, r1
 800078e:	2201      	movs	r2, #1
 8000790:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000792:	187a      	adds	r2, r7, r1
 8000794:	23a0      	movs	r3, #160	@ 0xa0
 8000796:	05db      	lsls	r3, r3, #23
 8000798:	0011      	movs	r1, r2
 800079a:	0018      	movs	r0, r3
 800079c:	f000 fd6c 	bl	8001278 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel1;
 80007a0:	4b18      	ldr	r3, [pc, #96]	@ (8000804 <HAL_UART_MspInit+0xe8>)
 80007a2:	4a19      	ldr	r2, [pc, #100]	@ (8000808 <HAL_UART_MspInit+0xec>)
 80007a4:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 80007a6:	4b17      	ldr	r3, [pc, #92]	@ (8000804 <HAL_UART_MspInit+0xe8>)
 80007a8:	2234      	movs	r2, #52	@ 0x34
 80007aa:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80007ac:	4b15      	ldr	r3, [pc, #84]	@ (8000804 <HAL_UART_MspInit+0xe8>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80007b2:	4b14      	ldr	r3, [pc, #80]	@ (8000804 <HAL_UART_MspInit+0xe8>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80007b8:	4b12      	ldr	r3, [pc, #72]	@ (8000804 <HAL_UART_MspInit+0xe8>)
 80007ba:	2280      	movs	r2, #128	@ 0x80
 80007bc:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80007be:	4b11      	ldr	r3, [pc, #68]	@ (8000804 <HAL_UART_MspInit+0xe8>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80007c4:	4b0f      	ldr	r3, [pc, #60]	@ (8000804 <HAL_UART_MspInit+0xe8>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80007ca:	4b0e      	ldr	r3, [pc, #56]	@ (8000804 <HAL_UART_MspInit+0xe8>)
 80007cc:	2220      	movs	r2, #32
 80007ce:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80007d0:	4b0c      	ldr	r3, [pc, #48]	@ (8000804 <HAL_UART_MspInit+0xe8>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80007d6:	4b0b      	ldr	r3, [pc, #44]	@ (8000804 <HAL_UART_MspInit+0xe8>)
 80007d8:	0018      	movs	r0, r3
 80007da:	f000 fa8d 	bl	8000cf8 <HAL_DMA_Init>
 80007de:	1e03      	subs	r3, r0, #0
 80007e0:	d001      	beq.n	80007e6 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 80007e2:	f7ff ff71 	bl	80006c8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	2180      	movs	r1, #128	@ 0x80
 80007ea:	4a06      	ldr	r2, [pc, #24]	@ (8000804 <HAL_UART_MspInit+0xe8>)
 80007ec:	505a      	str	r2, [r3, r1]
 80007ee:	4b05      	ldr	r3, [pc, #20]	@ (8000804 <HAL_UART_MspInit+0xe8>)
 80007f0:	687a      	ldr	r2, [r7, #4]
 80007f2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80007f4:	46c0      	nop			@ (mov r8, r8)
 80007f6:	46bd      	mov	sp, r7
 80007f8:	b00b      	add	sp, #44	@ 0x2c
 80007fa:	bd90      	pop	{r4, r7, pc}
 80007fc:	40004400 	.word	0x40004400
 8000800:	40021000 	.word	0x40021000
 8000804:	20000324 	.word	0x20000324
 8000808:	40020008 	.word	0x40020008

0800080c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000810:	46c0      	nop			@ (mov r8, r8)
 8000812:	e7fd      	b.n	8000810 <NMI_Handler+0x4>

08000814 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000818:	46c0      	nop			@ (mov r8, r8)
 800081a:	e7fd      	b.n	8000818 <HardFault_Handler+0x4>

0800081c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000820:	46c0      	nop			@ (mov r8, r8)
 8000822:	46bd      	mov	sp, r7
 8000824:	bd80      	pop	{r7, pc}

08000826 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000826:	b580      	push	{r7, lr}
 8000828:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800082a:	46c0      	nop			@ (mov r8, r8)
 800082c:	46bd      	mov	sp, r7
 800082e:	bd80      	pop	{r7, pc}

08000830 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000834:	f000 f942 	bl	8000abc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000838:	46c0      	nop			@ (mov r8, r8)
 800083a:	46bd      	mov	sp, r7
 800083c:	bd80      	pop	{r7, pc}
	...

08000840 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000844:	4b03      	ldr	r3, [pc, #12]	@ (8000854 <DMA1_Channel1_IRQHandler+0x14>)
 8000846:	0018      	movs	r0, r3
 8000848:	f000 fbca 	bl	8000fe0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800084c:	46c0      	nop			@ (mov r8, r8)
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}
 8000852:	46c0      	nop			@ (mov r8, r8)
 8000854:	20000324 	.word	0x20000324

08000858 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b086      	sub	sp, #24
 800085c:	af00      	add	r7, sp, #0
 800085e:	60f8      	str	r0, [r7, #12]
 8000860:	60b9      	str	r1, [r7, #8]
 8000862:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000864:	2300      	movs	r3, #0
 8000866:	617b      	str	r3, [r7, #20]
 8000868:	e00a      	b.n	8000880 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800086a:	e000      	b.n	800086e <_read+0x16>
 800086c:	bf00      	nop
 800086e:	0001      	movs	r1, r0
 8000870:	68bb      	ldr	r3, [r7, #8]
 8000872:	1c5a      	adds	r2, r3, #1
 8000874:	60ba      	str	r2, [r7, #8]
 8000876:	b2ca      	uxtb	r2, r1
 8000878:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800087a:	697b      	ldr	r3, [r7, #20]
 800087c:	3301      	adds	r3, #1
 800087e:	617b      	str	r3, [r7, #20]
 8000880:	697a      	ldr	r2, [r7, #20]
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	429a      	cmp	r2, r3
 8000886:	dbf0      	blt.n	800086a <_read+0x12>
  }

  return len;
 8000888:	687b      	ldr	r3, [r7, #4]
}
 800088a:	0018      	movs	r0, r3
 800088c:	46bd      	mov	sp, r7
 800088e:	b006      	add	sp, #24
 8000890:	bd80      	pop	{r7, pc}

08000892 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000892:	b580      	push	{r7, lr}
 8000894:	b086      	sub	sp, #24
 8000896:	af00      	add	r7, sp, #0
 8000898:	60f8      	str	r0, [r7, #12]
 800089a:	60b9      	str	r1, [r7, #8]
 800089c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800089e:	2300      	movs	r3, #0
 80008a0:	617b      	str	r3, [r7, #20]
 80008a2:	e009      	b.n	80008b8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80008a4:	68bb      	ldr	r3, [r7, #8]
 80008a6:	1c5a      	adds	r2, r3, #1
 80008a8:	60ba      	str	r2, [r7, #8]
 80008aa:	781b      	ldrb	r3, [r3, #0]
 80008ac:	0018      	movs	r0, r3
 80008ae:	e000      	b.n	80008b2 <_write+0x20>
 80008b0:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008b2:	697b      	ldr	r3, [r7, #20]
 80008b4:	3301      	adds	r3, #1
 80008b6:	617b      	str	r3, [r7, #20]
 80008b8:	697a      	ldr	r2, [r7, #20]
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	429a      	cmp	r2, r3
 80008be:	dbf1      	blt.n	80008a4 <_write+0x12>
  }
  return len;
 80008c0:	687b      	ldr	r3, [r7, #4]
}
 80008c2:	0018      	movs	r0, r3
 80008c4:	46bd      	mov	sp, r7
 80008c6:	b006      	add	sp, #24
 80008c8:	bd80      	pop	{r7, pc}

080008ca <_close>:

int _close(int file)
{
 80008ca:	b580      	push	{r7, lr}
 80008cc:	b082      	sub	sp, #8
 80008ce:	af00      	add	r7, sp, #0
 80008d0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80008d2:	2301      	movs	r3, #1
 80008d4:	425b      	negs	r3, r3
}
 80008d6:	0018      	movs	r0, r3
 80008d8:	46bd      	mov	sp, r7
 80008da:	b002      	add	sp, #8
 80008dc:	bd80      	pop	{r7, pc}

080008de <_fstat>:


int _fstat(int file, struct stat *st)
{
 80008de:	b580      	push	{r7, lr}
 80008e0:	b082      	sub	sp, #8
 80008e2:	af00      	add	r7, sp, #0
 80008e4:	6078      	str	r0, [r7, #4]
 80008e6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80008e8:	683b      	ldr	r3, [r7, #0]
 80008ea:	2280      	movs	r2, #128	@ 0x80
 80008ec:	0192      	lsls	r2, r2, #6
 80008ee:	605a      	str	r2, [r3, #4]
  return 0;
 80008f0:	2300      	movs	r3, #0
}
 80008f2:	0018      	movs	r0, r3
 80008f4:	46bd      	mov	sp, r7
 80008f6:	b002      	add	sp, #8
 80008f8:	bd80      	pop	{r7, pc}

080008fa <_isatty>:

int _isatty(int file)
{
 80008fa:	b580      	push	{r7, lr}
 80008fc:	b082      	sub	sp, #8
 80008fe:	af00      	add	r7, sp, #0
 8000900:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000902:	2301      	movs	r3, #1
}
 8000904:	0018      	movs	r0, r3
 8000906:	46bd      	mov	sp, r7
 8000908:	b002      	add	sp, #8
 800090a:	bd80      	pop	{r7, pc}

0800090c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b084      	sub	sp, #16
 8000910:	af00      	add	r7, sp, #0
 8000912:	60f8      	str	r0, [r7, #12]
 8000914:	60b9      	str	r1, [r7, #8]
 8000916:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000918:	2300      	movs	r3, #0
}
 800091a:	0018      	movs	r0, r3
 800091c:	46bd      	mov	sp, r7
 800091e:	b004      	add	sp, #16
 8000920:	bd80      	pop	{r7, pc}
	...

08000924 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b086      	sub	sp, #24
 8000928:	af00      	add	r7, sp, #0
 800092a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800092c:	4a14      	ldr	r2, [pc, #80]	@ (8000980 <_sbrk+0x5c>)
 800092e:	4b15      	ldr	r3, [pc, #84]	@ (8000984 <_sbrk+0x60>)
 8000930:	1ad3      	subs	r3, r2, r3
 8000932:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000934:	697b      	ldr	r3, [r7, #20]
 8000936:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000938:	4b13      	ldr	r3, [pc, #76]	@ (8000988 <_sbrk+0x64>)
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	2b00      	cmp	r3, #0
 800093e:	d102      	bne.n	8000946 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000940:	4b11      	ldr	r3, [pc, #68]	@ (8000988 <_sbrk+0x64>)
 8000942:	4a12      	ldr	r2, [pc, #72]	@ (800098c <_sbrk+0x68>)
 8000944:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000946:	4b10      	ldr	r3, [pc, #64]	@ (8000988 <_sbrk+0x64>)
 8000948:	681a      	ldr	r2, [r3, #0]
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	18d3      	adds	r3, r2, r3
 800094e:	693a      	ldr	r2, [r7, #16]
 8000950:	429a      	cmp	r2, r3
 8000952:	d207      	bcs.n	8000964 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000954:	f002 fbfa 	bl	800314c <__errno>
 8000958:	0003      	movs	r3, r0
 800095a:	220c      	movs	r2, #12
 800095c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800095e:	2301      	movs	r3, #1
 8000960:	425b      	negs	r3, r3
 8000962:	e009      	b.n	8000978 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000964:	4b08      	ldr	r3, [pc, #32]	@ (8000988 <_sbrk+0x64>)
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800096a:	4b07      	ldr	r3, [pc, #28]	@ (8000988 <_sbrk+0x64>)
 800096c:	681a      	ldr	r2, [r3, #0]
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	18d2      	adds	r2, r2, r3
 8000972:	4b05      	ldr	r3, [pc, #20]	@ (8000988 <_sbrk+0x64>)
 8000974:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000976:	68fb      	ldr	r3, [r7, #12]
}
 8000978:	0018      	movs	r0, r3
 800097a:	46bd      	mov	sp, r7
 800097c:	b006      	add	sp, #24
 800097e:	bd80      	pop	{r7, pc}
 8000980:	20007800 	.word	0x20007800
 8000984:	00000400 	.word	0x00000400
 8000988:	20000380 	.word	0x20000380
 800098c:	200004d8 	.word	0x200004d8

08000990 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000994:	4b03      	ldr	r3, [pc, #12]	@ (80009a4 <SystemInit+0x14>)
 8000996:	2280      	movs	r2, #128	@ 0x80
 8000998:	0512      	lsls	r2, r2, #20
 800099a:	609a      	str	r2, [r3, #8]
#endif
}
 800099c:	46c0      	nop			@ (mov r8, r8)
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd80      	pop	{r7, pc}
 80009a2:	46c0      	nop			@ (mov r8, r8)
 80009a4:	e000ed00 	.word	0xe000ed00

080009a8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80009a8:	480d      	ldr	r0, [pc, #52]	@ (80009e0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80009aa:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80009ac:	f7ff fff0 	bl	8000990 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80009b0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80009b2:	e003      	b.n	80009bc <LoopCopyDataInit>

080009b4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80009b4:	4b0b      	ldr	r3, [pc, #44]	@ (80009e4 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 80009b6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80009b8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80009ba:	3104      	adds	r1, #4

080009bc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80009bc:	480a      	ldr	r0, [pc, #40]	@ (80009e8 <LoopForever+0xa>)
  ldr r3, =_edata
 80009be:	4b0b      	ldr	r3, [pc, #44]	@ (80009ec <LoopForever+0xe>)
  adds r2, r0, r1
 80009c0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80009c2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80009c4:	d3f6      	bcc.n	80009b4 <CopyDataInit>
  ldr r2, =_sbss
 80009c6:	4a0a      	ldr	r2, [pc, #40]	@ (80009f0 <LoopForever+0x12>)
  b LoopFillZerobss
 80009c8:	e002      	b.n	80009d0 <LoopFillZerobss>

080009ca <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80009ca:	2300      	movs	r3, #0
  str  r3, [r2]
 80009cc:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009ce:	3204      	adds	r2, #4

080009d0 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 80009d0:	4b08      	ldr	r3, [pc, #32]	@ (80009f4 <LoopForever+0x16>)
  cmp r2, r3
 80009d2:	429a      	cmp	r2, r3
  bcc FillZerobss
 80009d4:	d3f9      	bcc.n	80009ca <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80009d6:	f002 fbbf 	bl	8003158 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80009da:	f7ff fd11 	bl	8000400 <main>

080009de <LoopForever>:

LoopForever:
    b LoopForever
 80009de:	e7fe      	b.n	80009de <LoopForever>
  ldr   r0, =_estack
 80009e0:	20007800 	.word	0x20007800
  ldr r3, =_sidata
 80009e4:	08003cfc 	.word	0x08003cfc
  ldr r0, =_sdata
 80009e8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80009ec:	2000006c 	.word	0x2000006c
  ldr r2, =_sbss
 80009f0:	2000006c 	.word	0x2000006c
  ldr r3, = _ebss
 80009f4:	200004d4 	.word	0x200004d4

080009f8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80009f8:	e7fe      	b.n	80009f8 <ADC1_IRQHandler>

080009fa <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009fa:	b580      	push	{r7, lr}
 80009fc:	b082      	sub	sp, #8
 80009fe:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000a00:	1dfb      	adds	r3, r7, #7
 8000a02:	2200      	movs	r2, #0
 8000a04:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000a06:	2003      	movs	r0, #3
 8000a08:	f000 f80e 	bl	8000a28 <HAL_InitTick>
 8000a0c:	1e03      	subs	r3, r0, #0
 8000a0e:	d003      	beq.n	8000a18 <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 8000a10:	1dfb      	adds	r3, r7, #7
 8000a12:	2201      	movs	r2, #1
 8000a14:	701a      	strb	r2, [r3, #0]
 8000a16:	e001      	b.n	8000a1c <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000a18:	f7ff fe5c 	bl	80006d4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000a1c:	1dfb      	adds	r3, r7, #7
 8000a1e:	781b      	ldrb	r3, [r3, #0]
}
 8000a20:	0018      	movs	r0, r3
 8000a22:	46bd      	mov	sp, r7
 8000a24:	b002      	add	sp, #8
 8000a26:	bd80      	pop	{r7, pc}

08000a28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a28:	b590      	push	{r4, r7, lr}
 8000a2a:	b085      	sub	sp, #20
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000a30:	230f      	movs	r3, #15
 8000a32:	18fb      	adds	r3, r7, r3
 8000a34:	2200      	movs	r2, #0
 8000a36:	701a      	strb	r2, [r3, #0]

  if ((uint32_t)uwTickFreq != 0UL)
 8000a38:	4b1d      	ldr	r3, [pc, #116]	@ (8000ab0 <HAL_InitTick+0x88>)
 8000a3a:	781b      	ldrb	r3, [r3, #0]
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d02b      	beq.n	8000a98 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 8000a40:	4b1c      	ldr	r3, [pc, #112]	@ (8000ab4 <HAL_InitTick+0x8c>)
 8000a42:	681c      	ldr	r4, [r3, #0]
 8000a44:	4b1a      	ldr	r3, [pc, #104]	@ (8000ab0 <HAL_InitTick+0x88>)
 8000a46:	781b      	ldrb	r3, [r3, #0]
 8000a48:	0019      	movs	r1, r3
 8000a4a:	23fa      	movs	r3, #250	@ 0xfa
 8000a4c:	0098      	lsls	r0, r3, #2
 8000a4e:	f7ff fb65 	bl	800011c <__udivsi3>
 8000a52:	0003      	movs	r3, r0
 8000a54:	0019      	movs	r1, r3
 8000a56:	0020      	movs	r0, r4
 8000a58:	f7ff fb60 	bl	800011c <__udivsi3>
 8000a5c:	0003      	movs	r3, r0
 8000a5e:	0018      	movs	r0, r3
 8000a60:	f000 f93d 	bl	8000cde <HAL_SYSTICK_Config>
 8000a64:	1e03      	subs	r3, r0, #0
 8000a66:	d112      	bne.n	8000a8e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	2b03      	cmp	r3, #3
 8000a6c:	d80a      	bhi.n	8000a84 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a6e:	6879      	ldr	r1, [r7, #4]
 8000a70:	2301      	movs	r3, #1
 8000a72:	425b      	negs	r3, r3
 8000a74:	2200      	movs	r2, #0
 8000a76:	0018      	movs	r0, r3
 8000a78:	f000 f90c 	bl	8000c94 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000a7c:	4b0e      	ldr	r3, [pc, #56]	@ (8000ab8 <HAL_InitTick+0x90>)
 8000a7e:	687a      	ldr	r2, [r7, #4]
 8000a80:	601a      	str	r2, [r3, #0]
 8000a82:	e00d      	b.n	8000aa0 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000a84:	230f      	movs	r3, #15
 8000a86:	18fb      	adds	r3, r7, r3
 8000a88:	2201      	movs	r2, #1
 8000a8a:	701a      	strb	r2, [r3, #0]
 8000a8c:	e008      	b.n	8000aa0 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000a8e:	230f      	movs	r3, #15
 8000a90:	18fb      	adds	r3, r7, r3
 8000a92:	2201      	movs	r2, #1
 8000a94:	701a      	strb	r2, [r3, #0]
 8000a96:	e003      	b.n	8000aa0 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000a98:	230f      	movs	r3, #15
 8000a9a:	18fb      	adds	r3, r7, r3
 8000a9c:	2201      	movs	r2, #1
 8000a9e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000aa0:	230f      	movs	r3, #15
 8000aa2:	18fb      	adds	r3, r7, r3
 8000aa4:	781b      	ldrb	r3, [r3, #0]
}
 8000aa6:	0018      	movs	r0, r3
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	b005      	add	sp, #20
 8000aac:	bd90      	pop	{r4, r7, pc}
 8000aae:	46c0      	nop			@ (mov r8, r8)
 8000ab0:	2000000c 	.word	0x2000000c
 8000ab4:	20000004 	.word	0x20000004
 8000ab8:	20000008 	.word	0x20000008

08000abc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000ac0:	4b05      	ldr	r3, [pc, #20]	@ (8000ad8 <HAL_IncTick+0x1c>)
 8000ac2:	781b      	ldrb	r3, [r3, #0]
 8000ac4:	001a      	movs	r2, r3
 8000ac6:	4b05      	ldr	r3, [pc, #20]	@ (8000adc <HAL_IncTick+0x20>)
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	18d2      	adds	r2, r2, r3
 8000acc:	4b03      	ldr	r3, [pc, #12]	@ (8000adc <HAL_IncTick+0x20>)
 8000ace:	601a      	str	r2, [r3, #0]
}
 8000ad0:	46c0      	nop			@ (mov r8, r8)
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bd80      	pop	{r7, pc}
 8000ad6:	46c0      	nop			@ (mov r8, r8)
 8000ad8:	2000000c 	.word	0x2000000c
 8000adc:	20000384 	.word	0x20000384

08000ae0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	af00      	add	r7, sp, #0
  return uwTick;
 8000ae4:	4b02      	ldr	r3, [pc, #8]	@ (8000af0 <HAL_GetTick+0x10>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
}
 8000ae8:	0018      	movs	r0, r3
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	46c0      	nop			@ (mov r8, r8)
 8000af0:	20000384 	.word	0x20000384

08000af4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b084      	sub	sp, #16
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000afc:	f7ff fff0 	bl	8000ae0 <HAL_GetTick>
 8000b00:	0003      	movs	r3, r0
 8000b02:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b08:	68fb      	ldr	r3, [r7, #12]
 8000b0a:	3301      	adds	r3, #1
 8000b0c:	d005      	beq.n	8000b1a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b0e:	4b0a      	ldr	r3, [pc, #40]	@ (8000b38 <HAL_Delay+0x44>)
 8000b10:	781b      	ldrb	r3, [r3, #0]
 8000b12:	001a      	movs	r2, r3
 8000b14:	68fb      	ldr	r3, [r7, #12]
 8000b16:	189b      	adds	r3, r3, r2
 8000b18:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000b1a:	46c0      	nop			@ (mov r8, r8)
 8000b1c:	f7ff ffe0 	bl	8000ae0 <HAL_GetTick>
 8000b20:	0002      	movs	r2, r0
 8000b22:	68bb      	ldr	r3, [r7, #8]
 8000b24:	1ad3      	subs	r3, r2, r3
 8000b26:	68fa      	ldr	r2, [r7, #12]
 8000b28:	429a      	cmp	r2, r3
 8000b2a:	d8f7      	bhi.n	8000b1c <HAL_Delay+0x28>
  {
  }
}
 8000b2c:	46c0      	nop			@ (mov r8, r8)
 8000b2e:	46c0      	nop			@ (mov r8, r8)
 8000b30:	46bd      	mov	sp, r7
 8000b32:	b004      	add	sp, #16
 8000b34:	bd80      	pop	{r7, pc}
 8000b36:	46c0      	nop			@ (mov r8, r8)
 8000b38:	2000000c 	.word	0x2000000c

08000b3c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b082      	sub	sp, #8
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	0002      	movs	r2, r0
 8000b44:	1dfb      	adds	r3, r7, #7
 8000b46:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000b48:	1dfb      	adds	r3, r7, #7
 8000b4a:	781b      	ldrb	r3, [r3, #0]
 8000b4c:	2b7f      	cmp	r3, #127	@ 0x7f
 8000b4e:	d809      	bhi.n	8000b64 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b50:	1dfb      	adds	r3, r7, #7
 8000b52:	781b      	ldrb	r3, [r3, #0]
 8000b54:	001a      	movs	r2, r3
 8000b56:	231f      	movs	r3, #31
 8000b58:	401a      	ands	r2, r3
 8000b5a:	4b04      	ldr	r3, [pc, #16]	@ (8000b6c <__NVIC_EnableIRQ+0x30>)
 8000b5c:	2101      	movs	r1, #1
 8000b5e:	4091      	lsls	r1, r2
 8000b60:	000a      	movs	r2, r1
 8000b62:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8000b64:	46c0      	nop			@ (mov r8, r8)
 8000b66:	46bd      	mov	sp, r7
 8000b68:	b002      	add	sp, #8
 8000b6a:	bd80      	pop	{r7, pc}
 8000b6c:	e000e100 	.word	0xe000e100

08000b70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b70:	b590      	push	{r4, r7, lr}
 8000b72:	b083      	sub	sp, #12
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	0002      	movs	r2, r0
 8000b78:	6039      	str	r1, [r7, #0]
 8000b7a:	1dfb      	adds	r3, r7, #7
 8000b7c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000b7e:	1dfb      	adds	r3, r7, #7
 8000b80:	781b      	ldrb	r3, [r3, #0]
 8000b82:	2b7f      	cmp	r3, #127	@ 0x7f
 8000b84:	d828      	bhi.n	8000bd8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b86:	4a2f      	ldr	r2, [pc, #188]	@ (8000c44 <__NVIC_SetPriority+0xd4>)
 8000b88:	1dfb      	adds	r3, r7, #7
 8000b8a:	781b      	ldrb	r3, [r3, #0]
 8000b8c:	b25b      	sxtb	r3, r3
 8000b8e:	089b      	lsrs	r3, r3, #2
 8000b90:	33c0      	adds	r3, #192	@ 0xc0
 8000b92:	009b      	lsls	r3, r3, #2
 8000b94:	589b      	ldr	r3, [r3, r2]
 8000b96:	1dfa      	adds	r2, r7, #7
 8000b98:	7812      	ldrb	r2, [r2, #0]
 8000b9a:	0011      	movs	r1, r2
 8000b9c:	2203      	movs	r2, #3
 8000b9e:	400a      	ands	r2, r1
 8000ba0:	00d2      	lsls	r2, r2, #3
 8000ba2:	21ff      	movs	r1, #255	@ 0xff
 8000ba4:	4091      	lsls	r1, r2
 8000ba6:	000a      	movs	r2, r1
 8000ba8:	43d2      	mvns	r2, r2
 8000baa:	401a      	ands	r2, r3
 8000bac:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000bae:	683b      	ldr	r3, [r7, #0]
 8000bb0:	019b      	lsls	r3, r3, #6
 8000bb2:	22ff      	movs	r2, #255	@ 0xff
 8000bb4:	401a      	ands	r2, r3
 8000bb6:	1dfb      	adds	r3, r7, #7
 8000bb8:	781b      	ldrb	r3, [r3, #0]
 8000bba:	0018      	movs	r0, r3
 8000bbc:	2303      	movs	r3, #3
 8000bbe:	4003      	ands	r3, r0
 8000bc0:	00db      	lsls	r3, r3, #3
 8000bc2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000bc4:	481f      	ldr	r0, [pc, #124]	@ (8000c44 <__NVIC_SetPriority+0xd4>)
 8000bc6:	1dfb      	adds	r3, r7, #7
 8000bc8:	781b      	ldrb	r3, [r3, #0]
 8000bca:	b25b      	sxtb	r3, r3
 8000bcc:	089b      	lsrs	r3, r3, #2
 8000bce:	430a      	orrs	r2, r1
 8000bd0:	33c0      	adds	r3, #192	@ 0xc0
 8000bd2:	009b      	lsls	r3, r3, #2
 8000bd4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000bd6:	e031      	b.n	8000c3c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000bd8:	4a1b      	ldr	r2, [pc, #108]	@ (8000c48 <__NVIC_SetPriority+0xd8>)
 8000bda:	1dfb      	adds	r3, r7, #7
 8000bdc:	781b      	ldrb	r3, [r3, #0]
 8000bde:	0019      	movs	r1, r3
 8000be0:	230f      	movs	r3, #15
 8000be2:	400b      	ands	r3, r1
 8000be4:	3b08      	subs	r3, #8
 8000be6:	089b      	lsrs	r3, r3, #2
 8000be8:	3306      	adds	r3, #6
 8000bea:	009b      	lsls	r3, r3, #2
 8000bec:	18d3      	adds	r3, r2, r3
 8000bee:	3304      	adds	r3, #4
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	1dfa      	adds	r2, r7, #7
 8000bf4:	7812      	ldrb	r2, [r2, #0]
 8000bf6:	0011      	movs	r1, r2
 8000bf8:	2203      	movs	r2, #3
 8000bfa:	400a      	ands	r2, r1
 8000bfc:	00d2      	lsls	r2, r2, #3
 8000bfe:	21ff      	movs	r1, #255	@ 0xff
 8000c00:	4091      	lsls	r1, r2
 8000c02:	000a      	movs	r2, r1
 8000c04:	43d2      	mvns	r2, r2
 8000c06:	401a      	ands	r2, r3
 8000c08:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000c0a:	683b      	ldr	r3, [r7, #0]
 8000c0c:	019b      	lsls	r3, r3, #6
 8000c0e:	22ff      	movs	r2, #255	@ 0xff
 8000c10:	401a      	ands	r2, r3
 8000c12:	1dfb      	adds	r3, r7, #7
 8000c14:	781b      	ldrb	r3, [r3, #0]
 8000c16:	0018      	movs	r0, r3
 8000c18:	2303      	movs	r3, #3
 8000c1a:	4003      	ands	r3, r0
 8000c1c:	00db      	lsls	r3, r3, #3
 8000c1e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c20:	4809      	ldr	r0, [pc, #36]	@ (8000c48 <__NVIC_SetPriority+0xd8>)
 8000c22:	1dfb      	adds	r3, r7, #7
 8000c24:	781b      	ldrb	r3, [r3, #0]
 8000c26:	001c      	movs	r4, r3
 8000c28:	230f      	movs	r3, #15
 8000c2a:	4023      	ands	r3, r4
 8000c2c:	3b08      	subs	r3, #8
 8000c2e:	089b      	lsrs	r3, r3, #2
 8000c30:	430a      	orrs	r2, r1
 8000c32:	3306      	adds	r3, #6
 8000c34:	009b      	lsls	r3, r3, #2
 8000c36:	18c3      	adds	r3, r0, r3
 8000c38:	3304      	adds	r3, #4
 8000c3a:	601a      	str	r2, [r3, #0]
}
 8000c3c:	46c0      	nop			@ (mov r8, r8)
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	b003      	add	sp, #12
 8000c42:	bd90      	pop	{r4, r7, pc}
 8000c44:	e000e100 	.word	0xe000e100
 8000c48:	e000ed00 	.word	0xe000ed00

08000c4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b082      	sub	sp, #8
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	1e5a      	subs	r2, r3, #1
 8000c58:	2380      	movs	r3, #128	@ 0x80
 8000c5a:	045b      	lsls	r3, r3, #17
 8000c5c:	429a      	cmp	r2, r3
 8000c5e:	d301      	bcc.n	8000c64 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c60:	2301      	movs	r3, #1
 8000c62:	e010      	b.n	8000c86 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c64:	4b0a      	ldr	r3, [pc, #40]	@ (8000c90 <SysTick_Config+0x44>)
 8000c66:	687a      	ldr	r2, [r7, #4]
 8000c68:	3a01      	subs	r2, #1
 8000c6a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c6c:	2301      	movs	r3, #1
 8000c6e:	425b      	negs	r3, r3
 8000c70:	2103      	movs	r1, #3
 8000c72:	0018      	movs	r0, r3
 8000c74:	f7ff ff7c 	bl	8000b70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c78:	4b05      	ldr	r3, [pc, #20]	@ (8000c90 <SysTick_Config+0x44>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c7e:	4b04      	ldr	r3, [pc, #16]	@ (8000c90 <SysTick_Config+0x44>)
 8000c80:	2207      	movs	r2, #7
 8000c82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c84:	2300      	movs	r3, #0
}
 8000c86:	0018      	movs	r0, r3
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	b002      	add	sp, #8
 8000c8c:	bd80      	pop	{r7, pc}
 8000c8e:	46c0      	nop			@ (mov r8, r8)
 8000c90:	e000e010 	.word	0xe000e010

08000c94 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b084      	sub	sp, #16
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	60b9      	str	r1, [r7, #8]
 8000c9c:	607a      	str	r2, [r7, #4]
 8000c9e:	210f      	movs	r1, #15
 8000ca0:	187b      	adds	r3, r7, r1
 8000ca2:	1c02      	adds	r2, r0, #0
 8000ca4:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000ca6:	68ba      	ldr	r2, [r7, #8]
 8000ca8:	187b      	adds	r3, r7, r1
 8000caa:	781b      	ldrb	r3, [r3, #0]
 8000cac:	b25b      	sxtb	r3, r3
 8000cae:	0011      	movs	r1, r2
 8000cb0:	0018      	movs	r0, r3
 8000cb2:	f7ff ff5d 	bl	8000b70 <__NVIC_SetPriority>
}
 8000cb6:	46c0      	nop			@ (mov r8, r8)
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	b004      	add	sp, #16
 8000cbc:	bd80      	pop	{r7, pc}

08000cbe <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32c0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cbe:	b580      	push	{r7, lr}
 8000cc0:	b082      	sub	sp, #8
 8000cc2:	af00      	add	r7, sp, #0
 8000cc4:	0002      	movs	r2, r0
 8000cc6:	1dfb      	adds	r3, r7, #7
 8000cc8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000cca:	1dfb      	adds	r3, r7, #7
 8000ccc:	781b      	ldrb	r3, [r3, #0]
 8000cce:	b25b      	sxtb	r3, r3
 8000cd0:	0018      	movs	r0, r3
 8000cd2:	f7ff ff33 	bl	8000b3c <__NVIC_EnableIRQ>
}
 8000cd6:	46c0      	nop			@ (mov r8, r8)
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	b002      	add	sp, #8
 8000cdc:	bd80      	pop	{r7, pc}

08000cde <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000cde:	b580      	push	{r7, lr}
 8000ce0:	b082      	sub	sp, #8
 8000ce2:	af00      	add	r7, sp, #0
 8000ce4:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	0018      	movs	r0, r3
 8000cea:	f7ff ffaf 	bl	8000c4c <SysTick_Config>
 8000cee:	0003      	movs	r3, r0
}
 8000cf0:	0018      	movs	r0, r3
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	b002      	add	sp, #8
 8000cf6:	bd80      	pop	{r7, pc}

08000cf8 <HAL_DMA_Init>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b082      	sub	sp, #8
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d101      	bne.n	8000d0a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8000d06:	2301      	movs	r3, #1
 8000d08:	e077      	b.n	8000dfa <HAL_DMA_Init+0x102>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* calculation of the channel index */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	4a3d      	ldr	r2, [pc, #244]	@ (8000e04 <HAL_DMA_Init+0x10c>)
 8000d10:	4694      	mov	ip, r2
 8000d12:	4463      	add	r3, ip
 8000d14:	2114      	movs	r1, #20
 8000d16:	0018      	movs	r0, r3
 8000d18:	f7ff fa00 	bl	800011c <__udivsi3>
 8000d1c:	0003      	movs	r3, r0
                                                                                (uint32_t)DMA1_Channel1)) << 2U;
 8000d1e:	009a      	lsls	r2, r3, #2
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	2225      	movs	r2, #37	@ 0x25
 8000d28:	2102      	movs	r1, #2
 8000d2a:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	681a      	ldr	r2, [r3, #0]
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	4934      	ldr	r1, [pc, #208]	@ (8000e08 <HAL_DMA_Init+0x110>)
 8000d38:	400a      	ands	r2, r1
 8000d3a:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	6819      	ldr	r1, [r3, #0]
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	689a      	ldr	r2, [r3, #8]
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	68db      	ldr	r3, [r3, #12]
 8000d4a:	431a      	orrs	r2, r3
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	691b      	ldr	r3, [r3, #16]
 8000d50:	431a      	orrs	r2, r3
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	695b      	ldr	r3, [r3, #20]
 8000d56:	431a      	orrs	r2, r3
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	699b      	ldr	r3, [r3, #24]
 8000d5c:	431a      	orrs	r2, r3
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	69db      	ldr	r3, [r3, #28]
 8000d62:	431a      	orrs	r2, r3
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	6a1b      	ldr	r3, [r3, #32]
 8000d68:	431a      	orrs	r2, r3
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	430a      	orrs	r2, r1
 8000d70:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	0018      	movs	r0, r3
 8000d76:	f000 fa2f 	bl	80011d8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	689a      	ldr	r2, [r3, #8]
 8000d7e:	2380      	movs	r3, #128	@ 0x80
 8000d80:	01db      	lsls	r3, r3, #7
 8000d82:	429a      	cmp	r2, r3
 8000d84:	d102      	bne.n	8000d8c <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	2200      	movs	r2, #0
 8000d8a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	685a      	ldr	r2, [r3, #4]
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d94:	21ff      	movs	r1, #255	@ 0xff
 8000d96:	400a      	ands	r2, r1
 8000d98:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000d9e:	687a      	ldr	r2, [r7, #4]
 8000da0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8000da2:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	685b      	ldr	r3, [r3, #4]
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d011      	beq.n	8000dd0 <HAL_DMA_Init+0xd8>
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	685b      	ldr	r3, [r3, #4]
 8000db0:	2b04      	cmp	r3, #4
 8000db2:	d80d      	bhi.n	8000dd0 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	0018      	movs	r0, r3
 8000db8:	f000 fa3a 	bl	8001230 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000dc8:	687a      	ldr	r2, [r7, #4]
 8000dca:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8000dcc:	605a      	str	r2, [r3, #4]
 8000dce:	e008      	b.n	8000de2 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	651a      	str	r2, [r3, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	2200      	movs	r2, #0
 8000dda:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	2200      	movs	r2, #0
 8000de0:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	2200      	movs	r2, #0
 8000de6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	2225      	movs	r2, #37	@ 0x25
 8000dec:	2101      	movs	r1, #1
 8000dee:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	2224      	movs	r2, #36	@ 0x24
 8000df4:	2100      	movs	r1, #0
 8000df6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8000df8:	2300      	movs	r3, #0
}
 8000dfa:	0018      	movs	r0, r3
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	b002      	add	sp, #8
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	46c0      	nop			@ (mov r8, r8)
 8000e04:	bffdfff8 	.word	0xbffdfff8
 8000e08:	ffff800f 	.word	0xffff800f

08000e0c <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b086      	sub	sp, #24
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	60f8      	str	r0, [r7, #12]
 8000e14:	60b9      	str	r1, [r7, #8]
 8000e16:	607a      	str	r2, [r7, #4]
 8000e18:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000e1a:	2317      	movs	r3, #23
 8000e1c:	18fb      	adds	r3, r7, r3
 8000e1e:	2200      	movs	r2, #0
 8000e20:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000e22:	68fb      	ldr	r3, [r7, #12]
 8000e24:	2224      	movs	r2, #36	@ 0x24
 8000e26:	5c9b      	ldrb	r3, [r3, r2]
 8000e28:	2b01      	cmp	r3, #1
 8000e2a:	d101      	bne.n	8000e30 <HAL_DMA_Start_IT+0x24>
 8000e2c:	2302      	movs	r3, #2
 8000e2e:	e070      	b.n	8000f12 <HAL_DMA_Start_IT+0x106>
 8000e30:	68fb      	ldr	r3, [r7, #12]
 8000e32:	2224      	movs	r2, #36	@ 0x24
 8000e34:	2101      	movs	r1, #1
 8000e36:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	2225      	movs	r2, #37	@ 0x25
 8000e3c:	5c9b      	ldrb	r3, [r3, r2]
 8000e3e:	b2db      	uxtb	r3, r3
 8000e40:	2b01      	cmp	r3, #1
 8000e42:	d157      	bne.n	8000ef4 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	2225      	movs	r2, #37	@ 0x25
 8000e48:	2102      	movs	r1, #2
 8000e4a:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	2200      	movs	r2, #0
 8000e50:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000e52:	68fb      	ldr	r3, [r7, #12]
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	681a      	ldr	r2, [r3, #0]
 8000e58:	68fb      	ldr	r3, [r7, #12]
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	2101      	movs	r1, #1
 8000e5e:	438a      	bics	r2, r1
 8000e60:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000e62:	683b      	ldr	r3, [r7, #0]
 8000e64:	687a      	ldr	r2, [r7, #4]
 8000e66:	68b9      	ldr	r1, [r7, #8]
 8000e68:	68f8      	ldr	r0, [r7, #12]
 8000e6a:	f000 f975 	bl	8001158 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8000e6e:	68fb      	ldr	r3, [r7, #12]
 8000e70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d008      	beq.n	8000e88 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000e76:	68fb      	ldr	r3, [r7, #12]
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	681a      	ldr	r2, [r3, #0]
 8000e7c:	68fb      	ldr	r3, [r7, #12]
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	210e      	movs	r1, #14
 8000e82:	430a      	orrs	r2, r1
 8000e84:	601a      	str	r2, [r3, #0]
 8000e86:	e00f      	b.n	8000ea8 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	681a      	ldr	r2, [r3, #0]
 8000e8e:	68fb      	ldr	r3, [r7, #12]
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	2104      	movs	r1, #4
 8000e94:	438a      	bics	r2, r1
 8000e96:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	681a      	ldr	r2, [r3, #0]
 8000e9e:	68fb      	ldr	r3, [r7, #12]
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	210a      	movs	r1, #10
 8000ea4:	430a      	orrs	r2, r1
 8000ea6:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8000ea8:	68fb      	ldr	r3, [r7, #12]
 8000eaa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000eac:	681a      	ldr	r2, [r3, #0]
 8000eae:	2380      	movs	r3, #128	@ 0x80
 8000eb0:	025b      	lsls	r3, r3, #9
 8000eb2:	4013      	ands	r3, r2
 8000eb4:	d008      	beq.n	8000ec8 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8000eb6:	68fb      	ldr	r3, [r7, #12]
 8000eb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000eba:	681a      	ldr	r2, [r3, #0]
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ec0:	2180      	movs	r1, #128	@ 0x80
 8000ec2:	0049      	lsls	r1, r1, #1
 8000ec4:	430a      	orrs	r2, r1
 8000ec6:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d008      	beq.n	8000ee2 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8000ed0:	68fb      	ldr	r3, [r7, #12]
 8000ed2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000ed4:	681a      	ldr	r2, [r3, #0]
 8000ed6:	68fb      	ldr	r3, [r7, #12]
 8000ed8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000eda:	2180      	movs	r1, #128	@ 0x80
 8000edc:	0049      	lsls	r1, r1, #1
 8000ede:	430a      	orrs	r2, r1
 8000ee0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	681a      	ldr	r2, [r3, #0]
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	2101      	movs	r1, #1
 8000eee:	430a      	orrs	r2, r1
 8000ef0:	601a      	str	r2, [r3, #0]
 8000ef2:	e007      	b.n	8000f04 <HAL_DMA_Start_IT+0xf8>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	2224      	movs	r2, #36	@ 0x24
 8000ef8:	2100      	movs	r1, #0
 8000efa:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8000efc:	2317      	movs	r3, #23
 8000efe:	18fb      	adds	r3, r7, r3
 8000f00:	2202      	movs	r2, #2
 8000f02:	701a      	strb	r2, [r3, #0]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hdma);
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	2224      	movs	r2, #36	@ 0x24
 8000f08:	2100      	movs	r1, #0
 8000f0a:	5499      	strb	r1, [r3, r2]

  return status;
 8000f0c:	2317      	movs	r3, #23
 8000f0e:	18fb      	adds	r3, r7, r3
 8000f10:	781b      	ldrb	r3, [r3, #0]
}
 8000f12:	0018      	movs	r0, r3
 8000f14:	46bd      	mov	sp, r7
 8000f16:	b006      	add	sp, #24
 8000f18:	bd80      	pop	{r7, pc}
	...

08000f1c <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b082      	sub	sp, #8
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d101      	bne.n	8000f2e <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8000f2a:	2301      	movs	r3, #1
 8000f2c:	e050      	b.n	8000fd0 <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	2225      	movs	r2, #37	@ 0x25
 8000f32:	5c9b      	ldrb	r3, [r3, r2]
 8000f34:	b2db      	uxtb	r3, r3
 8000f36:	2b02      	cmp	r3, #2
 8000f38:	d008      	beq.n	8000f4c <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	2204      	movs	r2, #4
 8000f3e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	2224      	movs	r2, #36	@ 0x24
 8000f44:	2100      	movs	r1, #0
 8000f46:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8000f48:	2301      	movs	r3, #1
 8000f4a:	e041      	b.n	8000fd0 <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	681a      	ldr	r2, [r3, #0]
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	210e      	movs	r1, #14
 8000f58:	438a      	bics	r2, r1
 8000f5a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f60:	681a      	ldr	r2, [r3, #0]
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f66:	491c      	ldr	r1, [pc, #112]	@ (8000fd8 <HAL_DMA_Abort+0xbc>)
 8000f68:	400a      	ands	r2, r1
 8000f6a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	681a      	ldr	r2, [r3, #0]
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	2101      	movs	r1, #1
 8000f78:	438a      	bics	r2, r1
 8000f7a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1cU)));
 8000f7c:	4b17      	ldr	r3, [pc, #92]	@ (8000fdc <HAL_DMA_Abort+0xc0>)
 8000f7e:	6859      	ldr	r1, [r3, #4]
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f84:	221c      	movs	r2, #28
 8000f86:	4013      	ands	r3, r2
 8000f88:	2201      	movs	r2, #1
 8000f8a:	409a      	lsls	r2, r3
 8000f8c:	4b13      	ldr	r3, [pc, #76]	@ (8000fdc <HAL_DMA_Abort+0xc0>)
 8000f8e:	430a      	orrs	r2, r1
 8000f90:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000f96:	687a      	ldr	r2, [r7, #4]
 8000f98:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8000f9a:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d00c      	beq.n	8000fbe <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000fa8:	681a      	ldr	r2, [r3, #0]
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000fae:	490a      	ldr	r1, [pc, #40]	@ (8000fd8 <HAL_DMA_Abort+0xbc>)
 8000fb0:	400a      	ands	r2, r1
 8000fb2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000fb8:	687a      	ldr	r2, [r7, #4]
 8000fba:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8000fbc:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	2225      	movs	r2, #37	@ 0x25
 8000fc2:	2101      	movs	r1, #1
 8000fc4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	2224      	movs	r2, #36	@ 0x24
 8000fca:	2100      	movs	r1, #0
 8000fcc:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8000fce:	2300      	movs	r3, #0
}
 8000fd0:	0018      	movs	r0, r3
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	b002      	add	sp, #8
 8000fd6:	bd80      	pop	{r7, pc}
 8000fd8:	fffffeff 	.word	0xfffffeff
 8000fdc:	40020000 	.word	0x40020000

08000fe0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b084      	sub	sp, #16
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = DMA1->ISR;
 8000fe8:	4b55      	ldr	r3, [pc, #340]	@ (8001140 <HAL_DMA_IRQHandler+0x160>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ffa:	221c      	movs	r2, #28
 8000ffc:	4013      	ands	r3, r2
 8000ffe:	2204      	movs	r2, #4
 8001000:	409a      	lsls	r2, r3
 8001002:	0013      	movs	r3, r2
 8001004:	68fa      	ldr	r2, [r7, #12]
 8001006:	4013      	ands	r3, r2
 8001008:	d027      	beq.n	800105a <HAL_DMA_IRQHandler+0x7a>
 800100a:	68bb      	ldr	r3, [r7, #8]
 800100c:	2204      	movs	r2, #4
 800100e:	4013      	ands	r3, r2
 8001010:	d023      	beq.n	800105a <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	2220      	movs	r2, #32
 800101a:	4013      	ands	r3, r2
 800101c:	d107      	bne.n	800102e <HAL_DMA_IRQHandler+0x4e>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	681a      	ldr	r2, [r3, #0]
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	2104      	movs	r1, #4
 800102a:	438a      	bics	r2, r1
 800102c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)));
 800102e:	4b44      	ldr	r3, [pc, #272]	@ (8001140 <HAL_DMA_IRQHandler+0x160>)
 8001030:	6859      	ldr	r1, [r3, #4]
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001036:	221c      	movs	r2, #28
 8001038:	4013      	ands	r3, r2
 800103a:	2204      	movs	r2, #4
 800103c:	409a      	lsls	r2, r3
 800103e:	4b40      	ldr	r3, [pc, #256]	@ (8001140 <HAL_DMA_IRQHandler+0x160>)
 8001040:	430a      	orrs	r2, r1
 8001042:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001048:	2b00      	cmp	r3, #0
 800104a:	d100      	bne.n	800104e <HAL_DMA_IRQHandler+0x6e>
 800104c:	e073      	b.n	8001136 <HAL_DMA_IRQHandler+0x156>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001052:	687a      	ldr	r2, [r7, #4]
 8001054:	0010      	movs	r0, r2
 8001056:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001058:	e06d      	b.n	8001136 <HAL_DMA_IRQHandler+0x156>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800105e:	221c      	movs	r2, #28
 8001060:	4013      	ands	r3, r2
 8001062:	2202      	movs	r2, #2
 8001064:	409a      	lsls	r2, r3
 8001066:	0013      	movs	r3, r2
 8001068:	68fa      	ldr	r2, [r7, #12]
 800106a:	4013      	ands	r3, r2
 800106c:	d02e      	beq.n	80010cc <HAL_DMA_IRQHandler+0xec>
 800106e:	68bb      	ldr	r3, [r7, #8]
 8001070:	2202      	movs	r2, #2
 8001072:	4013      	ands	r3, r2
 8001074:	d02a      	beq.n	80010cc <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	2220      	movs	r2, #32
 800107e:	4013      	ands	r3, r2
 8001080:	d10b      	bne.n	800109a <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	681a      	ldr	r2, [r3, #0]
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	210a      	movs	r1, #10
 800108e:	438a      	bics	r2, r1
 8001090:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	2225      	movs	r2, #37	@ 0x25
 8001096:	2101      	movs	r1, #1
 8001098:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)));
 800109a:	4b29      	ldr	r3, [pc, #164]	@ (8001140 <HAL_DMA_IRQHandler+0x160>)
 800109c:	6859      	ldr	r1, [r3, #4]
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010a2:	221c      	movs	r2, #28
 80010a4:	4013      	ands	r3, r2
 80010a6:	2202      	movs	r2, #2
 80010a8:	409a      	lsls	r2, r3
 80010aa:	4b25      	ldr	r3, [pc, #148]	@ (8001140 <HAL_DMA_IRQHandler+0x160>)
 80010ac:	430a      	orrs	r2, r1
 80010ae:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	2224      	movs	r2, #36	@ 0x24
 80010b4:	2100      	movs	r1, #0
 80010b6:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d03a      	beq.n	8001136 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010c4:	687a      	ldr	r2, [r7, #4]
 80010c6:	0010      	movs	r0, r2
 80010c8:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80010ca:	e034      	b.n	8001136 <HAL_DMA_IRQHandler+0x156>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010d0:	221c      	movs	r2, #28
 80010d2:	4013      	ands	r3, r2
 80010d4:	2208      	movs	r2, #8
 80010d6:	409a      	lsls	r2, r3
 80010d8:	0013      	movs	r3, r2
 80010da:	68fa      	ldr	r2, [r7, #12]
 80010dc:	4013      	ands	r3, r2
 80010de:	d02b      	beq.n	8001138 <HAL_DMA_IRQHandler+0x158>
 80010e0:	68bb      	ldr	r3, [r7, #8]
 80010e2:	2208      	movs	r2, #8
 80010e4:	4013      	ands	r3, r2
 80010e6:	d027      	beq.n	8001138 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	681a      	ldr	r2, [r3, #0]
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	210e      	movs	r1, #14
 80010f4:	438a      	bics	r2, r1
 80010f6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1cU)));
 80010f8:	4b11      	ldr	r3, [pc, #68]	@ (8001140 <HAL_DMA_IRQHandler+0x160>)
 80010fa:	6859      	ldr	r1, [r3, #4]
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001100:	221c      	movs	r2, #28
 8001102:	4013      	ands	r3, r2
 8001104:	2201      	movs	r2, #1
 8001106:	409a      	lsls	r2, r3
 8001108:	4b0d      	ldr	r3, [pc, #52]	@ (8001140 <HAL_DMA_IRQHandler+0x160>)
 800110a:	430a      	orrs	r2, r1
 800110c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	2201      	movs	r2, #1
 8001112:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	2225      	movs	r2, #37	@ 0x25
 8001118:	2101      	movs	r1, #1
 800111a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	2224      	movs	r2, #36	@ 0x24
 8001120:	2100      	movs	r1, #0
 8001122:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001128:	2b00      	cmp	r3, #0
 800112a:	d005      	beq.n	8001138 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001130:	687a      	ldr	r2, [r7, #4]
 8001132:	0010      	movs	r0, r2
 8001134:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001136:	46c0      	nop			@ (mov r8, r8)
 8001138:	46c0      	nop			@ (mov r8, r8)
}
 800113a:	46bd      	mov	sp, r7
 800113c:	b004      	add	sp, #16
 800113e:	bd80      	pop	{r7, pc}
 8001140:	40020000 	.word	0x40020000

08001144 <HAL_DMA_GetError>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(const DMA_HandleTypeDef *hdma)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b082      	sub	sp, #8
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 8001150:	0018      	movs	r0, r3
 8001152:	46bd      	mov	sp, r7
 8001154:	b002      	add	sp, #8
 8001156:	bd80      	pop	{r7, pc}

08001158 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b084      	sub	sp, #16
 800115c:	af00      	add	r7, sp, #0
 800115e:	60f8      	str	r0, [r7, #12]
 8001160:	60b9      	str	r1, [r7, #8]
 8001162:	607a      	str	r2, [r7, #4]
 8001164:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800116a:	68fa      	ldr	r2, [r7, #12]
 800116c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800116e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001174:	2b00      	cmp	r3, #0
 8001176:	d004      	beq.n	8001182 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800117c:	68fa      	ldr	r2, [r7, #12]
 800117e:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8001180:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1cU)));
 8001182:	4b14      	ldr	r3, [pc, #80]	@ (80011d4 <DMA_SetConfig+0x7c>)
 8001184:	6859      	ldr	r1, [r3, #4]
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800118a:	221c      	movs	r2, #28
 800118c:	4013      	ands	r3, r2
 800118e:	2201      	movs	r2, #1
 8001190:	409a      	lsls	r2, r3
 8001192:	4b10      	ldr	r3, [pc, #64]	@ (80011d4 <DMA_SetConfig+0x7c>)
 8001194:	430a      	orrs	r2, r1
 8001196:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	683a      	ldr	r2, [r7, #0]
 800119e:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	689b      	ldr	r3, [r3, #8]
 80011a4:	2b10      	cmp	r3, #16
 80011a6:	d108      	bne.n	80011ba <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	687a      	ldr	r2, [r7, #4]
 80011ae:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	68ba      	ldr	r2, [r7, #8]
 80011b6:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80011b8:	e007      	b.n	80011ca <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	68ba      	ldr	r2, [r7, #8]
 80011c0:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	687a      	ldr	r2, [r7, #4]
 80011c8:	60da      	str	r2, [r3, #12]
}
 80011ca:	46c0      	nop			@ (mov r8, r8)
 80011cc:	46bd      	mov	sp, r7
 80011ce:	b004      	add	sp, #16
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	46c0      	nop			@ (mov r8, r8)
 80011d4:	40020000 	.word	0x40020000

080011d8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b084      	sub	sp, #16
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	001a      	movs	r2, r3
 80011e6:	23ff      	movs	r3, #255	@ 0xff
 80011e8:	4013      	ands	r3, r2
 80011ea:	3b08      	subs	r3, #8
 80011ec:	2114      	movs	r1, #20
 80011ee:	0018      	movs	r0, r3
 80011f0:	f7fe ff94 	bl	800011c <__udivsi3>
 80011f4:	0003      	movs	r3, r0
 80011f6:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
                                                             ((hdma->ChannelIndex >> 2U) * \
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011fc:	089b      	lsrs	r3, r3, #2
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
 80011fe:	4a0a      	ldr	r2, [pc, #40]	@ (8001228 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8001200:	4694      	mov	ip, r2
 8001202:	4463      	add	r3, ip
 8001204:	009b      	lsls	r3, r3, #2
 8001206:	001a      	movs	r2, r3
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	645a      	str	r2, [r3, #68]	@ 0x44
                                                              ((uint32_t)DMAMUX1_Channel1 - \
                                                               (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	4a07      	ldr	r2, [pc, #28]	@ (800122c <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8001210:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1cU);
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	221c      	movs	r2, #28
 8001216:	4013      	ands	r3, r2
 8001218:	2201      	movs	r2, #1
 800121a:	409a      	lsls	r2, r3
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 8001220:	46c0      	nop			@ (mov r8, r8)
 8001222:	46bd      	mov	sp, r7
 8001224:	b004      	add	sp, #16
 8001226:	bd80      	pop	{r7, pc}
 8001228:	10008200 	.word	0x10008200
 800122c:	40020880 	.word	0x40020880

08001230 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b084      	sub	sp, #16
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	685b      	ldr	r3, [r3, #4]
 800123c:	22ff      	movs	r2, #255	@ 0xff
 800123e:	4013      	ands	r3, r2
 8001240:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + \
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	4a0a      	ldr	r2, [pc, #40]	@ (8001270 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8001246:	4694      	mov	ip, r2
 8001248:	4463      	add	r3, ip
 800124a:	009b      	lsls	r3, r3, #2
 800124c:	001a      	movs	r2, r3
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	651a      	str	r2, [r3, #80]	@ 0x50
                                                                    ((request - 1U) * 4U)));

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	4a07      	ldr	r2, [pc, #28]	@ (8001274 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8001256:	655a      	str	r2, [r3, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to 4, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	3b01      	subs	r3, #1
 800125c:	2203      	movs	r2, #3
 800125e:	4013      	ands	r3, r2
 8001260:	2201      	movs	r2, #1
 8001262:	409a      	lsls	r2, r3
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	659a      	str	r2, [r3, #88]	@ 0x58
}
 8001268:	46c0      	nop			@ (mov r8, r8)
 800126a:	46bd      	mov	sp, r7
 800126c:	b004      	add	sp, #16
 800126e:	bd80      	pop	{r7, pc}
 8001270:	1000823f 	.word	0x1000823f
 8001274:	40020940 	.word	0x40020940

08001278 <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b086      	sub	sp, #24
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
 8001280:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8001282:	2300      	movs	r3, #0
 8001284:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001286:	e153      	b.n	8001530 <HAL_GPIO_Init+0x2b8>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8001288:	683b      	ldr	r3, [r7, #0]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	2101      	movs	r1, #1
 800128e:	693a      	ldr	r2, [r7, #16]
 8001290:	4091      	lsls	r1, r2
 8001292:	000a      	movs	r2, r1
 8001294:	4013      	ands	r3, r2
 8001296:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d100      	bne.n	80012a0 <HAL_GPIO_Init+0x28>
 800129e:	e144      	b.n	800152a <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	685b      	ldr	r3, [r3, #4]
 80012a4:	2b02      	cmp	r3, #2
 80012a6:	d003      	beq.n	80012b0 <HAL_GPIO_Init+0x38>
 80012a8:	683b      	ldr	r3, [r7, #0]
 80012aa:	685b      	ldr	r3, [r3, #4]
 80012ac:	2b12      	cmp	r3, #18
 80012ae:	d125      	bne.n	80012fc <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 80012b0:	693b      	ldr	r3, [r7, #16]
 80012b2:	08da      	lsrs	r2, r3, #3
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	3208      	adds	r2, #8
 80012b8:	0092      	lsls	r2, r2, #2
 80012ba:	58d3      	ldr	r3, [r2, r3]
 80012bc:	617b      	str	r3, [r7, #20]
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 80012be:	693b      	ldr	r3, [r7, #16]
 80012c0:	2207      	movs	r2, #7
 80012c2:	4013      	ands	r3, r2
 80012c4:	009b      	lsls	r3, r3, #2
 80012c6:	220f      	movs	r2, #15
 80012c8:	409a      	lsls	r2, r3
 80012ca:	0013      	movs	r3, r2
 80012cc:	43da      	mvns	r2, r3
 80012ce:	697b      	ldr	r3, [r7, #20]
 80012d0:	4013      	ands	r3, r2
 80012d2:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80012d4:	683b      	ldr	r3, [r7, #0]
 80012d6:	691b      	ldr	r3, [r3, #16]
 80012d8:	220f      	movs	r2, #15
 80012da:	401a      	ands	r2, r3
 80012dc:	693b      	ldr	r3, [r7, #16]
 80012de:	2107      	movs	r1, #7
 80012e0:	400b      	ands	r3, r1
 80012e2:	009b      	lsls	r3, r3, #2
 80012e4:	409a      	lsls	r2, r3
 80012e6:	0013      	movs	r3, r2
 80012e8:	697a      	ldr	r2, [r7, #20]
 80012ea:	4313      	orrs	r3, r2
 80012ec:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 80012ee:	693b      	ldr	r3, [r7, #16]
 80012f0:	08da      	lsrs	r2, r3, #3
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	3208      	adds	r2, #8
 80012f6:	0092      	lsls	r2, r2, #2
 80012f8:	6979      	ldr	r1, [r7, #20]
 80012fa:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001302:	693b      	ldr	r3, [r7, #16]
 8001304:	005b      	lsls	r3, r3, #1
 8001306:	2203      	movs	r2, #3
 8001308:	409a      	lsls	r2, r3
 800130a:	0013      	movs	r3, r2
 800130c:	43da      	mvns	r2, r3
 800130e:	697b      	ldr	r3, [r7, #20]
 8001310:	4013      	ands	r3, r2
 8001312:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	685b      	ldr	r3, [r3, #4]
 8001318:	2203      	movs	r2, #3
 800131a:	401a      	ands	r2, r3
 800131c:	693b      	ldr	r3, [r7, #16]
 800131e:	005b      	lsls	r3, r3, #1
 8001320:	409a      	lsls	r2, r3
 8001322:	0013      	movs	r3, r2
 8001324:	697a      	ldr	r2, [r7, #20]
 8001326:	4313      	orrs	r3, r2
 8001328:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	697a      	ldr	r2, [r7, #20]
 800132e:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	685b      	ldr	r3, [r3, #4]
 8001334:	2b01      	cmp	r3, #1
 8001336:	d00b      	beq.n	8001350 <HAL_GPIO_Init+0xd8>
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	685b      	ldr	r3, [r3, #4]
 800133c:	2b02      	cmp	r3, #2
 800133e:	d007      	beq.n	8001350 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001344:	2b11      	cmp	r3, #17
 8001346:	d003      	beq.n	8001350 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	685b      	ldr	r3, [r3, #4]
 800134c:	2b12      	cmp	r3, #18
 800134e:	d130      	bne.n	80013b2 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	689b      	ldr	r3, [r3, #8]
 8001354:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001356:	693b      	ldr	r3, [r7, #16]
 8001358:	005b      	lsls	r3, r3, #1
 800135a:	2203      	movs	r2, #3
 800135c:	409a      	lsls	r2, r3
 800135e:	0013      	movs	r3, r2
 8001360:	43da      	mvns	r2, r3
 8001362:	697b      	ldr	r3, [r7, #20]
 8001364:	4013      	ands	r3, r2
 8001366:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	68da      	ldr	r2, [r3, #12]
 800136c:	693b      	ldr	r3, [r7, #16]
 800136e:	005b      	lsls	r3, r3, #1
 8001370:	409a      	lsls	r2, r3
 8001372:	0013      	movs	r3, r2
 8001374:	697a      	ldr	r2, [r7, #20]
 8001376:	4313      	orrs	r3, r2
 8001378:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	697a      	ldr	r2, [r7, #20]
 800137e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	685b      	ldr	r3, [r3, #4]
 8001384:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001386:	2201      	movs	r2, #1
 8001388:	693b      	ldr	r3, [r7, #16]
 800138a:	409a      	lsls	r2, r3
 800138c:	0013      	movs	r3, r2
 800138e:	43da      	mvns	r2, r3
 8001390:	697b      	ldr	r3, [r7, #20]
 8001392:	4013      	ands	r3, r2
 8001394:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	685b      	ldr	r3, [r3, #4]
 800139a:	091b      	lsrs	r3, r3, #4
 800139c:	2201      	movs	r2, #1
 800139e:	401a      	ands	r2, r3
 80013a0:	693b      	ldr	r3, [r7, #16]
 80013a2:	409a      	lsls	r2, r3
 80013a4:	0013      	movs	r3, r2
 80013a6:	697a      	ldr	r2, [r7, #20]
 80013a8:	4313      	orrs	r3, r2
 80013aa:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	697a      	ldr	r2, [r7, #20]
 80013b0:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 80013b2:	683b      	ldr	r3, [r7, #0]
 80013b4:	685b      	ldr	r3, [r3, #4]
 80013b6:	2b03      	cmp	r3, #3
 80013b8:	d017      	beq.n	80013ea <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	68db      	ldr	r3, [r3, #12]
 80013be:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 80013c0:	693b      	ldr	r3, [r7, #16]
 80013c2:	005b      	lsls	r3, r3, #1
 80013c4:	2203      	movs	r2, #3
 80013c6:	409a      	lsls	r2, r3
 80013c8:	0013      	movs	r3, r2
 80013ca:	43da      	mvns	r2, r3
 80013cc:	697b      	ldr	r3, [r7, #20]
 80013ce:	4013      	ands	r3, r2
 80013d0:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	689a      	ldr	r2, [r3, #8]
 80013d6:	693b      	ldr	r3, [r7, #16]
 80013d8:	005b      	lsls	r3, r3, #1
 80013da:	409a      	lsls	r2, r3
 80013dc:	0013      	movs	r3, r2
 80013de:	697a      	ldr	r2, [r7, #20]
 80013e0:	4313      	orrs	r3, r2
 80013e2:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	697a      	ldr	r2, [r7, #20]
 80013e8:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	685a      	ldr	r2, [r3, #4]
 80013ee:	2380      	movs	r3, #128	@ 0x80
 80013f0:	055b      	lsls	r3, r3, #21
 80013f2:	4013      	ands	r3, r2
 80013f4:	d100      	bne.n	80013f8 <HAL_GPIO_Init+0x180>
 80013f6:	e098      	b.n	800152a <HAL_GPIO_Init+0x2b2>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 80013f8:	4a53      	ldr	r2, [pc, #332]	@ (8001548 <HAL_GPIO_Init+0x2d0>)
 80013fa:	693b      	ldr	r3, [r7, #16]
 80013fc:	089b      	lsrs	r3, r3, #2
 80013fe:	3318      	adds	r3, #24
 8001400:	009b      	lsls	r3, r3, #2
 8001402:	589b      	ldr	r3, [r3, r2]
 8001404:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001406:	693b      	ldr	r3, [r7, #16]
 8001408:	2203      	movs	r2, #3
 800140a:	4013      	ands	r3, r2
 800140c:	00db      	lsls	r3, r3, #3
 800140e:	220f      	movs	r2, #15
 8001410:	409a      	lsls	r2, r3
 8001412:	0013      	movs	r3, r2
 8001414:	43da      	mvns	r2, r3
 8001416:	697b      	ldr	r3, [r7, #20]
 8001418:	4013      	ands	r3, r2
 800141a:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800141c:	687a      	ldr	r2, [r7, #4]
 800141e:	23a0      	movs	r3, #160	@ 0xa0
 8001420:	05db      	lsls	r3, r3, #23
 8001422:	429a      	cmp	r2, r3
 8001424:	d019      	beq.n	800145a <HAL_GPIO_Init+0x1e2>
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	4a48      	ldr	r2, [pc, #288]	@ (800154c <HAL_GPIO_Init+0x2d4>)
 800142a:	4293      	cmp	r3, r2
 800142c:	d013      	beq.n	8001456 <HAL_GPIO_Init+0x1de>
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	4a47      	ldr	r2, [pc, #284]	@ (8001550 <HAL_GPIO_Init+0x2d8>)
 8001432:	4293      	cmp	r3, r2
 8001434:	d00d      	beq.n	8001452 <HAL_GPIO_Init+0x1da>
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	4a46      	ldr	r2, [pc, #280]	@ (8001554 <HAL_GPIO_Init+0x2dc>)
 800143a:	4293      	cmp	r3, r2
 800143c:	d007      	beq.n	800144e <HAL_GPIO_Init+0x1d6>
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	4a45      	ldr	r2, [pc, #276]	@ (8001558 <HAL_GPIO_Init+0x2e0>)
 8001442:	4293      	cmp	r3, r2
 8001444:	d101      	bne.n	800144a <HAL_GPIO_Init+0x1d2>
 8001446:	2305      	movs	r3, #5
 8001448:	e008      	b.n	800145c <HAL_GPIO_Init+0x1e4>
 800144a:	2306      	movs	r3, #6
 800144c:	e006      	b.n	800145c <HAL_GPIO_Init+0x1e4>
 800144e:	2303      	movs	r3, #3
 8001450:	e004      	b.n	800145c <HAL_GPIO_Init+0x1e4>
 8001452:	2302      	movs	r3, #2
 8001454:	e002      	b.n	800145c <HAL_GPIO_Init+0x1e4>
 8001456:	2301      	movs	r3, #1
 8001458:	e000      	b.n	800145c <HAL_GPIO_Init+0x1e4>
 800145a:	2300      	movs	r3, #0
 800145c:	693a      	ldr	r2, [r7, #16]
 800145e:	2103      	movs	r1, #3
 8001460:	400a      	ands	r2, r1
 8001462:	00d2      	lsls	r2, r2, #3
 8001464:	4093      	lsls	r3, r2
 8001466:	697a      	ldr	r2, [r7, #20]
 8001468:	4313      	orrs	r3, r2
 800146a:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 800146c:	4936      	ldr	r1, [pc, #216]	@ (8001548 <HAL_GPIO_Init+0x2d0>)
 800146e:	693b      	ldr	r3, [r7, #16]
 8001470:	089b      	lsrs	r3, r3, #2
 8001472:	3318      	adds	r3, #24
 8001474:	009b      	lsls	r3, r3, #2
 8001476:	697a      	ldr	r2, [r7, #20]
 8001478:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 800147a:	4a33      	ldr	r2, [pc, #204]	@ (8001548 <HAL_GPIO_Init+0x2d0>)
 800147c:	2380      	movs	r3, #128	@ 0x80
 800147e:	58d3      	ldr	r3, [r2, r3]
 8001480:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	43da      	mvns	r2, r3
 8001486:	697b      	ldr	r3, [r7, #20]
 8001488:	4013      	ands	r3, r2
 800148a:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	685a      	ldr	r2, [r3, #4]
 8001490:	2380      	movs	r3, #128	@ 0x80
 8001492:	025b      	lsls	r3, r3, #9
 8001494:	4013      	ands	r3, r2
 8001496:	d003      	beq.n	80014a0 <HAL_GPIO_Init+0x228>
        {
          tmp |= iocurrent;
 8001498:	697a      	ldr	r2, [r7, #20]
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	4313      	orrs	r3, r2
 800149e:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 80014a0:	4929      	ldr	r1, [pc, #164]	@ (8001548 <HAL_GPIO_Init+0x2d0>)
 80014a2:	2280      	movs	r2, #128	@ 0x80
 80014a4:	697b      	ldr	r3, [r7, #20]
 80014a6:	508b      	str	r3, [r1, r2]

        tmp = EXTI->EMR1;
 80014a8:	4a27      	ldr	r2, [pc, #156]	@ (8001548 <HAL_GPIO_Init+0x2d0>)
 80014aa:	2384      	movs	r3, #132	@ 0x84
 80014ac:	58d3      	ldr	r3, [r2, r3]
 80014ae:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	43da      	mvns	r2, r3
 80014b4:	697b      	ldr	r3, [r7, #20]
 80014b6:	4013      	ands	r3, r2
 80014b8:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	685a      	ldr	r2, [r3, #4]
 80014be:	2380      	movs	r3, #128	@ 0x80
 80014c0:	029b      	lsls	r3, r3, #10
 80014c2:	4013      	ands	r3, r2
 80014c4:	d003      	beq.n	80014ce <HAL_GPIO_Init+0x256>
        {
          tmp |= iocurrent;
 80014c6:	697a      	ldr	r2, [r7, #20]
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	4313      	orrs	r3, r2
 80014cc:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 80014ce:	491e      	ldr	r1, [pc, #120]	@ (8001548 <HAL_GPIO_Init+0x2d0>)
 80014d0:	2284      	movs	r2, #132	@ 0x84
 80014d2:	697b      	ldr	r3, [r7, #20]
 80014d4:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80014d6:	4b1c      	ldr	r3, [pc, #112]	@ (8001548 <HAL_GPIO_Init+0x2d0>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	43da      	mvns	r2, r3
 80014e0:	697b      	ldr	r3, [r7, #20]
 80014e2:	4013      	ands	r3, r2
 80014e4:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	685a      	ldr	r2, [r3, #4]
 80014ea:	2380      	movs	r3, #128	@ 0x80
 80014ec:	035b      	lsls	r3, r3, #13
 80014ee:	4013      	ands	r3, r2
 80014f0:	d003      	beq.n	80014fa <HAL_GPIO_Init+0x282>
        {
          tmp |= iocurrent;
 80014f2:	697a      	ldr	r2, [r7, #20]
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	4313      	orrs	r3, r2
 80014f8:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 80014fa:	4b13      	ldr	r3, [pc, #76]	@ (8001548 <HAL_GPIO_Init+0x2d0>)
 80014fc:	697a      	ldr	r2, [r7, #20]
 80014fe:	601a      	str	r2, [r3, #0]

        tmp = EXTI->FTSR1;
 8001500:	4b11      	ldr	r3, [pc, #68]	@ (8001548 <HAL_GPIO_Init+0x2d0>)
 8001502:	685b      	ldr	r3, [r3, #4]
 8001504:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	43da      	mvns	r2, r3
 800150a:	697b      	ldr	r3, [r7, #20]
 800150c:	4013      	ands	r3, r2
 800150e:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	685a      	ldr	r2, [r3, #4]
 8001514:	2380      	movs	r3, #128	@ 0x80
 8001516:	039b      	lsls	r3, r3, #14
 8001518:	4013      	ands	r3, r2
 800151a:	d003      	beq.n	8001524 <HAL_GPIO_Init+0x2ac>
        {
          tmp |= iocurrent;
 800151c:	697a      	ldr	r2, [r7, #20]
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	4313      	orrs	r3, r2
 8001522:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8001524:	4b08      	ldr	r3, [pc, #32]	@ (8001548 <HAL_GPIO_Init+0x2d0>)
 8001526:	697a      	ldr	r2, [r7, #20]
 8001528:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 800152a:	693b      	ldr	r3, [r7, #16]
 800152c:	3301      	adds	r3, #1
 800152e:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	681a      	ldr	r2, [r3, #0]
 8001534:	693b      	ldr	r3, [r7, #16]
 8001536:	40da      	lsrs	r2, r3
 8001538:	1e13      	subs	r3, r2, #0
 800153a:	d000      	beq.n	800153e <HAL_GPIO_Init+0x2c6>
 800153c:	e6a4      	b.n	8001288 <HAL_GPIO_Init+0x10>
  }
}
 800153e:	46c0      	nop			@ (mov r8, r8)
 8001540:	46c0      	nop			@ (mov r8, r8)
 8001542:	46bd      	mov	sp, r7
 8001544:	b006      	add	sp, #24
 8001546:	bd80      	pop	{r7, pc}
 8001548:	40021800 	.word	0x40021800
 800154c:	50000400 	.word	0x50000400
 8001550:	50000800 	.word	0x50000800
 8001554:	50000c00 	.word	0x50000c00
 8001558:	50001400 	.word	0x50001400

0800155c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b082      	sub	sp, #8
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
 8001564:	0008      	movs	r0, r1
 8001566:	0011      	movs	r1, r2
 8001568:	1cbb      	adds	r3, r7, #2
 800156a:	1c02      	adds	r2, r0, #0
 800156c:	801a      	strh	r2, [r3, #0]
 800156e:	1c7b      	adds	r3, r7, #1
 8001570:	1c0a      	adds	r2, r1, #0
 8001572:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001574:	1c7b      	adds	r3, r7, #1
 8001576:	781b      	ldrb	r3, [r3, #0]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d004      	beq.n	8001586 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800157c:	1cbb      	adds	r3, r7, #2
 800157e:	881a      	ldrh	r2, [r3, #0]
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001584:	e003      	b.n	800158e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001586:	1cbb      	adds	r3, r7, #2
 8001588:	881a      	ldrh	r2, [r3, #0]
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800158e:	46c0      	nop			@ (mov r8, r8)
 8001590:	46bd      	mov	sp, r7
 8001592:	b002      	add	sp, #8
 8001594:	bd80      	pop	{r7, pc}

08001596 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral for STM32C0 family
  * @param  GPIO_Pin: specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001596:	b580      	push	{r7, lr}
 8001598:	b084      	sub	sp, #16
 800159a:	af00      	add	r7, sp, #0
 800159c:	6078      	str	r0, [r7, #4]
 800159e:	000a      	movs	r2, r1
 80015a0:	1cbb      	adds	r3, r7, #2
 80015a2:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	695b      	ldr	r3, [r3, #20]
 80015a8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80015aa:	1cbb      	adds	r3, r7, #2
 80015ac:	881b      	ldrh	r3, [r3, #0]
 80015ae:	68fa      	ldr	r2, [r7, #12]
 80015b0:	4013      	ands	r3, r2
 80015b2:	041a      	lsls	r2, r3, #16
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	43db      	mvns	r3, r3
 80015b8:	1cb9      	adds	r1, r7, #2
 80015ba:	8809      	ldrh	r1, [r1, #0]
 80015bc:	400b      	ands	r3, r1
 80015be:	431a      	orrs	r2, r3
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	619a      	str	r2, [r3, #24]
}
 80015c4:	46c0      	nop			@ (mov r8, r8)
 80015c6:	46bd      	mov	sp, r7
 80015c8:	b004      	add	sp, #16
 80015ca:	bd80      	pop	{r7, pc}

080015cc <HAL_RCC_OscConfig>:
            must adjust the number of CPU wait states in their application (SystemClock_Config() API)
            before calling the HAL_RCC_OscConfig() API to update the HSI48 clock division factor.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b086      	sub	sp, #24
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d101      	bne.n	80015de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80015da:	2301      	movs	r3, #1
 80015dc:	e1d0      	b.n	8001980 <HAL_RCC_OscConfig+0x3b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	2201      	movs	r2, #1
 80015e4:	4013      	ands	r3, r2
 80015e6:	d100      	bne.n	80015ea <HAL_RCC_OscConfig+0x1e>
 80015e8:	e069      	b.n	80016be <HAL_RCC_OscConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80015ea:	4bc8      	ldr	r3, [pc, #800]	@ (800190c <HAL_RCC_OscConfig+0x340>)
 80015ec:	689b      	ldr	r3, [r3, #8]
 80015ee:	2238      	movs	r2, #56	@ 0x38
 80015f0:	4013      	ands	r3, r2
 80015f2:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 80015f4:	697b      	ldr	r3, [r7, #20]
 80015f6:	2b08      	cmp	r3, #8
 80015f8:	d105      	bne.n	8001606 <HAL_RCC_OscConfig+0x3a>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	685b      	ldr	r3, [r3, #4]
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d15d      	bne.n	80016be <HAL_RCC_OscConfig+0xf2>
      {
        return HAL_ERROR;
 8001602:	2301      	movs	r3, #1
 8001604:	e1bc      	b.n	8001980 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	685a      	ldr	r2, [r3, #4]
 800160a:	2380      	movs	r3, #128	@ 0x80
 800160c:	025b      	lsls	r3, r3, #9
 800160e:	429a      	cmp	r2, r3
 8001610:	d107      	bne.n	8001622 <HAL_RCC_OscConfig+0x56>
 8001612:	4bbe      	ldr	r3, [pc, #760]	@ (800190c <HAL_RCC_OscConfig+0x340>)
 8001614:	681a      	ldr	r2, [r3, #0]
 8001616:	4bbd      	ldr	r3, [pc, #756]	@ (800190c <HAL_RCC_OscConfig+0x340>)
 8001618:	2180      	movs	r1, #128	@ 0x80
 800161a:	0249      	lsls	r1, r1, #9
 800161c:	430a      	orrs	r2, r1
 800161e:	601a      	str	r2, [r3, #0]
 8001620:	e020      	b.n	8001664 <HAL_RCC_OscConfig+0x98>
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	685a      	ldr	r2, [r3, #4]
 8001626:	23a0      	movs	r3, #160	@ 0xa0
 8001628:	02db      	lsls	r3, r3, #11
 800162a:	429a      	cmp	r2, r3
 800162c:	d10e      	bne.n	800164c <HAL_RCC_OscConfig+0x80>
 800162e:	4bb7      	ldr	r3, [pc, #732]	@ (800190c <HAL_RCC_OscConfig+0x340>)
 8001630:	681a      	ldr	r2, [r3, #0]
 8001632:	4bb6      	ldr	r3, [pc, #728]	@ (800190c <HAL_RCC_OscConfig+0x340>)
 8001634:	2180      	movs	r1, #128	@ 0x80
 8001636:	02c9      	lsls	r1, r1, #11
 8001638:	430a      	orrs	r2, r1
 800163a:	601a      	str	r2, [r3, #0]
 800163c:	4bb3      	ldr	r3, [pc, #716]	@ (800190c <HAL_RCC_OscConfig+0x340>)
 800163e:	681a      	ldr	r2, [r3, #0]
 8001640:	4bb2      	ldr	r3, [pc, #712]	@ (800190c <HAL_RCC_OscConfig+0x340>)
 8001642:	2180      	movs	r1, #128	@ 0x80
 8001644:	0249      	lsls	r1, r1, #9
 8001646:	430a      	orrs	r2, r1
 8001648:	601a      	str	r2, [r3, #0]
 800164a:	e00b      	b.n	8001664 <HAL_RCC_OscConfig+0x98>
 800164c:	4baf      	ldr	r3, [pc, #700]	@ (800190c <HAL_RCC_OscConfig+0x340>)
 800164e:	681a      	ldr	r2, [r3, #0]
 8001650:	4bae      	ldr	r3, [pc, #696]	@ (800190c <HAL_RCC_OscConfig+0x340>)
 8001652:	49af      	ldr	r1, [pc, #700]	@ (8001910 <HAL_RCC_OscConfig+0x344>)
 8001654:	400a      	ands	r2, r1
 8001656:	601a      	str	r2, [r3, #0]
 8001658:	4bac      	ldr	r3, [pc, #688]	@ (800190c <HAL_RCC_OscConfig+0x340>)
 800165a:	681a      	ldr	r2, [r3, #0]
 800165c:	4bab      	ldr	r3, [pc, #684]	@ (800190c <HAL_RCC_OscConfig+0x340>)
 800165e:	49ad      	ldr	r1, [pc, #692]	@ (8001914 <HAL_RCC_OscConfig+0x348>)
 8001660:	400a      	ands	r2, r1
 8001662:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	685b      	ldr	r3, [r3, #4]
 8001668:	2b00      	cmp	r3, #0
 800166a:	d014      	beq.n	8001696 <HAL_RCC_OscConfig+0xca>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800166c:	f7ff fa38 	bl	8000ae0 <HAL_GetTick>
 8001670:	0003      	movs	r3, r0
 8001672:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001674:	e008      	b.n	8001688 <HAL_RCC_OscConfig+0xbc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001676:	f7ff fa33 	bl	8000ae0 <HAL_GetTick>
 800167a:	0002      	movs	r2, r0
 800167c:	693b      	ldr	r3, [r7, #16]
 800167e:	1ad3      	subs	r3, r2, r3
 8001680:	2b64      	cmp	r3, #100	@ 0x64
 8001682:	d901      	bls.n	8001688 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8001684:	2303      	movs	r3, #3
 8001686:	e17b      	b.n	8001980 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001688:	4ba0      	ldr	r3, [pc, #640]	@ (800190c <HAL_RCC_OscConfig+0x340>)
 800168a:	681a      	ldr	r2, [r3, #0]
 800168c:	2380      	movs	r3, #128	@ 0x80
 800168e:	029b      	lsls	r3, r3, #10
 8001690:	4013      	ands	r3, r2
 8001692:	d0f0      	beq.n	8001676 <HAL_RCC_OscConfig+0xaa>
 8001694:	e013      	b.n	80016be <HAL_RCC_OscConfig+0xf2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001696:	f7ff fa23 	bl	8000ae0 <HAL_GetTick>
 800169a:	0003      	movs	r3, r0
 800169c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800169e:	e008      	b.n	80016b2 <HAL_RCC_OscConfig+0xe6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80016a0:	f7ff fa1e 	bl	8000ae0 <HAL_GetTick>
 80016a4:	0002      	movs	r2, r0
 80016a6:	693b      	ldr	r3, [r7, #16]
 80016a8:	1ad3      	subs	r3, r2, r3
 80016aa:	2b64      	cmp	r3, #100	@ 0x64
 80016ac:	d901      	bls.n	80016b2 <HAL_RCC_OscConfig+0xe6>
          {
            return HAL_TIMEOUT;
 80016ae:	2303      	movs	r3, #3
 80016b0:	e166      	b.n	8001980 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80016b2:	4b96      	ldr	r3, [pc, #600]	@ (800190c <HAL_RCC_OscConfig+0x340>)
 80016b4:	681a      	ldr	r2, [r3, #0]
 80016b6:	2380      	movs	r3, #128	@ 0x80
 80016b8:	029b      	lsls	r3, r3, #10
 80016ba:	4013      	ands	r3, r2
 80016bc:	d1f0      	bne.n	80016a0 <HAL_RCC_OscConfig+0xd4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	2202      	movs	r2, #2
 80016c4:	4013      	ands	r3, r2
 80016c6:	d100      	bne.n	80016ca <HAL_RCC_OscConfig+0xfe>
 80016c8:	e086      	b.n	80017d8 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80016ca:	4b90      	ldr	r3, [pc, #576]	@ (800190c <HAL_RCC_OscConfig+0x340>)
 80016cc:	689b      	ldr	r3, [r3, #8]
 80016ce:	2238      	movs	r2, #56	@ 0x38
 80016d0:	4013      	ands	r3, r2
 80016d2:	617b      	str	r3, [r7, #20]

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 80016d4:	697b      	ldr	r3, [r7, #20]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d12f      	bne.n	800173a <HAL_RCC_OscConfig+0x16e>
    {
      /* When HSI is used as system clock it can not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	68db      	ldr	r3, [r3, #12]
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d101      	bne.n	80016e6 <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 80016e2:	2301      	movs	r3, #1
 80016e4:	e14c      	b.n	8001980 <HAL_RCC_OscConfig+0x3b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016e6:	4b89      	ldr	r3, [pc, #548]	@ (800190c <HAL_RCC_OscConfig+0x340>)
 80016e8:	685b      	ldr	r3, [r3, #4]
 80016ea:	4a8b      	ldr	r2, [pc, #556]	@ (8001918 <HAL_RCC_OscConfig+0x34c>)
 80016ec:	4013      	ands	r3, r2
 80016ee:	0019      	movs	r1, r3
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	695b      	ldr	r3, [r3, #20]
 80016f4:	021a      	lsls	r2, r3, #8
 80016f6:	4b85      	ldr	r3, [pc, #532]	@ (800190c <HAL_RCC_OscConfig+0x340>)
 80016f8:	430a      	orrs	r2, r1
 80016fa:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 80016fc:	697b      	ldr	r3, [r7, #20]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d112      	bne.n	8001728 <HAL_RCC_OscConfig+0x15c>
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001702:	4b82      	ldr	r3, [pc, #520]	@ (800190c <HAL_RCC_OscConfig+0x340>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	4a85      	ldr	r2, [pc, #532]	@ (800191c <HAL_RCC_OscConfig+0x350>)
 8001708:	4013      	ands	r3, r2
 800170a:	0019      	movs	r1, r3
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	691a      	ldr	r2, [r3, #16]
 8001710:	4b7e      	ldr	r3, [pc, #504]	@ (800190c <HAL_RCC_OscConfig+0x340>)
 8001712:	430a      	orrs	r2, r1
 8001714:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001716:	4b7d      	ldr	r3, [pc, #500]	@ (800190c <HAL_RCC_OscConfig+0x340>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	0adb      	lsrs	r3, r3, #11
 800171c:	2207      	movs	r2, #7
 800171e:	4013      	ands	r3, r2
 8001720:	4a7f      	ldr	r2, [pc, #508]	@ (8001920 <HAL_RCC_OscConfig+0x354>)
 8001722:	40da      	lsrs	r2, r3
 8001724:	4b7f      	ldr	r3, [pc, #508]	@ (8001924 <HAL_RCC_OscConfig+0x358>)
 8001726:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001728:	4b7f      	ldr	r3, [pc, #508]	@ (8001928 <HAL_RCC_OscConfig+0x35c>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	0018      	movs	r0, r3
 800172e:	f7ff f97b 	bl	8000a28 <HAL_InitTick>
 8001732:	1e03      	subs	r3, r0, #0
 8001734:	d050      	beq.n	80017d8 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_ERROR;
 8001736:	2301      	movs	r3, #1
 8001738:	e122      	b.n	8001980 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	68db      	ldr	r3, [r3, #12]
 800173e:	2b00      	cmp	r3, #0
 8001740:	d030      	beq.n	80017a4 <HAL_RCC_OscConfig+0x1d8>
      {
        /* Configure the HSI48 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001742:	4b72      	ldr	r3, [pc, #456]	@ (800190c <HAL_RCC_OscConfig+0x340>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	4a75      	ldr	r2, [pc, #468]	@ (800191c <HAL_RCC_OscConfig+0x350>)
 8001748:	4013      	ands	r3, r2
 800174a:	0019      	movs	r1, r3
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	691a      	ldr	r2, [r3, #16]
 8001750:	4b6e      	ldr	r3, [pc, #440]	@ (800190c <HAL_RCC_OscConfig+0x340>)
 8001752:	430a      	orrs	r2, r1
 8001754:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_ENABLE();
 8001756:	4b6d      	ldr	r3, [pc, #436]	@ (800190c <HAL_RCC_OscConfig+0x340>)
 8001758:	681a      	ldr	r2, [r3, #0]
 800175a:	4b6c      	ldr	r3, [pc, #432]	@ (800190c <HAL_RCC_OscConfig+0x340>)
 800175c:	2180      	movs	r1, #128	@ 0x80
 800175e:	0049      	lsls	r1, r1, #1
 8001760:	430a      	orrs	r2, r1
 8001762:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001764:	f7ff f9bc 	bl	8000ae0 <HAL_GetTick>
 8001768:	0003      	movs	r3, r0
 800176a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800176c:	e008      	b.n	8001780 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800176e:	f7ff f9b7 	bl	8000ae0 <HAL_GetTick>
 8001772:	0002      	movs	r2, r0
 8001774:	693b      	ldr	r3, [r7, #16]
 8001776:	1ad3      	subs	r3, r2, r3
 8001778:	2b02      	cmp	r3, #2
 800177a:	d901      	bls.n	8001780 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800177c:	2303      	movs	r3, #3
 800177e:	e0ff      	b.n	8001980 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001780:	4b62      	ldr	r3, [pc, #392]	@ (800190c <HAL_RCC_OscConfig+0x340>)
 8001782:	681a      	ldr	r2, [r3, #0]
 8001784:	2380      	movs	r3, #128	@ 0x80
 8001786:	00db      	lsls	r3, r3, #3
 8001788:	4013      	ands	r3, r2
 800178a:	d0f0      	beq.n	800176e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800178c:	4b5f      	ldr	r3, [pc, #380]	@ (800190c <HAL_RCC_OscConfig+0x340>)
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	4a61      	ldr	r2, [pc, #388]	@ (8001918 <HAL_RCC_OscConfig+0x34c>)
 8001792:	4013      	ands	r3, r2
 8001794:	0019      	movs	r1, r3
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	695b      	ldr	r3, [r3, #20]
 800179a:	021a      	lsls	r2, r3, #8
 800179c:	4b5b      	ldr	r3, [pc, #364]	@ (800190c <HAL_RCC_OscConfig+0x340>)
 800179e:	430a      	orrs	r2, r1
 80017a0:	605a      	str	r2, [r3, #4]
 80017a2:	e019      	b.n	80017d8 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_DISABLE();
 80017a4:	4b59      	ldr	r3, [pc, #356]	@ (800190c <HAL_RCC_OscConfig+0x340>)
 80017a6:	681a      	ldr	r2, [r3, #0]
 80017a8:	4b58      	ldr	r3, [pc, #352]	@ (800190c <HAL_RCC_OscConfig+0x340>)
 80017aa:	4960      	ldr	r1, [pc, #384]	@ (800192c <HAL_RCC_OscConfig+0x360>)
 80017ac:	400a      	ands	r2, r1
 80017ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017b0:	f7ff f996 	bl	8000ae0 <HAL_GetTick>
 80017b4:	0003      	movs	r3, r0
 80017b6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80017b8:	e008      	b.n	80017cc <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80017ba:	f7ff f991 	bl	8000ae0 <HAL_GetTick>
 80017be:	0002      	movs	r2, r0
 80017c0:	693b      	ldr	r3, [r7, #16]
 80017c2:	1ad3      	subs	r3, r2, r3
 80017c4:	2b02      	cmp	r3, #2
 80017c6:	d901      	bls.n	80017cc <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 80017c8:	2303      	movs	r3, #3
 80017ca:	e0d9      	b.n	8001980 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80017cc:	4b4f      	ldr	r3, [pc, #316]	@ (800190c <HAL_RCC_OscConfig+0x340>)
 80017ce:	681a      	ldr	r2, [r3, #0]
 80017d0:	2380      	movs	r3, #128	@ 0x80
 80017d2:	00db      	lsls	r3, r3, #3
 80017d4:	4013      	ands	r3, r2
 80017d6:	d1f0      	bne.n	80017ba <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	2208      	movs	r2, #8
 80017de:	4013      	ands	r3, r2
 80017e0:	d042      	beq.n	8001868 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 80017e2:	4b4a      	ldr	r3, [pc, #296]	@ (800190c <HAL_RCC_OscConfig+0x340>)
 80017e4:	689b      	ldr	r3, [r3, #8]
 80017e6:	2238      	movs	r2, #56	@ 0x38
 80017e8:	4013      	ands	r3, r2
 80017ea:	2b18      	cmp	r3, #24
 80017ec:	d105      	bne.n	80017fa <HAL_RCC_OscConfig+0x22e>
    {
      /* When LSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	699b      	ldr	r3, [r3, #24]
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d138      	bne.n	8001868 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 80017f6:	2301      	movs	r3, #1
 80017f8:	e0c2      	b.n	8001980 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	699b      	ldr	r3, [r3, #24]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d019      	beq.n	8001836 <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001802:	4b42      	ldr	r3, [pc, #264]	@ (800190c <HAL_RCC_OscConfig+0x340>)
 8001804:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001806:	4b41      	ldr	r3, [pc, #260]	@ (800190c <HAL_RCC_OscConfig+0x340>)
 8001808:	2101      	movs	r1, #1
 800180a:	430a      	orrs	r2, r1
 800180c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800180e:	f7ff f967 	bl	8000ae0 <HAL_GetTick>
 8001812:	0003      	movs	r3, r0
 8001814:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8001816:	e008      	b.n	800182a <HAL_RCC_OscConfig+0x25e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001818:	f7ff f962 	bl	8000ae0 <HAL_GetTick>
 800181c:	0002      	movs	r2, r0
 800181e:	693b      	ldr	r3, [r7, #16]
 8001820:	1ad3      	subs	r3, r2, r3
 8001822:	2b02      	cmp	r3, #2
 8001824:	d901      	bls.n	800182a <HAL_RCC_OscConfig+0x25e>
          {
            return HAL_TIMEOUT;
 8001826:	2303      	movs	r3, #3
 8001828:	e0aa      	b.n	8001980 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 800182a:	4b38      	ldr	r3, [pc, #224]	@ (800190c <HAL_RCC_OscConfig+0x340>)
 800182c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800182e:	2202      	movs	r2, #2
 8001830:	4013      	ands	r3, r2
 8001832:	d0f1      	beq.n	8001818 <HAL_RCC_OscConfig+0x24c>
 8001834:	e018      	b.n	8001868 <HAL_RCC_OscConfig+0x29c>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001836:	4b35      	ldr	r3, [pc, #212]	@ (800190c <HAL_RCC_OscConfig+0x340>)
 8001838:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800183a:	4b34      	ldr	r3, [pc, #208]	@ (800190c <HAL_RCC_OscConfig+0x340>)
 800183c:	2101      	movs	r1, #1
 800183e:	438a      	bics	r2, r1
 8001840:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001842:	f7ff f94d 	bl	8000ae0 <HAL_GetTick>
 8001846:	0003      	movs	r3, r0
 8001848:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 800184a:	e008      	b.n	800185e <HAL_RCC_OscConfig+0x292>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 800184c:	f7ff f948 	bl	8000ae0 <HAL_GetTick>
 8001850:	0002      	movs	r2, r0
 8001852:	693b      	ldr	r3, [r7, #16]
 8001854:	1ad3      	subs	r3, r2, r3
 8001856:	2b02      	cmp	r3, #2
 8001858:	d901      	bls.n	800185e <HAL_RCC_OscConfig+0x292>
          {
            return HAL_TIMEOUT;
 800185a:	2303      	movs	r3, #3
 800185c:	e090      	b.n	8001980 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 800185e:	4b2b      	ldr	r3, [pc, #172]	@ (800190c <HAL_RCC_OscConfig+0x340>)
 8001860:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001862:	2202      	movs	r2, #2
 8001864:	4013      	ands	r3, r2
 8001866:	d1f1      	bne.n	800184c <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	2204      	movs	r2, #4
 800186e:	4013      	ands	r3, r2
 8001870:	d100      	bne.n	8001874 <HAL_RCC_OscConfig+0x2a8>
 8001872:	e084      	b.n	800197e <HAL_RCC_OscConfig+0x3b2>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001874:	230f      	movs	r3, #15
 8001876:	18fb      	adds	r3, r7, r3
 8001878:	2200      	movs	r2, #0
 800187a:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 800187c:	4b23      	ldr	r3, [pc, #140]	@ (800190c <HAL_RCC_OscConfig+0x340>)
 800187e:	689b      	ldr	r3, [r3, #8]
 8001880:	2238      	movs	r2, #56	@ 0x38
 8001882:	4013      	ands	r3, r2
 8001884:	2b20      	cmp	r3, #32
 8001886:	d106      	bne.n	8001896 <HAL_RCC_OscConfig+0x2ca>
    {
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	689b      	ldr	r3, [r3, #8]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d000      	beq.n	8001892 <HAL_RCC_OscConfig+0x2c6>
 8001890:	e075      	b.n	800197e <HAL_RCC_OscConfig+0x3b2>
      {
        return HAL_ERROR;
 8001892:	2301      	movs	r3, #1
 8001894:	e074      	b.n	8001980 <HAL_RCC_OscConfig+0x3b4>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	689b      	ldr	r3, [r3, #8]
 800189a:	2b01      	cmp	r3, #1
 800189c:	d106      	bne.n	80018ac <HAL_RCC_OscConfig+0x2e0>
 800189e:	4b1b      	ldr	r3, [pc, #108]	@ (800190c <HAL_RCC_OscConfig+0x340>)
 80018a0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80018a2:	4b1a      	ldr	r3, [pc, #104]	@ (800190c <HAL_RCC_OscConfig+0x340>)
 80018a4:	2101      	movs	r1, #1
 80018a6:	430a      	orrs	r2, r1
 80018a8:	65da      	str	r2, [r3, #92]	@ 0x5c
 80018aa:	e01c      	b.n	80018e6 <HAL_RCC_OscConfig+0x31a>
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	689b      	ldr	r3, [r3, #8]
 80018b0:	2b05      	cmp	r3, #5
 80018b2:	d10c      	bne.n	80018ce <HAL_RCC_OscConfig+0x302>
 80018b4:	4b15      	ldr	r3, [pc, #84]	@ (800190c <HAL_RCC_OscConfig+0x340>)
 80018b6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80018b8:	4b14      	ldr	r3, [pc, #80]	@ (800190c <HAL_RCC_OscConfig+0x340>)
 80018ba:	2104      	movs	r1, #4
 80018bc:	430a      	orrs	r2, r1
 80018be:	65da      	str	r2, [r3, #92]	@ 0x5c
 80018c0:	4b12      	ldr	r3, [pc, #72]	@ (800190c <HAL_RCC_OscConfig+0x340>)
 80018c2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80018c4:	4b11      	ldr	r3, [pc, #68]	@ (800190c <HAL_RCC_OscConfig+0x340>)
 80018c6:	2101      	movs	r1, #1
 80018c8:	430a      	orrs	r2, r1
 80018ca:	65da      	str	r2, [r3, #92]	@ 0x5c
 80018cc:	e00b      	b.n	80018e6 <HAL_RCC_OscConfig+0x31a>
 80018ce:	4b0f      	ldr	r3, [pc, #60]	@ (800190c <HAL_RCC_OscConfig+0x340>)
 80018d0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80018d2:	4b0e      	ldr	r3, [pc, #56]	@ (800190c <HAL_RCC_OscConfig+0x340>)
 80018d4:	2101      	movs	r1, #1
 80018d6:	438a      	bics	r2, r1
 80018d8:	65da      	str	r2, [r3, #92]	@ 0x5c
 80018da:	4b0c      	ldr	r3, [pc, #48]	@ (800190c <HAL_RCC_OscConfig+0x340>)
 80018dc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80018de:	4b0b      	ldr	r3, [pc, #44]	@ (800190c <HAL_RCC_OscConfig+0x340>)
 80018e0:	2104      	movs	r1, #4
 80018e2:	438a      	bics	r2, r1
 80018e4:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	689b      	ldr	r3, [r3, #8]
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d028      	beq.n	8001940 <HAL_RCC_OscConfig+0x374>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018ee:	f7ff f8f7 	bl	8000ae0 <HAL_GetTick>
 80018f2:	0003      	movs	r3, r0
 80018f4:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80018f6:	e01d      	b.n	8001934 <HAL_RCC_OscConfig+0x368>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018f8:	f7ff f8f2 	bl	8000ae0 <HAL_GetTick>
 80018fc:	0002      	movs	r2, r0
 80018fe:	693b      	ldr	r3, [r7, #16]
 8001900:	1ad3      	subs	r3, r2, r3
 8001902:	4a0b      	ldr	r2, [pc, #44]	@ (8001930 <HAL_RCC_OscConfig+0x364>)
 8001904:	4293      	cmp	r3, r2
 8001906:	d915      	bls.n	8001934 <HAL_RCC_OscConfig+0x368>
          {
            return HAL_TIMEOUT;
 8001908:	2303      	movs	r3, #3
 800190a:	e039      	b.n	8001980 <HAL_RCC_OscConfig+0x3b4>
 800190c:	40021000 	.word	0x40021000
 8001910:	fffeffff 	.word	0xfffeffff
 8001914:	fffbffff 	.word	0xfffbffff
 8001918:	ffff80ff 	.word	0xffff80ff
 800191c:	ffffc7ff 	.word	0xffffc7ff
 8001920:	02dc6c00 	.word	0x02dc6c00
 8001924:	20000004 	.word	0x20000004
 8001928:	20000008 	.word	0x20000008
 800192c:	fffffeff 	.word	0xfffffeff
 8001930:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8001934:	4b14      	ldr	r3, [pc, #80]	@ (8001988 <HAL_RCC_OscConfig+0x3bc>)
 8001936:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001938:	2202      	movs	r2, #2
 800193a:	4013      	ands	r3, r2
 800193c:	d0dc      	beq.n	80018f8 <HAL_RCC_OscConfig+0x32c>
 800193e:	e013      	b.n	8001968 <HAL_RCC_OscConfig+0x39c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001940:	f7ff f8ce 	bl	8000ae0 <HAL_GetTick>
 8001944:	0003      	movs	r3, r0
 8001946:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8001948:	e009      	b.n	800195e <HAL_RCC_OscConfig+0x392>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800194a:	f7ff f8c9 	bl	8000ae0 <HAL_GetTick>
 800194e:	0002      	movs	r2, r0
 8001950:	693b      	ldr	r3, [r7, #16]
 8001952:	1ad3      	subs	r3, r2, r3
 8001954:	4a0d      	ldr	r2, [pc, #52]	@ (800198c <HAL_RCC_OscConfig+0x3c0>)
 8001956:	4293      	cmp	r3, r2
 8001958:	d901      	bls.n	800195e <HAL_RCC_OscConfig+0x392>
          {
            return HAL_TIMEOUT;
 800195a:	2303      	movs	r3, #3
 800195c:	e010      	b.n	8001980 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 800195e:	4b0a      	ldr	r3, [pc, #40]	@ (8001988 <HAL_RCC_OscConfig+0x3bc>)
 8001960:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001962:	2202      	movs	r2, #2
 8001964:	4013      	ands	r3, r2
 8001966:	d1f0      	bne.n	800194a <HAL_RCC_OscConfig+0x37e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001968:	230f      	movs	r3, #15
 800196a:	18fb      	adds	r3, r7, r3
 800196c:	781b      	ldrb	r3, [r3, #0]
 800196e:	2b01      	cmp	r3, #1
 8001970:	d105      	bne.n	800197e <HAL_RCC_OscConfig+0x3b2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001972:	4b05      	ldr	r3, [pc, #20]	@ (8001988 <HAL_RCC_OscConfig+0x3bc>)
 8001974:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001976:	4b04      	ldr	r3, [pc, #16]	@ (8001988 <HAL_RCC_OscConfig+0x3bc>)
 8001978:	4905      	ldr	r1, [pc, #20]	@ (8001990 <HAL_RCC_OscConfig+0x3c4>)
 800197a:	400a      	ands	r2, r1
 800197c:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
      }
    }
  }
#endif /* RCC_CR_HSIUSB48ON */
  return HAL_OK;
 800197e:	2300      	movs	r3, #0
}
 8001980:	0018      	movs	r0, r3
 8001982:	46bd      	mov	sp, r7
 8001984:	b006      	add	sp, #24
 8001986:	bd80      	pop	{r7, pc}
 8001988:	40021000 	.word	0x40021000
 800198c:	00001388 	.word	0x00001388
 8001990:	efffffff 	.word	0xefffffff

08001994 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b084      	sub	sp, #16
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
 800199c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d101      	bne.n	80019a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80019a4:	2301      	movs	r3, #1
 80019a6:	e0e9      	b.n	8001b7c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80019a8:	4b76      	ldr	r3, [pc, #472]	@ (8001b84 <HAL_RCC_ClockConfig+0x1f0>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	2207      	movs	r2, #7
 80019ae:	4013      	ands	r3, r2
 80019b0:	683a      	ldr	r2, [r7, #0]
 80019b2:	429a      	cmp	r2, r3
 80019b4:	d91e      	bls.n	80019f4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019b6:	4b73      	ldr	r3, [pc, #460]	@ (8001b84 <HAL_RCC_ClockConfig+0x1f0>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	2207      	movs	r2, #7
 80019bc:	4393      	bics	r3, r2
 80019be:	0019      	movs	r1, r3
 80019c0:	4b70      	ldr	r3, [pc, #448]	@ (8001b84 <HAL_RCC_ClockConfig+0x1f0>)
 80019c2:	683a      	ldr	r2, [r7, #0]
 80019c4:	430a      	orrs	r2, r1
 80019c6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80019c8:	f7ff f88a 	bl	8000ae0 <HAL_GetTick>
 80019cc:	0003      	movs	r3, r0
 80019ce:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80019d0:	e009      	b.n	80019e6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80019d2:	f7ff f885 	bl	8000ae0 <HAL_GetTick>
 80019d6:	0002      	movs	r2, r0
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	1ad3      	subs	r3, r2, r3
 80019dc:	4a6a      	ldr	r2, [pc, #424]	@ (8001b88 <HAL_RCC_ClockConfig+0x1f4>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	d901      	bls.n	80019e6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80019e2:	2303      	movs	r3, #3
 80019e4:	e0ca      	b.n	8001b7c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80019e6:	4b67      	ldr	r3, [pc, #412]	@ (8001b84 <HAL_RCC_ClockConfig+0x1f0>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	2207      	movs	r2, #7
 80019ec:	4013      	ands	r3, r2
 80019ee:	683a      	ldr	r2, [r7, #0]
 80019f0:	429a      	cmp	r2, r3
 80019f2:	d1ee      	bne.n	80019d2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	2202      	movs	r2, #2
 80019fa:	4013      	ands	r3, r2
 80019fc:	d017      	beq.n	8001a2e <HAL_RCC_ClockConfig+0x9a>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	2204      	movs	r2, #4
 8001a04:	4013      	ands	r3, r2
 8001a06:	d008      	beq.n	8001a1a <HAL_RCC_ClockConfig+0x86>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001a08:	4b60      	ldr	r3, [pc, #384]	@ (8001b8c <HAL_RCC_ClockConfig+0x1f8>)
 8001a0a:	689b      	ldr	r3, [r3, #8]
 8001a0c:	4a60      	ldr	r2, [pc, #384]	@ (8001b90 <HAL_RCC_ClockConfig+0x1fc>)
 8001a0e:	401a      	ands	r2, r3
 8001a10:	4b5e      	ldr	r3, [pc, #376]	@ (8001b8c <HAL_RCC_ClockConfig+0x1f8>)
 8001a12:	21b0      	movs	r1, #176	@ 0xb0
 8001a14:	0109      	lsls	r1, r1, #4
 8001a16:	430a      	orrs	r2, r1
 8001a18:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a1a:	4b5c      	ldr	r3, [pc, #368]	@ (8001b8c <HAL_RCC_ClockConfig+0x1f8>)
 8001a1c:	689b      	ldr	r3, [r3, #8]
 8001a1e:	4a5d      	ldr	r2, [pc, #372]	@ (8001b94 <HAL_RCC_ClockConfig+0x200>)
 8001a20:	4013      	ands	r3, r2
 8001a22:	0019      	movs	r1, r3
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	68da      	ldr	r2, [r3, #12]
 8001a28:	4b58      	ldr	r3, [pc, #352]	@ (8001b8c <HAL_RCC_ClockConfig+0x1f8>)
 8001a2a:	430a      	orrs	r2, r1
 8001a2c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	2201      	movs	r2, #1
 8001a34:	4013      	ands	r3, r2
 8001a36:	d055      	beq.n	8001ae4 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

#if defined(RCC_CR_SYSDIV)
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
 8001a38:	4b54      	ldr	r3, [pc, #336]	@ (8001b8c <HAL_RCC_ClockConfig+0x1f8>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	221c      	movs	r2, #28
 8001a3e:	4393      	bics	r3, r2
 8001a40:	0019      	movs	r1, r3
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	689a      	ldr	r2, [r3, #8]
 8001a46:	4b51      	ldr	r3, [pc, #324]	@ (8001b8c <HAL_RCC_ClockConfig+0x1f8>)
 8001a48:	430a      	orrs	r2, r1
 8001a4a:	601a      	str	r2, [r3, #0]
#endif /* RCC_CR_SYSDIV */

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	685b      	ldr	r3, [r3, #4]
 8001a50:	2b01      	cmp	r3, #1
 8001a52:	d107      	bne.n	8001a64 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a54:	4b4d      	ldr	r3, [pc, #308]	@ (8001b8c <HAL_RCC_ClockConfig+0x1f8>)
 8001a56:	681a      	ldr	r2, [r3, #0]
 8001a58:	2380      	movs	r3, #128	@ 0x80
 8001a5a:	029b      	lsls	r3, r3, #10
 8001a5c:	4013      	ands	r3, r2
 8001a5e:	d11f      	bne.n	8001aa0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001a60:	2301      	movs	r3, #1
 8001a62:	e08b      	b.n	8001b7c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	685b      	ldr	r3, [r3, #4]
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d107      	bne.n	8001a7c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a6c:	4b47      	ldr	r3, [pc, #284]	@ (8001b8c <HAL_RCC_ClockConfig+0x1f8>)
 8001a6e:	681a      	ldr	r2, [r3, #0]
 8001a70:	2380      	movs	r3, #128	@ 0x80
 8001a72:	00db      	lsls	r3, r3, #3
 8001a74:	4013      	ands	r3, r2
 8001a76:	d113      	bne.n	8001aa0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001a78:	2301      	movs	r3, #1
 8001a7a:	e07f      	b.n	8001b7c <HAL_RCC_ClockConfig+0x1e8>
        return HAL_ERROR;
      }
    }
#endif /* RCC_HSI48_SUPPORT */
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	685b      	ldr	r3, [r3, #4]
 8001a80:	2b03      	cmp	r3, #3
 8001a82:	d106      	bne.n	8001a92 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8001a84:	4b41      	ldr	r3, [pc, #260]	@ (8001b8c <HAL_RCC_ClockConfig+0x1f8>)
 8001a86:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a88:	2202      	movs	r2, #2
 8001a8a:	4013      	ands	r3, r2
 8001a8c:	d108      	bne.n	8001aa0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001a8e:	2301      	movs	r3, #1
 8001a90:	e074      	b.n	8001b7c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8001a92:	4b3e      	ldr	r3, [pc, #248]	@ (8001b8c <HAL_RCC_ClockConfig+0x1f8>)
 8001a94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a96:	2202      	movs	r2, #2
 8001a98:	4013      	ands	r3, r2
 8001a9a:	d101      	bne.n	8001aa0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	e06d      	b.n	8001b7c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001aa0:	4b3a      	ldr	r3, [pc, #232]	@ (8001b8c <HAL_RCC_ClockConfig+0x1f8>)
 8001aa2:	689b      	ldr	r3, [r3, #8]
 8001aa4:	2207      	movs	r2, #7
 8001aa6:	4393      	bics	r3, r2
 8001aa8:	0019      	movs	r1, r3
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	685a      	ldr	r2, [r3, #4]
 8001aae:	4b37      	ldr	r3, [pc, #220]	@ (8001b8c <HAL_RCC_ClockConfig+0x1f8>)
 8001ab0:	430a      	orrs	r2, r1
 8001ab2:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001ab4:	f7ff f814 	bl	8000ae0 <HAL_GetTick>
 8001ab8:	0003      	movs	r3, r0
 8001aba:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001abc:	e009      	b.n	8001ad2 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8001abe:	f7ff f80f 	bl	8000ae0 <HAL_GetTick>
 8001ac2:	0002      	movs	r2, r0
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	1ad3      	subs	r3, r2, r3
 8001ac8:	4a2f      	ldr	r2, [pc, #188]	@ (8001b88 <HAL_RCC_ClockConfig+0x1f4>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d901      	bls.n	8001ad2 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8001ace:	2303      	movs	r3, #3
 8001ad0:	e054      	b.n	8001b7c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ad2:	4b2e      	ldr	r3, [pc, #184]	@ (8001b8c <HAL_RCC_ClockConfig+0x1f8>)
 8001ad4:	689b      	ldr	r3, [r3, #8]
 8001ad6:	2238      	movs	r2, #56	@ 0x38
 8001ad8:	401a      	ands	r2, r3
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	685b      	ldr	r3, [r3, #4]
 8001ade:	00db      	lsls	r3, r3, #3
 8001ae0:	429a      	cmp	r2, r3
 8001ae2:	d1ec      	bne.n	8001abe <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001ae4:	4b27      	ldr	r3, [pc, #156]	@ (8001b84 <HAL_RCC_ClockConfig+0x1f0>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	2207      	movs	r2, #7
 8001aea:	4013      	ands	r3, r2
 8001aec:	683a      	ldr	r2, [r7, #0]
 8001aee:	429a      	cmp	r2, r3
 8001af0:	d21e      	bcs.n	8001b30 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001af2:	4b24      	ldr	r3, [pc, #144]	@ (8001b84 <HAL_RCC_ClockConfig+0x1f0>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	2207      	movs	r2, #7
 8001af8:	4393      	bics	r3, r2
 8001afa:	0019      	movs	r1, r3
 8001afc:	4b21      	ldr	r3, [pc, #132]	@ (8001b84 <HAL_RCC_ClockConfig+0x1f0>)
 8001afe:	683a      	ldr	r2, [r7, #0]
 8001b00:	430a      	orrs	r2, r1
 8001b02:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001b04:	f7fe ffec 	bl	8000ae0 <HAL_GetTick>
 8001b08:	0003      	movs	r3, r0
 8001b0a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001b0c:	e009      	b.n	8001b22 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8001b0e:	f7fe ffe7 	bl	8000ae0 <HAL_GetTick>
 8001b12:	0002      	movs	r2, r0
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	1ad3      	subs	r3, r2, r3
 8001b18:	4a1b      	ldr	r2, [pc, #108]	@ (8001b88 <HAL_RCC_ClockConfig+0x1f4>)
 8001b1a:	4293      	cmp	r3, r2
 8001b1c:	d901      	bls.n	8001b22 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8001b1e:	2303      	movs	r3, #3
 8001b20:	e02c      	b.n	8001b7c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001b22:	4b18      	ldr	r3, [pc, #96]	@ (8001b84 <HAL_RCC_ClockConfig+0x1f0>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	2207      	movs	r2, #7
 8001b28:	4013      	ands	r3, r2
 8001b2a:	683a      	ldr	r2, [r7, #0]
 8001b2c:	429a      	cmp	r2, r3
 8001b2e:	d1ee      	bne.n	8001b0e <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	2204      	movs	r2, #4
 8001b36:	4013      	ands	r3, r2
 8001b38:	d009      	beq.n	8001b4e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001b3a:	4b14      	ldr	r3, [pc, #80]	@ (8001b8c <HAL_RCC_ClockConfig+0x1f8>)
 8001b3c:	689b      	ldr	r3, [r3, #8]
 8001b3e:	4a16      	ldr	r2, [pc, #88]	@ (8001b98 <HAL_RCC_ClockConfig+0x204>)
 8001b40:	4013      	ands	r3, r2
 8001b42:	0019      	movs	r1, r3
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	691a      	ldr	r2, [r3, #16]
 8001b48:	4b10      	ldr	r3, [pc, #64]	@ (8001b8c <HAL_RCC_ClockConfig+0x1f8>)
 8001b4a:	430a      	orrs	r2, r1
 8001b4c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8001b4e:	f000 f82b 	bl	8001ba8 <HAL_RCC_GetSysClockFreq>
 8001b52:	0001      	movs	r1, r0
 8001b54:	4b0d      	ldr	r3, [pc, #52]	@ (8001b8c <HAL_RCC_ClockConfig+0x1f8>)
 8001b56:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001b58:	0a1b      	lsrs	r3, r3, #8
 8001b5a:	220f      	movs	r2, #15
 8001b5c:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8001b5e:	4b0f      	ldr	r3, [pc, #60]	@ (8001b9c <HAL_RCC_ClockConfig+0x208>)
 8001b60:	0092      	lsls	r2, r2, #2
 8001b62:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001b64:	221f      	movs	r2, #31
 8001b66:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8001b68:	000a      	movs	r2, r1
 8001b6a:	40da      	lsrs	r2, r3
 8001b6c:	4b0c      	ldr	r3, [pc, #48]	@ (8001ba0 <HAL_RCC_ClockConfig+0x20c>)
 8001b6e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001b70:	4b0c      	ldr	r3, [pc, #48]	@ (8001ba4 <HAL_RCC_ClockConfig+0x210>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	0018      	movs	r0, r3
 8001b76:	f7fe ff57 	bl	8000a28 <HAL_InitTick>
 8001b7a:	0003      	movs	r3, r0
}
 8001b7c:	0018      	movs	r0, r3
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	b004      	add	sp, #16
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	40022000 	.word	0x40022000
 8001b88:	00001388 	.word	0x00001388
 8001b8c:	40021000 	.word	0x40021000
 8001b90:	ffff84ff 	.word	0xffff84ff
 8001b94:	fffff0ff 	.word	0xfffff0ff
 8001b98:	ffff8fff 	.word	0xffff8fff
 8001b9c:	08003c48 	.word	0x08003c48
 8001ba0:	20000004 	.word	0x20000004
 8001ba4:	20000008 	.word	0x20000008

08001ba8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b084      	sub	sp, #16
 8001bac:	af00      	add	r7, sp, #0
  uint32_t hsidiv;
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
 8001bae:	4b23      	ldr	r3, [pc, #140]	@ (8001c3c <HAL_RCC_GetSysClockFreq+0x94>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	089b      	lsrs	r3, r3, #2
 8001bb4:	2207      	movs	r2, #7
 8001bb6:	4013      	ands	r3, r2
 8001bb8:	3301      	adds	r3, #1
 8001bba:	60bb      	str	r3, [r7, #8]
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001bbc:	4b1f      	ldr	r3, [pc, #124]	@ (8001c3c <HAL_RCC_GetSysClockFreq+0x94>)
 8001bbe:	689b      	ldr	r3, [r3, #8]
 8001bc0:	2238      	movs	r2, #56	@ 0x38
 8001bc2:	4013      	ands	r3, r2
 8001bc4:	d10f      	bne.n	8001be6 <HAL_RCC_GetSysClockFreq+0x3e>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001bc6:	4b1d      	ldr	r3, [pc, #116]	@ (8001c3c <HAL_RCC_GetSysClockFreq+0x94>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	0adb      	lsrs	r3, r3, #11
 8001bcc:	2207      	movs	r2, #7
 8001bce:	4013      	ands	r3, r2
 8001bd0:	2201      	movs	r2, #1
 8001bd2:	409a      	lsls	r2, r3
 8001bd4:	0013      	movs	r3, r2
 8001bd6:	607b      	str	r3, [r7, #4]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001bd8:	6879      	ldr	r1, [r7, #4]
 8001bda:	4819      	ldr	r0, [pc, #100]	@ (8001c40 <HAL_RCC_GetSysClockFreq+0x98>)
 8001bdc:	f7fe fa9e 	bl	800011c <__udivsi3>
 8001be0:	0003      	movs	r3, r0
 8001be2:	60fb      	str	r3, [r7, #12]
 8001be4:	e01e      	b.n	8001c24 <HAL_RCC_GetSysClockFreq+0x7c>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001be6:	4b15      	ldr	r3, [pc, #84]	@ (8001c3c <HAL_RCC_GetSysClockFreq+0x94>)
 8001be8:	689b      	ldr	r3, [r3, #8]
 8001bea:	2238      	movs	r2, #56	@ 0x38
 8001bec:	4013      	ands	r3, r2
 8001bee:	2b08      	cmp	r3, #8
 8001bf0:	d102      	bne.n	8001bf8 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001bf2:	4b14      	ldr	r3, [pc, #80]	@ (8001c44 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001bf4:	60fb      	str	r3, [r7, #12]
 8001bf6:	e015      	b.n	8001c24 <HAL_RCC_GetSysClockFreq+0x7c>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8001bf8:	4b10      	ldr	r3, [pc, #64]	@ (8001c3c <HAL_RCC_GetSysClockFreq+0x94>)
 8001bfa:	689b      	ldr	r3, [r3, #8]
 8001bfc:	2238      	movs	r2, #56	@ 0x38
 8001bfe:	4013      	ands	r3, r2
 8001c00:	2b20      	cmp	r3, #32
 8001c02:	d103      	bne.n	8001c0c <HAL_RCC_GetSysClockFreq+0x64>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001c04:	2380      	movs	r3, #128	@ 0x80
 8001c06:	021b      	lsls	r3, r3, #8
 8001c08:	60fb      	str	r3, [r7, #12]
 8001c0a:	e00b      	b.n	8001c24 <HAL_RCC_GetSysClockFreq+0x7c>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8001c0c:	4b0b      	ldr	r3, [pc, #44]	@ (8001c3c <HAL_RCC_GetSysClockFreq+0x94>)
 8001c0e:	689b      	ldr	r3, [r3, #8]
 8001c10:	2238      	movs	r2, #56	@ 0x38
 8001c12:	4013      	ands	r3, r2
 8001c14:	2b18      	cmp	r3, #24
 8001c16:	d103      	bne.n	8001c20 <HAL_RCC_GetSysClockFreq+0x78>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001c18:	23fa      	movs	r3, #250	@ 0xfa
 8001c1a:	01db      	lsls	r3, r3, #7
 8001c1c:	60fb      	str	r3, [r7, #12]
 8001c1e:	e001      	b.n	8001c24 <HAL_RCC_GetSysClockFreq+0x7c>
    sysclockfreq = HSI48_VALUE;
  }
#endif /* RCC_HSI48_SUPPORT */
  else
  {
    sysclockfreq = 0U;
 8001c20:	2300      	movs	r3, #0
 8001c22:	60fb      	str	r3, [r7, #12]
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
 8001c24:	68b9      	ldr	r1, [r7, #8]
 8001c26:	68f8      	ldr	r0, [r7, #12]
 8001c28:	f7fe fa78 	bl	800011c <__udivsi3>
 8001c2c:	0003      	movs	r3, r0
 8001c2e:	60fb      	str	r3, [r7, #12]
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
 8001c30:	68fb      	ldr	r3, [r7, #12]
}
 8001c32:	0018      	movs	r0, r3
 8001c34:	46bd      	mov	sp, r7
 8001c36:	b004      	add	sp, #16
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	46c0      	nop			@ (mov r8, r8)
 8001c3c:	40021000 	.word	0x40021000
 8001c40:	02dc6c00 	.word	0x02dc6c00
 8001c44:	007a1200 	.word	0x007a1200

08001c48 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	af00      	add	r7, sp, #0
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8001c4c:	f7ff ffac 	bl	8001ba8 <HAL_RCC_GetSysClockFreq>
 8001c50:	0001      	movs	r1, r0
 8001c52:	4b09      	ldr	r3, [pc, #36]	@ (8001c78 <HAL_RCC_GetHCLKFreq+0x30>)
 8001c54:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001c56:	0a1b      	lsrs	r3, r3, #8
 8001c58:	220f      	movs	r2, #15
 8001c5a:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8001c5c:	4b07      	ldr	r3, [pc, #28]	@ (8001c7c <HAL_RCC_GetHCLKFreq+0x34>)
 8001c5e:	0092      	lsls	r2, r2, #2
 8001c60:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001c62:	221f      	movs	r2, #31
 8001c64:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8001c66:	000a      	movs	r2, r1
 8001c68:	40da      	lsrs	r2, r3
 8001c6a:	4b05      	ldr	r3, [pc, #20]	@ (8001c80 <HAL_RCC_GetHCLKFreq+0x38>)
 8001c6c:	601a      	str	r2, [r3, #0]
  return SystemCoreClock;
 8001c6e:	4b04      	ldr	r3, [pc, #16]	@ (8001c80 <HAL_RCC_GetHCLKFreq+0x38>)
 8001c70:	681b      	ldr	r3, [r3, #0]
}
 8001c72:	0018      	movs	r0, r3
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bd80      	pop	{r7, pc}
 8001c78:	40021000 	.word	0x40021000
 8001c7c:	08003c48 	.word	0x08003c48
 8001c80:	20000004 	.word	0x20000004

08001c84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_Pos]) & 0x1FU));
 8001c88:	f7ff ffde 	bl	8001c48 <HAL_RCC_GetHCLKFreq>
 8001c8c:	0001      	movs	r1, r0
 8001c8e:	4b07      	ldr	r3, [pc, #28]	@ (8001cac <HAL_RCC_GetPCLK1Freq+0x28>)
 8001c90:	689b      	ldr	r3, [r3, #8]
 8001c92:	0b1b      	lsrs	r3, r3, #12
 8001c94:	2207      	movs	r2, #7
 8001c96:	401a      	ands	r2, r3
 8001c98:	4b05      	ldr	r3, [pc, #20]	@ (8001cb0 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8001c9a:	0092      	lsls	r2, r2, #2
 8001c9c:	58d3      	ldr	r3, [r2, r3]
 8001c9e:	221f      	movs	r2, #31
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	40d9      	lsrs	r1, r3
 8001ca4:	000b      	movs	r3, r1
}
 8001ca6:	0018      	movs	r0, r3
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}
 8001cac:	40021000 	.word	0x40021000
 8001cb0:	08003c88 	.word	0x08003c88

08001cb4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b082      	sub	sp, #8
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d101      	bne.n	8001cc6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	e046      	b.n	8001d54 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	2288      	movs	r2, #136	@ 0x88
 8001cca:	589b      	ldr	r3, [r3, r2]
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d107      	bne.n	8001ce0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	2284      	movs	r2, #132	@ 0x84
 8001cd4:	2100      	movs	r1, #0
 8001cd6:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	0018      	movs	r0, r3
 8001cdc:	f7fe fd1e 	bl	800071c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2288      	movs	r2, #136	@ 0x88
 8001ce4:	2124      	movs	r1, #36	@ 0x24
 8001ce6:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	681a      	ldr	r2, [r3, #0]
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	2101      	movs	r1, #1
 8001cf4:	438a      	bics	r2, r1
 8001cf6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d003      	beq.n	8001d08 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	0018      	movs	r0, r3
 8001d04:	f000 fb5c 	bl	80023c0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	0018      	movs	r0, r3
 8001d0c:	f000 f9c2 	bl	8002094 <UART_SetConfig>
 8001d10:	0003      	movs	r3, r0
 8001d12:	2b01      	cmp	r3, #1
 8001d14:	d101      	bne.n	8001d1a <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8001d16:	2301      	movs	r3, #1
 8001d18:	e01c      	b.n	8001d54 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	685a      	ldr	r2, [r3, #4]
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	490d      	ldr	r1, [pc, #52]	@ (8001d5c <HAL_UART_Init+0xa8>)
 8001d26:	400a      	ands	r2, r1
 8001d28:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	689a      	ldr	r2, [r3, #8]
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	212a      	movs	r1, #42	@ 0x2a
 8001d36:	438a      	bics	r2, r1
 8001d38:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	681a      	ldr	r2, [r3, #0]
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	2101      	movs	r1, #1
 8001d46:	430a      	orrs	r2, r1
 8001d48:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	0018      	movs	r0, r3
 8001d4e:	f000 fbeb 	bl	8002528 <UART_CheckIdleState>
 8001d52:	0003      	movs	r3, r0
}
 8001d54:	0018      	movs	r0, r3
 8001d56:	46bd      	mov	sp, r7
 8001d58:	b002      	add	sp, #8
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	ffffb7ff 	.word	0xffffb7ff

08001d60 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b08a      	sub	sp, #40	@ 0x28
 8001d64:	af02      	add	r7, sp, #8
 8001d66:	60f8      	str	r0, [r7, #12]
 8001d68:	60b9      	str	r1, [r7, #8]
 8001d6a:	603b      	str	r3, [r7, #0]
 8001d6c:	1dbb      	adds	r3, r7, #6
 8001d6e:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	2288      	movs	r2, #136	@ 0x88
 8001d74:	589b      	ldr	r3, [r3, r2]
 8001d76:	2b20      	cmp	r3, #32
 8001d78:	d000      	beq.n	8001d7c <HAL_UART_Transmit+0x1c>
 8001d7a:	e090      	b.n	8001e9e <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8001d7c:	68bb      	ldr	r3, [r7, #8]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d003      	beq.n	8001d8a <HAL_UART_Transmit+0x2a>
 8001d82:	1dbb      	adds	r3, r7, #6
 8001d84:	881b      	ldrh	r3, [r3, #0]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d101      	bne.n	8001d8e <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	e088      	b.n	8001ea0 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	689a      	ldr	r2, [r3, #8]
 8001d92:	2380      	movs	r3, #128	@ 0x80
 8001d94:	015b      	lsls	r3, r3, #5
 8001d96:	429a      	cmp	r2, r3
 8001d98:	d109      	bne.n	8001dae <HAL_UART_Transmit+0x4e>
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	691b      	ldr	r3, [r3, #16]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d105      	bne.n	8001dae <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8001da2:	68bb      	ldr	r3, [r7, #8]
 8001da4:	2201      	movs	r2, #1
 8001da6:	4013      	ands	r3, r2
 8001da8:	d001      	beq.n	8001dae <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8001daa:	2301      	movs	r3, #1
 8001dac:	e078      	b.n	8001ea0 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	2290      	movs	r2, #144	@ 0x90
 8001db2:	2100      	movs	r1, #0
 8001db4:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	2288      	movs	r2, #136	@ 0x88
 8001dba:	2121      	movs	r1, #33	@ 0x21
 8001dbc:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001dbe:	f7fe fe8f 	bl	8000ae0 <HAL_GetTick>
 8001dc2:	0003      	movs	r3, r0
 8001dc4:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	1dba      	adds	r2, r7, #6
 8001dca:	2154      	movs	r1, #84	@ 0x54
 8001dcc:	8812      	ldrh	r2, [r2, #0]
 8001dce:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	1dba      	adds	r2, r7, #6
 8001dd4:	2156      	movs	r1, #86	@ 0x56
 8001dd6:	8812      	ldrh	r2, [r2, #0]
 8001dd8:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	689a      	ldr	r2, [r3, #8]
 8001dde:	2380      	movs	r3, #128	@ 0x80
 8001de0:	015b      	lsls	r3, r3, #5
 8001de2:	429a      	cmp	r2, r3
 8001de4:	d108      	bne.n	8001df8 <HAL_UART_Transmit+0x98>
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	691b      	ldr	r3, [r3, #16]
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d104      	bne.n	8001df8 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8001dee:	2300      	movs	r3, #0
 8001df0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001df2:	68bb      	ldr	r3, [r7, #8]
 8001df4:	61bb      	str	r3, [r7, #24]
 8001df6:	e003      	b.n	8001e00 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8001df8:	68bb      	ldr	r3, [r7, #8]
 8001dfa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001e00:	e030      	b.n	8001e64 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001e02:	697a      	ldr	r2, [r7, #20]
 8001e04:	68f8      	ldr	r0, [r7, #12]
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	9300      	str	r3, [sp, #0]
 8001e0a:	0013      	movs	r3, r2
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	2180      	movs	r1, #128	@ 0x80
 8001e10:	f000 fc34 	bl	800267c <UART_WaitOnFlagUntilTimeout>
 8001e14:	1e03      	subs	r3, r0, #0
 8001e16:	d005      	beq.n	8001e24 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	2288      	movs	r2, #136	@ 0x88
 8001e1c:	2120      	movs	r1, #32
 8001e1e:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8001e20:	2303      	movs	r3, #3
 8001e22:	e03d      	b.n	8001ea0 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8001e24:	69fb      	ldr	r3, [r7, #28]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d10b      	bne.n	8001e42 <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001e2a:	69bb      	ldr	r3, [r7, #24]
 8001e2c:	881b      	ldrh	r3, [r3, #0]
 8001e2e:	001a      	movs	r2, r3
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	05d2      	lsls	r2, r2, #23
 8001e36:	0dd2      	lsrs	r2, r2, #23
 8001e38:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8001e3a:	69bb      	ldr	r3, [r7, #24]
 8001e3c:	3302      	adds	r3, #2
 8001e3e:	61bb      	str	r3, [r7, #24]
 8001e40:	e007      	b.n	8001e52 <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8001e42:	69fb      	ldr	r3, [r7, #28]
 8001e44:	781a      	ldrb	r2, [r3, #0]
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8001e4c:	69fb      	ldr	r3, [r7, #28]
 8001e4e:	3301      	adds	r3, #1
 8001e50:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	2256      	movs	r2, #86	@ 0x56
 8001e56:	5a9b      	ldrh	r3, [r3, r2]
 8001e58:	b29b      	uxth	r3, r3
 8001e5a:	3b01      	subs	r3, #1
 8001e5c:	b299      	uxth	r1, r3
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	2256      	movs	r2, #86	@ 0x56
 8001e62:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	2256      	movs	r2, #86	@ 0x56
 8001e68:	5a9b      	ldrh	r3, [r3, r2]
 8001e6a:	b29b      	uxth	r3, r3
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d1c8      	bne.n	8001e02 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001e70:	697a      	ldr	r2, [r7, #20]
 8001e72:	68f8      	ldr	r0, [r7, #12]
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	9300      	str	r3, [sp, #0]
 8001e78:	0013      	movs	r3, r2
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	2140      	movs	r1, #64	@ 0x40
 8001e7e:	f000 fbfd 	bl	800267c <UART_WaitOnFlagUntilTimeout>
 8001e82:	1e03      	subs	r3, r0, #0
 8001e84:	d005      	beq.n	8001e92 <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	2288      	movs	r2, #136	@ 0x88
 8001e8a:	2120      	movs	r1, #32
 8001e8c:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8001e8e:	2303      	movs	r3, #3
 8001e90:	e006      	b.n	8001ea0 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	2288      	movs	r2, #136	@ 0x88
 8001e96:	2120      	movs	r1, #32
 8001e98:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	e000      	b.n	8001ea0 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8001e9e:	2302      	movs	r3, #2
  }
}
 8001ea0:	0018      	movs	r0, r3
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	b008      	add	sp, #32
 8001ea6:	bd80      	pop	{r7, pc}

08001ea8 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b088      	sub	sp, #32
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	60f8      	str	r0, [r7, #12]
 8001eb0:	60b9      	str	r1, [r7, #8]
 8001eb2:	1dbb      	adds	r3, r7, #6
 8001eb4:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	228c      	movs	r2, #140	@ 0x8c
 8001eba:	589b      	ldr	r3, [r3, r2]
 8001ebc:	2b20      	cmp	r3, #32
 8001ebe:	d145      	bne.n	8001f4c <HAL_UART_Receive_DMA+0xa4>
  {
    if ((pData == NULL) || (Size == 0U))
 8001ec0:	68bb      	ldr	r3, [r7, #8]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d003      	beq.n	8001ece <HAL_UART_Receive_DMA+0x26>
 8001ec6:	1dbb      	adds	r3, r7, #6
 8001ec8:	881b      	ldrh	r3, [r3, #0]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d101      	bne.n	8001ed2 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8001ece:	2301      	movs	r3, #1
 8001ed0:	e03d      	b.n	8001f4e <HAL_UART_Receive_DMA+0xa6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	689a      	ldr	r2, [r3, #8]
 8001ed6:	2380      	movs	r3, #128	@ 0x80
 8001ed8:	015b      	lsls	r3, r3, #5
 8001eda:	429a      	cmp	r2, r3
 8001edc:	d109      	bne.n	8001ef2 <HAL_UART_Receive_DMA+0x4a>
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	691b      	ldr	r3, [r3, #16]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d105      	bne.n	8001ef2 <HAL_UART_Receive_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8001ee6:	68bb      	ldr	r3, [r7, #8]
 8001ee8:	2201      	movs	r2, #1
 8001eea:	4013      	ands	r3, r2
 8001eec:	d001      	beq.n	8001ef2 <HAL_UART_Receive_DMA+0x4a>
      {
        return  HAL_ERROR;
 8001eee:	2301      	movs	r3, #1
 8001ef0:	e02d      	b.n	8001f4e <HAL_UART_Receive_DMA+0xa6>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	685a      	ldr	r2, [r3, #4]
 8001efe:	2380      	movs	r3, #128	@ 0x80
 8001f00:	041b      	lsls	r3, r3, #16
 8001f02:	4013      	ands	r3, r2
 8001f04:	d019      	beq.n	8001f3a <HAL_UART_Receive_DMA+0x92>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8001f06:	f3ef 8310 	mrs	r3, PRIMASK
 8001f0a:	613b      	str	r3, [r7, #16]
  return(result);
 8001f0c:	693b      	ldr	r3, [r7, #16]
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8001f0e:	61fb      	str	r3, [r7, #28]
 8001f10:	2301      	movs	r3, #1
 8001f12:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001f14:	697b      	ldr	r3, [r7, #20]
 8001f16:	f383 8810 	msr	PRIMASK, r3
}
 8001f1a:	46c0      	nop			@ (mov r8, r8)
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	681a      	ldr	r2, [r3, #0]
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	2180      	movs	r1, #128	@ 0x80
 8001f28:	04c9      	lsls	r1, r1, #19
 8001f2a:	430a      	orrs	r2, r1
 8001f2c:	601a      	str	r2, [r3, #0]
 8001f2e:	69fb      	ldr	r3, [r7, #28]
 8001f30:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001f32:	69bb      	ldr	r3, [r7, #24]
 8001f34:	f383 8810 	msr	PRIMASK, r3
}
 8001f38:	46c0      	nop			@ (mov r8, r8)
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8001f3a:	1dbb      	adds	r3, r7, #6
 8001f3c:	881a      	ldrh	r2, [r3, #0]
 8001f3e:	68b9      	ldr	r1, [r7, #8]
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	0018      	movs	r0, r3
 8001f44:	f000 fc0a 	bl	800275c <UART_Start_Receive_DMA>
 8001f48:	0003      	movs	r3, r0
 8001f4a:	e000      	b.n	8001f4e <HAL_UART_Receive_DMA+0xa6>
  }
  else
  {
    return HAL_BUSY;
 8001f4c:	2302      	movs	r3, #2
  }
}
 8001f4e:	0018      	movs	r0, r3
 8001f50:	46bd      	mov	sp, r7
 8001f52:	b008      	add	sp, #32
 8001f54:	bd80      	pop	{r7, pc}

08001f56 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8001f56:	b580      	push	{r7, lr}
 8001f58:	b08c      	sub	sp, #48	@ 0x30
 8001f5a:	af00      	add	r7, sp, #0
 8001f5c:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	2288      	movs	r2, #136	@ 0x88
 8001f62:	589b      	ldr	r3, [r3, r2]
 8001f64:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	228c      	movs	r2, #140	@ 0x8c
 8001f6a:	589b      	ldr	r3, [r3, r2]
 8001f6c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	689b      	ldr	r3, [r3, #8]
 8001f74:	2280      	movs	r2, #128	@ 0x80
 8001f76:	4013      	ands	r3, r2
 8001f78:	2b80      	cmp	r3, #128	@ 0x80
 8001f7a:	d138      	bne.n	8001fee <HAL_UART_DMAStop+0x98>
 8001f7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f7e:	2b21      	cmp	r3, #33	@ 0x21
 8001f80:	d135      	bne.n	8001fee <HAL_UART_DMAStop+0x98>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8001f82:	f3ef 8310 	mrs	r3, PRIMASK
 8001f86:	617b      	str	r3, [r7, #20]
  return(result);
 8001f88:	697b      	ldr	r3, [r7, #20]
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8001f8a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f8c:	2301      	movs	r3, #1
 8001f8e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001f90:	69bb      	ldr	r3, [r7, #24]
 8001f92:	f383 8810 	msr	PRIMASK, r3
}
 8001f96:	46c0      	nop			@ (mov r8, r8)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	689a      	ldr	r2, [r3, #8]
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	2180      	movs	r1, #128	@ 0x80
 8001fa4:	438a      	bics	r2, r1
 8001fa6:	609a      	str	r2, [r3, #8]
 8001fa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001faa:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001fac:	69fb      	ldr	r3, [r7, #28]
 8001fae:	f383 8810 	msr	PRIMASK, r3
}
 8001fb2:	46c0      	nop			@ (mov r8, r8)

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d014      	beq.n	8001fe6 <HAL_UART_DMAStop+0x90>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001fc0:	0018      	movs	r0, r3
 8001fc2:	f7fe ffab 	bl	8000f1c <HAL_DMA_Abort>
 8001fc6:	1e03      	subs	r3, r0, #0
 8001fc8:	d00d      	beq.n	8001fe6 <HAL_UART_DMAStop+0x90>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001fce:	0018      	movs	r0, r3
 8001fd0:	f7ff f8b8 	bl	8001144 <HAL_DMA_GetError>
 8001fd4:	0003      	movs	r3, r0
 8001fd6:	2b20      	cmp	r3, #32
 8001fd8:	d105      	bne.n	8001fe6 <HAL_UART_DMAStop+0x90>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	2290      	movs	r2, #144	@ 0x90
 8001fde:	2110      	movs	r1, #16
 8001fe0:	5099      	str	r1, [r3, r2]

          return HAL_TIMEOUT;
 8001fe2:	2303      	movs	r3, #3
 8001fe4:	e047      	b.n	8002076 <HAL_UART_DMAStop+0x120>
        }
      }
    }

    UART_EndTxTransfer(huart);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	0018      	movs	r0, r3
 8001fea:	f000 fc5d 	bl	80028a8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	689b      	ldr	r3, [r3, #8]
 8001ff4:	2240      	movs	r2, #64	@ 0x40
 8001ff6:	4013      	ands	r3, r2
 8001ff8:	2b40      	cmp	r3, #64	@ 0x40
 8001ffa:	d13b      	bne.n	8002074 <HAL_UART_DMAStop+0x11e>
 8001ffc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ffe:	2b22      	cmp	r3, #34	@ 0x22
 8002000:	d138      	bne.n	8002074 <HAL_UART_DMAStop+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002002:	f3ef 8310 	mrs	r3, PRIMASK
 8002006:	60bb      	str	r3, [r7, #8]
  return(result);
 8002008:	68bb      	ldr	r3, [r7, #8]
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800200a:	623b      	str	r3, [r7, #32]
 800200c:	2301      	movs	r3, #1
 800200e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	f383 8810 	msr	PRIMASK, r3
}
 8002016:	46c0      	nop			@ (mov r8, r8)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	689a      	ldr	r2, [r3, #8]
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	2140      	movs	r1, #64	@ 0x40
 8002024:	438a      	bics	r2, r1
 8002026:	609a      	str	r2, [r3, #8]
 8002028:	6a3b      	ldr	r3, [r7, #32]
 800202a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800202c:	693b      	ldr	r3, [r7, #16]
 800202e:	f383 8810 	msr	PRIMASK, r3
}
 8002032:	46c0      	nop			@ (mov r8, r8)

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2280      	movs	r2, #128	@ 0x80
 8002038:	589b      	ldr	r3, [r3, r2]
 800203a:	2b00      	cmp	r3, #0
 800203c:	d016      	beq.n	800206c <HAL_UART_DMAStop+0x116>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	2280      	movs	r2, #128	@ 0x80
 8002042:	589b      	ldr	r3, [r3, r2]
 8002044:	0018      	movs	r0, r3
 8002046:	f7fe ff69 	bl	8000f1c <HAL_DMA_Abort>
 800204a:	1e03      	subs	r3, r0, #0
 800204c:	d00e      	beq.n	800206c <HAL_UART_DMAStop+0x116>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	2280      	movs	r2, #128	@ 0x80
 8002052:	589b      	ldr	r3, [r3, r2]
 8002054:	0018      	movs	r0, r3
 8002056:	f7ff f875 	bl	8001144 <HAL_DMA_GetError>
 800205a:	0003      	movs	r3, r0
 800205c:	2b20      	cmp	r3, #32
 800205e:	d105      	bne.n	800206c <HAL_UART_DMAStop+0x116>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2290      	movs	r2, #144	@ 0x90
 8002064:	2110      	movs	r1, #16
 8002066:	5099      	str	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002068:	2303      	movs	r3, #3
 800206a:	e004      	b.n	8002076 <HAL_UART_DMAStop+0x120>
        }
      }
    }

    UART_EndRxTransfer(huart);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	0018      	movs	r0, r3
 8002070:	f000 fc5a 	bl	8002928 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8002074:	2300      	movs	r3, #0
}
 8002076:	0018      	movs	r0, r3
 8002078:	46bd      	mov	sp, r7
 800207a:	b00c      	add	sp, #48	@ 0x30
 800207c:	bd80      	pop	{r7, pc}

0800207e <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800207e:	b580      	push	{r7, lr}
 8002080:	b082      	sub	sp, #8
 8002082:	af00      	add	r7, sp, #0
 8002084:	6078      	str	r0, [r7, #4]
 8002086:	000a      	movs	r2, r1
 8002088:	1cbb      	adds	r3, r7, #2
 800208a:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800208c:	46c0      	nop			@ (mov r8, r8)
 800208e:	46bd      	mov	sp, r7
 8002090:	b002      	add	sp, #8
 8002092:	bd80      	pop	{r7, pc}

08002094 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b088      	sub	sp, #32
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800209c:	231e      	movs	r3, #30
 800209e:	18fb      	adds	r3, r7, r3
 80020a0:	2200      	movs	r2, #0
 80020a2:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	689a      	ldr	r2, [r3, #8]
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	691b      	ldr	r3, [r3, #16]
 80020ac:	431a      	orrs	r2, r3
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	695b      	ldr	r3, [r3, #20]
 80020b2:	431a      	orrs	r2, r3
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	69db      	ldr	r3, [r3, #28]
 80020b8:	4313      	orrs	r3, r2
 80020ba:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	4ab5      	ldr	r2, [pc, #724]	@ (8002398 <UART_SetConfig+0x304>)
 80020c4:	4013      	ands	r3, r2
 80020c6:	0019      	movs	r1, r3
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	697a      	ldr	r2, [r7, #20]
 80020ce:	430a      	orrs	r2, r1
 80020d0:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	685b      	ldr	r3, [r3, #4]
 80020d8:	4ab0      	ldr	r2, [pc, #704]	@ (800239c <UART_SetConfig+0x308>)
 80020da:	4013      	ands	r3, r2
 80020dc:	0019      	movs	r1, r3
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	68da      	ldr	r2, [r3, #12]
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	430a      	orrs	r2, r1
 80020e8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	699b      	ldr	r3, [r3, #24]
 80020ee:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6a1b      	ldr	r3, [r3, #32]
 80020f4:	697a      	ldr	r2, [r7, #20]
 80020f6:	4313      	orrs	r3, r2
 80020f8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	689b      	ldr	r3, [r3, #8]
 8002100:	4aa7      	ldr	r2, [pc, #668]	@ (80023a0 <UART_SetConfig+0x30c>)
 8002102:	4013      	ands	r3, r2
 8002104:	0019      	movs	r1, r3
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	697a      	ldr	r2, [r7, #20]
 800210c:	430a      	orrs	r2, r1
 800210e:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002116:	220f      	movs	r2, #15
 8002118:	4393      	bics	r3, r2
 800211a:	0019      	movs	r1, r3
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	430a      	orrs	r2, r1
 8002126:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4a9d      	ldr	r2, [pc, #628]	@ (80023a4 <UART_SetConfig+0x310>)
 800212e:	4293      	cmp	r3, r2
 8002130:	d127      	bne.n	8002182 <UART_SetConfig+0xee>
 8002132:	4b9d      	ldr	r3, [pc, #628]	@ (80023a8 <UART_SetConfig+0x314>)
 8002134:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002136:	2203      	movs	r2, #3
 8002138:	4013      	ands	r3, r2
 800213a:	2b03      	cmp	r3, #3
 800213c:	d017      	beq.n	800216e <UART_SetConfig+0xda>
 800213e:	d81b      	bhi.n	8002178 <UART_SetConfig+0xe4>
 8002140:	2b02      	cmp	r3, #2
 8002142:	d00a      	beq.n	800215a <UART_SetConfig+0xc6>
 8002144:	d818      	bhi.n	8002178 <UART_SetConfig+0xe4>
 8002146:	2b00      	cmp	r3, #0
 8002148:	d002      	beq.n	8002150 <UART_SetConfig+0xbc>
 800214a:	2b01      	cmp	r3, #1
 800214c:	d00a      	beq.n	8002164 <UART_SetConfig+0xd0>
 800214e:	e013      	b.n	8002178 <UART_SetConfig+0xe4>
 8002150:	231f      	movs	r3, #31
 8002152:	18fb      	adds	r3, r7, r3
 8002154:	2200      	movs	r2, #0
 8002156:	701a      	strb	r2, [r3, #0]
 8002158:	e035      	b.n	80021c6 <UART_SetConfig+0x132>
 800215a:	231f      	movs	r3, #31
 800215c:	18fb      	adds	r3, r7, r3
 800215e:	2202      	movs	r2, #2
 8002160:	701a      	strb	r2, [r3, #0]
 8002162:	e030      	b.n	80021c6 <UART_SetConfig+0x132>
 8002164:	231f      	movs	r3, #31
 8002166:	18fb      	adds	r3, r7, r3
 8002168:	2204      	movs	r2, #4
 800216a:	701a      	strb	r2, [r3, #0]
 800216c:	e02b      	b.n	80021c6 <UART_SetConfig+0x132>
 800216e:	231f      	movs	r3, #31
 8002170:	18fb      	adds	r3, r7, r3
 8002172:	2208      	movs	r2, #8
 8002174:	701a      	strb	r2, [r3, #0]
 8002176:	e026      	b.n	80021c6 <UART_SetConfig+0x132>
 8002178:	231f      	movs	r3, #31
 800217a:	18fb      	adds	r3, r7, r3
 800217c:	2210      	movs	r2, #16
 800217e:	701a      	strb	r2, [r3, #0]
 8002180:	e021      	b.n	80021c6 <UART_SetConfig+0x132>
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	4a89      	ldr	r2, [pc, #548]	@ (80023ac <UART_SetConfig+0x318>)
 8002188:	4293      	cmp	r3, r2
 800218a:	d104      	bne.n	8002196 <UART_SetConfig+0x102>
 800218c:	231f      	movs	r3, #31
 800218e:	18fb      	adds	r3, r7, r3
 8002190:	2200      	movs	r2, #0
 8002192:	701a      	strb	r2, [r3, #0]
 8002194:	e017      	b.n	80021c6 <UART_SetConfig+0x132>
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	4a85      	ldr	r2, [pc, #532]	@ (80023b0 <UART_SetConfig+0x31c>)
 800219c:	4293      	cmp	r3, r2
 800219e:	d104      	bne.n	80021aa <UART_SetConfig+0x116>
 80021a0:	231f      	movs	r3, #31
 80021a2:	18fb      	adds	r3, r7, r3
 80021a4:	2200      	movs	r2, #0
 80021a6:	701a      	strb	r2, [r3, #0]
 80021a8:	e00d      	b.n	80021c6 <UART_SetConfig+0x132>
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	4a81      	ldr	r2, [pc, #516]	@ (80023b4 <UART_SetConfig+0x320>)
 80021b0:	4293      	cmp	r3, r2
 80021b2:	d104      	bne.n	80021be <UART_SetConfig+0x12a>
 80021b4:	231f      	movs	r3, #31
 80021b6:	18fb      	adds	r3, r7, r3
 80021b8:	2200      	movs	r2, #0
 80021ba:	701a      	strb	r2, [r3, #0]
 80021bc:	e003      	b.n	80021c6 <UART_SetConfig+0x132>
 80021be:	231f      	movs	r3, #31
 80021c0:	18fb      	adds	r3, r7, r3
 80021c2:	2210      	movs	r2, #16
 80021c4:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	69da      	ldr	r2, [r3, #28]
 80021ca:	2380      	movs	r3, #128	@ 0x80
 80021cc:	021b      	lsls	r3, r3, #8
 80021ce:	429a      	cmp	r2, r3
 80021d0:	d000      	beq.n	80021d4 <UART_SetConfig+0x140>
 80021d2:	e06f      	b.n	80022b4 <UART_SetConfig+0x220>
  {
    switch (clocksource)
 80021d4:	231f      	movs	r3, #31
 80021d6:	18fb      	adds	r3, r7, r3
 80021d8:	781b      	ldrb	r3, [r3, #0]
 80021da:	2b08      	cmp	r3, #8
 80021dc:	d01f      	beq.n	800221e <UART_SetConfig+0x18a>
 80021de:	dc22      	bgt.n	8002226 <UART_SetConfig+0x192>
 80021e0:	2b04      	cmp	r3, #4
 80021e2:	d017      	beq.n	8002214 <UART_SetConfig+0x180>
 80021e4:	dc1f      	bgt.n	8002226 <UART_SetConfig+0x192>
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d002      	beq.n	80021f0 <UART_SetConfig+0x15c>
 80021ea:	2b02      	cmp	r3, #2
 80021ec:	d005      	beq.n	80021fa <UART_SetConfig+0x166>
 80021ee:	e01a      	b.n	8002226 <UART_SetConfig+0x192>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80021f0:	f7ff fd48 	bl	8001c84 <HAL_RCC_GetPCLK1Freq>
 80021f4:	0003      	movs	r3, r0
 80021f6:	61bb      	str	r3, [r7, #24]
        break;
 80021f8:	e01c      	b.n	8002234 <UART_SetConfig+0x1a0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 80021fa:	4b6b      	ldr	r3, [pc, #428]	@ (80023a8 <UART_SetConfig+0x314>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	095b      	lsrs	r3, r3, #5
 8002200:	2207      	movs	r2, #7
 8002202:	4013      	ands	r3, r2
 8002204:	3301      	adds	r3, #1
 8002206:	0019      	movs	r1, r3
 8002208:	486b      	ldr	r0, [pc, #428]	@ (80023b8 <UART_SetConfig+0x324>)
 800220a:	f7fd ff87 	bl	800011c <__udivsi3>
 800220e:	0003      	movs	r3, r0
 8002210:	61bb      	str	r3, [r7, #24]
        break;
 8002212:	e00f      	b.n	8002234 <UART_SetConfig+0x1a0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002214:	f7ff fcc8 	bl	8001ba8 <HAL_RCC_GetSysClockFreq>
 8002218:	0003      	movs	r3, r0
 800221a:	61bb      	str	r3, [r7, #24]
        break;
 800221c:	e00a      	b.n	8002234 <UART_SetConfig+0x1a0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800221e:	2380      	movs	r3, #128	@ 0x80
 8002220:	021b      	lsls	r3, r3, #8
 8002222:	61bb      	str	r3, [r7, #24]
        break;
 8002224:	e006      	b.n	8002234 <UART_SetConfig+0x1a0>
      default:
        pclk = 0U;
 8002226:	2300      	movs	r3, #0
 8002228:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800222a:	231e      	movs	r3, #30
 800222c:	18fb      	adds	r3, r7, r3
 800222e:	2201      	movs	r2, #1
 8002230:	701a      	strb	r2, [r3, #0]
        break;
 8002232:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002234:	69bb      	ldr	r3, [r7, #24]
 8002236:	2b00      	cmp	r3, #0
 8002238:	d100      	bne.n	800223c <UART_SetConfig+0x1a8>
 800223a:	e097      	b.n	800236c <UART_SetConfig+0x2d8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002240:	4b5e      	ldr	r3, [pc, #376]	@ (80023bc <UART_SetConfig+0x328>)
 8002242:	0052      	lsls	r2, r2, #1
 8002244:	5ad3      	ldrh	r3, [r2, r3]
 8002246:	0019      	movs	r1, r3
 8002248:	69b8      	ldr	r0, [r7, #24]
 800224a:	f7fd ff67 	bl	800011c <__udivsi3>
 800224e:	0003      	movs	r3, r0
 8002250:	005a      	lsls	r2, r3, #1
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	685b      	ldr	r3, [r3, #4]
 8002256:	085b      	lsrs	r3, r3, #1
 8002258:	18d2      	adds	r2, r2, r3
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	0019      	movs	r1, r3
 8002260:	0010      	movs	r0, r2
 8002262:	f7fd ff5b 	bl	800011c <__udivsi3>
 8002266:	0003      	movs	r3, r0
 8002268:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800226a:	693b      	ldr	r3, [r7, #16]
 800226c:	2b0f      	cmp	r3, #15
 800226e:	d91c      	bls.n	80022aa <UART_SetConfig+0x216>
 8002270:	693a      	ldr	r2, [r7, #16]
 8002272:	2380      	movs	r3, #128	@ 0x80
 8002274:	025b      	lsls	r3, r3, #9
 8002276:	429a      	cmp	r2, r3
 8002278:	d217      	bcs.n	80022aa <UART_SetConfig+0x216>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800227a:	693b      	ldr	r3, [r7, #16]
 800227c:	b29a      	uxth	r2, r3
 800227e:	200e      	movs	r0, #14
 8002280:	183b      	adds	r3, r7, r0
 8002282:	210f      	movs	r1, #15
 8002284:	438a      	bics	r2, r1
 8002286:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002288:	693b      	ldr	r3, [r7, #16]
 800228a:	085b      	lsrs	r3, r3, #1
 800228c:	b29b      	uxth	r3, r3
 800228e:	2207      	movs	r2, #7
 8002290:	4013      	ands	r3, r2
 8002292:	b299      	uxth	r1, r3
 8002294:	183b      	adds	r3, r7, r0
 8002296:	183a      	adds	r2, r7, r0
 8002298:	8812      	ldrh	r2, [r2, #0]
 800229a:	430a      	orrs	r2, r1
 800229c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	183a      	adds	r2, r7, r0
 80022a4:	8812      	ldrh	r2, [r2, #0]
 80022a6:	60da      	str	r2, [r3, #12]
 80022a8:	e060      	b.n	800236c <UART_SetConfig+0x2d8>
      }
      else
      {
        ret = HAL_ERROR;
 80022aa:	231e      	movs	r3, #30
 80022ac:	18fb      	adds	r3, r7, r3
 80022ae:	2201      	movs	r2, #1
 80022b0:	701a      	strb	r2, [r3, #0]
 80022b2:	e05b      	b.n	800236c <UART_SetConfig+0x2d8>
      }
    }
  }
  else
  {
    switch (clocksource)
 80022b4:	231f      	movs	r3, #31
 80022b6:	18fb      	adds	r3, r7, r3
 80022b8:	781b      	ldrb	r3, [r3, #0]
 80022ba:	2b08      	cmp	r3, #8
 80022bc:	d01f      	beq.n	80022fe <UART_SetConfig+0x26a>
 80022be:	dc22      	bgt.n	8002306 <UART_SetConfig+0x272>
 80022c0:	2b04      	cmp	r3, #4
 80022c2:	d017      	beq.n	80022f4 <UART_SetConfig+0x260>
 80022c4:	dc1f      	bgt.n	8002306 <UART_SetConfig+0x272>
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d002      	beq.n	80022d0 <UART_SetConfig+0x23c>
 80022ca:	2b02      	cmp	r3, #2
 80022cc:	d005      	beq.n	80022da <UART_SetConfig+0x246>
 80022ce:	e01a      	b.n	8002306 <UART_SetConfig+0x272>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80022d0:	f7ff fcd8 	bl	8001c84 <HAL_RCC_GetPCLK1Freq>
 80022d4:	0003      	movs	r3, r0
 80022d6:	61bb      	str	r3, [r7, #24]
        break;
 80022d8:	e01c      	b.n	8002314 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_HSI:
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 80022da:	4b33      	ldr	r3, [pc, #204]	@ (80023a8 <UART_SetConfig+0x314>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	095b      	lsrs	r3, r3, #5
 80022e0:	2207      	movs	r2, #7
 80022e2:	4013      	ands	r3, r2
 80022e4:	3301      	adds	r3, #1
 80022e6:	0019      	movs	r1, r3
 80022e8:	4833      	ldr	r0, [pc, #204]	@ (80023b8 <UART_SetConfig+0x324>)
 80022ea:	f7fd ff17 	bl	800011c <__udivsi3>
 80022ee:	0003      	movs	r3, r0
 80022f0:	61bb      	str	r3, [r7, #24]
        break;
 80022f2:	e00f      	b.n	8002314 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80022f4:	f7ff fc58 	bl	8001ba8 <HAL_RCC_GetSysClockFreq>
 80022f8:	0003      	movs	r3, r0
 80022fa:	61bb      	str	r3, [r7, #24]
        break;
 80022fc:	e00a      	b.n	8002314 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80022fe:	2380      	movs	r3, #128	@ 0x80
 8002300:	021b      	lsls	r3, r3, #8
 8002302:	61bb      	str	r3, [r7, #24]
        break;
 8002304:	e006      	b.n	8002314 <UART_SetConfig+0x280>
      default:
        pclk = 0U;
 8002306:	2300      	movs	r3, #0
 8002308:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800230a:	231e      	movs	r3, #30
 800230c:	18fb      	adds	r3, r7, r3
 800230e:	2201      	movs	r2, #1
 8002310:	701a      	strb	r2, [r3, #0]
        break;
 8002312:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8002314:	69bb      	ldr	r3, [r7, #24]
 8002316:	2b00      	cmp	r3, #0
 8002318:	d028      	beq.n	800236c <UART_SetConfig+0x2d8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800231e:	4b27      	ldr	r3, [pc, #156]	@ (80023bc <UART_SetConfig+0x328>)
 8002320:	0052      	lsls	r2, r2, #1
 8002322:	5ad3      	ldrh	r3, [r2, r3]
 8002324:	0019      	movs	r1, r3
 8002326:	69b8      	ldr	r0, [r7, #24]
 8002328:	f7fd fef8 	bl	800011c <__udivsi3>
 800232c:	0003      	movs	r3, r0
 800232e:	001a      	movs	r2, r3
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	085b      	lsrs	r3, r3, #1
 8002336:	18d2      	adds	r2, r2, r3
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	0019      	movs	r1, r3
 800233e:	0010      	movs	r0, r2
 8002340:	f7fd feec 	bl	800011c <__udivsi3>
 8002344:	0003      	movs	r3, r0
 8002346:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002348:	693b      	ldr	r3, [r7, #16]
 800234a:	2b0f      	cmp	r3, #15
 800234c:	d90a      	bls.n	8002364 <UART_SetConfig+0x2d0>
 800234e:	693a      	ldr	r2, [r7, #16]
 8002350:	2380      	movs	r3, #128	@ 0x80
 8002352:	025b      	lsls	r3, r3, #9
 8002354:	429a      	cmp	r2, r3
 8002356:	d205      	bcs.n	8002364 <UART_SetConfig+0x2d0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002358:	693b      	ldr	r3, [r7, #16]
 800235a:	b29a      	uxth	r2, r3
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	60da      	str	r2, [r3, #12]
 8002362:	e003      	b.n	800236c <UART_SetConfig+0x2d8>
      }
      else
      {
        ret = HAL_ERROR;
 8002364:	231e      	movs	r3, #30
 8002366:	18fb      	adds	r3, r7, r3
 8002368:	2201      	movs	r2, #1
 800236a:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	226a      	movs	r2, #106	@ 0x6a
 8002370:	2101      	movs	r1, #1
 8002372:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2268      	movs	r2, #104	@ 0x68
 8002378:	2101      	movs	r1, #1
 800237a:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2200      	movs	r2, #0
 8002380:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	2200      	movs	r2, #0
 8002386:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8002388:	231e      	movs	r3, #30
 800238a:	18fb      	adds	r3, r7, r3
 800238c:	781b      	ldrb	r3, [r3, #0]
}
 800238e:	0018      	movs	r0, r3
 8002390:	46bd      	mov	sp, r7
 8002392:	b008      	add	sp, #32
 8002394:	bd80      	pop	{r7, pc}
 8002396:	46c0      	nop			@ (mov r8, r8)
 8002398:	cfff69f3 	.word	0xcfff69f3
 800239c:	ffffcfff 	.word	0xffffcfff
 80023a0:	11fff4ff 	.word	0x11fff4ff
 80023a4:	40013800 	.word	0x40013800
 80023a8:	40021000 	.word	0x40021000
 80023ac:	40004400 	.word	0x40004400
 80023b0:	40004800 	.word	0x40004800
 80023b4:	40004c00 	.word	0x40004c00
 80023b8:	02dc6c00 	.word	0x02dc6c00
 80023bc:	08003ca8 	.word	0x08003ca8

080023c0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b082      	sub	sp, #8
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023cc:	2208      	movs	r2, #8
 80023ce:	4013      	ands	r3, r2
 80023d0:	d00b      	beq.n	80023ea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	4a4a      	ldr	r2, [pc, #296]	@ (8002504 <UART_AdvFeatureConfig+0x144>)
 80023da:	4013      	ands	r3, r2
 80023dc:	0019      	movs	r1, r3
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	430a      	orrs	r2, r1
 80023e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023ee:	2201      	movs	r2, #1
 80023f0:	4013      	ands	r3, r2
 80023f2:	d00b      	beq.n	800240c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	4a43      	ldr	r2, [pc, #268]	@ (8002508 <UART_AdvFeatureConfig+0x148>)
 80023fc:	4013      	ands	r3, r2
 80023fe:	0019      	movs	r1, r3
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	430a      	orrs	r2, r1
 800240a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002410:	2202      	movs	r2, #2
 8002412:	4013      	ands	r3, r2
 8002414:	d00b      	beq.n	800242e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	4a3b      	ldr	r2, [pc, #236]	@ (800250c <UART_AdvFeatureConfig+0x14c>)
 800241e:	4013      	ands	r3, r2
 8002420:	0019      	movs	r1, r3
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	430a      	orrs	r2, r1
 800242c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002432:	2204      	movs	r2, #4
 8002434:	4013      	ands	r3, r2
 8002436:	d00b      	beq.n	8002450 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	4a34      	ldr	r2, [pc, #208]	@ (8002510 <UART_AdvFeatureConfig+0x150>)
 8002440:	4013      	ands	r3, r2
 8002442:	0019      	movs	r1, r3
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	430a      	orrs	r2, r1
 800244e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002454:	2210      	movs	r2, #16
 8002456:	4013      	ands	r3, r2
 8002458:	d00b      	beq.n	8002472 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	689b      	ldr	r3, [r3, #8]
 8002460:	4a2c      	ldr	r2, [pc, #176]	@ (8002514 <UART_AdvFeatureConfig+0x154>)
 8002462:	4013      	ands	r3, r2
 8002464:	0019      	movs	r1, r3
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	430a      	orrs	r2, r1
 8002470:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002476:	2220      	movs	r2, #32
 8002478:	4013      	ands	r3, r2
 800247a:	d00b      	beq.n	8002494 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	689b      	ldr	r3, [r3, #8]
 8002482:	4a25      	ldr	r2, [pc, #148]	@ (8002518 <UART_AdvFeatureConfig+0x158>)
 8002484:	4013      	ands	r3, r2
 8002486:	0019      	movs	r1, r3
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	430a      	orrs	r2, r1
 8002492:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002498:	2240      	movs	r2, #64	@ 0x40
 800249a:	4013      	ands	r3, r2
 800249c:	d01d      	beq.n	80024da <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	4a1d      	ldr	r2, [pc, #116]	@ (800251c <UART_AdvFeatureConfig+0x15c>)
 80024a6:	4013      	ands	r3, r2
 80024a8:	0019      	movs	r1, r3
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	430a      	orrs	r2, r1
 80024b4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80024ba:	2380      	movs	r3, #128	@ 0x80
 80024bc:	035b      	lsls	r3, r3, #13
 80024be:	429a      	cmp	r2, r3
 80024c0:	d10b      	bne.n	80024da <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	4a15      	ldr	r2, [pc, #84]	@ (8002520 <UART_AdvFeatureConfig+0x160>)
 80024ca:	4013      	ands	r3, r2
 80024cc:	0019      	movs	r1, r3
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	430a      	orrs	r2, r1
 80024d8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024de:	2280      	movs	r2, #128	@ 0x80
 80024e0:	4013      	ands	r3, r2
 80024e2:	d00b      	beq.n	80024fc <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	4a0e      	ldr	r2, [pc, #56]	@ (8002524 <UART_AdvFeatureConfig+0x164>)
 80024ec:	4013      	ands	r3, r2
 80024ee:	0019      	movs	r1, r3
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	430a      	orrs	r2, r1
 80024fa:	605a      	str	r2, [r3, #4]
  }
}
 80024fc:	46c0      	nop			@ (mov r8, r8)
 80024fe:	46bd      	mov	sp, r7
 8002500:	b002      	add	sp, #8
 8002502:	bd80      	pop	{r7, pc}
 8002504:	ffff7fff 	.word	0xffff7fff
 8002508:	fffdffff 	.word	0xfffdffff
 800250c:	fffeffff 	.word	0xfffeffff
 8002510:	fffbffff 	.word	0xfffbffff
 8002514:	ffffefff 	.word	0xffffefff
 8002518:	ffffdfff 	.word	0xffffdfff
 800251c:	ffefffff 	.word	0xffefffff
 8002520:	ff9fffff 	.word	0xff9fffff
 8002524:	fff7ffff 	.word	0xfff7ffff

08002528 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b092      	sub	sp, #72	@ 0x48
 800252c:	af02      	add	r7, sp, #8
 800252e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2290      	movs	r2, #144	@ 0x90
 8002534:	2100      	movs	r1, #0
 8002536:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002538:	f7fe fad2 	bl	8000ae0 <HAL_GetTick>
 800253c:	0003      	movs	r3, r0
 800253e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	2208      	movs	r2, #8
 8002548:	4013      	ands	r3, r2
 800254a:	2b08      	cmp	r3, #8
 800254c:	d12d      	bne.n	80025aa <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800254e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002550:	2280      	movs	r2, #128	@ 0x80
 8002552:	0391      	lsls	r1, r2, #14
 8002554:	6878      	ldr	r0, [r7, #4]
 8002556:	4a47      	ldr	r2, [pc, #284]	@ (8002674 <UART_CheckIdleState+0x14c>)
 8002558:	9200      	str	r2, [sp, #0]
 800255a:	2200      	movs	r2, #0
 800255c:	f000 f88e 	bl	800267c <UART_WaitOnFlagUntilTimeout>
 8002560:	1e03      	subs	r3, r0, #0
 8002562:	d022      	beq.n	80025aa <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002564:	f3ef 8310 	mrs	r3, PRIMASK
 8002568:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800256a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800256c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800256e:	2301      	movs	r3, #1
 8002570:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002572:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002574:	f383 8810 	msr	PRIMASK, r3
}
 8002578:	46c0      	nop			@ (mov r8, r8)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	681a      	ldr	r2, [r3, #0]
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	2180      	movs	r1, #128	@ 0x80
 8002586:	438a      	bics	r2, r1
 8002588:	601a      	str	r2, [r3, #0]
 800258a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800258c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800258e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002590:	f383 8810 	msr	PRIMASK, r3
}
 8002594:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	2288      	movs	r2, #136	@ 0x88
 800259a:	2120      	movs	r1, #32
 800259c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2284      	movs	r2, #132	@ 0x84
 80025a2:	2100      	movs	r1, #0
 80025a4:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80025a6:	2303      	movs	r3, #3
 80025a8:	e060      	b.n	800266c <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	2204      	movs	r2, #4
 80025b2:	4013      	ands	r3, r2
 80025b4:	2b04      	cmp	r3, #4
 80025b6:	d146      	bne.n	8002646 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80025b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80025ba:	2280      	movs	r2, #128	@ 0x80
 80025bc:	03d1      	lsls	r1, r2, #15
 80025be:	6878      	ldr	r0, [r7, #4]
 80025c0:	4a2c      	ldr	r2, [pc, #176]	@ (8002674 <UART_CheckIdleState+0x14c>)
 80025c2:	9200      	str	r2, [sp, #0]
 80025c4:	2200      	movs	r2, #0
 80025c6:	f000 f859 	bl	800267c <UART_WaitOnFlagUntilTimeout>
 80025ca:	1e03      	subs	r3, r0, #0
 80025cc:	d03b      	beq.n	8002646 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80025ce:	f3ef 8310 	mrs	r3, PRIMASK
 80025d2:	60fb      	str	r3, [r7, #12]
  return(result);
 80025d4:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80025d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80025d8:	2301      	movs	r3, #1
 80025da:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025dc:	693b      	ldr	r3, [r7, #16]
 80025de:	f383 8810 	msr	PRIMASK, r3
}
 80025e2:	46c0      	nop			@ (mov r8, r8)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	681a      	ldr	r2, [r3, #0]
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	4922      	ldr	r1, [pc, #136]	@ (8002678 <UART_CheckIdleState+0x150>)
 80025f0:	400a      	ands	r2, r1
 80025f2:	601a      	str	r2, [r3, #0]
 80025f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80025f6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025f8:	697b      	ldr	r3, [r7, #20]
 80025fa:	f383 8810 	msr	PRIMASK, r3
}
 80025fe:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002600:	f3ef 8310 	mrs	r3, PRIMASK
 8002604:	61bb      	str	r3, [r7, #24]
  return(result);
 8002606:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002608:	633b      	str	r3, [r7, #48]	@ 0x30
 800260a:	2301      	movs	r3, #1
 800260c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800260e:	69fb      	ldr	r3, [r7, #28]
 8002610:	f383 8810 	msr	PRIMASK, r3
}
 8002614:	46c0      	nop			@ (mov r8, r8)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	689a      	ldr	r2, [r3, #8]
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	2101      	movs	r1, #1
 8002622:	438a      	bics	r2, r1
 8002624:	609a      	str	r2, [r3, #8]
 8002626:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002628:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800262a:	6a3b      	ldr	r3, [r7, #32]
 800262c:	f383 8810 	msr	PRIMASK, r3
}
 8002630:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	228c      	movs	r2, #140	@ 0x8c
 8002636:	2120      	movs	r1, #32
 8002638:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	2284      	movs	r2, #132	@ 0x84
 800263e:	2100      	movs	r1, #0
 8002640:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002642:	2303      	movs	r3, #3
 8002644:	e012      	b.n	800266c <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2288      	movs	r2, #136	@ 0x88
 800264a:	2120      	movs	r1, #32
 800264c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	228c      	movs	r2, #140	@ 0x8c
 8002652:	2120      	movs	r1, #32
 8002654:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2200      	movs	r2, #0
 800265a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2200      	movs	r2, #0
 8002660:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	2284      	movs	r2, #132	@ 0x84
 8002666:	2100      	movs	r1, #0
 8002668:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800266a:	2300      	movs	r3, #0
}
 800266c:	0018      	movs	r0, r3
 800266e:	46bd      	mov	sp, r7
 8002670:	b010      	add	sp, #64	@ 0x40
 8002672:	bd80      	pop	{r7, pc}
 8002674:	01ffffff 	.word	0x01ffffff
 8002678:	fffffedf 	.word	0xfffffedf

0800267c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b084      	sub	sp, #16
 8002680:	af00      	add	r7, sp, #0
 8002682:	60f8      	str	r0, [r7, #12]
 8002684:	60b9      	str	r1, [r7, #8]
 8002686:	603b      	str	r3, [r7, #0]
 8002688:	1dfb      	adds	r3, r7, #7
 800268a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800268c:	e051      	b.n	8002732 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800268e:	69bb      	ldr	r3, [r7, #24]
 8002690:	3301      	adds	r3, #1
 8002692:	d04e      	beq.n	8002732 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002694:	f7fe fa24 	bl	8000ae0 <HAL_GetTick>
 8002698:	0002      	movs	r2, r0
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	1ad3      	subs	r3, r2, r3
 800269e:	69ba      	ldr	r2, [r7, #24]
 80026a0:	429a      	cmp	r2, r3
 80026a2:	d302      	bcc.n	80026aa <UART_WaitOnFlagUntilTimeout+0x2e>
 80026a4:	69bb      	ldr	r3, [r7, #24]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d101      	bne.n	80026ae <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80026aa:	2303      	movs	r3, #3
 80026ac:	e051      	b.n	8002752 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	2204      	movs	r2, #4
 80026b6:	4013      	ands	r3, r2
 80026b8:	d03b      	beq.n	8002732 <UART_WaitOnFlagUntilTimeout+0xb6>
 80026ba:	68bb      	ldr	r3, [r7, #8]
 80026bc:	2b80      	cmp	r3, #128	@ 0x80
 80026be:	d038      	beq.n	8002732 <UART_WaitOnFlagUntilTimeout+0xb6>
 80026c0:	68bb      	ldr	r3, [r7, #8]
 80026c2:	2b40      	cmp	r3, #64	@ 0x40
 80026c4:	d035      	beq.n	8002732 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	69db      	ldr	r3, [r3, #28]
 80026cc:	2208      	movs	r2, #8
 80026ce:	4013      	ands	r3, r2
 80026d0:	2b08      	cmp	r3, #8
 80026d2:	d111      	bne.n	80026f8 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	2208      	movs	r2, #8
 80026da:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	0018      	movs	r0, r3
 80026e0:	f000 f922 	bl	8002928 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	2290      	movs	r2, #144	@ 0x90
 80026e8:	2108      	movs	r1, #8
 80026ea:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	2284      	movs	r2, #132	@ 0x84
 80026f0:	2100      	movs	r1, #0
 80026f2:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80026f4:	2301      	movs	r3, #1
 80026f6:	e02c      	b.n	8002752 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	69da      	ldr	r2, [r3, #28]
 80026fe:	2380      	movs	r3, #128	@ 0x80
 8002700:	011b      	lsls	r3, r3, #4
 8002702:	401a      	ands	r2, r3
 8002704:	2380      	movs	r3, #128	@ 0x80
 8002706:	011b      	lsls	r3, r3, #4
 8002708:	429a      	cmp	r2, r3
 800270a:	d112      	bne.n	8002732 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	2280      	movs	r2, #128	@ 0x80
 8002712:	0112      	lsls	r2, r2, #4
 8002714:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	0018      	movs	r0, r3
 800271a:	f000 f905 	bl	8002928 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	2290      	movs	r2, #144	@ 0x90
 8002722:	2120      	movs	r1, #32
 8002724:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	2284      	movs	r2, #132	@ 0x84
 800272a:	2100      	movs	r1, #0
 800272c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800272e:	2303      	movs	r3, #3
 8002730:	e00f      	b.n	8002752 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	69db      	ldr	r3, [r3, #28]
 8002738:	68ba      	ldr	r2, [r7, #8]
 800273a:	4013      	ands	r3, r2
 800273c:	68ba      	ldr	r2, [r7, #8]
 800273e:	1ad3      	subs	r3, r2, r3
 8002740:	425a      	negs	r2, r3
 8002742:	4153      	adcs	r3, r2
 8002744:	b2db      	uxtb	r3, r3
 8002746:	001a      	movs	r2, r3
 8002748:	1dfb      	adds	r3, r7, #7
 800274a:	781b      	ldrb	r3, [r3, #0]
 800274c:	429a      	cmp	r2, r3
 800274e:	d09e      	beq.n	800268e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002750:	2300      	movs	r3, #0
}
 8002752:	0018      	movs	r0, r3
 8002754:	46bd      	mov	sp, r7
 8002756:	b004      	add	sp, #16
 8002758:	bd80      	pop	{r7, pc}
	...

0800275c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b090      	sub	sp, #64	@ 0x40
 8002760:	af00      	add	r7, sp, #0
 8002762:	60f8      	str	r0, [r7, #12]
 8002764:	60b9      	str	r1, [r7, #8]
 8002766:	1dbb      	adds	r3, r7, #6
 8002768:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	68ba      	ldr	r2, [r7, #8]
 800276e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	1dba      	adds	r2, r7, #6
 8002774:	215c      	movs	r1, #92	@ 0x5c
 8002776:	8812      	ldrh	r2, [r2, #0]
 8002778:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	2290      	movs	r2, #144	@ 0x90
 800277e:	2100      	movs	r1, #0
 8002780:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	228c      	movs	r2, #140	@ 0x8c
 8002786:	2122      	movs	r1, #34	@ 0x22
 8002788:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	2280      	movs	r2, #128	@ 0x80
 800278e:	589b      	ldr	r3, [r3, r2]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d02d      	beq.n	80027f0 <UART_Start_Receive_DMA+0x94>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	2280      	movs	r2, #128	@ 0x80
 8002798:	589b      	ldr	r3, [r3, r2]
 800279a:	4a40      	ldr	r2, [pc, #256]	@ (800289c <UART_Start_Receive_DMA+0x140>)
 800279c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	2280      	movs	r2, #128	@ 0x80
 80027a2:	589b      	ldr	r3, [r3, r2]
 80027a4:	4a3e      	ldr	r2, [pc, #248]	@ (80028a0 <UART_Start_Receive_DMA+0x144>)
 80027a6:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	2280      	movs	r2, #128	@ 0x80
 80027ac:	589b      	ldr	r3, [r3, r2]
 80027ae:	4a3d      	ldr	r2, [pc, #244]	@ (80028a4 <UART_Start_Receive_DMA+0x148>)
 80027b0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	2280      	movs	r2, #128	@ 0x80
 80027b6:	589b      	ldr	r3, [r3, r2]
 80027b8:	2200      	movs	r2, #0
 80027ba:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	2280      	movs	r2, #128	@ 0x80
 80027c0:	5898      	ldr	r0, [r3, r2]
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	3324      	adds	r3, #36	@ 0x24
 80027c8:	0019      	movs	r1, r3
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027ce:	001a      	movs	r2, r3
 80027d0:	1dbb      	adds	r3, r7, #6
 80027d2:	881b      	ldrh	r3, [r3, #0]
 80027d4:	f7fe fb1a 	bl	8000e0c <HAL_DMA_Start_IT>
 80027d8:	1e03      	subs	r3, r0, #0
 80027da:	d009      	beq.n	80027f0 <UART_Start_Receive_DMA+0x94>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	2290      	movs	r2, #144	@ 0x90
 80027e0:	2110      	movs	r1, #16
 80027e2:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	228c      	movs	r2, #140	@ 0x8c
 80027e8:	2120      	movs	r1, #32
 80027ea:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 80027ec:	2301      	movs	r3, #1
 80027ee:	e050      	b.n	8002892 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	691b      	ldr	r3, [r3, #16]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d019      	beq.n	800282c <UART_Start_Receive_DMA+0xd0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80027f8:	f3ef 8310 	mrs	r3, PRIMASK
 80027fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 80027fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002800:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002802:	2301      	movs	r3, #1
 8002804:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002806:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002808:	f383 8810 	msr	PRIMASK, r3
}
 800280c:	46c0      	nop			@ (mov r8, r8)
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	681a      	ldr	r2, [r3, #0]
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	2180      	movs	r1, #128	@ 0x80
 800281a:	0049      	lsls	r1, r1, #1
 800281c:	430a      	orrs	r2, r1
 800281e:	601a      	str	r2, [r3, #0]
 8002820:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002822:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002824:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002826:	f383 8810 	msr	PRIMASK, r3
}
 800282a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800282c:	f3ef 8310 	mrs	r3, PRIMASK
 8002830:	613b      	str	r3, [r7, #16]
  return(result);
 8002832:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002834:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002836:	2301      	movs	r3, #1
 8002838:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800283a:	697b      	ldr	r3, [r7, #20]
 800283c:	f383 8810 	msr	PRIMASK, r3
}
 8002840:	46c0      	nop			@ (mov r8, r8)
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	689a      	ldr	r2, [r3, #8]
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	2101      	movs	r1, #1
 800284e:	430a      	orrs	r2, r1
 8002850:	609a      	str	r2, [r3, #8]
 8002852:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002854:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002856:	69bb      	ldr	r3, [r7, #24]
 8002858:	f383 8810 	msr	PRIMASK, r3
}
 800285c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800285e:	f3ef 8310 	mrs	r3, PRIMASK
 8002862:	61fb      	str	r3, [r7, #28]
  return(result);
 8002864:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002866:	637b      	str	r3, [r7, #52]	@ 0x34
 8002868:	2301      	movs	r3, #1
 800286a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800286c:	6a3b      	ldr	r3, [r7, #32]
 800286e:	f383 8810 	msr	PRIMASK, r3
}
 8002872:	46c0      	nop			@ (mov r8, r8)
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	689a      	ldr	r2, [r3, #8]
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	2140      	movs	r1, #64	@ 0x40
 8002880:	430a      	orrs	r2, r1
 8002882:	609a      	str	r2, [r3, #8]
 8002884:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002886:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002888:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800288a:	f383 8810 	msr	PRIMASK, r3
}
 800288e:	46c0      	nop			@ (mov r8, r8)

  return HAL_OK;
 8002890:	2300      	movs	r3, #0
}
 8002892:	0018      	movs	r0, r3
 8002894:	46bd      	mov	sp, r7
 8002896:	b010      	add	sp, #64	@ 0x40
 8002898:	bd80      	pop	{r7, pc}
 800289a:	46c0      	nop			@ (mov r8, r8)
 800289c:	080029f5 	.word	0x080029f5
 80028a0:	08002b5d 	.word	0x08002b5d
 80028a4:	08002bdb 	.word	0x08002bdb

080028a8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b08a      	sub	sp, #40	@ 0x28
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80028b0:	f3ef 8310 	mrs	r3, PRIMASK
 80028b4:	60bb      	str	r3, [r7, #8]
  return(result);
 80028b6:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80028b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80028ba:	2301      	movs	r3, #1
 80028bc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	f383 8810 	msr	PRIMASK, r3
}
 80028c4:	46c0      	nop			@ (mov r8, r8)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	681a      	ldr	r2, [r3, #0]
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	21c0      	movs	r1, #192	@ 0xc0
 80028d2:	438a      	bics	r2, r1
 80028d4:	601a      	str	r2, [r3, #0]
 80028d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028d8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80028da:	693b      	ldr	r3, [r7, #16]
 80028dc:	f383 8810 	msr	PRIMASK, r3
}
 80028e0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80028e2:	f3ef 8310 	mrs	r3, PRIMASK
 80028e6:	617b      	str	r3, [r7, #20]
  return(result);
 80028e8:	697b      	ldr	r3, [r7, #20]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80028ea:	623b      	str	r3, [r7, #32]
 80028ec:	2301      	movs	r3, #1
 80028ee:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80028f0:	69bb      	ldr	r3, [r7, #24]
 80028f2:	f383 8810 	msr	PRIMASK, r3
}
 80028f6:	46c0      	nop			@ (mov r8, r8)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	689a      	ldr	r2, [r3, #8]
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	4908      	ldr	r1, [pc, #32]	@ (8002924 <UART_EndTxTransfer+0x7c>)
 8002904:	400a      	ands	r2, r1
 8002906:	609a      	str	r2, [r3, #8]
 8002908:	6a3b      	ldr	r3, [r7, #32]
 800290a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800290c:	69fb      	ldr	r3, [r7, #28]
 800290e:	f383 8810 	msr	PRIMASK, r3
}
 8002912:	46c0      	nop			@ (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2288      	movs	r2, #136	@ 0x88
 8002918:	2120      	movs	r1, #32
 800291a:	5099      	str	r1, [r3, r2]
}
 800291c:	46c0      	nop			@ (mov r8, r8)
 800291e:	46bd      	mov	sp, r7
 8002920:	b00a      	add	sp, #40	@ 0x28
 8002922:	bd80      	pop	{r7, pc}
 8002924:	ff7fffff 	.word	0xff7fffff

08002928 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b08e      	sub	sp, #56	@ 0x38
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002930:	f3ef 8310 	mrs	r3, PRIMASK
 8002934:	617b      	str	r3, [r7, #20]
  return(result);
 8002936:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002938:	637b      	str	r3, [r7, #52]	@ 0x34
 800293a:	2301      	movs	r3, #1
 800293c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800293e:	69bb      	ldr	r3, [r7, #24]
 8002940:	f383 8810 	msr	PRIMASK, r3
}
 8002944:	46c0      	nop			@ (mov r8, r8)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	681a      	ldr	r2, [r3, #0]
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4926      	ldr	r1, [pc, #152]	@ (80029ec <UART_EndRxTransfer+0xc4>)
 8002952:	400a      	ands	r2, r1
 8002954:	601a      	str	r2, [r3, #0]
 8002956:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002958:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800295a:	69fb      	ldr	r3, [r7, #28]
 800295c:	f383 8810 	msr	PRIMASK, r3
}
 8002960:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002962:	f3ef 8310 	mrs	r3, PRIMASK
 8002966:	623b      	str	r3, [r7, #32]
  return(result);
 8002968:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800296a:	633b      	str	r3, [r7, #48]	@ 0x30
 800296c:	2301      	movs	r3, #1
 800296e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002972:	f383 8810 	msr	PRIMASK, r3
}
 8002976:	46c0      	nop			@ (mov r8, r8)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	689a      	ldr	r2, [r3, #8]
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	491b      	ldr	r1, [pc, #108]	@ (80029f0 <UART_EndRxTransfer+0xc8>)
 8002984:	400a      	ands	r2, r1
 8002986:	609a      	str	r2, [r3, #8]
 8002988:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800298a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800298c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800298e:	f383 8810 	msr	PRIMASK, r3
}
 8002992:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002998:	2b01      	cmp	r3, #1
 800299a:	d118      	bne.n	80029ce <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800299c:	f3ef 8310 	mrs	r3, PRIMASK
 80029a0:	60bb      	str	r3, [r7, #8]
  return(result);
 80029a2:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80029a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80029a6:	2301      	movs	r3, #1
 80029a8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	f383 8810 	msr	PRIMASK, r3
}
 80029b0:	46c0      	nop			@ (mov r8, r8)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	681a      	ldr	r2, [r3, #0]
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	2110      	movs	r1, #16
 80029be:	438a      	bics	r2, r1
 80029c0:	601a      	str	r2, [r3, #0]
 80029c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029c4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029c6:	693b      	ldr	r3, [r7, #16]
 80029c8:	f383 8810 	msr	PRIMASK, r3
}
 80029cc:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	228c      	movs	r2, #140	@ 0x8c
 80029d2:	2120      	movs	r1, #32
 80029d4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	2200      	movs	r2, #0
 80029da:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2200      	movs	r2, #0
 80029e0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80029e2:	46c0      	nop			@ (mov r8, r8)
 80029e4:	46bd      	mov	sp, r7
 80029e6:	b00e      	add	sp, #56	@ 0x38
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	46c0      	nop			@ (mov r8, r8)
 80029ec:	fffffedf 	.word	0xfffffedf
 80029f0:	effffffe 	.word	0xeffffffe

080029f4 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b094      	sub	sp, #80	@ 0x50
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a00:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	2220      	movs	r2, #32
 8002a0a:	4013      	ands	r3, r2
 8002a0c:	d16f      	bne.n	8002aee <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 8002a0e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002a10:	225e      	movs	r2, #94	@ 0x5e
 8002a12:	2100      	movs	r1, #0
 8002a14:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002a16:	f3ef 8310 	mrs	r3, PRIMASK
 8002a1a:	617b      	str	r3, [r7, #20]
  return(result);
 8002a1c:	697b      	ldr	r3, [r7, #20]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002a1e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002a20:	2301      	movs	r3, #1
 8002a22:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a24:	69bb      	ldr	r3, [r7, #24]
 8002a26:	f383 8810 	msr	PRIMASK, r3
}
 8002a2a:	46c0      	nop			@ (mov r8, r8)
 8002a2c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	681a      	ldr	r2, [r3, #0]
 8002a32:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	4948      	ldr	r1, [pc, #288]	@ (8002b58 <UART_DMAReceiveCplt+0x164>)
 8002a38:	400a      	ands	r2, r1
 8002a3a:	601a      	str	r2, [r3, #0]
 8002a3c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002a3e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a40:	69fb      	ldr	r3, [r7, #28]
 8002a42:	f383 8810 	msr	PRIMASK, r3
}
 8002a46:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002a48:	f3ef 8310 	mrs	r3, PRIMASK
 8002a4c:	623b      	str	r3, [r7, #32]
  return(result);
 8002a4e:	6a3b      	ldr	r3, [r7, #32]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a50:	647b      	str	r3, [r7, #68]	@ 0x44
 8002a52:	2301      	movs	r3, #1
 8002a54:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a58:	f383 8810 	msr	PRIMASK, r3
}
 8002a5c:	46c0      	nop			@ (mov r8, r8)
 8002a5e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	689a      	ldr	r2, [r3, #8]
 8002a64:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	2101      	movs	r1, #1
 8002a6a:	438a      	bics	r2, r1
 8002a6c:	609a      	str	r2, [r3, #8]
 8002a6e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002a70:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a74:	f383 8810 	msr	PRIMASK, r3
}
 8002a78:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002a7a:	f3ef 8310 	mrs	r3, PRIMASK
 8002a7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 8002a80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002a82:	643b      	str	r3, [r7, #64]	@ 0x40
 8002a84:	2301      	movs	r3, #1
 8002a86:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a8a:	f383 8810 	msr	PRIMASK, r3
}
 8002a8e:	46c0      	nop			@ (mov r8, r8)
 8002a90:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	689a      	ldr	r2, [r3, #8]
 8002a96:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	2140      	movs	r1, #64	@ 0x40
 8002a9c:	438a      	bics	r2, r1
 8002a9e:	609a      	str	r2, [r3, #8]
 8002aa0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002aa2:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002aa4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002aa6:	f383 8810 	msr	PRIMASK, r3
}
 8002aaa:	46c0      	nop			@ (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002aac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002aae:	228c      	movs	r2, #140	@ 0x8c
 8002ab0:	2120      	movs	r1, #32
 8002ab2:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ab4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002ab6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002ab8:	2b01      	cmp	r3, #1
 8002aba:	d118      	bne.n	8002aee <UART_DMAReceiveCplt+0xfa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002abc:	f3ef 8310 	mrs	r3, PRIMASK
 8002ac0:	60bb      	str	r3, [r7, #8]
  return(result);
 8002ac2:	68bb      	ldr	r3, [r7, #8]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ac4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	f383 8810 	msr	PRIMASK, r3
}
 8002ad0:	46c0      	nop			@ (mov r8, r8)
 8002ad2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	681a      	ldr	r2, [r3, #0]
 8002ad8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	2110      	movs	r1, #16
 8002ade:	438a      	bics	r2, r1
 8002ae0:	601a      	str	r2, [r3, #0]
 8002ae2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ae4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ae6:	693b      	ldr	r3, [r7, #16]
 8002ae8:	f383 8810 	msr	PRIMASK, r3
}
 8002aec:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002aee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002af0:	2200      	movs	r2, #0
 8002af2:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002af4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002af6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002af8:	2b01      	cmp	r3, #1
 8002afa:	d124      	bne.n	8002b46 <UART_DMAReceiveCplt+0x152>
  {
    huart->RxXferCount = 0;
 8002afc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002afe:	225e      	movs	r2, #94	@ 0x5e
 8002b00:	2100      	movs	r1, #0
 8002b02:	5299      	strh	r1, [r3, r2]

    /* Check current nb of data still to be received on DMA side.
       DMA Normal mode, remaining nb of data will be 0
       DMA Circular mode, remaining nb of data is reset to RxXferSize */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	685a      	ldr	r2, [r3, #4]
 8002b0a:	213a      	movs	r1, #58	@ 0x3a
 8002b0c:	187b      	adds	r3, r7, r1
 8002b0e:	801a      	strh	r2, [r3, #0]
    if (nb_remaining_rx_data < huart->RxXferSize)
 8002b10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002b12:	225c      	movs	r2, #92	@ 0x5c
 8002b14:	5a9b      	ldrh	r3, [r3, r2]
 8002b16:	187a      	adds	r2, r7, r1
 8002b18:	8812      	ldrh	r2, [r2, #0]
 8002b1a:	429a      	cmp	r2, r3
 8002b1c:	d204      	bcs.n	8002b28 <UART_DMAReceiveCplt+0x134>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 8002b1e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002b20:	187a      	adds	r2, r7, r1
 8002b22:	215e      	movs	r1, #94	@ 0x5e
 8002b24:	8812      	ldrh	r2, [r2, #0]
 8002b26:	525a      	strh	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002b28:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002b2a:	225c      	movs	r2, #92	@ 0x5c
 8002b2c:	5a9a      	ldrh	r2, [r3, r2]
 8002b2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002b30:	215e      	movs	r1, #94	@ 0x5e
 8002b32:	5a5b      	ldrh	r3, [r3, r1]
 8002b34:	b29b      	uxth	r3, r3
 8002b36:	1ad3      	subs	r3, r2, r3
 8002b38:	b29a      	uxth	r2, r3
 8002b3a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002b3c:	0011      	movs	r1, r2
 8002b3e:	0018      	movs	r0, r3
 8002b40:	f7ff fa9d 	bl	800207e <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8002b44:	e003      	b.n	8002b4e <UART_DMAReceiveCplt+0x15a>
    HAL_UART_RxCpltCallback(huart);
 8002b46:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002b48:	0018      	movs	r0, r3
 8002b4a:	f7fd fd59 	bl	8000600 <HAL_UART_RxCpltCallback>
}
 8002b4e:	46c0      	nop			@ (mov r8, r8)
 8002b50:	46bd      	mov	sp, r7
 8002b52:	b014      	add	sp, #80	@ 0x50
 8002b54:	bd80      	pop	{r7, pc}
 8002b56:	46c0      	nop			@ (mov r8, r8)
 8002b58:	fffffeff 	.word	0xfffffeff

08002b5c <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b084      	sub	sp, #16
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b68:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	2201      	movs	r2, #1
 8002b6e:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002b74:	2b01      	cmp	r3, #1
 8002b76:	d128      	bne.n	8002bca <UART_DMARxHalfCplt+0x6e>
  {
    huart->RxXferCount = huart->RxXferSize / 2U;
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	225c      	movs	r2, #92	@ 0x5c
 8002b7c:	5a9b      	ldrh	r3, [r3, r2]
 8002b7e:	085b      	lsrs	r3, r3, #1
 8002b80:	b299      	uxth	r1, r3
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	225e      	movs	r2, #94	@ 0x5e
 8002b86:	5299      	strh	r1, [r3, r2]

    /* Check current nb of data still to be received on DMA side. */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	685a      	ldr	r2, [r3, #4]
 8002b8e:	210a      	movs	r1, #10
 8002b90:	187b      	adds	r3, r7, r1
 8002b92:	801a      	strh	r2, [r3, #0]
    if (nb_remaining_rx_data <= huart->RxXferSize)
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	225c      	movs	r2, #92	@ 0x5c
 8002b98:	5a9b      	ldrh	r3, [r3, r2]
 8002b9a:	187a      	adds	r2, r7, r1
 8002b9c:	8812      	ldrh	r2, [r2, #0]
 8002b9e:	429a      	cmp	r2, r3
 8002ba0:	d804      	bhi.n	8002bac <UART_DMARxHalfCplt+0x50>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	187a      	adds	r2, r7, r1
 8002ba6:	215e      	movs	r1, #94	@ 0x5e
 8002ba8:	8812      	ldrh	r2, [r2, #0]
 8002baa:	525a      	strh	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	225c      	movs	r2, #92	@ 0x5c
 8002bb0:	5a9a      	ldrh	r2, [r3, r2]
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	215e      	movs	r1, #94	@ 0x5e
 8002bb6:	5a5b      	ldrh	r3, [r3, r1]
 8002bb8:	b29b      	uxth	r3, r3
 8002bba:	1ad3      	subs	r3, r2, r3
 8002bbc:	b29a      	uxth	r2, r3
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	0011      	movs	r1, r2
 8002bc2:	0018      	movs	r0, r3
 8002bc4:	f7ff fa5b 	bl	800207e <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8002bc8:	e003      	b.n	8002bd2 <UART_DMARxHalfCplt+0x76>
    HAL_UART_RxHalfCpltCallback(huart);
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	0018      	movs	r0, r3
 8002bce:	f7fd fd1f 	bl	8000610 <HAL_UART_RxHalfCpltCallback>
}
 8002bd2:	46c0      	nop			@ (mov r8, r8)
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	b004      	add	sp, #16
 8002bd8:	bd80      	pop	{r7, pc}

08002bda <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8002bda:	b580      	push	{r7, lr}
 8002bdc:	b086      	sub	sp, #24
 8002bde:	af00      	add	r7, sp, #0
 8002be0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002be6:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8002be8:	697b      	ldr	r3, [r7, #20]
 8002bea:	2288      	movs	r2, #136	@ 0x88
 8002bec:	589b      	ldr	r3, [r3, r2]
 8002bee:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8002bf0:	697b      	ldr	r3, [r7, #20]
 8002bf2:	228c      	movs	r2, #140	@ 0x8c
 8002bf4:	589b      	ldr	r3, [r3, r2]
 8002bf6:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8002bf8:	697b      	ldr	r3, [r7, #20]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	689b      	ldr	r3, [r3, #8]
 8002bfe:	2280      	movs	r2, #128	@ 0x80
 8002c00:	4013      	ands	r3, r2
 8002c02:	2b80      	cmp	r3, #128	@ 0x80
 8002c04:	d10a      	bne.n	8002c1c <UART_DMAError+0x42>
 8002c06:	693b      	ldr	r3, [r7, #16]
 8002c08:	2b21      	cmp	r3, #33	@ 0x21
 8002c0a:	d107      	bne.n	8002c1c <UART_DMAError+0x42>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8002c0c:	697b      	ldr	r3, [r7, #20]
 8002c0e:	2256      	movs	r2, #86	@ 0x56
 8002c10:	2100      	movs	r1, #0
 8002c12:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 8002c14:	697b      	ldr	r3, [r7, #20]
 8002c16:	0018      	movs	r0, r3
 8002c18:	f7ff fe46 	bl	80028a8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8002c1c:	697b      	ldr	r3, [r7, #20]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	689b      	ldr	r3, [r3, #8]
 8002c22:	2240      	movs	r2, #64	@ 0x40
 8002c24:	4013      	ands	r3, r2
 8002c26:	2b40      	cmp	r3, #64	@ 0x40
 8002c28:	d10a      	bne.n	8002c40 <UART_DMAError+0x66>
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	2b22      	cmp	r3, #34	@ 0x22
 8002c2e:	d107      	bne.n	8002c40 <UART_DMAError+0x66>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8002c30:	697b      	ldr	r3, [r7, #20]
 8002c32:	225e      	movs	r2, #94	@ 0x5e
 8002c34:	2100      	movs	r1, #0
 8002c36:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8002c38:	697b      	ldr	r3, [r7, #20]
 8002c3a:	0018      	movs	r0, r3
 8002c3c:	f7ff fe74 	bl	8002928 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8002c40:	697b      	ldr	r3, [r7, #20]
 8002c42:	2290      	movs	r2, #144	@ 0x90
 8002c44:	589b      	ldr	r3, [r3, r2]
 8002c46:	2210      	movs	r2, #16
 8002c48:	431a      	orrs	r2, r3
 8002c4a:	697b      	ldr	r3, [r7, #20]
 8002c4c:	2190      	movs	r1, #144	@ 0x90
 8002c4e:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002c50:	697b      	ldr	r3, [r7, #20]
 8002c52:	0018      	movs	r0, r3
 8002c54:	f7fd fcac 	bl	80005b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002c58:	46c0      	nop			@ (mov r8, r8)
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	b006      	add	sp, #24
 8002c5e:	bd80      	pop	{r7, pc}

08002c60 <std>:
 8002c60:	2300      	movs	r3, #0
 8002c62:	b510      	push	{r4, lr}
 8002c64:	0004      	movs	r4, r0
 8002c66:	6003      	str	r3, [r0, #0]
 8002c68:	6043      	str	r3, [r0, #4]
 8002c6a:	6083      	str	r3, [r0, #8]
 8002c6c:	8181      	strh	r1, [r0, #12]
 8002c6e:	6643      	str	r3, [r0, #100]	@ 0x64
 8002c70:	81c2      	strh	r2, [r0, #14]
 8002c72:	6103      	str	r3, [r0, #16]
 8002c74:	6143      	str	r3, [r0, #20]
 8002c76:	6183      	str	r3, [r0, #24]
 8002c78:	0019      	movs	r1, r3
 8002c7a:	2208      	movs	r2, #8
 8002c7c:	305c      	adds	r0, #92	@ 0x5c
 8002c7e:	f000 fa0f 	bl	80030a0 <memset>
 8002c82:	4b0b      	ldr	r3, [pc, #44]	@ (8002cb0 <std+0x50>)
 8002c84:	6224      	str	r4, [r4, #32]
 8002c86:	6263      	str	r3, [r4, #36]	@ 0x24
 8002c88:	4b0a      	ldr	r3, [pc, #40]	@ (8002cb4 <std+0x54>)
 8002c8a:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002c8c:	4b0a      	ldr	r3, [pc, #40]	@ (8002cb8 <std+0x58>)
 8002c8e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002c90:	4b0a      	ldr	r3, [pc, #40]	@ (8002cbc <std+0x5c>)
 8002c92:	6323      	str	r3, [r4, #48]	@ 0x30
 8002c94:	4b0a      	ldr	r3, [pc, #40]	@ (8002cc0 <std+0x60>)
 8002c96:	429c      	cmp	r4, r3
 8002c98:	d005      	beq.n	8002ca6 <std+0x46>
 8002c9a:	4b0a      	ldr	r3, [pc, #40]	@ (8002cc4 <std+0x64>)
 8002c9c:	429c      	cmp	r4, r3
 8002c9e:	d002      	beq.n	8002ca6 <std+0x46>
 8002ca0:	4b09      	ldr	r3, [pc, #36]	@ (8002cc8 <std+0x68>)
 8002ca2:	429c      	cmp	r4, r3
 8002ca4:	d103      	bne.n	8002cae <std+0x4e>
 8002ca6:	0020      	movs	r0, r4
 8002ca8:	3058      	adds	r0, #88	@ 0x58
 8002caa:	f000 fa79 	bl	80031a0 <__retarget_lock_init_recursive>
 8002cae:	bd10      	pop	{r4, pc}
 8002cb0:	08002ec9 	.word	0x08002ec9
 8002cb4:	08002ef1 	.word	0x08002ef1
 8002cb8:	08002f29 	.word	0x08002f29
 8002cbc:	08002f55 	.word	0x08002f55
 8002cc0:	20000388 	.word	0x20000388
 8002cc4:	200003f0 	.word	0x200003f0
 8002cc8:	20000458 	.word	0x20000458

08002ccc <stdio_exit_handler>:
 8002ccc:	b510      	push	{r4, lr}
 8002cce:	4a03      	ldr	r2, [pc, #12]	@ (8002cdc <stdio_exit_handler+0x10>)
 8002cd0:	4903      	ldr	r1, [pc, #12]	@ (8002ce0 <stdio_exit_handler+0x14>)
 8002cd2:	4804      	ldr	r0, [pc, #16]	@ (8002ce4 <stdio_exit_handler+0x18>)
 8002cd4:	f000 f86c 	bl	8002db0 <_fwalk_sglue>
 8002cd8:	bd10      	pop	{r4, pc}
 8002cda:	46c0      	nop			@ (mov r8, r8)
 8002cdc:	20000010 	.word	0x20000010
 8002ce0:	08003a3d 	.word	0x08003a3d
 8002ce4:	20000020 	.word	0x20000020

08002ce8 <cleanup_stdio>:
 8002ce8:	6841      	ldr	r1, [r0, #4]
 8002cea:	4b0b      	ldr	r3, [pc, #44]	@ (8002d18 <cleanup_stdio+0x30>)
 8002cec:	b510      	push	{r4, lr}
 8002cee:	0004      	movs	r4, r0
 8002cf0:	4299      	cmp	r1, r3
 8002cf2:	d001      	beq.n	8002cf8 <cleanup_stdio+0x10>
 8002cf4:	f000 fea2 	bl	8003a3c <_fflush_r>
 8002cf8:	68a1      	ldr	r1, [r4, #8]
 8002cfa:	4b08      	ldr	r3, [pc, #32]	@ (8002d1c <cleanup_stdio+0x34>)
 8002cfc:	4299      	cmp	r1, r3
 8002cfe:	d002      	beq.n	8002d06 <cleanup_stdio+0x1e>
 8002d00:	0020      	movs	r0, r4
 8002d02:	f000 fe9b 	bl	8003a3c <_fflush_r>
 8002d06:	68e1      	ldr	r1, [r4, #12]
 8002d08:	4b05      	ldr	r3, [pc, #20]	@ (8002d20 <cleanup_stdio+0x38>)
 8002d0a:	4299      	cmp	r1, r3
 8002d0c:	d002      	beq.n	8002d14 <cleanup_stdio+0x2c>
 8002d0e:	0020      	movs	r0, r4
 8002d10:	f000 fe94 	bl	8003a3c <_fflush_r>
 8002d14:	bd10      	pop	{r4, pc}
 8002d16:	46c0      	nop			@ (mov r8, r8)
 8002d18:	20000388 	.word	0x20000388
 8002d1c:	200003f0 	.word	0x200003f0
 8002d20:	20000458 	.word	0x20000458

08002d24 <global_stdio_init.part.0>:
 8002d24:	b510      	push	{r4, lr}
 8002d26:	4b09      	ldr	r3, [pc, #36]	@ (8002d4c <global_stdio_init.part.0+0x28>)
 8002d28:	4a09      	ldr	r2, [pc, #36]	@ (8002d50 <global_stdio_init.part.0+0x2c>)
 8002d2a:	2104      	movs	r1, #4
 8002d2c:	601a      	str	r2, [r3, #0]
 8002d2e:	4809      	ldr	r0, [pc, #36]	@ (8002d54 <global_stdio_init.part.0+0x30>)
 8002d30:	2200      	movs	r2, #0
 8002d32:	f7ff ff95 	bl	8002c60 <std>
 8002d36:	2201      	movs	r2, #1
 8002d38:	2109      	movs	r1, #9
 8002d3a:	4807      	ldr	r0, [pc, #28]	@ (8002d58 <global_stdio_init.part.0+0x34>)
 8002d3c:	f7ff ff90 	bl	8002c60 <std>
 8002d40:	2202      	movs	r2, #2
 8002d42:	2112      	movs	r1, #18
 8002d44:	4805      	ldr	r0, [pc, #20]	@ (8002d5c <global_stdio_init.part.0+0x38>)
 8002d46:	f7ff ff8b 	bl	8002c60 <std>
 8002d4a:	bd10      	pop	{r4, pc}
 8002d4c:	200004c0 	.word	0x200004c0
 8002d50:	08002ccd 	.word	0x08002ccd
 8002d54:	20000388 	.word	0x20000388
 8002d58:	200003f0 	.word	0x200003f0
 8002d5c:	20000458 	.word	0x20000458

08002d60 <__sfp_lock_acquire>:
 8002d60:	b510      	push	{r4, lr}
 8002d62:	4802      	ldr	r0, [pc, #8]	@ (8002d6c <__sfp_lock_acquire+0xc>)
 8002d64:	f000 fa1d 	bl	80031a2 <__retarget_lock_acquire_recursive>
 8002d68:	bd10      	pop	{r4, pc}
 8002d6a:	46c0      	nop			@ (mov r8, r8)
 8002d6c:	200004c9 	.word	0x200004c9

08002d70 <__sfp_lock_release>:
 8002d70:	b510      	push	{r4, lr}
 8002d72:	4802      	ldr	r0, [pc, #8]	@ (8002d7c <__sfp_lock_release+0xc>)
 8002d74:	f000 fa16 	bl	80031a4 <__retarget_lock_release_recursive>
 8002d78:	bd10      	pop	{r4, pc}
 8002d7a:	46c0      	nop			@ (mov r8, r8)
 8002d7c:	200004c9 	.word	0x200004c9

08002d80 <__sinit>:
 8002d80:	b510      	push	{r4, lr}
 8002d82:	0004      	movs	r4, r0
 8002d84:	f7ff ffec 	bl	8002d60 <__sfp_lock_acquire>
 8002d88:	6a23      	ldr	r3, [r4, #32]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d002      	beq.n	8002d94 <__sinit+0x14>
 8002d8e:	f7ff ffef 	bl	8002d70 <__sfp_lock_release>
 8002d92:	bd10      	pop	{r4, pc}
 8002d94:	4b04      	ldr	r3, [pc, #16]	@ (8002da8 <__sinit+0x28>)
 8002d96:	6223      	str	r3, [r4, #32]
 8002d98:	4b04      	ldr	r3, [pc, #16]	@ (8002dac <__sinit+0x2c>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d1f6      	bne.n	8002d8e <__sinit+0xe>
 8002da0:	f7ff ffc0 	bl	8002d24 <global_stdio_init.part.0>
 8002da4:	e7f3      	b.n	8002d8e <__sinit+0xe>
 8002da6:	46c0      	nop			@ (mov r8, r8)
 8002da8:	08002ce9 	.word	0x08002ce9
 8002dac:	200004c0 	.word	0x200004c0

08002db0 <_fwalk_sglue>:
 8002db0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002db2:	0014      	movs	r4, r2
 8002db4:	2600      	movs	r6, #0
 8002db6:	9000      	str	r0, [sp, #0]
 8002db8:	9101      	str	r1, [sp, #4]
 8002dba:	68a5      	ldr	r5, [r4, #8]
 8002dbc:	6867      	ldr	r7, [r4, #4]
 8002dbe:	3f01      	subs	r7, #1
 8002dc0:	d504      	bpl.n	8002dcc <_fwalk_sglue+0x1c>
 8002dc2:	6824      	ldr	r4, [r4, #0]
 8002dc4:	2c00      	cmp	r4, #0
 8002dc6:	d1f8      	bne.n	8002dba <_fwalk_sglue+0xa>
 8002dc8:	0030      	movs	r0, r6
 8002dca:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002dcc:	89ab      	ldrh	r3, [r5, #12]
 8002dce:	2b01      	cmp	r3, #1
 8002dd0:	d908      	bls.n	8002de4 <_fwalk_sglue+0x34>
 8002dd2:	220e      	movs	r2, #14
 8002dd4:	5eab      	ldrsh	r3, [r5, r2]
 8002dd6:	3301      	adds	r3, #1
 8002dd8:	d004      	beq.n	8002de4 <_fwalk_sglue+0x34>
 8002dda:	0029      	movs	r1, r5
 8002ddc:	9800      	ldr	r0, [sp, #0]
 8002dde:	9b01      	ldr	r3, [sp, #4]
 8002de0:	4798      	blx	r3
 8002de2:	4306      	orrs	r6, r0
 8002de4:	3568      	adds	r5, #104	@ 0x68
 8002de6:	e7ea      	b.n	8002dbe <_fwalk_sglue+0xe>

08002de8 <iprintf>:
 8002de8:	b40f      	push	{r0, r1, r2, r3}
 8002dea:	b507      	push	{r0, r1, r2, lr}
 8002dec:	4905      	ldr	r1, [pc, #20]	@ (8002e04 <iprintf+0x1c>)
 8002dee:	ab04      	add	r3, sp, #16
 8002df0:	6808      	ldr	r0, [r1, #0]
 8002df2:	cb04      	ldmia	r3!, {r2}
 8002df4:	6881      	ldr	r1, [r0, #8]
 8002df6:	9301      	str	r3, [sp, #4]
 8002df8:	f000 fb02 	bl	8003400 <_vfiprintf_r>
 8002dfc:	b003      	add	sp, #12
 8002dfe:	bc08      	pop	{r3}
 8002e00:	b004      	add	sp, #16
 8002e02:	4718      	bx	r3
 8002e04:	2000001c 	.word	0x2000001c

08002e08 <_puts_r>:
 8002e08:	6a03      	ldr	r3, [r0, #32]
 8002e0a:	b570      	push	{r4, r5, r6, lr}
 8002e0c:	0005      	movs	r5, r0
 8002e0e:	000e      	movs	r6, r1
 8002e10:	6884      	ldr	r4, [r0, #8]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d101      	bne.n	8002e1a <_puts_r+0x12>
 8002e16:	f7ff ffb3 	bl	8002d80 <__sinit>
 8002e1a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002e1c:	07db      	lsls	r3, r3, #31
 8002e1e:	d405      	bmi.n	8002e2c <_puts_r+0x24>
 8002e20:	89a3      	ldrh	r3, [r4, #12]
 8002e22:	059b      	lsls	r3, r3, #22
 8002e24:	d402      	bmi.n	8002e2c <_puts_r+0x24>
 8002e26:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002e28:	f000 f9bb 	bl	80031a2 <__retarget_lock_acquire_recursive>
 8002e2c:	89a3      	ldrh	r3, [r4, #12]
 8002e2e:	071b      	lsls	r3, r3, #28
 8002e30:	d502      	bpl.n	8002e38 <_puts_r+0x30>
 8002e32:	6923      	ldr	r3, [r4, #16]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d11f      	bne.n	8002e78 <_puts_r+0x70>
 8002e38:	0021      	movs	r1, r4
 8002e3a:	0028      	movs	r0, r5
 8002e3c:	f000 f8d2 	bl	8002fe4 <__swsetup_r>
 8002e40:	2800      	cmp	r0, #0
 8002e42:	d019      	beq.n	8002e78 <_puts_r+0x70>
 8002e44:	2501      	movs	r5, #1
 8002e46:	426d      	negs	r5, r5
 8002e48:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002e4a:	07db      	lsls	r3, r3, #31
 8002e4c:	d405      	bmi.n	8002e5a <_puts_r+0x52>
 8002e4e:	89a3      	ldrh	r3, [r4, #12]
 8002e50:	059b      	lsls	r3, r3, #22
 8002e52:	d402      	bmi.n	8002e5a <_puts_r+0x52>
 8002e54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002e56:	f000 f9a5 	bl	80031a4 <__retarget_lock_release_recursive>
 8002e5a:	0028      	movs	r0, r5
 8002e5c:	bd70      	pop	{r4, r5, r6, pc}
 8002e5e:	3601      	adds	r6, #1
 8002e60:	60a3      	str	r3, [r4, #8]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	da04      	bge.n	8002e70 <_puts_r+0x68>
 8002e66:	69a2      	ldr	r2, [r4, #24]
 8002e68:	429a      	cmp	r2, r3
 8002e6a:	dc16      	bgt.n	8002e9a <_puts_r+0x92>
 8002e6c:	290a      	cmp	r1, #10
 8002e6e:	d014      	beq.n	8002e9a <_puts_r+0x92>
 8002e70:	6823      	ldr	r3, [r4, #0]
 8002e72:	1c5a      	adds	r2, r3, #1
 8002e74:	6022      	str	r2, [r4, #0]
 8002e76:	7019      	strb	r1, [r3, #0]
 8002e78:	68a3      	ldr	r3, [r4, #8]
 8002e7a:	7831      	ldrb	r1, [r6, #0]
 8002e7c:	3b01      	subs	r3, #1
 8002e7e:	2900      	cmp	r1, #0
 8002e80:	d1ed      	bne.n	8002e5e <_puts_r+0x56>
 8002e82:	60a3      	str	r3, [r4, #8]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	da0f      	bge.n	8002ea8 <_puts_r+0xa0>
 8002e88:	0022      	movs	r2, r4
 8002e8a:	0028      	movs	r0, r5
 8002e8c:	310a      	adds	r1, #10
 8002e8e:	f000 f867 	bl	8002f60 <__swbuf_r>
 8002e92:	3001      	adds	r0, #1
 8002e94:	d0d6      	beq.n	8002e44 <_puts_r+0x3c>
 8002e96:	250a      	movs	r5, #10
 8002e98:	e7d6      	b.n	8002e48 <_puts_r+0x40>
 8002e9a:	0022      	movs	r2, r4
 8002e9c:	0028      	movs	r0, r5
 8002e9e:	f000 f85f 	bl	8002f60 <__swbuf_r>
 8002ea2:	3001      	adds	r0, #1
 8002ea4:	d1e8      	bne.n	8002e78 <_puts_r+0x70>
 8002ea6:	e7cd      	b.n	8002e44 <_puts_r+0x3c>
 8002ea8:	6823      	ldr	r3, [r4, #0]
 8002eaa:	1c5a      	adds	r2, r3, #1
 8002eac:	6022      	str	r2, [r4, #0]
 8002eae:	220a      	movs	r2, #10
 8002eb0:	701a      	strb	r2, [r3, #0]
 8002eb2:	e7f0      	b.n	8002e96 <_puts_r+0x8e>

08002eb4 <puts>:
 8002eb4:	b510      	push	{r4, lr}
 8002eb6:	4b03      	ldr	r3, [pc, #12]	@ (8002ec4 <puts+0x10>)
 8002eb8:	0001      	movs	r1, r0
 8002eba:	6818      	ldr	r0, [r3, #0]
 8002ebc:	f7ff ffa4 	bl	8002e08 <_puts_r>
 8002ec0:	bd10      	pop	{r4, pc}
 8002ec2:	46c0      	nop			@ (mov r8, r8)
 8002ec4:	2000001c 	.word	0x2000001c

08002ec8 <__sread>:
 8002ec8:	b570      	push	{r4, r5, r6, lr}
 8002eca:	000c      	movs	r4, r1
 8002ecc:	250e      	movs	r5, #14
 8002ece:	5f49      	ldrsh	r1, [r1, r5]
 8002ed0:	f000 f914 	bl	80030fc <_read_r>
 8002ed4:	2800      	cmp	r0, #0
 8002ed6:	db03      	blt.n	8002ee0 <__sread+0x18>
 8002ed8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8002eda:	181b      	adds	r3, r3, r0
 8002edc:	6563      	str	r3, [r4, #84]	@ 0x54
 8002ede:	bd70      	pop	{r4, r5, r6, pc}
 8002ee0:	89a3      	ldrh	r3, [r4, #12]
 8002ee2:	4a02      	ldr	r2, [pc, #8]	@ (8002eec <__sread+0x24>)
 8002ee4:	4013      	ands	r3, r2
 8002ee6:	81a3      	strh	r3, [r4, #12]
 8002ee8:	e7f9      	b.n	8002ede <__sread+0x16>
 8002eea:	46c0      	nop			@ (mov r8, r8)
 8002eec:	ffffefff 	.word	0xffffefff

08002ef0 <__swrite>:
 8002ef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ef2:	001f      	movs	r7, r3
 8002ef4:	898b      	ldrh	r3, [r1, #12]
 8002ef6:	0005      	movs	r5, r0
 8002ef8:	000c      	movs	r4, r1
 8002efa:	0016      	movs	r6, r2
 8002efc:	05db      	lsls	r3, r3, #23
 8002efe:	d505      	bpl.n	8002f0c <__swrite+0x1c>
 8002f00:	230e      	movs	r3, #14
 8002f02:	5ec9      	ldrsh	r1, [r1, r3]
 8002f04:	2200      	movs	r2, #0
 8002f06:	2302      	movs	r3, #2
 8002f08:	f000 f8e4 	bl	80030d4 <_lseek_r>
 8002f0c:	89a3      	ldrh	r3, [r4, #12]
 8002f0e:	4a05      	ldr	r2, [pc, #20]	@ (8002f24 <__swrite+0x34>)
 8002f10:	0028      	movs	r0, r5
 8002f12:	4013      	ands	r3, r2
 8002f14:	81a3      	strh	r3, [r4, #12]
 8002f16:	0032      	movs	r2, r6
 8002f18:	230e      	movs	r3, #14
 8002f1a:	5ee1      	ldrsh	r1, [r4, r3]
 8002f1c:	003b      	movs	r3, r7
 8002f1e:	f000 f901 	bl	8003124 <_write_r>
 8002f22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002f24:	ffffefff 	.word	0xffffefff

08002f28 <__sseek>:
 8002f28:	b570      	push	{r4, r5, r6, lr}
 8002f2a:	000c      	movs	r4, r1
 8002f2c:	250e      	movs	r5, #14
 8002f2e:	5f49      	ldrsh	r1, [r1, r5]
 8002f30:	f000 f8d0 	bl	80030d4 <_lseek_r>
 8002f34:	89a3      	ldrh	r3, [r4, #12]
 8002f36:	1c42      	adds	r2, r0, #1
 8002f38:	d103      	bne.n	8002f42 <__sseek+0x1a>
 8002f3a:	4a05      	ldr	r2, [pc, #20]	@ (8002f50 <__sseek+0x28>)
 8002f3c:	4013      	ands	r3, r2
 8002f3e:	81a3      	strh	r3, [r4, #12]
 8002f40:	bd70      	pop	{r4, r5, r6, pc}
 8002f42:	2280      	movs	r2, #128	@ 0x80
 8002f44:	0152      	lsls	r2, r2, #5
 8002f46:	4313      	orrs	r3, r2
 8002f48:	81a3      	strh	r3, [r4, #12]
 8002f4a:	6560      	str	r0, [r4, #84]	@ 0x54
 8002f4c:	e7f8      	b.n	8002f40 <__sseek+0x18>
 8002f4e:	46c0      	nop			@ (mov r8, r8)
 8002f50:	ffffefff 	.word	0xffffefff

08002f54 <__sclose>:
 8002f54:	b510      	push	{r4, lr}
 8002f56:	230e      	movs	r3, #14
 8002f58:	5ec9      	ldrsh	r1, [r1, r3]
 8002f5a:	f000 f8a9 	bl	80030b0 <_close_r>
 8002f5e:	bd10      	pop	{r4, pc}

08002f60 <__swbuf_r>:
 8002f60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f62:	0006      	movs	r6, r0
 8002f64:	000d      	movs	r5, r1
 8002f66:	0014      	movs	r4, r2
 8002f68:	2800      	cmp	r0, #0
 8002f6a:	d004      	beq.n	8002f76 <__swbuf_r+0x16>
 8002f6c:	6a03      	ldr	r3, [r0, #32]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d101      	bne.n	8002f76 <__swbuf_r+0x16>
 8002f72:	f7ff ff05 	bl	8002d80 <__sinit>
 8002f76:	69a3      	ldr	r3, [r4, #24]
 8002f78:	60a3      	str	r3, [r4, #8]
 8002f7a:	89a3      	ldrh	r3, [r4, #12]
 8002f7c:	071b      	lsls	r3, r3, #28
 8002f7e:	d502      	bpl.n	8002f86 <__swbuf_r+0x26>
 8002f80:	6923      	ldr	r3, [r4, #16]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d109      	bne.n	8002f9a <__swbuf_r+0x3a>
 8002f86:	0021      	movs	r1, r4
 8002f88:	0030      	movs	r0, r6
 8002f8a:	f000 f82b 	bl	8002fe4 <__swsetup_r>
 8002f8e:	2800      	cmp	r0, #0
 8002f90:	d003      	beq.n	8002f9a <__swbuf_r+0x3a>
 8002f92:	2501      	movs	r5, #1
 8002f94:	426d      	negs	r5, r5
 8002f96:	0028      	movs	r0, r5
 8002f98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002f9a:	6923      	ldr	r3, [r4, #16]
 8002f9c:	6820      	ldr	r0, [r4, #0]
 8002f9e:	b2ef      	uxtb	r7, r5
 8002fa0:	1ac0      	subs	r0, r0, r3
 8002fa2:	6963      	ldr	r3, [r4, #20]
 8002fa4:	b2ed      	uxtb	r5, r5
 8002fa6:	4283      	cmp	r3, r0
 8002fa8:	dc05      	bgt.n	8002fb6 <__swbuf_r+0x56>
 8002faa:	0021      	movs	r1, r4
 8002fac:	0030      	movs	r0, r6
 8002fae:	f000 fd45 	bl	8003a3c <_fflush_r>
 8002fb2:	2800      	cmp	r0, #0
 8002fb4:	d1ed      	bne.n	8002f92 <__swbuf_r+0x32>
 8002fb6:	68a3      	ldr	r3, [r4, #8]
 8002fb8:	3001      	adds	r0, #1
 8002fba:	3b01      	subs	r3, #1
 8002fbc:	60a3      	str	r3, [r4, #8]
 8002fbe:	6823      	ldr	r3, [r4, #0]
 8002fc0:	1c5a      	adds	r2, r3, #1
 8002fc2:	6022      	str	r2, [r4, #0]
 8002fc4:	701f      	strb	r7, [r3, #0]
 8002fc6:	6963      	ldr	r3, [r4, #20]
 8002fc8:	4283      	cmp	r3, r0
 8002fca:	d004      	beq.n	8002fd6 <__swbuf_r+0x76>
 8002fcc:	89a3      	ldrh	r3, [r4, #12]
 8002fce:	07db      	lsls	r3, r3, #31
 8002fd0:	d5e1      	bpl.n	8002f96 <__swbuf_r+0x36>
 8002fd2:	2d0a      	cmp	r5, #10
 8002fd4:	d1df      	bne.n	8002f96 <__swbuf_r+0x36>
 8002fd6:	0021      	movs	r1, r4
 8002fd8:	0030      	movs	r0, r6
 8002fda:	f000 fd2f 	bl	8003a3c <_fflush_r>
 8002fde:	2800      	cmp	r0, #0
 8002fe0:	d0d9      	beq.n	8002f96 <__swbuf_r+0x36>
 8002fe2:	e7d6      	b.n	8002f92 <__swbuf_r+0x32>

08002fe4 <__swsetup_r>:
 8002fe4:	4b2d      	ldr	r3, [pc, #180]	@ (800309c <__swsetup_r+0xb8>)
 8002fe6:	b570      	push	{r4, r5, r6, lr}
 8002fe8:	0005      	movs	r5, r0
 8002fea:	6818      	ldr	r0, [r3, #0]
 8002fec:	000c      	movs	r4, r1
 8002fee:	2800      	cmp	r0, #0
 8002ff0:	d004      	beq.n	8002ffc <__swsetup_r+0x18>
 8002ff2:	6a03      	ldr	r3, [r0, #32]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d101      	bne.n	8002ffc <__swsetup_r+0x18>
 8002ff8:	f7ff fec2 	bl	8002d80 <__sinit>
 8002ffc:	220c      	movs	r2, #12
 8002ffe:	5ea3      	ldrsh	r3, [r4, r2]
 8003000:	071a      	lsls	r2, r3, #28
 8003002:	d423      	bmi.n	800304c <__swsetup_r+0x68>
 8003004:	06da      	lsls	r2, r3, #27
 8003006:	d407      	bmi.n	8003018 <__swsetup_r+0x34>
 8003008:	2209      	movs	r2, #9
 800300a:	602a      	str	r2, [r5, #0]
 800300c:	2240      	movs	r2, #64	@ 0x40
 800300e:	2001      	movs	r0, #1
 8003010:	4313      	orrs	r3, r2
 8003012:	81a3      	strh	r3, [r4, #12]
 8003014:	4240      	negs	r0, r0
 8003016:	e03a      	b.n	800308e <__swsetup_r+0xaa>
 8003018:	075b      	lsls	r3, r3, #29
 800301a:	d513      	bpl.n	8003044 <__swsetup_r+0x60>
 800301c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800301e:	2900      	cmp	r1, #0
 8003020:	d008      	beq.n	8003034 <__swsetup_r+0x50>
 8003022:	0023      	movs	r3, r4
 8003024:	3344      	adds	r3, #68	@ 0x44
 8003026:	4299      	cmp	r1, r3
 8003028:	d002      	beq.n	8003030 <__swsetup_r+0x4c>
 800302a:	0028      	movs	r0, r5
 800302c:	f000 f8c4 	bl	80031b8 <_free_r>
 8003030:	2300      	movs	r3, #0
 8003032:	6363      	str	r3, [r4, #52]	@ 0x34
 8003034:	2224      	movs	r2, #36	@ 0x24
 8003036:	89a3      	ldrh	r3, [r4, #12]
 8003038:	4393      	bics	r3, r2
 800303a:	81a3      	strh	r3, [r4, #12]
 800303c:	2300      	movs	r3, #0
 800303e:	6063      	str	r3, [r4, #4]
 8003040:	6923      	ldr	r3, [r4, #16]
 8003042:	6023      	str	r3, [r4, #0]
 8003044:	2308      	movs	r3, #8
 8003046:	89a2      	ldrh	r2, [r4, #12]
 8003048:	4313      	orrs	r3, r2
 800304a:	81a3      	strh	r3, [r4, #12]
 800304c:	6923      	ldr	r3, [r4, #16]
 800304e:	2b00      	cmp	r3, #0
 8003050:	d10b      	bne.n	800306a <__swsetup_r+0x86>
 8003052:	21a0      	movs	r1, #160	@ 0xa0
 8003054:	2280      	movs	r2, #128	@ 0x80
 8003056:	89a3      	ldrh	r3, [r4, #12]
 8003058:	0089      	lsls	r1, r1, #2
 800305a:	0092      	lsls	r2, r2, #2
 800305c:	400b      	ands	r3, r1
 800305e:	4293      	cmp	r3, r2
 8003060:	d003      	beq.n	800306a <__swsetup_r+0x86>
 8003062:	0021      	movs	r1, r4
 8003064:	0028      	movs	r0, r5
 8003066:	f000 fd3f 	bl	8003ae8 <__smakebuf_r>
 800306a:	220c      	movs	r2, #12
 800306c:	5ea3      	ldrsh	r3, [r4, r2]
 800306e:	2101      	movs	r1, #1
 8003070:	001a      	movs	r2, r3
 8003072:	400a      	ands	r2, r1
 8003074:	420b      	tst	r3, r1
 8003076:	d00b      	beq.n	8003090 <__swsetup_r+0xac>
 8003078:	2200      	movs	r2, #0
 800307a:	60a2      	str	r2, [r4, #8]
 800307c:	6962      	ldr	r2, [r4, #20]
 800307e:	4252      	negs	r2, r2
 8003080:	61a2      	str	r2, [r4, #24]
 8003082:	2000      	movs	r0, #0
 8003084:	6922      	ldr	r2, [r4, #16]
 8003086:	4282      	cmp	r2, r0
 8003088:	d101      	bne.n	800308e <__swsetup_r+0xaa>
 800308a:	061a      	lsls	r2, r3, #24
 800308c:	d4be      	bmi.n	800300c <__swsetup_r+0x28>
 800308e:	bd70      	pop	{r4, r5, r6, pc}
 8003090:	0799      	lsls	r1, r3, #30
 8003092:	d400      	bmi.n	8003096 <__swsetup_r+0xb2>
 8003094:	6962      	ldr	r2, [r4, #20]
 8003096:	60a2      	str	r2, [r4, #8]
 8003098:	e7f3      	b.n	8003082 <__swsetup_r+0x9e>
 800309a:	46c0      	nop			@ (mov r8, r8)
 800309c:	2000001c 	.word	0x2000001c

080030a0 <memset>:
 80030a0:	0003      	movs	r3, r0
 80030a2:	1882      	adds	r2, r0, r2
 80030a4:	4293      	cmp	r3, r2
 80030a6:	d100      	bne.n	80030aa <memset+0xa>
 80030a8:	4770      	bx	lr
 80030aa:	7019      	strb	r1, [r3, #0]
 80030ac:	3301      	adds	r3, #1
 80030ae:	e7f9      	b.n	80030a4 <memset+0x4>

080030b0 <_close_r>:
 80030b0:	2300      	movs	r3, #0
 80030b2:	b570      	push	{r4, r5, r6, lr}
 80030b4:	4d06      	ldr	r5, [pc, #24]	@ (80030d0 <_close_r+0x20>)
 80030b6:	0004      	movs	r4, r0
 80030b8:	0008      	movs	r0, r1
 80030ba:	602b      	str	r3, [r5, #0]
 80030bc:	f7fd fc05 	bl	80008ca <_close>
 80030c0:	1c43      	adds	r3, r0, #1
 80030c2:	d103      	bne.n	80030cc <_close_r+0x1c>
 80030c4:	682b      	ldr	r3, [r5, #0]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d000      	beq.n	80030cc <_close_r+0x1c>
 80030ca:	6023      	str	r3, [r4, #0]
 80030cc:	bd70      	pop	{r4, r5, r6, pc}
 80030ce:	46c0      	nop			@ (mov r8, r8)
 80030d0:	200004c4 	.word	0x200004c4

080030d4 <_lseek_r>:
 80030d4:	b570      	push	{r4, r5, r6, lr}
 80030d6:	0004      	movs	r4, r0
 80030d8:	0008      	movs	r0, r1
 80030da:	0011      	movs	r1, r2
 80030dc:	001a      	movs	r2, r3
 80030de:	2300      	movs	r3, #0
 80030e0:	4d05      	ldr	r5, [pc, #20]	@ (80030f8 <_lseek_r+0x24>)
 80030e2:	602b      	str	r3, [r5, #0]
 80030e4:	f7fd fc12 	bl	800090c <_lseek>
 80030e8:	1c43      	adds	r3, r0, #1
 80030ea:	d103      	bne.n	80030f4 <_lseek_r+0x20>
 80030ec:	682b      	ldr	r3, [r5, #0]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d000      	beq.n	80030f4 <_lseek_r+0x20>
 80030f2:	6023      	str	r3, [r4, #0]
 80030f4:	bd70      	pop	{r4, r5, r6, pc}
 80030f6:	46c0      	nop			@ (mov r8, r8)
 80030f8:	200004c4 	.word	0x200004c4

080030fc <_read_r>:
 80030fc:	b570      	push	{r4, r5, r6, lr}
 80030fe:	0004      	movs	r4, r0
 8003100:	0008      	movs	r0, r1
 8003102:	0011      	movs	r1, r2
 8003104:	001a      	movs	r2, r3
 8003106:	2300      	movs	r3, #0
 8003108:	4d05      	ldr	r5, [pc, #20]	@ (8003120 <_read_r+0x24>)
 800310a:	602b      	str	r3, [r5, #0]
 800310c:	f7fd fba4 	bl	8000858 <_read>
 8003110:	1c43      	adds	r3, r0, #1
 8003112:	d103      	bne.n	800311c <_read_r+0x20>
 8003114:	682b      	ldr	r3, [r5, #0]
 8003116:	2b00      	cmp	r3, #0
 8003118:	d000      	beq.n	800311c <_read_r+0x20>
 800311a:	6023      	str	r3, [r4, #0]
 800311c:	bd70      	pop	{r4, r5, r6, pc}
 800311e:	46c0      	nop			@ (mov r8, r8)
 8003120:	200004c4 	.word	0x200004c4

08003124 <_write_r>:
 8003124:	b570      	push	{r4, r5, r6, lr}
 8003126:	0004      	movs	r4, r0
 8003128:	0008      	movs	r0, r1
 800312a:	0011      	movs	r1, r2
 800312c:	001a      	movs	r2, r3
 800312e:	2300      	movs	r3, #0
 8003130:	4d05      	ldr	r5, [pc, #20]	@ (8003148 <_write_r+0x24>)
 8003132:	602b      	str	r3, [r5, #0]
 8003134:	f7fd fbad 	bl	8000892 <_write>
 8003138:	1c43      	adds	r3, r0, #1
 800313a:	d103      	bne.n	8003144 <_write_r+0x20>
 800313c:	682b      	ldr	r3, [r5, #0]
 800313e:	2b00      	cmp	r3, #0
 8003140:	d000      	beq.n	8003144 <_write_r+0x20>
 8003142:	6023      	str	r3, [r4, #0]
 8003144:	bd70      	pop	{r4, r5, r6, pc}
 8003146:	46c0      	nop			@ (mov r8, r8)
 8003148:	200004c4 	.word	0x200004c4

0800314c <__errno>:
 800314c:	4b01      	ldr	r3, [pc, #4]	@ (8003154 <__errno+0x8>)
 800314e:	6818      	ldr	r0, [r3, #0]
 8003150:	4770      	bx	lr
 8003152:	46c0      	nop			@ (mov r8, r8)
 8003154:	2000001c 	.word	0x2000001c

08003158 <__libc_init_array>:
 8003158:	b570      	push	{r4, r5, r6, lr}
 800315a:	2600      	movs	r6, #0
 800315c:	4c0c      	ldr	r4, [pc, #48]	@ (8003190 <__libc_init_array+0x38>)
 800315e:	4d0d      	ldr	r5, [pc, #52]	@ (8003194 <__libc_init_array+0x3c>)
 8003160:	1b64      	subs	r4, r4, r5
 8003162:	10a4      	asrs	r4, r4, #2
 8003164:	42a6      	cmp	r6, r4
 8003166:	d109      	bne.n	800317c <__libc_init_array+0x24>
 8003168:	2600      	movs	r6, #0
 800316a:	f000 fd41 	bl	8003bf0 <_init>
 800316e:	4c0a      	ldr	r4, [pc, #40]	@ (8003198 <__libc_init_array+0x40>)
 8003170:	4d0a      	ldr	r5, [pc, #40]	@ (800319c <__libc_init_array+0x44>)
 8003172:	1b64      	subs	r4, r4, r5
 8003174:	10a4      	asrs	r4, r4, #2
 8003176:	42a6      	cmp	r6, r4
 8003178:	d105      	bne.n	8003186 <__libc_init_array+0x2e>
 800317a:	bd70      	pop	{r4, r5, r6, pc}
 800317c:	00b3      	lsls	r3, r6, #2
 800317e:	58eb      	ldr	r3, [r5, r3]
 8003180:	4798      	blx	r3
 8003182:	3601      	adds	r6, #1
 8003184:	e7ee      	b.n	8003164 <__libc_init_array+0xc>
 8003186:	00b3      	lsls	r3, r6, #2
 8003188:	58eb      	ldr	r3, [r5, r3]
 800318a:	4798      	blx	r3
 800318c:	3601      	adds	r6, #1
 800318e:	e7f2      	b.n	8003176 <__libc_init_array+0x1e>
 8003190:	08003cf4 	.word	0x08003cf4
 8003194:	08003cf4 	.word	0x08003cf4
 8003198:	08003cf8 	.word	0x08003cf8
 800319c:	08003cf4 	.word	0x08003cf4

080031a0 <__retarget_lock_init_recursive>:
 80031a0:	4770      	bx	lr

080031a2 <__retarget_lock_acquire_recursive>:
 80031a2:	4770      	bx	lr

080031a4 <__retarget_lock_release_recursive>:
 80031a4:	4770      	bx	lr

080031a6 <memcpy>:
 80031a6:	2300      	movs	r3, #0
 80031a8:	b510      	push	{r4, lr}
 80031aa:	429a      	cmp	r2, r3
 80031ac:	d100      	bne.n	80031b0 <memcpy+0xa>
 80031ae:	bd10      	pop	{r4, pc}
 80031b0:	5ccc      	ldrb	r4, [r1, r3]
 80031b2:	54c4      	strb	r4, [r0, r3]
 80031b4:	3301      	adds	r3, #1
 80031b6:	e7f8      	b.n	80031aa <memcpy+0x4>

080031b8 <_free_r>:
 80031b8:	b570      	push	{r4, r5, r6, lr}
 80031ba:	0005      	movs	r5, r0
 80031bc:	1e0c      	subs	r4, r1, #0
 80031be:	d010      	beq.n	80031e2 <_free_r+0x2a>
 80031c0:	3c04      	subs	r4, #4
 80031c2:	6823      	ldr	r3, [r4, #0]
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	da00      	bge.n	80031ca <_free_r+0x12>
 80031c8:	18e4      	adds	r4, r4, r3
 80031ca:	0028      	movs	r0, r5
 80031cc:	f000 f8e0 	bl	8003390 <__malloc_lock>
 80031d0:	4a1d      	ldr	r2, [pc, #116]	@ (8003248 <_free_r+0x90>)
 80031d2:	6813      	ldr	r3, [r2, #0]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d105      	bne.n	80031e4 <_free_r+0x2c>
 80031d8:	6063      	str	r3, [r4, #4]
 80031da:	6014      	str	r4, [r2, #0]
 80031dc:	0028      	movs	r0, r5
 80031de:	f000 f8df 	bl	80033a0 <__malloc_unlock>
 80031e2:	bd70      	pop	{r4, r5, r6, pc}
 80031e4:	42a3      	cmp	r3, r4
 80031e6:	d908      	bls.n	80031fa <_free_r+0x42>
 80031e8:	6820      	ldr	r0, [r4, #0]
 80031ea:	1821      	adds	r1, r4, r0
 80031ec:	428b      	cmp	r3, r1
 80031ee:	d1f3      	bne.n	80031d8 <_free_r+0x20>
 80031f0:	6819      	ldr	r1, [r3, #0]
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	1809      	adds	r1, r1, r0
 80031f6:	6021      	str	r1, [r4, #0]
 80031f8:	e7ee      	b.n	80031d8 <_free_r+0x20>
 80031fa:	001a      	movs	r2, r3
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d001      	beq.n	8003206 <_free_r+0x4e>
 8003202:	42a3      	cmp	r3, r4
 8003204:	d9f9      	bls.n	80031fa <_free_r+0x42>
 8003206:	6811      	ldr	r1, [r2, #0]
 8003208:	1850      	adds	r0, r2, r1
 800320a:	42a0      	cmp	r0, r4
 800320c:	d10b      	bne.n	8003226 <_free_r+0x6e>
 800320e:	6820      	ldr	r0, [r4, #0]
 8003210:	1809      	adds	r1, r1, r0
 8003212:	1850      	adds	r0, r2, r1
 8003214:	6011      	str	r1, [r2, #0]
 8003216:	4283      	cmp	r3, r0
 8003218:	d1e0      	bne.n	80031dc <_free_r+0x24>
 800321a:	6818      	ldr	r0, [r3, #0]
 800321c:	685b      	ldr	r3, [r3, #4]
 800321e:	1841      	adds	r1, r0, r1
 8003220:	6011      	str	r1, [r2, #0]
 8003222:	6053      	str	r3, [r2, #4]
 8003224:	e7da      	b.n	80031dc <_free_r+0x24>
 8003226:	42a0      	cmp	r0, r4
 8003228:	d902      	bls.n	8003230 <_free_r+0x78>
 800322a:	230c      	movs	r3, #12
 800322c:	602b      	str	r3, [r5, #0]
 800322e:	e7d5      	b.n	80031dc <_free_r+0x24>
 8003230:	6820      	ldr	r0, [r4, #0]
 8003232:	1821      	adds	r1, r4, r0
 8003234:	428b      	cmp	r3, r1
 8003236:	d103      	bne.n	8003240 <_free_r+0x88>
 8003238:	6819      	ldr	r1, [r3, #0]
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	1809      	adds	r1, r1, r0
 800323e:	6021      	str	r1, [r4, #0]
 8003240:	6063      	str	r3, [r4, #4]
 8003242:	6054      	str	r4, [r2, #4]
 8003244:	e7ca      	b.n	80031dc <_free_r+0x24>
 8003246:	46c0      	nop			@ (mov r8, r8)
 8003248:	200004d0 	.word	0x200004d0

0800324c <sbrk_aligned>:
 800324c:	b570      	push	{r4, r5, r6, lr}
 800324e:	4e0f      	ldr	r6, [pc, #60]	@ (800328c <sbrk_aligned+0x40>)
 8003250:	000d      	movs	r5, r1
 8003252:	6831      	ldr	r1, [r6, #0]
 8003254:	0004      	movs	r4, r0
 8003256:	2900      	cmp	r1, #0
 8003258:	d102      	bne.n	8003260 <sbrk_aligned+0x14>
 800325a:	f000 fcab 	bl	8003bb4 <_sbrk_r>
 800325e:	6030      	str	r0, [r6, #0]
 8003260:	0029      	movs	r1, r5
 8003262:	0020      	movs	r0, r4
 8003264:	f000 fca6 	bl	8003bb4 <_sbrk_r>
 8003268:	1c43      	adds	r3, r0, #1
 800326a:	d103      	bne.n	8003274 <sbrk_aligned+0x28>
 800326c:	2501      	movs	r5, #1
 800326e:	426d      	negs	r5, r5
 8003270:	0028      	movs	r0, r5
 8003272:	bd70      	pop	{r4, r5, r6, pc}
 8003274:	2303      	movs	r3, #3
 8003276:	1cc5      	adds	r5, r0, #3
 8003278:	439d      	bics	r5, r3
 800327a:	42a8      	cmp	r0, r5
 800327c:	d0f8      	beq.n	8003270 <sbrk_aligned+0x24>
 800327e:	1a29      	subs	r1, r5, r0
 8003280:	0020      	movs	r0, r4
 8003282:	f000 fc97 	bl	8003bb4 <_sbrk_r>
 8003286:	3001      	adds	r0, #1
 8003288:	d1f2      	bne.n	8003270 <sbrk_aligned+0x24>
 800328a:	e7ef      	b.n	800326c <sbrk_aligned+0x20>
 800328c:	200004cc 	.word	0x200004cc

08003290 <_malloc_r>:
 8003290:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003292:	2203      	movs	r2, #3
 8003294:	1ccb      	adds	r3, r1, #3
 8003296:	4393      	bics	r3, r2
 8003298:	3308      	adds	r3, #8
 800329a:	0005      	movs	r5, r0
 800329c:	001f      	movs	r7, r3
 800329e:	2b0c      	cmp	r3, #12
 80032a0:	d234      	bcs.n	800330c <_malloc_r+0x7c>
 80032a2:	270c      	movs	r7, #12
 80032a4:	42b9      	cmp	r1, r7
 80032a6:	d833      	bhi.n	8003310 <_malloc_r+0x80>
 80032a8:	0028      	movs	r0, r5
 80032aa:	f000 f871 	bl	8003390 <__malloc_lock>
 80032ae:	4e37      	ldr	r6, [pc, #220]	@ (800338c <_malloc_r+0xfc>)
 80032b0:	6833      	ldr	r3, [r6, #0]
 80032b2:	001c      	movs	r4, r3
 80032b4:	2c00      	cmp	r4, #0
 80032b6:	d12f      	bne.n	8003318 <_malloc_r+0x88>
 80032b8:	0039      	movs	r1, r7
 80032ba:	0028      	movs	r0, r5
 80032bc:	f7ff ffc6 	bl	800324c <sbrk_aligned>
 80032c0:	0004      	movs	r4, r0
 80032c2:	1c43      	adds	r3, r0, #1
 80032c4:	d15f      	bne.n	8003386 <_malloc_r+0xf6>
 80032c6:	6834      	ldr	r4, [r6, #0]
 80032c8:	9400      	str	r4, [sp, #0]
 80032ca:	9b00      	ldr	r3, [sp, #0]
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d14a      	bne.n	8003366 <_malloc_r+0xd6>
 80032d0:	2c00      	cmp	r4, #0
 80032d2:	d052      	beq.n	800337a <_malloc_r+0xea>
 80032d4:	6823      	ldr	r3, [r4, #0]
 80032d6:	0028      	movs	r0, r5
 80032d8:	18e3      	adds	r3, r4, r3
 80032da:	9900      	ldr	r1, [sp, #0]
 80032dc:	9301      	str	r3, [sp, #4]
 80032de:	f000 fc69 	bl	8003bb4 <_sbrk_r>
 80032e2:	9b01      	ldr	r3, [sp, #4]
 80032e4:	4283      	cmp	r3, r0
 80032e6:	d148      	bne.n	800337a <_malloc_r+0xea>
 80032e8:	6823      	ldr	r3, [r4, #0]
 80032ea:	0028      	movs	r0, r5
 80032ec:	1aff      	subs	r7, r7, r3
 80032ee:	0039      	movs	r1, r7
 80032f0:	f7ff ffac 	bl	800324c <sbrk_aligned>
 80032f4:	3001      	adds	r0, #1
 80032f6:	d040      	beq.n	800337a <_malloc_r+0xea>
 80032f8:	6823      	ldr	r3, [r4, #0]
 80032fa:	19db      	adds	r3, r3, r7
 80032fc:	6023      	str	r3, [r4, #0]
 80032fe:	6833      	ldr	r3, [r6, #0]
 8003300:	685a      	ldr	r2, [r3, #4]
 8003302:	2a00      	cmp	r2, #0
 8003304:	d133      	bne.n	800336e <_malloc_r+0xde>
 8003306:	9b00      	ldr	r3, [sp, #0]
 8003308:	6033      	str	r3, [r6, #0]
 800330a:	e019      	b.n	8003340 <_malloc_r+0xb0>
 800330c:	2b00      	cmp	r3, #0
 800330e:	dac9      	bge.n	80032a4 <_malloc_r+0x14>
 8003310:	230c      	movs	r3, #12
 8003312:	602b      	str	r3, [r5, #0]
 8003314:	2000      	movs	r0, #0
 8003316:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003318:	6821      	ldr	r1, [r4, #0]
 800331a:	1bc9      	subs	r1, r1, r7
 800331c:	d420      	bmi.n	8003360 <_malloc_r+0xd0>
 800331e:	290b      	cmp	r1, #11
 8003320:	d90a      	bls.n	8003338 <_malloc_r+0xa8>
 8003322:	19e2      	adds	r2, r4, r7
 8003324:	6027      	str	r7, [r4, #0]
 8003326:	42a3      	cmp	r3, r4
 8003328:	d104      	bne.n	8003334 <_malloc_r+0xa4>
 800332a:	6032      	str	r2, [r6, #0]
 800332c:	6863      	ldr	r3, [r4, #4]
 800332e:	6011      	str	r1, [r2, #0]
 8003330:	6053      	str	r3, [r2, #4]
 8003332:	e005      	b.n	8003340 <_malloc_r+0xb0>
 8003334:	605a      	str	r2, [r3, #4]
 8003336:	e7f9      	b.n	800332c <_malloc_r+0x9c>
 8003338:	6862      	ldr	r2, [r4, #4]
 800333a:	42a3      	cmp	r3, r4
 800333c:	d10e      	bne.n	800335c <_malloc_r+0xcc>
 800333e:	6032      	str	r2, [r6, #0]
 8003340:	0028      	movs	r0, r5
 8003342:	f000 f82d 	bl	80033a0 <__malloc_unlock>
 8003346:	0020      	movs	r0, r4
 8003348:	2207      	movs	r2, #7
 800334a:	300b      	adds	r0, #11
 800334c:	1d23      	adds	r3, r4, #4
 800334e:	4390      	bics	r0, r2
 8003350:	1ac2      	subs	r2, r0, r3
 8003352:	4298      	cmp	r0, r3
 8003354:	d0df      	beq.n	8003316 <_malloc_r+0x86>
 8003356:	1a1b      	subs	r3, r3, r0
 8003358:	50a3      	str	r3, [r4, r2]
 800335a:	e7dc      	b.n	8003316 <_malloc_r+0x86>
 800335c:	605a      	str	r2, [r3, #4]
 800335e:	e7ef      	b.n	8003340 <_malloc_r+0xb0>
 8003360:	0023      	movs	r3, r4
 8003362:	6864      	ldr	r4, [r4, #4]
 8003364:	e7a6      	b.n	80032b4 <_malloc_r+0x24>
 8003366:	9c00      	ldr	r4, [sp, #0]
 8003368:	6863      	ldr	r3, [r4, #4]
 800336a:	9300      	str	r3, [sp, #0]
 800336c:	e7ad      	b.n	80032ca <_malloc_r+0x3a>
 800336e:	001a      	movs	r2, r3
 8003370:	685b      	ldr	r3, [r3, #4]
 8003372:	42a3      	cmp	r3, r4
 8003374:	d1fb      	bne.n	800336e <_malloc_r+0xde>
 8003376:	2300      	movs	r3, #0
 8003378:	e7da      	b.n	8003330 <_malloc_r+0xa0>
 800337a:	230c      	movs	r3, #12
 800337c:	0028      	movs	r0, r5
 800337e:	602b      	str	r3, [r5, #0]
 8003380:	f000 f80e 	bl	80033a0 <__malloc_unlock>
 8003384:	e7c6      	b.n	8003314 <_malloc_r+0x84>
 8003386:	6007      	str	r7, [r0, #0]
 8003388:	e7da      	b.n	8003340 <_malloc_r+0xb0>
 800338a:	46c0      	nop			@ (mov r8, r8)
 800338c:	200004d0 	.word	0x200004d0

08003390 <__malloc_lock>:
 8003390:	b510      	push	{r4, lr}
 8003392:	4802      	ldr	r0, [pc, #8]	@ (800339c <__malloc_lock+0xc>)
 8003394:	f7ff ff05 	bl	80031a2 <__retarget_lock_acquire_recursive>
 8003398:	bd10      	pop	{r4, pc}
 800339a:	46c0      	nop			@ (mov r8, r8)
 800339c:	200004c8 	.word	0x200004c8

080033a0 <__malloc_unlock>:
 80033a0:	b510      	push	{r4, lr}
 80033a2:	4802      	ldr	r0, [pc, #8]	@ (80033ac <__malloc_unlock+0xc>)
 80033a4:	f7ff fefe 	bl	80031a4 <__retarget_lock_release_recursive>
 80033a8:	bd10      	pop	{r4, pc}
 80033aa:	46c0      	nop			@ (mov r8, r8)
 80033ac:	200004c8 	.word	0x200004c8

080033b0 <__sfputc_r>:
 80033b0:	6893      	ldr	r3, [r2, #8]
 80033b2:	b510      	push	{r4, lr}
 80033b4:	3b01      	subs	r3, #1
 80033b6:	6093      	str	r3, [r2, #8]
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	da04      	bge.n	80033c6 <__sfputc_r+0x16>
 80033bc:	6994      	ldr	r4, [r2, #24]
 80033be:	42a3      	cmp	r3, r4
 80033c0:	db07      	blt.n	80033d2 <__sfputc_r+0x22>
 80033c2:	290a      	cmp	r1, #10
 80033c4:	d005      	beq.n	80033d2 <__sfputc_r+0x22>
 80033c6:	6813      	ldr	r3, [r2, #0]
 80033c8:	1c58      	adds	r0, r3, #1
 80033ca:	6010      	str	r0, [r2, #0]
 80033cc:	7019      	strb	r1, [r3, #0]
 80033ce:	0008      	movs	r0, r1
 80033d0:	bd10      	pop	{r4, pc}
 80033d2:	f7ff fdc5 	bl	8002f60 <__swbuf_r>
 80033d6:	0001      	movs	r1, r0
 80033d8:	e7f9      	b.n	80033ce <__sfputc_r+0x1e>

080033da <__sfputs_r>:
 80033da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033dc:	0006      	movs	r6, r0
 80033de:	000f      	movs	r7, r1
 80033e0:	0014      	movs	r4, r2
 80033e2:	18d5      	adds	r5, r2, r3
 80033e4:	42ac      	cmp	r4, r5
 80033e6:	d101      	bne.n	80033ec <__sfputs_r+0x12>
 80033e8:	2000      	movs	r0, #0
 80033ea:	e007      	b.n	80033fc <__sfputs_r+0x22>
 80033ec:	7821      	ldrb	r1, [r4, #0]
 80033ee:	003a      	movs	r2, r7
 80033f0:	0030      	movs	r0, r6
 80033f2:	f7ff ffdd 	bl	80033b0 <__sfputc_r>
 80033f6:	3401      	adds	r4, #1
 80033f8:	1c43      	adds	r3, r0, #1
 80033fa:	d1f3      	bne.n	80033e4 <__sfputs_r+0xa>
 80033fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003400 <_vfiprintf_r>:
 8003400:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003402:	b0a1      	sub	sp, #132	@ 0x84
 8003404:	000f      	movs	r7, r1
 8003406:	0015      	movs	r5, r2
 8003408:	001e      	movs	r6, r3
 800340a:	9003      	str	r0, [sp, #12]
 800340c:	2800      	cmp	r0, #0
 800340e:	d004      	beq.n	800341a <_vfiprintf_r+0x1a>
 8003410:	6a03      	ldr	r3, [r0, #32]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d101      	bne.n	800341a <_vfiprintf_r+0x1a>
 8003416:	f7ff fcb3 	bl	8002d80 <__sinit>
 800341a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800341c:	07db      	lsls	r3, r3, #31
 800341e:	d405      	bmi.n	800342c <_vfiprintf_r+0x2c>
 8003420:	89bb      	ldrh	r3, [r7, #12]
 8003422:	059b      	lsls	r3, r3, #22
 8003424:	d402      	bmi.n	800342c <_vfiprintf_r+0x2c>
 8003426:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8003428:	f7ff febb 	bl	80031a2 <__retarget_lock_acquire_recursive>
 800342c:	89bb      	ldrh	r3, [r7, #12]
 800342e:	071b      	lsls	r3, r3, #28
 8003430:	d502      	bpl.n	8003438 <_vfiprintf_r+0x38>
 8003432:	693b      	ldr	r3, [r7, #16]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d113      	bne.n	8003460 <_vfiprintf_r+0x60>
 8003438:	0039      	movs	r1, r7
 800343a:	9803      	ldr	r0, [sp, #12]
 800343c:	f7ff fdd2 	bl	8002fe4 <__swsetup_r>
 8003440:	2800      	cmp	r0, #0
 8003442:	d00d      	beq.n	8003460 <_vfiprintf_r+0x60>
 8003444:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003446:	07db      	lsls	r3, r3, #31
 8003448:	d503      	bpl.n	8003452 <_vfiprintf_r+0x52>
 800344a:	2001      	movs	r0, #1
 800344c:	4240      	negs	r0, r0
 800344e:	b021      	add	sp, #132	@ 0x84
 8003450:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003452:	89bb      	ldrh	r3, [r7, #12]
 8003454:	059b      	lsls	r3, r3, #22
 8003456:	d4f8      	bmi.n	800344a <_vfiprintf_r+0x4a>
 8003458:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800345a:	f7ff fea3 	bl	80031a4 <__retarget_lock_release_recursive>
 800345e:	e7f4      	b.n	800344a <_vfiprintf_r+0x4a>
 8003460:	2300      	movs	r3, #0
 8003462:	ac08      	add	r4, sp, #32
 8003464:	6163      	str	r3, [r4, #20]
 8003466:	3320      	adds	r3, #32
 8003468:	7663      	strb	r3, [r4, #25]
 800346a:	3310      	adds	r3, #16
 800346c:	76a3      	strb	r3, [r4, #26]
 800346e:	9607      	str	r6, [sp, #28]
 8003470:	002e      	movs	r6, r5
 8003472:	7833      	ldrb	r3, [r6, #0]
 8003474:	2b00      	cmp	r3, #0
 8003476:	d001      	beq.n	800347c <_vfiprintf_r+0x7c>
 8003478:	2b25      	cmp	r3, #37	@ 0x25
 800347a:	d148      	bne.n	800350e <_vfiprintf_r+0x10e>
 800347c:	1b73      	subs	r3, r6, r5
 800347e:	9305      	str	r3, [sp, #20]
 8003480:	42ae      	cmp	r6, r5
 8003482:	d00b      	beq.n	800349c <_vfiprintf_r+0x9c>
 8003484:	002a      	movs	r2, r5
 8003486:	0039      	movs	r1, r7
 8003488:	9803      	ldr	r0, [sp, #12]
 800348a:	f7ff ffa6 	bl	80033da <__sfputs_r>
 800348e:	3001      	adds	r0, #1
 8003490:	d100      	bne.n	8003494 <_vfiprintf_r+0x94>
 8003492:	e0ae      	b.n	80035f2 <_vfiprintf_r+0x1f2>
 8003494:	6963      	ldr	r3, [r4, #20]
 8003496:	9a05      	ldr	r2, [sp, #20]
 8003498:	189b      	adds	r3, r3, r2
 800349a:	6163      	str	r3, [r4, #20]
 800349c:	7833      	ldrb	r3, [r6, #0]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d100      	bne.n	80034a4 <_vfiprintf_r+0xa4>
 80034a2:	e0a6      	b.n	80035f2 <_vfiprintf_r+0x1f2>
 80034a4:	2201      	movs	r2, #1
 80034a6:	2300      	movs	r3, #0
 80034a8:	4252      	negs	r2, r2
 80034aa:	6062      	str	r2, [r4, #4]
 80034ac:	a904      	add	r1, sp, #16
 80034ae:	3254      	adds	r2, #84	@ 0x54
 80034b0:	1852      	adds	r2, r2, r1
 80034b2:	1c75      	adds	r5, r6, #1
 80034b4:	6023      	str	r3, [r4, #0]
 80034b6:	60e3      	str	r3, [r4, #12]
 80034b8:	60a3      	str	r3, [r4, #8]
 80034ba:	7013      	strb	r3, [r2, #0]
 80034bc:	65a3      	str	r3, [r4, #88]	@ 0x58
 80034be:	4b59      	ldr	r3, [pc, #356]	@ (8003624 <_vfiprintf_r+0x224>)
 80034c0:	2205      	movs	r2, #5
 80034c2:	0018      	movs	r0, r3
 80034c4:	7829      	ldrb	r1, [r5, #0]
 80034c6:	9305      	str	r3, [sp, #20]
 80034c8:	f000 fb86 	bl	8003bd8 <memchr>
 80034cc:	1c6e      	adds	r6, r5, #1
 80034ce:	2800      	cmp	r0, #0
 80034d0:	d11f      	bne.n	8003512 <_vfiprintf_r+0x112>
 80034d2:	6822      	ldr	r2, [r4, #0]
 80034d4:	06d3      	lsls	r3, r2, #27
 80034d6:	d504      	bpl.n	80034e2 <_vfiprintf_r+0xe2>
 80034d8:	2353      	movs	r3, #83	@ 0x53
 80034da:	a904      	add	r1, sp, #16
 80034dc:	185b      	adds	r3, r3, r1
 80034de:	2120      	movs	r1, #32
 80034e0:	7019      	strb	r1, [r3, #0]
 80034e2:	0713      	lsls	r3, r2, #28
 80034e4:	d504      	bpl.n	80034f0 <_vfiprintf_r+0xf0>
 80034e6:	2353      	movs	r3, #83	@ 0x53
 80034e8:	a904      	add	r1, sp, #16
 80034ea:	185b      	adds	r3, r3, r1
 80034ec:	212b      	movs	r1, #43	@ 0x2b
 80034ee:	7019      	strb	r1, [r3, #0]
 80034f0:	782b      	ldrb	r3, [r5, #0]
 80034f2:	2b2a      	cmp	r3, #42	@ 0x2a
 80034f4:	d016      	beq.n	8003524 <_vfiprintf_r+0x124>
 80034f6:	002e      	movs	r6, r5
 80034f8:	2100      	movs	r1, #0
 80034fa:	200a      	movs	r0, #10
 80034fc:	68e3      	ldr	r3, [r4, #12]
 80034fe:	7832      	ldrb	r2, [r6, #0]
 8003500:	1c75      	adds	r5, r6, #1
 8003502:	3a30      	subs	r2, #48	@ 0x30
 8003504:	2a09      	cmp	r2, #9
 8003506:	d950      	bls.n	80035aa <_vfiprintf_r+0x1aa>
 8003508:	2900      	cmp	r1, #0
 800350a:	d111      	bne.n	8003530 <_vfiprintf_r+0x130>
 800350c:	e017      	b.n	800353e <_vfiprintf_r+0x13e>
 800350e:	3601      	adds	r6, #1
 8003510:	e7af      	b.n	8003472 <_vfiprintf_r+0x72>
 8003512:	9b05      	ldr	r3, [sp, #20]
 8003514:	6822      	ldr	r2, [r4, #0]
 8003516:	1ac0      	subs	r0, r0, r3
 8003518:	2301      	movs	r3, #1
 800351a:	4083      	lsls	r3, r0
 800351c:	4313      	orrs	r3, r2
 800351e:	0035      	movs	r5, r6
 8003520:	6023      	str	r3, [r4, #0]
 8003522:	e7cc      	b.n	80034be <_vfiprintf_r+0xbe>
 8003524:	9b07      	ldr	r3, [sp, #28]
 8003526:	1d19      	adds	r1, r3, #4
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	9107      	str	r1, [sp, #28]
 800352c:	2b00      	cmp	r3, #0
 800352e:	db01      	blt.n	8003534 <_vfiprintf_r+0x134>
 8003530:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003532:	e004      	b.n	800353e <_vfiprintf_r+0x13e>
 8003534:	425b      	negs	r3, r3
 8003536:	60e3      	str	r3, [r4, #12]
 8003538:	2302      	movs	r3, #2
 800353a:	4313      	orrs	r3, r2
 800353c:	6023      	str	r3, [r4, #0]
 800353e:	7833      	ldrb	r3, [r6, #0]
 8003540:	2b2e      	cmp	r3, #46	@ 0x2e
 8003542:	d10c      	bne.n	800355e <_vfiprintf_r+0x15e>
 8003544:	7873      	ldrb	r3, [r6, #1]
 8003546:	2b2a      	cmp	r3, #42	@ 0x2a
 8003548:	d134      	bne.n	80035b4 <_vfiprintf_r+0x1b4>
 800354a:	9b07      	ldr	r3, [sp, #28]
 800354c:	3602      	adds	r6, #2
 800354e:	1d1a      	adds	r2, r3, #4
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	9207      	str	r2, [sp, #28]
 8003554:	2b00      	cmp	r3, #0
 8003556:	da01      	bge.n	800355c <_vfiprintf_r+0x15c>
 8003558:	2301      	movs	r3, #1
 800355a:	425b      	negs	r3, r3
 800355c:	9309      	str	r3, [sp, #36]	@ 0x24
 800355e:	4d32      	ldr	r5, [pc, #200]	@ (8003628 <_vfiprintf_r+0x228>)
 8003560:	2203      	movs	r2, #3
 8003562:	0028      	movs	r0, r5
 8003564:	7831      	ldrb	r1, [r6, #0]
 8003566:	f000 fb37 	bl	8003bd8 <memchr>
 800356a:	2800      	cmp	r0, #0
 800356c:	d006      	beq.n	800357c <_vfiprintf_r+0x17c>
 800356e:	2340      	movs	r3, #64	@ 0x40
 8003570:	1b40      	subs	r0, r0, r5
 8003572:	4083      	lsls	r3, r0
 8003574:	6822      	ldr	r2, [r4, #0]
 8003576:	3601      	adds	r6, #1
 8003578:	4313      	orrs	r3, r2
 800357a:	6023      	str	r3, [r4, #0]
 800357c:	7831      	ldrb	r1, [r6, #0]
 800357e:	2206      	movs	r2, #6
 8003580:	482a      	ldr	r0, [pc, #168]	@ (800362c <_vfiprintf_r+0x22c>)
 8003582:	1c75      	adds	r5, r6, #1
 8003584:	7621      	strb	r1, [r4, #24]
 8003586:	f000 fb27 	bl	8003bd8 <memchr>
 800358a:	2800      	cmp	r0, #0
 800358c:	d040      	beq.n	8003610 <_vfiprintf_r+0x210>
 800358e:	4b28      	ldr	r3, [pc, #160]	@ (8003630 <_vfiprintf_r+0x230>)
 8003590:	2b00      	cmp	r3, #0
 8003592:	d122      	bne.n	80035da <_vfiprintf_r+0x1da>
 8003594:	2207      	movs	r2, #7
 8003596:	9b07      	ldr	r3, [sp, #28]
 8003598:	3307      	adds	r3, #7
 800359a:	4393      	bics	r3, r2
 800359c:	3308      	adds	r3, #8
 800359e:	9307      	str	r3, [sp, #28]
 80035a0:	6963      	ldr	r3, [r4, #20]
 80035a2:	9a04      	ldr	r2, [sp, #16]
 80035a4:	189b      	adds	r3, r3, r2
 80035a6:	6163      	str	r3, [r4, #20]
 80035a8:	e762      	b.n	8003470 <_vfiprintf_r+0x70>
 80035aa:	4343      	muls	r3, r0
 80035ac:	002e      	movs	r6, r5
 80035ae:	2101      	movs	r1, #1
 80035b0:	189b      	adds	r3, r3, r2
 80035b2:	e7a4      	b.n	80034fe <_vfiprintf_r+0xfe>
 80035b4:	2300      	movs	r3, #0
 80035b6:	200a      	movs	r0, #10
 80035b8:	0019      	movs	r1, r3
 80035ba:	3601      	adds	r6, #1
 80035bc:	6063      	str	r3, [r4, #4]
 80035be:	7832      	ldrb	r2, [r6, #0]
 80035c0:	1c75      	adds	r5, r6, #1
 80035c2:	3a30      	subs	r2, #48	@ 0x30
 80035c4:	2a09      	cmp	r2, #9
 80035c6:	d903      	bls.n	80035d0 <_vfiprintf_r+0x1d0>
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d0c8      	beq.n	800355e <_vfiprintf_r+0x15e>
 80035cc:	9109      	str	r1, [sp, #36]	@ 0x24
 80035ce:	e7c6      	b.n	800355e <_vfiprintf_r+0x15e>
 80035d0:	4341      	muls	r1, r0
 80035d2:	002e      	movs	r6, r5
 80035d4:	2301      	movs	r3, #1
 80035d6:	1889      	adds	r1, r1, r2
 80035d8:	e7f1      	b.n	80035be <_vfiprintf_r+0x1be>
 80035da:	aa07      	add	r2, sp, #28
 80035dc:	9200      	str	r2, [sp, #0]
 80035de:	0021      	movs	r1, r4
 80035e0:	003a      	movs	r2, r7
 80035e2:	4b14      	ldr	r3, [pc, #80]	@ (8003634 <_vfiprintf_r+0x234>)
 80035e4:	9803      	ldr	r0, [sp, #12]
 80035e6:	e000      	b.n	80035ea <_vfiprintf_r+0x1ea>
 80035e8:	bf00      	nop
 80035ea:	9004      	str	r0, [sp, #16]
 80035ec:	9b04      	ldr	r3, [sp, #16]
 80035ee:	3301      	adds	r3, #1
 80035f0:	d1d6      	bne.n	80035a0 <_vfiprintf_r+0x1a0>
 80035f2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80035f4:	07db      	lsls	r3, r3, #31
 80035f6:	d405      	bmi.n	8003604 <_vfiprintf_r+0x204>
 80035f8:	89bb      	ldrh	r3, [r7, #12]
 80035fa:	059b      	lsls	r3, r3, #22
 80035fc:	d402      	bmi.n	8003604 <_vfiprintf_r+0x204>
 80035fe:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8003600:	f7ff fdd0 	bl	80031a4 <__retarget_lock_release_recursive>
 8003604:	89bb      	ldrh	r3, [r7, #12]
 8003606:	065b      	lsls	r3, r3, #25
 8003608:	d500      	bpl.n	800360c <_vfiprintf_r+0x20c>
 800360a:	e71e      	b.n	800344a <_vfiprintf_r+0x4a>
 800360c:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800360e:	e71e      	b.n	800344e <_vfiprintf_r+0x4e>
 8003610:	aa07      	add	r2, sp, #28
 8003612:	9200      	str	r2, [sp, #0]
 8003614:	0021      	movs	r1, r4
 8003616:	003a      	movs	r2, r7
 8003618:	4b06      	ldr	r3, [pc, #24]	@ (8003634 <_vfiprintf_r+0x234>)
 800361a:	9803      	ldr	r0, [sp, #12]
 800361c:	f000 f87c 	bl	8003718 <_printf_i>
 8003620:	e7e3      	b.n	80035ea <_vfiprintf_r+0x1ea>
 8003622:	46c0      	nop			@ (mov r8, r8)
 8003624:	08003cc0 	.word	0x08003cc0
 8003628:	08003cc6 	.word	0x08003cc6
 800362c:	08003cca 	.word	0x08003cca
 8003630:	00000000 	.word	0x00000000
 8003634:	080033db 	.word	0x080033db

08003638 <_printf_common>:
 8003638:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800363a:	0016      	movs	r6, r2
 800363c:	9301      	str	r3, [sp, #4]
 800363e:	688a      	ldr	r2, [r1, #8]
 8003640:	690b      	ldr	r3, [r1, #16]
 8003642:	000c      	movs	r4, r1
 8003644:	9000      	str	r0, [sp, #0]
 8003646:	4293      	cmp	r3, r2
 8003648:	da00      	bge.n	800364c <_printf_common+0x14>
 800364a:	0013      	movs	r3, r2
 800364c:	0022      	movs	r2, r4
 800364e:	6033      	str	r3, [r6, #0]
 8003650:	3243      	adds	r2, #67	@ 0x43
 8003652:	7812      	ldrb	r2, [r2, #0]
 8003654:	2a00      	cmp	r2, #0
 8003656:	d001      	beq.n	800365c <_printf_common+0x24>
 8003658:	3301      	adds	r3, #1
 800365a:	6033      	str	r3, [r6, #0]
 800365c:	6823      	ldr	r3, [r4, #0]
 800365e:	069b      	lsls	r3, r3, #26
 8003660:	d502      	bpl.n	8003668 <_printf_common+0x30>
 8003662:	6833      	ldr	r3, [r6, #0]
 8003664:	3302      	adds	r3, #2
 8003666:	6033      	str	r3, [r6, #0]
 8003668:	6822      	ldr	r2, [r4, #0]
 800366a:	2306      	movs	r3, #6
 800366c:	0015      	movs	r5, r2
 800366e:	401d      	ands	r5, r3
 8003670:	421a      	tst	r2, r3
 8003672:	d027      	beq.n	80036c4 <_printf_common+0x8c>
 8003674:	0023      	movs	r3, r4
 8003676:	3343      	adds	r3, #67	@ 0x43
 8003678:	781b      	ldrb	r3, [r3, #0]
 800367a:	1e5a      	subs	r2, r3, #1
 800367c:	4193      	sbcs	r3, r2
 800367e:	6822      	ldr	r2, [r4, #0]
 8003680:	0692      	lsls	r2, r2, #26
 8003682:	d430      	bmi.n	80036e6 <_printf_common+0xae>
 8003684:	0022      	movs	r2, r4
 8003686:	9901      	ldr	r1, [sp, #4]
 8003688:	9800      	ldr	r0, [sp, #0]
 800368a:	9d08      	ldr	r5, [sp, #32]
 800368c:	3243      	adds	r2, #67	@ 0x43
 800368e:	47a8      	blx	r5
 8003690:	3001      	adds	r0, #1
 8003692:	d025      	beq.n	80036e0 <_printf_common+0xa8>
 8003694:	2206      	movs	r2, #6
 8003696:	6823      	ldr	r3, [r4, #0]
 8003698:	2500      	movs	r5, #0
 800369a:	4013      	ands	r3, r2
 800369c:	2b04      	cmp	r3, #4
 800369e:	d105      	bne.n	80036ac <_printf_common+0x74>
 80036a0:	6833      	ldr	r3, [r6, #0]
 80036a2:	68e5      	ldr	r5, [r4, #12]
 80036a4:	1aed      	subs	r5, r5, r3
 80036a6:	43eb      	mvns	r3, r5
 80036a8:	17db      	asrs	r3, r3, #31
 80036aa:	401d      	ands	r5, r3
 80036ac:	68a3      	ldr	r3, [r4, #8]
 80036ae:	6922      	ldr	r2, [r4, #16]
 80036b0:	4293      	cmp	r3, r2
 80036b2:	dd01      	ble.n	80036b8 <_printf_common+0x80>
 80036b4:	1a9b      	subs	r3, r3, r2
 80036b6:	18ed      	adds	r5, r5, r3
 80036b8:	2600      	movs	r6, #0
 80036ba:	42b5      	cmp	r5, r6
 80036bc:	d120      	bne.n	8003700 <_printf_common+0xc8>
 80036be:	2000      	movs	r0, #0
 80036c0:	e010      	b.n	80036e4 <_printf_common+0xac>
 80036c2:	3501      	adds	r5, #1
 80036c4:	68e3      	ldr	r3, [r4, #12]
 80036c6:	6832      	ldr	r2, [r6, #0]
 80036c8:	1a9b      	subs	r3, r3, r2
 80036ca:	42ab      	cmp	r3, r5
 80036cc:	ddd2      	ble.n	8003674 <_printf_common+0x3c>
 80036ce:	0022      	movs	r2, r4
 80036d0:	2301      	movs	r3, #1
 80036d2:	9901      	ldr	r1, [sp, #4]
 80036d4:	9800      	ldr	r0, [sp, #0]
 80036d6:	9f08      	ldr	r7, [sp, #32]
 80036d8:	3219      	adds	r2, #25
 80036da:	47b8      	blx	r7
 80036dc:	3001      	adds	r0, #1
 80036de:	d1f0      	bne.n	80036c2 <_printf_common+0x8a>
 80036e0:	2001      	movs	r0, #1
 80036e2:	4240      	negs	r0, r0
 80036e4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80036e6:	2030      	movs	r0, #48	@ 0x30
 80036e8:	18e1      	adds	r1, r4, r3
 80036ea:	3143      	adds	r1, #67	@ 0x43
 80036ec:	7008      	strb	r0, [r1, #0]
 80036ee:	0021      	movs	r1, r4
 80036f0:	1c5a      	adds	r2, r3, #1
 80036f2:	3145      	adds	r1, #69	@ 0x45
 80036f4:	7809      	ldrb	r1, [r1, #0]
 80036f6:	18a2      	adds	r2, r4, r2
 80036f8:	3243      	adds	r2, #67	@ 0x43
 80036fa:	3302      	adds	r3, #2
 80036fc:	7011      	strb	r1, [r2, #0]
 80036fe:	e7c1      	b.n	8003684 <_printf_common+0x4c>
 8003700:	0022      	movs	r2, r4
 8003702:	2301      	movs	r3, #1
 8003704:	9901      	ldr	r1, [sp, #4]
 8003706:	9800      	ldr	r0, [sp, #0]
 8003708:	9f08      	ldr	r7, [sp, #32]
 800370a:	321a      	adds	r2, #26
 800370c:	47b8      	blx	r7
 800370e:	3001      	adds	r0, #1
 8003710:	d0e6      	beq.n	80036e0 <_printf_common+0xa8>
 8003712:	3601      	adds	r6, #1
 8003714:	e7d1      	b.n	80036ba <_printf_common+0x82>
	...

08003718 <_printf_i>:
 8003718:	b5f0      	push	{r4, r5, r6, r7, lr}
 800371a:	b08b      	sub	sp, #44	@ 0x2c
 800371c:	9206      	str	r2, [sp, #24]
 800371e:	000a      	movs	r2, r1
 8003720:	3243      	adds	r2, #67	@ 0x43
 8003722:	9307      	str	r3, [sp, #28]
 8003724:	9005      	str	r0, [sp, #20]
 8003726:	9203      	str	r2, [sp, #12]
 8003728:	7e0a      	ldrb	r2, [r1, #24]
 800372a:	000c      	movs	r4, r1
 800372c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800372e:	2a78      	cmp	r2, #120	@ 0x78
 8003730:	d809      	bhi.n	8003746 <_printf_i+0x2e>
 8003732:	2a62      	cmp	r2, #98	@ 0x62
 8003734:	d80b      	bhi.n	800374e <_printf_i+0x36>
 8003736:	2a00      	cmp	r2, #0
 8003738:	d100      	bne.n	800373c <_printf_i+0x24>
 800373a:	e0ba      	b.n	80038b2 <_printf_i+0x19a>
 800373c:	497a      	ldr	r1, [pc, #488]	@ (8003928 <_printf_i+0x210>)
 800373e:	9104      	str	r1, [sp, #16]
 8003740:	2a58      	cmp	r2, #88	@ 0x58
 8003742:	d100      	bne.n	8003746 <_printf_i+0x2e>
 8003744:	e08e      	b.n	8003864 <_printf_i+0x14c>
 8003746:	0025      	movs	r5, r4
 8003748:	3542      	adds	r5, #66	@ 0x42
 800374a:	702a      	strb	r2, [r5, #0]
 800374c:	e022      	b.n	8003794 <_printf_i+0x7c>
 800374e:	0010      	movs	r0, r2
 8003750:	3863      	subs	r0, #99	@ 0x63
 8003752:	2815      	cmp	r0, #21
 8003754:	d8f7      	bhi.n	8003746 <_printf_i+0x2e>
 8003756:	f7fc fcd7 	bl	8000108 <__gnu_thumb1_case_shi>
 800375a:	0016      	.short	0x0016
 800375c:	fff6001f 	.word	0xfff6001f
 8003760:	fff6fff6 	.word	0xfff6fff6
 8003764:	001ffff6 	.word	0x001ffff6
 8003768:	fff6fff6 	.word	0xfff6fff6
 800376c:	fff6fff6 	.word	0xfff6fff6
 8003770:	0036009f 	.word	0x0036009f
 8003774:	fff6007e 	.word	0xfff6007e
 8003778:	00b0fff6 	.word	0x00b0fff6
 800377c:	0036fff6 	.word	0x0036fff6
 8003780:	fff6fff6 	.word	0xfff6fff6
 8003784:	0082      	.short	0x0082
 8003786:	0025      	movs	r5, r4
 8003788:	681a      	ldr	r2, [r3, #0]
 800378a:	3542      	adds	r5, #66	@ 0x42
 800378c:	1d11      	adds	r1, r2, #4
 800378e:	6019      	str	r1, [r3, #0]
 8003790:	6813      	ldr	r3, [r2, #0]
 8003792:	702b      	strb	r3, [r5, #0]
 8003794:	2301      	movs	r3, #1
 8003796:	e09e      	b.n	80038d6 <_printf_i+0x1be>
 8003798:	6818      	ldr	r0, [r3, #0]
 800379a:	6809      	ldr	r1, [r1, #0]
 800379c:	1d02      	adds	r2, r0, #4
 800379e:	060d      	lsls	r5, r1, #24
 80037a0:	d50b      	bpl.n	80037ba <_printf_i+0xa2>
 80037a2:	6806      	ldr	r6, [r0, #0]
 80037a4:	601a      	str	r2, [r3, #0]
 80037a6:	2e00      	cmp	r6, #0
 80037a8:	da03      	bge.n	80037b2 <_printf_i+0x9a>
 80037aa:	232d      	movs	r3, #45	@ 0x2d
 80037ac:	9a03      	ldr	r2, [sp, #12]
 80037ae:	4276      	negs	r6, r6
 80037b0:	7013      	strb	r3, [r2, #0]
 80037b2:	4b5d      	ldr	r3, [pc, #372]	@ (8003928 <_printf_i+0x210>)
 80037b4:	270a      	movs	r7, #10
 80037b6:	9304      	str	r3, [sp, #16]
 80037b8:	e018      	b.n	80037ec <_printf_i+0xd4>
 80037ba:	6806      	ldr	r6, [r0, #0]
 80037bc:	601a      	str	r2, [r3, #0]
 80037be:	0649      	lsls	r1, r1, #25
 80037c0:	d5f1      	bpl.n	80037a6 <_printf_i+0x8e>
 80037c2:	b236      	sxth	r6, r6
 80037c4:	e7ef      	b.n	80037a6 <_printf_i+0x8e>
 80037c6:	6808      	ldr	r0, [r1, #0]
 80037c8:	6819      	ldr	r1, [r3, #0]
 80037ca:	c940      	ldmia	r1!, {r6}
 80037cc:	0605      	lsls	r5, r0, #24
 80037ce:	d402      	bmi.n	80037d6 <_printf_i+0xbe>
 80037d0:	0640      	lsls	r0, r0, #25
 80037d2:	d500      	bpl.n	80037d6 <_printf_i+0xbe>
 80037d4:	b2b6      	uxth	r6, r6
 80037d6:	6019      	str	r1, [r3, #0]
 80037d8:	4b53      	ldr	r3, [pc, #332]	@ (8003928 <_printf_i+0x210>)
 80037da:	270a      	movs	r7, #10
 80037dc:	9304      	str	r3, [sp, #16]
 80037de:	2a6f      	cmp	r2, #111	@ 0x6f
 80037e0:	d100      	bne.n	80037e4 <_printf_i+0xcc>
 80037e2:	3f02      	subs	r7, #2
 80037e4:	0023      	movs	r3, r4
 80037e6:	2200      	movs	r2, #0
 80037e8:	3343      	adds	r3, #67	@ 0x43
 80037ea:	701a      	strb	r2, [r3, #0]
 80037ec:	6863      	ldr	r3, [r4, #4]
 80037ee:	60a3      	str	r3, [r4, #8]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	db06      	blt.n	8003802 <_printf_i+0xea>
 80037f4:	2104      	movs	r1, #4
 80037f6:	6822      	ldr	r2, [r4, #0]
 80037f8:	9d03      	ldr	r5, [sp, #12]
 80037fa:	438a      	bics	r2, r1
 80037fc:	6022      	str	r2, [r4, #0]
 80037fe:	4333      	orrs	r3, r6
 8003800:	d00c      	beq.n	800381c <_printf_i+0x104>
 8003802:	9d03      	ldr	r5, [sp, #12]
 8003804:	0030      	movs	r0, r6
 8003806:	0039      	movs	r1, r7
 8003808:	f7fc fd0e 	bl	8000228 <__aeabi_uidivmod>
 800380c:	9b04      	ldr	r3, [sp, #16]
 800380e:	3d01      	subs	r5, #1
 8003810:	5c5b      	ldrb	r3, [r3, r1]
 8003812:	702b      	strb	r3, [r5, #0]
 8003814:	0033      	movs	r3, r6
 8003816:	0006      	movs	r6, r0
 8003818:	429f      	cmp	r7, r3
 800381a:	d9f3      	bls.n	8003804 <_printf_i+0xec>
 800381c:	2f08      	cmp	r7, #8
 800381e:	d109      	bne.n	8003834 <_printf_i+0x11c>
 8003820:	6823      	ldr	r3, [r4, #0]
 8003822:	07db      	lsls	r3, r3, #31
 8003824:	d506      	bpl.n	8003834 <_printf_i+0x11c>
 8003826:	6862      	ldr	r2, [r4, #4]
 8003828:	6923      	ldr	r3, [r4, #16]
 800382a:	429a      	cmp	r2, r3
 800382c:	dc02      	bgt.n	8003834 <_printf_i+0x11c>
 800382e:	2330      	movs	r3, #48	@ 0x30
 8003830:	3d01      	subs	r5, #1
 8003832:	702b      	strb	r3, [r5, #0]
 8003834:	9b03      	ldr	r3, [sp, #12]
 8003836:	1b5b      	subs	r3, r3, r5
 8003838:	6123      	str	r3, [r4, #16]
 800383a:	9b07      	ldr	r3, [sp, #28]
 800383c:	0021      	movs	r1, r4
 800383e:	9300      	str	r3, [sp, #0]
 8003840:	9805      	ldr	r0, [sp, #20]
 8003842:	9b06      	ldr	r3, [sp, #24]
 8003844:	aa09      	add	r2, sp, #36	@ 0x24
 8003846:	f7ff fef7 	bl	8003638 <_printf_common>
 800384a:	3001      	adds	r0, #1
 800384c:	d148      	bne.n	80038e0 <_printf_i+0x1c8>
 800384e:	2001      	movs	r0, #1
 8003850:	4240      	negs	r0, r0
 8003852:	b00b      	add	sp, #44	@ 0x2c
 8003854:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003856:	2220      	movs	r2, #32
 8003858:	6809      	ldr	r1, [r1, #0]
 800385a:	430a      	orrs	r2, r1
 800385c:	6022      	str	r2, [r4, #0]
 800385e:	2278      	movs	r2, #120	@ 0x78
 8003860:	4932      	ldr	r1, [pc, #200]	@ (800392c <_printf_i+0x214>)
 8003862:	9104      	str	r1, [sp, #16]
 8003864:	0021      	movs	r1, r4
 8003866:	3145      	adds	r1, #69	@ 0x45
 8003868:	700a      	strb	r2, [r1, #0]
 800386a:	6819      	ldr	r1, [r3, #0]
 800386c:	6822      	ldr	r2, [r4, #0]
 800386e:	c940      	ldmia	r1!, {r6}
 8003870:	0610      	lsls	r0, r2, #24
 8003872:	d402      	bmi.n	800387a <_printf_i+0x162>
 8003874:	0650      	lsls	r0, r2, #25
 8003876:	d500      	bpl.n	800387a <_printf_i+0x162>
 8003878:	b2b6      	uxth	r6, r6
 800387a:	6019      	str	r1, [r3, #0]
 800387c:	07d3      	lsls	r3, r2, #31
 800387e:	d502      	bpl.n	8003886 <_printf_i+0x16e>
 8003880:	2320      	movs	r3, #32
 8003882:	4313      	orrs	r3, r2
 8003884:	6023      	str	r3, [r4, #0]
 8003886:	2e00      	cmp	r6, #0
 8003888:	d001      	beq.n	800388e <_printf_i+0x176>
 800388a:	2710      	movs	r7, #16
 800388c:	e7aa      	b.n	80037e4 <_printf_i+0xcc>
 800388e:	2220      	movs	r2, #32
 8003890:	6823      	ldr	r3, [r4, #0]
 8003892:	4393      	bics	r3, r2
 8003894:	6023      	str	r3, [r4, #0]
 8003896:	e7f8      	b.n	800388a <_printf_i+0x172>
 8003898:	681a      	ldr	r2, [r3, #0]
 800389a:	680d      	ldr	r5, [r1, #0]
 800389c:	1d10      	adds	r0, r2, #4
 800389e:	6949      	ldr	r1, [r1, #20]
 80038a0:	6018      	str	r0, [r3, #0]
 80038a2:	6813      	ldr	r3, [r2, #0]
 80038a4:	062e      	lsls	r6, r5, #24
 80038a6:	d501      	bpl.n	80038ac <_printf_i+0x194>
 80038a8:	6019      	str	r1, [r3, #0]
 80038aa:	e002      	b.n	80038b2 <_printf_i+0x19a>
 80038ac:	066d      	lsls	r5, r5, #25
 80038ae:	d5fb      	bpl.n	80038a8 <_printf_i+0x190>
 80038b0:	8019      	strh	r1, [r3, #0]
 80038b2:	2300      	movs	r3, #0
 80038b4:	9d03      	ldr	r5, [sp, #12]
 80038b6:	6123      	str	r3, [r4, #16]
 80038b8:	e7bf      	b.n	800383a <_printf_i+0x122>
 80038ba:	681a      	ldr	r2, [r3, #0]
 80038bc:	1d11      	adds	r1, r2, #4
 80038be:	6019      	str	r1, [r3, #0]
 80038c0:	6815      	ldr	r5, [r2, #0]
 80038c2:	2100      	movs	r1, #0
 80038c4:	0028      	movs	r0, r5
 80038c6:	6862      	ldr	r2, [r4, #4]
 80038c8:	f000 f986 	bl	8003bd8 <memchr>
 80038cc:	2800      	cmp	r0, #0
 80038ce:	d001      	beq.n	80038d4 <_printf_i+0x1bc>
 80038d0:	1b40      	subs	r0, r0, r5
 80038d2:	6060      	str	r0, [r4, #4]
 80038d4:	6863      	ldr	r3, [r4, #4]
 80038d6:	6123      	str	r3, [r4, #16]
 80038d8:	2300      	movs	r3, #0
 80038da:	9a03      	ldr	r2, [sp, #12]
 80038dc:	7013      	strb	r3, [r2, #0]
 80038de:	e7ac      	b.n	800383a <_printf_i+0x122>
 80038e0:	002a      	movs	r2, r5
 80038e2:	6923      	ldr	r3, [r4, #16]
 80038e4:	9906      	ldr	r1, [sp, #24]
 80038e6:	9805      	ldr	r0, [sp, #20]
 80038e8:	9d07      	ldr	r5, [sp, #28]
 80038ea:	47a8      	blx	r5
 80038ec:	3001      	adds	r0, #1
 80038ee:	d0ae      	beq.n	800384e <_printf_i+0x136>
 80038f0:	6823      	ldr	r3, [r4, #0]
 80038f2:	079b      	lsls	r3, r3, #30
 80038f4:	d415      	bmi.n	8003922 <_printf_i+0x20a>
 80038f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80038f8:	68e0      	ldr	r0, [r4, #12]
 80038fa:	4298      	cmp	r0, r3
 80038fc:	daa9      	bge.n	8003852 <_printf_i+0x13a>
 80038fe:	0018      	movs	r0, r3
 8003900:	e7a7      	b.n	8003852 <_printf_i+0x13a>
 8003902:	0022      	movs	r2, r4
 8003904:	2301      	movs	r3, #1
 8003906:	9906      	ldr	r1, [sp, #24]
 8003908:	9805      	ldr	r0, [sp, #20]
 800390a:	9e07      	ldr	r6, [sp, #28]
 800390c:	3219      	adds	r2, #25
 800390e:	47b0      	blx	r6
 8003910:	3001      	adds	r0, #1
 8003912:	d09c      	beq.n	800384e <_printf_i+0x136>
 8003914:	3501      	adds	r5, #1
 8003916:	68e3      	ldr	r3, [r4, #12]
 8003918:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800391a:	1a9b      	subs	r3, r3, r2
 800391c:	42ab      	cmp	r3, r5
 800391e:	dcf0      	bgt.n	8003902 <_printf_i+0x1ea>
 8003920:	e7e9      	b.n	80038f6 <_printf_i+0x1de>
 8003922:	2500      	movs	r5, #0
 8003924:	e7f7      	b.n	8003916 <_printf_i+0x1fe>
 8003926:	46c0      	nop			@ (mov r8, r8)
 8003928:	08003cd1 	.word	0x08003cd1
 800392c:	08003ce2 	.word	0x08003ce2

08003930 <__sflush_r>:
 8003930:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003932:	220c      	movs	r2, #12
 8003934:	5e8b      	ldrsh	r3, [r1, r2]
 8003936:	0005      	movs	r5, r0
 8003938:	000c      	movs	r4, r1
 800393a:	071a      	lsls	r2, r3, #28
 800393c:	d456      	bmi.n	80039ec <__sflush_r+0xbc>
 800393e:	684a      	ldr	r2, [r1, #4]
 8003940:	2a00      	cmp	r2, #0
 8003942:	dc02      	bgt.n	800394a <__sflush_r+0x1a>
 8003944:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8003946:	2a00      	cmp	r2, #0
 8003948:	dd4e      	ble.n	80039e8 <__sflush_r+0xb8>
 800394a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800394c:	2f00      	cmp	r7, #0
 800394e:	d04b      	beq.n	80039e8 <__sflush_r+0xb8>
 8003950:	2200      	movs	r2, #0
 8003952:	2080      	movs	r0, #128	@ 0x80
 8003954:	682e      	ldr	r6, [r5, #0]
 8003956:	602a      	str	r2, [r5, #0]
 8003958:	001a      	movs	r2, r3
 800395a:	0140      	lsls	r0, r0, #5
 800395c:	6a21      	ldr	r1, [r4, #32]
 800395e:	4002      	ands	r2, r0
 8003960:	4203      	tst	r3, r0
 8003962:	d033      	beq.n	80039cc <__sflush_r+0x9c>
 8003964:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003966:	89a3      	ldrh	r3, [r4, #12]
 8003968:	075b      	lsls	r3, r3, #29
 800396a:	d506      	bpl.n	800397a <__sflush_r+0x4a>
 800396c:	6863      	ldr	r3, [r4, #4]
 800396e:	1ad2      	subs	r2, r2, r3
 8003970:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003972:	2b00      	cmp	r3, #0
 8003974:	d001      	beq.n	800397a <__sflush_r+0x4a>
 8003976:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003978:	1ad2      	subs	r2, r2, r3
 800397a:	2300      	movs	r3, #0
 800397c:	0028      	movs	r0, r5
 800397e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8003980:	6a21      	ldr	r1, [r4, #32]
 8003982:	47b8      	blx	r7
 8003984:	89a2      	ldrh	r2, [r4, #12]
 8003986:	1c43      	adds	r3, r0, #1
 8003988:	d106      	bne.n	8003998 <__sflush_r+0x68>
 800398a:	6829      	ldr	r1, [r5, #0]
 800398c:	291d      	cmp	r1, #29
 800398e:	d846      	bhi.n	8003a1e <__sflush_r+0xee>
 8003990:	4b29      	ldr	r3, [pc, #164]	@ (8003a38 <__sflush_r+0x108>)
 8003992:	40cb      	lsrs	r3, r1
 8003994:	07db      	lsls	r3, r3, #31
 8003996:	d542      	bpl.n	8003a1e <__sflush_r+0xee>
 8003998:	2300      	movs	r3, #0
 800399a:	6063      	str	r3, [r4, #4]
 800399c:	6923      	ldr	r3, [r4, #16]
 800399e:	6023      	str	r3, [r4, #0]
 80039a0:	04d2      	lsls	r2, r2, #19
 80039a2:	d505      	bpl.n	80039b0 <__sflush_r+0x80>
 80039a4:	1c43      	adds	r3, r0, #1
 80039a6:	d102      	bne.n	80039ae <__sflush_r+0x7e>
 80039a8:	682b      	ldr	r3, [r5, #0]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d100      	bne.n	80039b0 <__sflush_r+0x80>
 80039ae:	6560      	str	r0, [r4, #84]	@ 0x54
 80039b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80039b2:	602e      	str	r6, [r5, #0]
 80039b4:	2900      	cmp	r1, #0
 80039b6:	d017      	beq.n	80039e8 <__sflush_r+0xb8>
 80039b8:	0023      	movs	r3, r4
 80039ba:	3344      	adds	r3, #68	@ 0x44
 80039bc:	4299      	cmp	r1, r3
 80039be:	d002      	beq.n	80039c6 <__sflush_r+0x96>
 80039c0:	0028      	movs	r0, r5
 80039c2:	f7ff fbf9 	bl	80031b8 <_free_r>
 80039c6:	2300      	movs	r3, #0
 80039c8:	6363      	str	r3, [r4, #52]	@ 0x34
 80039ca:	e00d      	b.n	80039e8 <__sflush_r+0xb8>
 80039cc:	2301      	movs	r3, #1
 80039ce:	0028      	movs	r0, r5
 80039d0:	47b8      	blx	r7
 80039d2:	0002      	movs	r2, r0
 80039d4:	1c43      	adds	r3, r0, #1
 80039d6:	d1c6      	bne.n	8003966 <__sflush_r+0x36>
 80039d8:	682b      	ldr	r3, [r5, #0]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d0c3      	beq.n	8003966 <__sflush_r+0x36>
 80039de:	2b1d      	cmp	r3, #29
 80039e0:	d001      	beq.n	80039e6 <__sflush_r+0xb6>
 80039e2:	2b16      	cmp	r3, #22
 80039e4:	d11a      	bne.n	8003a1c <__sflush_r+0xec>
 80039e6:	602e      	str	r6, [r5, #0]
 80039e8:	2000      	movs	r0, #0
 80039ea:	e01e      	b.n	8003a2a <__sflush_r+0xfa>
 80039ec:	690e      	ldr	r6, [r1, #16]
 80039ee:	2e00      	cmp	r6, #0
 80039f0:	d0fa      	beq.n	80039e8 <__sflush_r+0xb8>
 80039f2:	680f      	ldr	r7, [r1, #0]
 80039f4:	600e      	str	r6, [r1, #0]
 80039f6:	1bba      	subs	r2, r7, r6
 80039f8:	9201      	str	r2, [sp, #4]
 80039fa:	2200      	movs	r2, #0
 80039fc:	079b      	lsls	r3, r3, #30
 80039fe:	d100      	bne.n	8003a02 <__sflush_r+0xd2>
 8003a00:	694a      	ldr	r2, [r1, #20]
 8003a02:	60a2      	str	r2, [r4, #8]
 8003a04:	9b01      	ldr	r3, [sp, #4]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	ddee      	ble.n	80039e8 <__sflush_r+0xb8>
 8003a0a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003a0c:	0032      	movs	r2, r6
 8003a0e:	001f      	movs	r7, r3
 8003a10:	0028      	movs	r0, r5
 8003a12:	9b01      	ldr	r3, [sp, #4]
 8003a14:	6a21      	ldr	r1, [r4, #32]
 8003a16:	47b8      	blx	r7
 8003a18:	2800      	cmp	r0, #0
 8003a1a:	dc07      	bgt.n	8003a2c <__sflush_r+0xfc>
 8003a1c:	89a2      	ldrh	r2, [r4, #12]
 8003a1e:	2340      	movs	r3, #64	@ 0x40
 8003a20:	2001      	movs	r0, #1
 8003a22:	4313      	orrs	r3, r2
 8003a24:	b21b      	sxth	r3, r3
 8003a26:	81a3      	strh	r3, [r4, #12]
 8003a28:	4240      	negs	r0, r0
 8003a2a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003a2c:	9b01      	ldr	r3, [sp, #4]
 8003a2e:	1836      	adds	r6, r6, r0
 8003a30:	1a1b      	subs	r3, r3, r0
 8003a32:	9301      	str	r3, [sp, #4]
 8003a34:	e7e6      	b.n	8003a04 <__sflush_r+0xd4>
 8003a36:	46c0      	nop			@ (mov r8, r8)
 8003a38:	20400001 	.word	0x20400001

08003a3c <_fflush_r>:
 8003a3c:	690b      	ldr	r3, [r1, #16]
 8003a3e:	b570      	push	{r4, r5, r6, lr}
 8003a40:	0005      	movs	r5, r0
 8003a42:	000c      	movs	r4, r1
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d102      	bne.n	8003a4e <_fflush_r+0x12>
 8003a48:	2500      	movs	r5, #0
 8003a4a:	0028      	movs	r0, r5
 8003a4c:	bd70      	pop	{r4, r5, r6, pc}
 8003a4e:	2800      	cmp	r0, #0
 8003a50:	d004      	beq.n	8003a5c <_fflush_r+0x20>
 8003a52:	6a03      	ldr	r3, [r0, #32]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d101      	bne.n	8003a5c <_fflush_r+0x20>
 8003a58:	f7ff f992 	bl	8002d80 <__sinit>
 8003a5c:	220c      	movs	r2, #12
 8003a5e:	5ea3      	ldrsh	r3, [r4, r2]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d0f1      	beq.n	8003a48 <_fflush_r+0xc>
 8003a64:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003a66:	07d2      	lsls	r2, r2, #31
 8003a68:	d404      	bmi.n	8003a74 <_fflush_r+0x38>
 8003a6a:	059b      	lsls	r3, r3, #22
 8003a6c:	d402      	bmi.n	8003a74 <_fflush_r+0x38>
 8003a6e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003a70:	f7ff fb97 	bl	80031a2 <__retarget_lock_acquire_recursive>
 8003a74:	0028      	movs	r0, r5
 8003a76:	0021      	movs	r1, r4
 8003a78:	f7ff ff5a 	bl	8003930 <__sflush_r>
 8003a7c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003a7e:	0005      	movs	r5, r0
 8003a80:	07db      	lsls	r3, r3, #31
 8003a82:	d4e2      	bmi.n	8003a4a <_fflush_r+0xe>
 8003a84:	89a3      	ldrh	r3, [r4, #12]
 8003a86:	059b      	lsls	r3, r3, #22
 8003a88:	d4df      	bmi.n	8003a4a <_fflush_r+0xe>
 8003a8a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003a8c:	f7ff fb8a 	bl	80031a4 <__retarget_lock_release_recursive>
 8003a90:	e7db      	b.n	8003a4a <_fflush_r+0xe>
	...

08003a94 <__swhatbuf_r>:
 8003a94:	b570      	push	{r4, r5, r6, lr}
 8003a96:	000e      	movs	r6, r1
 8003a98:	001d      	movs	r5, r3
 8003a9a:	230e      	movs	r3, #14
 8003a9c:	5ec9      	ldrsh	r1, [r1, r3]
 8003a9e:	0014      	movs	r4, r2
 8003aa0:	b096      	sub	sp, #88	@ 0x58
 8003aa2:	2900      	cmp	r1, #0
 8003aa4:	da0c      	bge.n	8003ac0 <__swhatbuf_r+0x2c>
 8003aa6:	89b2      	ldrh	r2, [r6, #12]
 8003aa8:	2380      	movs	r3, #128	@ 0x80
 8003aaa:	0011      	movs	r1, r2
 8003aac:	4019      	ands	r1, r3
 8003aae:	421a      	tst	r2, r3
 8003ab0:	d114      	bne.n	8003adc <__swhatbuf_r+0x48>
 8003ab2:	2380      	movs	r3, #128	@ 0x80
 8003ab4:	00db      	lsls	r3, r3, #3
 8003ab6:	2000      	movs	r0, #0
 8003ab8:	6029      	str	r1, [r5, #0]
 8003aba:	6023      	str	r3, [r4, #0]
 8003abc:	b016      	add	sp, #88	@ 0x58
 8003abe:	bd70      	pop	{r4, r5, r6, pc}
 8003ac0:	466a      	mov	r2, sp
 8003ac2:	f000 f853 	bl	8003b6c <_fstat_r>
 8003ac6:	2800      	cmp	r0, #0
 8003ac8:	dbed      	blt.n	8003aa6 <__swhatbuf_r+0x12>
 8003aca:	23f0      	movs	r3, #240	@ 0xf0
 8003acc:	9901      	ldr	r1, [sp, #4]
 8003ace:	021b      	lsls	r3, r3, #8
 8003ad0:	4019      	ands	r1, r3
 8003ad2:	4b04      	ldr	r3, [pc, #16]	@ (8003ae4 <__swhatbuf_r+0x50>)
 8003ad4:	18c9      	adds	r1, r1, r3
 8003ad6:	424b      	negs	r3, r1
 8003ad8:	4159      	adcs	r1, r3
 8003ada:	e7ea      	b.n	8003ab2 <__swhatbuf_r+0x1e>
 8003adc:	2100      	movs	r1, #0
 8003ade:	2340      	movs	r3, #64	@ 0x40
 8003ae0:	e7e9      	b.n	8003ab6 <__swhatbuf_r+0x22>
 8003ae2:	46c0      	nop			@ (mov r8, r8)
 8003ae4:	ffffe000 	.word	0xffffe000

08003ae8 <__smakebuf_r>:
 8003ae8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003aea:	2602      	movs	r6, #2
 8003aec:	898b      	ldrh	r3, [r1, #12]
 8003aee:	0005      	movs	r5, r0
 8003af0:	000c      	movs	r4, r1
 8003af2:	b085      	sub	sp, #20
 8003af4:	4233      	tst	r3, r6
 8003af6:	d007      	beq.n	8003b08 <__smakebuf_r+0x20>
 8003af8:	0023      	movs	r3, r4
 8003afa:	3347      	adds	r3, #71	@ 0x47
 8003afc:	6023      	str	r3, [r4, #0]
 8003afe:	6123      	str	r3, [r4, #16]
 8003b00:	2301      	movs	r3, #1
 8003b02:	6163      	str	r3, [r4, #20]
 8003b04:	b005      	add	sp, #20
 8003b06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b08:	ab03      	add	r3, sp, #12
 8003b0a:	aa02      	add	r2, sp, #8
 8003b0c:	f7ff ffc2 	bl	8003a94 <__swhatbuf_r>
 8003b10:	9f02      	ldr	r7, [sp, #8]
 8003b12:	9001      	str	r0, [sp, #4]
 8003b14:	0039      	movs	r1, r7
 8003b16:	0028      	movs	r0, r5
 8003b18:	f7ff fbba 	bl	8003290 <_malloc_r>
 8003b1c:	2800      	cmp	r0, #0
 8003b1e:	d108      	bne.n	8003b32 <__smakebuf_r+0x4a>
 8003b20:	220c      	movs	r2, #12
 8003b22:	5ea3      	ldrsh	r3, [r4, r2]
 8003b24:	059a      	lsls	r2, r3, #22
 8003b26:	d4ed      	bmi.n	8003b04 <__smakebuf_r+0x1c>
 8003b28:	2203      	movs	r2, #3
 8003b2a:	4393      	bics	r3, r2
 8003b2c:	431e      	orrs	r6, r3
 8003b2e:	81a6      	strh	r6, [r4, #12]
 8003b30:	e7e2      	b.n	8003af8 <__smakebuf_r+0x10>
 8003b32:	2380      	movs	r3, #128	@ 0x80
 8003b34:	89a2      	ldrh	r2, [r4, #12]
 8003b36:	6020      	str	r0, [r4, #0]
 8003b38:	4313      	orrs	r3, r2
 8003b3a:	81a3      	strh	r3, [r4, #12]
 8003b3c:	9b03      	ldr	r3, [sp, #12]
 8003b3e:	6120      	str	r0, [r4, #16]
 8003b40:	6167      	str	r7, [r4, #20]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d00c      	beq.n	8003b60 <__smakebuf_r+0x78>
 8003b46:	0028      	movs	r0, r5
 8003b48:	230e      	movs	r3, #14
 8003b4a:	5ee1      	ldrsh	r1, [r4, r3]
 8003b4c:	f000 f820 	bl	8003b90 <_isatty_r>
 8003b50:	2800      	cmp	r0, #0
 8003b52:	d005      	beq.n	8003b60 <__smakebuf_r+0x78>
 8003b54:	2303      	movs	r3, #3
 8003b56:	89a2      	ldrh	r2, [r4, #12]
 8003b58:	439a      	bics	r2, r3
 8003b5a:	3b02      	subs	r3, #2
 8003b5c:	4313      	orrs	r3, r2
 8003b5e:	81a3      	strh	r3, [r4, #12]
 8003b60:	89a3      	ldrh	r3, [r4, #12]
 8003b62:	9a01      	ldr	r2, [sp, #4]
 8003b64:	4313      	orrs	r3, r2
 8003b66:	81a3      	strh	r3, [r4, #12]
 8003b68:	e7cc      	b.n	8003b04 <__smakebuf_r+0x1c>
	...

08003b6c <_fstat_r>:
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	b570      	push	{r4, r5, r6, lr}
 8003b70:	4d06      	ldr	r5, [pc, #24]	@ (8003b8c <_fstat_r+0x20>)
 8003b72:	0004      	movs	r4, r0
 8003b74:	0008      	movs	r0, r1
 8003b76:	0011      	movs	r1, r2
 8003b78:	602b      	str	r3, [r5, #0]
 8003b7a:	f7fc feb0 	bl	80008de <_fstat>
 8003b7e:	1c43      	adds	r3, r0, #1
 8003b80:	d103      	bne.n	8003b8a <_fstat_r+0x1e>
 8003b82:	682b      	ldr	r3, [r5, #0]
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d000      	beq.n	8003b8a <_fstat_r+0x1e>
 8003b88:	6023      	str	r3, [r4, #0]
 8003b8a:	bd70      	pop	{r4, r5, r6, pc}
 8003b8c:	200004c4 	.word	0x200004c4

08003b90 <_isatty_r>:
 8003b90:	2300      	movs	r3, #0
 8003b92:	b570      	push	{r4, r5, r6, lr}
 8003b94:	4d06      	ldr	r5, [pc, #24]	@ (8003bb0 <_isatty_r+0x20>)
 8003b96:	0004      	movs	r4, r0
 8003b98:	0008      	movs	r0, r1
 8003b9a:	602b      	str	r3, [r5, #0]
 8003b9c:	f7fc fead 	bl	80008fa <_isatty>
 8003ba0:	1c43      	adds	r3, r0, #1
 8003ba2:	d103      	bne.n	8003bac <_isatty_r+0x1c>
 8003ba4:	682b      	ldr	r3, [r5, #0]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d000      	beq.n	8003bac <_isatty_r+0x1c>
 8003baa:	6023      	str	r3, [r4, #0]
 8003bac:	bd70      	pop	{r4, r5, r6, pc}
 8003bae:	46c0      	nop			@ (mov r8, r8)
 8003bb0:	200004c4 	.word	0x200004c4

08003bb4 <_sbrk_r>:
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	b570      	push	{r4, r5, r6, lr}
 8003bb8:	4d06      	ldr	r5, [pc, #24]	@ (8003bd4 <_sbrk_r+0x20>)
 8003bba:	0004      	movs	r4, r0
 8003bbc:	0008      	movs	r0, r1
 8003bbe:	602b      	str	r3, [r5, #0]
 8003bc0:	f7fc feb0 	bl	8000924 <_sbrk>
 8003bc4:	1c43      	adds	r3, r0, #1
 8003bc6:	d103      	bne.n	8003bd0 <_sbrk_r+0x1c>
 8003bc8:	682b      	ldr	r3, [r5, #0]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d000      	beq.n	8003bd0 <_sbrk_r+0x1c>
 8003bce:	6023      	str	r3, [r4, #0]
 8003bd0:	bd70      	pop	{r4, r5, r6, pc}
 8003bd2:	46c0      	nop			@ (mov r8, r8)
 8003bd4:	200004c4 	.word	0x200004c4

08003bd8 <memchr>:
 8003bd8:	b2c9      	uxtb	r1, r1
 8003bda:	1882      	adds	r2, r0, r2
 8003bdc:	4290      	cmp	r0, r2
 8003bde:	d101      	bne.n	8003be4 <memchr+0xc>
 8003be0:	2000      	movs	r0, #0
 8003be2:	4770      	bx	lr
 8003be4:	7803      	ldrb	r3, [r0, #0]
 8003be6:	428b      	cmp	r3, r1
 8003be8:	d0fb      	beq.n	8003be2 <memchr+0xa>
 8003bea:	3001      	adds	r0, #1
 8003bec:	e7f6      	b.n	8003bdc <memchr+0x4>
	...

08003bf0 <_init>:
 8003bf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bf2:	46c0      	nop			@ (mov r8, r8)
 8003bf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003bf6:	bc08      	pop	{r3}
 8003bf8:	469e      	mov	lr, r3
 8003bfa:	4770      	bx	lr

08003bfc <_fini>:
 8003bfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bfe:	46c0      	nop			@ (mov r8, r8)
 8003c00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c02:	bc08      	pop	{r3}
 8003c04:	469e      	mov	lr, r3
 8003c06:	4770      	bx	lr
