/* SPDX-License-Identifier: GPL-2.0+ */
/*
 * (C) Copyright 2013-2025
 * Allwinner Technology Co., Ltd. <www.allwinnertech.com>
 * 
 * original from bsp uboot defines
 */

#ifndef __SUN252IW1_REG_NCAT_H__
#define __SUN252IW1_REG_NCAT_H__

#define SUNXI_VE_SRAM_BASE 0x00020000
#define SUNXI_VE_BASE 0x01C0E000
#define SUNXI_GPIO_BASE 0x02000000
#define SUNXI_PWM_BASE 0x02000C00
#define SUNXI_CCMU_BASE 0x02001000
#define SUNXI_IR_TX_BASE 0x02003000
#define SUNXI_LEDC_BASE 0x02008000
#define SUNXI_GPADC_BASE 0x02009000
#define SUNXI_THS_BASE 0x02009400
#define SUNXI_TPADC_BASE 0x02009C00
#define SUNXI_ADDA_BASE 0x02030000
#define SUNXI_DMIC_BASE 0x02031000
#define SUNXI_I2S0_BASE 0x02032000
#define SUNXI_I2S1_BASE 0x02033000
#define SUNXI_I2S2_BASE 0x02034000
#define SUNXI_OWA_BASE 0x02036000
#define SUNXI_TIMER_BASE 0x02050000
#define SUNXI_UART0_BASE 0x02500000
#define SUNXI_UART1_BASE 0x02500400
#define SUNXI_UART2_BASE 0x02500800
#define SUNXI_UART3_BASE 0x02500C00
#define SUNXI_UART4_BASE 0x02501000
#define SUNXI_UART5_BASE 0x02501400
#define SUNXI_TWI0_BASE 0x02502000
#define SUNXI_TWI1_BASE 0x02502400
#define SUNXI_TWI2_BASE 0x02502800
#define SUNXI_TWI3_BASE 0x02502C00
#define SUNXI_SYSCTRL_BASE 0x03000000
#define SUNXI_DMAC_BASE 0x03002000
#define SUNXI_SPINLOCK_BASE 0x03005000
#define SUNXI_SID_BASE 0x03006000
#define SUNXI_HSTIMER_BASE 0x03008000
#define SUNXI_DCU_BASE 0x03010000
#define SUNXI_CE_NS_BASE 0x03040000
#define SUNXI_CE_S_BASE 0x03040800
#define SUNXI_CE_KEY_SRAM_BASE 0x03041000
#define SUNXI_MSI_MEMC_BASE 0x03102000
#define SUNXI_SMHC0_BASE 0x04020000
#define SUNXI_SMHC1_BASE 0x04021000
#define SUNXI_SMHC2_BASE 0x04022000
#define SUNXI_SPI0_BASE 0x04025000
#define SUNXI_SPI1_BASE 0x04026000
#define SUNXI_USB0_BASE 0x04100000
#define SUNXI_USB1_BASE 0x04200000
#define SUNXI_GMAC0_BASE 0x04500000
#define SUNXI_GMAC1_BASE 0x04510000
#define SUNXI_DE_BASE 0x05000000
#define SUNXI_KSC_BASE 0x05300000
#define SUNXI_DI_BASE 0x05400000
#define SUNXI_G2D_BASE 0x05410000
#define SUNXI_DSI0_BASE 0x05450000
#define SUNXI_DISPLAY_TOP_BASE 0x05460000
#define SUNXI_TCON_LCD0_BASE 0x05461000
#define SUNXI_MCSI_BASE 0x05800000
#define SUNXI_RISCV_BROM_BASE 0x06000000
#define SUNXI_RISCV_CFG_BASE 0x06010000
#define SUNXI_WDG_BASE 0x06011000
#define SUNXI_RISCV_TIMESTAMP_BASE 0x06012000
#define SUNXI_RISCV_PLIC_BASE 0x10000000
#define SUNXI_RISCV_CLIC_BASE 0x14000000
#define SUNXI_CAPTURE_BASE 0x06100000
#define SUNXI_HRC_BASE 0x06200000
#define SUNXI_EDID_BASE 0x06210000
#define SUNXI_HDMIRX_BASE 0x06220000
#define SUNXI_TCONTV_BASE 0x0622F000
#define SUNXI_R_CPUCFG_BASE 0x07000400
#define SUNXI_R_PPU_BASE 0x07001000
#define SUNXI_R_SPC_BASE 0x07002000
#define SUNXI_R_PRCM_BASE 0x07010000
#define SUNXI_R_TIMER_BASE 0x07020000
#define SUNXI_R_TWD_BASE 0x07020800
#define SUNXI_IR_RX_BASE 0x07040000
#define SUNXI_RTC_BASE 0x07090000
#define SUNXI_DRAM_SPACE_BASE 0x40000000

#define SUNXI_PIO_BASE (SUNXI_GPIO_BASE)
#define SUNXI_R_PIO_BASE (SUNXI_GPIO_BASE)
#define SUNXI_CCM_BASE (SUNXI_CCMU_BASE)
#define SUNXI_DMA_BASE (SUNXI_DMAC_BASE)
#define SUNXI_CE_BASE (SUNXI_CE_NS_BASE)
#define SUNXI_SYSCRL_BASE (SUNXI_SYSCTRL_BASE)

#define SUNXI_RST_BIT (16)
#define SUNXI_GATING_BIT (0)
#define SUNXI_RTC_DATA_BASE (SUNXI_RTC_BASE + 0x100)

#define SRAM_CONTRL_REG0 (SUNXI_SYSCRL_BASE + 0x0)
#define SRAM_CONTRL_REG1 (SUNXI_SYSCRL_BASE + 0x4)

#endif// __SUN252IW1_REG_NCAT_H__