TimeQuest Timing Analyzer report for top
Thu Jul 13 16:22:20 2017
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'clk'
 12. Setup: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 13. Setup: 'speed_select:speed_select|buad_clk_rx_reg'
 14. Setup: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 15. Hold: 'clk'
 16. Hold: 'speed_select:speed_select|buad_clk_rx_reg'
 17. Hold: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 18. Hold: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 19. Recovery: 'clk'
 20. Recovery: 'rs232_rx'
 21. Recovery: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 22. Recovery: 'speed_select:speed_select|buad_clk_rx_reg'
 23. Removal: 'speed_select:speed_select|buad_clk_rx_reg'
 24. Removal: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 25. Removal: 'clk'
 26. Removal: 'rs232_rx'
 27. Setup Transfers
 28. Hold Transfers
 29. Recovery Transfers
 30. Removal Transfers
 31. Report TCCS
 32. Report RSKM
 33. Unconstrained Paths Summary
 34. Clock Status Summary
 35. Unconstrained Input Ports
 36. Unconstrained Output Ports
 37. Unconstrained Input Ports
 38. Unconstrained Output Ports
 39. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; top                                                 ;
; Device Family         ; MAX II                                              ;
; Device Name           ; EPM570T100C5                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Slow Model                                          ;
; Rise/Fall Delays      ; Unavailable                                         ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                               ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+
; Clock Name                                ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                       ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+
; clk                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                       ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { my_uart_rx:my_uart_rx|rx_enable_reg }       ;
; rs232_rx                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { rs232_rx }                                  ;
; speed_select:speed_select|buad_clk_rx_reg ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { speed_select:speed_select|buad_clk_rx_reg } ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi_ctrl:spi_ctrl_instance|spi_clk }        ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+


+---------------------------------------------------------------------------------+
; Fmax Summary                                                                    ;
+------------+-----------------+-------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                ; Note ;
+------------+-----------------+-------------------------------------------+------+
; 83.83 MHz  ; 83.83 MHz       ; clk                                       ;      ;
; 85.32 MHz  ; 85.32 MHz       ; speed_select:speed_select|buad_clk_rx_reg ;      ;
; 152.63 MHz ; 152.63 MHz      ; spi_ctrl:spi_ctrl_instance|spi_clk        ;      ;
; 447.83 MHz ; 447.83 MHz      ; my_uart_rx:my_uart_rx|rx_enable_reg       ;      ;
+------------+-----------------+-------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------+
; Setup Summary                                                       ;
+-------------------------------------------+---------+---------------+
; Clock                                     ; Slack   ; End Point TNS ;
+-------------------------------------------+---------+---------------+
; clk                                       ; -10.929 ; -721.749      ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; -5.552  ; -121.309      ;
; speed_select:speed_select|buad_clk_rx_reg ; -5.360  ; -96.339       ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; -1.233  ; -1.233        ;
+-------------------------------------------+---------+---------------+


+--------------------------------------------------------------------+
; Hold Summary                                                       ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk                                       ; -2.000 ; -2.000        ;
; speed_select:speed_select|buad_clk_rx_reg ; -0.541 ; -4.328        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; 0.678  ; 0.000         ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; 1.679  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Recovery Summary                                                   ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk                                       ; -4.179 ; -253.532      ;
; rs232_rx                                  ; -2.612 ; -2.612        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; -2.131 ; -29.767       ;
; speed_select:speed_select|buad_clk_rx_reg ; -0.229 ; -0.229        ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Removal Summary                                                   ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; speed_select:speed_select|buad_clk_rx_reg ; 0.175 ; 0.000         ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; 1.412 ; 0.000         ;
; clk                                       ; 3.000 ; 0.000         ;
; rs232_rx                                  ; 3.058 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Minimum Pulse Width Summary                                        ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk                                       ; -2.289 ; -2.289        ;
; rs232_rx                                  ; -2.289 ; -2.289        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0.234  ; 0.000         ;
; speed_select:speed_select|buad_clk_rx_reg ; 0.234  ; 0.000         ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; 0.234  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'clk'                                                                                                                                                                                         ;
+---------+------------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                  ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -10.929 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.596     ;
; -10.929 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.596     ;
; -10.929 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.596     ;
; -10.929 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.596     ;
; -10.929 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.596     ;
; -10.929 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.596     ;
; -10.929 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.596     ;
; -10.929 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.596     ;
; -10.716 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.383     ;
; -10.716 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.383     ;
; -10.716 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.383     ;
; -10.716 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.383     ;
; -10.716 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.383     ;
; -10.716 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.383     ;
; -10.716 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.383     ;
; -10.716 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.383     ;
; -10.664 ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[0] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.331     ;
; -10.664 ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[0] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.331     ;
; -10.664 ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[0] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.331     ;
; -10.664 ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[0] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.331     ;
; -10.664 ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[0] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.331     ;
; -10.664 ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[0] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.331     ;
; -10.664 ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[0] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.331     ;
; -10.664 ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[0] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.331     ;
; -10.593 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.260     ;
; -10.593 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.260     ;
; -10.593 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.260     ;
; -10.593 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.260     ;
; -10.593 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.260     ;
; -10.593 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.260     ;
; -10.593 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.260     ;
; -10.593 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.260     ;
; -10.375 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.042     ;
; -10.375 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.042     ;
; -10.375 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.042     ;
; -10.375 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.042     ;
; -10.375 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.042     ;
; -10.375 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.042     ;
; -10.375 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.042     ;
; -10.375 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.042     ;
; -10.309 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.976     ;
; -10.309 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.976     ;
; -10.309 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.976     ;
; -10.309 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.976     ;
; -10.309 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.976     ;
; -10.309 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.976     ;
; -10.309 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.976     ;
; -10.309 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.976     ;
; -10.081 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.748     ;
; -10.081 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.748     ;
; -10.081 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.748     ;
; -10.081 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.748     ;
; -10.081 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.748     ;
; -10.081 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.748     ;
; -10.081 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.748     ;
; -10.081 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.748     ;
; -10.007 ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.674     ;
; -10.007 ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.674     ;
; -10.007 ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.674     ;
; -10.007 ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.674     ;
; -10.007 ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.674     ;
; -10.007 ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.674     ;
; -10.007 ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.674     ;
; -10.007 ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.674     ;
; -9.699  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[7]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.366     ;
; -9.699  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[7]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.366     ;
; -9.699  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[7]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.366     ;
; -9.699  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[7]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.366     ;
; -9.699  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[7]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.366     ;
; -9.699  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[7]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.366     ;
; -9.699  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[7]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.366     ;
; -9.699  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[7]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.366     ;
; -9.629  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.296     ;
; -9.629  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.296     ;
; -9.629  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.296     ;
; -9.629  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.296     ;
; -9.629  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.296     ;
; -9.629  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.296     ;
; -9.629  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.296     ;
; -9.629  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.296     ;
; -9.508  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[3] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.175     ;
; -9.508  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[3] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.175     ;
; -9.508  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[3] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.175     ;
; -9.508  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[3] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.175     ;
; -9.508  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[3] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.175     ;
; -9.508  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[3] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.175     ;
; -9.508  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[3] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.175     ;
; -9.508  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[3] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.175     ;
; -9.332  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[2] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.999      ;
; -9.332  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[2] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.999      ;
; -9.332  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[2] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.999      ;
; -9.332  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[2] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.999      ;
; -9.332  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[2] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.999      ;
; -9.332  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[2] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.999      ;
; -9.332  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[2] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.999      ;
; -9.332  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[2] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.999      ;
; -9.043  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[5] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.710      ;
; -9.043  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[5] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.710      ;
; -9.043  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[5] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.710      ;
; -9.043  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[5] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.710      ;
+---------+------------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                 ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -5.552 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.219      ;
; -5.552 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.219      ;
; -5.552 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.219      ;
; -5.552 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.219      ;
; -5.552 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.219      ;
; -5.552 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.219      ;
; -5.552 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.219      ;
; -5.552 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.219      ;
; -5.431 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.098      ;
; -5.431 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.098      ;
; -5.431 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.098      ;
; -5.431 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.098      ;
; -5.431 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.098      ;
; -5.373 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.040      ;
; -5.373 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.040      ;
; -5.373 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.040      ;
; -5.373 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.040      ;
; -5.373 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.040      ;
; -5.373 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.040      ;
; -5.373 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.040      ;
; -5.373 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.040      ;
; -5.252 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.919      ;
; -5.252 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.919      ;
; -5.252 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.919      ;
; -5.252 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.919      ;
; -5.252 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.919      ;
; -5.226 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.893      ;
; -5.226 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.893      ;
; -5.226 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.893      ;
; -5.226 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.893      ;
; -5.226 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.893      ;
; -5.226 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.893      ;
; -5.226 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.893      ;
; -5.226 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.893      ;
; -5.149 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.816      ;
; -5.149 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.816      ;
; -5.149 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.816      ;
; -5.149 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.816      ;
; -5.149 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.816      ;
; -5.149 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.816      ;
; -5.149 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.816      ;
; -5.134 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.801      ;
; -5.134 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.801      ;
; -5.134 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.801      ;
; -5.134 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.801      ;
; -5.134 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.801      ;
; -5.110 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.777      ;
; -5.105 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.772      ;
; -5.105 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.772      ;
; -5.105 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.772      ;
; -5.105 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.772      ;
; -5.105 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.772      ;
; -5.022 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.689      ;
; -4.970 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.637      ;
; -4.970 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.637      ;
; -4.970 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.637      ;
; -4.970 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.637      ;
; -4.970 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.637      ;
; -4.970 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.637      ;
; -4.970 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.637      ;
; -4.954 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.621      ;
; -4.954 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.621      ;
; -4.954 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.621      ;
; -4.954 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.621      ;
; -4.954 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.621      ;
; -4.931 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.598      ;
; -4.866 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.533      ;
; -4.866 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.533      ;
; -4.866 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.533      ;
; -4.866 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.533      ;
; -4.866 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.533      ;
; -4.866 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.533      ;
; -4.866 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.533      ;
; -4.866 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.533      ;
; -4.823 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.490      ;
; -4.823 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.490      ;
; -4.823 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.490      ;
; -4.823 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.490      ;
; -4.823 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.490      ;
; -4.823 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.490      ;
; -4.823 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.490      ;
; -4.784 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.451      ;
; -4.772 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.439      ;
; -4.772 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.439      ;
; -4.772 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.439      ;
; -4.772 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.439      ;
; -4.772 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.439      ;
; -4.772 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.439      ;
; -4.772 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.439      ;
; -4.772 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.439      ;
; -4.745 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.412      ;
; -4.745 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.412      ;
; -4.745 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.412      ;
; -4.745 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.412      ;
; -4.745 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.412      ;
; -4.725 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.392      ;
; -4.593 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.260      ;
; -4.593 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.260      ;
; -4.593 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.260      ;
; -4.573 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.240      ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                                      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -5.360 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.527      ;
; -5.360 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.527      ;
; -5.360 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.527      ;
; -5.360 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.527      ;
; -5.360 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.527      ;
; -5.360 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.527      ;
; -5.360 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.527      ;
; -5.360 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.527      ;
; -5.320 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.487      ;
; -5.320 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.487      ;
; -5.320 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.487      ;
; -5.320 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.487      ;
; -5.320 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.487      ;
; -5.320 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.487      ;
; -5.320 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.487      ;
; -5.320 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.487      ;
; -5.217 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.384      ;
; -5.073 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.240      ;
; -4.996 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.163      ;
; -4.996 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.163      ;
; -4.996 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.163      ;
; -4.996 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.163      ;
; -4.996 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.163      ;
; -4.996 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.163      ;
; -4.996 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.163      ;
; -4.996 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.163      ;
; -4.933 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.100      ;
; -4.933 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.100      ;
; -4.872 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.039      ;
; -4.814 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.981      ;
; -4.814 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.981      ;
; -4.814 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.981      ;
; -4.812 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.979      ;
; -4.812 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.979      ;
; -4.762 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.929      ;
; -4.727 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.894      ;
; -4.726 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.893      ;
; -4.540 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.707      ;
; -4.517 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.684      ;
; -4.494 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.661      ;
; -4.456 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.623      ;
; -4.450 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.617      ;
; -4.398 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.565      ;
; -4.397 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.564      ;
; -4.397 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.564      ;
; -4.397 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.564      ;
; -4.397 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.564      ;
; -4.397 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.564      ;
; -4.397 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.564      ;
; -4.397 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.564      ;
; -4.397 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.564      ;
; -4.393 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.560      ;
; -4.393 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.560      ;
; -4.321 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.488      ;
; -4.320 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.487      ;
; -4.290 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.457      ;
; -4.119 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.286      ;
; -4.103 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.270      ;
; -4.092 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.259      ;
; -4.090 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.257      ;
; -4.080 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.247      ;
; -3.896 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.063      ;
; -3.493 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.660      ;
; -3.478 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.645      ;
; -3.412 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.579      ;
; -3.352 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.519      ;
; -3.245 ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.912      ;
; -2.785 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.452      ;
; -2.783 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 2.950      ;
; -2.643 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.310      ;
; -2.606 ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.273      ;
; -2.561 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.228      ;
; -2.525 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.192      ;
; -2.466 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.133      ;
; -2.383 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 3.790      ; 6.340      ;
; -2.379 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 3.790      ; 6.336      ;
; -2.357 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.024      ;
; -2.355 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.022      ;
; -2.350 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.017      ;
; -2.292 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 2.459      ;
; -2.287 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.954      ;
; -2.278 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.945      ;
; -2.228 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.895      ;
; -2.127 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.794      ;
; -2.072 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.739      ;
; -2.066 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.733      ;
; -2.065 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.732      ;
; -1.958 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.625      ;
; -1.906 ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.573      ;
; -1.883 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 3.790      ; 6.340      ;
; -1.879 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 3.790      ; 6.336      ;
; -1.861 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.528      ;
; -1.852 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.519      ;
; -1.850 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.517      ;
; -1.786 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.453      ;
; -1.766 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.433      ;
; -1.728 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.395      ;
; -1.726 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.393      ;
; -1.712 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.379      ;
; -1.711 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 3.790      ; 5.668      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                                       ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node  ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -1.233 ; flag_reg  ; flag_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; 1.000        ; 0.000      ; 1.900      ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clk'                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                    ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -2.000 ; spi_ctrl:spi_ctrl_instance|spi_clk                         ; spi_ctrl:spi_ctrl_instance|spi_clk                         ; spi_ctrl:spi_ctrl_instance|spi_clk  ; clk         ; 0.000        ; 3.681      ; 2.278      ;
; -1.500 ; spi_ctrl:spi_ctrl_instance|spi_clk                         ; spi_ctrl:spi_ctrl_instance|spi_clk                         ; spi_ctrl:spi_ctrl_instance|spi_clk  ; clk         ; -0.500       ; 3.681      ; 2.278      ;
; 1.028  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[5]                        ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.306      ;
; 1.028  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[3]                        ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.306      ;
; 1.028  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[4]                        ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.306      ;
; 1.028  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[0]                        ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.306      ;
; 1.028  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[1]                        ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.306      ;
; 1.028  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[2]                        ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.306      ;
; 1.078  ; spi_slave_b2b:spi_slave_b2b_instance|first_byte[1]         ; spi_slave_b2b:spi_slave_b2b_instance|first_byte[1]         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.299      ;
; 1.382  ; flag_reg                                                   ; Flag_temp                                                  ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 0.952      ; 2.055      ;
; 1.386  ; spi_slave_b2b:spi_slave_b2b_instance|mosir[0]              ; spi_slave_b2b:spi_slave_b2b_instance|mosir[1]              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.607      ;
; 1.393  ; spi_slave_b2b:spi_slave_b2b_instance|sselr[0]              ; spi_slave_b2b:spi_slave_b2b_instance|sselr[1]              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.614      ;
; 1.396  ; spi_slave_b2b:spi_slave_b2b_instance|sckr[0]               ; spi_slave_b2b:spi_slave_b2b_instance|sckr[1]               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.617      ;
; 1.417  ; Buff_temp[6]                                               ; Rx_cmd[6]                                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.638      ;
; 1.423  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[6] ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[7] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.644      ;
; 1.428  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|buad_clk_rx_reg                  ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.706      ;
; 1.432  ; Buff_temp[12]                                              ; Rx_cmd[12]                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.653      ;
; 1.433  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[9]                        ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.711      ;
; 1.433  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[8]                        ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.711      ;
; 1.433  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[12]                       ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.711      ;
; 1.433  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[10]                       ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.711      ;
; 1.433  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[11]                       ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.711      ;
; 1.433  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[6]                        ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.711      ;
; 1.433  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[7]                        ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.711      ;
; 1.444  ; Buff_temp[7]                                               ; Rx_cmd[7]                                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.665      ;
; 1.448  ; Buff_temp[18]                                              ; Rx_cmd[18]                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.669      ;
; 1.454  ; Buff_temp[2]                                               ; Rx_cmd[2]                                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.675      ;
; 1.460  ; Buff_temp[0]                                               ; Rx_cmd[0]                                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.681      ;
; 1.528  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[5]                        ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.306      ;
; 1.528  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[3]                        ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.306      ;
; 1.528  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[4]                        ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.306      ;
; 1.528  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[0]                        ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.306      ;
; 1.528  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[1]                        ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.306      ;
; 1.528  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[2]                        ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.306      ;
; 1.646  ; Rx_cmd[1]                                                  ; linkSPS                                                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.867      ;
; 1.669  ; Buff_temp[21]                                              ; Buff_temp[21]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.890      ;
; 1.673  ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2]    ; spi_slave_b2b:spi_slave_b2b_instance|recived_status        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.894      ;
; 1.674  ; Buff_temp[16]                                              ; Rx_cmd[16]                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.895      ;
; 1.675  ; Buff_temp[21]                                              ; Rx_cmd[21]                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.896      ;
; 1.681  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[1]     ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[2]     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.902      ;
; 1.682  ; Buff_temp[15]                                              ; Buff_temp[23]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.903      ;
; 1.688  ; Buff_temp[13]                                              ; Buff_temp[13]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.909      ;
; 1.694  ; Buff_temp[13]                                              ; Rx_cmd[13]                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.915      ;
; 1.695  ; Buff_temp[3]                                               ; Rx_cmd[3]                                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.916      ;
; 1.767  ; Buff_temp[11]                                              ; Rx_cmd[11]                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.988      ;
; 1.781  ; Buff_temp[15]                                              ; Rx_cmd[15]                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.002      ;
; 1.795  ; Buff_temp[5]                                               ; Rx_cmd[5]                                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.016      ;
; 1.804  ; Buff_temp[20]                                              ; Rx_cmd[20]                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.025      ;
; 1.815  ; Buff_temp[9]                                               ; Rx_cmd[9]                                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.036      ;
; 1.816  ; spi_slave_b2b:spi_slave_b2b_instance|sckr[1]               ; spi_slave_b2b:spi_slave_b2b_instance|sckr[2]               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.037      ;
; 1.861  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[2] ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[3] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.082      ;
; 1.908  ; Buff_temp[17]                                              ; Buff_temp[17]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.129      ;
; 1.919  ; linkSPS                                                    ; linkSPS                                                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.140      ;
; 1.923  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[6]     ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[7]     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.144      ;
; 1.923  ; spi_ctrl:spi_ctrl_instance|rst_flag                        ; spi_ctrl:spi_ctrl_instance|rst_flag                        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.144      ;
; 1.924  ; Buff_temp[22]                                              ; Buff_temp[22]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.145      ;
; 1.925  ; Buff_temp[8]                                               ; Buff_temp[8]                                               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.146      ;
; 1.925  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[0]     ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[1]     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.146      ;
; 1.928  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|buad_clk_rx_reg                  ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.706      ;
; 1.933  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[9]                        ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.711      ;
; 1.933  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[8]                        ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.711      ;
; 1.933  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[12]                       ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.711      ;
; 1.933  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[10]                       ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.711      ;
; 1.933  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[11]                       ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.711      ;
; 1.933  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[6]                        ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.711      ;
; 1.933  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[7]                        ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.711      ;
; 1.934  ; Buff_temp[14]                                              ; Buff_temp[14]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.155      ;
; 1.935  ; Buff_temp[4]                                               ; Buff_temp[4]                                               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.156      ;
; 1.937  ; Buff_temp[8]                                               ; Buff_temp[16]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.158      ;
; 1.945  ; Buff_temp[11]                                              ; Buff_temp[11]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.166      ;
; 1.953  ; Flag_temp                                                  ; Current.WAIT                                               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.174      ;
; 1.963  ; Buff_temp[7]                                               ; Buff_temp[7]                                               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.184      ;
; 1.965  ; Buff_temp[1]                                               ; Buff_temp[9]                                               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.186      ;
; 1.967  ; Buff_temp[7]                                               ; Buff_temp[15]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.188      ;
; 1.972  ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]             ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.193      ;
; 1.973  ; Buff_temp[0]                                               ; Buff_temp[0]                                               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.194      ;
; 1.973  ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]             ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[0]     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.194      ;
; 1.975  ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]             ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.196      ;
; 1.976  ; Buff_temp[2]                                               ; Buff_temp[2]                                               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.197      ;
; 1.982  ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]             ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[2]             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.203      ;
; 2.048  ; Buff_temp[20]                                              ; Buff_temp[20]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.269      ;
; 2.048  ; speed_select:speed_select|cnt_rx[12]                       ; speed_select:speed_select|cnt_rx[12]                       ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.269      ;
; 2.116  ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0]    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.337      ;
; 2.116  ; spi_ctrl:spi_ctrl_instance|rst_count[0]                    ; spi_ctrl:spi_ctrl_instance|rst_count[0]                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.337      ;
; 2.117  ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7]    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.118  ; speed_select:speed_select|cnt_rx[5]                        ; speed_select:speed_select|cnt_rx[5]                        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.339      ;
; 2.126  ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1]    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; spi_ctrl:spi_ctrl_instance|clk_count[1]                    ; spi_ctrl:spi_ctrl_instance|clk_count[1]                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.127  ; spi_ctrl:spi_ctrl_instance|clk_count[7]                    ; spi_ctrl:spi_ctrl_instance|clk_count[7]                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.348      ;
; 2.127  ; spi_ctrl:spi_ctrl_instance|rst_count[7]                    ; spi_ctrl:spi_ctrl_instance|rst_count[7]                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.348      ;
; 2.133  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[4]     ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[5]     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.354      ;
; 2.133  ; speed_select:speed_select|cnt_rx[6]                        ; speed_select:speed_select|cnt_rx[6]                        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.354      ;
; 2.134  ; Buff_temp[10]                                              ; Buff_temp[10]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.355      ;
; 2.134  ; spi_ctrl:spi_ctrl_instance|rst_count[1]                    ; spi_ctrl:spi_ctrl_instance|rst_count[1]                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.355      ;
; 2.135  ; Buff_temp[23]                                              ; Buff_temp[23]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; Buff_temp[9]                                               ; Buff_temp[9]                                               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; spi_ctrl:spi_ctrl_instance|clk_count[2]                    ; spi_ctrl:spi_ctrl_instance|clk_count[2]                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; speed_select:speed_select|cnt_rx[8]                        ; speed_select:speed_select|cnt_rx[8]                        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.137  ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2]    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.358      ;
; 2.139  ; Buff_temp[10]                                              ; Buff_temp[18]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.360      ;
+--------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                                       ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -0.541 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.790      ; 3.846      ;
; -0.541 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.790      ; 3.846      ;
; -0.541 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.790      ; 3.846      ;
; -0.541 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.790      ; 3.846      ;
; -0.541 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.790      ; 3.846      ;
; -0.541 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.790      ; 3.846      ;
; -0.541 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.790      ; 3.846      ;
; -0.541 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.790      ; 3.846      ;
; -0.041 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.790      ; 3.846      ;
; -0.041 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.790      ; 3.846      ;
; -0.041 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.790      ; 3.846      ;
; -0.041 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.790      ; 3.846      ;
; -0.041 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.790      ; 3.846      ;
; -0.041 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.790      ; 3.846      ;
; -0.041 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.790      ; 3.846      ;
; -0.041 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.790      ; 3.846      ;
; 0.656  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.790      ; 4.667      ;
; 0.665  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.790      ; 4.676      ;
; 1.088  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.790      ; 5.099      ;
; 1.089  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.790      ; 5.100      ;
; 1.156  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.790      ; 4.667      ;
; 1.165  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.790      ; 4.676      ;
; 1.588  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.790      ; 5.099      ;
; 1.589  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.790      ; 5.100      ;
; 1.649  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.790      ; 5.660      ;
; 1.657  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.790      ; 5.668      ;
; 1.899  ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.120      ;
; 1.970  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.191      ;
; 1.975  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.196      ;
; 1.982  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.203      ;
; 2.108  ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.329      ;
; 2.149  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.790      ; 5.660      ;
; 2.157  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.790      ; 5.668      ;
; 2.158  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.379      ;
; 2.172  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.393      ;
; 2.174  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.395      ;
; 2.212  ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.433      ;
; 2.232  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.453      ;
; 2.296  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.517      ;
; 2.298  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.519      ;
; 2.307  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.528      ;
; 2.325  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.790      ; 6.336      ;
; 2.329  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.790      ; 6.340      ;
; 2.352  ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.573      ;
; 2.404  ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.625      ;
; 2.511  ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.732      ;
; 2.512  ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.733      ;
; 2.518  ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.739      ;
; 2.573  ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.794      ;
; 2.674  ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.895      ;
; 2.724  ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.945      ;
; 2.733  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.954      ;
; 2.738  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.459      ;
; 2.796  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.017      ;
; 2.801  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.022      ;
; 2.803  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.024      ;
; 2.825  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.790      ; 6.336      ;
; 2.829  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.790      ; 6.340      ;
; 2.912  ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.133      ;
; 2.971  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.192      ;
; 3.007  ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.228      ;
; 3.052  ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.273      ;
; 3.089  ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.310      ;
; 3.229  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.950      ;
; 3.231  ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.452      ;
; 3.613  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.334      ;
; 3.618  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.339      ;
; 3.691  ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.912      ;
; 3.754  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.475      ;
; 3.784  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.505      ;
; 3.798  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.519      ;
; 3.857  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.578      ;
; 3.858  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.579      ;
; 3.924  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.645      ;
; 3.928  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.649      ;
; 3.930  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.651      ;
; 3.937  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.658      ;
; 3.939  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.660      ;
; 4.280  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.001      ;
; 4.283  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.004      ;
; 4.342  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.063      ;
; 4.478  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.199      ;
; 4.538  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.259      ;
; 4.549  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.270      ;
; 4.564  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.285      ;
; 4.639  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.360      ;
; 4.704  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.425      ;
; 4.736  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.457      ;
; 4.791  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.512      ;
; 4.843  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.564      ;
; 4.843  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.564      ;
; 4.843  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.564      ;
; 4.843  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.564      ;
; 4.843  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.564      ;
; 4.843  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.564      ;
; 4.843  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.564      ;
; 4.843  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.564      ;
; 4.844  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.565      ;
; 4.860  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.581      ;
; 4.902  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.623      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                                 ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.678 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.571      ; 2.470      ;
; 1.618 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.571      ; 3.410      ;
; 1.668 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 1.889      ;
; 1.729 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.571      ; 3.521      ;
; 1.840 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.571      ; 3.632      ;
; 1.917 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.138      ;
; 1.951 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.571      ; 3.743      ;
; 2.064 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.285      ;
; 2.116 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.337      ;
; 2.117 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.117 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.117 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.126 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.347      ;
; 2.127 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.348      ;
; 2.140 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.361      ;
; 2.221 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.442      ;
; 2.222 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.443      ;
; 2.222 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.443      ;
; 2.229 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.450      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.239 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.460      ;
; 2.241 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.462      ;
; 2.420 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.571      ; 4.212      ;
; 2.420 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.571      ; 4.212      ;
; 2.420 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.571      ; 4.212      ;
; 2.431 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir     ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.571      ; 4.223      ;
; 2.529 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.750      ;
; 2.537 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.571      ; 4.329      ;
; 2.537 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.571      ; 4.329      ;
; 2.537 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.571      ; 4.329      ;
; 2.537 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.571      ; 4.329      ;
; 2.537 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.571      ; 4.329      ;
; 2.537 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.571      ; 4.329      ;
; 2.537 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.571      ; 4.329      ;
; 2.541 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.762      ;
; 2.627 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.571      ; 4.419      ;
; 2.646 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.867      ;
; 2.658 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.879      ;
; 2.665 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.886      ;
; 2.948 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.169      ;
; 2.949 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.170      ;
; 2.949 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.170      ;
; 2.958 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.179      ;
; 2.959 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.180      ;
; 3.059 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.280      ;
; 3.060 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.281      ;
; 3.060 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.281      ;
; 3.069 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.290      ;
; 3.070 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.291      ;
; 3.114 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.335      ;
; 3.161 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.382      ;
; 3.162 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.383      ;
; 3.162 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.383      ;
; 3.169 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.390      ;
; 3.170 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.391      ;
; 3.171 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.392      ;
; 3.171 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.392      ;
; 3.179 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.400      ;
; 3.180 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.401      ;
; 3.181 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.402      ;
; 3.272 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.493      ;
; 3.280 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.501      ;
; 3.281 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.502      ;
; 3.290 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.511      ;
; 3.323 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.544      ;
; 3.361 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.582      ;
; 3.370 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.591      ;
; 3.401 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.622      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.529 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.750      ;
; 3.529 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.750      ;
; 3.529 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.750      ;
; 3.539 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.760      ;
; 3.539 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.760      ;
; 3.539 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.760      ;
; 3.598 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.819      ;
; 3.605 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.826      ;
; 3.631 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.852      ;
; 3.631 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.852      ;
; 3.631 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.852      ;
; 3.640 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.861      ;
; 3.640 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.861      ;
; 3.640 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.861      ;
; 3.640 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.861      ;
; 3.640 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.861      ;
; 3.640 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.861      ;
; 3.649 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.870      ;
; 3.649 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.870      ;
; 3.649 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.870      ;
; 3.683 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.904      ;
; 3.702 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.923      ;
; 3.709 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.930      ;
; 3.716 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.937      ;
; 3.750 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.971      ;
; 3.750 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.971      ;
; 3.750 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.971      ;
; 3.801 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 4.022      ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                                       ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 1.679 ; flag_reg  ; flag_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; 0.000        ; 0.000      ; 1.900      ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'clk'                                                                                                                                               ;
+--------+-------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.179 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[7]                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.846      ;
; -4.179 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[6]                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.846      ;
; -4.179 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[5]                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.846      ;
; -4.179 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[4]                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.846      ;
; -4.179 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[3]                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.846      ;
; -4.179 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[2]                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.846      ;
; -4.179 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[1]                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.846      ;
; -4.179 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[0]                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.846      ;
; -4.134 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.801      ;
; -4.134 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.801      ;
; -4.134 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.801      ;
; -4.134 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.801      ;
; -4.134 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.801      ;
; -3.776 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|cs_n                            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.443      ;
; -3.672 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_flag                        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.339      ;
; -3.656 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.323      ;
; -3.656 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.323      ;
; -3.656 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.323      ;
; -3.655 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_received         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.322      ;
; -3.655 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|first_byte[1]         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.322      ;
; -3.655 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[7]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.322      ;
; -3.655 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|mosir[1]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.322      ;
; -3.655 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|mosir[0]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.322      ;
; -3.638 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[0]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.305      ;
; -3.602 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|spi_clk                         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.269      ;
; -3.602 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[2]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.269      ;
; -3.602 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[3]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.269      ;
; -3.602 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[4]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.269      ;
; -3.602 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[5]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.269      ;
; -3.602 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[6]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.269      ;
; -3.602 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[7]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.269      ;
; -3.602 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[1]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.269      ;
; -3.588 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.255      ;
; -3.585 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[2]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.252      ;
; -3.585 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[3]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.252      ;
; -3.585 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[4]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.252      ;
; -3.585 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[6]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.252      ;
; -3.585 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[5]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.252      ;
; -3.585 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[7]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.252      ;
; -3.585 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[1]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.252      ;
; -3.585 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[0]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.252      ;
; -3.500 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.167      ;
; -3.500 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.167      ;
; -3.500 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[2]             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.167      ;
; -3.500 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[2]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.167      ;
; -3.500 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[1]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.167      ;
; -3.500 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[0]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.167      ;
; -3.499 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[7]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.166      ;
; -3.499 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[6]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.166      ;
; -3.499 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|sselr[1]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.166      ;
; -3.499 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|sckr[1]               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.166      ;
; -3.499 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|sckr[2]               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.166      ;
; -3.499 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[5]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.166      ;
; -3.499 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|sckr[0]               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.166      ;
; -3.499 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|sselr[0]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.166      ;
; -3.499 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[4]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.166      ;
; -3.499 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[3]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.166      ;
; -2.967 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|recived_status        ; clk          ; clk         ; 1.000        ; 0.000      ; 3.634      ;
; -2.967 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0]    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.634      ;
; -2.967 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1]    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.634      ;
; -2.967 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6]    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.634      ;
; -2.967 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4]    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.634      ;
; -2.967 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5]    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.634      ;
; -2.967 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7]    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.634      ;
; -2.967 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2]    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.634      ;
; -2.967 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3]    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.634      ;
; -2.554 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.221      ;
; -2.554 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.221      ;
; -2.554 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.221      ;
; -2.554 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.221      ;
; -2.554 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.221      ;
; -2.554 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.221      ;
+--------+-------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'rs232_rx'                                                                                                                                                                    ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                             ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; -2.612 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx    ; 1.000        ; 1.278      ; 4.557      ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                      ;
+--------+-------------------------------------+-------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                                                 ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; -2.131 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.571      ; 4.369      ;
; -2.018 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.571      ; 4.256      ;
; -1.364 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.571      ; 3.602      ;
; -1.364 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.571      ; 3.602      ;
; -1.364 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.571      ; 3.602      ;
; -1.364 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.571      ; 3.602      ;
; -1.364 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.571      ; 3.602      ;
; -1.364 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.571      ; 3.602      ;
; -1.334 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.571      ; 3.572      ;
; -1.334 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.571      ; 3.572      ;
; -1.334 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.571      ; 3.572      ;
; -1.334 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.571      ; 3.572      ;
; -1.334 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.571      ; 3.572      ;
; -1.334 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.571      ; 3.572      ;
; -1.334 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.571      ; 3.572      ;
; -1.334 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.571      ; 3.572      ;
; -0.966 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.571      ; 3.204      ;
; -0.966 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.571      ; 3.204      ;
; -0.966 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.571      ; 3.204      ;
; -0.966 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.571      ; 3.204      ;
; -0.966 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.571      ; 3.204      ;
; -0.966 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.571      ; 3.204      ;
; -0.966 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.571      ; 3.204      ;
+--------+-------------------------------------+-------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                           ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                               ; Launch Clock                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; -0.229 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 3.790      ; 4.562      ;
; 0.271  ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 3.790      ; 4.562      ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                           ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                               ; Launch Clock                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.175 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.790      ; 4.562      ;
; 0.675 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.790      ; 4.562      ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                      ;
+-------+-------------------------------------+-------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                 ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; 1.412 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.571      ; 3.204      ;
; 1.412 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.571      ; 3.204      ;
; 1.412 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.571      ; 3.204      ;
; 1.412 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.571      ; 3.204      ;
; 1.412 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.571      ; 3.204      ;
; 1.412 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.571      ; 3.204      ;
; 1.412 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.571      ; 3.204      ;
; 1.780 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.571      ; 3.572      ;
; 1.780 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.571      ; 3.572      ;
; 1.780 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.571      ; 3.572      ;
; 1.780 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.571      ; 3.572      ;
; 1.780 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.571      ; 3.572      ;
; 1.780 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.571      ; 3.572      ;
; 1.780 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.571      ; 3.572      ;
; 1.780 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.571      ; 3.572      ;
; 1.810 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.571      ; 3.602      ;
; 1.810 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.571      ; 3.602      ;
; 1.810 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.571      ; 3.602      ;
; 1.810 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.571      ; 3.602      ;
; 1.810 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.571      ; 3.602      ;
; 1.810 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.571      ; 3.602      ;
; 2.464 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.571      ; 4.256      ;
; 2.577 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.571      ; 4.369      ;
+-------+-------------------------------------+-------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'clk'                                                                                                                                               ;
+-------+-------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node         ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.000 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[6] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.221      ;
; 3.000 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[7] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.221      ;
; 3.000 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[0] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.221      ;
; 3.000 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[2] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.221      ;
; 3.000 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.221      ;
; 3.000 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[5] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.221      ;
; 3.413 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|recived_status        ; clk          ; clk         ; 0.000        ; 0.000      ; 3.634      ;
; 3.413 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0]    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.634      ;
; 3.413 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1]    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.634      ;
; 3.413 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6]    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.634      ;
; 3.413 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4]    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.634      ;
; 3.413 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5]    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.634      ;
; 3.413 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7]    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.634      ;
; 3.413 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2]    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.634      ;
; 3.413 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3]    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.634      ;
; 3.945 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[7]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.166      ;
; 3.945 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[6]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.166      ;
; 3.945 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|sselr[1]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.166      ;
; 3.945 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|sckr[1]               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.166      ;
; 3.945 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|sckr[2]               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.166      ;
; 3.945 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[5]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.166      ;
; 3.945 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|sckr[0]               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.166      ;
; 3.945 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|sselr[0]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.166      ;
; 3.945 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[4]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.166      ;
; 3.945 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[3]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.166      ;
; 3.946 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]             ; clk          ; clk         ; 0.000        ; 0.000      ; 4.167      ;
; 3.946 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]             ; clk          ; clk         ; 0.000        ; 0.000      ; 4.167      ;
; 3.946 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[2]             ; clk          ; clk         ; 0.000        ; 0.000      ; 4.167      ;
; 3.946 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[2]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.167      ;
; 3.946 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[1]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.167      ;
; 3.946 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[0]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.167      ;
; 4.031 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[2]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.252      ;
; 4.031 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[3]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.252      ;
; 4.031 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[4]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.252      ;
; 4.031 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[6]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.252      ;
; 4.031 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[5]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.252      ;
; 4.031 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[7]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.252      ;
; 4.031 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[1]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.252      ;
; 4.031 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[0]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.252      ;
; 4.034 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.255      ;
; 4.048 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|spi_clk                         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.269      ;
; 4.048 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[2]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.269      ;
; 4.048 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[3]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.269      ;
; 4.048 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[4]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.269      ;
; 4.048 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[5]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.269      ;
; 4.048 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[6]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.269      ;
; 4.048 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[7]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.269      ;
; 4.048 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[1]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.269      ;
; 4.084 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[0]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.305      ;
; 4.101 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_received         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.322      ;
; 4.101 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|first_byte[1]         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.322      ;
; 4.101 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[7]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.322      ;
; 4.101 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|mosir[1]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.322      ;
; 4.101 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|mosir[0]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.322      ;
; 4.102 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.323      ;
; 4.102 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.323      ;
; 4.102 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.323      ;
; 4.118 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_flag                        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.339      ;
; 4.222 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|cs_n                            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.443      ;
; 4.580 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.801      ;
; 4.580 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[4] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.801      ;
; 4.580 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.801      ;
; 4.580 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.801      ;
; 4.580 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.801      ;
; 4.625 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[7]                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.846      ;
; 4.625 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[6]                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.846      ;
; 4.625 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[5]                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.846      ;
; 4.625 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[4]                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.846      ;
; 4.625 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[3]                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.846      ;
; 4.625 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[2]                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.846      ;
; 4.625 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[1]                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.846      ;
; 4.625 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[0]                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.846      ;
+-------+-------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'rs232_rx'                                                                                                                                                                    ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                             ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; 3.058 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx    ; 0.000        ; 1.278      ; 4.557      ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                   ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 2661     ; 0        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; clk                                       ; 14       ; 18       ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; clk                                       ; 0        ; 40       ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; clk                                       ; 9        ; 1        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 15       ; 0        ; 91       ; 17       ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 37       ; 0        ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 315      ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                    ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 2661     ; 0        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; clk                                       ; 14       ; 18       ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; clk                                       ; 0        ; 40       ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; clk                                       ; 9        ; 1        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 15       ; 0        ; 91       ; 17       ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 37       ; 0        ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 315      ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 72       ; 0        ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx                                  ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 1        ; 1        ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 23       ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                 ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 72       ; 0        ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx                                  ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 1        ; 1        ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 23       ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 98    ; 98   ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 9     ; 9    ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                       ;
+-------------------------------------------+-------------------------------------------+------+-------------+
; Target                                    ; Clock                                     ; Type ; Status      ;
+-------------------------------------------+-------------------------------------------+------+-------------+
; clk                                       ; clk                                       ; Base ; Constrained ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; my_uart_rx:my_uart_rx|rx_enable_reg       ; Base ; Constrained ;
; rs232_rx                                  ; rs232_rx                                  ; Base ; Constrained ;
; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; Base ; Constrained ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; spi_ctrl:spi_ctrl_instance|spi_clk        ; Base ; Constrained ;
+-------------------------------------------+-------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BusA[77]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[78]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[82]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; BusA[76]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[78]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[82]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BusA[77]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[78]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[82]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; BusA[76]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[78]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[82]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Thu Jul 13 16:22:17 2017
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name spi_ctrl:spi_ctrl_instance|spi_clk spi_ctrl:spi_ctrl_instance|spi_clk
    Info (332105): create_clock -period 1.000 -name speed_select:speed_select|buad_clk_rx_reg speed_select:speed_select|buad_clk_rx_reg
    Info (332105): create_clock -period 1.000 -name rs232_rx rs232_rx
    Info (332105): create_clock -period 1.000 -name my_uart_rx:my_uart_rx|rx_enable_reg my_uart_rx:my_uart_rx|rx_enable_reg
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -10.929
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.929            -721.749 clk 
    Info (332119):    -5.552            -121.309 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):    -5.360             -96.339 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):    -1.233              -1.233 my_uart_rx:my_uart_rx|rx_enable_reg 
Info (332146): Worst-case hold slack is -2.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.000              -2.000 clk 
    Info (332119):    -0.541              -4.328 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     0.678               0.000 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):     1.679               0.000 my_uart_rx:my_uart_rx|rx_enable_reg 
Info (332146): Worst-case recovery slack is -4.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.179            -253.532 clk 
    Info (332119):    -2.612              -2.612 rs232_rx 
    Info (332119):    -2.131             -29.767 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):    -0.229              -0.229 speed_select:speed_select|buad_clk_rx_reg 
Info (332146): Worst-case removal slack is 0.175
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.175               0.000 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     1.412               0.000 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):     3.000               0.000 clk 
    Info (332119):     3.058               0.000 rs232_rx 
Info (332146): Worst-case minimum pulse width slack is -2.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.289              -2.289 clk 
    Info (332119):    -2.289              -2.289 rs232_rx 
    Info (332119):     0.234               0.000 my_uart_rx:my_uart_rx|rx_enable_reg 
    Info (332119):     0.234               0.000 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     0.234               0.000 spi_ctrl:spi_ctrl_instance|spi_clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 717 megabytes
    Info: Processing ended: Thu Jul 13 16:22:20 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


