
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Startpoint: _48_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _48_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     4    0.007508    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000000    0.000000    0.000000 ^ _48_/CLK (sky130_fd_sc_hd__dfxtp_2)
     5    0.016672    0.094825    0.339511    0.339511 ^ _48_/Q (sky130_fd_sc_hd__dfxtp_2)
                                                         counter[2] (net)
                      0.094825    0.000000    0.339511 ^ _39_/A1 (sky130_fd_sc_hd__a21oi_2)
     1    0.004237    0.041429    0.060410    0.399921 v _39_/Y (sky130_fd_sc_hd__a21oi_2)
                                                         _18_ (net)
                      0.041429    0.000000    0.399921 v _40_/B1 (sky130_fd_sc_hd__o21ai_2)
     1    0.001674    0.032076    0.041971    0.441893 ^ _40_/Y (sky130_fd_sc_hd__o21ai_2)
                                                         _02_ (net)
                      0.032076    0.000000    0.441893 ^ _48_/D (sky130_fd_sc_hd__dfxtp_2)
                                              0.441893   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     4    0.007508    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000000    0.000000    0.000000 ^ _48_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                  0.000000    0.000000   clock reconvergence pessimism
                                 -0.034423   -0.034423   library hold time
                                             -0.034423   data required time
---------------------------------------------------------------------------------------------
                                             -0.034423   data required time
                                             -0.441893   data arrival time
---------------------------------------------------------------------------------------------
                                              0.476315   slack (MET)


Startpoint: _46_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _46_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     4    0.007508    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000000    0.000000    0.000000 ^ _46_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.028066    0.075856    0.341155    0.341155 v _46_/Q (sky130_fd_sc_hd__dfxtp_2)
                                                         counter[0] (net)
                      0.075856    0.000000    0.341155 v _28_/A1 (sky130_fd_sc_hd__o21ai_2)
     1    0.001674    0.032547    0.122225    0.463380 ^ _28_/Y (sky130_fd_sc_hd__o21ai_2)
                                                         _00_ (net)
                      0.032547    0.000000    0.463380 ^ _46_/D (sky130_fd_sc_hd__dfxtp_2)
                                              0.463380   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     4    0.007508    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000000    0.000000    0.000000 ^ _46_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                  0.000000    0.000000   clock reconvergence pessimism
                                 -0.034521   -0.034521   library hold time
                                             -0.034521   data required time
---------------------------------------------------------------------------------------------
                                             -0.034521   data required time
                                             -0.463380   data arrival time
---------------------------------------------------------------------------------------------
                                              0.497901   slack (MET)


Startpoint: _49_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _49_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     4    0.007508    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000000    0.000000    0.000000 ^ _49_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.006421    0.031622    0.296200    0.296200 v _49_/Q (sky130_fd_sc_hd__dfxtp_2)
                                                         counter[3] (net)
                      0.031622    0.000000    0.296200 v _44_/B (sky130_fd_sc_hd__nand4_2)
     1    0.002507    0.036729    0.064628    0.360828 ^ _44_/Y (sky130_fd_sc_hd__nand4_2)
                                                         _22_ (net)
                      0.036729    0.000000    0.360828 ^ _45_/A3 (sky130_fd_sc_hd__a31o_2)
     1    0.001674    0.030662    0.133949    0.494778 ^ _45_/X (sky130_fd_sc_hd__a31o_2)
                                                         _03_ (net)
                      0.030662    0.000000    0.494778 ^ _49_/D (sky130_fd_sc_hd__dfxtp_2)
                                              0.494778   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     4    0.007508    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000000    0.000000    0.000000 ^ _49_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                  0.000000    0.000000   clock reconvergence pessimism
                                 -0.034128   -0.034128   library hold time
                                             -0.034128   data required time
---------------------------------------------------------------------------------------------
                                             -0.034128   data required time
                                             -0.494778   data arrival time
---------------------------------------------------------------------------------------------
                                              0.528906   slack (MET)


Startpoint: _47_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _47_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     4    0.007508    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000000    0.000000    0.000000 ^ _47_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.022630    0.123520    0.360138    0.360138 ^ _47_/Q (sky130_fd_sc_hd__dfxtp_2)
                                                         counter[1] (net)
                      0.123520    0.000000    0.360138 ^ _33_/A1 (sky130_fd_sc_hd__a21o_2)
     1    0.002504    0.029061    0.130288    0.490426 ^ _33_/X (sky130_fd_sc_hd__a21o_2)
                                                         _13_ (net)
                      0.029061    0.000000    0.490426 ^ _34_/B1 (sky130_fd_sc_hd__a31o_2)
     1    0.001674    0.026599    0.076888    0.567314 ^ _34_/X (sky130_fd_sc_hd__a31o_2)
                                                         _01_ (net)
                      0.026599    0.000000    0.567314 ^ _47_/D (sky130_fd_sc_hd__dfxtp_2)
                                              0.567314   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     4    0.007508    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000000    0.000000    0.000000 ^ _47_/CLK (sky130_fd_sc_hd__dfxtp_2)
                                  0.000000    0.000000   clock reconvergence pessimism
                                 -0.033282   -0.033282   library hold time
                                             -0.033282   data required time
---------------------------------------------------------------------------------------------
                                             -0.033282   data required time
                                             -0.567314   data arrival time
---------------------------------------------------------------------------------------------
                                              0.600596   slack (MET)


Startpoint: _49_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: counter[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     4    0.007508    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000000    0.000000    0.000000 ^ _49_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.006421    0.031622    0.296200    0.296200 v _49_/Q (sky130_fd_sc_hd__dfxtp_2)
                                                         counter[3] (net)
                      0.031622    0.000000    0.296200 v counter[3] (out)
                                              0.296200   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.000000    0.000000   clock reconvergence pessimism
                                 -2.000000   -2.000000   output external delay
                                             -2.000000   data required time
---------------------------------------------------------------------------------------------
                                             -2.000000   data required time
                                             -0.296200   data arrival time
---------------------------------------------------------------------------------------------
                                              2.296201   slack (MET)


Startpoint: _48_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: counter[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     4    0.007508    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000000    0.000000    0.000000 ^ _48_/CLK (sky130_fd_sc_hd__dfxtp_2)
     5    0.015101    0.050020    0.316611    0.316611 v _48_/Q (sky130_fd_sc_hd__dfxtp_2)
                                                         counter[2] (net)
                      0.050020    0.000000    0.316611 v counter[2] (out)
                                              0.316611   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.000000    0.000000   clock reconvergence pessimism
                                 -2.000000   -2.000000   output external delay
                                             -2.000000   data required time
---------------------------------------------------------------------------------------------
                                             -2.000000   data required time
                                             -0.316611   data arrival time
---------------------------------------------------------------------------------------------
                                              2.316611   slack (MET)


Startpoint: _47_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: counter[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     4    0.007508    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000000    0.000000    0.000000 ^ _47_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.020616    0.061010    0.327051    0.327051 v _47_/Q (sky130_fd_sc_hd__dfxtp_2)
                                                         counter[1] (net)
                      0.061010    0.000000    0.327051 v counter[1] (out)
                                              0.327051   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.000000    0.000000   clock reconvergence pessimism
                                 -2.000000   -2.000000   output external delay
                                             -2.000000   data required time
---------------------------------------------------------------------------------------------
                                             -2.000000   data required time
                                             -0.327051   data arrival time
---------------------------------------------------------------------------------------------
                                              2.327051   slack (MET)


Startpoint: _46_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: counter[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     4    0.007508    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000000    0.000000    0.000000 ^ _46_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.028066    0.075856    0.341155    0.341155 v _46_/Q (sky130_fd_sc_hd__dfxtp_2)
                                                         counter[0] (net)
                      0.075856    0.000000    0.341155 v counter[0] (out)
                                              0.341155   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.000000    0.000000   clock reconvergence pessimism
                                 -2.000000   -2.000000   output external delay
                                             -2.000000   data required time
---------------------------------------------------------------------------------------------
                                             -2.000000   data required time
                                             -0.341155   data arrival time
---------------------------------------------------------------------------------------------
                                              2.341155   slack (MET)



