#! /home/bayo/.software_data/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-26-gb0c57ab17)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/home/bayo/.software_data/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/bayo/.software_data/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/bayo/.software_data/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/bayo/.software_data/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/bayo/.software_data/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x5555724899b0 .scope module, "top_bench" "top_bench" 2 3;
 .timescale 0 0;
L_0x55557242b9e0 .functor BUFZ 32, v0x5555724e9c30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55557242a9f0 .functor BUFZ 32, v0x5555724e9ee0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5555725214e0 .functor BUFZ 5, L_0x5555724a9840, C4<00000>, C4<00000>, C4<00000>;
L_0x555572521550 .functor BUFZ 32, L_0x555572520540, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555572521650 .functor BUFZ 32, L_0x555572520770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555572521750 .functor BUFZ 64, L_0x555572501a80, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x5555725217c0 .functor BUFZ 1, L_0x55557250dfa0, C4<0>, C4<0>, C4<0>;
L_0x555572521830 .functor BUFZ 3, L_0x55557250ac40, C4<000>, C4<000>, C4<000>;
L_0x5555725218f0 .functor BUFZ 7, L_0x55557250cab0, C4<0000000>, C4<0000000>, C4<0000000>;
L_0x555572521960 .functor BUFZ 32, L_0x555572427c40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555572521a20 .functor BUFZ 1, L_0x555572501640, C4<0>, C4<0>, C4<0>;
L_0x555572521a90 .functor BUFZ 32, L_0x555572509be0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5555725273a0 .functor BUFZ 32, L_0x555572526f70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555572527410 .functor BUFZ 32, L_0x5555725247f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555572521b50 .functor BUFZ 1, L_0x555572527260, C4<0>, C4<0>, C4<0>;
L_0x555572527500 .functor BUFZ 32, L_0x555572527010, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555572527600 .functor BUFZ 1, L_0x555572526cb0, C4<0>, C4<0>, C4<0>;
L_0x555572527670 .functor BUFZ 1, L_0x555572520fb0, C4<0>, C4<0>, C4<0>;
L_0x555572527780 .functor BUFZ 1, L_0x5555725209a0, C4<0>, C4<0>, C4<0>;
L_0x5555725277f0 .functor BUFZ 1, L_0x555572501640, C4<0>, C4<0>, C4<0>;
L_0x555572527be0 .functor BUFZ 1, L_0x555572500a90, C4<0>, C4<0>, C4<0>;
L_0x555572527c50 .functor BUFZ 1, L_0x555572501050, C4<0>, C4<0>, C4<0>;
L_0x555572527dd0 .functor BUFZ 32, L_0x555572527b70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555572527f20 .functor BUFZ 32, L_0x555572527a20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555572528060 .functor BUFZ 32, L_0x555572528120, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555724ec3f0_0 .var "clk", 0 0;
v0x5555724ec4b0_0 .net "ex_alu_op_base_in", 2 0, L_0x555572521830;  1 drivers
v0x5555724ec5c0_0 .net "ex_alu_op_ext_in", 6 0, L_0x5555725218f0;  1 drivers
v0x5555724ec6b0_0 .net "ex_alu_src_in", 0 0, L_0x5555725217c0;  1 drivers
v0x5555724ec750_0 .net "ex_branch_result_out", 31 0, L_0x555572526f70;  1 drivers
v0x5555724ec840_0 .net "ex_imm_value_in", 31 0, L_0x555572521a90;  1 drivers
v0x5555724ec8e0_0 .net "ex_is_branch_in", 0 0, L_0x555572521a20;  1 drivers
v0x5555724ec9b0_0 .net "ex_is_branch_out", 0 0, L_0x555572526cb0;  1 drivers
v0x5555724eca80_0 .net "ex_op1_in", 31 0, L_0x555572521550;  1 drivers
v0x5555724ecbb0_0 .net "ex_op2_in", 31 0, L_0x555572521650;  1 drivers
v0x5555724ecc80_0 .net "ex_pc_propagation_in", 31 0, L_0x555572521960;  1 drivers
v0x5555724ecd20_0 .net "ex_result_out", 31 0, L_0x5555725247f0;  1 drivers
v0x5555724ecde0_0 .net "ex_second_reg_propagation_out", 31 0, L_0x555572527010;  1 drivers
v0x5555724ecea0_0 .net "ex_sign_extended_in", 63 0, L_0x555572521750;  1 drivers
v0x5555724ecf40_0 .net "ex_zero_out", 0 0, L_0x555572527260;  1 drivers
v0x5555724ed010_0 .net "id_alu_op_base_out", 2 0, L_0x55557250ac40;  1 drivers
v0x5555724ed0e0_0 .net "id_alu_op_ext_out", 6 0, L_0x55557250cab0;  1 drivers
v0x5555724ed1b0_0 .net "id_alu_src_out", 0 0, L_0x55557250dfa0;  1 drivers
v0x5555724ed280_0 .net "id_first_reg_out", 31 0, L_0x555572520540;  1 drivers
v0x5555724ed370_0 .net "id_imm_value_out", 31 0, L_0x555572509be0;  1 drivers
v0x5555724ed410_0 .net "id_instr_in", 31 0, L_0x55557242b9e0;  1 drivers
v0x5555724ed4e0_0 .net "id_is_branch_out", 0 0, L_0x555572501640;  1 drivers
o0x779579973638 .functor BUFZ 1, c4<z>; HiZ drive
v0x5555724ed5b0_0 .net "id_is_write_back", 0 0, o0x779579973638;  0 drivers
v0x5555724ed680_0 .net "id_mem_read_out", 0 0, L_0x5555725209a0;  1 drivers
v0x5555724ed750_0 .net "id_mem_write_out", 0 0, L_0x555572520fb0;  1 drivers
v0x5555724ed820_0 .net "id_pc_propagation_in", 31 0, L_0x55557242a9f0;  1 drivers
v0x5555724ed8f0_0 .net "id_pc_propagation_out", 31 0, L_0x555572427c40;  1 drivers
v0x5555724ed9c0_0 .net "id_reg_write_from_load", 0 0, L_0x555572501050;  1 drivers
v0x5555724eda90_0 .net "id_second_reg_out", 31 0, L_0x555572520770;  1 drivers
v0x5555724edb80_0 .net "id_sign_extended_out", 63 0, L_0x555572501a80;  1 drivers
v0x5555724edc20_0 .net "id_write_en_in", 0 0, L_0x555572527be0;  1 drivers
v0x5555724edcc0_0 .net "id_write_en_out", 0 0, L_0x555572500a90;  1 drivers
v0x5555724edd90_0 .net "id_write_reg_dest_in", 4 0, L_0x5555725214e0;  1 drivers
v0x5555724ede30_0 .net "id_write_reg_dest_out", 4 0, L_0x5555724a9840;  1 drivers
v0x5555724edf00_0 .net "id_write_value_in", 31 0, L_0x555572528060;  1 drivers
v0x5555724edfa0_0 .net "if_branch_result_in", 31 0, L_0x5555725273a0;  1 drivers
v0x5555724ee090_0 .net "if_instr_out", 31 0, v0x5555724e9c30_0;  1 drivers
v0x5555724ee130_0 .net "if_pc_propagation_out", 31 0, v0x5555724e9ee0_0;  1 drivers
v0x5555724ee200_0 .net "if_was_branch_in", 0 0, L_0x555572527600;  1 drivers
o0x779579974388 .functor BUFZ 1, c4<z>; HiZ drive
v0x5555724ee2f0_0 .net "mem_dest_reg_prog_in", 0 0, o0x779579974388;  0 drivers
v0x5555724ee390_0 .net "mem_dest_reg_prog_out", 0 0, L_0x555572527960;  1 drivers
v0x5555724ee460_0 .net "mem_ex_result_in", 31 0, L_0x555572527410;  1 drivers
v0x5555724ee550_0 .net "mem_ex_zero_in", 0 0, L_0x555572521b50;  1 drivers
v0x5555724ee5f0_0 .net "mem_is_branch_op_in", 0 0, L_0x5555725277f0;  1 drivers
v0x5555724ee6c0_0 .net "mem_is_mem_read_in", 0 0, L_0x555572527780;  1 drivers
v0x5555724ee790_0 .net "mem_is_mem_write_in", 0 0, L_0x555572527670;  1 drivers
o0x779579974448 .functor BUFZ 1, c4<z>; HiZ drive
v0x5555724ee880_0 .net "mem_is_valid_branch_out", 0 0, o0x779579974448;  0 drivers
v0x5555724ee920_0 .net "mem_memory_res_out", 31 0, L_0x555572527b70;  1 drivers
v0x5555724eea10_0 .net "mem_original_value_out", 31 0, L_0x555572527a20;  1 drivers
v0x5555724eeab0_0 .net "mem_write_data_in", 31 0, L_0x555572527500;  1 drivers
v0x5555724eeba0_0 .var "rst", 0 0;
v0x5555724eec40_0 .net "wb_data_in", 31 0, L_0x555572527dd0;  1 drivers
v0x5555724eece0_0 .net "wb_mem_to_reg_in", 0 0, L_0x555572527c50;  1 drivers
v0x5555724eedb0_0 .net "wb_orig_in", 31 0, L_0x555572527f20;  1 drivers
v0x5555724eee80_0 .net "wb_result_out", 31 0, L_0x555572528120;  1 drivers
S_0x555572406190 .scope module, "ex_phase" "execution" 2 156, 3 2 0, S_0x5555724899b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "op1";
    .port_info 3 /INPUT 32 "op2";
    .port_info 4 /INPUT 64 "sign_extended";
    .port_info 5 /INPUT 3 "ALU_op";
    .port_info 6 /INPUT 7 "ALU_op_ext";
    .port_info 7 /INPUT 1 "ALU_src";
    .port_info 8 /INPUT 32 "in_pc_value";
    .port_info 9 /INPUT 1 "is_branch_in";
    .port_info 10 /INPUT 32 "imm_value";
    .port_info 11 /OUTPUT 32 "res";
    .port_info 12 /OUTPUT 1 "zero";
    .port_info 13 /OUTPUT 32 "branch_result";
    .port_info 14 /OUTPUT 32 "second_reg_propagation";
    .port_info 15 /OUTPUT 1 "is_branch_out";
L_0x5555725229d0 .functor AND 1, L_0x555572524b10, L_0x555572527260, C4<1>, C4<1>;
L_0x555572524fc0 .functor AND 1, L_0x555572524de0, L_0x555572524f20, C4<1>, C4<1>;
L_0x5555725253f0 .functor AND 1, L_0x555572525210, L_0x555572525350, C4<1>, C4<1>;
L_0x5555725257a0 .functor AND 1, L_0x555572525550, L_0x555572525700, C4<1>, C4<1>;
L_0x555572525690 .functor AND 1, L_0x555572525a20, L_0x555572525b60, C4<1>, C4<1>;
L_0x5555725260a0 .functor AND 1, L_0x555572525e20, L_0x555572526000, C4<1>, C4<1>;
L_0x555572527010 .functor BUFZ 32, L_0x555572521650, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55557245a0c0_0 .net "ALU_op", 2 0, L_0x555572521830;  alias, 1 drivers
v0x55557245a180_0 .net "ALU_op_ext", 6 0, L_0x5555725218f0;  alias, 1 drivers
v0x555572456320_0 .net "ALU_src", 0 0, L_0x5555725217c0;  alias, 1 drivers
L_0x7795794d1c80 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555724563c0_0 .net *"_ivl_10", 28 0, L_0x7795794d1c80;  1 drivers
v0x55557244b7d0_0 .net *"_ivl_101", 0 0, L_0x555572526730;  1 drivers
v0x55557244b8b0_0 .net *"_ivl_103", 0 0, L_0x5555725268c0;  1 drivers
v0x555572447a30_0 .net *"_ivl_105", 0 0, L_0x555572526b20;  1 drivers
L_0x7795794d1cc8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555572447b10_0 .net/2u *"_ivl_11", 31 0, L_0x7795794d1cc8;  1 drivers
L_0x7795794d21d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555572441800_0 .net/2u *"_ivl_114", 31 0, L_0x7795794d21d8;  1 drivers
v0x5555724418e0_0 .net *"_ivl_116", 0 0, L_0x5555725270d0;  1 drivers
L_0x7795794d2220 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55557243da60_0 .net/2u *"_ivl_118", 0 0, L_0x7795794d2220;  1 drivers
L_0x7795794d2268 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55557243db20_0 .net/2u *"_ivl_120", 0 0, L_0x7795794d2268;  1 drivers
v0x5555724353a0_0 .net *"_ivl_13", 0 0, L_0x555572524b10;  1 drivers
v0x555572435440_0 .net *"_ivl_16", 0 0, L_0x5555725229d0;  1 drivers
L_0x7795794d1d10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555572431600_0 .net/2u *"_ivl_17", 0 0, L_0x7795794d1d10;  1 drivers
v0x5555724316e0_0 .net *"_ivl_19", 31 0, L_0x555572524cf0;  1 drivers
L_0x7795794d1d58 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55557242b3d0_0 .net *"_ivl_22", 28 0, L_0x7795794d1d58;  1 drivers
L_0x7795794d1da0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55557242b4b0_0 .net/2u *"_ivl_23", 31 0, L_0x7795794d1da0;  1 drivers
v0x555572427630_0 .net *"_ivl_25", 0 0, L_0x555572524de0;  1 drivers
v0x5555724276f0_0 .net *"_ivl_28", 0 0, L_0x555572524f20;  1 drivers
v0x55557248a420_0 .net *"_ivl_30", 0 0, L_0x555572524fc0;  1 drivers
L_0x7795794d1de8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55557248a4e0_0 .net/2u *"_ivl_31", 0 0, L_0x7795794d1de8;  1 drivers
v0x55557248a7b0_0 .net *"_ivl_33", 31 0, L_0x5555725250d0;  1 drivers
L_0x7795794d1e30 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55557248a890_0 .net *"_ivl_36", 28 0, L_0x7795794d1e30;  1 drivers
L_0x7795794d1e78 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5555724acbf0_0 .net/2u *"_ivl_37", 31 0, L_0x7795794d1e78;  1 drivers
v0x5555724accd0_0 .net *"_ivl_39", 0 0, L_0x555572525210;  1 drivers
v0x5555724b0790_0 .net *"_ivl_4", 0 0, L_0x555572524980;  1 drivers
v0x5555724b0850_0 .net *"_ivl_43", 0 0, L_0x555572525350;  1 drivers
v0x5555723f3940_0 .net *"_ivl_46", 0 0, L_0x5555725253f0;  1 drivers
L_0x7795794d1ec0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555723f3a00_0 .net/2u *"_ivl_47", 0 0, L_0x7795794d1ec0;  1 drivers
v0x5555724817d0_0 .net *"_ivl_49", 31 0, L_0x555572525460;  1 drivers
L_0x7795794d1c38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555724818b0_0 .net/2u *"_ivl_5", 0 0, L_0x7795794d1c38;  1 drivers
L_0x7795794d1f08 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55557247f3d0_0 .net *"_ivl_52", 28 0, L_0x7795794d1f08;  1 drivers
L_0x7795794d1f50 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x55557247f4b0_0 .net/2u *"_ivl_53", 31 0, L_0x7795794d1f50;  1 drivers
v0x55557247cf40_0 .net *"_ivl_55", 0 0, L_0x555572525550;  1 drivers
v0x55557247d000_0 .net *"_ivl_59", 0 0, L_0x555572525700;  1 drivers
v0x555572472f70_0 .net *"_ivl_62", 0 0, L_0x5555725257a0;  1 drivers
L_0x7795794d1f98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555572473030_0 .net/2u *"_ivl_63", 0 0, L_0x7795794d1f98;  1 drivers
v0x555572468fa0_0 .net *"_ivl_65", 31 0, L_0x5555725258b0;  1 drivers
L_0x7795794d1fe0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555572469080_0 .net *"_ivl_68", 28 0, L_0x7795794d1fe0;  1 drivers
L_0x7795794d2028 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x555572466b10_0 .net/2u *"_ivl_69", 31 0, L_0x7795794d2028;  1 drivers
v0x555572466bf0_0 .net *"_ivl_7", 31 0, L_0x555572524a20;  1 drivers
v0x55557245cb40_0 .net *"_ivl_71", 0 0, L_0x555572525a20;  1 drivers
v0x55557245cc00_0 .net *"_ivl_73", 0 0, L_0x555572525b60;  1 drivers
v0x555572452ae0_0 .net *"_ivl_76", 0 0, L_0x555572525690;  1 drivers
L_0x7795794d2070 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555572452ba0_0 .net/2u *"_ivl_77", 0 0, L_0x7795794d2070;  1 drivers
v0x5555724506e0_0 .net *"_ivl_79", 31 0, L_0x555572525d30;  1 drivers
L_0x7795794d20b8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555724507c0_0 .net *"_ivl_82", 28 0, L_0x7795794d20b8;  1 drivers
L_0x7795794d2100 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x55557244e250_0 .net/2u *"_ivl_83", 31 0, L_0x7795794d2100;  1 drivers
v0x55557244e330_0 .net *"_ivl_85", 0 0, L_0x555572525e20;  1 drivers
v0x555572444280_0 .net *"_ivl_87", 0 0, L_0x555572526000;  1 drivers
v0x555572444340_0 .net *"_ivl_90", 0 0, L_0x5555725260a0;  1 drivers
L_0x7795794d2148 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55557243a2b0_0 .net/2u *"_ivl_91", 0 0, L_0x7795794d2148;  1 drivers
L_0x7795794d2190 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55557243a390_0 .net/2u *"_ivl_93", 0 0, L_0x7795794d2190;  1 drivers
v0x555572437e20_0 .net *"_ivl_95", 0 0, L_0x5555725261b0;  1 drivers
v0x555572437f00_0 .net *"_ivl_97", 0 0, L_0x555572525f60;  1 drivers
v0x55557242de50_0 .net *"_ivl_99", 0 0, L_0x5555725264e0;  1 drivers
v0x55557242df30_0 .net "ass_op2", 31 0, L_0x555572521bc0;  1 drivers
v0x5555724adb40_0 .net "branch_result", 31 0, L_0x555572526f70;  alias, 1 drivers
v0x5555724adc20_0 .net "clk", 0 0, v0x5555724ec3f0_0;  1 drivers
v0x55557241c3a0_0 .net/s "imm_value", 31 0, L_0x555572521a90;  alias, 1 drivers
v0x55557241c480_0 .net "in_pc_value", 31 0, L_0x555572521960;  alias, 1 drivers
v0x555572419a30_0 .net "is_branch_in", 0 0, L_0x555572521a20;  alias, 1 drivers
v0x555572419af0_0 .net "is_branch_out", 0 0, L_0x555572526cb0;  alias, 1 drivers
v0x5555724a37a0_0 .net "op1", 31 0, L_0x555572521550;  alias, 1 drivers
v0x555572365710_0 .net "op2", 31 0, L_0x555572521650;  alias, 1 drivers
v0x5555724a3840_0 .net "res", 31 0, L_0x5555725247f0;  alias, 1 drivers
v0x5555724a3570_0 .net "rst", 0 0, v0x5555724eeba0_0;  1 drivers
v0x5555724a3610_0 .net "second_reg_propagation", 31 0, L_0x555572527010;  alias, 1 drivers
v0x5555724a1a70_0 .net "sign_extended", 63 0, L_0x555572521750;  alias, 1 drivers
v0x5555724a1b50_0 .net "zero", 0 0, L_0x555572527260;  alias, 1 drivers
L_0x555572521bc0 .functor MUXZ 32, L_0x555572521650, L_0x555572521a90, L_0x5555725217c0, C4<>;
L_0x555572524980 .reduce/nor L_0x555572521a20;
L_0x555572524a20 .concat [ 3 29 0 0], L_0x555572521830, L_0x7795794d1c80;
L_0x555572524b10 .cmp/eq 32, L_0x555572524a20, L_0x7795794d1cc8;
L_0x555572524cf0 .concat [ 3 29 0 0], L_0x555572521830, L_0x7795794d1d58;
L_0x555572524de0 .cmp/eq 32, L_0x555572524cf0, L_0x7795794d1da0;
L_0x555572524f20 .reduce/nor L_0x555572527260;
L_0x5555725250d0 .concat [ 3 29 0 0], L_0x555572521830, L_0x7795794d1e30;
L_0x555572525210 .cmp/eq 32, L_0x5555725250d0, L_0x7795794d1e78;
L_0x555572525350 .cmp/gt.s 32, L_0x555572521650, L_0x555572521550;
L_0x555572525460 .concat [ 3 29 0 0], L_0x555572521830, L_0x7795794d1f08;
L_0x555572525550 .cmp/eq 32, L_0x555572525460, L_0x7795794d1f50;
L_0x555572525700 .cmp/ge.s 32, L_0x555572521550, L_0x555572521650;
L_0x5555725258b0 .concat [ 3 29 0 0], L_0x555572521830, L_0x7795794d1fe0;
L_0x555572525a20 .cmp/eq 32, L_0x5555725258b0, L_0x7795794d2028;
L_0x555572525b60 .cmp/gt 32, L_0x555572521650, L_0x555572521550;
L_0x555572525d30 .concat [ 3 29 0 0], L_0x555572521830, L_0x7795794d20b8;
L_0x555572525e20 .cmp/eq 32, L_0x555572525d30, L_0x7795794d2100;
L_0x555572526000 .cmp/ge 32, L_0x555572521550, L_0x555572521650;
L_0x5555725261b0 .functor MUXZ 1, L_0x7795794d2190, L_0x7795794d2148, L_0x5555725260a0, C4<>;
L_0x555572525f60 .functor MUXZ 1, L_0x5555725261b0, L_0x7795794d2070, L_0x555572525690, C4<>;
L_0x5555725264e0 .functor MUXZ 1, L_0x555572525f60, L_0x7795794d1f98, L_0x5555725257a0, C4<>;
L_0x555572526730 .functor MUXZ 1, L_0x5555725264e0, L_0x7795794d1ec0, L_0x5555725253f0, C4<>;
L_0x5555725268c0 .functor MUXZ 1, L_0x555572526730, L_0x7795794d1de8, L_0x555572524fc0, C4<>;
L_0x555572526b20 .functor MUXZ 1, L_0x5555725268c0, L_0x7795794d1d10, L_0x5555725229d0, C4<>;
L_0x555572526cb0 .functor MUXZ 1, L_0x555572526b20, L_0x7795794d1c38, L_0x555572524980, C4<>;
L_0x555572526f70 .arith/sum 32, L_0x555572521a90, L_0x555572521960;
L_0x5555725270d0 .cmp/eq 32, L_0x5555725247f0, L_0x7795794d21d8;
L_0x555572527260 .functor MUXZ 1, L_0x7795794d2268, L_0x7795794d2220, L_0x5555725270d0, C4<>;
S_0x5555724071b0 .scope module, "alu" "ALU" 3 64, 4 2 0, S_0x555572406190;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 3 "ALU_op";
    .port_info 3 /INPUT 7 "ALU_op_ext";
    .port_info 4 /OUTPUT 32 "res";
L_0x555572521ec0 .functor AND 1, L_0x555572521c60, L_0x555572521d90, C4<1>, C4<1>;
L_0x555572522070 .functor XOR 32, L_0x555572521550, L_0x555572521bc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555572522490 .functor OR 32, L_0x555572521550, L_0x555572521bc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555572522640 .functor AND 32, L_0x555572521550, L_0x555572521bc0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x555572522a40 .functor AND 1, L_0x555572522840, L_0x5555725228e0, C4<1>, C4<1>;
v0x555572430e00_0 .net "ALU_op", 2 0, L_0x555572521830;  alias, 1 drivers
v0x55557242baf0_0 .net "ALU_op_ext", 6 0, L_0x5555725218f0;  alias, 1 drivers
L_0x7795794d1bf0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55557242bbf0_0 .net/2u *"_ivl_101", 31 0, L_0x7795794d1bf0;  1 drivers
v0x55557242ab00_0 .net *"_ivl_103", 31 0, L_0x555572523580;  1 drivers
v0x55557242abd0_0 .net *"_ivl_105", 31 0, L_0x5555725237d0;  1 drivers
v0x555572427d50_0 .net *"_ivl_107", 31 0, L_0x555572523960;  1 drivers
v0x555572427e50_0 .net *"_ivl_109", 31 0, L_0x555572523bc0;  1 drivers
v0x5555724539e0_0 .net *"_ivl_11", 0 0, L_0x555572521ec0;  1 drivers
v0x555572452fe0_0 .net *"_ivl_111", 31 0, L_0x555572523d50;  1 drivers
v0x5555724530c0_0 .net *"_ivl_113", 31 0, L_0x555572523fc0;  1 drivers
v0x555572451520_0 .net *"_ivl_115", 31 0, L_0x555572524150;  1 drivers
v0x555572451600_0 .net *"_ivl_117", 31 0, L_0x5555725243d0;  1 drivers
v0x555572450c00_0 .net *"_ivl_119", 31 0, L_0x555572524560;  1 drivers
v0x555572450ce0_0 .net *"_ivl_14", 31 0, L_0x555572521fd0;  1 drivers
L_0x7795794d1800 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55557244f160_0 .net/2u *"_ivl_16", 2 0, L_0x7795794d1800;  1 drivers
v0x55557244e7e0_0 .net *"_ivl_18", 0 0, L_0x555572522170;  1 drivers
L_0x7795794d1770 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55557244e8a0_0 .net/2u *"_ivl_2", 2 0, L_0x7795794d1770;  1 drivers
v0x555572445150_0 .net *"_ivl_22", 31 0, L_0x555572522210;  1 drivers
L_0x7795794d1848 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x555572445230_0 .net/2u *"_ivl_24", 2 0, L_0x7795794d1848;  1 drivers
v0x555572444810_0 .net *"_ivl_26", 0 0, L_0x5555725222b0;  1 drivers
v0x5555724448d0_0 .net *"_ivl_30", 31 0, L_0x555572522070;  1 drivers
L_0x7795794d1890 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x55557243b0f0_0 .net/2u *"_ivl_32", 2 0, L_0x7795794d1890;  1 drivers
v0x55557243b1d0_0 .net *"_ivl_34", 0 0, L_0x5555725223a0;  1 drivers
v0x55557243a7b0_0 .net *"_ivl_38", 31 0, L_0x555572522490;  1 drivers
v0x55557243a890_0 .net *"_ivl_4", 0 0, L_0x555572521c60;  1 drivers
L_0x7795794d18d8 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x555572438cf0_0 .net/2u *"_ivl_40", 2 0, L_0x7795794d18d8;  1 drivers
v0x555572438dd0_0 .net *"_ivl_42", 0 0, L_0x555572522500;  1 drivers
v0x5555724383b0_0 .net *"_ivl_46", 31 0, L_0x555572522640;  1 drivers
L_0x7795794d1920 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x555572438490_0 .net/2u *"_ivl_48", 2 0, L_0x7795794d1920;  1 drivers
v0x55557242ed20_0 .net *"_ivl_50", 0 0, L_0x5555725226b0;  1 drivers
v0x55557242ede0_0 .net *"_ivl_54", 31 0, L_0x5555725227a0;  1 drivers
L_0x7795794d1968 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x55557242e3e0_0 .net/2u *"_ivl_56", 2 0, L_0x7795794d1968;  1 drivers
v0x55557242e4c0_0 .net *"_ivl_58", 0 0, L_0x555572522840;  1 drivers
L_0x7795794d17b8 .functor BUFT 1, C4<0100000>, C4<0>, C4<0>, C4<0>;
v0x5555724aadb0_0 .net/2u *"_ivl_6", 6 0, L_0x7795794d17b8;  1 drivers
L_0x7795794d19b0 .functor BUFT 1, C4<0100000>, C4<0>, C4<0>, C4<0>;
v0x5555724aae90_0 .net/2u *"_ivl_60", 6 0, L_0x7795794d19b0;  1 drivers
v0x5555724a94e0_0 .net *"_ivl_62", 0 0, L_0x5555725228e0;  1 drivers
v0x5555724a95a0_0 .net *"_ivl_65", 0 0, L_0x555572522a40;  1 drivers
v0x5555724a8e60_0 .net *"_ivl_67", 31 0, L_0x555572522b50;  1 drivers
L_0x7795794d19f8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x5555724a8f40_0 .net/2u *"_ivl_69", 2 0, L_0x7795794d19f8;  1 drivers
v0x55557248bbc0_0 .net *"_ivl_71", 0 0, L_0x555572522bf0;  1 drivers
v0x55557248bc80_0 .net *"_ivl_75", 31 0, L_0x555572522d60;  1 drivers
L_0x7795794d1a40 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5555723f7d60_0 .net/2u *"_ivl_77", 2 0, L_0x7795794d1a40;  1 drivers
v0x5555723f7e40_0 .net *"_ivl_79", 0 0, L_0x555572522e00;  1 drivers
v0x55557241ae20_0 .net *"_ivl_8", 0 0, L_0x555572521d90;  1 drivers
v0x55557241aee0_0 .net *"_ivl_81", 0 0, L_0x555572522f80;  1 drivers
L_0x7795794d1a88 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5555724052a0_0 .net/2u *"_ivl_83", 31 0, L_0x7795794d1a88;  1 drivers
L_0x7795794d1ad0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555572405380_0 .net/2u *"_ivl_85", 31 0, L_0x7795794d1ad0;  1 drivers
v0x55557247a4c0_0 .net *"_ivl_87", 31 0, L_0x555572523020;  1 drivers
L_0x7795794d1b18 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x55557247a5a0_0 .net/2u *"_ivl_89", 2 0, L_0x7795794d1b18;  1 drivers
v0x555572476720_0 .net *"_ivl_91", 0 0, L_0x555572523250;  1 drivers
v0x5555724767e0_0 .net *"_ivl_93", 0 0, L_0x555572523340;  1 drivers
L_0x7795794d1b60 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5555724704f0_0 .net/2u *"_ivl_95", 31 0, L_0x7795794d1b60;  1 drivers
L_0x7795794d1ba8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555724705d0_0 .net/2u *"_ivl_97", 31 0, L_0x7795794d1ba8;  1 drivers
v0x55557246c750_0 .net *"_ivl_99", 31 0, L_0x5555725230c0;  1 drivers
v0x55557246c830_0 .net "op1", 31 0, L_0x555572521550;  alias, 1 drivers
v0x555572464090_0 .net "op2", 31 0, L_0x555572521bc0;  alias, 1 drivers
v0x555572464170_0 .net/s "res", 31 0, L_0x5555725247f0;  alias, 1 drivers
v0x5555724602f0_0 .net/s "signed_op1", 31 0, L_0x555572521550;  alias, 1 drivers
v0x5555724603b0_0 .net/s "signed_op2", 31 0, L_0x555572521bc0;  alias, 1 drivers
L_0x555572521c60 .cmp/eq 3, L_0x555572521830, L_0x7795794d1770;
L_0x555572521d90 .cmp/eq 7, L_0x5555725218f0, L_0x7795794d17b8;
L_0x555572521fd0 .arith/sub 32, L_0x555572521550, L_0x555572521bc0;
L_0x555572522170 .cmp/eq 3, L_0x555572521830, L_0x7795794d1800;
L_0x555572522210 .arith/sum 32, L_0x555572521550, L_0x555572521bc0;
L_0x5555725222b0 .cmp/eq 3, L_0x555572521830, L_0x7795794d1848;
L_0x5555725223a0 .cmp/eq 3, L_0x555572521830, L_0x7795794d1890;
L_0x555572522500 .cmp/eq 3, L_0x555572521830, L_0x7795794d18d8;
L_0x5555725226b0 .cmp/eq 3, L_0x555572521830, L_0x7795794d1920;
L_0x5555725227a0 .shift/l 32, L_0x555572521550, L_0x555572521bc0;
L_0x555572522840 .cmp/eq 3, L_0x555572521830, L_0x7795794d1968;
L_0x5555725228e0 .cmp/eq 7, L_0x5555725218f0, L_0x7795794d19b0;
L_0x555572522b50 .shift/rs 32, L_0x555572521550, L_0x555572521bc0;
L_0x555572522bf0 .cmp/eq 3, L_0x555572521830, L_0x7795794d19f8;
L_0x555572522d60 .shift/r 32, L_0x555572521550, L_0x555572521bc0;
L_0x555572522e00 .cmp/eq 3, L_0x555572521830, L_0x7795794d1a40;
L_0x555572522f80 .cmp/gt.s 32, L_0x555572521bc0, L_0x555572521550;
L_0x555572523020 .functor MUXZ 32, L_0x7795794d1ad0, L_0x7795794d1a88, L_0x555572522f80, C4<>;
L_0x555572523250 .cmp/eq 3, L_0x555572521830, L_0x7795794d1b18;
L_0x555572523340 .cmp/gt 32, L_0x555572521bc0, L_0x555572521550;
L_0x5555725230c0 .functor MUXZ 32, L_0x7795794d1ba8, L_0x7795794d1b60, L_0x555572523340, C4<>;
L_0x555572523580 .functor MUXZ 32, L_0x7795794d1bf0, L_0x5555725230c0, L_0x555572523250, C4<>;
L_0x5555725237d0 .functor MUXZ 32, L_0x555572523580, L_0x555572523020, L_0x555572522e00, C4<>;
L_0x555572523960 .functor MUXZ 32, L_0x5555725237d0, L_0x555572522d60, L_0x555572522bf0, C4<>;
L_0x555572523bc0 .functor MUXZ 32, L_0x555572523960, L_0x555572522b50, L_0x555572522a40, C4<>;
L_0x555572523d50 .functor MUXZ 32, L_0x555572523bc0, L_0x5555725227a0, L_0x5555725226b0, C4<>;
L_0x555572523fc0 .functor MUXZ 32, L_0x555572523d50, L_0x555572522640, L_0x555572522500, C4<>;
L_0x555572524150 .functor MUXZ 32, L_0x555572523fc0, L_0x555572522490, L_0x5555725223a0, C4<>;
L_0x5555725243d0 .functor MUXZ 32, L_0x555572524150, L_0x555572522070, L_0x5555725222b0, C4<>;
L_0x555572524560 .functor MUXZ 32, L_0x5555725243d0, L_0x555572522210, L_0x555572522170, C4<>;
L_0x5555725247f0 .functor MUXZ 32, L_0x555572524560, L_0x555572521fd0, L_0x555572521ec0, C4<>;
S_0x5555724081d0 .scope module, "id_phase" "instruction_decoding" 2 112, 5 2 0, S_0x5555724899b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /INPUT 5 "reg_write_dest";
    .port_info 4 /INPUT 1 "need_to_write";
    .port_info 5 /INPUT 32 "reg_write_dest_value";
    .port_info 6 /INPUT 32 "in_pc_value";
    .port_info 7 /OUTPUT 64 "sign_extended";
    .port_info 8 /OUTPUT 32 "first_reg";
    .port_info 9 /OUTPUT 32 "second_reg";
    .port_info 10 /OUTPUT 5 "reg_write_target";
    .port_info 11 /OUTPUT 1 "reg_write";
    .port_info 12 /OUTPUT 1 "reg_write_from_load";
    .port_info 13 /OUTPUT 32 "out_pc_value";
    .port_info 14 /OUTPUT 3 "ALU_op_base";
    .port_info 15 /OUTPUT 7 "ALU_op_ext";
    .port_info 16 /OUTPUT 1 "ALU_src";
    .port_info 17 /OUTPUT 32 "imm_value";
    .port_info 18 /OUTPUT 1 "is_branch";
    .port_info 19 /OUTPUT 1 "mem_write";
    .port_info 20 /OUTPUT 1 "mem_read";
    .port_info 21 /OUTPUT 1 "is_write_back";
L_0x555572427c40 .functor BUFZ 32, L_0x55557242a9f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555572392080 .functor OR 1, L_0x5555724ffb80, L_0x5555724ffe50, C4<0>, C4<0>;
L_0x5555724a9840 .functor BUFZ 5, L_0x5555724ef720, C4<00000>, C4<00000>, C4<00000>;
L_0x5555725002c0 .functor AND 1, L_0x555572500180, L_0x5555725004b0, C4<1>, C4<1>;
L_0x555572500980 .functor AND 1, L_0x5555725002c0, L_0x5555725007b0, C4<1>, C4<1>;
L_0x5555725022f0 .functor OR 1, L_0x555572501d90, L_0x5555725020b0, C4<0>, C4<0>;
L_0x555572502780 .functor OR 1, L_0x5555725022f0, L_0x555572502530, C4<0>, C4<0>;
L_0x555572502be0 .functor OR 1, L_0x555572502780, L_0x555572502980, C4<0>, C4<0>;
L_0x555572504680 .functor OR 1, L_0x555572504000, L_0x5555725043b0, C4<0>, C4<0>;
L_0x555572504790 .functor AND 1, L_0x555572503c10, L_0x555572504680, C4<1>, C4<1>;
L_0x555572504900 .functor AND 1, L_0x555572502be0, L_0x555572504790, C4<1>, C4<1>;
L_0x55557250a220 .functor OR 1, L_0x55557250a0e0, L_0x555572503190, C4<0>, C4<0>;
L_0x55557250c2a0 .functor OR 1, L_0x55557250bc00, L_0x55557250c160, C4<0>, C4<0>;
L_0x55557250c3b0 .functor AND 1, L_0x55557250b6b0, L_0x55557250c2a0, C4<1>, C4<1>;
L_0x55557250a2e0 .functor OR 1, L_0x55557250b170, L_0x55557250c3b0, C4<0>, C4<0>;
L_0x55557250d750 .functor OR 1, L_0x55557250d080, L_0x55557250d610, C4<0>, C4<0>;
L_0x55557250de90 .functor OR 1, L_0x55557250d750, L_0x55557250dd50, C4<0>, C4<0>;
v0x5555724db8b0_0 .net "ALU_op_base", 2 0, L_0x55557250ac40;  alias, 1 drivers
v0x5555724db9b0_0 .net "ALU_op_ext", 6 0, L_0x55557250cab0;  alias, 1 drivers
v0x5555724dba90_0 .net "ALU_src", 0 0, L_0x55557250dfa0;  alias, 1 drivers
v0x5555724dbb60_0 .net *"_ivl_102", 31 0, L_0x555572501ca0;  1 drivers
L_0x7795794d0600 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555724dbc40_0 .net *"_ivl_105", 24 0, L_0x7795794d0600;  1 drivers
L_0x7795794d0648 .functor BUFT 1, C4<00000000000000000000000000010011>, C4<0>, C4<0>, C4<0>;
v0x5555724dbd20_0 .net/2u *"_ivl_106", 31 0, L_0x7795794d0648;  1 drivers
v0x5555724dbe00_0 .net *"_ivl_108", 0 0, L_0x555572501d90;  1 drivers
v0x5555724dbec0_0 .net *"_ivl_110", 31 0, L_0x555572501fc0;  1 drivers
L_0x7795794d0690 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555724dbfa0_0 .net *"_ivl_113", 24 0, L_0x7795794d0690;  1 drivers
L_0x7795794d06d8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5555724dc080_0 .net/2u *"_ivl_114", 31 0, L_0x7795794d06d8;  1 drivers
v0x5555724dc160_0 .net *"_ivl_116", 0 0, L_0x5555725020b0;  1 drivers
v0x5555724dc220_0 .net *"_ivl_119", 0 0, L_0x5555725022f0;  1 drivers
v0x5555724dc2e0_0 .net *"_ivl_120", 31 0, L_0x555572502440;  1 drivers
L_0x7795794d0720 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555724dc3c0_0 .net *"_ivl_123", 24 0, L_0x7795794d0720;  1 drivers
L_0x7795794d0768 .functor BUFT 1, C4<00000000000000000000000001100111>, C4<0>, C4<0>, C4<0>;
v0x5555724dc4a0_0 .net/2u *"_ivl_124", 31 0, L_0x7795794d0768;  1 drivers
v0x5555724dc580_0 .net *"_ivl_126", 0 0, L_0x555572502530;  1 drivers
v0x5555724dc640_0 .net *"_ivl_129", 0 0, L_0x555572502780;  1 drivers
v0x5555724dc810_0 .net *"_ivl_130", 31 0, L_0x555572502890;  1 drivers
L_0x7795794d07b0 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555724dc8f0_0 .net *"_ivl_133", 24 0, L_0x7795794d07b0;  1 drivers
L_0x7795794d07f8 .functor BUFT 1, C4<00000000000000000000000001110011>, C4<0>, C4<0>, C4<0>;
v0x5555724dc9d0_0 .net/2u *"_ivl_134", 31 0, L_0x7795794d07f8;  1 drivers
v0x5555724dcab0_0 .net *"_ivl_136", 0 0, L_0x555572502980;  1 drivers
v0x5555724dcb70_0 .net *"_ivl_14", 31 0, L_0x5555724efa80;  1 drivers
v0x5555724dcc50_0 .net *"_ivl_140", 31 0, L_0x555572502d40;  1 drivers
L_0x7795794d0840 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555724dcd30_0 .net *"_ivl_143", 24 0, L_0x7795794d0840;  1 drivers
L_0x7795794d0888 .functor BUFT 1, C4<00000000000000000000000001101111>, C4<0>, C4<0>, C4<0>;
v0x5555724dce10_0 .net/2u *"_ivl_144", 31 0, L_0x7795794d0888;  1 drivers
v0x5555724dcef0_0 .net *"_ivl_148", 31 0, L_0x5555725030a0;  1 drivers
L_0x7795794d08d0 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555724dcfd0_0 .net *"_ivl_151", 24 0, L_0x7795794d08d0;  1 drivers
L_0x7795794d0918 .functor BUFT 1, C4<00000000000000000000000000100011>, C4<0>, C4<0>, C4<0>;
v0x5555724dd0b0_0 .net/2u *"_ivl_152", 31 0, L_0x7795794d0918;  1 drivers
v0x5555724dd190_0 .net *"_ivl_156", 31 0, L_0x555572503410;  1 drivers
L_0x7795794d0960 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555724dd270_0 .net *"_ivl_159", 24 0, L_0x7795794d0960;  1 drivers
L_0x7795794d09a8 .functor BUFT 1, C4<00000000000000000000000001100011>, C4<0>, C4<0>, C4<0>;
v0x5555724dd350_0 .net/2u *"_ivl_160", 31 0, L_0x7795794d09a8;  1 drivers
v0x5555724dd430_0 .net *"_ivl_164", 31 0, L_0x555572503790;  1 drivers
L_0x7795794d09f0 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555724dd510_0 .net *"_ivl_167", 24 0, L_0x7795794d09f0;  1 drivers
L_0x7795794d0a38 .functor BUFT 1, C4<00000000000000000000000000110111>, C4<0>, C4<0>, C4<0>;
v0x5555724dd5f0_0 .net/2u *"_ivl_168", 31 0, L_0x7795794d0a38;  1 drivers
L_0x7795794d0060 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555724dd6d0_0 .net *"_ivl_17", 24 0, L_0x7795794d0060;  1 drivers
v0x5555724dd7b0_0 .net *"_ivl_172", 31 0, L_0x555572503b20;  1 drivers
L_0x7795794d0a80 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555724dd890_0 .net *"_ivl_175", 24 0, L_0x7795794d0a80;  1 drivers
L_0x7795794d0ac8 .functor BUFT 1, C4<00000000000000000000000000010011>, C4<0>, C4<0>, C4<0>;
v0x5555724dd970_0 .net/2u *"_ivl_176", 31 0, L_0x7795794d0ac8;  1 drivers
v0x5555724dda50_0 .net *"_ivl_178", 0 0, L_0x555572503c10;  1 drivers
L_0x7795794d00a8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5555724ddb10_0 .net/2u *"_ivl_18", 31 0, L_0x7795794d00a8;  1 drivers
v0x5555724ddbf0_0 .net *"_ivl_180", 31 0, L_0x555572503ec0;  1 drivers
L_0x7795794d0b10 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555724ddcd0_0 .net *"_ivl_183", 28 0, L_0x7795794d0b10;  1 drivers
L_0x7795794d0b58 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5555724dddb0_0 .net/2u *"_ivl_184", 31 0, L_0x7795794d0b58;  1 drivers
v0x5555724dde90_0 .net *"_ivl_186", 0 0, L_0x555572504000;  1 drivers
v0x5555724ddf50_0 .net *"_ivl_188", 31 0, L_0x5555725042c0;  1 drivers
L_0x7795794d0ba0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555724de030_0 .net *"_ivl_191", 28 0, L_0x7795794d0ba0;  1 drivers
L_0x7795794d0be8 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x5555724de110_0 .net/2u *"_ivl_192", 31 0, L_0x7795794d0be8;  1 drivers
v0x5555724de1f0_0 .net *"_ivl_194", 0 0, L_0x5555725043b0;  1 drivers
v0x5555724de2b0_0 .net *"_ivl_197", 0 0, L_0x555572504680;  1 drivers
v0x5555724de370_0 .net *"_ivl_199", 0 0, L_0x555572504790;  1 drivers
v0x5555724de430_0 .net *"_ivl_20", 0 0, L_0x5555724ffb80;  1 drivers
v0x5555724de4f0_0 .net *"_ivl_201", 0 0, L_0x555572504900;  1 drivers
L_0x7795794d0c30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555724de5b0_0 .net/2u *"_ivl_202", 26 0, L_0x7795794d0c30;  1 drivers
v0x5555724de690_0 .net *"_ivl_205", 4 0, L_0x5555725049c0;  1 drivers
v0x5555724de770_0 .net *"_ivl_206", 31 0, L_0x555572504a60;  1 drivers
v0x5555724de850_0 .net *"_ivl_208", 32 0, L_0x555572504d40;  1 drivers
L_0x7795794d0c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555724de930_0 .net *"_ivl_211", 0 0, L_0x7795794d0c78;  1 drivers
v0x5555724dea10_0 .net *"_ivl_213", 0 0, L_0x555572504e80;  1 drivers
v0x5555724deaf0_0 .net *"_ivl_215", 20 0, L_0x5555725050d0;  1 drivers
v0x5555724debd0_0 .net *"_ivl_217", 11 0, L_0x5555725051c0;  1 drivers
v0x5555724decb0_0 .net *"_ivl_218", 32 0, L_0x555572505420;  1 drivers
v0x5555724ded90_0 .net *"_ivl_22", 31 0, L_0x5555724ffd10;  1 drivers
v0x5555724dee70_0 .net *"_ivl_221", 0 0, L_0x555572505560;  1 drivers
v0x5555724def50_0 .net *"_ivl_223", 10 0, L_0x5555725057d0;  1 drivers
v0x5555724df030_0 .net *"_ivl_225", 0 0, L_0x5555725058c0;  1 drivers
v0x5555724df110_0 .net *"_ivl_227", 9 0, L_0x555572505b40;  1 drivers
v0x5555724df1f0_0 .net *"_ivl_229", 0 0, L_0x555572505be0;  1 drivers
v0x5555724df2d0_0 .net *"_ivl_231", 7 0, L_0x555572505e70;  1 drivers
L_0x7795794d0cc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555724df3b0_0 .net/2u *"_ivl_232", 0 0, L_0x7795794d0cc0;  1 drivers
v0x5555724df490_0 .net *"_ivl_234", 31 0, L_0x555572505f10;  1 drivers
v0x5555724df570_0 .net *"_ivl_236", 32 0, L_0x555572506390;  1 drivers
L_0x7795794d0d08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555724df650_0 .net *"_ivl_239", 0 0, L_0x7795794d0d08;  1 drivers
v0x5555724df730_0 .net *"_ivl_241", 0 0, L_0x5555725064d0;  1 drivers
v0x5555724df810_0 .net *"_ivl_243", 19 0, L_0x555572506780;  1 drivers
v0x5555724df8f0_0 .net *"_ivl_245", 6 0, L_0x555572506870;  1 drivers
v0x5555724df9d0_0 .net *"_ivl_247", 4 0, L_0x555572506b30;  1 drivers
v0x5555724dfab0_0 .net *"_ivl_248", 31 0, L_0x555572506bd0;  1 drivers
L_0x7795794d00f0 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555724dfb90_0 .net *"_ivl_25", 24 0, L_0x7795794d00f0;  1 drivers
v0x5555724dfc70_0 .net *"_ivl_250", 32 0, L_0x555572506f90;  1 drivers
L_0x7795794d0d50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555724dfd50_0 .net *"_ivl_253", 0 0, L_0x7795794d0d50;  1 drivers
v0x5555724dfe30_0 .net *"_ivl_255", 0 0, L_0x5555725070d0;  1 drivers
v0x5555724dff10_0 .net *"_ivl_257", 18 0, L_0x5555725073b0;  1 drivers
v0x5555724dfff0_0 .net *"_ivl_259", 0 0, L_0x5555725074a0;  1 drivers
L_0x7795794d0138 .functor BUFT 1, C4<00000000000000000000000000100011>, C4<0>, C4<0>, C4<0>;
v0x5555724e00d0_0 .net/2u *"_ivl_26", 31 0, L_0x7795794d0138;  1 drivers
v0x5555724e01b0_0 .net *"_ivl_261", 0 0, L_0x555572507790;  1 drivers
v0x5555724e0290_0 .net *"_ivl_263", 5 0, L_0x555572507830;  1 drivers
v0x5555724e0370_0 .net *"_ivl_265", 3 0, L_0x555572507b30;  1 drivers
L_0x7795794d0d98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555724e0450_0 .net/2u *"_ivl_266", 0 0, L_0x7795794d0d98;  1 drivers
v0x5555724e0530_0 .net *"_ivl_268", 31 0, L_0x555572507c30;  1 drivers
v0x5555724e0610_0 .net *"_ivl_270", 32 0, L_0x555572508150;  1 drivers
L_0x7795794d0de0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555724e06f0_0 .net *"_ivl_273", 0 0, L_0x7795794d0de0;  1 drivers
v0x5555724e07d0_0 .net *"_ivl_275", 19 0, L_0x555572508290;  1 drivers
L_0x7795794d0e28 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555724e08b0_0 .net/2u *"_ivl_276", 11 0, L_0x7795794d0e28;  1 drivers
v0x5555724e0990_0 .net *"_ivl_278", 31 0, L_0x5555725085b0;  1 drivers
v0x5555724e0a70_0 .net *"_ivl_28", 0 0, L_0x5555724ffe50;  1 drivers
v0x5555724e0b30_0 .net *"_ivl_280", 32 0, L_0x5555725086f0;  1 drivers
L_0x7795794d0e70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555724e0c10_0 .net *"_ivl_283", 0 0, L_0x7795794d0e70;  1 drivers
L_0x7795794d0eb8 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555724e0cf0_0 .net/2u *"_ivl_284", 32 0, L_0x7795794d0eb8;  1 drivers
v0x5555724e0dd0_0 .net *"_ivl_286", 32 0, L_0x555572508ac0;  1 drivers
v0x5555724e0eb0_0 .net *"_ivl_288", 32 0, L_0x555572508c50;  1 drivers
v0x5555724e0f90_0 .net *"_ivl_290", 32 0, L_0x555572509080;  1 drivers
v0x5555724e1070_0 .net *"_ivl_292", 32 0, L_0x555572509210;  1 drivers
v0x5555724e1150_0 .net *"_ivl_294", 32 0, L_0x555572509650;  1 drivers
v0x5555724e1230_0 .net *"_ivl_296", 32 0, L_0x555572509790;  1 drivers
v0x5555724e1310_0 .net *"_ivl_300", 31 0, L_0x555572509d20;  1 drivers
L_0x7795794d0f00 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555724e13f0_0 .net *"_ivl_303", 24 0, L_0x7795794d0f00;  1 drivers
L_0x7795794d0f48 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5555724e14d0_0 .net/2u *"_ivl_304", 31 0, L_0x7795794d0f48;  1 drivers
v0x5555724e15b0_0 .net *"_ivl_306", 0 0, L_0x55557250a0e0;  1 drivers
v0x5555724e1670_0 .net *"_ivl_311", 0 0, L_0x55557250a350;  1 drivers
v0x5555724e1730_0 .net *"_ivl_312", 3 0, L_0x55557250a720;  1 drivers
L_0x7795794d0f90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555724e1810_0 .net *"_ivl_315", 0 0, L_0x7795794d0f90;  1 drivers
L_0x7795794d0fd8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5555724e18f0_0 .net/2u *"_ivl_316", 3 0, L_0x7795794d0fd8;  1 drivers
v0x5555724e19d0_0 .net *"_ivl_318", 3 0, L_0x55557250a7c0;  1 drivers
L_0x7795794d1020 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x5555724e1ab0_0 .net/2u *"_ivl_322", 6 0, L_0x7795794d1020;  1 drivers
v0x5555724e1b90_0 .net *"_ivl_324", 31 0, L_0x55557250ad80;  1 drivers
L_0x7795794d1068 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555724e1c70_0 .net *"_ivl_327", 24 0, L_0x7795794d1068;  1 drivers
L_0x7795794d10b0 .functor BUFT 1, C4<00000000000000000000000000110011>, C4<0>, C4<0>, C4<0>;
v0x5555724e1d50_0 .net/2u *"_ivl_328", 31 0, L_0x7795794d10b0;  1 drivers
v0x5555724e1e30_0 .net *"_ivl_330", 0 0, L_0x55557250b170;  1 drivers
v0x5555724e1ef0_0 .net *"_ivl_332", 31 0, L_0x55557250b2b0;  1 drivers
L_0x7795794d10f8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555724e1fd0_0 .net *"_ivl_335", 24 0, L_0x7795794d10f8;  1 drivers
L_0x7795794d1140 .functor BUFT 1, C4<00000000000000000000000000010011>, C4<0>, C4<0>, C4<0>;
v0x5555724e20b0_0 .net/2u *"_ivl_336", 31 0, L_0x7795794d1140;  1 drivers
v0x5555724e2190_0 .net *"_ivl_338", 0 0, L_0x55557250b6b0;  1 drivers
v0x5555724e2250_0 .net *"_ivl_34", 31 0, L_0x5555725000e0;  1 drivers
v0x5555724e2330_0 .net *"_ivl_340", 31 0, L_0x55557250b7f0;  1 drivers
L_0x7795794d1188 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555724e2410_0 .net *"_ivl_343", 28 0, L_0x7795794d1188;  1 drivers
L_0x7795794d11d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5555724e24f0_0 .net/2u *"_ivl_344", 31 0, L_0x7795794d11d0;  1 drivers
v0x5555724e25d0_0 .net *"_ivl_346", 0 0, L_0x55557250bc00;  1 drivers
v0x5555724e2690_0 .net *"_ivl_348", 31 0, L_0x55557250bd40;  1 drivers
L_0x7795794d1218 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555724e2770_0 .net *"_ivl_351", 28 0, L_0x7795794d1218;  1 drivers
L_0x7795794d1260 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x5555724e3060_0 .net/2u *"_ivl_352", 31 0, L_0x7795794d1260;  1 drivers
v0x5555724e3140_0 .net *"_ivl_354", 0 0, L_0x55557250c160;  1 drivers
v0x5555724e3200_0 .net *"_ivl_357", 0 0, L_0x55557250c2a0;  1 drivers
v0x5555724e32c0_0 .net *"_ivl_359", 0 0, L_0x55557250c3b0;  1 drivers
v0x5555724e3380_0 .net *"_ivl_361", 0 0, L_0x55557250a2e0;  1 drivers
L_0x7795794d12a8 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x5555724e3440_0 .net/2u *"_ivl_362", 6 0, L_0x7795794d12a8;  1 drivers
v0x5555724e3520_0 .net *"_ivl_364", 6 0, L_0x55557250c5e0;  1 drivers
v0x5555724e3600_0 .net *"_ivl_368", 31 0, L_0x55557250cc40;  1 drivers
L_0x7795794d0180 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555724e36e0_0 .net *"_ivl_37", 24 0, L_0x7795794d0180;  1 drivers
L_0x7795794d12f0 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555724e37c0_0 .net *"_ivl_371", 24 0, L_0x7795794d12f0;  1 drivers
L_0x7795794d1338 .functor BUFT 1, C4<00000000000000000000000000010011>, C4<0>, C4<0>, C4<0>;
v0x5555724e38a0_0 .net/2u *"_ivl_372", 31 0, L_0x7795794d1338;  1 drivers
v0x5555724e3980_0 .net *"_ivl_374", 0 0, L_0x55557250d080;  1 drivers
v0x5555724e3a40_0 .net *"_ivl_376", 31 0, L_0x55557250d1c0;  1 drivers
L_0x7795794d1380 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555724e3b20_0 .net *"_ivl_379", 24 0, L_0x7795794d1380;  1 drivers
L_0x7795794d01c8 .functor BUFT 1, C4<00000000000000000000000001100011>, C4<0>, C4<0>, C4<0>;
v0x5555724e3c00_0 .net/2u *"_ivl_38", 31 0, L_0x7795794d01c8;  1 drivers
L_0x7795794d13c8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5555724e3ce0_0 .net/2u *"_ivl_380", 31 0, L_0x7795794d13c8;  1 drivers
v0x5555724e3dc0_0 .net *"_ivl_382", 0 0, L_0x55557250d610;  1 drivers
v0x5555724e3e80_0 .net *"_ivl_385", 0 0, L_0x55557250d750;  1 drivers
v0x5555724e3f40_0 .net *"_ivl_386", 31 0, L_0x55557250d8f0;  1 drivers
L_0x7795794d1410 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555724e4020_0 .net *"_ivl_389", 24 0, L_0x7795794d1410;  1 drivers
L_0x7795794d1458 .functor BUFT 1, C4<00000000000000000000000000100011>, C4<0>, C4<0>, C4<0>;
v0x5555724e4100_0 .net/2u *"_ivl_390", 31 0, L_0x7795794d1458;  1 drivers
v0x5555724e41e0_0 .net *"_ivl_392", 0 0, L_0x55557250dd50;  1 drivers
v0x5555724e42a0_0 .net *"_ivl_395", 0 0, L_0x55557250de90;  1 drivers
L_0x7795794d14a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555724e4360_0 .net/2u *"_ivl_396", 0 0, L_0x7795794d14a0;  1 drivers
L_0x7795794d14e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555724e4440_0 .net/2u *"_ivl_398", 0 0, L_0x7795794d14e8;  1 drivers
v0x5555724e4520_0 .net *"_ivl_40", 0 0, L_0x555572500180;  1 drivers
v0x5555724e45e0_0 .net *"_ivl_402", 31 0, L_0x5555725208b0;  1 drivers
L_0x7795794d1650 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555724e46c0_0 .net *"_ivl_405", 24 0, L_0x7795794d1650;  1 drivers
L_0x7795794d1698 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5555724e47a0_0 .net/2u *"_ivl_406", 31 0, L_0x7795794d1698;  1 drivers
v0x5555724e4880_0 .net *"_ivl_410", 31 0, L_0x555572520ec0;  1 drivers
L_0x7795794d16e0 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555724e4960_0 .net *"_ivl_413", 24 0, L_0x7795794d16e0;  1 drivers
L_0x7795794d1728 .functor BUFT 1, C4<00000000000000000000000000100011>, C4<0>, C4<0>, C4<0>;
v0x5555724e4a40_0 .net/2u *"_ivl_414", 31 0, L_0x7795794d1728;  1 drivers
v0x5555724e4b20_0 .net *"_ivl_42", 31 0, L_0x555572500330;  1 drivers
L_0x7795794d0210 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555724e4c00_0 .net *"_ivl_45", 24 0, L_0x7795794d0210;  1 drivers
L_0x7795794d0258 .functor BUFT 1, C4<00000000000000000000000000100011>, C4<0>, C4<0>, C4<0>;
v0x5555724e4ce0_0 .net/2u *"_ivl_46", 31 0, L_0x7795794d0258;  1 drivers
v0x5555724e4dc0_0 .net *"_ivl_48", 0 0, L_0x5555725004b0;  1 drivers
v0x5555724e4e80_0 .net *"_ivl_51", 0 0, L_0x5555725002c0;  1 drivers
v0x5555724e4f40_0 .net *"_ivl_52", 31 0, L_0x5555725006c0;  1 drivers
L_0x7795794d02a0 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555724e5020_0 .net *"_ivl_55", 24 0, L_0x7795794d02a0;  1 drivers
L_0x7795794d02e8 .functor BUFT 1, C4<00000000000000000000000001110011>, C4<0>, C4<0>, C4<0>;
v0x5555724e5100_0 .net/2u *"_ivl_56", 31 0, L_0x7795794d02e8;  1 drivers
v0x5555724e51e0_0 .net *"_ivl_58", 0 0, L_0x5555725007b0;  1 drivers
v0x5555724e52a0_0 .net *"_ivl_61", 0 0, L_0x555572500980;  1 drivers
L_0x7795794d0330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555724e5360_0 .net/2u *"_ivl_62", 0 0, L_0x7795794d0330;  1 drivers
L_0x7795794d0378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555724e5440_0 .net/2u *"_ivl_64", 0 0, L_0x7795794d0378;  1 drivers
v0x5555724e5520_0 .net *"_ivl_68", 31 0, L_0x555572500c70;  1 drivers
L_0x7795794d03c0 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555724e5600_0 .net *"_ivl_71", 24 0, L_0x7795794d03c0;  1 drivers
L_0x7795794d0408 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5555724e56e0_0 .net/2u *"_ivl_72", 31 0, L_0x7795794d0408;  1 drivers
v0x5555724e57c0_0 .net *"_ivl_74", 0 0, L_0x555572500e00;  1 drivers
L_0x7795794d0450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555724e5880_0 .net/2u *"_ivl_76", 0 0, L_0x7795794d0450;  1 drivers
L_0x7795794d0498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555724e5960_0 .net/2u *"_ivl_78", 0 0, L_0x7795794d0498;  1 drivers
v0x5555724e5a40_0 .net *"_ivl_82", 31 0, L_0x555572500d10;  1 drivers
L_0x7795794d04e0 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555724e5b20_0 .net *"_ivl_85", 24 0, L_0x7795794d04e0;  1 drivers
L_0x7795794d0528 .functor BUFT 1, C4<00000000000000000000000001100011>, C4<0>, C4<0>, C4<0>;
v0x5555724e5c00_0 .net/2u *"_ivl_86", 31 0, L_0x7795794d0528;  1 drivers
v0x5555724e5ce0_0 .net *"_ivl_88", 0 0, L_0x555572501440;  1 drivers
L_0x7795794d0570 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555724e5da0_0 .net/2u *"_ivl_90", 0 0, L_0x7795794d0570;  1 drivers
L_0x7795794d05b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555724e5e80_0 .net/2u *"_ivl_92", 0 0, L_0x7795794d05b8;  1 drivers
v0x5555724e5f60_0 .net *"_ivl_97", 0 0, L_0x555572501820;  1 drivers
v0x5555724e6040_0 .net *"_ivl_99", 31 0, L_0x555572501990;  1 drivers
v0x5555724e6120_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724e61c0_0 .net "first_reg", 31 0, L_0x555572520540;  alias, 1 drivers
v0x5555724e6280_0 .net "funct3", 2 0, L_0x5555724ef7c0;  1 drivers
v0x5555724e6340_0 .net "funct7", 6 0, L_0x5555724ef9a0;  1 drivers
v0x5555724e6420_0 .net "imm_value", 31 0, L_0x555572509be0;  alias, 1 drivers
v0x5555724e6500_0 .net "in_pc_value", 31 0, L_0x55557242a9f0;  alias, 1 drivers
v0x5555724e65e0_0 .net "instruction", 31 0, L_0x55557242b9e0;  alias, 1 drivers
v0x5555724e66c0_0 .net "is_B_format", 0 0, L_0x555572503500;  1 drivers
v0x5555724e6780_0 .net "is_I_format", 0 0, L_0x555572502be0;  1 drivers
v0x5555724e6840_0 .net "is_J_format", 0 0, L_0x555572502e30;  1 drivers
v0x5555724e6900_0 .net "is_S_format", 0 0, L_0x555572503190;  1 drivers
v0x5555724e69c0_0 .net "is_U_format", 0 0, L_0x555572503880;  1 drivers
v0x5555724e6a80_0 .net "is_branch", 0 0, L_0x555572501640;  alias, 1 drivers
v0x5555724e6b40_0 .net "is_load_or_store", 0 0, L_0x55557250a220;  1 drivers
v0x5555724e6c00_0 .net "is_mem_access", 0 0, L_0x555572392080;  1 drivers
v0x5555724e6cc0_0 .net "is_write_back", 0 0, o0x779579973638;  alias, 0 drivers
v0x5555724e6d80_0 .net "mem_read", 0 0, L_0x5555725209a0;  alias, 1 drivers
v0x5555724e6e40_0 .net "mem_write", 0 0, L_0x555572520fb0;  alias, 1 drivers
v0x5555724e6f00_0 .net "need_to_write", 0 0, L_0x555572527be0;  alias, 1 drivers
v0x5555724e6fa0_0 .net "opcode", 6 0, L_0x5555724ef680;  1 drivers
v0x5555724e7080_0 .net "out_pc_value", 31 0, L_0x555572427c40;  alias, 1 drivers
v0x5555724e7160_0 .net "rd", 4 0, L_0x5555724ef720;  1 drivers
v0x5555724e7240_0 .net "reg_write", 0 0, L_0x555572500a90;  alias, 1 drivers
v0x5555724e7300_0 .net "reg_write_dest", 4 0, L_0x5555725214e0;  alias, 1 drivers
v0x5555724e7410_0 .net "reg_write_dest_value", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724e7ce0_0 .net "reg_write_from_load", 0 0, L_0x555572501050;  alias, 1 drivers
v0x5555724e7da0_0 .net "reg_write_target", 4 0, L_0x5555724a9840;  alias, 1 drivers
v0x5555724e7e80_0 .net "rs1", 4 0, L_0x5555724ef860;  1 drivers
v0x5555724e7f90_0 .net "rs2", 4 0, L_0x5555724ef900;  1 drivers
v0x5555724e80a0_0 .net "rst", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724e8140_0 .net "second_reg", 31 0, L_0x555572520770;  alias, 1 drivers
v0x5555724e8200_0 .net "sign_extended", 63 0, L_0x555572501a80;  alias, 1 drivers
L_0x5555724ef680 .part L_0x55557242b9e0, 0, 7;
L_0x5555724ef720 .part L_0x55557242b9e0, 7, 5;
L_0x5555724ef7c0 .part L_0x55557242b9e0, 12, 3;
L_0x5555724ef860 .part L_0x55557242b9e0, 15, 5;
L_0x5555724ef900 .part L_0x55557242b9e0, 20, 5;
L_0x5555724ef9a0 .part L_0x55557242b9e0, 25, 7;
L_0x5555724efa80 .concat [ 7 25 0 0], L_0x5555724ef680, L_0x7795794d0060;
L_0x5555724ffb80 .cmp/eq 32, L_0x5555724efa80, L_0x7795794d00a8;
L_0x5555724ffd10 .concat [ 7 25 0 0], L_0x5555724ef680, L_0x7795794d00f0;
L_0x5555724ffe50 .cmp/eq 32, L_0x5555724ffd10, L_0x7795794d0138;
L_0x5555725000e0 .concat [ 7 25 0 0], L_0x5555724ef680, L_0x7795794d0180;
L_0x555572500180 .cmp/ne 32, L_0x5555725000e0, L_0x7795794d01c8;
L_0x555572500330 .concat [ 7 25 0 0], L_0x5555724ef680, L_0x7795794d0210;
L_0x5555725004b0 .cmp/ne 32, L_0x555572500330, L_0x7795794d0258;
L_0x5555725006c0 .concat [ 7 25 0 0], L_0x5555724ef680, L_0x7795794d02a0;
L_0x5555725007b0 .cmp/ne 32, L_0x5555725006c0, L_0x7795794d02e8;
L_0x555572500a90 .functor MUXZ 1, L_0x7795794d0378, L_0x7795794d0330, L_0x555572500980, C4<>;
L_0x555572500c70 .concat [ 7 25 0 0], L_0x5555724ef680, L_0x7795794d03c0;
L_0x555572500e00 .cmp/eq 32, L_0x555572500c70, L_0x7795794d0408;
L_0x555572501050 .functor MUXZ 1, L_0x7795794d0498, L_0x7795794d0450, L_0x555572500e00, C4<>;
L_0x555572500d10 .concat [ 7 25 0 0], L_0x5555724ef680, L_0x7795794d04e0;
L_0x555572501440 .cmp/eq 32, L_0x555572500d10, L_0x7795794d0528;
L_0x555572501640 .functor MUXZ 1, L_0x7795794d05b8, L_0x7795794d0570, L_0x555572501440, C4<>;
L_0x555572501820 .part L_0x55557242b9e0, 31, 1;
L_0x555572501990 .repeat 32, 32, L_0x555572501820;
L_0x555572501a80 .concat [ 32 32 0 0], L_0x55557242b9e0, L_0x555572501990;
L_0x555572501ca0 .concat [ 7 25 0 0], L_0x5555724ef680, L_0x7795794d0600;
L_0x555572501d90 .cmp/eq 32, L_0x555572501ca0, L_0x7795794d0648;
L_0x555572501fc0 .concat [ 7 25 0 0], L_0x5555724ef680, L_0x7795794d0690;
L_0x5555725020b0 .cmp/eq 32, L_0x555572501fc0, L_0x7795794d06d8;
L_0x555572502440 .concat [ 7 25 0 0], L_0x5555724ef680, L_0x7795794d0720;
L_0x555572502530 .cmp/eq 32, L_0x555572502440, L_0x7795794d0768;
L_0x555572502890 .concat [ 7 25 0 0], L_0x5555724ef680, L_0x7795794d07b0;
L_0x555572502980 .cmp/eq 32, L_0x555572502890, L_0x7795794d07f8;
L_0x555572502d40 .concat [ 7 25 0 0], L_0x5555724ef680, L_0x7795794d0840;
L_0x555572502e30 .cmp/eq 32, L_0x555572502d40, L_0x7795794d0888;
L_0x5555725030a0 .concat [ 7 25 0 0], L_0x5555724ef680, L_0x7795794d08d0;
L_0x555572503190 .cmp/eq 32, L_0x5555725030a0, L_0x7795794d0918;
L_0x555572503410 .concat [ 7 25 0 0], L_0x5555724ef680, L_0x7795794d0960;
L_0x555572503500 .cmp/eq 32, L_0x555572503410, L_0x7795794d09a8;
L_0x555572503790 .concat [ 7 25 0 0], L_0x5555724ef680, L_0x7795794d09f0;
L_0x555572503880 .cmp/eq 32, L_0x555572503790, L_0x7795794d0a38;
L_0x555572503b20 .concat [ 7 25 0 0], L_0x5555724ef680, L_0x7795794d0a80;
L_0x555572503c10 .cmp/eq 32, L_0x555572503b20, L_0x7795794d0ac8;
L_0x555572503ec0 .concat [ 3 29 0 0], L_0x5555724ef7c0, L_0x7795794d0b10;
L_0x555572504000 .cmp/eq 32, L_0x555572503ec0, L_0x7795794d0b58;
L_0x5555725042c0 .concat [ 3 29 0 0], L_0x5555724ef7c0, L_0x7795794d0ba0;
L_0x5555725043b0 .cmp/eq 32, L_0x5555725042c0, L_0x7795794d0be8;
L_0x5555725049c0 .part L_0x55557242b9e0, 20, 5;
L_0x555572504a60 .concat [ 5 27 0 0], L_0x5555725049c0, L_0x7795794d0c30;
L_0x555572504d40 .concat [ 32 1 0 0], L_0x555572504a60, L_0x7795794d0c78;
L_0x555572504e80 .part L_0x55557242b9e0, 31, 1;
L_0x5555725050d0 .repeat 21, 21, L_0x555572504e80;
L_0x5555725051c0 .part L_0x55557242b9e0, 20, 12;
L_0x555572505420 .concat [ 12 21 0 0], L_0x5555725051c0, L_0x5555725050d0;
L_0x555572505560 .part L_0x55557242b9e0, 31, 1;
L_0x5555725057d0 .repeat 11, 11, L_0x555572505560;
L_0x5555725058c0 .part L_0x55557242b9e0, 31, 1;
L_0x555572505b40 .part L_0x55557242b9e0, 12, 10;
L_0x555572505be0 .part L_0x55557242b9e0, 22, 1;
L_0x555572505e70 .part L_0x55557242b9e0, 23, 8;
LS_0x555572505f10_0_0 .concat [ 1 8 1 10], L_0x7795794d0cc0, L_0x555572505e70, L_0x555572505be0, L_0x555572505b40;
LS_0x555572505f10_0_4 .concat [ 1 11 0 0], L_0x5555725058c0, L_0x5555725057d0;
L_0x555572505f10 .concat [ 20 12 0 0], LS_0x555572505f10_0_0, LS_0x555572505f10_0_4;
L_0x555572506390 .concat [ 32 1 0 0], L_0x555572505f10, L_0x7795794d0d08;
L_0x5555725064d0 .part L_0x55557242b9e0, 31, 1;
L_0x555572506780 .repeat 20, 20, L_0x5555725064d0;
L_0x555572506870 .part L_0x55557242b9e0, 25, 7;
L_0x555572506b30 .part L_0x55557242b9e0, 7, 5;
L_0x555572506bd0 .concat [ 5 7 20 0], L_0x555572506b30, L_0x555572506870, L_0x555572506780;
L_0x555572506f90 .concat [ 32 1 0 0], L_0x555572506bd0, L_0x7795794d0d50;
L_0x5555725070d0 .part L_0x55557242b9e0, 31, 1;
L_0x5555725073b0 .repeat 19, 19, L_0x5555725070d0;
L_0x5555725074a0 .part L_0x55557242b9e0, 31, 1;
L_0x555572507790 .part L_0x55557242b9e0, 7, 1;
L_0x555572507830 .part L_0x55557242b9e0, 25, 6;
L_0x555572507b30 .part L_0x55557242b9e0, 8, 4;
LS_0x555572507c30_0_0 .concat [ 1 4 6 1], L_0x7795794d0d98, L_0x555572507b30, L_0x555572507830, L_0x555572507790;
LS_0x555572507c30_0_4 .concat [ 1 19 0 0], L_0x5555725074a0, L_0x5555725073b0;
L_0x555572507c30 .concat [ 12 20 0 0], LS_0x555572507c30_0_0, LS_0x555572507c30_0_4;
L_0x555572508150 .concat [ 32 1 0 0], L_0x555572507c30, L_0x7795794d0de0;
L_0x555572508290 .part L_0x55557242b9e0, 12, 20;
L_0x5555725085b0 .concat [ 12 20 0 0], L_0x7795794d0e28, L_0x555572508290;
L_0x5555725086f0 .concat [ 32 1 0 0], L_0x5555725085b0, L_0x7795794d0e70;
L_0x555572508ac0 .functor MUXZ 33, L_0x7795794d0eb8, L_0x5555725086f0, L_0x555572503880, C4<>;
L_0x555572508c50 .functor MUXZ 33, L_0x555572508ac0, L_0x555572508150, L_0x555572503500, C4<>;
L_0x555572509080 .functor MUXZ 33, L_0x555572508c50, L_0x555572506f90, L_0x555572503190, C4<>;
L_0x555572509210 .functor MUXZ 33, L_0x555572509080, L_0x555572506390, L_0x555572502e30, C4<>;
L_0x555572509650 .functor MUXZ 33, L_0x555572509210, L_0x555572505420, L_0x555572502be0, C4<>;
L_0x555572509790 .functor MUXZ 33, L_0x555572509650, L_0x555572504d40, L_0x555572504900, C4<>;
L_0x555572509be0 .part L_0x555572509790, 0, 32;
L_0x555572509d20 .concat [ 7 25 0 0], L_0x5555724ef680, L_0x7795794d0f00;
L_0x55557250a0e0 .cmp/eq 32, L_0x555572509d20, L_0x7795794d0f48;
L_0x55557250a350 .reduce/nor L_0x55557250a220;
L_0x55557250a720 .concat [ 3 1 0 0], L_0x5555724ef7c0, L_0x7795794d0f90;
L_0x55557250a7c0 .functor MUXZ 4, L_0x7795794d0fd8, L_0x55557250a720, L_0x55557250a350, C4<>;
L_0x55557250ac40 .part L_0x55557250a7c0, 0, 3;
L_0x55557250ad80 .concat [ 7 25 0 0], L_0x5555724ef680, L_0x7795794d1068;
L_0x55557250b170 .cmp/eq 32, L_0x55557250ad80, L_0x7795794d10b0;
L_0x55557250b2b0 .concat [ 7 25 0 0], L_0x5555724ef680, L_0x7795794d10f8;
L_0x55557250b6b0 .cmp/eq 32, L_0x55557250b2b0, L_0x7795794d1140;
L_0x55557250b7f0 .concat [ 3 29 0 0], L_0x5555724ef7c0, L_0x7795794d1188;
L_0x55557250bc00 .cmp/eq 32, L_0x55557250b7f0, L_0x7795794d11d0;
L_0x55557250bd40 .concat [ 3 29 0 0], L_0x5555724ef7c0, L_0x7795794d1218;
L_0x55557250c160 .cmp/eq 32, L_0x55557250bd40, L_0x7795794d1260;
L_0x55557250c5e0 .functor MUXZ 7, L_0x7795794d12a8, L_0x5555724ef9a0, L_0x55557250a2e0, C4<>;
L_0x55557250cab0 .functor MUXZ 7, L_0x55557250c5e0, L_0x7795794d1020, L_0x55557250a220, C4<>;
L_0x55557250cc40 .concat [ 7 25 0 0], L_0x5555724ef680, L_0x7795794d12f0;
L_0x55557250d080 .cmp/eq 32, L_0x55557250cc40, L_0x7795794d1338;
L_0x55557250d1c0 .concat [ 7 25 0 0], L_0x5555724ef680, L_0x7795794d1380;
L_0x55557250d610 .cmp/eq 32, L_0x55557250d1c0, L_0x7795794d13c8;
L_0x55557250d8f0 .concat [ 7 25 0 0], L_0x5555724ef680, L_0x7795794d1410;
L_0x55557250dd50 .cmp/eq 32, L_0x55557250d8f0, L_0x7795794d1458;
L_0x55557250dfa0 .functor MUXZ 1, L_0x7795794d14e8, L_0x7795794d14a0, L_0x55557250de90, C4<>;
L_0x5555725208b0 .concat [ 7 25 0 0], L_0x5555724ef680, L_0x7795794d1650;
L_0x5555725209a0 .cmp/eq 32, L_0x5555725208b0, L_0x7795794d1698;
L_0x555572520ec0 .concat [ 7 25 0 0], L_0x5555724ef680, L_0x7795794d16e0;
L_0x555572520fb0 .cmp/eq 32, L_0x555572520ec0, L_0x7795794d1728;
S_0x5555724091f0 .scope module, "reg_ctr" "registers_controller" 5 90, 6 2 0, S_0x5555724081d0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "src_one";
    .port_info 1 /INPUT 5 "src_two";
    .port_info 2 /INPUT 5 "dest";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "out_one";
    .port_info 8 /OUTPUT 32 "out_two";
L_0x7795794d1530 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5555724d98e0_0 .net/2u *"_ivl_0", 4 0, L_0x7795794d1530;  1 drivers
v0x5555724d99e0_0 .net *"_ivl_10", 0 0, L_0x555572520680;  1 drivers
L_0x7795794d1608 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555724d9aa0_0 .net/2u *"_ivl_12", 31 0, L_0x7795794d1608;  1 drivers
v0x5555724d9b90_0 .net *"_ivl_2", 0 0, L_0x555572520450;  1 drivers
L_0x7795794d1578 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555724d9c50_0 .net/2u *"_ivl_4", 31 0, L_0x7795794d1578;  1 drivers
L_0x7795794d15c0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5555724d9d30_0 .net/2u *"_ivl_8", 4 0, L_0x7795794d15c0;  1 drivers
v0x5555724d9e10_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724da6c0_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724da780_0 .net "dest", 4 0, L_0x5555725214e0;  alias, 1 drivers
v0x5555724da840_0 .net "int_out_one", 31 0, L_0x5555725201b0;  1 drivers
v0x5555724da910_0 .net "int_out_two", 31 0, L_0x5555725202f0;  1 drivers
v0x5555724da9e0_0 .net "out_one", 31 0, L_0x555572520540;  alias, 1 drivers
v0x5555724daaa0_0 .net "out_two", 31 0, L_0x555572520770;  alias, 1 drivers
v0x5555724dab80_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724db430_0 .net "src_one", 4 0, L_0x5555724ef860;  alias, 1 drivers
v0x5555724db520_0 .net "src_two", 4 0, L_0x5555724ef900;  alias, 1 drivers
v0x5555724db5f0_0 .net "write_enable", 0 0, L_0x555572527be0;  alias, 1 drivers
L_0x555572520450 .cmp/eq 5, L_0x5555724ef860, L_0x7795794d1530;
L_0x555572520540 .functor MUXZ 32, L_0x5555725201b0, L_0x7795794d1578, L_0x555572520450, C4<>;
L_0x555572520680 .cmp/eq 5, L_0x5555724ef900, L_0x7795794d15c0;
L_0x555572520770 .functor MUXZ 32, L_0x5555725202f0, L_0x7795794d1608, L_0x555572520680, C4<>;
S_0x555572487d50 .scope module, "registers_mux" "Reg32Mux" 6 16, 7 2 0, S_0x5555724091f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "src_one";
    .port_info 1 /INPUT 5 "src_two";
    .port_info 2 /INPUT 5 "dest";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "out_one";
    .port_info 8 /OUTPUT 32 "out_two";
L_0x555572517440 .functor NOT 1, L_0x5555725173a0, C4<0>, C4<0>, C4<0>;
L_0x5555725174b0 .functor AND 1, L_0x555572527be0, L_0x555572517440, C4<1>, C4<1>;
L_0x5555725200a0 .functor AND 1, L_0x555572527be0, L_0x555572520000, C4<1>, C4<1>;
v0x5555724d87f0_0 .net *"_ivl_19", 0 0, L_0x555572520000;  1 drivers
v0x5555724d88f0_0 .net *"_ivl_23", 0 0, L_0x555572520110;  1 drivers
v0x5555724d89d0_0 .net *"_ivl_27", 0 0, L_0x555572520250;  1 drivers
v0x5555724d8ac0_0 .net *"_ivl_7", 0 0, L_0x5555725173a0;  1 drivers
v0x5555724d8ba0_0 .net *"_ivl_8", 0 0, L_0x555572517440;  1 drivers
v0x5555724d8c80_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724d8d20_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724d8de0_0 .net "dest", 4 0, L_0x5555725214e0;  alias, 1 drivers
v0x5555724d8ec0_0 .net "out_one", 31 0, L_0x5555725201b0;  alias, 1 drivers
v0x5555724d8fa0_0 .net "out_two", 31 0, L_0x5555725202f0;  alias, 1 drivers
v0x5555724d9080_0 .net "reg1_out", 31 0, L_0x555572516bb0;  1 drivers
v0x5555724d9140_0 .net "reg2_out", 31 0, L_0x555572516d40;  1 drivers
v0x5555724d9210_0 .net "reg3_out", 31 0, L_0x55557251f9c0;  1 drivers
v0x5555724d92e0_0 .net "reg4_out", 31 0, L_0x55557251fb50;  1 drivers
v0x5555724d93b0_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724d9450_0 .net "src_one", 4 0, L_0x5555724ef860;  alias, 1 drivers
v0x5555724d9510_0 .net "src_two", 4 0, L_0x5555724ef900;  alias, 1 drivers
v0x5555724d9700_0 .net "write_enable", 0 0, L_0x555572527be0;  alias, 1 drivers
L_0x555572516ef0 .part L_0x5555724ef860, 0, 4;
L_0x5555725170b0 .part L_0x5555724ef900, 0, 4;
L_0x555572517270 .part L_0x5555725214e0, 0, 4;
L_0x5555725173a0 .part L_0x5555725214e0, 4, 1;
L_0x55557251fd00 .part L_0x5555724ef860, 0, 4;
L_0x55557251fe30 .part L_0x5555724ef900, 0, 4;
L_0x55557251ff60 .part L_0x5555725214e0, 0, 4;
L_0x555572520000 .part L_0x5555725214e0, 4, 1;
L_0x555572520110 .part L_0x5555724ef860, 4, 1;
L_0x5555725201b0 .functor MUXZ 32, L_0x555572516bb0, L_0x55557251f9c0, L_0x555572520110, C4<>;
L_0x555572520250 .part L_0x5555724ef900, 4, 1;
L_0x5555725202f0 .functor MUXZ 32, L_0x555572516d40, L_0x55557251fb50, L_0x555572520250, C4<>;
S_0x555572488d20 .scope module, "reg1" "Reg16Mux" 7 18, 8 2 0, S_0x555572487d50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "src_one";
    .port_info 1 /INPUT 4 "src_two";
    .port_info 2 /INPUT 4 "dest";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "out_one";
    .port_info 8 /OUTPUT 32 "out_two";
L_0x555572512650 .functor NOT 1, L_0x5555725125b0, C4<0>, C4<0>, C4<0>;
L_0x5555725126c0 .functor AND 1, L_0x5555725174b0, L_0x555572512650, C4<1>, C4<1>;
L_0x555572516a50 .functor AND 1, L_0x5555725174b0, L_0x5555725168d0, C4<1>, C4<1>;
v0x5555724bf340_0 .net *"_ivl_19", 0 0, L_0x5555725168d0;  1 drivers
v0x5555724bf440_0 .net *"_ivl_23", 0 0, L_0x555572516b10;  1 drivers
v0x5555724bf520_0 .net *"_ivl_27", 0 0, L_0x555572516ca0;  1 drivers
v0x5555724bf610_0 .net *"_ivl_7", 0 0, L_0x5555725125b0;  1 drivers
v0x5555724bf6f0_0 .net *"_ivl_8", 0 0, L_0x555572512650;  1 drivers
v0x5555724bf7d0_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724bf870_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724bf930_0 .net "dest", 3 0, L_0x555572517270;  1 drivers
v0x5555724bfa10_0 .net "out_one", 31 0, L_0x555572516bb0;  alias, 1 drivers
v0x5555724bfaf0_0 .net "out_two", 31 0, L_0x555572516d40;  alias, 1 drivers
v0x5555724bfbd0_0 .net "reg1_out", 31 0, L_0x555572511f70;  1 drivers
v0x5555724bfc90_0 .net "reg2_out", 31 0, L_0x555572512100;  1 drivers
v0x5555724bfd60_0 .net "reg3_out", 31 0, L_0x555572516250;  1 drivers
v0x5555724bfe30_0 .net "reg4_out", 31 0, L_0x5555725163e0;  1 drivers
v0x5555724bff00_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724bffa0_0 .net "src_one", 3 0, L_0x555572516ef0;  1 drivers
v0x5555724c0060_0 .net "src_two", 3 0, L_0x5555725170b0;  1 drivers
v0x5555724c0250_0 .net "write_enable", 0 0, L_0x5555725174b0;  1 drivers
L_0x5555725122b0 .part L_0x555572516ef0, 0, 3;
L_0x5555725123e0 .part L_0x5555725170b0, 0, 3;
L_0x555572512510 .part L_0x555572517270, 0, 3;
L_0x5555725125b0 .part L_0x555572517270, 3, 1;
L_0x555572516590 .part L_0x555572516ef0, 0, 3;
L_0x5555725166c0 .part L_0x5555725170b0, 0, 3;
L_0x555572516830 .part L_0x555572517270, 0, 3;
L_0x5555725168d0 .part L_0x555572517270, 3, 1;
L_0x555572516b10 .part L_0x555572516ef0, 3, 1;
L_0x555572516bb0 .functor MUXZ 32, L_0x555572511f70, L_0x555572516250, L_0x555572516b10, C4<>;
L_0x555572516ca0 .part L_0x5555725170b0, 3, 1;
L_0x555572516d40 .functor MUXZ 32, L_0x555572512100, L_0x5555725163e0, L_0x555572516ca0, C4<>;
S_0x5555724a1840 .scope module, "reg1" "Reg8Mux" 8 18, 9 2 0, S_0x555572488d20;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "src_one";
    .port_info 1 /INPUT 3 "src_two";
    .port_info 2 /INPUT 3 "dest";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "out_one";
    .port_info 8 /OUTPUT 32 "out_two";
L_0x55557250ffd0 .functor NOT 1, L_0x55557250ff30, C4<0>, C4<0>, C4<0>;
L_0x555572510040 .functor AND 1, L_0x5555725126c0, L_0x55557250ffd0, C4<1>, C4<1>;
L_0x555572511e10 .functor AND 1, L_0x5555725126c0, L_0x555572511c90, C4<1>, C4<1>;
v0x5555724b3560_0 .net *"_ivl_19", 0 0, L_0x555572511c90;  1 drivers
v0x5555724b3660_0 .net *"_ivl_23", 0 0, L_0x555572511ed0;  1 drivers
v0x5555724b3740_0 .net *"_ivl_27", 0 0, L_0x555572512060;  1 drivers
v0x5555724b3830_0 .net *"_ivl_7", 0 0, L_0x55557250ff30;  1 drivers
v0x5555724b3910_0 .net *"_ivl_8", 0 0, L_0x55557250ffd0;  1 drivers
v0x5555724b39f0_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724b3a90_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724b3b50_0 .net "dest", 2 0, L_0x555572512510;  1 drivers
v0x5555724b3c30_0 .net "out_one", 31 0, L_0x555572511f70;  alias, 1 drivers
v0x5555724b3d10_0 .net "out_two", 31 0, L_0x555572512100;  alias, 1 drivers
v0x5555724b3df0_0 .net "reg1_out", 31 0, L_0x55557250f920;  1 drivers
v0x5555724b3eb0_0 .net "reg2_out", 31 0, L_0x55557250fb10;  1 drivers
v0x5555724b3f80_0 .net "reg3_out", 31 0, L_0x5555725115b0;  1 drivers
v0x5555724b4050_0 .net "reg4_out", 31 0, L_0x5555725117a0;  1 drivers
v0x5555724b4120_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724b41c0_0 .net "src_one", 2 0, L_0x5555725122b0;  1 drivers
v0x5555724b4280_0 .net "src_two", 2 0, L_0x5555725123e0;  1 drivers
v0x5555724b4470_0 .net "write_enable", 0 0, L_0x5555725126c0;  1 drivers
L_0x55557250fcc0 .part L_0x5555725122b0, 0, 2;
L_0x55557250fd60 .part L_0x5555725123e0, 0, 2;
L_0x55557250fe90 .part L_0x555572512510, 0, 2;
L_0x55557250ff30 .part L_0x555572512510, 2, 1;
L_0x555572511950 .part L_0x5555725122b0, 0, 2;
L_0x555572511a80 .part L_0x5555725123e0, 0, 2;
L_0x555572511bf0 .part L_0x555572512510, 0, 2;
L_0x555572511c90 .part L_0x555572512510, 2, 1;
L_0x555572511ed0 .part L_0x5555725122b0, 2, 1;
L_0x555572511f70 .functor MUXZ 32, L_0x55557250f920, L_0x5555725115b0, L_0x555572511ed0, C4<>;
L_0x555572512060 .part L_0x5555725123e0, 2, 1;
L_0x555572512100 .functor MUXZ 32, L_0x55557250fb10, L_0x5555725117a0, L_0x555572512060, C4<>;
S_0x5555724a92b0 .scope module, "reg1" "Reg4Mux" 9 18, 10 2 0, S_0x5555724a1840;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "src_one";
    .port_info 1 /INPUT 2 "src_two";
    .port_info 2 /INPUT 2 "dest";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "out_one";
    .port_info 8 /OUTPUT 32 "out_two";
L_0x55557250ed30 .functor NOT 1, L_0x55557250ec40, C4<0>, C4<0>, C4<0>;
L_0x55557250edf0 .functor AND 1, L_0x555572510040, L_0x55557250ed30, C4<1>, C4<1>;
L_0x55557250f7c0 .functor AND 1, L_0x555572510040, L_0x55557250f6d0, C4<1>, C4<1>;
v0x555572442400_0 .net *"_ivl_19", 0 0, L_0x55557250f6d0;  1 drivers
v0x555572442500_0 .net *"_ivl_23", 0 0, L_0x55557250f880;  1 drivers
v0x55557243e660_0 .net *"_ivl_27", 0 0, L_0x55557250fa70;  1 drivers
v0x55557243e720_0 .net *"_ivl_7", 0 0, L_0x55557250ec40;  1 drivers
v0x555572435fa0_0 .net *"_ivl_8", 0 0, L_0x55557250ed30;  1 drivers
v0x555572436080_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x555572432200_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724322c0_0 .net "dest", 1 0, L_0x55557250fe90;  1 drivers
v0x55557242bfd0_0 .net "out_one", 31 0, L_0x55557250f920;  alias, 1 drivers
v0x55557242c0b0_0 .net "out_two", 31 0, L_0x55557250fb10;  alias, 1 drivers
v0x555572428230_0 .net "reg1_out", 31 0, L_0x55557250e740;  1 drivers
v0x5555724282f0_0 .net "reg2_out", 31 0, L_0x55557250e8d0;  1 drivers
v0x55557236de30_0 .net "reg3_out", 31 0, L_0x55557250f0f0;  1 drivers
v0x55557236df00_0 .net "reg4_out", 31 0, L_0x55557250f280;  1 drivers
v0x55557236dfd0_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x55557236e070_0 .net "src_one", 1 0, L_0x55557250fcc0;  1 drivers
v0x55557236e130_0 .net "src_two", 1 0, L_0x55557250fd60;  1 drivers
v0x55557236e210_0 .net "write_enable", 0 0, L_0x555572510040;  1 drivers
L_0x55557250e9c0 .part L_0x55557250fcc0, 0, 1;
L_0x55557250eab0 .part L_0x55557250fd60, 0, 1;
L_0x55557250eba0 .part L_0x55557250fe90, 0, 1;
L_0x55557250ec40 .part L_0x55557250fe90, 1, 1;
L_0x55557250f370 .part L_0x55557250fcc0, 0, 1;
L_0x55557250f4b0 .part L_0x55557250fd60, 0, 1;
L_0x55557250f630 .part L_0x55557250fe90, 0, 1;
L_0x55557250f6d0 .part L_0x55557250fe90, 1, 1;
L_0x55557250f880 .part L_0x55557250fcc0, 1, 1;
L_0x55557250f920 .functor MUXZ 32, L_0x55557250e740, L_0x55557250f0f0, L_0x55557250f880, C4<>;
L_0x55557250fa70 .part L_0x55557250fd60, 1, 1;
L_0x55557250fb10 .functor MUXZ 32, L_0x55557250e8d0, L_0x55557250f280, L_0x55557250fa70, C4<>;
S_0x5555724966d0 .scope module, "reg1" "Reg2Mux" 10 18, 11 2 0, S_0x5555724a92b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "src_one";
    .port_info 1 /INPUT 1 "src_two";
    .port_info 2 /INPUT 1 "dest";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "out_one";
    .port_info 8 /OUTPUT 32 "out_two";
L_0x55557250e500 .functor NOT 1, L_0x55557250eba0, C4<0>, C4<0>, C4<0>;
L_0x55557250e570 .functor AND 1, L_0x55557250edf0, L_0x55557250e500, C4<1>, C4<1>;
L_0x55557250e630 .functor AND 1, L_0x55557250edf0, L_0x55557250eba0, C4<1>, C4<1>;
v0x555572492100_0 .net *"_ivl_0", 0 0, L_0x55557250e500;  1 drivers
v0x555572492200_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724914c0_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724915b0_0 .net "dest", 0 0, L_0x55557250eba0;  1 drivers
v0x555572491290_0 .net "out_one", 31 0, L_0x55557250e740;  alias, 1 drivers
v0x5555724913c0_0 .net "out_two", 31 0, L_0x55557250e8d0;  alias, 1 drivers
v0x5555724552e0_0 .net "reg1_out", 31 0, v0x5555724958b0_0;  1 drivers
v0x555572455380_0 .net "reg2_out", 31 0, v0x555572492fe0_0;  1 drivers
v0x555572455420_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x55557246b7a0_0 .net "src_one", 0 0, L_0x55557250e9c0;  1 drivers
v0x55557246b840_0 .net "src_two", 0 0, L_0x55557250eab0;  1 drivers
v0x555572475800_0 .net "write_enable", 0 0, L_0x55557250edf0;  1 drivers
L_0x55557250e740 .functor MUXZ 32, v0x5555724958b0_0, v0x555572492fe0_0, L_0x55557250e9c0, C4<>;
L_0x55557250e8d0 .functor MUXZ 32, v0x5555724958b0_0, v0x555572492fe0_0, L_0x55557250eab0, C4<>;
S_0x5555724964a0 .scope module, "reg1" "register" 11 18, 12 2 0, S_0x5555724966d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "write_enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55557236a8e0_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724957f0_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724958b0_0 .var "data_out", 31 0;
v0x5555724940f0_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724941c0_0 .net "write_enable", 0 0, L_0x55557250e570;  1 drivers
E_0x55557237fd40 .event posedge, v0x5555724a3570_0, v0x5555724adc20_0;
S_0x555572493ec0 .scope module, "reg2" "register" 11 19, 12 2 0, S_0x5555724966d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "write_enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x555572493210_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x555572493300_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x555572492fe0_0 .var "data_out", 31 0;
v0x5555724930b0_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x555572492330_0 .net "write_enable", 0 0, L_0x55557250e630;  1 drivers
S_0x5555724795a0 .scope module, "reg2" "Reg2Mux" 10 19, 11 2 0, S_0x5555724a92b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "src_one";
    .port_info 1 /INPUT 1 "src_two";
    .port_info 2 /INPUT 1 "dest";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "out_one";
    .port_info 8 /OUTPUT 32 "out_two";
L_0x55557250eeb0 .functor NOT 1, L_0x55557250f630, C4<0>, C4<0>, C4<0>;
L_0x55557250ef20 .functor AND 1, L_0x55557250f7c0, L_0x55557250eeb0, C4<1>, C4<1>;
L_0x55557250efe0 .functor AND 1, L_0x55557250f7c0, L_0x55557250f630, C4<1>, C4<1>;
v0x5555724306e0_0 .net *"_ivl_0", 0 0, L_0x55557250eeb0;  1 drivers
v0x5555724307e0_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x555572434480_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x555572434520_0 .net "dest", 0 0, L_0x55557250f630;  1 drivers
v0x5555724345c0_0 .net "out_one", 31 0, L_0x55557250f0f0;  alias, 1 drivers
v0x55557242a4b0_0 .net "out_two", 31 0, L_0x55557250f280;  alias, 1 drivers
v0x55557242a570_0 .net "reg1_out", 31 0, v0x555572463170_0;  1 drivers
v0x55557244c3d0_0 .net "reg2_out", 31 0, v0x55557244a8b0_0;  1 drivers
v0x55557244c4a0_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x55557244c540_0 .net "src_one", 0 0, L_0x55557250f370;  1 drivers
v0x555572448630_0 .net "src_two", 0 0, L_0x55557250f4b0;  1 drivers
v0x5555724486f0_0 .net "write_enable", 0 0, L_0x55557250f7c0;  1 drivers
L_0x55557250f0f0 .functor MUXZ 32, v0x555572463170_0, v0x55557244a8b0_0, L_0x55557250f370, C4<>;
L_0x55557250f280 .functor MUXZ 32, v0x555572463170_0, v0x55557244a8b0_0, L_0x55557250f4b0, C4<>;
S_0x55557246f5d0 .scope module, "reg1" "register" 11 18, 12 2 0, S_0x5555724795a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "write_enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55557245f3d0_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x55557245f490_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x555572463170_0 .var "data_out", 31 0;
v0x555572463230_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724591a0_0 .net "write_enable", 0 0, L_0x55557250ef20;  1 drivers
S_0x55557243cab0 .scope module, "reg2" "register" 11 19, 12 2 0, S_0x5555724795a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "write_enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x555572446b10_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x555572446bb0_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x55557244a8b0_0 .var "data_out", 31 0;
v0x55557244a9a0_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724408e0_0 .net "write_enable", 0 0, L_0x55557250efe0;  1 drivers
S_0x555572373030 .scope module, "reg2" "Reg4Mux" 9 29, 10 2 0, S_0x5555724a1840;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "src_one";
    .port_info 1 /INPUT 2 "src_two";
    .port_info 2 /INPUT 2 "dest";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "out_one";
    .port_info 8 /OUTPUT 32 "out_two";
L_0x555572510930 .functor NOT 1, L_0x555572510840, C4<0>, C4<0>, C4<0>;
L_0x5555725109f0 .functor AND 1, L_0x555572511e10, L_0x555572510930, C4<1>, C4<1>;
L_0x555572511450 .functor AND 1, L_0x555572511e10, L_0x5555725112d0, C4<1>, C4<1>;
v0x55557237f1f0_0 .net *"_ivl_19", 0 0, L_0x5555725112d0;  1 drivers
v0x55557237f2f0_0 .net *"_ivl_23", 0 0, L_0x555572511510;  1 drivers
v0x55557237f3d0_0 .net *"_ivl_27", 0 0, L_0x555572511700;  1 drivers
v0x55557237f490_0 .net *"_ivl_7", 0 0, L_0x555572510840;  1 drivers
v0x55557237f570_0 .net *"_ivl_8", 0 0, L_0x555572510930;  1 drivers
v0x5555724b2960_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724b2a00_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724b2aa0_0 .net "dest", 1 0, L_0x555572511bf0;  1 drivers
v0x5555724b2b40_0 .net "out_one", 31 0, L_0x5555725115b0;  alias, 1 drivers
v0x5555724b2c20_0 .net "out_two", 31 0, L_0x5555725117a0;  alias, 1 drivers
v0x5555724b2d00_0 .net "reg1_out", 31 0, L_0x555572510340;  1 drivers
v0x5555724b2dc0_0 .net "reg2_out", 31 0, L_0x5555725104d0;  1 drivers
v0x5555724b2e90_0 .net "reg3_out", 31 0, L_0x555572510cf0;  1 drivers
v0x5555724b2f60_0 .net "reg4_out", 31 0, L_0x555572510e80;  1 drivers
v0x5555724b3030_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724b30d0_0 .net "src_one", 1 0, L_0x555572511950;  1 drivers
v0x5555724b3190_0 .net "src_two", 1 0, L_0x555572511a80;  1 drivers
v0x5555724b3380_0 .net "write_enable", 0 0, L_0x555572511e10;  1 drivers
L_0x5555725105c0 .part L_0x555572511950, 0, 1;
L_0x5555725106b0 .part L_0x555572511a80, 0, 1;
L_0x5555725107a0 .part L_0x555572511bf0, 0, 1;
L_0x555572510840 .part L_0x555572511bf0, 1, 1;
L_0x555572510f70 .part L_0x555572511950, 0, 1;
L_0x5555725110b0 .part L_0x555572511a80, 0, 1;
L_0x555572511230 .part L_0x555572511bf0, 0, 1;
L_0x5555725112d0 .part L_0x555572511bf0, 1, 1;
L_0x555572511510 .part L_0x555572511950, 1, 1;
L_0x5555725115b0 .functor MUXZ 32, L_0x555572510340, L_0x555572510cf0, L_0x555572511510, C4<>;
L_0x555572511700 .part L_0x555572511a80, 1, 1;
L_0x5555725117a0 .functor MUXZ 32, L_0x5555725104d0, L_0x555572510e80, L_0x555572511700, C4<>;
S_0x555572377f00 .scope module, "reg1" "Reg2Mux" 10 18, 11 2 0, S_0x555572373030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "src_one";
    .port_info 1 /INPUT 1 "src_two";
    .port_info 2 /INPUT 1 "dest";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "out_one";
    .port_info 8 /OUTPUT 32 "out_two";
L_0x555572510100 .functor NOT 1, L_0x5555725107a0, C4<0>, C4<0>, C4<0>;
L_0x555572510170 .functor AND 1, L_0x5555725109f0, L_0x555572510100, C4<1>, C4<1>;
L_0x555572510230 .functor AND 1, L_0x5555725109f0, L_0x5555725107a0, C4<1>, C4<1>;
v0x555572344bf0_0 .net *"_ivl_0", 0 0, L_0x555572510100;  1 drivers
v0x555572344cf0_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x555572344db0_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x555572344e50_0 .net "dest", 0 0, L_0x5555725107a0;  1 drivers
v0x555572344ef0_0 .net "out_one", 31 0, L_0x555572510340;  alias, 1 drivers
v0x555572345020_0 .net "out_two", 31 0, L_0x5555725104d0;  alias, 1 drivers
v0x555572348ef0_0 .net "reg1_out", 31 0, v0x5555723733b0_0;  1 drivers
v0x555572348fb0_0 .net "reg2_out", 31 0, v0x55557234fc10_0;  1 drivers
v0x555572349050_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555723490f0_0 .net "src_one", 0 0, L_0x5555725105c0;  1 drivers
v0x555572349190_0 .net "src_two", 0 0, L_0x5555725106b0;  1 drivers
v0x555572349250_0 .net "write_enable", 0 0, L_0x5555725109f0;  1 drivers
L_0x555572510340 .functor MUXZ 32, v0x5555723733b0_0, v0x55557234fc10_0, L_0x5555725105c0, C4<>;
L_0x5555725104d0 .functor MUXZ 32, v0x5555723733b0_0, v0x55557234fc10_0, L_0x5555725106b0, C4<>;
S_0x55557238ba20 .scope module, "reg1" "register" 11 18, 12 2 0, S_0x555572377f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "write_enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55557238bd00_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x55557238bdc0_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555723733b0_0 .var "data_out", 31 0;
v0x555572378260_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555723844d0_0 .net "write_enable", 0 0, L_0x555572510170;  1 drivers
S_0x555572384680 .scope module, "reg2" "register" 11 19, 12 2 0, S_0x555572377f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "write_enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55557234f9c0_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x55557234fa60_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x55557234fc10_0 .var "data_out", 31 0;
v0x55557234fd00_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x55557234fda0_0 .net "write_enable", 0 0, L_0x555572510230;  1 drivers
S_0x55557238f610 .scope module, "reg2" "Reg2Mux" 10 19, 11 2 0, S_0x555572373030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "src_one";
    .port_info 1 /INPUT 1 "src_two";
    .port_info 2 /INPUT 1 "dest";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "out_one";
    .port_info 8 /OUTPUT 32 "out_two";
L_0x555572510ab0 .functor NOT 1, L_0x555572511230, C4<0>, C4<0>, C4<0>;
L_0x555572510b20 .functor AND 1, L_0x555572511450, L_0x555572510ab0, C4<1>, C4<1>;
L_0x555572510be0 .functor AND 1, L_0x555572511450, L_0x555572511230, C4<1>, C4<1>;
v0x555572331c70_0 .net *"_ivl_0", 0 0, L_0x555572510ab0;  1 drivers
v0x555572331d70_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x555572331e30_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x555572331ed0_0 .net "dest", 0 0, L_0x555572511230;  1 drivers
v0x555572331f70_0 .net "out_one", 31 0, L_0x555572510cf0;  alias, 1 drivers
v0x5555723320a0_0 .net "out_two", 31 0, L_0x555572510e80;  alias, 1 drivers
v0x5555723942d0_0 .net "reg1_out", 31 0, v0x55557234cdc0_0;  1 drivers
v0x555572394390_0 .net "reg2_out", 31 0, v0x5555723614b0_0;  1 drivers
v0x555572394460_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x555572394500_0 .net "src_one", 0 0, L_0x555572510f70;  1 drivers
v0x5555723945a0_0 .net "src_two", 0 0, L_0x5555725110b0;  1 drivers
v0x555572394660_0 .net "write_enable", 0 0, L_0x555572511450;  1 drivers
L_0x555572510cf0 .functor MUXZ 32, v0x55557234cdc0_0, v0x5555723614b0_0, L_0x555572510f70, C4<>;
L_0x555572510e80 .functor MUXZ 32, v0x55557234cdc0_0, v0x5555723614b0_0, L_0x5555725110b0, C4<>;
S_0x55557238f940 .scope module, "reg1" "register" 11 18, 12 2 0, S_0x55557238f610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "write_enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55557234cc40_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x55557234cd00_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x55557234cdc0_0 .var "data_out", 31 0;
v0x55557234ceb0_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x55557237d0d0_0 .net "write_enable", 0 0, L_0x555572510b20;  1 drivers
S_0x55557237d280 .scope module, "reg2" "register" 11 19, 12 2 0, S_0x55557238f610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "write_enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x555572361350_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555723613f0_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555723614b0_0 .var "data_out", 31 0;
v0x5555723615a0_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x555572361640_0 .net "write_enable", 0 0, L_0x555572510be0;  1 drivers
S_0x5555724b4650 .scope module, "reg2" "Reg8Mux" 8 19, 9 2 0, S_0x555572488d20;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "src_one";
    .port_info 1 /INPUT 3 "src_two";
    .port_info 2 /INPUT 3 "dest";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "out_one";
    .port_info 8 /OUTPUT 32 "out_two";
L_0x555572514310 .functor NOT 1, L_0x555572514270, C4<0>, C4<0>, C4<0>;
L_0x555572514380 .functor AND 1, L_0x555572516a50, L_0x555572514310, C4<1>, C4<1>;
L_0x5555725160f0 .functor AND 1, L_0x555572516a50, L_0x555572515f70, C4<1>, C4<1>;
v0x5555724be360_0 .net *"_ivl_19", 0 0, L_0x555572515f70;  1 drivers
v0x5555724be460_0 .net *"_ivl_23", 0 0, L_0x5555725161b0;  1 drivers
v0x5555724be540_0 .net *"_ivl_27", 0 0, L_0x555572516340;  1 drivers
v0x5555724be630_0 .net *"_ivl_7", 0 0, L_0x555572514270;  1 drivers
v0x5555724be710_0 .net *"_ivl_8", 0 0, L_0x555572514310;  1 drivers
v0x5555724be7f0_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724be890_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724be950_0 .net "dest", 2 0, L_0x555572516830;  1 drivers
v0x5555724bea30_0 .net "out_one", 31 0, L_0x555572516250;  alias, 1 drivers
v0x5555724beb10_0 .net "out_two", 31 0, L_0x5555725163e0;  alias, 1 drivers
v0x5555724bebf0_0 .net "reg1_out", 31 0, L_0x555572513c30;  1 drivers
v0x5555724becb0_0 .net "reg2_out", 31 0, L_0x555572513dc0;  1 drivers
v0x5555724bed80_0 .net "reg3_out", 31 0, L_0x5555725158f0;  1 drivers
v0x5555724bee50_0 .net "reg4_out", 31 0, L_0x555572515a80;  1 drivers
v0x5555724bef20_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724befc0_0 .net "src_one", 2 0, L_0x555572516590;  1 drivers
v0x5555724bf080_0 .net "src_two", 2 0, L_0x5555725166c0;  1 drivers
v0x5555724bf160_0 .net "write_enable", 0 0, L_0x555572516a50;  1 drivers
L_0x555572513f70 .part L_0x555572516590, 0, 2;
L_0x5555725140a0 .part L_0x5555725166c0, 0, 2;
L_0x5555725141d0 .part L_0x555572516830, 0, 2;
L_0x555572514270 .part L_0x555572516830, 2, 1;
L_0x555572515c30 .part L_0x555572516590, 0, 2;
L_0x555572515d60 .part L_0x5555725166c0, 0, 2;
L_0x555572515ed0 .part L_0x555572516830, 0, 2;
L_0x555572515f70 .part L_0x555572516830, 2, 1;
L_0x5555725161b0 .part L_0x555572516590, 2, 1;
L_0x555572516250 .functor MUXZ 32, L_0x555572513c30, L_0x5555725158f0, L_0x5555725161b0, C4<>;
L_0x555572516340 .part L_0x5555725166c0, 2, 1;
L_0x5555725163e0 .functor MUXZ 32, L_0x555572513dc0, L_0x555572515a80, L_0x555572516340, C4<>;
S_0x5555724b49d0 .scope module, "reg1" "Reg4Mux" 9 18, 10 2 0, S_0x5555724b4650;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "src_one";
    .port_info 1 /INPUT 2 "src_two";
    .port_info 2 /INPUT 2 "dest";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "out_one";
    .port_info 8 /OUTPUT 32 "out_two";
L_0x555572512fb0 .functor NOT 1, L_0x555572512ec0, C4<0>, C4<0>, C4<0>;
L_0x555572513070 .functor AND 1, L_0x555572514380, L_0x555572512fb0, C4<1>, C4<1>;
L_0x555572513ad0 .functor AND 1, L_0x555572514380, L_0x555572513950, C4<1>, C4<1>;
v0x5555724b8690_0 .net *"_ivl_19", 0 0, L_0x555572513950;  1 drivers
v0x5555724b8790_0 .net *"_ivl_23", 0 0, L_0x555572513b90;  1 drivers
v0x5555724b8870_0 .net *"_ivl_27", 0 0, L_0x555572513d20;  1 drivers
v0x5555724b8960_0 .net *"_ivl_7", 0 0, L_0x555572512ec0;  1 drivers
v0x5555724b8a40_0 .net *"_ivl_8", 0 0, L_0x555572512fb0;  1 drivers
v0x5555724b8b20_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724b8bc0_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724b8c80_0 .net "dest", 1 0, L_0x5555725141d0;  1 drivers
v0x5555724b8d60_0 .net "out_one", 31 0, L_0x555572513c30;  alias, 1 drivers
v0x5555724b8e40_0 .net "out_two", 31 0, L_0x555572513dc0;  alias, 1 drivers
v0x5555724b8f20_0 .net "reg1_out", 31 0, L_0x5555725129c0;  1 drivers
v0x5555724b8fe0_0 .net "reg2_out", 31 0, L_0x555572512b50;  1 drivers
v0x5555724b90b0_0 .net "reg3_out", 31 0, L_0x555572513370;  1 drivers
v0x5555724b9180_0 .net "reg4_out", 31 0, L_0x555572513500;  1 drivers
v0x5555724b9250_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724b92f0_0 .net "src_one", 1 0, L_0x555572513f70;  1 drivers
v0x5555724b93b0_0 .net "src_two", 1 0, L_0x5555725140a0;  1 drivers
v0x5555724b9490_0 .net "write_enable", 0 0, L_0x555572514380;  1 drivers
L_0x555572512c40 .part L_0x555572513f70, 0, 1;
L_0x555572512d30 .part L_0x5555725140a0, 0, 1;
L_0x555572512e20 .part L_0x5555725141d0, 0, 1;
L_0x555572512ec0 .part L_0x5555725141d0, 1, 1;
L_0x5555725135f0 .part L_0x555572513f70, 0, 1;
L_0x555572513730 .part L_0x5555725140a0, 0, 1;
L_0x5555725138b0 .part L_0x5555725141d0, 0, 1;
L_0x555572513950 .part L_0x5555725141d0, 1, 1;
L_0x555572513b90 .part L_0x555572513f70, 1, 1;
L_0x555572513c30 .functor MUXZ 32, L_0x5555725129c0, L_0x555572513370, L_0x555572513b90, C4<>;
L_0x555572513d20 .part L_0x5555725140a0, 1, 1;
L_0x555572513dc0 .functor MUXZ 32, L_0x555572512b50, L_0x555572513500, L_0x555572513d20, C4<>;
S_0x5555724b4d50 .scope module, "reg1" "Reg2Mux" 10 18, 11 2 0, S_0x5555724b49d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "src_one";
    .port_info 1 /INPUT 1 "src_two";
    .port_info 2 /INPUT 1 "dest";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "out_one";
    .port_info 8 /OUTPUT 32 "out_two";
L_0x555572512780 .functor NOT 1, L_0x555572512e20, C4<0>, C4<0>, C4<0>;
L_0x5555725127f0 .functor AND 1, L_0x555572513070, L_0x555572512780, C4<1>, C4<1>;
L_0x5555725128b0 .functor AND 1, L_0x555572513070, L_0x555572512e20, C4<1>, C4<1>;
v0x5555724b5f90_0 .net *"_ivl_0", 0 0, L_0x555572512780;  1 drivers
v0x5555724b6090_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724b6150_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724b61f0_0 .net "dest", 0 0, L_0x555572512e20;  1 drivers
v0x5555724b6290_0 .net "out_one", 31 0, L_0x5555725129c0;  alias, 1 drivers
v0x5555724b63c0_0 .net "out_two", 31 0, L_0x555572512b50;  alias, 1 drivers
v0x5555724b64a0_0 .net "reg1_out", 31 0, v0x5555724b5500_0;  1 drivers
v0x5555724b6560_0 .net "reg2_out", 31 0, v0x5555724b5c50_0;  1 drivers
v0x5555724b6630_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724b66d0_0 .net "src_one", 0 0, L_0x555572512c40;  1 drivers
v0x5555724b6770_0 .net "src_two", 0 0, L_0x555572512d30;  1 drivers
v0x5555724b6830_0 .net "write_enable", 0 0, L_0x555572513070;  1 drivers
L_0x5555725129c0 .functor MUXZ 32, v0x5555724b5500_0, v0x5555724b5c50_0, L_0x555572512c40, C4<>;
L_0x555572512b50 .functor MUXZ 32, v0x5555724b5500_0, v0x5555724b5c50_0, L_0x555572512d30, C4<>;
S_0x5555724b50d0 .scope module, "reg1" "register" 11 18, 12 2 0, S_0x5555724b4d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "write_enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5555724b5380_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724b5440_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724b5500_0 .var "data_out", 31 0;
v0x5555724b55f0_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724b5690_0 .net "write_enable", 0 0, L_0x5555725127f0;  1 drivers
S_0x5555724b5840 .scope module, "reg2" "register" 11 19, 12 2 0, S_0x5555724b4d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "write_enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5555724b5af0_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724b5b90_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724b5c50_0 .var "data_out", 31 0;
v0x5555724b5d40_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724b5de0_0 .net "write_enable", 0 0, L_0x5555725128b0;  1 drivers
S_0x5555724b6a10 .scope module, "reg2" "Reg2Mux" 10 19, 11 2 0, S_0x5555724b49d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "src_one";
    .port_info 1 /INPUT 1 "src_two";
    .port_info 2 /INPUT 1 "dest";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "out_one";
    .port_info 8 /OUTPUT 32 "out_two";
L_0x555572513130 .functor NOT 1, L_0x5555725138b0, C4<0>, C4<0>, C4<0>;
L_0x5555725131a0 .functor AND 1, L_0x555572513ad0, L_0x555572513130, C4<1>, C4<1>;
L_0x555572513260 .functor AND 1, L_0x555572513ad0, L_0x5555725138b0, C4<1>, C4<1>;
v0x5555724b7c10_0 .net *"_ivl_0", 0 0, L_0x555572513130;  1 drivers
v0x5555724b7d10_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724b7dd0_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724b7e70_0 .net "dest", 0 0, L_0x5555725138b0;  1 drivers
v0x5555724b7f10_0 .net "out_one", 31 0, L_0x555572513370;  alias, 1 drivers
v0x5555724b8040_0 .net "out_two", 31 0, L_0x555572513500;  alias, 1 drivers
v0x5555724b8120_0 .net "reg1_out", 31 0, v0x5555724b7180_0;  1 drivers
v0x5555724b81e0_0 .net "reg2_out", 31 0, v0x5555724b78d0_0;  1 drivers
v0x5555724b82b0_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724b8350_0 .net "src_one", 0 0, L_0x5555725135f0;  1 drivers
v0x5555724b83f0_0 .net "src_two", 0 0, L_0x555572513730;  1 drivers
v0x5555724b84b0_0 .net "write_enable", 0 0, L_0x555572513ad0;  1 drivers
L_0x555572513370 .functor MUXZ 32, v0x5555724b7180_0, v0x5555724b78d0_0, L_0x5555725135f0, C4<>;
L_0x555572513500 .functor MUXZ 32, v0x5555724b7180_0, v0x5555724b78d0_0, L_0x555572513730, C4<>;
S_0x5555724b6d40 .scope module, "reg1" "register" 11 18, 12 2 0, S_0x5555724b6a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "write_enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5555724b7000_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724b70c0_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724b7180_0 .var "data_out", 31 0;
v0x5555724b7270_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724b7310_0 .net "write_enable", 0 0, L_0x5555725131a0;  1 drivers
S_0x5555724b74c0 .scope module, "reg2" "register" 11 19, 12 2 0, S_0x5555724b6a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "write_enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5555724b7770_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724b7810_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724b78d0_0 .var "data_out", 31 0;
v0x5555724b79c0_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724b7a60_0 .net "write_enable", 0 0, L_0x555572513260;  1 drivers
S_0x5555724b9670 .scope module, "reg2" "Reg4Mux" 9 29, 10 2 0, S_0x5555724b4650;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "src_one";
    .port_info 1 /INPUT 2 "src_two";
    .port_info 2 /INPUT 2 "dest";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "out_one";
    .port_info 8 /OUTPUT 32 "out_two";
L_0x555572514c70 .functor NOT 1, L_0x555572514b80, C4<0>, C4<0>, C4<0>;
L_0x555572514d30 .functor AND 1, L_0x5555725160f0, L_0x555572514c70, C4<1>, C4<1>;
L_0x555572515790 .functor AND 1, L_0x5555725160f0, L_0x555572515610, C4<1>, C4<1>;
v0x5555724bd2f0_0 .net *"_ivl_19", 0 0, L_0x555572515610;  1 drivers
v0x5555724bd3f0_0 .net *"_ivl_23", 0 0, L_0x555572515850;  1 drivers
v0x5555724bd4d0_0 .net *"_ivl_27", 0 0, L_0x5555725159e0;  1 drivers
v0x5555724bd5c0_0 .net *"_ivl_7", 0 0, L_0x555572514b80;  1 drivers
v0x5555724bd6a0_0 .net *"_ivl_8", 0 0, L_0x555572514c70;  1 drivers
v0x5555724bd780_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724bd820_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724bd8e0_0 .net "dest", 1 0, L_0x555572515ed0;  1 drivers
v0x5555724bd9c0_0 .net "out_one", 31 0, L_0x5555725158f0;  alias, 1 drivers
v0x5555724bdb30_0 .net "out_two", 31 0, L_0x555572515a80;  alias, 1 drivers
v0x5555724bdc10_0 .net "reg1_out", 31 0, L_0x555572514680;  1 drivers
v0x5555724bdcd0_0 .net "reg2_out", 31 0, L_0x555572514810;  1 drivers
v0x5555724bdda0_0 .net "reg3_out", 31 0, L_0x555572515030;  1 drivers
v0x5555724bde70_0 .net "reg4_out", 31 0, L_0x5555725151c0;  1 drivers
v0x5555724bdf40_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724bdfe0_0 .net "src_one", 1 0, L_0x555572515c30;  1 drivers
v0x5555724be0a0_0 .net "src_two", 1 0, L_0x555572515d60;  1 drivers
v0x5555724be180_0 .net "write_enable", 0 0, L_0x5555725160f0;  1 drivers
L_0x555572514900 .part L_0x555572515c30, 0, 1;
L_0x5555725149f0 .part L_0x555572515d60, 0, 1;
L_0x555572514ae0 .part L_0x555572515ed0, 0, 1;
L_0x555572514b80 .part L_0x555572515ed0, 1, 1;
L_0x5555725152b0 .part L_0x555572515c30, 0, 1;
L_0x5555725153f0 .part L_0x555572515d60, 0, 1;
L_0x555572515570 .part L_0x555572515ed0, 0, 1;
L_0x555572515610 .part L_0x555572515ed0, 1, 1;
L_0x555572515850 .part L_0x555572515c30, 1, 1;
L_0x5555725158f0 .functor MUXZ 32, L_0x555572514680, L_0x555572515030, L_0x555572515850, C4<>;
L_0x5555725159e0 .part L_0x555572515d60, 1, 1;
L_0x555572515a80 .functor MUXZ 32, L_0x555572514810, L_0x5555725151c0, L_0x5555725159e0, C4<>;
S_0x5555724b99a0 .scope module, "reg1" "Reg2Mux" 10 18, 11 2 0, S_0x5555724b9670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "src_one";
    .port_info 1 /INPUT 1 "src_two";
    .port_info 2 /INPUT 1 "dest";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "out_one";
    .port_info 8 /OUTPUT 32 "out_two";
L_0x555572514440 .functor NOT 1, L_0x555572514ae0, C4<0>, C4<0>, C4<0>;
L_0x5555725144b0 .functor AND 1, L_0x555572514d30, L_0x555572514440, C4<1>, C4<1>;
L_0x555572514570 .functor AND 1, L_0x555572514d30, L_0x555572514ae0, C4<1>, C4<1>;
v0x5555724babf0_0 .net *"_ivl_0", 0 0, L_0x555572514440;  1 drivers
v0x5555724bacf0_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724badb0_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724bae50_0 .net "dest", 0 0, L_0x555572514ae0;  1 drivers
v0x5555724baef0_0 .net "out_one", 31 0, L_0x555572514680;  alias, 1 drivers
v0x5555724bb020_0 .net "out_two", 31 0, L_0x555572514810;  alias, 1 drivers
v0x5555724bb100_0 .net "reg1_out", 31 0, v0x5555724ba160_0;  1 drivers
v0x5555724bb1c0_0 .net "reg2_out", 31 0, v0x5555724ba8b0_0;  1 drivers
v0x5555724bb290_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724bb330_0 .net "src_one", 0 0, L_0x555572514900;  1 drivers
v0x5555724bb3d0_0 .net "src_two", 0 0, L_0x5555725149f0;  1 drivers
v0x5555724bb490_0 .net "write_enable", 0 0, L_0x555572514d30;  1 drivers
L_0x555572514680 .functor MUXZ 32, v0x5555724ba160_0, v0x5555724ba8b0_0, L_0x555572514900, C4<>;
L_0x555572514810 .functor MUXZ 32, v0x5555724ba160_0, v0x5555724ba8b0_0, L_0x5555725149f0, C4<>;
S_0x5555724b9d00 .scope module, "reg1" "register" 11 18, 12 2 0, S_0x5555724b99a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "write_enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5555724b9fe0_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724ba0a0_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724ba160_0 .var "data_out", 31 0;
v0x5555724ba250_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724ba2f0_0 .net "write_enable", 0 0, L_0x5555725144b0;  1 drivers
S_0x5555724ba4a0 .scope module, "reg2" "register" 11 19, 12 2 0, S_0x5555724b99a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "write_enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5555724ba750_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724ba7f0_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724ba8b0_0 .var "data_out", 31 0;
v0x5555724ba9a0_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724baa40_0 .net "write_enable", 0 0, L_0x555572514570;  1 drivers
S_0x5555724bb670 .scope module, "reg2" "Reg2Mux" 10 19, 11 2 0, S_0x5555724b9670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "src_one";
    .port_info 1 /INPUT 1 "src_two";
    .port_info 2 /INPUT 1 "dest";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "out_one";
    .port_info 8 /OUTPUT 32 "out_two";
L_0x555572514df0 .functor NOT 1, L_0x555572515570, C4<0>, C4<0>, C4<0>;
L_0x555572514e60 .functor AND 1, L_0x555572515790, L_0x555572514df0, C4<1>, C4<1>;
L_0x555572514f20 .functor AND 1, L_0x555572515790, L_0x555572515570, C4<1>, C4<1>;
v0x5555724bc870_0 .net *"_ivl_0", 0 0, L_0x555572514df0;  1 drivers
v0x5555724bc970_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724bca30_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724bcad0_0 .net "dest", 0 0, L_0x555572515570;  1 drivers
v0x5555724bcb70_0 .net "out_one", 31 0, L_0x555572515030;  alias, 1 drivers
v0x5555724bcca0_0 .net "out_two", 31 0, L_0x5555725151c0;  alias, 1 drivers
v0x5555724bcd80_0 .net "reg1_out", 31 0, v0x5555724bbde0_0;  1 drivers
v0x5555724bce40_0 .net "reg2_out", 31 0, v0x5555724bc530_0;  1 drivers
v0x5555724bcf10_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724bcfb0_0 .net "src_one", 0 0, L_0x5555725152b0;  1 drivers
v0x5555724bd050_0 .net "src_two", 0 0, L_0x5555725153f0;  1 drivers
v0x5555724bd110_0 .net "write_enable", 0 0, L_0x555572515790;  1 drivers
L_0x555572515030 .functor MUXZ 32, v0x5555724bbde0_0, v0x5555724bc530_0, L_0x5555725152b0, C4<>;
L_0x5555725151c0 .functor MUXZ 32, v0x5555724bbde0_0, v0x5555724bc530_0, L_0x5555725153f0, C4<>;
S_0x5555724bb9a0 .scope module, "reg1" "register" 11 18, 12 2 0, S_0x5555724bb670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "write_enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5555724bbc60_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724bbd20_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724bbde0_0 .var "data_out", 31 0;
v0x5555724bbed0_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724bbf70_0 .net "write_enable", 0 0, L_0x555572514e60;  1 drivers
S_0x5555724bc120 .scope module, "reg2" "register" 11 19, 12 2 0, S_0x5555724bb670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "write_enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5555724bc3d0_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724bc470_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724bc530_0 .var "data_out", 31 0;
v0x5555724bc620_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724bc6c0_0 .net "write_enable", 0 0, L_0x555572514f20;  1 drivers
S_0x5555724c0430 .scope module, "reg2" "Reg16Mux" 7 30, 8 2 0, S_0x555572487d50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "src_one";
    .port_info 1 /INPUT 4 "src_two";
    .port_info 2 /INPUT 4 "dest";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "out_one";
    .port_info 8 /OUTPUT 32 "out_two";
L_0x55557251b560 .functor NOT 1, L_0x55557251b4c0, C4<0>, C4<0>, C4<0>;
L_0x55557251b5d0 .functor AND 1, L_0x5555725200a0, L_0x55557251b560, C4<1>, C4<1>;
L_0x55557251f860 .functor AND 1, L_0x5555725200a0, L_0x55557251f6e0, C4<1>, C4<1>;
v0x5555724d7700_0 .net *"_ivl_19", 0 0, L_0x55557251f6e0;  1 drivers
v0x5555724d7800_0 .net *"_ivl_23", 0 0, L_0x55557251f920;  1 drivers
v0x5555724d78e0_0 .net *"_ivl_27", 0 0, L_0x55557251fab0;  1 drivers
v0x5555724d79d0_0 .net *"_ivl_7", 0 0, L_0x55557251b4c0;  1 drivers
v0x5555724d7ab0_0 .net *"_ivl_8", 0 0, L_0x55557251b560;  1 drivers
v0x5555724d7b90_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724d7c30_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724d7cf0_0 .net "dest", 3 0, L_0x55557251ff60;  1 drivers
v0x5555724d7dd0_0 .net "out_one", 31 0, L_0x55557251f9c0;  alias, 1 drivers
v0x5555724d7eb0_0 .net "out_two", 31 0, L_0x55557251fb50;  alias, 1 drivers
v0x5555724d7f90_0 .net "reg1_out", 31 0, L_0x55557251ae80;  1 drivers
v0x5555724d8050_0 .net "reg2_out", 31 0, L_0x55557251b010;  1 drivers
v0x5555724d8120_0 .net "reg3_out", 31 0, L_0x55557251f0a0;  1 drivers
v0x5555724d81f0_0 .net "reg4_out", 31 0, L_0x55557251f230;  1 drivers
v0x5555724d82c0_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724d8360_0 .net "src_one", 3 0, L_0x55557251fd00;  1 drivers
v0x5555724d8420_0 .net "src_two", 3 0, L_0x55557251fe30;  1 drivers
v0x5555724d8610_0 .net "write_enable", 0 0, L_0x5555725200a0;  1 drivers
L_0x55557251b1c0 .part L_0x55557251fd00, 0, 3;
L_0x55557251b2f0 .part L_0x55557251fe30, 0, 3;
L_0x55557251b420 .part L_0x55557251ff60, 0, 3;
L_0x55557251b4c0 .part L_0x55557251ff60, 3, 1;
L_0x55557251f3e0 .part L_0x55557251fd00, 0, 3;
L_0x55557251f510 .part L_0x55557251fe30, 0, 3;
L_0x55557251f640 .part L_0x55557251ff60, 0, 3;
L_0x55557251f6e0 .part L_0x55557251ff60, 3, 1;
L_0x55557251f920 .part L_0x55557251fd00, 3, 1;
L_0x55557251f9c0 .functor MUXZ 32, L_0x55557251ae80, L_0x55557251f0a0, L_0x55557251f920, C4<>;
L_0x55557251fab0 .part L_0x55557251fe30, 3, 1;
L_0x55557251fb50 .functor MUXZ 32, L_0x55557251b010, L_0x55557251f230, L_0x55557251fab0, C4<>;
S_0x5555724c0760 .scope module, "reg1" "Reg8Mux" 8 18, 9 2 0, S_0x5555724c0430;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "src_one";
    .port_info 1 /INPUT 3 "src_two";
    .port_info 2 /INPUT 3 "dest";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "out_one";
    .port_info 8 /OUTPUT 32 "out_two";
L_0x555572518fc0 .functor NOT 1, L_0x555572518f20, C4<0>, C4<0>, C4<0>;
L_0x555572519030 .functor AND 1, L_0x55557251b5d0, L_0x555572518fc0, C4<1>, C4<1>;
L_0x55557251ad20 .functor AND 1, L_0x55557251b5d0, L_0x55557251aba0, C4<1>, C4<1>;
v0x5555724cb480_0 .net *"_ivl_19", 0 0, L_0x55557251aba0;  1 drivers
v0x5555724cb580_0 .net *"_ivl_23", 0 0, L_0x55557251ade0;  1 drivers
v0x5555724cb660_0 .net *"_ivl_27", 0 0, L_0x55557251af70;  1 drivers
v0x5555724cb750_0 .net *"_ivl_7", 0 0, L_0x555572518f20;  1 drivers
v0x5555724cb830_0 .net *"_ivl_8", 0 0, L_0x555572518fc0;  1 drivers
v0x5555724cb910_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724cb9b0_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724cba70_0 .net "dest", 2 0, L_0x55557251b420;  1 drivers
v0x5555724cbb50_0 .net "out_one", 31 0, L_0x55557251ae80;  alias, 1 drivers
v0x5555724cbc30_0 .net "out_two", 31 0, L_0x55557251b010;  alias, 1 drivers
v0x5555724cbd10_0 .net "reg1_out", 31 0, L_0x5555725188e0;  1 drivers
v0x5555724cbdd0_0 .net "reg2_out", 31 0, L_0x555572518a70;  1 drivers
v0x5555724cbea0_0 .net "reg3_out", 31 0, L_0x55557251a560;  1 drivers
v0x5555724cbf70_0 .net "reg4_out", 31 0, L_0x55557251a6f0;  1 drivers
v0x5555724cc040_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724cc0e0_0 .net "src_one", 2 0, L_0x55557251b1c0;  1 drivers
v0x5555724cc1a0_0 .net "src_two", 2 0, L_0x55557251b2f0;  1 drivers
v0x5555724cc390_0 .net "write_enable", 0 0, L_0x55557251b5d0;  1 drivers
L_0x555572518c20 .part L_0x55557251b1c0, 0, 2;
L_0x555572518d50 .part L_0x55557251b2f0, 0, 2;
L_0x555572518e80 .part L_0x55557251b420, 0, 2;
L_0x555572518f20 .part L_0x55557251b420, 2, 1;
L_0x55557251a8a0 .part L_0x55557251b1c0, 0, 2;
L_0x55557251a9d0 .part L_0x55557251b2f0, 0, 2;
L_0x55557251ab00 .part L_0x55557251b420, 0, 2;
L_0x55557251aba0 .part L_0x55557251b420, 2, 1;
L_0x55557251ade0 .part L_0x55557251b1c0, 2, 1;
L_0x55557251ae80 .functor MUXZ 32, L_0x5555725188e0, L_0x55557251a560, L_0x55557251ade0, C4<>;
L_0x55557251af70 .part L_0x55557251b2f0, 2, 1;
L_0x55557251b010 .functor MUXZ 32, L_0x555572518a70, L_0x55557251a6f0, L_0x55557251af70, C4<>;
S_0x5555724c0ac0 .scope module, "reg1" "Reg4Mux" 9 18, 10 2 0, S_0x5555724c0760;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "src_one";
    .port_info 1 /INPUT 2 "src_two";
    .port_info 2 /INPUT 2 "dest";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "out_one";
    .port_info 8 /OUTPUT 32 "out_two";
L_0x555572517ca0 .functor NOT 1, L_0x555572517bb0, C4<0>, C4<0>, C4<0>;
L_0x555572517d60 .functor AND 1, L_0x555572519030, L_0x555572517ca0, C4<1>, C4<1>;
L_0x555572518780 .functor AND 1, L_0x555572519030, L_0x555572518600, C4<1>, C4<1>;
v0x5555724c5470_0 .net *"_ivl_19", 0 0, L_0x555572518600;  1 drivers
v0x5555724c5570_0 .net *"_ivl_23", 0 0, L_0x555572518840;  1 drivers
v0x5555724c5650_0 .net *"_ivl_27", 0 0, L_0x5555725189d0;  1 drivers
v0x5555724c5740_0 .net *"_ivl_7", 0 0, L_0x555572517bb0;  1 drivers
v0x5555724c5820_0 .net *"_ivl_8", 0 0, L_0x555572517ca0;  1 drivers
v0x5555724c5900_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724c59a0_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724c5a60_0 .net "dest", 1 0, L_0x555572518e80;  1 drivers
v0x5555724c5b40_0 .net "out_one", 31 0, L_0x5555725188e0;  alias, 1 drivers
v0x5555724c5cb0_0 .net "out_two", 31 0, L_0x555572518a70;  alias, 1 drivers
v0x5555724c5d90_0 .net "reg1_out", 31 0, L_0x555572517700;  1 drivers
v0x5555724c5e50_0 .net "reg2_out", 31 0, L_0x555572517840;  1 drivers
v0x5555724c5f20_0 .net "reg3_out", 31 0, L_0x555572518060;  1 drivers
v0x5555724c5ff0_0 .net "reg4_out", 31 0, L_0x5555725181f0;  1 drivers
v0x5555724c60c0_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724c6160_0 .net "src_one", 1 0, L_0x555572518c20;  1 drivers
v0x5555724c6220_0 .net "src_two", 1 0, L_0x555572518d50;  1 drivers
v0x5555724c6410_0 .net "write_enable", 0 0, L_0x555572519030;  1 drivers
L_0x555572517930 .part L_0x555572518c20, 0, 1;
L_0x555572517a20 .part L_0x555572518d50, 0, 1;
L_0x555572517b10 .part L_0x555572518e80, 0, 1;
L_0x555572517bb0 .part L_0x555572518e80, 1, 1;
L_0x5555725182e0 .part L_0x555572518c20, 0, 1;
L_0x555572518420 .part L_0x555572518d50, 0, 1;
L_0x555572518560 .part L_0x555572518e80, 0, 1;
L_0x555572518600 .part L_0x555572518e80, 1, 1;
L_0x555572518840 .part L_0x555572518c20, 1, 1;
L_0x5555725188e0 .functor MUXZ 32, L_0x555572517700, L_0x555572518060, L_0x555572518840, C4<>;
L_0x5555725189d0 .part L_0x555572518d50, 1, 1;
L_0x555572518a70 .functor MUXZ 32, L_0x555572517840, L_0x5555725181f0, L_0x5555725189d0, C4<>;
S_0x5555724c0e40 .scope module, "reg1" "Reg2Mux" 10 18, 11 2 0, S_0x5555724c0ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "src_one";
    .port_info 1 /INPUT 1 "src_two";
    .port_info 2 /INPUT 1 "dest";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "out_one";
    .port_info 8 /OUTPUT 32 "out_two";
L_0x5555725175b0 .functor NOT 1, L_0x555572517b10, C4<0>, C4<0>, C4<0>;
L_0x555572517620 .functor AND 1, L_0x555572517d60, L_0x5555725175b0, C4<1>, C4<1>;
L_0x555572517690 .functor AND 1, L_0x555572517d60, L_0x555572517b10, C4<1>, C4<1>;
v0x5555724c2ce0_0 .net *"_ivl_0", 0 0, L_0x5555725175b0;  1 drivers
v0x5555724c2de0_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724c2ea0_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724c2f40_0 .net "dest", 0 0, L_0x555572517b10;  1 drivers
v0x5555724c2fe0_0 .net "out_one", 31 0, L_0x555572517700;  alias, 1 drivers
v0x5555724c3110_0 .net "out_two", 31 0, L_0x555572517840;  alias, 1 drivers
v0x5555724c31f0_0 .net "reg1_out", 31 0, v0x5555724c1a30_0;  1 drivers
v0x5555724c32b0_0 .net "reg2_out", 31 0, v0x5555724c29a0_0;  1 drivers
v0x5555724c3380_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724c3420_0 .net "src_one", 0 0, L_0x555572517930;  1 drivers
v0x5555724c34c0_0 .net "src_two", 0 0, L_0x555572517a20;  1 drivers
v0x5555724c3580_0 .net "write_enable", 0 0, L_0x555572517d60;  1 drivers
L_0x555572517700 .functor MUXZ 32, v0x5555724c1a30_0, v0x5555724c29a0_0, L_0x555572517930, C4<>;
L_0x555572517840 .functor MUXZ 32, v0x5555724c1a30_0, v0x5555724c29a0_0, L_0x555572517a20, C4<>;
S_0x5555724c11c0 .scope module, "reg1" "register" 11 18, 12 2 0, S_0x5555724c0e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "write_enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5555724c14a0_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724c1970_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724c1a30_0 .var "data_out", 31 0;
v0x5555724c1b20_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724c1fd0_0 .net "write_enable", 0 0, L_0x555572517620;  1 drivers
S_0x5555724c2180 .scope module, "reg2" "register" 11 19, 12 2 0, S_0x5555724c0e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "write_enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5555724c2430_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724c24d0_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724c29a0_0 .var "data_out", 31 0;
v0x5555724c2a90_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724c2b30_0 .net "write_enable", 0 0, L_0x555572517690;  1 drivers
S_0x5555724c3760 .scope module, "reg2" "Reg2Mux" 10 19, 11 2 0, S_0x5555724c0ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "src_one";
    .port_info 1 /INPUT 1 "src_two";
    .port_info 2 /INPUT 1 "dest";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "out_one";
    .port_info 8 /OUTPUT 32 "out_two";
L_0x555572517e20 .functor NOT 1, L_0x555572518560, C4<0>, C4<0>, C4<0>;
L_0x555572517e90 .functor AND 1, L_0x555572518780, L_0x555572517e20, C4<1>, C4<1>;
L_0x555572517f50 .functor AND 1, L_0x555572518780, L_0x555572518560, C4<1>, C4<1>;
v0x5555724c4960_0 .net *"_ivl_0", 0 0, L_0x555572517e20;  1 drivers
v0x5555724c4a60_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724c4b20_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724c4bc0_0 .net "dest", 0 0, L_0x555572518560;  1 drivers
v0x5555724c4c60_0 .net "out_one", 31 0, L_0x555572518060;  alias, 1 drivers
v0x5555724c4d90_0 .net "out_two", 31 0, L_0x5555725181f0;  alias, 1 drivers
v0x5555724c4e70_0 .net "reg1_out", 31 0, v0x5555724c3ed0_0;  1 drivers
v0x5555724c4f30_0 .net "reg2_out", 31 0, v0x5555724c4620_0;  1 drivers
v0x5555724c5000_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724c5130_0 .net "src_one", 0 0, L_0x5555725182e0;  1 drivers
v0x5555724c51d0_0 .net "src_two", 0 0, L_0x555572518420;  1 drivers
v0x5555724c5290_0 .net "write_enable", 0 0, L_0x555572518780;  1 drivers
L_0x555572518060 .functor MUXZ 32, v0x5555724c3ed0_0, v0x5555724c4620_0, L_0x5555725182e0, C4<>;
L_0x5555725181f0 .functor MUXZ 32, v0x5555724c3ed0_0, v0x5555724c4620_0, L_0x555572518420, C4<>;
S_0x5555724c3a90 .scope module, "reg1" "register" 11 18, 12 2 0, S_0x5555724c3760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "write_enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5555724c3d50_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724c3e10_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724c3ed0_0 .var "data_out", 31 0;
v0x5555724c3fc0_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724c4060_0 .net "write_enable", 0 0, L_0x555572517e90;  1 drivers
S_0x5555724c4210 .scope module, "reg2" "register" 11 19, 12 2 0, S_0x5555724c3760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "write_enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5555724c44c0_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724c4560_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724c4620_0 .var "data_out", 31 0;
v0x5555724c4710_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724c47b0_0 .net "write_enable", 0 0, L_0x555572517f50;  1 drivers
S_0x5555724c65f0 .scope module, "reg2" "Reg4Mux" 9 29, 10 2 0, S_0x5555724c0760;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "src_one";
    .port_info 1 /INPUT 2 "src_two";
    .port_info 2 /INPUT 2 "dest";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "out_one";
    .port_info 8 /OUTPUT 32 "out_two";
L_0x555572519920 .functor NOT 1, L_0x555572519830, C4<0>, C4<0>, C4<0>;
L_0x5555725199e0 .functor AND 1, L_0x55557251ad20, L_0x555572519920, C4<1>, C4<1>;
L_0x55557251a400 .functor AND 1, L_0x55557251ad20, L_0x55557251a280, C4<1>, C4<1>;
v0x5555724ca300_0 .net *"_ivl_19", 0 0, L_0x55557251a280;  1 drivers
v0x5555724ca400_0 .net *"_ivl_23", 0 0, L_0x55557251a4c0;  1 drivers
v0x5555724ca4e0_0 .net *"_ivl_27", 0 0, L_0x55557251a650;  1 drivers
v0x5555724ca5d0_0 .net *"_ivl_7", 0 0, L_0x555572519830;  1 drivers
v0x5555724ca6b0_0 .net *"_ivl_8", 0 0, L_0x555572519920;  1 drivers
v0x5555724ca790_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724ca830_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724ca8f0_0 .net "dest", 1 0, L_0x55557251ab00;  1 drivers
v0x5555724ca9d0_0 .net "out_one", 31 0, L_0x55557251a560;  alias, 1 drivers
v0x5555724cab40_0 .net "out_two", 31 0, L_0x55557251a6f0;  alias, 1 drivers
v0x5555724cac20_0 .net "reg1_out", 31 0, L_0x555572519330;  1 drivers
v0x5555724cace0_0 .net "reg2_out", 31 0, L_0x5555725194c0;  1 drivers
v0x5555724cadb0_0 .net "reg3_out", 31 0, L_0x555572519ce0;  1 drivers
v0x5555724cae80_0 .net "reg4_out", 31 0, L_0x555572519e70;  1 drivers
v0x5555724caf50_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724caff0_0 .net "src_one", 1 0, L_0x55557251a8a0;  1 drivers
v0x5555724cb0b0_0 .net "src_two", 1 0, L_0x55557251a9d0;  1 drivers
v0x5555724cb2a0_0 .net "write_enable", 0 0, L_0x55557251ad20;  1 drivers
L_0x5555725195b0 .part L_0x55557251a8a0, 0, 1;
L_0x5555725196a0 .part L_0x55557251a9d0, 0, 1;
L_0x555572519790 .part L_0x55557251ab00, 0, 1;
L_0x555572519830 .part L_0x55557251ab00, 1, 1;
L_0x555572519f60 .part L_0x55557251a8a0, 0, 1;
L_0x55557251a0a0 .part L_0x55557251a9d0, 0, 1;
L_0x55557251a1e0 .part L_0x55557251ab00, 0, 1;
L_0x55557251a280 .part L_0x55557251ab00, 1, 1;
L_0x55557251a4c0 .part L_0x55557251a8a0, 1, 1;
L_0x55557251a560 .functor MUXZ 32, L_0x555572519330, L_0x555572519ce0, L_0x55557251a4c0, C4<>;
L_0x55557251a650 .part L_0x55557251a9d0, 1, 1;
L_0x55557251a6f0 .functor MUXZ 32, L_0x5555725194c0, L_0x555572519e70, L_0x55557251a650, C4<>;
S_0x5555724c6920 .scope module, "reg1" "Reg2Mux" 10 18, 11 2 0, S_0x5555724c65f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "src_one";
    .port_info 1 /INPUT 1 "src_two";
    .port_info 2 /INPUT 1 "dest";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "out_one";
    .port_info 8 /OUTPUT 32 "out_two";
L_0x5555725190f0 .functor NOT 1, L_0x555572519790, C4<0>, C4<0>, C4<0>;
L_0x555572519160 .functor AND 1, L_0x5555725199e0, L_0x5555725190f0, C4<1>, C4<1>;
L_0x555572519220 .functor AND 1, L_0x5555725199e0, L_0x555572519790, C4<1>, C4<1>;
v0x5555724c7b70_0 .net *"_ivl_0", 0 0, L_0x5555725190f0;  1 drivers
v0x5555724c7c70_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724c7d30_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724c7dd0_0 .net "dest", 0 0, L_0x555572519790;  1 drivers
v0x5555724c7e70_0 .net "out_one", 31 0, L_0x555572519330;  alias, 1 drivers
v0x5555724c7fa0_0 .net "out_two", 31 0, L_0x5555725194c0;  alias, 1 drivers
v0x5555724c8080_0 .net "reg1_out", 31 0, v0x5555724c70e0_0;  1 drivers
v0x5555724c8140_0 .net "reg2_out", 31 0, v0x5555724c7830_0;  1 drivers
v0x5555724c8210_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724c82b0_0 .net "src_one", 0 0, L_0x5555725195b0;  1 drivers
v0x5555724c8350_0 .net "src_two", 0 0, L_0x5555725196a0;  1 drivers
v0x5555724c8410_0 .net "write_enable", 0 0, L_0x5555725199e0;  1 drivers
L_0x555572519330 .functor MUXZ 32, v0x5555724c70e0_0, v0x5555724c7830_0, L_0x5555725195b0, C4<>;
L_0x5555725194c0 .functor MUXZ 32, v0x5555724c70e0_0, v0x5555724c7830_0, L_0x5555725196a0, C4<>;
S_0x5555724c6c80 .scope module, "reg1" "register" 11 18, 12 2 0, S_0x5555724c6920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "write_enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5555724c6f60_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724c7020_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724c70e0_0 .var "data_out", 31 0;
v0x5555724c71d0_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724c7270_0 .net "write_enable", 0 0, L_0x555572519160;  1 drivers
S_0x5555724c7420 .scope module, "reg2" "register" 11 19, 12 2 0, S_0x5555724c6920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "write_enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5555724c76d0_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724c7770_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724c7830_0 .var "data_out", 31 0;
v0x5555724c7920_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724c79c0_0 .net "write_enable", 0 0, L_0x555572519220;  1 drivers
S_0x5555724c85f0 .scope module, "reg2" "Reg2Mux" 10 19, 11 2 0, S_0x5555724c65f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "src_one";
    .port_info 1 /INPUT 1 "src_two";
    .port_info 2 /INPUT 1 "dest";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "out_one";
    .port_info 8 /OUTPUT 32 "out_two";
L_0x555572519aa0 .functor NOT 1, L_0x55557251a1e0, C4<0>, C4<0>, C4<0>;
L_0x555572519b10 .functor AND 1, L_0x55557251a400, L_0x555572519aa0, C4<1>, C4<1>;
L_0x555572519bd0 .functor AND 1, L_0x55557251a400, L_0x55557251a1e0, C4<1>, C4<1>;
v0x5555724c97f0_0 .net *"_ivl_0", 0 0, L_0x555572519aa0;  1 drivers
v0x5555724c98f0_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724c99b0_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724c9a50_0 .net "dest", 0 0, L_0x55557251a1e0;  1 drivers
v0x5555724c9af0_0 .net "out_one", 31 0, L_0x555572519ce0;  alias, 1 drivers
v0x5555724c9c20_0 .net "out_two", 31 0, L_0x555572519e70;  alias, 1 drivers
v0x5555724c9d00_0 .net "reg1_out", 31 0, v0x5555724c8d60_0;  1 drivers
v0x5555724c9dc0_0 .net "reg2_out", 31 0, v0x5555724c94b0_0;  1 drivers
v0x5555724c9e90_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724c9fc0_0 .net "src_one", 0 0, L_0x555572519f60;  1 drivers
v0x5555724ca060_0 .net "src_two", 0 0, L_0x55557251a0a0;  1 drivers
v0x5555724ca120_0 .net "write_enable", 0 0, L_0x55557251a400;  1 drivers
L_0x555572519ce0 .functor MUXZ 32, v0x5555724c8d60_0, v0x5555724c94b0_0, L_0x555572519f60, C4<>;
L_0x555572519e70 .functor MUXZ 32, v0x5555724c8d60_0, v0x5555724c94b0_0, L_0x55557251a0a0, C4<>;
S_0x5555724c8920 .scope module, "reg1" "register" 11 18, 12 2 0, S_0x5555724c85f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "write_enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5555724c8be0_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724c8ca0_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724c8d60_0 .var "data_out", 31 0;
v0x5555724c8e50_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724c8ef0_0 .net "write_enable", 0 0, L_0x555572519b10;  1 drivers
S_0x5555724c90a0 .scope module, "reg2" "register" 11 19, 12 2 0, S_0x5555724c85f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "write_enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5555724c9350_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724c93f0_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724c94b0_0 .var "data_out", 31 0;
v0x5555724c95a0_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724c9640_0 .net "write_enable", 0 0, L_0x555572519bd0;  1 drivers
S_0x5555724cc570 .scope module, "reg2" "Reg8Mux" 8 19, 9 2 0, S_0x5555724c0430;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "src_one";
    .port_info 1 /INPUT 3 "src_two";
    .port_info 2 /INPUT 3 "dest";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "out_one";
    .port_info 8 /OUTPUT 32 "out_two";
L_0x55557251d1e0 .functor NOT 1, L_0x55557251d140, C4<0>, C4<0>, C4<0>;
L_0x55557251d250 .functor AND 1, L_0x55557251f860, L_0x55557251d1e0, C4<1>, C4<1>;
L_0x55557251ef40 .functor AND 1, L_0x55557251f860, L_0x55557251edc0, C4<1>, C4<1>;
v0x5555724d6610_0 .net *"_ivl_19", 0 0, L_0x55557251edc0;  1 drivers
v0x5555724d6710_0 .net *"_ivl_23", 0 0, L_0x55557251f000;  1 drivers
v0x5555724d67f0_0 .net *"_ivl_27", 0 0, L_0x55557251f190;  1 drivers
v0x5555724d68e0_0 .net *"_ivl_7", 0 0, L_0x55557251d140;  1 drivers
v0x5555724d69c0_0 .net *"_ivl_8", 0 0, L_0x55557251d1e0;  1 drivers
v0x5555724d6aa0_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724d6b40_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724d6c00_0 .net "dest", 2 0, L_0x55557251f640;  1 drivers
v0x5555724d6ce0_0 .net "out_one", 31 0, L_0x55557251f0a0;  alias, 1 drivers
v0x5555724d6dc0_0 .net "out_two", 31 0, L_0x55557251f230;  alias, 1 drivers
v0x5555724d6ea0_0 .net "reg1_out", 31 0, L_0x55557251cb00;  1 drivers
v0x5555724d6f60_0 .net "reg2_out", 31 0, L_0x55557251cc90;  1 drivers
v0x5555724d7030_0 .net "reg3_out", 31 0, L_0x55557251e780;  1 drivers
v0x5555724d7100_0 .net "reg4_out", 31 0, L_0x55557251e910;  1 drivers
v0x5555724d71d0_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724d7270_0 .net "src_one", 2 0, L_0x55557251f3e0;  1 drivers
v0x5555724d7330_0 .net "src_two", 2 0, L_0x55557251f510;  1 drivers
v0x5555724d7520_0 .net "write_enable", 0 0, L_0x55557251f860;  1 drivers
L_0x55557251ce40 .part L_0x55557251f3e0, 0, 2;
L_0x55557251cf70 .part L_0x55557251f510, 0, 2;
L_0x55557251d0a0 .part L_0x55557251f640, 0, 2;
L_0x55557251d140 .part L_0x55557251f640, 2, 1;
L_0x55557251eac0 .part L_0x55557251f3e0, 0, 2;
L_0x55557251ebf0 .part L_0x55557251f510, 0, 2;
L_0x55557251ed20 .part L_0x55557251f640, 0, 2;
L_0x55557251edc0 .part L_0x55557251f640, 2, 1;
L_0x55557251f000 .part L_0x55557251f3e0, 2, 1;
L_0x55557251f0a0 .functor MUXZ 32, L_0x55557251cb00, L_0x55557251e780, L_0x55557251f000, C4<>;
L_0x55557251f190 .part L_0x55557251f510, 2, 1;
L_0x55557251f230 .functor MUXZ 32, L_0x55557251cc90, L_0x55557251e910, L_0x55557251f190, C4<>;
S_0x5555724cc8a0 .scope module, "reg1" "Reg4Mux" 9 18, 10 2 0, S_0x5555724cc570;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "src_one";
    .port_info 1 /INPUT 2 "src_two";
    .port_info 2 /INPUT 2 "dest";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "out_one";
    .port_info 8 /OUTPUT 32 "out_two";
L_0x55557251bec0 .functor NOT 1, L_0x55557251bdd0, C4<0>, C4<0>, C4<0>;
L_0x55557251bf80 .functor AND 1, L_0x55557251d250, L_0x55557251bec0, C4<1>, C4<1>;
L_0x55557251c9a0 .functor AND 1, L_0x55557251d250, L_0x55557251c820, C4<1>, C4<1>;
v0x5555724d0600_0 .net *"_ivl_19", 0 0, L_0x55557251c820;  1 drivers
v0x5555724d0700_0 .net *"_ivl_23", 0 0, L_0x55557251ca60;  1 drivers
v0x5555724d07e0_0 .net *"_ivl_27", 0 0, L_0x55557251cbf0;  1 drivers
v0x5555724d08d0_0 .net *"_ivl_7", 0 0, L_0x55557251bdd0;  1 drivers
v0x5555724d09b0_0 .net *"_ivl_8", 0 0, L_0x55557251bec0;  1 drivers
v0x5555724d0a90_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724d0b30_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724d0bf0_0 .net "dest", 1 0, L_0x55557251d0a0;  1 drivers
v0x5555724d0cd0_0 .net "out_one", 31 0, L_0x55557251cb00;  alias, 1 drivers
v0x5555724d0e40_0 .net "out_two", 31 0, L_0x55557251cc90;  alias, 1 drivers
v0x5555724d0f20_0 .net "reg1_out", 31 0, L_0x55557251b8d0;  1 drivers
v0x5555724d0fe0_0 .net "reg2_out", 31 0, L_0x55557251ba60;  1 drivers
v0x5555724d10b0_0 .net "reg3_out", 31 0, L_0x55557251c280;  1 drivers
v0x5555724d1180_0 .net "reg4_out", 31 0, L_0x55557251c410;  1 drivers
v0x5555724d1250_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724d12f0_0 .net "src_one", 1 0, L_0x55557251ce40;  1 drivers
v0x5555724d13b0_0 .net "src_two", 1 0, L_0x55557251cf70;  1 drivers
v0x5555724d15a0_0 .net "write_enable", 0 0, L_0x55557251d250;  1 drivers
L_0x55557251bb50 .part L_0x55557251ce40, 0, 1;
L_0x55557251bc40 .part L_0x55557251cf70, 0, 1;
L_0x55557251bd30 .part L_0x55557251d0a0, 0, 1;
L_0x55557251bdd0 .part L_0x55557251d0a0, 1, 1;
L_0x55557251c500 .part L_0x55557251ce40, 0, 1;
L_0x55557251c640 .part L_0x55557251cf70, 0, 1;
L_0x55557251c780 .part L_0x55557251d0a0, 0, 1;
L_0x55557251c820 .part L_0x55557251d0a0, 1, 1;
L_0x55557251ca60 .part L_0x55557251ce40, 1, 1;
L_0x55557251cb00 .functor MUXZ 32, L_0x55557251b8d0, L_0x55557251c280, L_0x55557251ca60, C4<>;
L_0x55557251cbf0 .part L_0x55557251cf70, 1, 1;
L_0x55557251cc90 .functor MUXZ 32, L_0x55557251ba60, L_0x55557251c410, L_0x55557251cbf0, C4<>;
S_0x5555724ccc00 .scope module, "reg1" "Reg2Mux" 10 18, 11 2 0, S_0x5555724cc8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "src_one";
    .port_info 1 /INPUT 1 "src_two";
    .port_info 2 /INPUT 1 "dest";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "out_one";
    .port_info 8 /OUTPUT 32 "out_two";
L_0x55557251b690 .functor NOT 1, L_0x55557251bd30, C4<0>, C4<0>, C4<0>;
L_0x55557251b700 .functor AND 1, L_0x55557251bf80, L_0x55557251b690, C4<1>, C4<1>;
L_0x55557251b7c0 .functor AND 1, L_0x55557251bf80, L_0x55557251bd30, C4<1>, C4<1>;
v0x5555724cde70_0 .net *"_ivl_0", 0 0, L_0x55557251b690;  1 drivers
v0x5555724cdf70_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724ce030_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724ce0d0_0 .net "dest", 0 0, L_0x55557251bd30;  1 drivers
v0x5555724ce170_0 .net "out_one", 31 0, L_0x55557251b8d0;  alias, 1 drivers
v0x5555724ce2a0_0 .net "out_two", 31 0, L_0x55557251ba60;  alias, 1 drivers
v0x5555724ce380_0 .net "reg1_out", 31 0, v0x5555724cd3e0_0;  1 drivers
v0x5555724ce440_0 .net "reg2_out", 31 0, v0x5555724cdb30_0;  1 drivers
v0x5555724ce510_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724ce5b0_0 .net "src_one", 0 0, L_0x55557251bb50;  1 drivers
v0x5555724ce650_0 .net "src_two", 0 0, L_0x55557251bc40;  1 drivers
v0x5555724ce710_0 .net "write_enable", 0 0, L_0x55557251bf80;  1 drivers
L_0x55557251b8d0 .functor MUXZ 32, v0x5555724cd3e0_0, v0x5555724cdb30_0, L_0x55557251bb50, C4<>;
L_0x55557251ba60 .functor MUXZ 32, v0x5555724cd3e0_0, v0x5555724cdb30_0, L_0x55557251bc40, C4<>;
S_0x5555724ccf80 .scope module, "reg1" "register" 11 18, 12 2 0, S_0x5555724ccc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "write_enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5555724cd260_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724cd320_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724cd3e0_0 .var "data_out", 31 0;
v0x5555724cd4d0_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724cd570_0 .net "write_enable", 0 0, L_0x55557251b700;  1 drivers
S_0x5555724cd720 .scope module, "reg2" "register" 11 19, 12 2 0, S_0x5555724ccc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "write_enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5555724cd9d0_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724cda70_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724cdb30_0 .var "data_out", 31 0;
v0x5555724cdc20_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724cdcc0_0 .net "write_enable", 0 0, L_0x55557251b7c0;  1 drivers
S_0x5555724ce8f0 .scope module, "reg2" "Reg2Mux" 10 19, 11 2 0, S_0x5555724cc8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "src_one";
    .port_info 1 /INPUT 1 "src_two";
    .port_info 2 /INPUT 1 "dest";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "out_one";
    .port_info 8 /OUTPUT 32 "out_two";
L_0x55557251c040 .functor NOT 1, L_0x55557251c780, C4<0>, C4<0>, C4<0>;
L_0x55557251c0b0 .functor AND 1, L_0x55557251c9a0, L_0x55557251c040, C4<1>, C4<1>;
L_0x55557251c170 .functor AND 1, L_0x55557251c9a0, L_0x55557251c780, C4<1>, C4<1>;
v0x5555724cfaf0_0 .net *"_ivl_0", 0 0, L_0x55557251c040;  1 drivers
v0x5555724cfbf0_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724cfcb0_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724cfd50_0 .net "dest", 0 0, L_0x55557251c780;  1 drivers
v0x5555724cfdf0_0 .net "out_one", 31 0, L_0x55557251c280;  alias, 1 drivers
v0x5555724cff20_0 .net "out_two", 31 0, L_0x55557251c410;  alias, 1 drivers
v0x5555724d0000_0 .net "reg1_out", 31 0, v0x5555724cf060_0;  1 drivers
v0x5555724d00c0_0 .net "reg2_out", 31 0, v0x5555724cf7b0_0;  1 drivers
v0x5555724d0190_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724d02c0_0 .net "src_one", 0 0, L_0x55557251c500;  1 drivers
v0x5555724d0360_0 .net "src_two", 0 0, L_0x55557251c640;  1 drivers
v0x5555724d0420_0 .net "write_enable", 0 0, L_0x55557251c9a0;  1 drivers
L_0x55557251c280 .functor MUXZ 32, v0x5555724cf060_0, v0x5555724cf7b0_0, L_0x55557251c500, C4<>;
L_0x55557251c410 .functor MUXZ 32, v0x5555724cf060_0, v0x5555724cf7b0_0, L_0x55557251c640, C4<>;
S_0x5555724cec20 .scope module, "reg1" "register" 11 18, 12 2 0, S_0x5555724ce8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "write_enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5555724ceee0_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724cefa0_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724cf060_0 .var "data_out", 31 0;
v0x5555724cf150_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724cf1f0_0 .net "write_enable", 0 0, L_0x55557251c0b0;  1 drivers
S_0x5555724cf3a0 .scope module, "reg2" "register" 11 19, 12 2 0, S_0x5555724ce8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "write_enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5555724cf650_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724cf6f0_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724cf7b0_0 .var "data_out", 31 0;
v0x5555724cf8a0_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724cf940_0 .net "write_enable", 0 0, L_0x55557251c170;  1 drivers
S_0x5555724d1780 .scope module, "reg2" "Reg4Mux" 9 29, 10 2 0, S_0x5555724cc570;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "src_one";
    .port_info 1 /INPUT 2 "src_two";
    .port_info 2 /INPUT 2 "dest";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "out_one";
    .port_info 8 /OUTPUT 32 "out_two";
L_0x55557251db40 .functor NOT 1, L_0x55557251da50, C4<0>, C4<0>, C4<0>;
L_0x55557251dc00 .functor AND 1, L_0x55557251ef40, L_0x55557251db40, C4<1>, C4<1>;
L_0x55557251e620 .functor AND 1, L_0x55557251ef40, L_0x55557251e4a0, C4<1>, C4<1>;
v0x5555724d5490_0 .net *"_ivl_19", 0 0, L_0x55557251e4a0;  1 drivers
v0x5555724d5590_0 .net *"_ivl_23", 0 0, L_0x55557251e6e0;  1 drivers
v0x5555724d5670_0 .net *"_ivl_27", 0 0, L_0x55557251e870;  1 drivers
v0x5555724d5760_0 .net *"_ivl_7", 0 0, L_0x55557251da50;  1 drivers
v0x5555724d5840_0 .net *"_ivl_8", 0 0, L_0x55557251db40;  1 drivers
v0x5555724d5920_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724d59c0_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724d5a80_0 .net "dest", 1 0, L_0x55557251ed20;  1 drivers
v0x5555724d5b60_0 .net "out_one", 31 0, L_0x55557251e780;  alias, 1 drivers
v0x5555724d5cd0_0 .net "out_two", 31 0, L_0x55557251e910;  alias, 1 drivers
v0x5555724d5db0_0 .net "reg1_out", 31 0, L_0x55557251d550;  1 drivers
v0x5555724d5e70_0 .net "reg2_out", 31 0, L_0x55557251d6e0;  1 drivers
v0x5555724d5f40_0 .net "reg3_out", 31 0, L_0x55557251df00;  1 drivers
v0x5555724d6010_0 .net "reg4_out", 31 0, L_0x55557251e090;  1 drivers
v0x5555724d60e0_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724d6180_0 .net "src_one", 1 0, L_0x55557251eac0;  1 drivers
v0x5555724d6240_0 .net "src_two", 1 0, L_0x55557251ebf0;  1 drivers
v0x5555724d6430_0 .net "write_enable", 0 0, L_0x55557251ef40;  1 drivers
L_0x55557251d7d0 .part L_0x55557251eac0, 0, 1;
L_0x55557251d8c0 .part L_0x55557251ebf0, 0, 1;
L_0x55557251d9b0 .part L_0x55557251ed20, 0, 1;
L_0x55557251da50 .part L_0x55557251ed20, 1, 1;
L_0x55557251e180 .part L_0x55557251eac0, 0, 1;
L_0x55557251e2c0 .part L_0x55557251ebf0, 0, 1;
L_0x55557251e400 .part L_0x55557251ed20, 0, 1;
L_0x55557251e4a0 .part L_0x55557251ed20, 1, 1;
L_0x55557251e6e0 .part L_0x55557251eac0, 1, 1;
L_0x55557251e780 .functor MUXZ 32, L_0x55557251d550, L_0x55557251df00, L_0x55557251e6e0, C4<>;
L_0x55557251e870 .part L_0x55557251ebf0, 1, 1;
L_0x55557251e910 .functor MUXZ 32, L_0x55557251d6e0, L_0x55557251e090, L_0x55557251e870, C4<>;
S_0x5555724d1ab0 .scope module, "reg1" "Reg2Mux" 10 18, 11 2 0, S_0x5555724d1780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "src_one";
    .port_info 1 /INPUT 1 "src_two";
    .port_info 2 /INPUT 1 "dest";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "out_one";
    .port_info 8 /OUTPUT 32 "out_two";
L_0x55557251d310 .functor NOT 1, L_0x55557251d9b0, C4<0>, C4<0>, C4<0>;
L_0x55557251d380 .functor AND 1, L_0x55557251dc00, L_0x55557251d310, C4<1>, C4<1>;
L_0x55557251d440 .functor AND 1, L_0x55557251dc00, L_0x55557251d9b0, C4<1>, C4<1>;
v0x5555724d2d00_0 .net *"_ivl_0", 0 0, L_0x55557251d310;  1 drivers
v0x5555724d2e00_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724d2ec0_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724d2f60_0 .net "dest", 0 0, L_0x55557251d9b0;  1 drivers
v0x5555724d3000_0 .net "out_one", 31 0, L_0x55557251d550;  alias, 1 drivers
v0x5555724d3130_0 .net "out_two", 31 0, L_0x55557251d6e0;  alias, 1 drivers
v0x5555724d3210_0 .net "reg1_out", 31 0, v0x5555724d2270_0;  1 drivers
v0x5555724d32d0_0 .net "reg2_out", 31 0, v0x5555724d29c0_0;  1 drivers
v0x5555724d33a0_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724d3440_0 .net "src_one", 0 0, L_0x55557251d7d0;  1 drivers
v0x5555724d34e0_0 .net "src_two", 0 0, L_0x55557251d8c0;  1 drivers
v0x5555724d35a0_0 .net "write_enable", 0 0, L_0x55557251dc00;  1 drivers
L_0x55557251d550 .functor MUXZ 32, v0x5555724d2270_0, v0x5555724d29c0_0, L_0x55557251d7d0, C4<>;
L_0x55557251d6e0 .functor MUXZ 32, v0x5555724d2270_0, v0x5555724d29c0_0, L_0x55557251d8c0, C4<>;
S_0x5555724d1e10 .scope module, "reg1" "register" 11 18, 12 2 0, S_0x5555724d1ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "write_enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5555724d20f0_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724d21b0_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724d2270_0 .var "data_out", 31 0;
v0x5555724d2360_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724d2400_0 .net "write_enable", 0 0, L_0x55557251d380;  1 drivers
S_0x5555724d25b0 .scope module, "reg2" "register" 11 19, 12 2 0, S_0x5555724d1ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "write_enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5555724d2860_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724d2900_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724d29c0_0 .var "data_out", 31 0;
v0x5555724d2ab0_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724d2b50_0 .net "write_enable", 0 0, L_0x55557251d440;  1 drivers
S_0x5555724d3780 .scope module, "reg2" "Reg2Mux" 10 19, 11 2 0, S_0x5555724d1780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "src_one";
    .port_info 1 /INPUT 1 "src_two";
    .port_info 2 /INPUT 1 "dest";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "out_one";
    .port_info 8 /OUTPUT 32 "out_two";
L_0x55557251dcc0 .functor NOT 1, L_0x55557251e400, C4<0>, C4<0>, C4<0>;
L_0x55557251dd30 .functor AND 1, L_0x55557251e620, L_0x55557251dcc0, C4<1>, C4<1>;
L_0x55557251ddf0 .functor AND 1, L_0x55557251e620, L_0x55557251e400, C4<1>, C4<1>;
v0x5555724d4980_0 .net *"_ivl_0", 0 0, L_0x55557251dcc0;  1 drivers
v0x5555724d4a80_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724d4b40_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724d4be0_0 .net "dest", 0 0, L_0x55557251e400;  1 drivers
v0x5555724d4c80_0 .net "out_one", 31 0, L_0x55557251df00;  alias, 1 drivers
v0x5555724d4db0_0 .net "out_two", 31 0, L_0x55557251e090;  alias, 1 drivers
v0x5555724d4e90_0 .net "reg1_out", 31 0, v0x5555724d3ef0_0;  1 drivers
v0x5555724d4f50_0 .net "reg2_out", 31 0, v0x5555724d4640_0;  1 drivers
v0x5555724d5020_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724d5150_0 .net "src_one", 0 0, L_0x55557251e180;  1 drivers
v0x5555724d51f0_0 .net "src_two", 0 0, L_0x55557251e2c0;  1 drivers
v0x5555724d52b0_0 .net "write_enable", 0 0, L_0x55557251e620;  1 drivers
L_0x55557251df00 .functor MUXZ 32, v0x5555724d3ef0_0, v0x5555724d4640_0, L_0x55557251e180, C4<>;
L_0x55557251e090 .functor MUXZ 32, v0x5555724d3ef0_0, v0x5555724d4640_0, L_0x55557251e2c0, C4<>;
S_0x5555724d3ab0 .scope module, "reg1" "register" 11 18, 12 2 0, S_0x5555724d3780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "write_enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5555724d3d70_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724d3e30_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724d3ef0_0 .var "data_out", 31 0;
v0x5555724d3fe0_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724d4080_0 .net "write_enable", 0 0, L_0x55557251dd30;  1 drivers
S_0x5555724d4230 .scope module, "reg2" "register" 11 19, 12 2 0, S_0x5555724d3780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "write_enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5555724d44e0_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724d4580_0 .net "data_in", 31 0, L_0x555572528060;  alias, 1 drivers
v0x5555724d4640_0 .var "data_out", 31 0;
v0x5555724d4730_0 .net "reset", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724d47d0_0 .net "write_enable", 0 0, L_0x55557251ddf0;  1 drivers
S_0x5555724e8580 .scope module, "if_phase" "instruction_fetch" 2 98, 13 1 0, S_0x5555724899b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "branch_result";
    .port_info 3 /INPUT 1 "was_branch";
    .port_info 4 /OUTPUT 32 "instr_out";
    .port_info 5 /OUTPUT 32 "pc_propagation";
v0x5555724e9ab0_0 .net "branch_result", 31 0, L_0x5555725273a0;  alias, 1 drivers
v0x5555724e9b90_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724e9c30_0 .var "instr_out", 31 0;
v0x5555724e9d00_0 .net "instr_wire_out", 31 0, L_0x555572431c10;  1 drivers
v0x5555724e9df0_0 .net "pc_prop_wire", 31 0, v0x5555724e9770_0;  1 drivers
v0x5555724e9ee0_0 .var "pc_propagation", 31 0;
v0x5555724e9fa0_0 .net "rst", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724ea040_0 .net "was_branch", 0 0, L_0x555572527600;  alias, 1 drivers
L_0x5555724ef3b0 .functor MUXZ 32, v0x5555724e9770_0, L_0x5555725273a0, L_0x555572527600, C4<>;
S_0x5555724e8830 .scope module, "mem" "instruction_memory" 13 19, 14 1 0, S_0x5555724e8580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /OUTPUT 32 "data_out";
L_0x555572431c10 .functor BUFZ 32, L_0x5555724eef50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555724e8a10_0 .net *"_ivl_0", 31 0, L_0x5555724eef50;  1 drivers
v0x5555724e8b10_0 .net *"_ivl_2", 31 0, L_0x5555724ef180;  1 drivers
v0x5555724e8bf0_0 .net *"_ivl_4", 29 0, L_0x5555724ef050;  1 drivers
L_0x7795794d0018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5555724e8cb0_0 .net *"_ivl_6", 1 0, L_0x7795794d0018;  1 drivers
v0x5555724e8d90_0 .net "address", 31 0, L_0x5555724ef3b0;  1 drivers
v0x5555724e8ec0_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724e8f60_0 .net "data_out", 31 0, L_0x555572431c10;  alias, 1 drivers
v0x5555724e9040_0 .var/i "i", 31 0;
v0x5555724e9120 .array "memory", 0 1023, 31 0;
v0x5555724e9270_0 .net "rst", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
L_0x5555724eef50 .array/port v0x5555724e9120, L_0x5555724ef180;
L_0x5555724ef050 .part L_0x5555724ef3b0, 2, 30;
L_0x5555724ef180 .concat [ 30 2 0 0], L_0x5555724ef050, L_0x7795794d0018;
S_0x5555724e9390 .scope module, "pc" "pc_register" 13 11, 15 1 0, S_0x5555724e8580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /INPUT 1 "write_en";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5555724e95f0_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724e9690_0 .net "data_in", 31 0, L_0x5555725273a0;  alias, 1 drivers
v0x5555724e9770_0 .var "data_out", 31 0;
v0x5555724e9860_0 .net "rst", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724e9900_0 .net "write_en", 0 0, L_0x555572527600;  alias, 1 drivers
S_0x5555724ea1b0 .scope module, "mem_phase" "memory_access" 2 191, 16 1 0, S_0x5555724899b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "ex_result";
    .port_info 3 /INPUT 1 "ex_zero";
    .port_info 4 /INPUT 1 "is_branch_op";
    .port_info 5 /INPUT 1 "mem_write";
    .port_info 6 /INPUT 1 "mem_read";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /INPUT 1 "dest_reg_prog_in";
    .port_info 9 /OUTPUT 1 "is_valid_branch";
    .port_info 10 /OUTPUT 1 "dest_reg_prog_out";
    .port_info 11 /OUTPUT 32 "memory_res";
    .port_info 12 /OUTPUT 32 "original_value";
L_0x555572527960 .functor BUFZ 1, o0x779579974388, C4<0>, C4<0>, C4<0>;
L_0x555572527a20 .functor BUFZ 32, L_0x555572527410, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555724eb180_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724eb240_0 .net "dest_reg_prog_in", 0 0, o0x779579974388;  alias, 0 drivers
v0x5555724eb300_0 .net "dest_reg_prog_out", 0 0, L_0x555572527960;  alias, 1 drivers
v0x5555724eb3a0_0 .net "ex_result", 31 0, L_0x555572527410;  alias, 1 drivers
v0x5555724eb490_0 .net "ex_zero", 0 0, L_0x555572521b50;  alias, 1 drivers
v0x5555724eb530_0 .net "is_branch_op", 0 0, L_0x5555725277f0;  alias, 1 drivers
v0x5555724eb5f0_0 .net "is_valid_branch", 0 0, o0x779579974448;  alias, 0 drivers
v0x5555724eb6b0_0 .net "mem_read", 0 0, L_0x555572527780;  alias, 1 drivers
v0x5555724eb770_0 .net "mem_write", 0 0, L_0x555572527670;  alias, 1 drivers
v0x5555724eb8a0_0 .net "memory_res", 31 0, L_0x555572527b70;  alias, 1 drivers
v0x5555724eb970_0 .net "original_value", 31 0, L_0x555572527a20;  alias, 1 drivers
v0x5555724eba30_0 .net "rst", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724ebad0_0 .net "write_data", 31 0, L_0x555572527500;  alias, 1 drivers
S_0x5555724ea540 .scope module, "mem" "data_memory" 16 41, 17 2 0, S_0x5555724ea1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /OUTPUT 32 "data_out";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /INPUT 1 "write_enable";
L_0x555572527b70 .functor BUFZ 32, L_0x5555725276e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555724ea850_0 .net *"_ivl_0", 31 0, L_0x5555725276e0;  1 drivers
v0x5555724ea950_0 .net "address", 31 0, L_0x555572527410;  alias, 1 drivers
v0x5555724eaa30_0 .net "clk", 0 0, v0x5555724ec3f0_0;  alias, 1 drivers
v0x5555724eab00_0 .net "data_in", 31 0, L_0x555572527500;  alias, 1 drivers
v0x5555724eabc0_0 .net "data_out", 31 0, L_0x555572527b70;  alias, 1 drivers
v0x5555724eacf0_0 .var/i "i", 31 0;
v0x5555724eadd0 .array "memory", 0 1023, 31 0;
v0x5555724eae90_0 .net "rst", 0 0, v0x5555724eeba0_0;  alias, 1 drivers
v0x5555724eaf30_0 .net "write_enable", 0 0, L_0x555572527670;  alias, 1 drivers
E_0x5555724b1e60 .event posedge, v0x5555724adc20_0;
L_0x5555725276e0 .array/port v0x5555724eadd0, L_0x555572527410;
S_0x5555724ebd40 .scope module, "wb_phase" "write_back" 2 218, 18 2 0, S_0x5555724899b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "mem_to_reg";
    .port_info 1 /INPUT 32 "data";
    .port_info 2 /INPUT 32 "orig";
    .port_info 3 /OUTPUT 32 "result";
v0x5555724ebfb0_0 .net "data", 31 0, L_0x555572527dd0;  alias, 1 drivers
v0x5555724ec0b0_0 .net "mem_to_reg", 0 0, L_0x555572527c50;  alias, 1 drivers
v0x5555724ec170_0 .net "orig", 31 0, L_0x555572527f20;  alias, 1 drivers
v0x5555724ec260_0 .net "result", 31 0, L_0x555572528120;  alias, 1 drivers
L_0x555572528120 .functor MUXZ 32, L_0x555572527f20, L_0x555572527dd0, L_0x555572527c50, C4<>;
    .scope S_0x5555724e9390;
T_0 ;
    %wait E_0x55557237fd40;
    %load/vec4 v0x5555724e9860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555724e9770_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5555724e9900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5555724e9690_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5555724e9770_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x5555724e9770_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5555724e9770_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5555724e8830;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555724e9040_0, 0, 32;
T_1.0 ; Top of for-loop
    %load/vec4 v0x5555724e9040_0;
    %cmpi/s 1024, 0, 32;
	  %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5555724e9040_0;
    %store/vec4a v0x5555724e9120, 4, 0;
T_1.2 ; for-loop step statement
    %load/vec4 v0x5555724e9040_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555724e9040_0, 0, 32;
    %jmp T_1.0;
T_1.1 ; for-loop exit label
    %end;
    .thread T_1;
    .scope S_0x5555724e8830;
T_2 ;
    %pushi/vec4 10485907, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555724e9120, 4, 0;
    %pushi/vec4 4194579, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555724e9120, 4, 0;
    %pushi/vec4 1122851, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555724e9120, 4, 0;
    %pushi/vec4 4268291, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555724e9120, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x5555724e8580;
T_3 ;
    %wait E_0x55557237fd40;
    %load/vec4 v0x5555724e9fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555724e9c30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555724e9ee0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5555724e9d00_0;
    %assign/vec4 v0x5555724e9c30_0, 0;
    %load/vec4 v0x5555724ea040_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.2, 8;
    %load/vec4 v0x5555724e9ab0_0;
    %jmp/1 T_3.3, 8;
T_3.2 ; End of true expr.
    %load/vec4 v0x5555724e9df0_0;
    %jmp/0 T_3.3, 8;
 ; End of false expr.
    %blend;
T_3.3;
    %assign/vec4 v0x5555724e9ee0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5555724964a0;
T_4 ;
    %wait E_0x55557237fd40;
    %load/vec4 v0x5555724940f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555724958b0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5555724941c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5555724957f0_0;
    %assign/vec4 v0x5555724958b0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x555572493ec0;
T_5 ;
    %wait E_0x55557237fd40;
    %load/vec4 v0x5555724930b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555572492fe0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x555572492330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x555572493300_0;
    %assign/vec4 v0x555572492fe0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55557246f5d0;
T_6 ;
    %wait E_0x55557237fd40;
    %load/vec4 v0x555572463230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555572463170_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5555724591a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x55557245f490_0;
    %assign/vec4 v0x555572463170_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55557243cab0;
T_7 ;
    %wait E_0x55557237fd40;
    %load/vec4 v0x55557244a9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55557244a8b0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5555724408e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x555572446bb0_0;
    %assign/vec4 v0x55557244a8b0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55557238ba20;
T_8 ;
    %wait E_0x55557237fd40;
    %load/vec4 v0x555572378260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555723733b0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5555723844d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x55557238bdc0_0;
    %assign/vec4 v0x5555723733b0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x555572384680;
T_9 ;
    %wait E_0x55557237fd40;
    %load/vec4 v0x55557234fd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55557234fc10_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55557234fda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x55557234fa60_0;
    %assign/vec4 v0x55557234fc10_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55557238f940;
T_10 ;
    %wait E_0x55557237fd40;
    %load/vec4 v0x55557234ceb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55557234cdc0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55557237d0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x55557234cd00_0;
    %assign/vec4 v0x55557234cdc0_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55557237d280;
T_11 ;
    %wait E_0x55557237fd40;
    %load/vec4 v0x5555723615a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555723614b0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x555572361640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x5555723613f0_0;
    %assign/vec4 v0x5555723614b0_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5555724b50d0;
T_12 ;
    %wait E_0x55557237fd40;
    %load/vec4 v0x5555724b55f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555724b5500_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5555724b5690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x5555724b5440_0;
    %assign/vec4 v0x5555724b5500_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5555724b5840;
T_13 ;
    %wait E_0x55557237fd40;
    %load/vec4 v0x5555724b5d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555724b5c50_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5555724b5de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x5555724b5b90_0;
    %assign/vec4 v0x5555724b5c50_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5555724b6d40;
T_14 ;
    %wait E_0x55557237fd40;
    %load/vec4 v0x5555724b7270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555724b7180_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5555724b7310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x5555724b70c0_0;
    %assign/vec4 v0x5555724b7180_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5555724b74c0;
T_15 ;
    %wait E_0x55557237fd40;
    %load/vec4 v0x5555724b79c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555724b78d0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5555724b7a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x5555724b7810_0;
    %assign/vec4 v0x5555724b78d0_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5555724b9d00;
T_16 ;
    %wait E_0x55557237fd40;
    %load/vec4 v0x5555724ba250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555724ba160_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5555724ba2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x5555724ba0a0_0;
    %assign/vec4 v0x5555724ba160_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5555724ba4a0;
T_17 ;
    %wait E_0x55557237fd40;
    %load/vec4 v0x5555724ba9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555724ba8b0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x5555724baa40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x5555724ba7f0_0;
    %assign/vec4 v0x5555724ba8b0_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5555724bb9a0;
T_18 ;
    %wait E_0x55557237fd40;
    %load/vec4 v0x5555724bbed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555724bbde0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x5555724bbf70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x5555724bbd20_0;
    %assign/vec4 v0x5555724bbde0_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5555724bc120;
T_19 ;
    %wait E_0x55557237fd40;
    %load/vec4 v0x5555724bc620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555724bc530_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5555724bc6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x5555724bc470_0;
    %assign/vec4 v0x5555724bc530_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5555724c11c0;
T_20 ;
    %wait E_0x55557237fd40;
    %load/vec4 v0x5555724c1b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555724c1a30_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x5555724c1fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x5555724c1970_0;
    %assign/vec4 v0x5555724c1a30_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5555724c2180;
T_21 ;
    %wait E_0x55557237fd40;
    %load/vec4 v0x5555724c2a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555724c29a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x5555724c2b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x5555724c24d0_0;
    %assign/vec4 v0x5555724c29a0_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5555724c3a90;
T_22 ;
    %wait E_0x55557237fd40;
    %load/vec4 v0x5555724c3fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555724c3ed0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x5555724c4060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x5555724c3e10_0;
    %assign/vec4 v0x5555724c3ed0_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5555724c4210;
T_23 ;
    %wait E_0x55557237fd40;
    %load/vec4 v0x5555724c4710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555724c4620_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x5555724c47b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x5555724c4560_0;
    %assign/vec4 v0x5555724c4620_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5555724c6c80;
T_24 ;
    %wait E_0x55557237fd40;
    %load/vec4 v0x5555724c71d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555724c70e0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x5555724c7270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x5555724c7020_0;
    %assign/vec4 v0x5555724c70e0_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5555724c7420;
T_25 ;
    %wait E_0x55557237fd40;
    %load/vec4 v0x5555724c7920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555724c7830_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x5555724c79c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x5555724c7770_0;
    %assign/vec4 v0x5555724c7830_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x5555724c8920;
T_26 ;
    %wait E_0x55557237fd40;
    %load/vec4 v0x5555724c8e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555724c8d60_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x5555724c8ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x5555724c8ca0_0;
    %assign/vec4 v0x5555724c8d60_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x5555724c90a0;
T_27 ;
    %wait E_0x55557237fd40;
    %load/vec4 v0x5555724c95a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555724c94b0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x5555724c9640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x5555724c93f0_0;
    %assign/vec4 v0x5555724c94b0_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x5555724ccf80;
T_28 ;
    %wait E_0x55557237fd40;
    %load/vec4 v0x5555724cd4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555724cd3e0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x5555724cd570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x5555724cd320_0;
    %assign/vec4 v0x5555724cd3e0_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x5555724cd720;
T_29 ;
    %wait E_0x55557237fd40;
    %load/vec4 v0x5555724cdc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555724cdb30_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x5555724cdcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x5555724cda70_0;
    %assign/vec4 v0x5555724cdb30_0, 0;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x5555724cec20;
T_30 ;
    %wait E_0x55557237fd40;
    %load/vec4 v0x5555724cf150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555724cf060_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x5555724cf1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x5555724cefa0_0;
    %assign/vec4 v0x5555724cf060_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x5555724cf3a0;
T_31 ;
    %wait E_0x55557237fd40;
    %load/vec4 v0x5555724cf8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555724cf7b0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x5555724cf940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x5555724cf6f0_0;
    %assign/vec4 v0x5555724cf7b0_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x5555724d1e10;
T_32 ;
    %wait E_0x55557237fd40;
    %load/vec4 v0x5555724d2360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555724d2270_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x5555724d2400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x5555724d21b0_0;
    %assign/vec4 v0x5555724d2270_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x5555724d25b0;
T_33 ;
    %wait E_0x55557237fd40;
    %load/vec4 v0x5555724d2ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555724d29c0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x5555724d2b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x5555724d2900_0;
    %assign/vec4 v0x5555724d29c0_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x5555724d3ab0;
T_34 ;
    %wait E_0x55557237fd40;
    %load/vec4 v0x5555724d3fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555724d3ef0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x5555724d4080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x5555724d3e30_0;
    %assign/vec4 v0x5555724d3ef0_0, 0;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x5555724d4230;
T_35 ;
    %wait E_0x55557237fd40;
    %load/vec4 v0x5555724d4730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555724d4640_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x5555724d47d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x5555724d4580_0;
    %assign/vec4 v0x5555724d4640_0, 0;
T_35.2 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x5555724ea540;
T_36 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555724eacf0_0, 0, 32;
T_36.0 ; Top of for-loop
    %load/vec4 v0x5555724eacf0_0;
    %cmpi/s 1024, 0, 32;
	  %jmp/0xz T_36.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5555724eacf0_0;
    %store/vec4a v0x5555724eadd0, 4, 0;
T_36.2 ; for-loop step statement
    %load/vec4 v0x5555724eacf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555724eacf0_0, 0, 32;
    %jmp T_36.0;
T_36.1 ; for-loop exit label
    %end;
    .thread T_36;
    .scope S_0x5555724ea540;
T_37 ;
    %wait E_0x5555724b1e60;
    %load/vec4 v0x5555724eaf30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x5555724eab00_0;
    %ix/getv 3, v0x5555724ea950_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555724eadd0, 0, 4;
T_37.0 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x5555724ea1b0;
T_38 ;
    %wait E_0x5555724b1e60;
    %load/vec4 v0x5555724eb770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %vpi_call 16 32 "$display", "Memory Write: Address = %h, Data = %h", v0x5555724eb3a0_0, v0x5555724ebad0_0 {0 0 0};
T_38.0 ;
    %load/vec4 v0x5555724eb6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %vpi_call 16 35 "$display", "Memory Read: Address = %h, Data = %h", v0x5555724eb3a0_0, v0x5555724eb8a0_0 {0 0 0};
T_38.2 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x5555724899b0;
T_39 ;
    %delay 5, 0;
    %load/vec4 v0x5555724ec3f0_0;
    %inv;
    %store/vec4 v0x5555724ec3f0_0, 0, 1;
    %jmp T_39;
    .thread T_39;
    .scope S_0x5555724899b0;
T_40 ;
    %vpi_call 2 227 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 228 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5555724899b0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555724ec3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555724eeba0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555724eeba0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555724eeba0_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 234 "$finish" {0 0 0};
    %end;
    .thread T_40;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "./no_pipeline_core/top_bench.v";
    "./no_pipeline_core/EX/execution.v";
    "./no_pipeline_core/EX/ALU.v";
    "./no_pipeline_core/ID/instruction_decoding.v";
    "./no_pipeline_core/ID/registers_handler/registers_controller.v";
    "./no_pipeline_core/ID/registers_handler/components/Reg32Mux.v";
    "./no_pipeline_core/ID/registers_handler/components/Reg16Mux.v";
    "./no_pipeline_core/ID/registers_handler/components/Reg8Mux.v";
    "./no_pipeline_core/ID/registers_handler/components/Reg4Mux.v";
    "./no_pipeline_core/ID/registers_handler/components/Reg2Mux.v";
    "./no_pipeline_core/ID/registers_handler/components/register.v";
    "./no_pipeline_core/IF/instruction_fetch.v";
    "./no_pipeline_core/IF/instruction_memory.v";
    "./no_pipeline_core/IF/pc_register.v";
    "./no_pipeline_core/MEM/memory_access.v";
    "./no_pipeline_core/MEM/data_memory.v";
    "./no_pipeline_core/WB/write_back.v";
