# Benchmark "faults\fault_U59__false_8_frames" written by ABC on Tue Dec 06 01:10:50 2011
INPUT(ACKOUT_REG_WFCIRCUIT)
INPUT(STATE_REG_2__WFCIRCUIT)
INPUT(STATE_REG_1__WFCIRCUIT)
INPUT(STATE_REG_0__WFCIRCUIT)
INPUT(CC_MUX_REG_2__WFCIRCUIT)
INPUT(CC_MUX_REG_1__WFCIRCUIT)
INPUT(USCITE_REG_2__WFCIRCUIT)
INPUT(USCITE_REG_1__WFCIRCUIT)
INPUT(ENABLE_COUNT_REG_WFCIRCUIT)
INPUT(EQL_00)
INPUT(CONT_EQL_00)
INPUT(EQL_01)
INPUT(CONT_EQL_01)
INPUT(EQL_02)
INPUT(CONT_EQL_02)
INPUT(EQL_03)
INPUT(CONT_EQL_03)
INPUT(EQL_04)
INPUT(CONT_EQL_04)
INPUT(EQL_05)
INPUT(CONT_EQL_05)
INPUT(EQL_06)
INPUT(CONT_EQL_06)
INPUT(EQL_07)
INPUT(CONT_EQL_07)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_00)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_00)
OUTPUT(USCITE_REG_2__WFCIRCUIT_00)
OUTPUT(USCITE_REG_1__WFCIRCUIT_00)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_00)
OUTPUT(ACKOUT_REG_WFCIRCUIT_00)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_01)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_01)
OUTPUT(USCITE_REG_2__WFCIRCUIT_01)
OUTPUT(USCITE_REG_1__WFCIRCUIT_01)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_01)
OUTPUT(ACKOUT_REG_WFCIRCUIT_01)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_02)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_02)
OUTPUT(USCITE_REG_2__WFCIRCUIT_02)
OUTPUT(USCITE_REG_1__WFCIRCUIT_02)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_02)
OUTPUT(ACKOUT_REG_WFCIRCUIT_02)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_03)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_03)
OUTPUT(USCITE_REG_2__WFCIRCUIT_03)
OUTPUT(USCITE_REG_1__WFCIRCUIT_03)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_03)
OUTPUT(ACKOUT_REG_WFCIRCUIT_03)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_04)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_04)
OUTPUT(USCITE_REG_2__WFCIRCUIT_04)
OUTPUT(USCITE_REG_1__WFCIRCUIT_04)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_04)
OUTPUT(ACKOUT_REG_WFCIRCUIT_04)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_05)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_05)
OUTPUT(USCITE_REG_2__WFCIRCUIT_05)
OUTPUT(USCITE_REG_1__WFCIRCUIT_05)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_05)
OUTPUT(ACKOUT_REG_WFCIRCUIT_05)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_06)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_06)
OUTPUT(USCITE_REG_2__WFCIRCUIT_06)
OUTPUT(USCITE_REG_1__WFCIRCUIT_06)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_06)
OUTPUT(ACKOUT_REG_WFCIRCUIT_06)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_07)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_07)
OUTPUT(USCITE_REG_2__WFCIRCUIT_07)
OUTPUT(USCITE_REG_1__WFCIRCUIT_07)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_07)
OUTPUT(ACKOUT_REG_WFCIRCUIT_07)
CC_MUX_REG_2__WFCIRCUIT_01 = vdd
n74         = LUT 0x8 ( STATE_REG_2__WFCIRCUIT, STATE_REG_1__WFCIRCUIT )
n75         = LUT 0x8 ( STATE_REG_0__WFCIRCUIT, n74 )
n76         = LUT 0x1 ( CONT_EQL_00, n75 )
n77         = LUT 0x1 ( STATE_REG_2__WFCIRCUIT, STATE_REG_0__WFCIRCUIT )
n78         = LUT 0x2 ( STATE_REG_1__WFCIRCUIT, EQL_00 )
n79         = LUT 0x8 ( n77, n78 )
n80         = LUT 0x1 ( n76, n79 )
n81         = LUT 0x1 ( STATE_REG_1__WFCIRCUIT, STATE_REG_0__WFCIRCUIT )
n82         = LUT 0x1 ( EQL_00, n81 )
n83         = LUT 0x2 ( STATE_REG_2__WFCIRCUIT, n82 )
n84         = LUT 0x1 ( STATE_REG_2__WFCIRCUIT, STATE_REG_1__WFCIRCUIT )
n85         = LUT 0x8 ( STATE_REG_0__WFCIRCUIT, n84 )
n86         = LUT 0x4 ( EQL_00, n85 )
n87         = LUT 0x1 ( n83, n86 )
n88         = LUT 0x8 ( STATE_REG_1__WFCIRCUIT, n77 )
n89         = LUT 0x4 ( STATE_REG_2__WFCIRCUIT, EQL_00 )
n90         = LUT 0x8 ( STATE_REG_0__WFCIRCUIT, n89 )
n91         = LUT 0x2 ( STATE_REG_2__WFCIRCUIT, STATE_REG_0__WFCIRCUIT )
n92         = LUT 0x4 ( STATE_REG_1__WFCIRCUIT, n91 )
n93         = LUT 0x4 ( EQL_00, n92 )
n94         = LUT 0x8 ( STATE_REG_1__WFCIRCUIT, EQL_00 )
n95         = LUT 0x1 ( n88, n90 )
n96         = LUT 0x4 ( n93, n95 )
n97         = LUT 0x4 ( n94, n96 )
n98         = LUT 0x8 ( STATE_REG_1__WFCIRCUIT, STATE_REG_0__WFCIRCUIT )
n99         = LUT 0x4 ( STATE_REG_1__WFCIRCUIT, n77 )
n100        = LUT 0x1 ( n98, n99 )
n101        = LUT 0x4 ( n82, n100 )
n102        = LUT 0x8 ( STATE_REG_2__WFCIRCUIT, STATE_REG_0__WFCIRCUIT )
n103        = LUT 0x4 ( STATE_REG_0__WFCIRCUIT, EQL_00 )
n104        = LUT 0x2 ( STATE_REG_1__WFCIRCUIT, n103 )
n105        = LUT 0x4 ( STATE_REG_1__WFCIRCUIT, EQL_00 )
n106        = LUT 0x1 ( n77, n102 )
n107        = LUT 0x4 ( n104, n106 )
n108        = LUT 0x4 ( n105, n107 )
n109        = LUT 0x8 ( STATE_REG_2__WFCIRCUIT, n94 )
n110        = LUT 0x1 ( n93, n109 )
n111        = LUT 0x2 ( EQL_00, n74 )
n112        = LUT 0x8 ( n100, n111 )
n113        = LUT 0x1 ( n87, n97 )
n114        = LUT 0x4 ( n101, n113 )
n115        = LUT 0x1 ( CONT_EQL_01, n114 )
n116        = LUT 0x8 ( n87, n101 )
n117        = LUT 0x1 ( n97, EQL_01 )
n118        = LUT 0x8 ( n116, n117 )
n119        = LUT 0x1 ( n115, n118 )
n120        = LUT 0x8 ( n97, n101 )
n121        = LUT 0x1 ( EQL_01, n120 )
n122        = LUT 0x1 ( n87, n121 )
n123        = LUT 0x8 ( n87, n97 )
n124        = LUT 0x4 ( n101, n123 )
n125        = LUT 0x4 ( EQL_01, n124 )
n126        = LUT 0x1 ( n122, n125 )
n127        = LUT 0x4 ( n97, n116 )
n128        = LUT 0x8 ( n87, EQL_01 )
n129        = LUT 0x4 ( n101, n128 )
n130        = LUT 0x4 ( n87, n101 )
n131        = LUT 0x8 ( n97, n130 )
n132        = LUT 0x4 ( EQL_01, n131 )
n133        = LUT 0x4 ( n97, EQL_01 )
n134        = LUT 0x1 ( n127, n129 )
n135        = LUT 0x4 ( n132, n134 )
n136        = LUT 0x4 ( n133, n135 )
n137        = LUT 0x1 ( n97, n101 )
n138        = LUT 0x8 ( n97, n116 )
n139        = LUT 0x1 ( n137, n138 )
n140        = LUT 0x4 ( n121, n139 )
n141        = LUT 0x1 ( n87, n101 )
n142        = LUT 0x8 ( n101, EQL_01 )
n143        = LUT 0x1 ( n97, n142 )
n144        = LUT 0x8 ( n97, EQL_01 )
n145        = LUT 0x1 ( n116, n141 )
n146        = LUT 0x4 ( n143, n145 )
n147        = LUT 0x4 ( n144, n146 )
n148        = LUT 0x4 ( n87, n133 )
n149        = LUT 0x1 ( n132, n148 )
n150        = LUT 0x2 ( EQL_01, n113 )
n151        = LUT 0x8 ( n139, n150 )
n152        = LUT 0x1 ( n126, n136 )
n153        = LUT 0x4 ( n140, n152 )
n154        = LUT 0x1 ( CONT_EQL_02, n153 )
n155        = LUT 0x8 ( n126, n140 )
n156        = LUT 0x1 ( n136, EQL_02 )
n157        = LUT 0x8 ( n155, n156 )
n158        = LUT 0x1 ( n154, n157 )
n159        = LUT 0x8 ( n136, n140 )
n160        = LUT 0x1 ( EQL_02, n159 )
n161        = LUT 0x1 ( n126, n160 )
n162        = LUT 0x8 ( n126, n136 )
n163        = LUT 0x4 ( n140, n162 )
n164        = LUT 0x4 ( EQL_02, n163 )
n165        = LUT 0x1 ( n161, n164 )
n166        = LUT 0x4 ( n136, n155 )
n167        = LUT 0x8 ( n126, EQL_02 )
n168        = LUT 0x4 ( n140, n167 )
n169        = LUT 0x4 ( n126, n140 )
n170        = LUT 0x8 ( n136, n169 )
n171        = LUT 0x4 ( EQL_02, n170 )
n172        = LUT 0x4 ( n136, EQL_02 )
n173        = LUT 0x1 ( n166, n168 )
n174        = LUT 0x4 ( n171, n173 )
n175        = LUT 0x4 ( n172, n174 )
n176        = LUT 0x1 ( n136, n140 )
n177        = LUT 0x8 ( n136, n155 )
n178        = LUT 0x1 ( n176, n177 )
n179        = LUT 0x4 ( n160, n178 )
n180        = LUT 0x1 ( n126, n140 )
n181        = LUT 0x8 ( n140, EQL_02 )
n182        = LUT 0x1 ( n136, n181 )
n183        = LUT 0x8 ( n136, EQL_02 )
n184        = LUT 0x1 ( n155, n180 )
n185        = LUT 0x4 ( n182, n184 )
n186        = LUT 0x4 ( n183, n185 )
n187        = LUT 0x4 ( n126, n172 )
n188        = LUT 0x1 ( n171, n187 )
n189        = LUT 0x2 ( EQL_02, n152 )
n190        = LUT 0x8 ( n178, n189 )
n191        = LUT 0x1 ( n165, n175 )
n192        = LUT 0x4 ( n179, n191 )
n193        = LUT 0x1 ( CONT_EQL_03, n192 )
n194        = LUT 0x8 ( n165, n179 )
n195        = LUT 0x1 ( n175, EQL_03 )
n196        = LUT 0x8 ( n194, n195 )
n197        = LUT 0x1 ( n193, n196 )
n198        = LUT 0x8 ( n175, n179 )
n199        = LUT 0x1 ( EQL_03, n198 )
n200        = LUT 0x1 ( n165, n199 )
n201        = LUT 0x8 ( n165, n175 )
n202        = LUT 0x4 ( n179, n201 )
n203        = LUT 0x4 ( EQL_03, n202 )
n204        = LUT 0x1 ( n200, n203 )
n205        = LUT 0x4 ( n175, n194 )
n206        = LUT 0x8 ( n165, EQL_03 )
n207        = LUT 0x4 ( n179, n206 )
n208        = LUT 0x4 ( n165, n179 )
n209        = LUT 0x8 ( n175, n208 )
n210        = LUT 0x4 ( EQL_03, n209 )
n211        = LUT 0x4 ( n175, EQL_03 )
n212        = LUT 0x1 ( n205, n207 )
n213        = LUT 0x4 ( n210, n212 )
n214        = LUT 0x4 ( n211, n213 )
n215        = LUT 0x1 ( n175, n179 )
n216        = LUT 0x8 ( n175, n194 )
n217        = LUT 0x1 ( n215, n216 )
n218        = LUT 0x4 ( n199, n217 )
n219        = LUT 0x1 ( n165, n179 )
n220        = LUT 0x8 ( n179, EQL_03 )
n221        = LUT 0x1 ( n175, n220 )
n222        = LUT 0x8 ( n175, EQL_03 )
n223        = LUT 0x1 ( n194, n219 )
n224        = LUT 0x4 ( n221, n223 )
n225        = LUT 0x4 ( n222, n224 )
n226        = LUT 0x4 ( n165, n211 )
n227        = LUT 0x1 ( n210, n226 )
n228        = LUT 0x2 ( EQL_03, n191 )
n229        = LUT 0x8 ( n217, n228 )
n230        = LUT 0x1 ( n204, n214 )
n231        = LUT 0x4 ( n218, n230 )
n232        = LUT 0x1 ( CONT_EQL_04, n231 )
n233        = LUT 0x8 ( n204, n218 )
n234        = LUT 0x1 ( n214, EQL_04 )
n235        = LUT 0x8 ( n233, n234 )
n236        = LUT 0x1 ( n232, n235 )
n237        = LUT 0x8 ( n214, n218 )
n238        = LUT 0x1 ( EQL_04, n237 )
n239        = LUT 0x1 ( n204, n238 )
n240        = LUT 0x8 ( n204, n214 )
n241        = LUT 0x4 ( n218, n240 )
n242        = LUT 0x4 ( EQL_04, n241 )
n243        = LUT 0x1 ( n239, n242 )
n244        = LUT 0x4 ( n214, n233 )
n245        = LUT 0x8 ( n204, EQL_04 )
n246        = LUT 0x4 ( n218, n245 )
n247        = LUT 0x4 ( n204, n218 )
n248        = LUT 0x8 ( n214, n247 )
n249        = LUT 0x4 ( EQL_04, n248 )
n250        = LUT 0x4 ( n214, EQL_04 )
n251        = LUT 0x1 ( n244, n246 )
n252        = LUT 0x4 ( n249, n251 )
n253        = LUT 0x4 ( n250, n252 )
n254        = LUT 0x1 ( n214, n218 )
n255        = LUT 0x8 ( n214, n233 )
n256        = LUT 0x1 ( n254, n255 )
n257        = LUT 0x4 ( n238, n256 )
n258        = LUT 0x1 ( n204, n218 )
n259        = LUT 0x8 ( n218, EQL_04 )
n260        = LUT 0x1 ( n214, n259 )
n261        = LUT 0x8 ( n214, EQL_04 )
n262        = LUT 0x1 ( n233, n258 )
n263        = LUT 0x4 ( n260, n262 )
n264        = LUT 0x4 ( n261, n263 )
n265        = LUT 0x4 ( n204, n250 )
n266        = LUT 0x1 ( n249, n265 )
n267        = LUT 0x2 ( EQL_04, n230 )
n268        = LUT 0x8 ( n256, n267 )
n269        = LUT 0x1 ( n243, n253 )
n270        = LUT 0x4 ( n257, n269 )
n271        = LUT 0x1 ( CONT_EQL_05, n270 )
n272        = LUT 0x8 ( n243, n257 )
n273        = LUT 0x1 ( n253, EQL_05 )
n274        = LUT 0x8 ( n272, n273 )
n275        = LUT 0x1 ( n271, n274 )
n276        = LUT 0x8 ( n253, n257 )
n277        = LUT 0x1 ( EQL_05, n276 )
n278        = LUT 0x1 ( n243, n277 )
n279        = LUT 0x8 ( n243, n253 )
n280        = LUT 0x4 ( n257, n279 )
n281        = LUT 0x4 ( EQL_05, n280 )
n282        = LUT 0x1 ( n278, n281 )
n283        = LUT 0x4 ( n253, n272 )
n284        = LUT 0x8 ( n243, EQL_05 )
n285        = LUT 0x4 ( n257, n284 )
n286        = LUT 0x4 ( n243, n257 )
n287        = LUT 0x8 ( n253, n286 )
n288        = LUT 0x4 ( EQL_05, n287 )
n289        = LUT 0x4 ( n253, EQL_05 )
n290        = LUT 0x1 ( n283, n285 )
n291        = LUT 0x4 ( n288, n290 )
n292        = LUT 0x4 ( n289, n291 )
n293        = LUT 0x1 ( n253, n257 )
n294        = LUT 0x8 ( n253, n272 )
n295        = LUT 0x1 ( n293, n294 )
n296        = LUT 0x4 ( n277, n295 )
n297        = LUT 0x1 ( n243, n257 )
n298        = LUT 0x8 ( n257, EQL_05 )
n299        = LUT 0x1 ( n253, n298 )
n300        = LUT 0x8 ( n253, EQL_05 )
n301        = LUT 0x1 ( n272, n297 )
n302        = LUT 0x4 ( n299, n301 )
n303        = LUT 0x4 ( n300, n302 )
n304        = LUT 0x4 ( n243, n289 )
n305        = LUT 0x1 ( n288, n304 )
n306        = LUT 0x2 ( EQL_05, n269 )
n307        = LUT 0x8 ( n295, n306 )
n308        = LUT 0x1 ( n282, n292 )
n309        = LUT 0x4 ( n296, n308 )
n310        = LUT 0x1 ( CONT_EQL_06, n309 )
n311        = LUT 0x8 ( n282, n296 )
n312        = LUT 0x1 ( n292, EQL_06 )
n313        = LUT 0x8 ( n311, n312 )
n314        = LUT 0x1 ( n310, n313 )
n315        = LUT 0x4 ( n282, n296 )
n316        = LUT 0x8 ( n292, n315 )
n317        = LUT 0x4 ( EQL_06, n316 )
n318        = LUT 0x4 ( n292, EQL_06 )
n319        = LUT 0x1 ( n292, n296 )
n320        = LUT 0x8 ( n292, n311 )
n321        = LUT 0x1 ( n319, n320 )
n322        = LUT 0x1 ( n282, n296 )
n323        = LUT 0x8 ( n296, EQL_06 )
n324        = LUT 0x1 ( n292, n323 )
n325        = LUT 0x8 ( n292, EQL_06 )
n326        = LUT 0x1 ( n311, n322 )
n327        = LUT 0x4 ( n324, n326 )
n328        = LUT 0x4 ( n325, n327 )
n329        = LUT 0x4 ( n282, n318 )
n330        = LUT 0x1 ( n317, n329 )
n331        = LUT 0x2 ( EQL_06, n308 )
n332        = LUT 0x8 ( n321, n331 )
CC_MUX_REG_2__WFCIRCUIT_00 = LUT 0x2 ( CC_MUX_REG_2__WFCIRCUIT )
CC_MUX_REG_1__WFCIRCUIT_00 = LUT 0x2 ( CC_MUX_REG_1__WFCIRCUIT )
USCITE_REG_2__WFCIRCUIT_00 = LUT 0x2 ( USCITE_REG_2__WFCIRCUIT )
USCITE_REG_1__WFCIRCUIT_00 = LUT 0x2 ( USCITE_REG_1__WFCIRCUIT )
ENABLE_COUNT_REG_WFCIRCUIT_00 = LUT 0x2 ( ENABLE_COUNT_REG_WFCIRCUIT )
ACKOUT_REG_WFCIRCUIT_00 = LUT 0x2 ( ACKOUT_REG_WFCIRCUIT )
CC_MUX_REG_1__WFCIRCUIT_01 = LUT 0x1 ( n108 )
USCITE_REG_2__WFCIRCUIT_01 = LUT 0x1 ( n110 )
USCITE_REG_1__WFCIRCUIT_01 = LUT 0x1 ( n112 )
ENABLE_COUNT_REG_WFCIRCUIT_01 = LUT 0x1 ( n80 )
ACKOUT_REG_WFCIRCUIT_01 = LUT 0x1 ( n80 )
CC_MUX_REG_2__WFCIRCUIT_02 = LUT 0x2 ( CC_MUX_REG_2__WFCIRCUIT_01 )
CC_MUX_REG_1__WFCIRCUIT_02 = LUT 0x1 ( n147 )
USCITE_REG_2__WFCIRCUIT_02 = LUT 0x1 ( n149 )
USCITE_REG_1__WFCIRCUIT_02 = LUT 0x1 ( n151 )
ENABLE_COUNT_REG_WFCIRCUIT_02 = LUT 0x1 ( n119 )
ACKOUT_REG_WFCIRCUIT_02 = LUT 0x1 ( n119 )
CC_MUX_REG_2__WFCIRCUIT_03 = LUT 0x2 ( CC_MUX_REG_2__WFCIRCUIT_01 )
CC_MUX_REG_1__WFCIRCUIT_03 = LUT 0x1 ( n186 )
USCITE_REG_2__WFCIRCUIT_03 = LUT 0x1 ( n188 )
USCITE_REG_1__WFCIRCUIT_03 = LUT 0x1 ( n190 )
ENABLE_COUNT_REG_WFCIRCUIT_03 = LUT 0x1 ( n158 )
ACKOUT_REG_WFCIRCUIT_03 = LUT 0x1 ( n158 )
CC_MUX_REG_2__WFCIRCUIT_04 = LUT 0x2 ( CC_MUX_REG_2__WFCIRCUIT_01 )
CC_MUX_REG_1__WFCIRCUIT_04 = LUT 0x1 ( n225 )
USCITE_REG_2__WFCIRCUIT_04 = LUT 0x1 ( n227 )
USCITE_REG_1__WFCIRCUIT_04 = LUT 0x1 ( n229 )
ENABLE_COUNT_REG_WFCIRCUIT_04 = LUT 0x1 ( n197 )
ACKOUT_REG_WFCIRCUIT_04 = LUT 0x1 ( n197 )
CC_MUX_REG_2__WFCIRCUIT_05 = LUT 0x2 ( CC_MUX_REG_2__WFCIRCUIT_01 )
CC_MUX_REG_1__WFCIRCUIT_05 = LUT 0x1 ( n264 )
USCITE_REG_2__WFCIRCUIT_05 = LUT 0x1 ( n266 )
USCITE_REG_1__WFCIRCUIT_05 = LUT 0x1 ( n268 )
ENABLE_COUNT_REG_WFCIRCUIT_05 = LUT 0x1 ( n236 )
ACKOUT_REG_WFCIRCUIT_05 = LUT 0x1 ( n236 )
CC_MUX_REG_2__WFCIRCUIT_06 = LUT 0x2 ( CC_MUX_REG_2__WFCIRCUIT_01 )
CC_MUX_REG_1__WFCIRCUIT_06 = LUT 0x1 ( n303 )
USCITE_REG_2__WFCIRCUIT_06 = LUT 0x1 ( n305 )
USCITE_REG_1__WFCIRCUIT_06 = LUT 0x1 ( n307 )
ENABLE_COUNT_REG_WFCIRCUIT_06 = LUT 0x1 ( n275 )
ACKOUT_REG_WFCIRCUIT_06 = LUT 0x1 ( n275 )
CC_MUX_REG_2__WFCIRCUIT_07 = LUT 0x2 ( CC_MUX_REG_2__WFCIRCUIT_01 )
CC_MUX_REG_1__WFCIRCUIT_07 = LUT 0x1 ( n328 )
USCITE_REG_2__WFCIRCUIT_07 = LUT 0x1 ( n330 )
USCITE_REG_1__WFCIRCUIT_07 = LUT 0x1 ( n332 )
ENABLE_COUNT_REG_WFCIRCUIT_07 = LUT 0x1 ( n314 )
ACKOUT_REG_WFCIRCUIT_07 = LUT 0x1 ( n314 )
