git clone --depth 1 --no-tags https://github.com/f20170227/memory-allocator-and-garbage-collector.git f:/verilog_sva_gh_scraper/data/full_repos/319962144
git clone --depth 1 --no-tags https://github.com/gyx3598/uvmprimer.git f:/verilog_sva_gh_scraper/data/full_repos/333321644
git clone --depth 1 --no-tags https://github.com/CPA872/CS_3220.git f:/verilog_sva_gh_scraper/data/full_repos/335812374
git clone --depth 1 --no-tags https://github.com/rag1404/uvm_wait_for_nba_region.svh.git f:/verilog_sva_gh_scraper/data/full_repos/332152471
git clone --depth 1 --no-tags https://github.com/niv1991/RISCV_MT.git f:/verilog_sva_gh_scraper/data/full_repos/345319267
git clone --depth 1 --no-tags https://github.com/ggrigorev/U96.git f:/verilog_sva_gh_scraper/data/full_repos/346801836
git clone --depth 1 --no-tags https://github.com/Debagnik/VLSID-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/328643654
git clone --depth 1 --no-tags https://github.com/mattsini1/tb_pulp.git f:/verilog_sva_gh_scraper/data/full_repos/350408491
git clone --depth 1 --no-tags https://github.com/degas91/UART_Controller.git f:/verilog_sva_gh_scraper/data/full_repos/351624869
git clone --depth 1 --no-tags https://github.com/amirhossein-alizad/MIPS-PipeLine-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/337175447
git clone --depth 1 --no-tags https://github.com/bansil-vaghasiya/UVM_Verification_of_SPI_peripheral_Bus.git f:/verilog_sva_gh_scraper/data/full_repos/323846767
git clone --depth 1 --no-tags https://github.com/spotter0226/ECEN4243_Labs.git f:/verilog_sva_gh_scraper/data/full_repos/332533963
git clone --depth 1 --no-tags https://github.com/rag1404/user_defined_type_in_function.git f:/verilog_sva_gh_scraper/data/full_repos/328860104
git clone --depth 1 --no-tags https://github.com/pragya77/Memory-module-using-UVM-with-configuration-class.git f:/verilog_sva_gh_scraper/data/full_repos/333448870
git clone --depth 1 --no-tags https://github.com/PaulLee950181/Eight_queens_puzzle.git f:/verilog_sva_gh_scraper/data/full_repos/334102799
git clone --depth 1 --no-tags https://github.com/yus252/MyRISC.git f:/verilog_sva_gh_scraper/data/full_repos/330812788
git clone --depth 1 --no-tags https://github.com/Jun0951/Multiplier-in-GF-2-3-.git f:/verilog_sva_gh_scraper/data/full_repos/331643659
git clone --depth 1 --no-tags https://github.com/isVicjiar/multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/331772116
git clone --depth 1 --no-tags https://github.com/ImanHosseini/FPGA_fun.git f:/verilog_sva_gh_scraper/data/full_repos/317224271
git clone --depth 1 --no-tags https://github.com/usluonur/Protocol_Specific_VIPs.git f:/verilog_sva_gh_scraper/data/full_repos/325565928
git clone --depth 1 --no-tags https://github.com/Gagandheep/Digital-Logic-Designs.git f:/verilog_sva_gh_scraper/data/full_repos/327694388
git clone --depth 1 --no-tags https://github.com/emil151997/Crossbar_implementation.git f:/verilog_sva_gh_scraper/data/full_repos/343531192
git clone --depth 1 --no-tags https://github.com/apth3hack3r/Beverage-Vending-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/342232981
git clone --depth 1 --no-tags https://github.com/pbhowmik05/UVM_Practice.git f:/verilog_sva_gh_scraper/data/full_repos/344727863
git clone --depth 1 --no-tags https://github.com/felipelisboa-ml/RISC-V-competition.git f:/verilog_sva_gh_scraper/data/full_repos/345800695
git clone --depth 1 --no-tags https://github.com/MarianoIDC/Lab2.git f:/verilog_sva_gh_scraper/data/full_repos/346751330
git clone --depth 1 --no-tags https://github.com/OwenJaureguiB/Gumnut_Core.git f:/verilog_sva_gh_scraper/data/full_repos/347719747
git clone --depth 1 --no-tags https://github.com/spencer-tb/arm-sv.git f:/verilog_sva_gh_scraper/data/full_repos/340931319
git clone --depth 1 --no-tags https://github.com/ritik11ritik/Fully-Associative-Cache.git f:/verilog_sva_gh_scraper/data/full_repos/349043884
git clone --depth 1 --no-tags https://github.com/SpaghettiScritps/simple-FPGA-modules.git f:/verilog_sva_gh_scraper/data/full_repos/349216589
git clone --depth 1 --no-tags https://github.com/zha71186/Systemverilog.git f:/verilog_sva_gh_scraper/data/full_repos/349171897
git clone --depth 1 --no-tags https://github.com/surendra55555/UVM_Seq_Driver.git f:/verilog_sva_gh_scraper/data/full_repos/351765877
git clone --depth 1 --no-tags https://github.com/emanci/fibonacci.git f:/verilog_sva_gh_scraper/data/full_repos/336897093
git clone --depth 1 --no-tags https://github.com/mslinklater/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/314376707
git clone --depth 1 --no-tags https://github.com/sportydv00/favor-composition-over-inheritance-even-for-constraints.git f:/verilog_sva_gh_scraper/data/full_repos/316963598
git clone --depth 1 --no-tags https://github.com/harel147/FPGA_lab_project.git f:/verilog_sva_gh_scraper/data/full_repos/316807317
git clone --depth 1 --no-tags https://github.com/rhemm23/551-final-project.git f:/verilog_sva_gh_scraper/data/full_repos/317290483
git clone --depth 1 --no-tags https://github.com/jnestor/sr_pq.git f:/verilog_sva_gh_scraper/data/full_repos/322639998
git clone --depth 1 --no-tags https://github.com/Smellnefty/fpga-project.git f:/verilog_sva_gh_scraper/data/full_repos/324433685
git clone --depth 1 --no-tags https://github.com/ritik11ritik/Arithmetic-and-Logical-Unit-ALU-using-Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/324490638
git clone --depth 1 --no-tags https://github.com/amirhnazeri/Pipelined-MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/324374952
git clone --depth 1 --no-tags https://github.com/qpalzmm22/pongGame.git f:/verilog_sva_gh_scraper/data/full_repos/322588948
git clone --depth 1 --no-tags https://github.com/aj40/CPE133Project.git f:/verilog_sva_gh_scraper/data/full_repos/313386465
git clone --depth 1 --no-tags https://github.com/jomero-hex/FIFO-with-Data-Width-Conversion.git f:/verilog_sva_gh_scraper/data/full_repos/320508610
git clone --depth 1 --no-tags https://github.com/nuaajc-lab107/PCDemo.git f:/verilog_sva_gh_scraper/data/full_repos/320511881
git clone --depth 1 --no-tags https://github.com/medeirosgabriel/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/326681545
git clone --depth 1 --no-tags https://github.com/Rafa350/fpga-uart.git f:/verilog_sva_gh_scraper/data/full_repos/328006126
git clone --depth 1 --no-tags https://github.com/Art-007/Early-Debouncer.git f:/verilog_sva_gh_scraper/data/full_repos/328499927
git clone --depth 1 --no-tags https://github.com/puti2018/test.git f:/verilog_sva_gh_scraper/data/full_repos/316186168
git clone --depth 1 --no-tags https://github.com/fontans2/vlsi_project4.git f:/verilog_sva_gh_scraper/data/full_repos/315099618
git clone --depth 1 --no-tags https://github.com/jomero-hex/ROM-Based-Temp.-Conversion.git f:/verilog_sva_gh_scraper/data/full_repos/320507764
git clone --depth 1 --no-tags https://github.com/Art-007/Hardware-Chasing-LEDs.git f:/verilog_sva_gh_scraper/data/full_repos/326545759
git clone --depth 1 --no-tags https://github.com/adamherrmann-ie/edaPlayground.git f:/verilog_sva_gh_scraper/data/full_repos/345200638
git clone --depth 1 --no-tags https://github.com/apfusco/ECE-551-Digital-Audio-Equalizer.git f:/verilog_sva_gh_scraper/data/full_repos/346918372
git clone --depth 1 --no-tags https://github.com/GeorgeKef-School-Projects/fpga_score_4.git f:/verilog_sva_gh_scraper/data/full_repos/352747146
git clone --depth 1 --no-tags https://github.com/cturgeon/SystemVerilogProject.git f:/verilog_sva_gh_scraper/data/full_repos/329415606
git clone --depth 1 --no-tags https://github.com/JeffG-robot/Image-Decompression.git f:/verilog_sva_gh_scraper/data/full_repos/330507081
git clone --depth 1 --no-tags https://github.com/quangphan2405/yapp_router.git f:/verilog_sva_gh_scraper/data/full_repos/328880633
git clone --depth 1 --no-tags https://github.com/JelenaVujakovic/esl.git f:/verilog_sva_gh_scraper/data/full_repos/329044003
git clone --depth 1 --no-tags https://github.com/raymondx3759/serial-protocols-SV.git f:/verilog_sva_gh_scraper/data/full_repos/332958273
git clone --depth 1 --no-tags https://github.com/Christian-Henke/ece554_miniproject.git f:/verilog_sva_gh_scraper/data/full_repos/333259524
git clone --depth 1 --no-tags https://github.com/rag1404/uvm_error_quit_simulation.git f:/verilog_sva_gh_scraper/data/full_repos/335185140
git clone --depth 1 --no-tags https://github.com/Radiophantom/mem_checker.git f:/verilog_sva_gh_scraper/data/full_repos/336618081
git clone --depth 1 --no-tags https://github.com/T-Venkatesh/Verification-of-fifo-using-sv.git f:/verilog_sva_gh_scraper/data/full_repos/342503203
git clone --depth 1 --no-tags https://github.com/aprinjha/ECE385_FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/342917864
git clone --depth 1 --no-tags https://github.com/RnkC/SyNC.git f:/verilog_sva_gh_scraper/data/full_repos/343109489
git clone --depth 1 --no-tags https://github.com/alexandruostafi/TSC_Lab.git f:/verilog_sva_gh_scraper/data/full_repos/341935259
git clone --depth 1 --no-tags https://github.com/SorinMiron/TSC_Lab.git f:/verilog_sva_gh_scraper/data/full_repos/341963360
git clone --depth 1 --no-tags https://github.com/george-hcc/sv-workshop.git f:/verilog_sva_gh_scraper/data/full_repos/344588639
git clone --depth 1 --no-tags https://github.com/Tyler1T/Lab-3.git f:/verilog_sva_gh_scraper/data/full_repos/344941734
git clone --depth 1 --no-tags https://github.com/mowaida/DecisionTrees.git f:/verilog_sva_gh_scraper/data/full_repos/348758908
git clone --depth 1 --no-tags https://github.com/spdy1895/sv_hdl.git f:/verilog_sva_gh_scraper/data/full_repos/349511961
git clone --depth 1 --no-tags https://github.com/mfkiwl/MY_RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/351484804
git clone --depth 1 --no-tags https://github.com/glkclass/rtl_example.git f:/verilog_sva_gh_scraper/data/full_repos/341495607
git clone --depth 1 --no-tags https://github.com/davideschiavone/cv32e40davide.git f:/verilog_sva_gh_scraper/data/full_repos/341495904
git clone --depth 1 --no-tags https://github.com/clsandoval/cs_21_project.git f:/verilog_sva_gh_scraper/data/full_repos/347947414
git clone --depth 1 --no-tags https://github.com/rag1404/uvm_set_report_macros.svh.git f:/verilog_sva_gh_scraper/data/full_repos/330880059
git clone --depth 1 --no-tags https://github.com/XuZhang480/HomeAutomation.git f:/verilog_sva_gh_scraper/data/full_repos/340536107
git clone --depth 1 --no-tags https://github.com/Engr315/P4_Popcount.git f:/verilog_sva_gh_scraper/data/full_repos/340417711
git clone --depth 1 --no-tags https://github.com/rtldesignlabs/debouncer.git f:/verilog_sva_gh_scraper/data/full_repos/340981869
git clone --depth 1 --no-tags https://github.com/LuyangLee/fpga_demo.git f:/verilog_sva_gh_scraper/data/full_repos/343351196
git clone --depth 1 --no-tags https://github.com/mahmoudabdelhadii/Lab4.git f:/verilog_sva_gh_scraper/data/full_repos/348892545
git clone --depth 1 --no-tags https://github.com/danjapapajani/computer-hardware.git f:/verilog_sva_gh_scraper/data/full_repos/331153908
git clone --depth 1 --no-tags https://github.com/alkimonen/Emergency-Elevator-Simulator.git f:/verilog_sva_gh_scraper/data/full_repos/338013451
git clone --depth 1 --no-tags https://github.com/yvantor/wide_alu_ip.git f:/verilog_sva_gh_scraper/data/full_repos/346074122
git clone --depth 1 --no-tags https://github.com/Ytm0316/vsdfinal.git f:/verilog_sva_gh_scraper/data/full_repos/326759433
git clone --depth 1 --no-tags https://github.com/VladislavProzhirko/activecore_cpu_log.git f:/verilog_sva_gh_scraper/data/full_repos/325613251
git clone --depth 1 --no-tags https://github.com/umutZeren/MIPS-ARCHITECTURE-IN-SV.git f:/verilog_sva_gh_scraper/data/full_repos/325271963
git clone --depth 1 --no-tags https://github.com/rag1404/uvm_tlm_ports_part1.git f:/verilog_sva_gh_scraper/data/full_repos/329814793
git clone --depth 1 --no-tags https://github.com/mattsini1/i2s_microphone.git f:/verilog_sva_gh_scraper/data/full_repos/350407779
git clone --depth 1 --no-tags https://github.com/erik-fox/Cache-Project.git f:/verilog_sva_gh_scraper/data/full_repos/350454899
git clone --depth 1 --no-tags https://github.com/jackgronenthal/doodle_jump.git f:/verilog_sva_gh_scraper/data/full_repos/333833423
git clone --depth 1 --no-tags https://github.com/alexjmck/elec374.git f:/verilog_sva_gh_scraper/data/full_repos/334246053
git clone --depth 1 --no-tags https://github.com/BourgeoisLenin/ece554_miniproject.git f:/verilog_sva_gh_scraper/data/full_repos/333243112
git clone --depth 1 --no-tags https://github.com/zachchanak/ece554_miniproject-.git f:/verilog_sva_gh_scraper/data/full_repos/333255638
git clone --depth 1 --no-tags https://github.com/lyftfc/vitis-rtl-kernel-example.git f:/verilog_sva_gh_scraper/data/full_repos/344095023
git clone --depth 1 --no-tags https://github.com/YirenZzz/ECE342.git f:/verilog_sva_gh_scraper/data/full_repos/344252676
git clone --depth 1 --no-tags https://github.com/anouar-saliheddine/cva6.git f:/verilog_sva_gh_scraper/data/full_repos/335779699
git clone --depth 1 --no-tags https://github.com/cezaraluca/-cezaraluca-Lab_TSC.git f:/verilog_sva_gh_scraper/data/full_repos/346395116
git clone --depth 1 --no-tags https://github.com/thao-n/UART.git f:/verilog_sva_gh_scraper/data/full_repos/352660352
