#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x1270041e0 .scope module, "dma_controller_tb" "dma_controller_tb" 2 3;
 .timescale -9 -12;
P_0x127004350 .param/l "ADDR_WIDTH" 0 2 5, +C4<00000000000000000000000000001000>;
P_0x127004390 .param/l "DATA_WIDTH" 0 2 6, +C4<00000000000000000000000000001000>;
P_0x1270043d0 .param/l "MEM_DEPTH" 0 2 7, +C4<00000000000000000000000100000000>;
v0x127004e10_0 .net "ch0_done", 0 0, v0x127015260_0;  1 drivers
v0x127016770_0 .var "ch0_dst", 7 0;
v0x127016800_0 .var "ch0_size", 7 0;
v0x1270168b0_0 .var "ch0_src", 7 0;
v0x127016960_0 .var "ch0_start", 0 0;
v0x127016a30_0 .net "ch1_done", 0 0, v0x127015740_0;  1 drivers
v0x127016ae0_0 .var "ch1_dst", 7 0;
v0x127016b90_0 .var "ch1_size", 7 0;
v0x127016c40_0 .var "ch1_src", 7 0;
v0x127016d70_0 .var "ch1_start", 0 0;
v0x127016e00_0 .var "clk", 0 0;
v0x127016e90_0 .var/i "i", 31 0;
v0x127016f20_0 .net "mem_addr", 7 0, v0x127015f20_0;  1 drivers
v0x127016fd0_0 .var "mem_read_data", 7 0;
v0x127017080_0 .net "mem_read_en", 0 0, v0x127016080_0;  1 drivers
v0x127017130_0 .net "mem_write_data", 7 0, v0x127016120_0;  1 drivers
v0x1270171e0_0 .net "mem_write_en", 0 0, v0x1270161d0_0;  1 drivers
v0x127017390 .array "memory", 255 0, 7 0;
v0x127018340_0 .var "rst_n", 0 0;
E_0x127004450 .event anyedge, v0x127015740_0;
E_0x1270045b0 .event posedge, v0x127015bc0_0;
E_0x1270045f0 .event anyedge, v0x127015260_0;
v0x127017390_0 .array/port v0x127017390, 0;
v0x127017390_1 .array/port v0x127017390, 1;
v0x127017390_2 .array/port v0x127017390, 2;
E_0x127004630/0 .event anyedge, v0x127015f20_0, v0x127017390_0, v0x127017390_1, v0x127017390_2;
v0x127017390_3 .array/port v0x127017390, 3;
v0x127017390_4 .array/port v0x127017390, 4;
v0x127017390_5 .array/port v0x127017390, 5;
v0x127017390_6 .array/port v0x127017390, 6;
E_0x127004630/1 .event anyedge, v0x127017390_3, v0x127017390_4, v0x127017390_5, v0x127017390_6;
v0x127017390_7 .array/port v0x127017390, 7;
v0x127017390_8 .array/port v0x127017390, 8;
v0x127017390_9 .array/port v0x127017390, 9;
v0x127017390_10 .array/port v0x127017390, 10;
E_0x127004630/2 .event anyedge, v0x127017390_7, v0x127017390_8, v0x127017390_9, v0x127017390_10;
v0x127017390_11 .array/port v0x127017390, 11;
v0x127017390_12 .array/port v0x127017390, 12;
v0x127017390_13 .array/port v0x127017390, 13;
v0x127017390_14 .array/port v0x127017390, 14;
E_0x127004630/3 .event anyedge, v0x127017390_11, v0x127017390_12, v0x127017390_13, v0x127017390_14;
v0x127017390_15 .array/port v0x127017390, 15;
v0x127017390_16 .array/port v0x127017390, 16;
v0x127017390_17 .array/port v0x127017390, 17;
v0x127017390_18 .array/port v0x127017390, 18;
E_0x127004630/4 .event anyedge, v0x127017390_15, v0x127017390_16, v0x127017390_17, v0x127017390_18;
v0x127017390_19 .array/port v0x127017390, 19;
v0x127017390_20 .array/port v0x127017390, 20;
v0x127017390_21 .array/port v0x127017390, 21;
v0x127017390_22 .array/port v0x127017390, 22;
E_0x127004630/5 .event anyedge, v0x127017390_19, v0x127017390_20, v0x127017390_21, v0x127017390_22;
v0x127017390_23 .array/port v0x127017390, 23;
v0x127017390_24 .array/port v0x127017390, 24;
v0x127017390_25 .array/port v0x127017390, 25;
v0x127017390_26 .array/port v0x127017390, 26;
E_0x127004630/6 .event anyedge, v0x127017390_23, v0x127017390_24, v0x127017390_25, v0x127017390_26;
v0x127017390_27 .array/port v0x127017390, 27;
v0x127017390_28 .array/port v0x127017390, 28;
v0x127017390_29 .array/port v0x127017390, 29;
v0x127017390_30 .array/port v0x127017390, 30;
E_0x127004630/7 .event anyedge, v0x127017390_27, v0x127017390_28, v0x127017390_29, v0x127017390_30;
v0x127017390_31 .array/port v0x127017390, 31;
v0x127017390_32 .array/port v0x127017390, 32;
v0x127017390_33 .array/port v0x127017390, 33;
v0x127017390_34 .array/port v0x127017390, 34;
E_0x127004630/8 .event anyedge, v0x127017390_31, v0x127017390_32, v0x127017390_33, v0x127017390_34;
v0x127017390_35 .array/port v0x127017390, 35;
v0x127017390_36 .array/port v0x127017390, 36;
v0x127017390_37 .array/port v0x127017390, 37;
v0x127017390_38 .array/port v0x127017390, 38;
E_0x127004630/9 .event anyedge, v0x127017390_35, v0x127017390_36, v0x127017390_37, v0x127017390_38;
v0x127017390_39 .array/port v0x127017390, 39;
v0x127017390_40 .array/port v0x127017390, 40;
v0x127017390_41 .array/port v0x127017390, 41;
v0x127017390_42 .array/port v0x127017390, 42;
E_0x127004630/10 .event anyedge, v0x127017390_39, v0x127017390_40, v0x127017390_41, v0x127017390_42;
v0x127017390_43 .array/port v0x127017390, 43;
v0x127017390_44 .array/port v0x127017390, 44;
v0x127017390_45 .array/port v0x127017390, 45;
v0x127017390_46 .array/port v0x127017390, 46;
E_0x127004630/11 .event anyedge, v0x127017390_43, v0x127017390_44, v0x127017390_45, v0x127017390_46;
v0x127017390_47 .array/port v0x127017390, 47;
v0x127017390_48 .array/port v0x127017390, 48;
v0x127017390_49 .array/port v0x127017390, 49;
v0x127017390_50 .array/port v0x127017390, 50;
E_0x127004630/12 .event anyedge, v0x127017390_47, v0x127017390_48, v0x127017390_49, v0x127017390_50;
v0x127017390_51 .array/port v0x127017390, 51;
v0x127017390_52 .array/port v0x127017390, 52;
v0x127017390_53 .array/port v0x127017390, 53;
v0x127017390_54 .array/port v0x127017390, 54;
E_0x127004630/13 .event anyedge, v0x127017390_51, v0x127017390_52, v0x127017390_53, v0x127017390_54;
v0x127017390_55 .array/port v0x127017390, 55;
v0x127017390_56 .array/port v0x127017390, 56;
v0x127017390_57 .array/port v0x127017390, 57;
v0x127017390_58 .array/port v0x127017390, 58;
E_0x127004630/14 .event anyedge, v0x127017390_55, v0x127017390_56, v0x127017390_57, v0x127017390_58;
v0x127017390_59 .array/port v0x127017390, 59;
v0x127017390_60 .array/port v0x127017390, 60;
v0x127017390_61 .array/port v0x127017390, 61;
v0x127017390_62 .array/port v0x127017390, 62;
E_0x127004630/15 .event anyedge, v0x127017390_59, v0x127017390_60, v0x127017390_61, v0x127017390_62;
v0x127017390_63 .array/port v0x127017390, 63;
v0x127017390_64 .array/port v0x127017390, 64;
v0x127017390_65 .array/port v0x127017390, 65;
v0x127017390_66 .array/port v0x127017390, 66;
E_0x127004630/16 .event anyedge, v0x127017390_63, v0x127017390_64, v0x127017390_65, v0x127017390_66;
v0x127017390_67 .array/port v0x127017390, 67;
v0x127017390_68 .array/port v0x127017390, 68;
v0x127017390_69 .array/port v0x127017390, 69;
v0x127017390_70 .array/port v0x127017390, 70;
E_0x127004630/17 .event anyedge, v0x127017390_67, v0x127017390_68, v0x127017390_69, v0x127017390_70;
v0x127017390_71 .array/port v0x127017390, 71;
v0x127017390_72 .array/port v0x127017390, 72;
v0x127017390_73 .array/port v0x127017390, 73;
v0x127017390_74 .array/port v0x127017390, 74;
E_0x127004630/18 .event anyedge, v0x127017390_71, v0x127017390_72, v0x127017390_73, v0x127017390_74;
v0x127017390_75 .array/port v0x127017390, 75;
v0x127017390_76 .array/port v0x127017390, 76;
v0x127017390_77 .array/port v0x127017390, 77;
v0x127017390_78 .array/port v0x127017390, 78;
E_0x127004630/19 .event anyedge, v0x127017390_75, v0x127017390_76, v0x127017390_77, v0x127017390_78;
v0x127017390_79 .array/port v0x127017390, 79;
v0x127017390_80 .array/port v0x127017390, 80;
v0x127017390_81 .array/port v0x127017390, 81;
v0x127017390_82 .array/port v0x127017390, 82;
E_0x127004630/20 .event anyedge, v0x127017390_79, v0x127017390_80, v0x127017390_81, v0x127017390_82;
v0x127017390_83 .array/port v0x127017390, 83;
v0x127017390_84 .array/port v0x127017390, 84;
v0x127017390_85 .array/port v0x127017390, 85;
v0x127017390_86 .array/port v0x127017390, 86;
E_0x127004630/21 .event anyedge, v0x127017390_83, v0x127017390_84, v0x127017390_85, v0x127017390_86;
v0x127017390_87 .array/port v0x127017390, 87;
v0x127017390_88 .array/port v0x127017390, 88;
v0x127017390_89 .array/port v0x127017390, 89;
v0x127017390_90 .array/port v0x127017390, 90;
E_0x127004630/22 .event anyedge, v0x127017390_87, v0x127017390_88, v0x127017390_89, v0x127017390_90;
v0x127017390_91 .array/port v0x127017390, 91;
v0x127017390_92 .array/port v0x127017390, 92;
v0x127017390_93 .array/port v0x127017390, 93;
v0x127017390_94 .array/port v0x127017390, 94;
E_0x127004630/23 .event anyedge, v0x127017390_91, v0x127017390_92, v0x127017390_93, v0x127017390_94;
v0x127017390_95 .array/port v0x127017390, 95;
v0x127017390_96 .array/port v0x127017390, 96;
v0x127017390_97 .array/port v0x127017390, 97;
v0x127017390_98 .array/port v0x127017390, 98;
E_0x127004630/24 .event anyedge, v0x127017390_95, v0x127017390_96, v0x127017390_97, v0x127017390_98;
v0x127017390_99 .array/port v0x127017390, 99;
v0x127017390_100 .array/port v0x127017390, 100;
v0x127017390_101 .array/port v0x127017390, 101;
v0x127017390_102 .array/port v0x127017390, 102;
E_0x127004630/25 .event anyedge, v0x127017390_99, v0x127017390_100, v0x127017390_101, v0x127017390_102;
v0x127017390_103 .array/port v0x127017390, 103;
v0x127017390_104 .array/port v0x127017390, 104;
v0x127017390_105 .array/port v0x127017390, 105;
v0x127017390_106 .array/port v0x127017390, 106;
E_0x127004630/26 .event anyedge, v0x127017390_103, v0x127017390_104, v0x127017390_105, v0x127017390_106;
v0x127017390_107 .array/port v0x127017390, 107;
v0x127017390_108 .array/port v0x127017390, 108;
v0x127017390_109 .array/port v0x127017390, 109;
v0x127017390_110 .array/port v0x127017390, 110;
E_0x127004630/27 .event anyedge, v0x127017390_107, v0x127017390_108, v0x127017390_109, v0x127017390_110;
v0x127017390_111 .array/port v0x127017390, 111;
v0x127017390_112 .array/port v0x127017390, 112;
v0x127017390_113 .array/port v0x127017390, 113;
v0x127017390_114 .array/port v0x127017390, 114;
E_0x127004630/28 .event anyedge, v0x127017390_111, v0x127017390_112, v0x127017390_113, v0x127017390_114;
v0x127017390_115 .array/port v0x127017390, 115;
v0x127017390_116 .array/port v0x127017390, 116;
v0x127017390_117 .array/port v0x127017390, 117;
v0x127017390_118 .array/port v0x127017390, 118;
E_0x127004630/29 .event anyedge, v0x127017390_115, v0x127017390_116, v0x127017390_117, v0x127017390_118;
v0x127017390_119 .array/port v0x127017390, 119;
v0x127017390_120 .array/port v0x127017390, 120;
v0x127017390_121 .array/port v0x127017390, 121;
v0x127017390_122 .array/port v0x127017390, 122;
E_0x127004630/30 .event anyedge, v0x127017390_119, v0x127017390_120, v0x127017390_121, v0x127017390_122;
v0x127017390_123 .array/port v0x127017390, 123;
v0x127017390_124 .array/port v0x127017390, 124;
v0x127017390_125 .array/port v0x127017390, 125;
v0x127017390_126 .array/port v0x127017390, 126;
E_0x127004630/31 .event anyedge, v0x127017390_123, v0x127017390_124, v0x127017390_125, v0x127017390_126;
v0x127017390_127 .array/port v0x127017390, 127;
v0x127017390_128 .array/port v0x127017390, 128;
v0x127017390_129 .array/port v0x127017390, 129;
v0x127017390_130 .array/port v0x127017390, 130;
E_0x127004630/32 .event anyedge, v0x127017390_127, v0x127017390_128, v0x127017390_129, v0x127017390_130;
v0x127017390_131 .array/port v0x127017390, 131;
v0x127017390_132 .array/port v0x127017390, 132;
v0x127017390_133 .array/port v0x127017390, 133;
v0x127017390_134 .array/port v0x127017390, 134;
E_0x127004630/33 .event anyedge, v0x127017390_131, v0x127017390_132, v0x127017390_133, v0x127017390_134;
v0x127017390_135 .array/port v0x127017390, 135;
v0x127017390_136 .array/port v0x127017390, 136;
v0x127017390_137 .array/port v0x127017390, 137;
v0x127017390_138 .array/port v0x127017390, 138;
E_0x127004630/34 .event anyedge, v0x127017390_135, v0x127017390_136, v0x127017390_137, v0x127017390_138;
v0x127017390_139 .array/port v0x127017390, 139;
v0x127017390_140 .array/port v0x127017390, 140;
v0x127017390_141 .array/port v0x127017390, 141;
v0x127017390_142 .array/port v0x127017390, 142;
E_0x127004630/35 .event anyedge, v0x127017390_139, v0x127017390_140, v0x127017390_141, v0x127017390_142;
v0x127017390_143 .array/port v0x127017390, 143;
v0x127017390_144 .array/port v0x127017390, 144;
v0x127017390_145 .array/port v0x127017390, 145;
v0x127017390_146 .array/port v0x127017390, 146;
E_0x127004630/36 .event anyedge, v0x127017390_143, v0x127017390_144, v0x127017390_145, v0x127017390_146;
v0x127017390_147 .array/port v0x127017390, 147;
v0x127017390_148 .array/port v0x127017390, 148;
v0x127017390_149 .array/port v0x127017390, 149;
v0x127017390_150 .array/port v0x127017390, 150;
E_0x127004630/37 .event anyedge, v0x127017390_147, v0x127017390_148, v0x127017390_149, v0x127017390_150;
v0x127017390_151 .array/port v0x127017390, 151;
v0x127017390_152 .array/port v0x127017390, 152;
v0x127017390_153 .array/port v0x127017390, 153;
v0x127017390_154 .array/port v0x127017390, 154;
E_0x127004630/38 .event anyedge, v0x127017390_151, v0x127017390_152, v0x127017390_153, v0x127017390_154;
v0x127017390_155 .array/port v0x127017390, 155;
v0x127017390_156 .array/port v0x127017390, 156;
v0x127017390_157 .array/port v0x127017390, 157;
v0x127017390_158 .array/port v0x127017390, 158;
E_0x127004630/39 .event anyedge, v0x127017390_155, v0x127017390_156, v0x127017390_157, v0x127017390_158;
v0x127017390_159 .array/port v0x127017390, 159;
v0x127017390_160 .array/port v0x127017390, 160;
v0x127017390_161 .array/port v0x127017390, 161;
v0x127017390_162 .array/port v0x127017390, 162;
E_0x127004630/40 .event anyedge, v0x127017390_159, v0x127017390_160, v0x127017390_161, v0x127017390_162;
v0x127017390_163 .array/port v0x127017390, 163;
v0x127017390_164 .array/port v0x127017390, 164;
v0x127017390_165 .array/port v0x127017390, 165;
v0x127017390_166 .array/port v0x127017390, 166;
E_0x127004630/41 .event anyedge, v0x127017390_163, v0x127017390_164, v0x127017390_165, v0x127017390_166;
v0x127017390_167 .array/port v0x127017390, 167;
v0x127017390_168 .array/port v0x127017390, 168;
v0x127017390_169 .array/port v0x127017390, 169;
v0x127017390_170 .array/port v0x127017390, 170;
E_0x127004630/42 .event anyedge, v0x127017390_167, v0x127017390_168, v0x127017390_169, v0x127017390_170;
v0x127017390_171 .array/port v0x127017390, 171;
v0x127017390_172 .array/port v0x127017390, 172;
v0x127017390_173 .array/port v0x127017390, 173;
v0x127017390_174 .array/port v0x127017390, 174;
E_0x127004630/43 .event anyedge, v0x127017390_171, v0x127017390_172, v0x127017390_173, v0x127017390_174;
v0x127017390_175 .array/port v0x127017390, 175;
v0x127017390_176 .array/port v0x127017390, 176;
v0x127017390_177 .array/port v0x127017390, 177;
v0x127017390_178 .array/port v0x127017390, 178;
E_0x127004630/44 .event anyedge, v0x127017390_175, v0x127017390_176, v0x127017390_177, v0x127017390_178;
v0x127017390_179 .array/port v0x127017390, 179;
v0x127017390_180 .array/port v0x127017390, 180;
v0x127017390_181 .array/port v0x127017390, 181;
v0x127017390_182 .array/port v0x127017390, 182;
E_0x127004630/45 .event anyedge, v0x127017390_179, v0x127017390_180, v0x127017390_181, v0x127017390_182;
v0x127017390_183 .array/port v0x127017390, 183;
v0x127017390_184 .array/port v0x127017390, 184;
v0x127017390_185 .array/port v0x127017390, 185;
v0x127017390_186 .array/port v0x127017390, 186;
E_0x127004630/46 .event anyedge, v0x127017390_183, v0x127017390_184, v0x127017390_185, v0x127017390_186;
v0x127017390_187 .array/port v0x127017390, 187;
v0x127017390_188 .array/port v0x127017390, 188;
v0x127017390_189 .array/port v0x127017390, 189;
v0x127017390_190 .array/port v0x127017390, 190;
E_0x127004630/47 .event anyedge, v0x127017390_187, v0x127017390_188, v0x127017390_189, v0x127017390_190;
v0x127017390_191 .array/port v0x127017390, 191;
v0x127017390_192 .array/port v0x127017390, 192;
v0x127017390_193 .array/port v0x127017390, 193;
v0x127017390_194 .array/port v0x127017390, 194;
E_0x127004630/48 .event anyedge, v0x127017390_191, v0x127017390_192, v0x127017390_193, v0x127017390_194;
v0x127017390_195 .array/port v0x127017390, 195;
v0x127017390_196 .array/port v0x127017390, 196;
v0x127017390_197 .array/port v0x127017390, 197;
v0x127017390_198 .array/port v0x127017390, 198;
E_0x127004630/49 .event anyedge, v0x127017390_195, v0x127017390_196, v0x127017390_197, v0x127017390_198;
v0x127017390_199 .array/port v0x127017390, 199;
v0x127017390_200 .array/port v0x127017390, 200;
v0x127017390_201 .array/port v0x127017390, 201;
v0x127017390_202 .array/port v0x127017390, 202;
E_0x127004630/50 .event anyedge, v0x127017390_199, v0x127017390_200, v0x127017390_201, v0x127017390_202;
v0x127017390_203 .array/port v0x127017390, 203;
v0x127017390_204 .array/port v0x127017390, 204;
v0x127017390_205 .array/port v0x127017390, 205;
v0x127017390_206 .array/port v0x127017390, 206;
E_0x127004630/51 .event anyedge, v0x127017390_203, v0x127017390_204, v0x127017390_205, v0x127017390_206;
v0x127017390_207 .array/port v0x127017390, 207;
v0x127017390_208 .array/port v0x127017390, 208;
v0x127017390_209 .array/port v0x127017390, 209;
v0x127017390_210 .array/port v0x127017390, 210;
E_0x127004630/52 .event anyedge, v0x127017390_207, v0x127017390_208, v0x127017390_209, v0x127017390_210;
v0x127017390_211 .array/port v0x127017390, 211;
v0x127017390_212 .array/port v0x127017390, 212;
v0x127017390_213 .array/port v0x127017390, 213;
v0x127017390_214 .array/port v0x127017390, 214;
E_0x127004630/53 .event anyedge, v0x127017390_211, v0x127017390_212, v0x127017390_213, v0x127017390_214;
v0x127017390_215 .array/port v0x127017390, 215;
v0x127017390_216 .array/port v0x127017390, 216;
v0x127017390_217 .array/port v0x127017390, 217;
v0x127017390_218 .array/port v0x127017390, 218;
E_0x127004630/54 .event anyedge, v0x127017390_215, v0x127017390_216, v0x127017390_217, v0x127017390_218;
v0x127017390_219 .array/port v0x127017390, 219;
v0x127017390_220 .array/port v0x127017390, 220;
v0x127017390_221 .array/port v0x127017390, 221;
v0x127017390_222 .array/port v0x127017390, 222;
E_0x127004630/55 .event anyedge, v0x127017390_219, v0x127017390_220, v0x127017390_221, v0x127017390_222;
v0x127017390_223 .array/port v0x127017390, 223;
v0x127017390_224 .array/port v0x127017390, 224;
v0x127017390_225 .array/port v0x127017390, 225;
v0x127017390_226 .array/port v0x127017390, 226;
E_0x127004630/56 .event anyedge, v0x127017390_223, v0x127017390_224, v0x127017390_225, v0x127017390_226;
v0x127017390_227 .array/port v0x127017390, 227;
v0x127017390_228 .array/port v0x127017390, 228;
v0x127017390_229 .array/port v0x127017390, 229;
v0x127017390_230 .array/port v0x127017390, 230;
E_0x127004630/57 .event anyedge, v0x127017390_227, v0x127017390_228, v0x127017390_229, v0x127017390_230;
v0x127017390_231 .array/port v0x127017390, 231;
v0x127017390_232 .array/port v0x127017390, 232;
v0x127017390_233 .array/port v0x127017390, 233;
v0x127017390_234 .array/port v0x127017390, 234;
E_0x127004630/58 .event anyedge, v0x127017390_231, v0x127017390_232, v0x127017390_233, v0x127017390_234;
v0x127017390_235 .array/port v0x127017390, 235;
v0x127017390_236 .array/port v0x127017390, 236;
v0x127017390_237 .array/port v0x127017390, 237;
v0x127017390_238 .array/port v0x127017390, 238;
E_0x127004630/59 .event anyedge, v0x127017390_235, v0x127017390_236, v0x127017390_237, v0x127017390_238;
v0x127017390_239 .array/port v0x127017390, 239;
v0x127017390_240 .array/port v0x127017390, 240;
v0x127017390_241 .array/port v0x127017390, 241;
v0x127017390_242 .array/port v0x127017390, 242;
E_0x127004630/60 .event anyedge, v0x127017390_239, v0x127017390_240, v0x127017390_241, v0x127017390_242;
v0x127017390_243 .array/port v0x127017390, 243;
v0x127017390_244 .array/port v0x127017390, 244;
v0x127017390_245 .array/port v0x127017390, 245;
v0x127017390_246 .array/port v0x127017390, 246;
E_0x127004630/61 .event anyedge, v0x127017390_243, v0x127017390_244, v0x127017390_245, v0x127017390_246;
v0x127017390_247 .array/port v0x127017390, 247;
v0x127017390_248 .array/port v0x127017390, 248;
v0x127017390_249 .array/port v0x127017390, 249;
v0x127017390_250 .array/port v0x127017390, 250;
E_0x127004630/62 .event anyedge, v0x127017390_247, v0x127017390_248, v0x127017390_249, v0x127017390_250;
v0x127017390_251 .array/port v0x127017390, 251;
v0x127017390_252 .array/port v0x127017390, 252;
v0x127017390_253 .array/port v0x127017390, 253;
v0x127017390_254 .array/port v0x127017390, 254;
E_0x127004630/63 .event anyedge, v0x127017390_251, v0x127017390_252, v0x127017390_253, v0x127017390_254;
v0x127017390_255 .array/port v0x127017390, 255;
E_0x127004630/64 .event anyedge, v0x127017390_255;
E_0x127004630 .event/or E_0x127004630/0, E_0x127004630/1, E_0x127004630/2, E_0x127004630/3, E_0x127004630/4, E_0x127004630/5, E_0x127004630/6, E_0x127004630/7, E_0x127004630/8, E_0x127004630/9, E_0x127004630/10, E_0x127004630/11, E_0x127004630/12, E_0x127004630/13, E_0x127004630/14, E_0x127004630/15, E_0x127004630/16, E_0x127004630/17, E_0x127004630/18, E_0x127004630/19, E_0x127004630/20, E_0x127004630/21, E_0x127004630/22, E_0x127004630/23, E_0x127004630/24, E_0x127004630/25, E_0x127004630/26, E_0x127004630/27, E_0x127004630/28, E_0x127004630/29, E_0x127004630/30, E_0x127004630/31, E_0x127004630/32, E_0x127004630/33, E_0x127004630/34, E_0x127004630/35, E_0x127004630/36, E_0x127004630/37, E_0x127004630/38, E_0x127004630/39, E_0x127004630/40, E_0x127004630/41, E_0x127004630/42, E_0x127004630/43, E_0x127004630/44, E_0x127004630/45, E_0x127004630/46, E_0x127004630/47, E_0x127004630/48, E_0x127004630/49, E_0x127004630/50, E_0x127004630/51, E_0x127004630/52, E_0x127004630/53, E_0x127004630/54, E_0x127004630/55, E_0x127004630/56, E_0x127004630/57, E_0x127004630/58, E_0x127004630/59, E_0x127004630/60, E_0x127004630/61, E_0x127004630/62, E_0x127004630/63, E_0x127004630/64;
S_0x127004670 .scope module, "dut" "dma_controller" 2 32, 3 3 0, S_0x1270041e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "ch0_start";
    .port_info 3 /INPUT 8 "ch0_src";
    .port_info 4 /INPUT 8 "ch0_dst";
    .port_info 5 /INPUT 8 "ch0_size";
    .port_info 6 /INPUT 1 "ch1_start";
    .port_info 7 /INPUT 8 "ch1_src";
    .port_info 8 /INPUT 8 "ch1_dst";
    .port_info 9 /INPUT 8 "ch1_size";
    .port_info 10 /OUTPUT 1 "mem_read_en";
    .port_info 11 /OUTPUT 1 "mem_write_en";
    .port_info 12 /OUTPUT 8 "mem_addr";
    .port_info 13 /OUTPUT 8 "mem_write_data";
    .port_info 14 /INPUT 8 "mem_read_data";
    .port_info 15 /OUTPUT 1 "ch0_done";
    .port_info 16 /OUTPUT 1 "ch1_done";
P_0x127004830 .param/l "ADDR_WIDTH" 0 3 4, +C4<00000000000000000000000000001000>;
P_0x127004870 .param/l "CH0_READ" 1 3 36, C4<001>;
P_0x1270048b0 .param/l "CH0_WRITE" 1 3 37, C4<010>;
P_0x1270048f0 .param/l "CH1_READ" 1 3 38, C4<011>;
P_0x127004930 .param/l "CH1_WRITE" 1 3 39, C4<100>;
P_0x127004970 .param/l "DATA_WIDTH" 0 3 5, +C4<00000000000000000000000000001000>;
P_0x1270049b0 .param/l "DONE" 1 3 40, C4<101>;
P_0x1270049f0 .param/l "IDLE" 1 3 35, C4<000>;
P_0x127004a30 .param/l "MEM_DEPTH" 0 3 6, +C4<00000000000000000000000100000000>;
L_0x1270183f0 .functor NOT 1, v0x127015630_0, C4<0>, C4<0>, C4<0>;
L_0x1270184a0 .functor AND 1, v0x127016960_0, L_0x1270183f0, C4<1>, C4<1>;
L_0x1270185d0 .functor NOT 1, v0x127015b20_0, C4<0>, C4<0>, C4<0>;
L_0x127018660 .functor AND 1, v0x127016d70_0, L_0x1270185d0, C4<1>, C4<1>;
v0x127005100_0 .net *"_ivl_0", 0 0, L_0x1270183f0;  1 drivers
v0x1270151c0_0 .net *"_ivl_4", 0 0, L_0x1270185d0;  1 drivers
v0x127015260_0 .var "ch0_done", 0 0;
v0x1270152f0_0 .net "ch0_dst", 7 0, v0x127016770_0;  1 drivers
v0x127015380_0 .net "ch0_size", 7 0, v0x127016800_0;  1 drivers
v0x127015450_0 .net "ch0_src", 7 0, v0x1270168b0_0;  1 drivers
v0x1270154f0_0 .net "ch0_start", 0 0, v0x127016960_0;  1 drivers
v0x127015590_0 .net "ch0_start_pulse", 0 0, L_0x1270184a0;  1 drivers
v0x127015630_0 .var "ch0_start_r", 0 0;
v0x127015740_0 .var "ch1_done", 0 0;
v0x1270157d0_0 .net "ch1_dst", 7 0, v0x127016ae0_0;  1 drivers
v0x127015880_0 .net "ch1_size", 7 0, v0x127016b90_0;  1 drivers
v0x127015930_0 .net "ch1_src", 7 0, v0x127016c40_0;  1 drivers
v0x1270159e0_0 .net "ch1_start", 0 0, v0x127016d70_0;  1 drivers
v0x127015a80_0 .net "ch1_start_pulse", 0 0, L_0x127018660;  1 drivers
v0x127015b20_0 .var "ch1_start_r", 0 0;
v0x127015bc0_0 .net "clk", 0 0, v0x127016e00_0;  1 drivers
v0x127015d50_0 .var "count", 7 0;
v0x127015de0_0 .var "current_channel", 0 0;
v0x127015e70_0 .var "dst_addr_r", 7 0;
v0x127015f20_0 .var "mem_addr", 7 0;
v0x127015fd0_0 .net "mem_read_data", 7 0, v0x127016fd0_0;  1 drivers
v0x127016080_0 .var "mem_read_en", 0 0;
v0x127016120_0 .var "mem_write_data", 7 0;
v0x1270161d0_0 .var "mem_write_en", 0 0;
v0x127016270_0 .var "next_state", 2 0;
v0x127016320_0 .net "rst_n", 0 0, v0x127018340_0;  1 drivers
v0x1270163c0_0 .var "size_r", 7 0;
v0x127016470_0 .var "src_addr_r", 7 0;
v0x127016520_0 .var "state", 2 0;
E_0x127005040/0 .event negedge, v0x127016320_0;
E_0x127005040/1 .event posedge, v0x127015bc0_0;
E_0x127005040 .event/or E_0x127005040/0, E_0x127005040/1;
E_0x127005080/0 .event anyedge, v0x127016520_0, v0x127015590_0, v0x127015380_0, v0x127015a80_0;
E_0x127005080/1 .event anyedge, v0x127015880_0, v0x127015d50_0, v0x1270163c0_0;
E_0x127005080 .event/or E_0x127005080/0, E_0x127005080/1;
    .scope S_0x127004670;
T_0 ;
    %wait E_0x127005040;
    %load/vec4 v0x127016320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127015630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127015b20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x1270154f0_0;
    %assign/vec4 v0x127015630_0, 0;
    %load/vec4 v0x1270159e0_0;
    %assign/vec4 v0x127015b20_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x127004670;
T_1 ;
    %wait E_0x127005040;
    %load/vec4 v0x127016320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x127016520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127016080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1270161d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x127015f20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x127016120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127015260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127015740_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x127016470_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x127015e70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1270163c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x127015d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127015de0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x127016270_0;
    %assign/vec4 v0x127016520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127016080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1270161d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127015260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127015740_0, 0;
    %load/vec4 v0x127016520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.2 ;
    %vpi_call 3 91 "$display", "[%0t] State: IDLE", $time {0 0 0};
    %load/vec4 v0x127015590_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.11, 9;
    %load/vec4 v0x127015380_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.9, 8;
    %load/vec4 v0x127015450_0;
    %assign/vec4 v0x127016470_0, 0;
    %load/vec4 v0x1270152f0_0;
    %assign/vec4 v0x127015e70_0, 0;
    %load/vec4 v0x127015380_0;
    %assign/vec4 v0x1270163c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x127015d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127015de0_0, 0;
    %jmp T_1.10;
T_1.9 ;
    %load/vec4 v0x127015a80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.14, 9;
    %load/vec4 v0x127015880_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %load/vec4 v0x127015930_0;
    %assign/vec4 v0x127016470_0, 0;
    %load/vec4 v0x1270157d0_0;
    %assign/vec4 v0x127015e70_0, 0;
    %load/vec4 v0x127015880_0;
    %assign/vec4 v0x1270163c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x127015d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127015de0_0, 0;
T_1.12 ;
T_1.10 ;
    %jmp T_1.8;
T_1.3 ;
    %vpi_call 3 108 "$display", "[%0t] State: MEM_READ ch=%0d, src=%0d, dst=%0d, count=%0d, size=%0d", $time, v0x127015de0_0, v0x127016470_0, v0x127015e70_0, v0x127015d50_0, v0x1270163c0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127016080_0, 0;
    %load/vec4 v0x127016470_0;
    %load/vec4 v0x127015d50_0;
    %add;
    %assign/vec4 v0x127015f20_0, 0;
    %jmp T_1.8;
T_1.4 ;
    %vpi_call 3 108 "$display", "[%0t] State: MEM_READ ch=%0d, src=%0d, dst=%0d, count=%0d, size=%0d", $time, v0x127015de0_0, v0x127016470_0, v0x127015e70_0, v0x127015d50_0, v0x1270163c0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127016080_0, 0;
    %load/vec4 v0x127016470_0;
    %load/vec4 v0x127015d50_0;
    %add;
    %assign/vec4 v0x127015f20_0, 0;
    %jmp T_1.8;
T_1.5 ;
    %vpi_call 3 114 "$display", "[%0t] State: MEM_WRITE ch=%0d, src=%0d, dst=%0d, count=%0d, size=%0d, data=0x%0h", $time, v0x127015de0_0, v0x127016470_0, v0x127015e70_0, v0x127015d50_0, v0x1270163c0_0, v0x127015fd0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1270161d0_0, 0;
    %load/vec4 v0x127015e70_0;
    %load/vec4 v0x127015d50_0;
    %add;
    %assign/vec4 v0x127015f20_0, 0;
    %load/vec4 v0x127015fd0_0;
    %assign/vec4 v0x127016120_0, 0;
    %jmp T_1.8;
T_1.6 ;
    %vpi_call 3 114 "$display", "[%0t] State: MEM_WRITE ch=%0d, src=%0d, dst=%0d, count=%0d, size=%0d, data=0x%0h", $time, v0x127015de0_0, v0x127016470_0, v0x127015e70_0, v0x127015d50_0, v0x1270163c0_0, v0x127015fd0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1270161d0_0, 0;
    %load/vec4 v0x127015e70_0;
    %load/vec4 v0x127015d50_0;
    %add;
    %assign/vec4 v0x127015f20_0, 0;
    %load/vec4 v0x127015fd0_0;
    %assign/vec4 v0x127016120_0, 0;
    %jmp T_1.8;
T_1.7 ;
    %vpi_call 3 121 "$display", "[%0t] State: DONE ch=%0d", $time, v0x127015de0_0 {0 0 0};
    %load/vec4 v0x127015de0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.15, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127015260_0, 0;
    %jmp T_1.16;
T_1.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127015740_0, 0;
T_1.16 ;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x127004670;
T_2 ;
    %wait E_0x127005080;
    %load/vec4 v0x127016520_0;
    %store/vec4 v0x127016270_0, 0, 3;
    %load/vec4 v0x127016520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.0 ;
    %load/vec4 v0x127015590_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.9, 9;
    %load/vec4 v0x127015380_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x127016270_0, 0, 3;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v0x127015a80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.12, 9;
    %load/vec4 v0x127015880_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x127016270_0, 0, 3;
T_2.10 ;
T_2.8 ;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x127016270_0, 0, 3;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v0x127015d50_0;
    %pad/u 32;
    %load/vec4 v0x1270163c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_2.13, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x127016270_0, 0, 3;
    %jmp T_2.14;
T_2.13 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x127016270_0, 0, 3;
T_2.14 ;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x127016270_0, 0, 3;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v0x127015d50_0;
    %pad/u 32;
    %load/vec4 v0x1270163c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_2.15, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x127016270_0, 0, 3;
    %jmp T_2.16;
T_2.15 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x127016270_0, 0, 3;
T_2.16 ;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x127016270_0, 0, 3;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x127004670;
T_3 ;
    %wait E_0x127005040;
    %load/vec4 v0x127016320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x127015d50_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x127016520_0;
    %cmpi/e 1, 0, 3;
    %jmp/1 T_3.7, 4;
    %flag_mov 9, 4;
    %load/vec4 v0x127016520_0;
    %cmpi/e 2, 0, 3;
    %flag_or 4, 9;
T_3.7;
    %jmp/1 T_3.6, 4;
    %flag_mov 9, 4;
    %load/vec4 v0x127016520_0;
    %cmpi/e 3, 0, 3;
    %flag_or 4, 9;
T_3.6;
    %jmp/1 T_3.5, 4;
    %flag_mov 9, 4;
    %load/vec4 v0x127016520_0;
    %cmpi/e 4, 0, 3;
    %flag_or 4, 9;
T_3.5;
    %flag_get/vec4 4;
    %jmp/0 T_3.4, 4;
    %load/vec4 v0x127016270_0;
    %load/vec4 v0x127016520_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x127015d50_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x127015d50_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x127016270_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_3.8, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x127015d50_0, 0;
T_3.8 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1270041e0;
T_4 ;
    %wait E_0x127004630;
    %load/vec4 v0x127016f20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x127017390, 4;
    %store/vec4 v0x127016fd0_0, 0, 8;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1270041e0;
T_5 ;
    %wait E_0x1270045b0;
    %load/vec4 v0x1270171e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x127017130_0;
    %load/vec4 v0x127016f20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127017390, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1270041e0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127016e00_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x1270041e0;
T_7 ;
    %delay 5000, 0;
    %load/vec4 v0x127016e00_0;
    %inv;
    %store/vec4 v0x127016e00_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1270041e0;
T_8 ;
    %vpi_call 2 78 "$dumpfile", "dma_controller_tb.vcd" {0 0 0};
    %vpi_call 2 79 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1270041e0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127018340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127016960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127016d70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1270168b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x127016770_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x127016800_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x127016c40_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x127016ae0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x127016b90_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127016e90_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x127016e90_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0x127016e90_0;
    %parti/s 8, 0, 2;
    %ix/getv/s 4, v0x127016e90_0;
    %store/vec4a v0x127017390, 4, 0;
    %load/vec4 v0x127016e90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x127016e90_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127018340_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x1270168b0_0, 0, 8;
    %pushi/vec4 100, 0, 8;
    %store/vec4 v0x127016770_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x127016800_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127016960_0, 0, 1;
    %wait E_0x1270045b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127016960_0, 0, 1;
T_8.2 ;
    %load/vec4 v0x127004e10_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.3, 6;
    %wait E_0x1270045f0;
    %jmp T_8.2;
T_8.3 ;
    %vpi_call 2 103 "$display", "Channel 0 done at time %0t", $time {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x127016800_0, 0, 8;
    %vpi_call 2 108 "$display", "Memory[100..101] after channel 0:" {0 0 0};
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x127016e90_0, 0, 32;
T_8.4 ;
    %load/vec4 v0x127016e90_0;
    %cmpi/s 102, 0, 32;
    %jmp/0xz T_8.5, 5;
    %vpi_call 2 110 "$display", "Addr %0d = 0x%0h", v0x127016e90_0, &A<v0x127017390, v0x127016e90_0 > {0 0 0};
    %load/vec4 v0x127016e90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x127016e90_0, 0, 32;
    %jmp T_8.4;
T_8.5 ;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x127016c40_0, 0, 8;
    %pushi/vec4 150, 0, 8;
    %store/vec4 v0x127016ae0_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x127016b90_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127016d70_0, 0, 1;
    %wait E_0x1270045b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127016d70_0, 0, 1;
T_8.6 ;
    %load/vec4 v0x127016a30_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.7, 6;
    %wait E_0x127004450;
    %jmp T_8.6;
T_8.7 ;
    %vpi_call 2 121 "$display", "Channel 1 done at time %0t", $time {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x127016b90_0, 0, 8;
    %vpi_call 2 125 "$display", "Memory[150..151] after channel 1:" {0 0 0};
    %pushi/vec4 150, 0, 32;
    %store/vec4 v0x127016e90_0, 0, 32;
T_8.8 ;
    %load/vec4 v0x127016e90_0;
    %cmpi/s 152, 0, 32;
    %jmp/0xz T_8.9, 5;
    %vpi_call 2 127 "$display", "Addr %0d = 0x%0h", v0x127016e90_0, &A<v0x127017390, v0x127016e90_0 > {0 0 0};
    %load/vec4 v0x127016e90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x127016e90_0, 0, 32;
    %jmp T_8.8;
T_8.9 ;
    %delay 50000, 0;
    %vpi_call 2 130 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1270041e0;
T_9 ;
    %delay 2000000, 0;
    %vpi_call 2 136 "$display", "Simulation timeout reached - forcing finish." {0 0 0};
    %vpi_call 2 137 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "dma_controller_tb.v";
    "dma_controller.v";
