
BMS_System.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000069d8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000008c  08006b68  08006b68  00007b68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006bf4  08006bf4  0000805c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006bf4  08006bf4  00007bf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006bfc  08006bfc  0000805c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006bfc  08006bfc  00007bfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006c00  08006c00  00007c00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08006c04  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002bc  2000005c  08006c60  0000805c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000318  08006c60  00008318  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000805c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000127d5  00000000  00000000  0000808c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002511  00000000  00000000  0001a861  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ff8  00000000  00000000  0001cd78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c6c  00000000  00000000  0001dd70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002857d  00000000  00000000  0001e9dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012e91  00000000  00000000  00046f59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fe075  00000000  00000000  00059dea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00157e5f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000049f8  00000000  00000000  00157ea4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  0015c89c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006b50 	.word	0x08006b50

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	08006b50 	.word	0x08006b50

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__aeabi_d2uiz>:
 8000a1c:	004a      	lsls	r2, r1, #1
 8000a1e:	d211      	bcs.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a20:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a24:	d211      	bcs.n	8000a4a <__aeabi_d2uiz+0x2e>
 8000a26:	d50d      	bpl.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a28:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a30:	d40e      	bmi.n	8000a50 <__aeabi_d2uiz+0x34>
 8000a32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a36:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a42:	4770      	bx	lr
 8000a44:	f04f 0000 	mov.w	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a4e:	d102      	bne.n	8000a56 <__aeabi_d2uiz+0x3a>
 8000a50:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000a54:	4770      	bx	lr
 8000a56:	f04f 0000 	mov.w	r0, #0
 8000a5a:	4770      	bx	lr

08000a5c <__aeabi_uldivmod>:
 8000a5c:	b953      	cbnz	r3, 8000a74 <__aeabi_uldivmod+0x18>
 8000a5e:	b94a      	cbnz	r2, 8000a74 <__aeabi_uldivmod+0x18>
 8000a60:	2900      	cmp	r1, #0
 8000a62:	bf08      	it	eq
 8000a64:	2800      	cmpeq	r0, #0
 8000a66:	bf1c      	itt	ne
 8000a68:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000a6c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000a70:	f000 b988 	b.w	8000d84 <__aeabi_idiv0>
 8000a74:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a7c:	f000 f806 	bl	8000a8c <__udivmoddi4>
 8000a80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a88:	b004      	add	sp, #16
 8000a8a:	4770      	bx	lr

08000a8c <__udivmoddi4>:
 8000a8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a90:	9d08      	ldr	r5, [sp, #32]
 8000a92:	468e      	mov	lr, r1
 8000a94:	4604      	mov	r4, r0
 8000a96:	4688      	mov	r8, r1
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d14a      	bne.n	8000b32 <__udivmoddi4+0xa6>
 8000a9c:	428a      	cmp	r2, r1
 8000a9e:	4617      	mov	r7, r2
 8000aa0:	d962      	bls.n	8000b68 <__udivmoddi4+0xdc>
 8000aa2:	fab2 f682 	clz	r6, r2
 8000aa6:	b14e      	cbz	r6, 8000abc <__udivmoddi4+0x30>
 8000aa8:	f1c6 0320 	rsb	r3, r6, #32
 8000aac:	fa01 f806 	lsl.w	r8, r1, r6
 8000ab0:	fa20 f303 	lsr.w	r3, r0, r3
 8000ab4:	40b7      	lsls	r7, r6
 8000ab6:	ea43 0808 	orr.w	r8, r3, r8
 8000aba:	40b4      	lsls	r4, r6
 8000abc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ac0:	fa1f fc87 	uxth.w	ip, r7
 8000ac4:	fbb8 f1fe 	udiv	r1, r8, lr
 8000ac8:	0c23      	lsrs	r3, r4, #16
 8000aca:	fb0e 8811 	mls	r8, lr, r1, r8
 8000ace:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ad2:	fb01 f20c 	mul.w	r2, r1, ip
 8000ad6:	429a      	cmp	r2, r3
 8000ad8:	d909      	bls.n	8000aee <__udivmoddi4+0x62>
 8000ada:	18fb      	adds	r3, r7, r3
 8000adc:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000ae0:	f080 80ea 	bcs.w	8000cb8 <__udivmoddi4+0x22c>
 8000ae4:	429a      	cmp	r2, r3
 8000ae6:	f240 80e7 	bls.w	8000cb8 <__udivmoddi4+0x22c>
 8000aea:	3902      	subs	r1, #2
 8000aec:	443b      	add	r3, r7
 8000aee:	1a9a      	subs	r2, r3, r2
 8000af0:	b2a3      	uxth	r3, r4
 8000af2:	fbb2 f0fe 	udiv	r0, r2, lr
 8000af6:	fb0e 2210 	mls	r2, lr, r0, r2
 8000afa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000afe:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b02:	459c      	cmp	ip, r3
 8000b04:	d909      	bls.n	8000b1a <__udivmoddi4+0x8e>
 8000b06:	18fb      	adds	r3, r7, r3
 8000b08:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000b0c:	f080 80d6 	bcs.w	8000cbc <__udivmoddi4+0x230>
 8000b10:	459c      	cmp	ip, r3
 8000b12:	f240 80d3 	bls.w	8000cbc <__udivmoddi4+0x230>
 8000b16:	443b      	add	r3, r7
 8000b18:	3802      	subs	r0, #2
 8000b1a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b1e:	eba3 030c 	sub.w	r3, r3, ip
 8000b22:	2100      	movs	r1, #0
 8000b24:	b11d      	cbz	r5, 8000b2e <__udivmoddi4+0xa2>
 8000b26:	40f3      	lsrs	r3, r6
 8000b28:	2200      	movs	r2, #0
 8000b2a:	e9c5 3200 	strd	r3, r2, [r5]
 8000b2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b32:	428b      	cmp	r3, r1
 8000b34:	d905      	bls.n	8000b42 <__udivmoddi4+0xb6>
 8000b36:	b10d      	cbz	r5, 8000b3c <__udivmoddi4+0xb0>
 8000b38:	e9c5 0100 	strd	r0, r1, [r5]
 8000b3c:	2100      	movs	r1, #0
 8000b3e:	4608      	mov	r0, r1
 8000b40:	e7f5      	b.n	8000b2e <__udivmoddi4+0xa2>
 8000b42:	fab3 f183 	clz	r1, r3
 8000b46:	2900      	cmp	r1, #0
 8000b48:	d146      	bne.n	8000bd8 <__udivmoddi4+0x14c>
 8000b4a:	4573      	cmp	r3, lr
 8000b4c:	d302      	bcc.n	8000b54 <__udivmoddi4+0xc8>
 8000b4e:	4282      	cmp	r2, r0
 8000b50:	f200 8105 	bhi.w	8000d5e <__udivmoddi4+0x2d2>
 8000b54:	1a84      	subs	r4, r0, r2
 8000b56:	eb6e 0203 	sbc.w	r2, lr, r3
 8000b5a:	2001      	movs	r0, #1
 8000b5c:	4690      	mov	r8, r2
 8000b5e:	2d00      	cmp	r5, #0
 8000b60:	d0e5      	beq.n	8000b2e <__udivmoddi4+0xa2>
 8000b62:	e9c5 4800 	strd	r4, r8, [r5]
 8000b66:	e7e2      	b.n	8000b2e <__udivmoddi4+0xa2>
 8000b68:	2a00      	cmp	r2, #0
 8000b6a:	f000 8090 	beq.w	8000c8e <__udivmoddi4+0x202>
 8000b6e:	fab2 f682 	clz	r6, r2
 8000b72:	2e00      	cmp	r6, #0
 8000b74:	f040 80a4 	bne.w	8000cc0 <__udivmoddi4+0x234>
 8000b78:	1a8a      	subs	r2, r1, r2
 8000b7a:	0c03      	lsrs	r3, r0, #16
 8000b7c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b80:	b280      	uxth	r0, r0
 8000b82:	b2bc      	uxth	r4, r7
 8000b84:	2101      	movs	r1, #1
 8000b86:	fbb2 fcfe 	udiv	ip, r2, lr
 8000b8a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000b8e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b92:	fb04 f20c 	mul.w	r2, r4, ip
 8000b96:	429a      	cmp	r2, r3
 8000b98:	d907      	bls.n	8000baa <__udivmoddi4+0x11e>
 8000b9a:	18fb      	adds	r3, r7, r3
 8000b9c:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000ba0:	d202      	bcs.n	8000ba8 <__udivmoddi4+0x11c>
 8000ba2:	429a      	cmp	r2, r3
 8000ba4:	f200 80e0 	bhi.w	8000d68 <__udivmoddi4+0x2dc>
 8000ba8:	46c4      	mov	ip, r8
 8000baa:	1a9b      	subs	r3, r3, r2
 8000bac:	fbb3 f2fe 	udiv	r2, r3, lr
 8000bb0:	fb0e 3312 	mls	r3, lr, r2, r3
 8000bb4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000bb8:	fb02 f404 	mul.w	r4, r2, r4
 8000bbc:	429c      	cmp	r4, r3
 8000bbe:	d907      	bls.n	8000bd0 <__udivmoddi4+0x144>
 8000bc0:	18fb      	adds	r3, r7, r3
 8000bc2:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000bc6:	d202      	bcs.n	8000bce <__udivmoddi4+0x142>
 8000bc8:	429c      	cmp	r4, r3
 8000bca:	f200 80ca 	bhi.w	8000d62 <__udivmoddi4+0x2d6>
 8000bce:	4602      	mov	r2, r0
 8000bd0:	1b1b      	subs	r3, r3, r4
 8000bd2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000bd6:	e7a5      	b.n	8000b24 <__udivmoddi4+0x98>
 8000bd8:	f1c1 0620 	rsb	r6, r1, #32
 8000bdc:	408b      	lsls	r3, r1
 8000bde:	fa22 f706 	lsr.w	r7, r2, r6
 8000be2:	431f      	orrs	r7, r3
 8000be4:	fa0e f401 	lsl.w	r4, lr, r1
 8000be8:	fa20 f306 	lsr.w	r3, r0, r6
 8000bec:	fa2e fe06 	lsr.w	lr, lr, r6
 8000bf0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000bf4:	4323      	orrs	r3, r4
 8000bf6:	fa00 f801 	lsl.w	r8, r0, r1
 8000bfa:	fa1f fc87 	uxth.w	ip, r7
 8000bfe:	fbbe f0f9 	udiv	r0, lr, r9
 8000c02:	0c1c      	lsrs	r4, r3, #16
 8000c04:	fb09 ee10 	mls	lr, r9, r0, lr
 8000c08:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000c0c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000c10:	45a6      	cmp	lr, r4
 8000c12:	fa02 f201 	lsl.w	r2, r2, r1
 8000c16:	d909      	bls.n	8000c2c <__udivmoddi4+0x1a0>
 8000c18:	193c      	adds	r4, r7, r4
 8000c1a:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000c1e:	f080 809c 	bcs.w	8000d5a <__udivmoddi4+0x2ce>
 8000c22:	45a6      	cmp	lr, r4
 8000c24:	f240 8099 	bls.w	8000d5a <__udivmoddi4+0x2ce>
 8000c28:	3802      	subs	r0, #2
 8000c2a:	443c      	add	r4, r7
 8000c2c:	eba4 040e 	sub.w	r4, r4, lr
 8000c30:	fa1f fe83 	uxth.w	lr, r3
 8000c34:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c38:	fb09 4413 	mls	r4, r9, r3, r4
 8000c3c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000c40:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c44:	45a4      	cmp	ip, r4
 8000c46:	d908      	bls.n	8000c5a <__udivmoddi4+0x1ce>
 8000c48:	193c      	adds	r4, r7, r4
 8000c4a:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000c4e:	f080 8082 	bcs.w	8000d56 <__udivmoddi4+0x2ca>
 8000c52:	45a4      	cmp	ip, r4
 8000c54:	d97f      	bls.n	8000d56 <__udivmoddi4+0x2ca>
 8000c56:	3b02      	subs	r3, #2
 8000c58:	443c      	add	r4, r7
 8000c5a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000c5e:	eba4 040c 	sub.w	r4, r4, ip
 8000c62:	fba0 ec02 	umull	lr, ip, r0, r2
 8000c66:	4564      	cmp	r4, ip
 8000c68:	4673      	mov	r3, lr
 8000c6a:	46e1      	mov	r9, ip
 8000c6c:	d362      	bcc.n	8000d34 <__udivmoddi4+0x2a8>
 8000c6e:	d05f      	beq.n	8000d30 <__udivmoddi4+0x2a4>
 8000c70:	b15d      	cbz	r5, 8000c8a <__udivmoddi4+0x1fe>
 8000c72:	ebb8 0203 	subs.w	r2, r8, r3
 8000c76:	eb64 0409 	sbc.w	r4, r4, r9
 8000c7a:	fa04 f606 	lsl.w	r6, r4, r6
 8000c7e:	fa22 f301 	lsr.w	r3, r2, r1
 8000c82:	431e      	orrs	r6, r3
 8000c84:	40cc      	lsrs	r4, r1
 8000c86:	e9c5 6400 	strd	r6, r4, [r5]
 8000c8a:	2100      	movs	r1, #0
 8000c8c:	e74f      	b.n	8000b2e <__udivmoddi4+0xa2>
 8000c8e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000c92:	0c01      	lsrs	r1, r0, #16
 8000c94:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000c98:	b280      	uxth	r0, r0
 8000c9a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000c9e:	463b      	mov	r3, r7
 8000ca0:	4638      	mov	r0, r7
 8000ca2:	463c      	mov	r4, r7
 8000ca4:	46b8      	mov	r8, r7
 8000ca6:	46be      	mov	lr, r7
 8000ca8:	2620      	movs	r6, #32
 8000caa:	fbb1 f1f7 	udiv	r1, r1, r7
 8000cae:	eba2 0208 	sub.w	r2, r2, r8
 8000cb2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000cb6:	e766      	b.n	8000b86 <__udivmoddi4+0xfa>
 8000cb8:	4601      	mov	r1, r0
 8000cba:	e718      	b.n	8000aee <__udivmoddi4+0x62>
 8000cbc:	4610      	mov	r0, r2
 8000cbe:	e72c      	b.n	8000b1a <__udivmoddi4+0x8e>
 8000cc0:	f1c6 0220 	rsb	r2, r6, #32
 8000cc4:	fa2e f302 	lsr.w	r3, lr, r2
 8000cc8:	40b7      	lsls	r7, r6
 8000cca:	40b1      	lsls	r1, r6
 8000ccc:	fa20 f202 	lsr.w	r2, r0, r2
 8000cd0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cd4:	430a      	orrs	r2, r1
 8000cd6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000cda:	b2bc      	uxth	r4, r7
 8000cdc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ce0:	0c11      	lsrs	r1, r2, #16
 8000ce2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ce6:	fb08 f904 	mul.w	r9, r8, r4
 8000cea:	40b0      	lsls	r0, r6
 8000cec:	4589      	cmp	r9, r1
 8000cee:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000cf2:	b280      	uxth	r0, r0
 8000cf4:	d93e      	bls.n	8000d74 <__udivmoddi4+0x2e8>
 8000cf6:	1879      	adds	r1, r7, r1
 8000cf8:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000cfc:	d201      	bcs.n	8000d02 <__udivmoddi4+0x276>
 8000cfe:	4589      	cmp	r9, r1
 8000d00:	d81f      	bhi.n	8000d42 <__udivmoddi4+0x2b6>
 8000d02:	eba1 0109 	sub.w	r1, r1, r9
 8000d06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d0a:	fb09 f804 	mul.w	r8, r9, r4
 8000d0e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d12:	b292      	uxth	r2, r2
 8000d14:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d18:	4542      	cmp	r2, r8
 8000d1a:	d229      	bcs.n	8000d70 <__udivmoddi4+0x2e4>
 8000d1c:	18ba      	adds	r2, r7, r2
 8000d1e:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000d22:	d2c4      	bcs.n	8000cae <__udivmoddi4+0x222>
 8000d24:	4542      	cmp	r2, r8
 8000d26:	d2c2      	bcs.n	8000cae <__udivmoddi4+0x222>
 8000d28:	f1a9 0102 	sub.w	r1, r9, #2
 8000d2c:	443a      	add	r2, r7
 8000d2e:	e7be      	b.n	8000cae <__udivmoddi4+0x222>
 8000d30:	45f0      	cmp	r8, lr
 8000d32:	d29d      	bcs.n	8000c70 <__udivmoddi4+0x1e4>
 8000d34:	ebbe 0302 	subs.w	r3, lr, r2
 8000d38:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000d3c:	3801      	subs	r0, #1
 8000d3e:	46e1      	mov	r9, ip
 8000d40:	e796      	b.n	8000c70 <__udivmoddi4+0x1e4>
 8000d42:	eba7 0909 	sub.w	r9, r7, r9
 8000d46:	4449      	add	r1, r9
 8000d48:	f1a8 0c02 	sub.w	ip, r8, #2
 8000d4c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d50:	fb09 f804 	mul.w	r8, r9, r4
 8000d54:	e7db      	b.n	8000d0e <__udivmoddi4+0x282>
 8000d56:	4673      	mov	r3, lr
 8000d58:	e77f      	b.n	8000c5a <__udivmoddi4+0x1ce>
 8000d5a:	4650      	mov	r0, sl
 8000d5c:	e766      	b.n	8000c2c <__udivmoddi4+0x1a0>
 8000d5e:	4608      	mov	r0, r1
 8000d60:	e6fd      	b.n	8000b5e <__udivmoddi4+0xd2>
 8000d62:	443b      	add	r3, r7
 8000d64:	3a02      	subs	r2, #2
 8000d66:	e733      	b.n	8000bd0 <__udivmoddi4+0x144>
 8000d68:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d6c:	443b      	add	r3, r7
 8000d6e:	e71c      	b.n	8000baa <__udivmoddi4+0x11e>
 8000d70:	4649      	mov	r1, r9
 8000d72:	e79c      	b.n	8000cae <__udivmoddi4+0x222>
 8000d74:	eba1 0109 	sub.w	r1, r1, r9
 8000d78:	46c4      	mov	ip, r8
 8000d7a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d7e:	fb09 f804 	mul.w	r8, r9, r4
 8000d82:	e7c4      	b.n	8000d0e <__udivmoddi4+0x282>

08000d84 <__aeabi_idiv0>:
 8000d84:	4770      	bx	lr
 8000d86:	bf00      	nop

08000d88 <BMS_Init>:
float  offset_adc;	//Unused


HAL_StatusTypeDef ret;

void BMS_Init (void) {
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b084      	sub	sp, #16
 8000d8c:	af02      	add	r7, sp, #8
    uint8_t data;
    // Write initialization code to chip
    //Set Gain of Amp to 0.6 and VREF = 3V
    data = 0b0000001;
 8000d8e:	2301      	movs	r3, #1
 8000d90:	71fb      	strb	r3, [r7, #7]
    HAL_Delay(500); // Give chip time to properly boot
 8000d92:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000d96:	f000 fe99 	bl	8001acc <HAL_Delay>
	ret = HAL_I2C_Master_Transmit(&hi2c1, (uint16_t)(CONFIG_2 << 1 | 0x00), &data, 1, HAL_MAX_DELAY);
 8000d9a:	1dfa      	adds	r2, r7, #7
 8000d9c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000da0:	9300      	str	r3, [sp, #0]
 8000da2:	2301      	movs	r3, #1
 8000da4:	2148      	movs	r1, #72	@ 0x48
 8000da6:	480f      	ldr	r0, [pc, #60]	@ (8000de4 <BMS_Init+0x5c>)
 8000da8:	f002 fc1a 	bl	80035e0 <HAL_I2C_Master_Transmit>
 8000dac:	4603      	mov	r3, r0
 8000dae:	461a      	mov	r2, r3
 8000db0:	4b0d      	ldr	r3, [pc, #52]	@ (8000de8 <BMS_Init+0x60>)
 8000db2:	701a      	strb	r2, [r3, #0]
	//Enable amplifier
	data = 0b0000101;
 8000db4:	2305      	movs	r3, #5
 8000db6:	71fb      	strb	r3, [r7, #7]
	ret = HAL_I2C_Master_Transmit(&hi2c1, (uint16_t)(POWER_CTL << 1 | 0x00), &data, 1, HAL_MAX_DELAY);
 8000db8:	1dfa      	adds	r2, r7, #7
 8000dba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000dbe:	9300      	str	r3, [sp, #0]
 8000dc0:	2301      	movs	r3, #1
 8000dc2:	214a      	movs	r1, #74	@ 0x4a
 8000dc4:	4807      	ldr	r0, [pc, #28]	@ (8000de4 <BMS_Init+0x5c>)
 8000dc6:	f002 fc0b 	bl	80035e0 <HAL_I2C_Master_Transmit>
 8000dca:	4603      	mov	r3, r0
 8000dcc:	461a      	mov	r2, r3
 8000dce:	4b06      	ldr	r3, [pc, #24]	@ (8000de8 <BMS_Init+0x60>)
 8000dd0:	701a      	strb	r2, [r3, #0]
    
    Offset_n_Gain(); //Fetch constants in registers
 8000dd2:	f000 f8e7 	bl	8000fa4 <Offset_n_Gain>
    HAL_Delay(100);
 8000dd6:	2064      	movs	r0, #100	@ 0x64
 8000dd8:	f000 fe78 	bl	8001acc <HAL_Delay>

}
 8000ddc:	bf00      	nop
 8000dde:	3708      	adds	r7, #8
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bd80      	pop	{r7, pc}
 8000de4:	200000ec 	.word	0x200000ec
 8000de8:	20000087 	.word	0x20000087

08000dec <Master_Balance>:

void Master_Balance (void) {
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b082      	sub	sp, #8
 8000df0:	af00      	add	r7, sp, #0
    // Master Function to keep all cells within over voltage limit

	// For loop goes through all 5 cells
    for ( int i = 0; i < 5; i++) {
 8000df2:	2300      	movs	r3, #0
 8000df4:	607b      	str	r3, [r7, #4]
 8000df6:	e023      	b.n	8000e40 <Master_Balance+0x54>
        uint16_t cell_volt = Cell_Read ((uint8_t) i ); // Read cell voltage
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	b2db      	uxtb	r3, r3
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f000 f85b 	bl	8000eb8 <Cell_Read>
 8000e02:	4603      	mov	r3, r0
 8000e04:	807b      	strh	r3, [r7, #2]
        write_UART (cell_volt, (uint8_t)i);	// Write voltage to computer voltage
 8000e06:	887b      	ldrh	r3, [r7, #2]
 8000e08:	687a      	ldr	r2, [r7, #4]
 8000e0a:	b2d2      	uxtb	r2, r2
 8000e0c:	4611      	mov	r1, r2
 8000e0e:	4618      	mov	r0, r3
 8000e10:	f000 fa18 	bl	8001244 <write_UART>
        //While Loop is the balancing function
        //Limited to 42mA discharge current
		while (cell_volt > OVER_VOLT) {
 8000e14:	e00c      	b.n	8000e30 <Master_Balance+0x44>
			Start_Balance_Cell ((uint8_t) i ); //Open and close the transistor
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	b2db      	uxtb	r3, r3
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	f000 f818 	bl	8000e50 <Start_Balance_Cell>
			cell_volt = Cell_Read ((uint8_t) i ) + 50; // Read new analog
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	b2db      	uxtb	r3, r3
 8000e24:	4618      	mov	r0, r3
 8000e26:	f000 f847 	bl	8000eb8 <Cell_Read>
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	3332      	adds	r3, #50	@ 0x32
 8000e2e:	807b      	strh	r3, [r7, #2]
		while (cell_volt > OVER_VOLT) {
 8000e30:	887b      	ldrh	r3, [r7, #2]
 8000e32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000e36:	4293      	cmp	r3, r2
 8000e38:	d8ed      	bhi.n	8000e16 <Master_Balance+0x2a>
    for ( int i = 0; i < 5; i++) {
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	3301      	adds	r3, #1
 8000e3e:	607b      	str	r3, [r7, #4]
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	2b04      	cmp	r3, #4
 8000e44:	ddd8      	ble.n	8000df8 <Master_Balance+0xc>
			//cell_volt = cell_volt + 0.3; // Add some padding so we don't leave cell at threshold
		}
    }
}
 8000e46:	bf00      	nop
 8000e48:	bf00      	nop
 8000e4a:	3708      	adds	r7, #8
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	bd80      	pop	{r7, pc}

08000e50 <Start_Balance_Cell>:

void Start_Balance_Cell (uint8_t channel) {
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b086      	sub	sp, #24
 8000e54:	af02      	add	r7, sp, #8
 8000e56:	4603      	mov	r3, r0
 8000e58:	71fb      	strb	r3, [r7, #7]
    //Transform to one hot
    channel = 1 << channel;
 8000e5a:	79fb      	ldrb	r3, [r7, #7]
 8000e5c:	461a      	mov	r2, r3
 8000e5e:	2301      	movs	r3, #1
 8000e60:	4093      	lsls	r3, r2
 8000e62:	b2db      	uxtb	r3, r3
 8000e64:	71fb      	strb	r3, [r7, #7]
    uint8_t zero = 0x00; //Zero variable
 8000e66:	2300      	movs	r3, #0
 8000e68:	73fb      	strb	r3, [r7, #15]
    //Open transistor to balance selected cell
    HAL_I2C_Master_Transmit(&hi2c1, (uint16_t)(BAL_CTL << 1 | 0x00), &channel, 1, HAL_MAX_DELAY);
 8000e6a:	1dfa      	adds	r2, r7, #7
 8000e6c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000e70:	9300      	str	r3, [sp, #0]
 8000e72:	2301      	movs	r3, #1
 8000e74:	2144      	movs	r1, #68	@ 0x44
 8000e76:	480e      	ldr	r0, [pc, #56]	@ (8000eb0 <Start_Balance_Cell+0x60>)
 8000e78:	f002 fbb2 	bl	80035e0 <HAL_I2C_Master_Transmit>
    HAL_Delay(BALANCE_DELAY); // Open for BALANCE_DELAY ms
 8000e7c:	f242 7010 	movw	r0, #10000	@ 0x2710
 8000e80:	f000 fe24 	bl	8001acc <HAL_Delay>
    //Close Transistor
    ret = HAL_I2C_Master_Transmit(&hi2c1, (uint16_t)(BAL_CTL << 1 | 0x00), &zero, 1, HAL_MAX_DELAY);
 8000e84:	f107 020f 	add.w	r2, r7, #15
 8000e88:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000e8c:	9300      	str	r3, [sp, #0]
 8000e8e:	2301      	movs	r3, #1
 8000e90:	2144      	movs	r1, #68	@ 0x44
 8000e92:	4807      	ldr	r0, [pc, #28]	@ (8000eb0 <Start_Balance_Cell+0x60>)
 8000e94:	f002 fba4 	bl	80035e0 <HAL_I2C_Master_Transmit>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	461a      	mov	r2, r3
 8000e9c:	4b05      	ldr	r3, [pc, #20]	@ (8000eb4 <Start_Balance_Cell+0x64>)
 8000e9e:	701a      	strb	r2, [r3, #0]
    HAL_Delay(50);//Give some time to close
 8000ea0:	2032      	movs	r0, #50	@ 0x32
 8000ea2:	f000 fe13 	bl	8001acc <HAL_Delay>

}
 8000ea6:	bf00      	nop
 8000ea8:	3710      	adds	r7, #16
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}
 8000eae:	bf00      	nop
 8000eb0:	200000ec 	.word	0x200000ec
 8000eb4:	20000087 	.word	0x20000087

08000eb8 <Cell_Read>:


uint16_t Cell_Read (uint8_t channel) {
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b088      	sub	sp, #32
 8000ebc:	af02      	add	r7, sp, #8
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	71fb      	strb	r3, [r7, #7]
    //set up register value to route cell_n to adc
    uint8_t to_Reg = (0x01 << 4) | channel;
 8000ec2:	79fb      	ldrb	r3, [r7, #7]
 8000ec4:	f043 0310 	orr.w	r3, r3, #16
 8000ec8:	b2db      	uxtb	r3, r3
 8000eca:	737b      	strb	r3, [r7, #13]
	//Write to reg to let mux route cell voltage
    ret = HAL_I2C_Master_Transmit(&hi2c1, (uint16_t)(CELL_CTL << 1 | 0x00), &to_Reg, 1, HAL_MAX_DELAY);
 8000ecc:	f107 020d 	add.w	r2, r7, #13
 8000ed0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000ed4:	9300      	str	r3, [sp, #0]
 8000ed6:	2301      	movs	r3, #1
 8000ed8:	2142      	movs	r1, #66	@ 0x42
 8000eda:	482b      	ldr	r0, [pc, #172]	@ (8000f88 <Cell_Read+0xd0>)
 8000edc:	f002 fb80 	bl	80035e0 <HAL_I2C_Master_Transmit>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	461a      	mov	r2, r3
 8000ee4:	4b29      	ldr	r3, [pc, #164]	@ (8000f8c <Cell_Read+0xd4>)
 8000ee6:	701a      	strb	r2, [r3, #0]
    HAL_Delay(500); //Wait to let voltage stabilize on ADC Input
 8000ee8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000eec:	f000 fdee 	bl	8001acc <HAL_Delay>

    HAL_ADC_Start(&hadc1); //Start the ADC for reading cell voltages
 8000ef0:	4827      	ldr	r0, [pc, #156]	@ (8000f90 <Cell_Read+0xd8>)
 8000ef2:	f001 f943 	bl	800217c <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000ef6:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000efa:	4825      	ldr	r0, [pc, #148]	@ (8000f90 <Cell_Read+0xd8>)
 8000efc:	f001 f9f8 	bl	80022f0 <HAL_ADC_PollForConversion>
	uint16_t val = HAL_ADC_GetValue(&hadc1); //Read cell voltage through ADC
 8000f00:	4823      	ldr	r0, [pc, #140]	@ (8000f90 <Cell_Read+0xd8>)
 8000f02:	f001 facd 	bl	80024a0 <HAL_ADC_GetValue>
 8000f06:	4603      	mov	r3, r0
 8000f08:	82fb      	strh	r3, [r7, #22]
    //  ( ---------------- x VREF + ----------- ) x (1 + ---------)
    //    Full-scale count             1000                1000
    //
	//Long calculation to convert to corrected cell voltage
	//Could be improved to not used floats for better performance
	long adc_data_l = ((long) val * VREF_NOM/FS_CNT+offset_corr[channel+1]) * (1+gain_corr[channel+1]/1000L);
 8000f0a:	8afb      	ldrh	r3, [r7, #22]
 8000f0c:	f640 42e4 	movw	r2, #3300	@ 0xce4
 8000f10:	fb02 f303 	mul.w	r3, r2, r3
 8000f14:	4a1f      	ldr	r2, [pc, #124]	@ (8000f94 <Cell_Read+0xdc>)
 8000f16:	fb82 1203 	smull	r1, r2, r2, r3
 8000f1a:	441a      	add	r2, r3
 8000f1c:	12d2      	asrs	r2, r2, #11
 8000f1e:	17db      	asrs	r3, r3, #31
 8000f20:	1ad3      	subs	r3, r2, r3
 8000f22:	79fa      	ldrb	r2, [r7, #7]
 8000f24:	3201      	adds	r2, #1
 8000f26:	491c      	ldr	r1, [pc, #112]	@ (8000f98 <Cell_Read+0xe0>)
 8000f28:	568a      	ldrsb	r2, [r1, r2]
 8000f2a:	441a      	add	r2, r3
 8000f2c:	79fb      	ldrb	r3, [r7, #7]
 8000f2e:	3301      	adds	r3, #1
 8000f30:	491a      	ldr	r1, [pc, #104]	@ (8000f9c <Cell_Read+0xe4>)
 8000f32:	56cb      	ldrsb	r3, [r1, r3]
 8000f34:	491a      	ldr	r1, [pc, #104]	@ (8000fa0 <Cell_Read+0xe8>)
 8000f36:	fb81 0103 	smull	r0, r1, r1, r3
 8000f3a:	1189      	asrs	r1, r1, #6
 8000f3c:	17db      	asrs	r3, r3, #31
 8000f3e:	1acb      	subs	r3, r1, r3
 8000f40:	3301      	adds	r3, #1
 8000f42:	fb02 f303 	mul.w	r3, r2, r3
 8000f46:	613b      	str	r3, [r7, #16]
    uint16_t adc_data = (float)adc_data_l/(GVCOUT); // Calculate actual cell voltage
 8000f48:	693b      	ldr	r3, [r7, #16]
 8000f4a:	ee07 3a90 	vmov	s15, r3
 8000f4e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f52:	ee17 0a90 	vmov	r0, s15
 8000f56:	f7ff faf7 	bl	8000548 <__aeabi_f2d>
 8000f5a:	a309      	add	r3, pc, #36	@ (adr r3, 8000f80 <Cell_Read+0xc8>)
 8000f5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f60:	f7ff fc74 	bl	800084c <__aeabi_ddiv>
 8000f64:	4602      	mov	r2, r0
 8000f66:	460b      	mov	r3, r1
 8000f68:	4610      	mov	r0, r2
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	f7ff fd56 	bl	8000a1c <__aeabi_d2uiz>
 8000f70:	4603      	mov	r3, r0
 8000f72:	81fb      	strh	r3, [r7, #14]

    return adc_data;
 8000f74:	89fb      	ldrh	r3, [r7, #14]
}
 8000f76:	4618      	mov	r0, r3
 8000f78:	3718      	adds	r7, #24
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	33333333 	.word	0x33333333
 8000f84:	3fe33333 	.word	0x3fe33333
 8000f88:	200000ec 	.word	0x200000ec
 8000f8c:	20000087 	.word	0x20000087
 8000f90:	20000088 	.word	0x20000088
 8000f94:	80080081 	.word	0x80080081
 8000f98:	20000078 	.word	0x20000078
 8000f9c:	20000080 	.word	0x20000080
 8000fa0:	10624dd3 	.word	0x10624dd3

08000fa4 <Offset_n_Gain>:


void Offset_n_Gain (void) {
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b084      	sub	sp, #16
 8000fa8:	af02      	add	r7, sp, #8
	//Function fetches data stored in the registers to get compensation factors
    uint8_t reg_data;
    for (int index = 0; index < 7; index++) {
 8000faa:	2300      	movs	r3, #0
 8000fac:	607b      	str	r3, [r7, #4]
 8000fae:	e025      	b.n	8000ffc <Offset_n_Gain+0x58>
        HAL_I2C_Master_Receive(&hi2c1, ((VREF_CAL | index) << 1 | 0x01), &reg_data, 1, HAL_MAX_DELAY);
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	b21b      	sxth	r3, r3
 8000fb4:	005b      	lsls	r3, r3, #1
 8000fb6:	b21b      	sxth	r3, r3
 8000fb8:	f043 0361 	orr.w	r3, r3, #97	@ 0x61
 8000fbc:	b21b      	sxth	r3, r3
 8000fbe:	b299      	uxth	r1, r3
 8000fc0:	1cfa      	adds	r2, r7, #3
 8000fc2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000fc6:	9300      	str	r3, [sp, #0]
 8000fc8:	2301      	movs	r3, #1
 8000fca:	489b      	ldr	r0, [pc, #620]	@ (8001238 <Offset_n_Gain+0x294>)
 8000fcc:	f002 fc20 	bl	8003810 <HAL_I2C_Master_Receive>

        offset_corr[index] = reg_data >> 4;
 8000fd0:	78fb      	ldrb	r3, [r7, #3]
 8000fd2:	091b      	lsrs	r3, r3, #4
 8000fd4:	b2db      	uxtb	r3, r3
 8000fd6:	b259      	sxtb	r1, r3
 8000fd8:	4a98      	ldr	r2, [pc, #608]	@ (800123c <Offset_n_Gain+0x298>)
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	4413      	add	r3, r2
 8000fde:	460a      	mov	r2, r1
 8000fe0:	701a      	strb	r2, [r3, #0]
        gain_corr[index]   = reg_data & 0x0F;
 8000fe2:	78fb      	ldrb	r3, [r7, #3]
 8000fe4:	b25b      	sxtb	r3, r3
 8000fe6:	f003 030f 	and.w	r3, r3, #15
 8000fea:	b259      	sxtb	r1, r3
 8000fec:	4a94      	ldr	r2, [pc, #592]	@ (8001240 <Offset_n_Gain+0x29c>)
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	4413      	add	r3, r2
 8000ff2:	460a      	mov	r2, r1
 8000ff4:	701a      	strb	r2, [r3, #0]
    for (int index = 0; index < 7; index++) {
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	3301      	adds	r3, #1
 8000ffa:	607b      	str	r3, [r7, #4]
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	2b06      	cmp	r3, #6
 8001000:	ddd6      	ble.n	8000fb0 <Offset_n_Gain+0xc>
    }

    HAL_I2C_Master_Receive(&hi2c1, (VREF_CAL_EXT << 1 | 0x01), &reg_data, 1, HAL_MAX_DELAY);
 8001002:	1cfa      	adds	r2, r7, #3
 8001004:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001008:	9300      	str	r3, [sp, #0]
 800100a:	2301      	movs	r3, #1
 800100c:	2177      	movs	r1, #119	@ 0x77
 800100e:	488a      	ldr	r0, [pc, #552]	@ (8001238 <Offset_n_Gain+0x294>)
 8001010:	f002 fbfe 	bl	8003810 <HAL_I2C_Master_Receive>
    // Shift in msb and sign extend
    offset_corr[0] |= (((reg_data & 0x06) << 3) ^ 0x20) - 0x20;
 8001014:	4b89      	ldr	r3, [pc, #548]	@ (800123c <Offset_n_Gain+0x298>)
 8001016:	f993 2000 	ldrsb.w	r2, [r3]
 800101a:	78fb      	ldrb	r3, [r7, #3]
 800101c:	b25b      	sxtb	r3, r3
 800101e:	00db      	lsls	r3, r3, #3
 8001020:	b25b      	sxtb	r3, r3
 8001022:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001026:	b25b      	sxtb	r3, r3
 8001028:	f083 0320 	eor.w	r3, r3, #32
 800102c:	b25b      	sxtb	r3, r3
 800102e:	b2db      	uxtb	r3, r3
 8001030:	3b20      	subs	r3, #32
 8001032:	b2db      	uxtb	r3, r3
 8001034:	b25b      	sxtb	r3, r3
 8001036:	4313      	orrs	r3, r2
 8001038:	b25a      	sxtb	r2, r3
 800103a:	4b80      	ldr	r3, [pc, #512]	@ (800123c <Offset_n_Gain+0x298>)
 800103c:	701a      	strb	r2, [r3, #0]
    gain_corr[0]   |= (((reg_data & 0x01) << 4) ^ 0x10) - 0x10;
 800103e:	4b80      	ldr	r3, [pc, #512]	@ (8001240 <Offset_n_Gain+0x29c>)
 8001040:	f993 2000 	ldrsb.w	r2, [r3]
 8001044:	78fb      	ldrb	r3, [r7, #3]
 8001046:	011b      	lsls	r3, r3, #4
 8001048:	b2db      	uxtb	r3, r3
 800104a:	43db      	mvns	r3, r3
 800104c:	b2db      	uxtb	r3, r3
 800104e:	f003 0310 	and.w	r3, r3, #16
 8001052:	b2db      	uxtb	r3, r3
 8001054:	3b10      	subs	r3, #16
 8001056:	b2db      	uxtb	r3, r3
 8001058:	b25b      	sxtb	r3, r3
 800105a:	4313      	orrs	r3, r2
 800105c:	b25a      	sxtb	r2, r3
 800105e:	4b78      	ldr	r3, [pc, #480]	@ (8001240 <Offset_n_Gain+0x29c>)
 8001060:	701a      	strb	r2, [r3, #0]
        
    // Get the msb for offset and gain corrections for VC1 and VC2
    HAL_I2C_Master_Receive(&hi2c1, (VC_CAL_EXT_1 << 1 | 0x01), &reg_data, 1, HAL_MAX_DELAY);
 8001062:	1cfa      	adds	r2, r7, #3
 8001064:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001068:	9300      	str	r3, [sp, #0]
 800106a:	2301      	movs	r3, #1
 800106c:	216f      	movs	r1, #111	@ 0x6f
 800106e:	4872      	ldr	r0, [pc, #456]	@ (8001238 <Offset_n_Gain+0x294>)
 8001070:	f002 fbce 	bl	8003810 <HAL_I2C_Master_Receive>

    // Shift in msb and sign extend
    offset_corr[1] |= (((reg_data & 0x80) >> 3) ^ 0x10) - 0x10;
 8001074:	4b71      	ldr	r3, [pc, #452]	@ (800123c <Offset_n_Gain+0x298>)
 8001076:	f993 2001 	ldrsb.w	r2, [r3, #1]
 800107a:	78fb      	ldrb	r3, [r7, #3]
 800107c:	10db      	asrs	r3, r3, #3
 800107e:	b2db      	uxtb	r3, r3
 8001080:	43db      	mvns	r3, r3
 8001082:	b2db      	uxtb	r3, r3
 8001084:	f003 0310 	and.w	r3, r3, #16
 8001088:	b2db      	uxtb	r3, r3
 800108a:	3b10      	subs	r3, #16
 800108c:	b2db      	uxtb	r3, r3
 800108e:	b25b      	sxtb	r3, r3
 8001090:	4313      	orrs	r3, r2
 8001092:	b25a      	sxtb	r2, r3
 8001094:	4b69      	ldr	r3, [pc, #420]	@ (800123c <Offset_n_Gain+0x298>)
 8001096:	705a      	strb	r2, [r3, #1]
    gain_corr[1]   |= (((reg_data & 0x40) >> 2) ^ 0x10) - 0x10;
 8001098:	4b69      	ldr	r3, [pc, #420]	@ (8001240 <Offset_n_Gain+0x29c>)
 800109a:	f993 2001 	ldrsb.w	r2, [r3, #1]
 800109e:	78fb      	ldrb	r3, [r7, #3]
 80010a0:	109b      	asrs	r3, r3, #2
 80010a2:	b2db      	uxtb	r3, r3
 80010a4:	43db      	mvns	r3, r3
 80010a6:	b2db      	uxtb	r3, r3
 80010a8:	f003 0310 	and.w	r3, r3, #16
 80010ac:	b2db      	uxtb	r3, r3
 80010ae:	3b10      	subs	r3, #16
 80010b0:	b2db      	uxtb	r3, r3
 80010b2:	b25b      	sxtb	r3, r3
 80010b4:	4313      	orrs	r3, r2
 80010b6:	b25a      	sxtb	r2, r3
 80010b8:	4b61      	ldr	r3, [pc, #388]	@ (8001240 <Offset_n_Gain+0x29c>)
 80010ba:	705a      	strb	r2, [r3, #1]
        
    offset_corr[2] |= (((reg_data & 0x20) >> 1) ^ 0x10) - 0x10;
 80010bc:	4b5f      	ldr	r3, [pc, #380]	@ (800123c <Offset_n_Gain+0x298>)
 80010be:	f993 2002 	ldrsb.w	r2, [r3, #2]
 80010c2:	78fb      	ldrb	r3, [r7, #3]
 80010c4:	105b      	asrs	r3, r3, #1
 80010c6:	b2db      	uxtb	r3, r3
 80010c8:	43db      	mvns	r3, r3
 80010ca:	b2db      	uxtb	r3, r3
 80010cc:	f003 0310 	and.w	r3, r3, #16
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	3b10      	subs	r3, #16
 80010d4:	b2db      	uxtb	r3, r3
 80010d6:	b25b      	sxtb	r3, r3
 80010d8:	4313      	orrs	r3, r2
 80010da:	b25a      	sxtb	r2, r3
 80010dc:	4b57      	ldr	r3, [pc, #348]	@ (800123c <Offset_n_Gain+0x298>)
 80010de:	709a      	strb	r2, [r3, #2]
    gain_corr[2]   |= (((reg_data & 0x10)) ^ 0x10) - 0x10;
 80010e0:	4b57      	ldr	r3, [pc, #348]	@ (8001240 <Offset_n_Gain+0x29c>)
 80010e2:	f993 2002 	ldrsb.w	r2, [r3, #2]
 80010e6:	78fb      	ldrb	r3, [r7, #3]
 80010e8:	43db      	mvns	r3, r3
 80010ea:	b2db      	uxtb	r3, r3
 80010ec:	f003 0310 	and.w	r3, r3, #16
 80010f0:	b2db      	uxtb	r3, r3
 80010f2:	3b10      	subs	r3, #16
 80010f4:	b2db      	uxtb	r3, r3
 80010f6:	b25b      	sxtb	r3, r3
 80010f8:	4313      	orrs	r3, r2
 80010fa:	b25a      	sxtb	r2, r3
 80010fc:	4b50      	ldr	r3, [pc, #320]	@ (8001240 <Offset_n_Gain+0x29c>)
 80010fe:	709a      	strb	r2, [r3, #2]
            
    // Get the msb for offset and gain corrections for VC3, VC4, VC5, VC6
    HAL_I2C_Master_Receive(&hi2c1, (VC_CAL_EXT_2 << 1 | 0x01), &reg_data, 1, HAL_MAX_DELAY);
 8001100:	1cfa      	adds	r2, r7, #3
 8001102:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001106:	9300      	str	r3, [sp, #0]
 8001108:	2301      	movs	r3, #1
 800110a:	2171      	movs	r1, #113	@ 0x71
 800110c:	484a      	ldr	r0, [pc, #296]	@ (8001238 <Offset_n_Gain+0x294>)
 800110e:	f002 fb7f 	bl	8003810 <HAL_I2C_Master_Receive>

    // Shift in msb and sign extend
    offset_corr[3] |= (((reg_data & 0x80) >> 3) ^ 0x10) - 0x10;
 8001112:	4b4a      	ldr	r3, [pc, #296]	@ (800123c <Offset_n_Gain+0x298>)
 8001114:	f993 2003 	ldrsb.w	r2, [r3, #3]
 8001118:	78fb      	ldrb	r3, [r7, #3]
 800111a:	10db      	asrs	r3, r3, #3
 800111c:	b2db      	uxtb	r3, r3
 800111e:	43db      	mvns	r3, r3
 8001120:	b2db      	uxtb	r3, r3
 8001122:	f003 0310 	and.w	r3, r3, #16
 8001126:	b2db      	uxtb	r3, r3
 8001128:	3b10      	subs	r3, #16
 800112a:	b2db      	uxtb	r3, r3
 800112c:	b25b      	sxtb	r3, r3
 800112e:	4313      	orrs	r3, r2
 8001130:	b25a      	sxtb	r2, r3
 8001132:	4b42      	ldr	r3, [pc, #264]	@ (800123c <Offset_n_Gain+0x298>)
 8001134:	70da      	strb	r2, [r3, #3]
    gain_corr[3]   |= (((reg_data & 0x40) >> 2) ^ 0x10) - 0x10;
 8001136:	4b42      	ldr	r3, [pc, #264]	@ (8001240 <Offset_n_Gain+0x29c>)
 8001138:	f993 2003 	ldrsb.w	r2, [r3, #3]
 800113c:	78fb      	ldrb	r3, [r7, #3]
 800113e:	109b      	asrs	r3, r3, #2
 8001140:	b2db      	uxtb	r3, r3
 8001142:	43db      	mvns	r3, r3
 8001144:	b2db      	uxtb	r3, r3
 8001146:	f003 0310 	and.w	r3, r3, #16
 800114a:	b2db      	uxtb	r3, r3
 800114c:	3b10      	subs	r3, #16
 800114e:	b2db      	uxtb	r3, r3
 8001150:	b25b      	sxtb	r3, r3
 8001152:	4313      	orrs	r3, r2
 8001154:	b25a      	sxtb	r2, r3
 8001156:	4b3a      	ldr	r3, [pc, #232]	@ (8001240 <Offset_n_Gain+0x29c>)
 8001158:	70da      	strb	r2, [r3, #3]
    
    offset_corr[4] |= (((reg_data & 0x20) >> 1) ^ 0x10) - 0x10;
 800115a:	4b38      	ldr	r3, [pc, #224]	@ (800123c <Offset_n_Gain+0x298>)
 800115c:	f993 2004 	ldrsb.w	r2, [r3, #4]
 8001160:	78fb      	ldrb	r3, [r7, #3]
 8001162:	105b      	asrs	r3, r3, #1
 8001164:	b2db      	uxtb	r3, r3
 8001166:	43db      	mvns	r3, r3
 8001168:	b2db      	uxtb	r3, r3
 800116a:	f003 0310 	and.w	r3, r3, #16
 800116e:	b2db      	uxtb	r3, r3
 8001170:	3b10      	subs	r3, #16
 8001172:	b2db      	uxtb	r3, r3
 8001174:	b25b      	sxtb	r3, r3
 8001176:	4313      	orrs	r3, r2
 8001178:	b25a      	sxtb	r2, r3
 800117a:	4b30      	ldr	r3, [pc, #192]	@ (800123c <Offset_n_Gain+0x298>)
 800117c:	711a      	strb	r2, [r3, #4]
    gain_corr[4]   |= (((reg_data & 0x10)) ^ 0x10) - 0x10;
 800117e:	4b30      	ldr	r3, [pc, #192]	@ (8001240 <Offset_n_Gain+0x29c>)
 8001180:	f993 2004 	ldrsb.w	r2, [r3, #4]
 8001184:	78fb      	ldrb	r3, [r7, #3]
 8001186:	43db      	mvns	r3, r3
 8001188:	b2db      	uxtb	r3, r3
 800118a:	f003 0310 	and.w	r3, r3, #16
 800118e:	b2db      	uxtb	r3, r3
 8001190:	3b10      	subs	r3, #16
 8001192:	b2db      	uxtb	r3, r3
 8001194:	b25b      	sxtb	r3, r3
 8001196:	4313      	orrs	r3, r2
 8001198:	b25a      	sxtb	r2, r3
 800119a:	4b29      	ldr	r3, [pc, #164]	@ (8001240 <Offset_n_Gain+0x29c>)
 800119c:	711a      	strb	r2, [r3, #4]
    
    offset_corr[5] |= (((reg_data & 0x08) << 1) ^ 0x10) - 0x10;
 800119e:	4b27      	ldr	r3, [pc, #156]	@ (800123c <Offset_n_Gain+0x298>)
 80011a0:	f993 2005 	ldrsb.w	r2, [r3, #5]
 80011a4:	78fb      	ldrb	r3, [r7, #3]
 80011a6:	005b      	lsls	r3, r3, #1
 80011a8:	b2db      	uxtb	r3, r3
 80011aa:	43db      	mvns	r3, r3
 80011ac:	b2db      	uxtb	r3, r3
 80011ae:	f003 0310 	and.w	r3, r3, #16
 80011b2:	b2db      	uxtb	r3, r3
 80011b4:	3b10      	subs	r3, #16
 80011b6:	b2db      	uxtb	r3, r3
 80011b8:	b25b      	sxtb	r3, r3
 80011ba:	4313      	orrs	r3, r2
 80011bc:	b25a      	sxtb	r2, r3
 80011be:	4b1f      	ldr	r3, [pc, #124]	@ (800123c <Offset_n_Gain+0x298>)
 80011c0:	715a      	strb	r2, [r3, #5]
    gain_corr[5]   |= (((reg_data & 0x04) << 2) ^ 0x10) - 0x10;
 80011c2:	4b1f      	ldr	r3, [pc, #124]	@ (8001240 <Offset_n_Gain+0x29c>)
 80011c4:	f993 2005 	ldrsb.w	r2, [r3, #5]
 80011c8:	78fb      	ldrb	r3, [r7, #3]
 80011ca:	009b      	lsls	r3, r3, #2
 80011cc:	b2db      	uxtb	r3, r3
 80011ce:	43db      	mvns	r3, r3
 80011d0:	b2db      	uxtb	r3, r3
 80011d2:	f003 0310 	and.w	r3, r3, #16
 80011d6:	b2db      	uxtb	r3, r3
 80011d8:	3b10      	subs	r3, #16
 80011da:	b2db      	uxtb	r3, r3
 80011dc:	b25b      	sxtb	r3, r3
 80011de:	4313      	orrs	r3, r2
 80011e0:	b25a      	sxtb	r2, r3
 80011e2:	4b17      	ldr	r3, [pc, #92]	@ (8001240 <Offset_n_Gain+0x29c>)
 80011e4:	715a      	strb	r2, [r3, #5]
    
    offset_corr[6] |= (((reg_data & 0x02) << 3) ^ 0x10) - 0x10;
 80011e6:	4b15      	ldr	r3, [pc, #84]	@ (800123c <Offset_n_Gain+0x298>)
 80011e8:	f993 2006 	ldrsb.w	r2, [r3, #6]
 80011ec:	78fb      	ldrb	r3, [r7, #3]
 80011ee:	00db      	lsls	r3, r3, #3
 80011f0:	b2db      	uxtb	r3, r3
 80011f2:	43db      	mvns	r3, r3
 80011f4:	b2db      	uxtb	r3, r3
 80011f6:	f003 0310 	and.w	r3, r3, #16
 80011fa:	b2db      	uxtb	r3, r3
 80011fc:	3b10      	subs	r3, #16
 80011fe:	b2db      	uxtb	r3, r3
 8001200:	b25b      	sxtb	r3, r3
 8001202:	4313      	orrs	r3, r2
 8001204:	b25a      	sxtb	r2, r3
 8001206:	4b0d      	ldr	r3, [pc, #52]	@ (800123c <Offset_n_Gain+0x298>)
 8001208:	719a      	strb	r2, [r3, #6]
    gain_corr[6]   |= (((reg_data & 0x01) << 4) ^ 0x10) - 0x10;
 800120a:	4b0d      	ldr	r3, [pc, #52]	@ (8001240 <Offset_n_Gain+0x29c>)
 800120c:	f993 2006 	ldrsb.w	r2, [r3, #6]
 8001210:	78fb      	ldrb	r3, [r7, #3]
 8001212:	011b      	lsls	r3, r3, #4
 8001214:	b2db      	uxtb	r3, r3
 8001216:	43db      	mvns	r3, r3
 8001218:	b2db      	uxtb	r3, r3
 800121a:	f003 0310 	and.w	r3, r3, #16
 800121e:	b2db      	uxtb	r3, r3
 8001220:	3b10      	subs	r3, #16
 8001222:	b2db      	uxtb	r3, r3
 8001224:	b25b      	sxtb	r3, r3
 8001226:	4313      	orrs	r3, r2
 8001228:	b25a      	sxtb	r2, r3
 800122a:	4b05      	ldr	r3, [pc, #20]	@ (8001240 <Offset_n_Gain+0x29c>)
 800122c:	719a      	strb	r2, [r3, #6]

    //vref_corr = VREF_NOM * (1000L + gain_corr[0]) + offset_corr[0]; //Not used in this version of code
}
 800122e:	bf00      	nop
 8001230:	3708      	adds	r7, #8
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	200000ec 	.word	0x200000ec
 800123c:	20000078 	.word	0x20000078
 8001240:	20000080 	.word	0x20000080

08001244 <write_UART>:

void write_UART (unsigned int print_number, uint8_t channel) {
 8001244:	b580      	push	{r7, lr}
 8001246:	b08a      	sub	sp, #40	@ 0x28
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
 800124c:	460b      	mov	r3, r1
 800124e:	70fb      	strb	r3, [r7, #3]
	//Function writes Cell number and and voltage in mV over UART to be read in Terminal

	char buf[25];
	channel++;
 8001250:	78fb      	ldrb	r3, [r7, #3]
 8001252:	3301      	adds	r3, #1
 8001254:	70fb      	strb	r3, [r7, #3]
	sprintf(buf, "Cell %u: %u \r\n", (unsigned int)channel, (unsigned int)print_number);
 8001256:	78fa      	ldrb	r2, [r7, #3]
 8001258:	f107 000c 	add.w	r0, r7, #12
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	490c      	ldr	r1, [pc, #48]	@ (8001290 <write_UART+0x4c>)
 8001260:	f004 ffd6 	bl	8006210 <siprintf>


	HAL_UART_Transmit(&huart2, buf, strlen((char*)buf), HAL_MAX_DELAY);
 8001264:	f107 030c 	add.w	r3, r7, #12
 8001268:	4618      	mov	r0, r3
 800126a:	f7fe ffb1 	bl	80001d0 <strlen>
 800126e:	4603      	mov	r3, r0
 8001270:	b29a      	uxth	r2, r3
 8001272:	f107 010c 	add.w	r1, r7, #12
 8001276:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800127a:	4806      	ldr	r0, [pc, #24]	@ (8001294 <write_UART+0x50>)
 800127c:	f004 fa6a 	bl	8005754 <HAL_UART_Transmit>
	HAL_Delay(500);
 8001280:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001284:	f000 fc22 	bl	8001acc <HAL_Delay>

}
 8001288:	bf00      	nop
 800128a:	3728      	adds	r7, #40	@ 0x28
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}
 8001290:	08006b68 	.word	0x08006b68
 8001294:	20000140 	.word	0x20000140

08001298 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800129c:	f000 fb9a 	bl	80019d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012a0:	f000 f80d 	bl	80012be <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012a4:	f000 f942 	bl	800152c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80012a8:	f000 f910 	bl	80014cc <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80012ac:	f000 f8ce 	bl	800144c <MX_I2C1_Init>
  MX_ADC1_Init();
 80012b0:	f000 f856 	bl	8001360 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  BMS_Init(); // Initialization function
 80012b4:	f7ff fd68 	bl	8000d88 <BMS_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	Master_Balance(); // Master function
 80012b8:	f7ff fd98 	bl	8000dec <Master_Balance>
 80012bc:	e7fc      	b.n	80012b8 <main+0x20>

080012be <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012be:	b580      	push	{r7, lr}
 80012c0:	b096      	sub	sp, #88	@ 0x58
 80012c2:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012c4:	f107 0314 	add.w	r3, r7, #20
 80012c8:	2244      	movs	r2, #68	@ 0x44
 80012ca:	2100      	movs	r1, #0
 80012cc:	4618      	mov	r0, r3
 80012ce:	f004 ffc1 	bl	8006254 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012d2:	463b      	mov	r3, r7
 80012d4:	2200      	movs	r2, #0
 80012d6:	601a      	str	r2, [r3, #0]
 80012d8:	605a      	str	r2, [r3, #4]
 80012da:	609a      	str	r2, [r3, #8]
 80012dc:	60da      	str	r2, [r3, #12]
 80012de:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80012e0:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80012e4:	f002 fed6 	bl	8004094 <HAL_PWREx_ControlVoltageScaling>
 80012e8:	4603      	mov	r3, r0
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d001      	beq.n	80012f2 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80012ee:	f000 f983 	bl	80015f8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012f2:	2302      	movs	r3, #2
 80012f4:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012f6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80012fa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012fc:	2310      	movs	r3, #16
 80012fe:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001300:	2302      	movs	r3, #2
 8001302:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001304:	2302      	movs	r3, #2
 8001306:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001308:	2301      	movs	r3, #1
 800130a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800130c:	230a      	movs	r3, #10
 800130e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001310:	2307      	movs	r3, #7
 8001312:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001314:	2302      	movs	r3, #2
 8001316:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001318:	2302      	movs	r3, #2
 800131a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800131c:	f107 0314 	add.w	r3, r7, #20
 8001320:	4618      	mov	r0, r3
 8001322:	f002 ff0d 	bl	8004140 <HAL_RCC_OscConfig>
 8001326:	4603      	mov	r3, r0
 8001328:	2b00      	cmp	r3, #0
 800132a:	d001      	beq.n	8001330 <SystemClock_Config+0x72>
  {
    Error_Handler();
 800132c:	f000 f964 	bl	80015f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001330:	230f      	movs	r3, #15
 8001332:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001334:	2303      	movs	r3, #3
 8001336:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001338:	2300      	movs	r3, #0
 800133a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800133c:	2300      	movs	r3, #0
 800133e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001340:	2300      	movs	r3, #0
 8001342:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001344:	463b      	mov	r3, r7
 8001346:	2104      	movs	r1, #4
 8001348:	4618      	mov	r0, r3
 800134a:	f003 fad5 	bl	80048f8 <HAL_RCC_ClockConfig>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d001      	beq.n	8001358 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001354:	f000 f950 	bl	80015f8 <Error_Handler>
  }
}
 8001358:	bf00      	nop
 800135a:	3758      	adds	r7, #88	@ 0x58
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}

08001360 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b08a      	sub	sp, #40	@ 0x28
 8001364:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001366:	f107 031c 	add.w	r3, r7, #28
 800136a:	2200      	movs	r2, #0
 800136c:	601a      	str	r2, [r3, #0]
 800136e:	605a      	str	r2, [r3, #4]
 8001370:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001372:	1d3b      	adds	r3, r7, #4
 8001374:	2200      	movs	r2, #0
 8001376:	601a      	str	r2, [r3, #0]
 8001378:	605a      	str	r2, [r3, #4]
 800137a:	609a      	str	r2, [r3, #8]
 800137c:	60da      	str	r2, [r3, #12]
 800137e:	611a      	str	r2, [r3, #16]
 8001380:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001382:	4b2f      	ldr	r3, [pc, #188]	@ (8001440 <MX_ADC1_Init+0xe0>)
 8001384:	4a2f      	ldr	r2, [pc, #188]	@ (8001444 <MX_ADC1_Init+0xe4>)
 8001386:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001388:	4b2d      	ldr	r3, [pc, #180]	@ (8001440 <MX_ADC1_Init+0xe0>)
 800138a:	2200      	movs	r2, #0
 800138c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800138e:	4b2c      	ldr	r3, [pc, #176]	@ (8001440 <MX_ADC1_Init+0xe0>)
 8001390:	2200      	movs	r2, #0
 8001392:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001394:	4b2a      	ldr	r3, [pc, #168]	@ (8001440 <MX_ADC1_Init+0xe0>)
 8001396:	2200      	movs	r2, #0
 8001398:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800139a:	4b29      	ldr	r3, [pc, #164]	@ (8001440 <MX_ADC1_Init+0xe0>)
 800139c:	2200      	movs	r2, #0
 800139e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80013a0:	4b27      	ldr	r3, [pc, #156]	@ (8001440 <MX_ADC1_Init+0xe0>)
 80013a2:	2204      	movs	r2, #4
 80013a4:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80013a6:	4b26      	ldr	r3, [pc, #152]	@ (8001440 <MX_ADC1_Init+0xe0>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80013ac:	4b24      	ldr	r3, [pc, #144]	@ (8001440 <MX_ADC1_Init+0xe0>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80013b2:	4b23      	ldr	r3, [pc, #140]	@ (8001440 <MX_ADC1_Init+0xe0>)
 80013b4:	2201      	movs	r2, #1
 80013b6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80013b8:	4b21      	ldr	r3, [pc, #132]	@ (8001440 <MX_ADC1_Init+0xe0>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80013c0:	4b1f      	ldr	r3, [pc, #124]	@ (8001440 <MX_ADC1_Init+0xe0>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80013c6:	4b1e      	ldr	r3, [pc, #120]	@ (8001440 <MX_ADC1_Init+0xe0>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80013cc:	4b1c      	ldr	r3, [pc, #112]	@ (8001440 <MX_ADC1_Init+0xe0>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80013d4:	4b1a      	ldr	r3, [pc, #104]	@ (8001440 <MX_ADC1_Init+0xe0>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80013da:	4b19      	ldr	r3, [pc, #100]	@ (8001440 <MX_ADC1_Init+0xe0>)
 80013dc:	2200      	movs	r2, #0
 80013de:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80013e2:	4817      	ldr	r0, [pc, #92]	@ (8001440 <MX_ADC1_Init+0xe0>)
 80013e4:	f000 fd7a 	bl	8001edc <HAL_ADC_Init>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d001      	beq.n	80013f2 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 80013ee:	f000 f903 	bl	80015f8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80013f2:	2300      	movs	r3, #0
 80013f4:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80013f6:	f107 031c 	add.w	r3, r7, #28
 80013fa:	4619      	mov	r1, r3
 80013fc:	4810      	ldr	r0, [pc, #64]	@ (8001440 <MX_ADC1_Init+0xe0>)
 80013fe:	f001 fcfb 	bl	8002df8 <HAL_ADCEx_MultiModeConfigChannel>
 8001402:	4603      	mov	r3, r0
 8001404:	2b00      	cmp	r3, #0
 8001406:	d001      	beq.n	800140c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001408:	f000 f8f6 	bl	80015f8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800140c:	4b0e      	ldr	r3, [pc, #56]	@ (8001448 <MX_ADC1_Init+0xe8>)
 800140e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001410:	2306      	movs	r3, #6
 8001412:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001414:	2300      	movs	r3, #0
 8001416:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001418:	237f      	movs	r3, #127	@ 0x7f
 800141a:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800141c:	2304      	movs	r3, #4
 800141e:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001420:	2300      	movs	r3, #0
 8001422:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001424:	1d3b      	adds	r3, r7, #4
 8001426:	4619      	mov	r1, r3
 8001428:	4805      	ldr	r0, [pc, #20]	@ (8001440 <MX_ADC1_Init+0xe0>)
 800142a:	f001 f847 	bl	80024bc <HAL_ADC_ConfigChannel>
 800142e:	4603      	mov	r3, r0
 8001430:	2b00      	cmp	r3, #0
 8001432:	d001      	beq.n	8001438 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8001434:	f000 f8e0 	bl	80015f8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001438:	bf00      	nop
 800143a:	3728      	adds	r7, #40	@ 0x28
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}
 8001440:	20000088 	.word	0x20000088
 8001444:	50040000 	.word	0x50040000
 8001448:	14f00020 	.word	0x14f00020

0800144c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001450:	4b1b      	ldr	r3, [pc, #108]	@ (80014c0 <MX_I2C1_Init+0x74>)
 8001452:	4a1c      	ldr	r2, [pc, #112]	@ (80014c4 <MX_I2C1_Init+0x78>)
 8001454:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 8001456:	4b1a      	ldr	r3, [pc, #104]	@ (80014c0 <MX_I2C1_Init+0x74>)
 8001458:	4a1b      	ldr	r2, [pc, #108]	@ (80014c8 <MX_I2C1_Init+0x7c>)
 800145a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800145c:	4b18      	ldr	r3, [pc, #96]	@ (80014c0 <MX_I2C1_Init+0x74>)
 800145e:	2200      	movs	r2, #0
 8001460:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001462:	4b17      	ldr	r3, [pc, #92]	@ (80014c0 <MX_I2C1_Init+0x74>)
 8001464:	2201      	movs	r2, #1
 8001466:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001468:	4b15      	ldr	r3, [pc, #84]	@ (80014c0 <MX_I2C1_Init+0x74>)
 800146a:	2200      	movs	r2, #0
 800146c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800146e:	4b14      	ldr	r3, [pc, #80]	@ (80014c0 <MX_I2C1_Init+0x74>)
 8001470:	2200      	movs	r2, #0
 8001472:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001474:	4b12      	ldr	r3, [pc, #72]	@ (80014c0 <MX_I2C1_Init+0x74>)
 8001476:	2200      	movs	r2, #0
 8001478:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800147a:	4b11      	ldr	r3, [pc, #68]	@ (80014c0 <MX_I2C1_Init+0x74>)
 800147c:	2200      	movs	r2, #0
 800147e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001480:	4b0f      	ldr	r3, [pc, #60]	@ (80014c0 <MX_I2C1_Init+0x74>)
 8001482:	2200      	movs	r2, #0
 8001484:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001486:	480e      	ldr	r0, [pc, #56]	@ (80014c0 <MX_I2C1_Init+0x74>)
 8001488:	f002 f80e 	bl	80034a8 <HAL_I2C_Init>
 800148c:	4603      	mov	r3, r0
 800148e:	2b00      	cmp	r3, #0
 8001490:	d001      	beq.n	8001496 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001492:	f000 f8b1 	bl	80015f8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001496:	2100      	movs	r1, #0
 8001498:	4809      	ldr	r0, [pc, #36]	@ (80014c0 <MX_I2C1_Init+0x74>)
 800149a:	f002 fd55 	bl	8003f48 <HAL_I2CEx_ConfigAnalogFilter>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d001      	beq.n	80014a8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80014a4:	f000 f8a8 	bl	80015f8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80014a8:	2100      	movs	r1, #0
 80014aa:	4805      	ldr	r0, [pc, #20]	@ (80014c0 <MX_I2C1_Init+0x74>)
 80014ac:	f002 fd97 	bl	8003fde <HAL_I2CEx_ConfigDigitalFilter>
 80014b0:	4603      	mov	r3, r0
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d001      	beq.n	80014ba <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80014b6:	f000 f89f 	bl	80015f8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80014ba:	bf00      	nop
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	200000ec 	.word	0x200000ec
 80014c4:	40005400 	.word	0x40005400
 80014c8:	10d19ce4 	.word	0x10d19ce4

080014cc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80014d0:	4b14      	ldr	r3, [pc, #80]	@ (8001524 <MX_USART2_UART_Init+0x58>)
 80014d2:	4a15      	ldr	r2, [pc, #84]	@ (8001528 <MX_USART2_UART_Init+0x5c>)
 80014d4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80014d6:	4b13      	ldr	r3, [pc, #76]	@ (8001524 <MX_USART2_UART_Init+0x58>)
 80014d8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80014dc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80014de:	4b11      	ldr	r3, [pc, #68]	@ (8001524 <MX_USART2_UART_Init+0x58>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80014e4:	4b0f      	ldr	r3, [pc, #60]	@ (8001524 <MX_USART2_UART_Init+0x58>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80014ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001524 <MX_USART2_UART_Init+0x58>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80014f0:	4b0c      	ldr	r3, [pc, #48]	@ (8001524 <MX_USART2_UART_Init+0x58>)
 80014f2:	220c      	movs	r2, #12
 80014f4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014f6:	4b0b      	ldr	r3, [pc, #44]	@ (8001524 <MX_USART2_UART_Init+0x58>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80014fc:	4b09      	ldr	r3, [pc, #36]	@ (8001524 <MX_USART2_UART_Init+0x58>)
 80014fe:	2200      	movs	r2, #0
 8001500:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001502:	4b08      	ldr	r3, [pc, #32]	@ (8001524 <MX_USART2_UART_Init+0x58>)
 8001504:	2200      	movs	r2, #0
 8001506:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001508:	4b06      	ldr	r3, [pc, #24]	@ (8001524 <MX_USART2_UART_Init+0x58>)
 800150a:	2200      	movs	r2, #0
 800150c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800150e:	4805      	ldr	r0, [pc, #20]	@ (8001524 <MX_USART2_UART_Init+0x58>)
 8001510:	f004 f8d2 	bl	80056b8 <HAL_UART_Init>
 8001514:	4603      	mov	r3, r0
 8001516:	2b00      	cmp	r3, #0
 8001518:	d001      	beq.n	800151e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800151a:	f000 f86d 	bl	80015f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800151e:	bf00      	nop
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	20000140 	.word	0x20000140
 8001528:	40004400 	.word	0x40004400

0800152c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b08a      	sub	sp, #40	@ 0x28
 8001530:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001532:	f107 0314 	add.w	r3, r7, #20
 8001536:	2200      	movs	r2, #0
 8001538:	601a      	str	r2, [r3, #0]
 800153a:	605a      	str	r2, [r3, #4]
 800153c:	609a      	str	r2, [r3, #8]
 800153e:	60da      	str	r2, [r3, #12]
 8001540:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001542:	4b2b      	ldr	r3, [pc, #172]	@ (80015f0 <MX_GPIO_Init+0xc4>)
 8001544:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001546:	4a2a      	ldr	r2, [pc, #168]	@ (80015f0 <MX_GPIO_Init+0xc4>)
 8001548:	f043 0304 	orr.w	r3, r3, #4
 800154c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800154e:	4b28      	ldr	r3, [pc, #160]	@ (80015f0 <MX_GPIO_Init+0xc4>)
 8001550:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001552:	f003 0304 	and.w	r3, r3, #4
 8001556:	613b      	str	r3, [r7, #16]
 8001558:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800155a:	4b25      	ldr	r3, [pc, #148]	@ (80015f0 <MX_GPIO_Init+0xc4>)
 800155c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800155e:	4a24      	ldr	r2, [pc, #144]	@ (80015f0 <MX_GPIO_Init+0xc4>)
 8001560:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001564:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001566:	4b22      	ldr	r3, [pc, #136]	@ (80015f0 <MX_GPIO_Init+0xc4>)
 8001568:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800156a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800156e:	60fb      	str	r3, [r7, #12]
 8001570:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001572:	4b1f      	ldr	r3, [pc, #124]	@ (80015f0 <MX_GPIO_Init+0xc4>)
 8001574:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001576:	4a1e      	ldr	r2, [pc, #120]	@ (80015f0 <MX_GPIO_Init+0xc4>)
 8001578:	f043 0301 	orr.w	r3, r3, #1
 800157c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800157e:	4b1c      	ldr	r3, [pc, #112]	@ (80015f0 <MX_GPIO_Init+0xc4>)
 8001580:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001582:	f003 0301 	and.w	r3, r3, #1
 8001586:	60bb      	str	r3, [r7, #8]
 8001588:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800158a:	4b19      	ldr	r3, [pc, #100]	@ (80015f0 <MX_GPIO_Init+0xc4>)
 800158c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800158e:	4a18      	ldr	r2, [pc, #96]	@ (80015f0 <MX_GPIO_Init+0xc4>)
 8001590:	f043 0302 	orr.w	r3, r3, #2
 8001594:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001596:	4b16      	ldr	r3, [pc, #88]	@ (80015f0 <MX_GPIO_Init+0xc4>)
 8001598:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800159a:	f003 0302 	and.w	r3, r3, #2
 800159e:	607b      	str	r3, [r7, #4]
 80015a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80015a2:	2200      	movs	r2, #0
 80015a4:	2120      	movs	r1, #32
 80015a6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015aa:	f001 ff65 	bl	8003478 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80015ae:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80015b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80015b4:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80015b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ba:	2300      	movs	r3, #0
 80015bc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80015be:	f107 0314 	add.w	r3, r7, #20
 80015c2:	4619      	mov	r1, r3
 80015c4:	480b      	ldr	r0, [pc, #44]	@ (80015f4 <MX_GPIO_Init+0xc8>)
 80015c6:	f001 fdad 	bl	8003124 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80015ca:	2320      	movs	r3, #32
 80015cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ce:	2301      	movs	r3, #1
 80015d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d2:	2300      	movs	r3, #0
 80015d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015d6:	2300      	movs	r3, #0
 80015d8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80015da:	f107 0314 	add.w	r3, r7, #20
 80015de:	4619      	mov	r1, r3
 80015e0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015e4:	f001 fd9e 	bl	8003124 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80015e8:	bf00      	nop
 80015ea:	3728      	adds	r7, #40	@ 0x28
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd80      	pop	{r7, pc}
 80015f0:	40021000 	.word	0x40021000
 80015f4:	48000800 	.word	0x48000800

080015f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015f8:	b480      	push	{r7}
 80015fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015fc:	b672      	cpsid	i
}
 80015fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001600:	bf00      	nop
 8001602:	e7fd      	b.n	8001600 <Error_Handler+0x8>

08001604 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001604:	b480      	push	{r7}
 8001606:	b083      	sub	sp, #12
 8001608:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800160a:	4b0f      	ldr	r3, [pc, #60]	@ (8001648 <HAL_MspInit+0x44>)
 800160c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800160e:	4a0e      	ldr	r2, [pc, #56]	@ (8001648 <HAL_MspInit+0x44>)
 8001610:	f043 0301 	orr.w	r3, r3, #1
 8001614:	6613      	str	r3, [r2, #96]	@ 0x60
 8001616:	4b0c      	ldr	r3, [pc, #48]	@ (8001648 <HAL_MspInit+0x44>)
 8001618:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800161a:	f003 0301 	and.w	r3, r3, #1
 800161e:	607b      	str	r3, [r7, #4]
 8001620:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001622:	4b09      	ldr	r3, [pc, #36]	@ (8001648 <HAL_MspInit+0x44>)
 8001624:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001626:	4a08      	ldr	r2, [pc, #32]	@ (8001648 <HAL_MspInit+0x44>)
 8001628:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800162c:	6593      	str	r3, [r2, #88]	@ 0x58
 800162e:	4b06      	ldr	r3, [pc, #24]	@ (8001648 <HAL_MspInit+0x44>)
 8001630:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001632:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001636:	603b      	str	r3, [r7, #0]
 8001638:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800163a:	bf00      	nop
 800163c:	370c      	adds	r7, #12
 800163e:	46bd      	mov	sp, r7
 8001640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001644:	4770      	bx	lr
 8001646:	bf00      	nop
 8001648:	40021000 	.word	0x40021000

0800164c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b0ac      	sub	sp, #176	@ 0xb0
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001654:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001658:	2200      	movs	r2, #0
 800165a:	601a      	str	r2, [r3, #0]
 800165c:	605a      	str	r2, [r3, #4]
 800165e:	609a      	str	r2, [r3, #8]
 8001660:	60da      	str	r2, [r3, #12]
 8001662:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001664:	f107 0314 	add.w	r3, r7, #20
 8001668:	2288      	movs	r2, #136	@ 0x88
 800166a:	2100      	movs	r1, #0
 800166c:	4618      	mov	r0, r3
 800166e:	f004 fdf1 	bl	8006254 <memset>
  if(hadc->Instance==ADC1)
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4a27      	ldr	r2, [pc, #156]	@ (8001714 <HAL_ADC_MspInit+0xc8>)
 8001678:	4293      	cmp	r3, r2
 800167a:	d147      	bne.n	800170c <HAL_ADC_MspInit+0xc0>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800167c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001680:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001682:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001686:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 800168a:	2302      	movs	r3, #2
 800168c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800168e:	2301      	movs	r3, #1
 8001690:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8001692:	2308      	movs	r3, #8
 8001694:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001696:	2307      	movs	r3, #7
 8001698:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800169a:	2302      	movs	r3, #2
 800169c:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800169e:	2302      	movs	r3, #2
 80016a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80016a2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80016a6:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016a8:	f107 0314 	add.w	r3, r7, #20
 80016ac:	4618      	mov	r0, r3
 80016ae:	f003 fb47 	bl	8004d40 <HAL_RCCEx_PeriphCLKConfig>
 80016b2:	4603      	mov	r3, r0
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d001      	beq.n	80016bc <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 80016b8:	f7ff ff9e 	bl	80015f8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80016bc:	4b16      	ldr	r3, [pc, #88]	@ (8001718 <HAL_ADC_MspInit+0xcc>)
 80016be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016c0:	4a15      	ldr	r2, [pc, #84]	@ (8001718 <HAL_ADC_MspInit+0xcc>)
 80016c2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80016c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016c8:	4b13      	ldr	r3, [pc, #76]	@ (8001718 <HAL_ADC_MspInit+0xcc>)
 80016ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016cc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80016d0:	613b      	str	r3, [r7, #16]
 80016d2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016d4:	4b10      	ldr	r3, [pc, #64]	@ (8001718 <HAL_ADC_MspInit+0xcc>)
 80016d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016d8:	4a0f      	ldr	r2, [pc, #60]	@ (8001718 <HAL_ADC_MspInit+0xcc>)
 80016da:	f043 0301 	orr.w	r3, r3, #1
 80016de:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016e0:	4b0d      	ldr	r3, [pc, #52]	@ (8001718 <HAL_ADC_MspInit+0xcc>)
 80016e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016e4:	f003 0301 	and.w	r3, r3, #1
 80016e8:	60fb      	str	r3, [r7, #12]
 80016ea:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80016ec:	2301      	movs	r3, #1
 80016ee:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80016f2:	230b      	movs	r3, #11
 80016f4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f8:	2300      	movs	r3, #0
 80016fa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016fe:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001702:	4619      	mov	r1, r3
 8001704:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001708:	f001 fd0c 	bl	8003124 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800170c:	bf00      	nop
 800170e:	37b0      	adds	r7, #176	@ 0xb0
 8001710:	46bd      	mov	sp, r7
 8001712:	bd80      	pop	{r7, pc}
 8001714:	50040000 	.word	0x50040000
 8001718:	40021000 	.word	0x40021000

0800171c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b0ac      	sub	sp, #176	@ 0xb0
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001724:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001728:	2200      	movs	r2, #0
 800172a:	601a      	str	r2, [r3, #0]
 800172c:	605a      	str	r2, [r3, #4]
 800172e:	609a      	str	r2, [r3, #8]
 8001730:	60da      	str	r2, [r3, #12]
 8001732:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001734:	f107 0314 	add.w	r3, r7, #20
 8001738:	2288      	movs	r2, #136	@ 0x88
 800173a:	2100      	movs	r1, #0
 800173c:	4618      	mov	r0, r3
 800173e:	f004 fd89 	bl	8006254 <memset>
  if(hi2c->Instance==I2C1)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	4a21      	ldr	r2, [pc, #132]	@ (80017cc <HAL_I2C_MspInit+0xb0>)
 8001748:	4293      	cmp	r3, r2
 800174a:	d13b      	bne.n	80017c4 <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800174c:	2340      	movs	r3, #64	@ 0x40
 800174e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001750:	2300      	movs	r3, #0
 8001752:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001754:	f107 0314 	add.w	r3, r7, #20
 8001758:	4618      	mov	r0, r3
 800175a:	f003 faf1 	bl	8004d40 <HAL_RCCEx_PeriphCLKConfig>
 800175e:	4603      	mov	r3, r0
 8001760:	2b00      	cmp	r3, #0
 8001762:	d001      	beq.n	8001768 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001764:	f7ff ff48 	bl	80015f8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001768:	4b19      	ldr	r3, [pc, #100]	@ (80017d0 <HAL_I2C_MspInit+0xb4>)
 800176a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800176c:	4a18      	ldr	r2, [pc, #96]	@ (80017d0 <HAL_I2C_MspInit+0xb4>)
 800176e:	f043 0302 	orr.w	r3, r3, #2
 8001772:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001774:	4b16      	ldr	r3, [pc, #88]	@ (80017d0 <HAL_I2C_MspInit+0xb4>)
 8001776:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001778:	f003 0302 	and.w	r3, r3, #2
 800177c:	613b      	str	r3, [r7, #16]
 800177e:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001780:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001784:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001788:	2312      	movs	r3, #18
 800178a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800178e:	2300      	movs	r3, #0
 8001790:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001794:	2303      	movs	r3, #3
 8001796:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800179a:	2304      	movs	r3, #4
 800179c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017a0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80017a4:	4619      	mov	r1, r3
 80017a6:	480b      	ldr	r0, [pc, #44]	@ (80017d4 <HAL_I2C_MspInit+0xb8>)
 80017a8:	f001 fcbc 	bl	8003124 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80017ac:	4b08      	ldr	r3, [pc, #32]	@ (80017d0 <HAL_I2C_MspInit+0xb4>)
 80017ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017b0:	4a07      	ldr	r2, [pc, #28]	@ (80017d0 <HAL_I2C_MspInit+0xb4>)
 80017b2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80017b6:	6593      	str	r3, [r2, #88]	@ 0x58
 80017b8:	4b05      	ldr	r3, [pc, #20]	@ (80017d0 <HAL_I2C_MspInit+0xb4>)
 80017ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80017c0:	60fb      	str	r3, [r7, #12]
 80017c2:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80017c4:	bf00      	nop
 80017c6:	37b0      	adds	r7, #176	@ 0xb0
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}
 80017cc:	40005400 	.word	0x40005400
 80017d0:	40021000 	.word	0x40021000
 80017d4:	48000400 	.word	0x48000400

080017d8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b0ac      	sub	sp, #176	@ 0xb0
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017e0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80017e4:	2200      	movs	r2, #0
 80017e6:	601a      	str	r2, [r3, #0]
 80017e8:	605a      	str	r2, [r3, #4]
 80017ea:	609a      	str	r2, [r3, #8]
 80017ec:	60da      	str	r2, [r3, #12]
 80017ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80017f0:	f107 0314 	add.w	r3, r7, #20
 80017f4:	2288      	movs	r2, #136	@ 0x88
 80017f6:	2100      	movs	r1, #0
 80017f8:	4618      	mov	r0, r3
 80017fa:	f004 fd2b 	bl	8006254 <memset>
  if(huart->Instance==USART2)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	4a21      	ldr	r2, [pc, #132]	@ (8001888 <HAL_UART_MspInit+0xb0>)
 8001804:	4293      	cmp	r3, r2
 8001806:	d13b      	bne.n	8001880 <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001808:	2302      	movs	r3, #2
 800180a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800180c:	2300      	movs	r3, #0
 800180e:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001810:	f107 0314 	add.w	r3, r7, #20
 8001814:	4618      	mov	r0, r3
 8001816:	f003 fa93 	bl	8004d40 <HAL_RCCEx_PeriphCLKConfig>
 800181a:	4603      	mov	r3, r0
 800181c:	2b00      	cmp	r3, #0
 800181e:	d001      	beq.n	8001824 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001820:	f7ff feea 	bl	80015f8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001824:	4b19      	ldr	r3, [pc, #100]	@ (800188c <HAL_UART_MspInit+0xb4>)
 8001826:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001828:	4a18      	ldr	r2, [pc, #96]	@ (800188c <HAL_UART_MspInit+0xb4>)
 800182a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800182e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001830:	4b16      	ldr	r3, [pc, #88]	@ (800188c <HAL_UART_MspInit+0xb4>)
 8001832:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001834:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001838:	613b      	str	r3, [r7, #16]
 800183a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800183c:	4b13      	ldr	r3, [pc, #76]	@ (800188c <HAL_UART_MspInit+0xb4>)
 800183e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001840:	4a12      	ldr	r2, [pc, #72]	@ (800188c <HAL_UART_MspInit+0xb4>)
 8001842:	f043 0301 	orr.w	r3, r3, #1
 8001846:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001848:	4b10      	ldr	r3, [pc, #64]	@ (800188c <HAL_UART_MspInit+0xb4>)
 800184a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800184c:	f003 0301 	and.w	r3, r3, #1
 8001850:	60fb      	str	r3, [r7, #12]
 8001852:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001854:	230c      	movs	r3, #12
 8001856:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800185a:	2302      	movs	r3, #2
 800185c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001860:	2300      	movs	r3, #0
 8001862:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001866:	2303      	movs	r3, #3
 8001868:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800186c:	2307      	movs	r3, #7
 800186e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001872:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001876:	4619      	mov	r1, r3
 8001878:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800187c:	f001 fc52 	bl	8003124 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001880:	bf00      	nop
 8001882:	37b0      	adds	r7, #176	@ 0xb0
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}
 8001888:	40004400 	.word	0x40004400
 800188c:	40021000 	.word	0x40021000

08001890 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001890:	b480      	push	{r7}
 8001892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001894:	bf00      	nop
 8001896:	e7fd      	b.n	8001894 <NMI_Handler+0x4>

08001898 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001898:	b480      	push	{r7}
 800189a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800189c:	bf00      	nop
 800189e:	e7fd      	b.n	800189c <HardFault_Handler+0x4>

080018a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018a0:	b480      	push	{r7}
 80018a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018a4:	bf00      	nop
 80018a6:	e7fd      	b.n	80018a4 <MemManage_Handler+0x4>

080018a8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018a8:	b480      	push	{r7}
 80018aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018ac:	bf00      	nop
 80018ae:	e7fd      	b.n	80018ac <BusFault_Handler+0x4>

080018b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018b0:	b480      	push	{r7}
 80018b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018b4:	bf00      	nop
 80018b6:	e7fd      	b.n	80018b4 <UsageFault_Handler+0x4>

080018b8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018b8:	b480      	push	{r7}
 80018ba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018bc:	bf00      	nop
 80018be:	46bd      	mov	sp, r7
 80018c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c4:	4770      	bx	lr

080018c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018c6:	b480      	push	{r7}
 80018c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018ca:	bf00      	nop
 80018cc:	46bd      	mov	sp, r7
 80018ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d2:	4770      	bx	lr

080018d4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018d4:	b480      	push	{r7}
 80018d6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018d8:	bf00      	nop
 80018da:	46bd      	mov	sp, r7
 80018dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e0:	4770      	bx	lr

080018e2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018e2:	b580      	push	{r7, lr}
 80018e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018e6:	f000 f8d1 	bl	8001a8c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018ea:	bf00      	nop
 80018ec:	bd80      	pop	{r7, pc}
	...

080018f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b086      	sub	sp, #24
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018f8:	4a14      	ldr	r2, [pc, #80]	@ (800194c <_sbrk+0x5c>)
 80018fa:	4b15      	ldr	r3, [pc, #84]	@ (8001950 <_sbrk+0x60>)
 80018fc:	1ad3      	subs	r3, r2, r3
 80018fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001900:	697b      	ldr	r3, [r7, #20]
 8001902:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001904:	4b13      	ldr	r3, [pc, #76]	@ (8001954 <_sbrk+0x64>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	2b00      	cmp	r3, #0
 800190a:	d102      	bne.n	8001912 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800190c:	4b11      	ldr	r3, [pc, #68]	@ (8001954 <_sbrk+0x64>)
 800190e:	4a12      	ldr	r2, [pc, #72]	@ (8001958 <_sbrk+0x68>)
 8001910:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001912:	4b10      	ldr	r3, [pc, #64]	@ (8001954 <_sbrk+0x64>)
 8001914:	681a      	ldr	r2, [r3, #0]
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	4413      	add	r3, r2
 800191a:	693a      	ldr	r2, [r7, #16]
 800191c:	429a      	cmp	r2, r3
 800191e:	d207      	bcs.n	8001930 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001920:	f004 fca0 	bl	8006264 <__errno>
 8001924:	4603      	mov	r3, r0
 8001926:	220c      	movs	r2, #12
 8001928:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800192a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800192e:	e009      	b.n	8001944 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001930:	4b08      	ldr	r3, [pc, #32]	@ (8001954 <_sbrk+0x64>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001936:	4b07      	ldr	r3, [pc, #28]	@ (8001954 <_sbrk+0x64>)
 8001938:	681a      	ldr	r2, [r3, #0]
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	4413      	add	r3, r2
 800193e:	4a05      	ldr	r2, [pc, #20]	@ (8001954 <_sbrk+0x64>)
 8001940:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001942:	68fb      	ldr	r3, [r7, #12]
}
 8001944:	4618      	mov	r0, r3
 8001946:	3718      	adds	r7, #24
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}
 800194c:	20018000 	.word	0x20018000
 8001950:	00000400 	.word	0x00000400
 8001954:	200001c8 	.word	0x200001c8
 8001958:	20000318 	.word	0x20000318

0800195c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800195c:	b480      	push	{r7}
 800195e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001960:	4b06      	ldr	r3, [pc, #24]	@ (800197c <SystemInit+0x20>)
 8001962:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001966:	4a05      	ldr	r2, [pc, #20]	@ (800197c <SystemInit+0x20>)
 8001968:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800196c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001970:	bf00      	nop
 8001972:	46bd      	mov	sp, r7
 8001974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001978:	4770      	bx	lr
 800197a:	bf00      	nop
 800197c:	e000ed00 	.word	0xe000ed00

08001980 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001980:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80019b8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001984:	f7ff ffea 	bl	800195c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001988:	480c      	ldr	r0, [pc, #48]	@ (80019bc <LoopForever+0x6>)
  ldr r1, =_edata
 800198a:	490d      	ldr	r1, [pc, #52]	@ (80019c0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800198c:	4a0d      	ldr	r2, [pc, #52]	@ (80019c4 <LoopForever+0xe>)
  movs r3, #0
 800198e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001990:	e002      	b.n	8001998 <LoopCopyDataInit>

08001992 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001992:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001994:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001996:	3304      	adds	r3, #4

08001998 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001998:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800199a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800199c:	d3f9      	bcc.n	8001992 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800199e:	4a0a      	ldr	r2, [pc, #40]	@ (80019c8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80019a0:	4c0a      	ldr	r4, [pc, #40]	@ (80019cc <LoopForever+0x16>)
  movs r3, #0
 80019a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019a4:	e001      	b.n	80019aa <LoopFillZerobss>

080019a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019a8:	3204      	adds	r2, #4

080019aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019ac:	d3fb      	bcc.n	80019a6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80019ae:	f004 fc5f 	bl	8006270 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80019b2:	f7ff fc71 	bl	8001298 <main>

080019b6 <LoopForever>:

LoopForever:
    b LoopForever
 80019b6:	e7fe      	b.n	80019b6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80019b8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80019bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019c0:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80019c4:	08006c04 	.word	0x08006c04
  ldr r2, =_sbss
 80019c8:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80019cc:	20000318 	.word	0x20000318

080019d0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80019d0:	e7fe      	b.n	80019d0 <ADC1_2_IRQHandler>
	...

080019d4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b082      	sub	sp, #8
 80019d8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80019da:	2300      	movs	r3, #0
 80019dc:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019de:	4b0c      	ldr	r3, [pc, #48]	@ (8001a10 <HAL_Init+0x3c>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	4a0b      	ldr	r2, [pc, #44]	@ (8001a10 <HAL_Init+0x3c>)
 80019e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019e8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019ea:	2003      	movs	r0, #3
 80019ec:	f001 fb66 	bl	80030bc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80019f0:	2000      	movs	r0, #0
 80019f2:	f000 f80f 	bl	8001a14 <HAL_InitTick>
 80019f6:	4603      	mov	r3, r0
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d002      	beq.n	8001a02 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80019fc:	2301      	movs	r3, #1
 80019fe:	71fb      	strb	r3, [r7, #7]
 8001a00:	e001      	b.n	8001a06 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001a02:	f7ff fdff 	bl	8001604 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001a06:	79fb      	ldrb	r3, [r7, #7]
}
 8001a08:	4618      	mov	r0, r3
 8001a0a:	3708      	adds	r7, #8
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd80      	pop	{r7, pc}
 8001a10:	40022000 	.word	0x40022000

08001a14 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b084      	sub	sp, #16
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001a20:	4b17      	ldr	r3, [pc, #92]	@ (8001a80 <HAL_InitTick+0x6c>)
 8001a22:	781b      	ldrb	r3, [r3, #0]
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d023      	beq.n	8001a70 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001a28:	4b16      	ldr	r3, [pc, #88]	@ (8001a84 <HAL_InitTick+0x70>)
 8001a2a:	681a      	ldr	r2, [r3, #0]
 8001a2c:	4b14      	ldr	r3, [pc, #80]	@ (8001a80 <HAL_InitTick+0x6c>)
 8001a2e:	781b      	ldrb	r3, [r3, #0]
 8001a30:	4619      	mov	r1, r3
 8001a32:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a36:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f001 fb63 	bl	800310a <HAL_SYSTICK_Config>
 8001a44:	4603      	mov	r3, r0
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d10f      	bne.n	8001a6a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	2b0f      	cmp	r3, #15
 8001a4e:	d809      	bhi.n	8001a64 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a50:	2200      	movs	r2, #0
 8001a52:	6879      	ldr	r1, [r7, #4]
 8001a54:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001a58:	f001 fb3b 	bl	80030d2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001a5c:	4a0a      	ldr	r2, [pc, #40]	@ (8001a88 <HAL_InitTick+0x74>)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	6013      	str	r3, [r2, #0]
 8001a62:	e007      	b.n	8001a74 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001a64:	2301      	movs	r3, #1
 8001a66:	73fb      	strb	r3, [r7, #15]
 8001a68:	e004      	b.n	8001a74 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	73fb      	strb	r3, [r7, #15]
 8001a6e:	e001      	b.n	8001a74 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001a70:	2301      	movs	r3, #1
 8001a72:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001a74:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a76:	4618      	mov	r0, r3
 8001a78:	3710      	adds	r7, #16
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}
 8001a7e:	bf00      	nop
 8001a80:	20000008 	.word	0x20000008
 8001a84:	20000000 	.word	0x20000000
 8001a88:	20000004 	.word	0x20000004

08001a8c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001a90:	4b06      	ldr	r3, [pc, #24]	@ (8001aac <HAL_IncTick+0x20>)
 8001a92:	781b      	ldrb	r3, [r3, #0]
 8001a94:	461a      	mov	r2, r3
 8001a96:	4b06      	ldr	r3, [pc, #24]	@ (8001ab0 <HAL_IncTick+0x24>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	4413      	add	r3, r2
 8001a9c:	4a04      	ldr	r2, [pc, #16]	@ (8001ab0 <HAL_IncTick+0x24>)
 8001a9e:	6013      	str	r3, [r2, #0]
}
 8001aa0:	bf00      	nop
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa8:	4770      	bx	lr
 8001aaa:	bf00      	nop
 8001aac:	20000008 	.word	0x20000008
 8001ab0:	200001cc 	.word	0x200001cc

08001ab4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	af00      	add	r7, sp, #0
  return uwTick;
 8001ab8:	4b03      	ldr	r3, [pc, #12]	@ (8001ac8 <HAL_GetTick+0x14>)
 8001aba:	681b      	ldr	r3, [r3, #0]
}
 8001abc:	4618      	mov	r0, r3
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac4:	4770      	bx	lr
 8001ac6:	bf00      	nop
 8001ac8:	200001cc 	.word	0x200001cc

08001acc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b084      	sub	sp, #16
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ad4:	f7ff ffee 	bl	8001ab4 <HAL_GetTick>
 8001ad8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001ae4:	d005      	beq.n	8001af2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001ae6:	4b0a      	ldr	r3, [pc, #40]	@ (8001b10 <HAL_Delay+0x44>)
 8001ae8:	781b      	ldrb	r3, [r3, #0]
 8001aea:	461a      	mov	r2, r3
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	4413      	add	r3, r2
 8001af0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001af2:	bf00      	nop
 8001af4:	f7ff ffde 	bl	8001ab4 <HAL_GetTick>
 8001af8:	4602      	mov	r2, r0
 8001afa:	68bb      	ldr	r3, [r7, #8]
 8001afc:	1ad3      	subs	r3, r2, r3
 8001afe:	68fa      	ldr	r2, [r7, #12]
 8001b00:	429a      	cmp	r2, r3
 8001b02:	d8f7      	bhi.n	8001af4 <HAL_Delay+0x28>
  {
  }
}
 8001b04:	bf00      	nop
 8001b06:	bf00      	nop
 8001b08:	3710      	adds	r7, #16
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	20000008 	.word	0x20000008

08001b14 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b083      	sub	sp, #12
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
 8001b1c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	689b      	ldr	r3, [r3, #8]
 8001b22:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	431a      	orrs	r2, r3
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	609a      	str	r2, [r3, #8]
}
 8001b2e:	bf00      	nop
 8001b30:	370c      	adds	r7, #12
 8001b32:	46bd      	mov	sp, r7
 8001b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b38:	4770      	bx	lr

08001b3a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001b3a:	b480      	push	{r7}
 8001b3c:	b083      	sub	sp, #12
 8001b3e:	af00      	add	r7, sp, #0
 8001b40:	6078      	str	r0, [r7, #4]
 8001b42:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	689b      	ldr	r3, [r3, #8]
 8001b48:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	431a      	orrs	r2, r3
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	609a      	str	r2, [r3, #8]
}
 8001b54:	bf00      	nop
 8001b56:	370c      	adds	r7, #12
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5e:	4770      	bx	lr

08001b60 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001b60:	b480      	push	{r7}
 8001b62:	b083      	sub	sp, #12
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	689b      	ldr	r3, [r3, #8]
 8001b6c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001b70:	4618      	mov	r0, r3
 8001b72:	370c      	adds	r7, #12
 8001b74:	46bd      	mov	sp, r7
 8001b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7a:	4770      	bx	lr

08001b7c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b087      	sub	sp, #28
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	60f8      	str	r0, [r7, #12]
 8001b84:	60b9      	str	r1, [r7, #8]
 8001b86:	607a      	str	r2, [r7, #4]
 8001b88:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	3360      	adds	r3, #96	@ 0x60
 8001b8e:	461a      	mov	r2, r3
 8001b90:	68bb      	ldr	r3, [r7, #8]
 8001b92:	009b      	lsls	r3, r3, #2
 8001b94:	4413      	add	r3, r2
 8001b96:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001b98:	697b      	ldr	r3, [r7, #20]
 8001b9a:	681a      	ldr	r2, [r3, #0]
 8001b9c:	4b08      	ldr	r3, [pc, #32]	@ (8001bc0 <LL_ADC_SetOffset+0x44>)
 8001b9e:	4013      	ands	r3, r2
 8001ba0:	687a      	ldr	r2, [r7, #4]
 8001ba2:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001ba6:	683a      	ldr	r2, [r7, #0]
 8001ba8:	430a      	orrs	r2, r1
 8001baa:	4313      	orrs	r3, r2
 8001bac:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001bb0:	697b      	ldr	r3, [r7, #20]
 8001bb2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001bb4:	bf00      	nop
 8001bb6:	371c      	adds	r7, #28
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbe:	4770      	bx	lr
 8001bc0:	03fff000 	.word	0x03fff000

08001bc4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b085      	sub	sp, #20
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
 8001bcc:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	3360      	adds	r3, #96	@ 0x60
 8001bd2:	461a      	mov	r2, r3
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	009b      	lsls	r3, r3, #2
 8001bd8:	4413      	add	r3, r2
 8001bda:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001be4:	4618      	mov	r0, r3
 8001be6:	3714      	adds	r7, #20
 8001be8:	46bd      	mov	sp, r7
 8001bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bee:	4770      	bx	lr

08001bf0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	b087      	sub	sp, #28
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	60f8      	str	r0, [r7, #12]
 8001bf8:	60b9      	str	r1, [r7, #8]
 8001bfa:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	3360      	adds	r3, #96	@ 0x60
 8001c00:	461a      	mov	r2, r3
 8001c02:	68bb      	ldr	r3, [r7, #8]
 8001c04:	009b      	lsls	r3, r3, #2
 8001c06:	4413      	add	r3, r2
 8001c08:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001c0a:	697b      	ldr	r3, [r7, #20]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	431a      	orrs	r2, r3
 8001c16:	697b      	ldr	r3, [r7, #20]
 8001c18:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001c1a:	bf00      	nop
 8001c1c:	371c      	adds	r7, #28
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c24:	4770      	bx	lr

08001c26 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001c26:	b480      	push	{r7}
 8001c28:	b083      	sub	sp, #12
 8001c2a:	af00      	add	r7, sp, #0
 8001c2c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	68db      	ldr	r3, [r3, #12]
 8001c32:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d101      	bne.n	8001c3e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	e000      	b.n	8001c40 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001c3e:	2300      	movs	r3, #0
}
 8001c40:	4618      	mov	r0, r3
 8001c42:	370c      	adds	r7, #12
 8001c44:	46bd      	mov	sp, r7
 8001c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4a:	4770      	bx	lr

08001c4c <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	b087      	sub	sp, #28
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	60f8      	str	r0, [r7, #12]
 8001c54:	60b9      	str	r1, [r7, #8]
 8001c56:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	3330      	adds	r3, #48	@ 0x30
 8001c5c:	461a      	mov	r2, r3
 8001c5e:	68bb      	ldr	r3, [r7, #8]
 8001c60:	0a1b      	lsrs	r3, r3, #8
 8001c62:	009b      	lsls	r3, r3, #2
 8001c64:	f003 030c 	and.w	r3, r3, #12
 8001c68:	4413      	add	r3, r2
 8001c6a:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001c6c:	697b      	ldr	r3, [r7, #20]
 8001c6e:	681a      	ldr	r2, [r3, #0]
 8001c70:	68bb      	ldr	r3, [r7, #8]
 8001c72:	f003 031f 	and.w	r3, r3, #31
 8001c76:	211f      	movs	r1, #31
 8001c78:	fa01 f303 	lsl.w	r3, r1, r3
 8001c7c:	43db      	mvns	r3, r3
 8001c7e:	401a      	ands	r2, r3
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	0e9b      	lsrs	r3, r3, #26
 8001c84:	f003 011f 	and.w	r1, r3, #31
 8001c88:	68bb      	ldr	r3, [r7, #8]
 8001c8a:	f003 031f 	and.w	r3, r3, #31
 8001c8e:	fa01 f303 	lsl.w	r3, r1, r3
 8001c92:	431a      	orrs	r2, r3
 8001c94:	697b      	ldr	r3, [r7, #20]
 8001c96:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001c98:	bf00      	nop
 8001c9a:	371c      	adds	r7, #28
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca2:	4770      	bx	lr

08001ca4 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	b087      	sub	sp, #28
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	60f8      	str	r0, [r7, #12]
 8001cac:	60b9      	str	r1, [r7, #8]
 8001cae:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	3314      	adds	r3, #20
 8001cb4:	461a      	mov	r2, r3
 8001cb6:	68bb      	ldr	r3, [r7, #8]
 8001cb8:	0e5b      	lsrs	r3, r3, #25
 8001cba:	009b      	lsls	r3, r3, #2
 8001cbc:	f003 0304 	and.w	r3, r3, #4
 8001cc0:	4413      	add	r3, r2
 8001cc2:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001cc4:	697b      	ldr	r3, [r7, #20]
 8001cc6:	681a      	ldr	r2, [r3, #0]
 8001cc8:	68bb      	ldr	r3, [r7, #8]
 8001cca:	0d1b      	lsrs	r3, r3, #20
 8001ccc:	f003 031f 	and.w	r3, r3, #31
 8001cd0:	2107      	movs	r1, #7
 8001cd2:	fa01 f303 	lsl.w	r3, r1, r3
 8001cd6:	43db      	mvns	r3, r3
 8001cd8:	401a      	ands	r2, r3
 8001cda:	68bb      	ldr	r3, [r7, #8]
 8001cdc:	0d1b      	lsrs	r3, r3, #20
 8001cde:	f003 031f 	and.w	r3, r3, #31
 8001ce2:	6879      	ldr	r1, [r7, #4]
 8001ce4:	fa01 f303 	lsl.w	r3, r1, r3
 8001ce8:	431a      	orrs	r2, r3
 8001cea:	697b      	ldr	r3, [r7, #20]
 8001cec:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001cee:	bf00      	nop
 8001cf0:	371c      	adds	r7, #28
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf8:	4770      	bx	lr
	...

08001cfc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b085      	sub	sp, #20
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	60f8      	str	r0, [r7, #12]
 8001d04:	60b9      	str	r1, [r7, #8]
 8001d06:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001d0e:	68bb      	ldr	r3, [r7, #8]
 8001d10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d14:	43db      	mvns	r3, r3
 8001d16:	401a      	ands	r2, r3
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	f003 0318 	and.w	r3, r3, #24
 8001d1e:	4908      	ldr	r1, [pc, #32]	@ (8001d40 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001d20:	40d9      	lsrs	r1, r3
 8001d22:	68bb      	ldr	r3, [r7, #8]
 8001d24:	400b      	ands	r3, r1
 8001d26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d2a:	431a      	orrs	r2, r3
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001d32:	bf00      	nop
 8001d34:	3714      	adds	r7, #20
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr
 8001d3e:	bf00      	nop
 8001d40:	0007ffff 	.word	0x0007ffff

08001d44 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001d44:	b480      	push	{r7}
 8001d46:	b083      	sub	sp, #12
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	689b      	ldr	r3, [r3, #8]
 8001d50:	f003 031f 	and.w	r3, r3, #31
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	370c      	adds	r7, #12
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5e:	4770      	bx	lr

08001d60 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001d60:	b480      	push	{r7}
 8001d62:	b083      	sub	sp, #12
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	689b      	ldr	r3, [r3, #8]
 8001d6c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8001d70:	4618      	mov	r0, r3
 8001d72:	370c      	adds	r7, #12
 8001d74:	46bd      	mov	sp, r7
 8001d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7a:	4770      	bx	lr

08001d7c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	b083      	sub	sp, #12
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	689b      	ldr	r3, [r3, #8]
 8001d88:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001d8c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001d90:	687a      	ldr	r2, [r7, #4]
 8001d92:	6093      	str	r3, [r2, #8]
}
 8001d94:	bf00      	nop
 8001d96:	370c      	adds	r7, #12
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9e:	4770      	bx	lr

08001da0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001da0:	b480      	push	{r7}
 8001da2:	b083      	sub	sp, #12
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	689b      	ldr	r3, [r3, #8]
 8001dac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001db0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001db4:	d101      	bne.n	8001dba <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001db6:	2301      	movs	r3, #1
 8001db8:	e000      	b.n	8001dbc <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001dba:	2300      	movs	r3, #0
}
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	370c      	adds	r7, #12
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc6:	4770      	bx	lr

08001dc8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	b083      	sub	sp, #12
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	689b      	ldr	r3, [r3, #8]
 8001dd4:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001dd8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001ddc:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001de4:	bf00      	nop
 8001de6:	370c      	adds	r7, #12
 8001de8:	46bd      	mov	sp, r7
 8001dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dee:	4770      	bx	lr

08001df0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001df0:	b480      	push	{r7}
 8001df2:	b083      	sub	sp, #12
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	689b      	ldr	r3, [r3, #8]
 8001dfc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e00:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001e04:	d101      	bne.n	8001e0a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001e06:	2301      	movs	r3, #1
 8001e08:	e000      	b.n	8001e0c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001e0a:	2300      	movs	r3, #0
}
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	370c      	adds	r7, #12
 8001e10:	46bd      	mov	sp, r7
 8001e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e16:	4770      	bx	lr

08001e18 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	b083      	sub	sp, #12
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	689b      	ldr	r3, [r3, #8]
 8001e24:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001e28:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001e2c:	f043 0201 	orr.w	r2, r3, #1
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001e34:	bf00      	nop
 8001e36:	370c      	adds	r7, #12
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3e:	4770      	bx	lr

08001e40 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001e40:	b480      	push	{r7}
 8001e42:	b083      	sub	sp, #12
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	f003 0301 	and.w	r3, r3, #1
 8001e50:	2b01      	cmp	r3, #1
 8001e52:	d101      	bne.n	8001e58 <LL_ADC_IsEnabled+0x18>
 8001e54:	2301      	movs	r3, #1
 8001e56:	e000      	b.n	8001e5a <LL_ADC_IsEnabled+0x1a>
 8001e58:	2300      	movs	r3, #0
}
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	370c      	adds	r7, #12
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e64:	4770      	bx	lr

08001e66 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001e66:	b480      	push	{r7}
 8001e68:	b083      	sub	sp, #12
 8001e6a:	af00      	add	r7, sp, #0
 8001e6c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	689b      	ldr	r3, [r3, #8]
 8001e72:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001e76:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001e7a:	f043 0204 	orr.w	r2, r3, #4
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001e82:	bf00      	nop
 8001e84:	370c      	adds	r7, #12
 8001e86:	46bd      	mov	sp, r7
 8001e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8c:	4770      	bx	lr

08001e8e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001e8e:	b480      	push	{r7}
 8001e90:	b083      	sub	sp, #12
 8001e92:	af00      	add	r7, sp, #0
 8001e94:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	689b      	ldr	r3, [r3, #8]
 8001e9a:	f003 0304 	and.w	r3, r3, #4
 8001e9e:	2b04      	cmp	r3, #4
 8001ea0:	d101      	bne.n	8001ea6 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	e000      	b.n	8001ea8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001ea6:	2300      	movs	r3, #0
}
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	370c      	adds	r7, #12
 8001eac:	46bd      	mov	sp, r7
 8001eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb2:	4770      	bx	lr

08001eb4 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	b083      	sub	sp, #12
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	689b      	ldr	r3, [r3, #8]
 8001ec0:	f003 0308 	and.w	r3, r3, #8
 8001ec4:	2b08      	cmp	r3, #8
 8001ec6:	d101      	bne.n	8001ecc <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001ec8:	2301      	movs	r3, #1
 8001eca:	e000      	b.n	8001ece <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001ecc:	2300      	movs	r3, #0
}
 8001ece:	4618      	mov	r0, r3
 8001ed0:	370c      	adds	r7, #12
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed8:	4770      	bx	lr
	...

08001edc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001edc:	b590      	push	{r4, r7, lr}
 8001ede:	b089      	sub	sp, #36	@ 0x24
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d101      	bne.n	8001ef6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	e130      	b.n	8002158 <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	691b      	ldr	r3, [r3, #16]
 8001efa:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d109      	bne.n	8001f18 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001f04:	6878      	ldr	r0, [r7, #4]
 8001f06:	f7ff fba1 	bl	800164c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2200      	movs	r2, #0
 8001f14:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f7ff ff3f 	bl	8001da0 <LL_ADC_IsDeepPowerDownEnabled>
 8001f22:	4603      	mov	r3, r0
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d004      	beq.n	8001f32 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f7ff ff25 	bl	8001d7c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	4618      	mov	r0, r3
 8001f38:	f7ff ff5a 	bl	8001df0 <LL_ADC_IsInternalRegulatorEnabled>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d115      	bne.n	8001f6e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	4618      	mov	r0, r3
 8001f48:	f7ff ff3e 	bl	8001dc8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001f4c:	4b84      	ldr	r3, [pc, #528]	@ (8002160 <HAL_ADC_Init+0x284>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	099b      	lsrs	r3, r3, #6
 8001f52:	4a84      	ldr	r2, [pc, #528]	@ (8002164 <HAL_ADC_Init+0x288>)
 8001f54:	fba2 2303 	umull	r2, r3, r2, r3
 8001f58:	099b      	lsrs	r3, r3, #6
 8001f5a:	3301      	adds	r3, #1
 8001f5c:	005b      	lsls	r3, r3, #1
 8001f5e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001f60:	e002      	b.n	8001f68 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	3b01      	subs	r3, #1
 8001f66:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d1f9      	bne.n	8001f62 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4618      	mov	r0, r3
 8001f74:	f7ff ff3c 	bl	8001df0 <LL_ADC_IsInternalRegulatorEnabled>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d10d      	bne.n	8001f9a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f82:	f043 0210 	orr.w	r2, r3, #16
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f8e:	f043 0201 	orr.w	r2, r3, #1
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001f96:	2301      	movs	r3, #1
 8001f98:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f7ff ff75 	bl	8001e8e <LL_ADC_REG_IsConversionOngoing>
 8001fa4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001faa:	f003 0310 	and.w	r3, r3, #16
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	f040 80c9 	bne.w	8002146 <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001fb4:	697b      	ldr	r3, [r7, #20]
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	f040 80c5 	bne.w	8002146 <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fc0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001fc4:	f043 0202 	orr.w	r2, r3, #2
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f7ff ff35 	bl	8001e40 <LL_ADC_IsEnabled>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d115      	bne.n	8002008 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001fdc:	4862      	ldr	r0, [pc, #392]	@ (8002168 <HAL_ADC_Init+0x28c>)
 8001fde:	f7ff ff2f 	bl	8001e40 <LL_ADC_IsEnabled>
 8001fe2:	4604      	mov	r4, r0
 8001fe4:	4861      	ldr	r0, [pc, #388]	@ (800216c <HAL_ADC_Init+0x290>)
 8001fe6:	f7ff ff2b 	bl	8001e40 <LL_ADC_IsEnabled>
 8001fea:	4603      	mov	r3, r0
 8001fec:	431c      	orrs	r4, r3
 8001fee:	4860      	ldr	r0, [pc, #384]	@ (8002170 <HAL_ADC_Init+0x294>)
 8001ff0:	f7ff ff26 	bl	8001e40 <LL_ADC_IsEnabled>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	4323      	orrs	r3, r4
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d105      	bne.n	8002008 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	4619      	mov	r1, r3
 8002002:	485c      	ldr	r0, [pc, #368]	@ (8002174 <HAL_ADC_Init+0x298>)
 8002004:	f7ff fd86 	bl	8001b14 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	7e5b      	ldrb	r3, [r3, #25]
 800200c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002012:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002018:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800201e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002026:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002028:	4313      	orrs	r3, r2
 800202a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002032:	2b01      	cmp	r3, #1
 8002034:	d106      	bne.n	8002044 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800203a:	3b01      	subs	r3, #1
 800203c:	045b      	lsls	r3, r3, #17
 800203e:	69ba      	ldr	r2, [r7, #24]
 8002040:	4313      	orrs	r3, r2
 8002042:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002048:	2b00      	cmp	r3, #0
 800204a:	d009      	beq.n	8002060 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002050:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002058:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800205a:	69ba      	ldr	r2, [r7, #24]
 800205c:	4313      	orrs	r3, r2
 800205e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	68da      	ldr	r2, [r3, #12]
 8002066:	4b44      	ldr	r3, [pc, #272]	@ (8002178 <HAL_ADC_Init+0x29c>)
 8002068:	4013      	ands	r3, r2
 800206a:	687a      	ldr	r2, [r7, #4]
 800206c:	6812      	ldr	r2, [r2, #0]
 800206e:	69b9      	ldr	r1, [r7, #24]
 8002070:	430b      	orrs	r3, r1
 8002072:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4618      	mov	r0, r3
 800207a:	f7ff ff1b 	bl	8001eb4 <LL_ADC_INJ_IsConversionOngoing>
 800207e:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002080:	697b      	ldr	r3, [r7, #20]
 8002082:	2b00      	cmp	r3, #0
 8002084:	d13d      	bne.n	8002102 <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002086:	693b      	ldr	r3, [r7, #16]
 8002088:	2b00      	cmp	r3, #0
 800208a:	d13a      	bne.n	8002102 <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002090:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002098:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800209a:	4313      	orrs	r3, r2
 800209c:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	68db      	ldr	r3, [r3, #12]
 80020a4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80020a8:	f023 0302 	bic.w	r3, r3, #2
 80020ac:	687a      	ldr	r2, [r7, #4]
 80020ae:	6812      	ldr	r2, [r2, #0]
 80020b0:	69b9      	ldr	r1, [r7, #24]
 80020b2:	430b      	orrs	r3, r1
 80020b4:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80020bc:	2b01      	cmp	r3, #1
 80020be:	d118      	bne.n	80020f2 <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	691b      	ldr	r3, [r3, #16]
 80020c6:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80020ca:	f023 0304 	bic.w	r3, r3, #4
 80020ce:	687a      	ldr	r2, [r7, #4]
 80020d0:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80020d2:	687a      	ldr	r2, [r7, #4]
 80020d4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80020d6:	4311      	orrs	r1, r2
 80020d8:	687a      	ldr	r2, [r7, #4]
 80020da:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80020dc:	4311      	orrs	r1, r2
 80020de:	687a      	ldr	r2, [r7, #4]
 80020e0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80020e2:	430a      	orrs	r2, r1
 80020e4:	431a      	orrs	r2, r3
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f042 0201 	orr.w	r2, r2, #1
 80020ee:	611a      	str	r2, [r3, #16]
 80020f0:	e007      	b.n	8002102 <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	691a      	ldr	r2, [r3, #16]
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f022 0201 	bic.w	r2, r2, #1
 8002100:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	691b      	ldr	r3, [r3, #16]
 8002106:	2b01      	cmp	r3, #1
 8002108:	d10c      	bne.n	8002124 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002110:	f023 010f 	bic.w	r1, r3, #15
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	69db      	ldr	r3, [r3, #28]
 8002118:	1e5a      	subs	r2, r3, #1
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	430a      	orrs	r2, r1
 8002120:	631a      	str	r2, [r3, #48]	@ 0x30
 8002122:	e007      	b.n	8002134 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f022 020f 	bic.w	r2, r2, #15
 8002132:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002138:	f023 0303 	bic.w	r3, r3, #3
 800213c:	f043 0201 	orr.w	r2, r3, #1
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	655a      	str	r2, [r3, #84]	@ 0x54
 8002144:	e007      	b.n	8002156 <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800214a:	f043 0210 	orr.w	r2, r3, #16
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002152:	2301      	movs	r3, #1
 8002154:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002156:	7ffb      	ldrb	r3, [r7, #31]
}
 8002158:	4618      	mov	r0, r3
 800215a:	3724      	adds	r7, #36	@ 0x24
 800215c:	46bd      	mov	sp, r7
 800215e:	bd90      	pop	{r4, r7, pc}
 8002160:	20000000 	.word	0x20000000
 8002164:	053e2d63 	.word	0x053e2d63
 8002168:	50040000 	.word	0x50040000
 800216c:	50040100 	.word	0x50040100
 8002170:	50040200 	.word	0x50040200
 8002174:	50040300 	.word	0x50040300
 8002178:	fff0c007 	.word	0xfff0c007

0800217c <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b086      	sub	sp, #24
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002184:	4857      	ldr	r0, [pc, #348]	@ (80022e4 <HAL_ADC_Start+0x168>)
 8002186:	f7ff fddd 	bl	8001d44 <LL_ADC_GetMultimode>
 800218a:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	4618      	mov	r0, r3
 8002192:	f7ff fe7c 	bl	8001e8e <LL_ADC_REG_IsConversionOngoing>
 8002196:	4603      	mov	r3, r0
 8002198:	2b00      	cmp	r3, #0
 800219a:	f040 809c 	bne.w	80022d6 <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80021a4:	2b01      	cmp	r3, #1
 80021a6:	d101      	bne.n	80021ac <HAL_ADC_Start+0x30>
 80021a8:	2302      	movs	r3, #2
 80021aa:	e097      	b.n	80022dc <HAL_ADC_Start+0x160>
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2201      	movs	r2, #1
 80021b0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80021b4:	6878      	ldr	r0, [r7, #4]
 80021b6:	f000 fd73 	bl	8002ca0 <ADC_Enable>
 80021ba:	4603      	mov	r3, r0
 80021bc:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80021be:	7dfb      	ldrb	r3, [r7, #23]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	f040 8083 	bne.w	80022cc <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021ca:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80021ce:	f023 0301 	bic.w	r3, r3, #1
 80021d2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	655a      	str	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4a42      	ldr	r2, [pc, #264]	@ (80022e8 <HAL_ADC_Start+0x16c>)
 80021e0:	4293      	cmp	r3, r2
 80021e2:	d002      	beq.n	80021ea <HAL_ADC_Start+0x6e>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	e000      	b.n	80021ec <HAL_ADC_Start+0x70>
 80021ea:	4b40      	ldr	r3, [pc, #256]	@ (80022ec <HAL_ADC_Start+0x170>)
 80021ec:	687a      	ldr	r2, [r7, #4]
 80021ee:	6812      	ldr	r2, [r2, #0]
 80021f0:	4293      	cmp	r3, r2
 80021f2:	d002      	beq.n	80021fa <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80021f4:	693b      	ldr	r3, [r7, #16]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d105      	bne.n	8002206 <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021fe:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800220a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800220e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002212:	d106      	bne.n	8002222 <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002218:	f023 0206 	bic.w	r2, r3, #6
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	659a      	str	r2, [r3, #88]	@ 0x58
 8002220:	e002      	b.n	8002228 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	2200      	movs	r2, #0
 8002226:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	221c      	movs	r2, #28
 800222e:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2200      	movs	r2, #0
 8002234:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a2a      	ldr	r2, [pc, #168]	@ (80022e8 <HAL_ADC_Start+0x16c>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d002      	beq.n	8002248 <HAL_ADC_Start+0xcc>
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	e000      	b.n	800224a <HAL_ADC_Start+0xce>
 8002248:	4b28      	ldr	r3, [pc, #160]	@ (80022ec <HAL_ADC_Start+0x170>)
 800224a:	687a      	ldr	r2, [r7, #4]
 800224c:	6812      	ldr	r2, [r2, #0]
 800224e:	4293      	cmp	r3, r2
 8002250:	d008      	beq.n	8002264 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002252:	693b      	ldr	r3, [r7, #16]
 8002254:	2b00      	cmp	r3, #0
 8002256:	d005      	beq.n	8002264 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002258:	693b      	ldr	r3, [r7, #16]
 800225a:	2b05      	cmp	r3, #5
 800225c:	d002      	beq.n	8002264 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800225e:	693b      	ldr	r3, [r7, #16]
 8002260:	2b09      	cmp	r3, #9
 8002262:	d114      	bne.n	800228e <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	68db      	ldr	r3, [r3, #12]
 800226a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800226e:	2b00      	cmp	r3, #0
 8002270:	d007      	beq.n	8002282 <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002276:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800227a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4618      	mov	r0, r3
 8002288:	f7ff fded 	bl	8001e66 <LL_ADC_REG_StartConversion>
 800228c:	e025      	b.n	80022da <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002292:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	4a12      	ldr	r2, [pc, #72]	@ (80022e8 <HAL_ADC_Start+0x16c>)
 80022a0:	4293      	cmp	r3, r2
 80022a2:	d002      	beq.n	80022aa <HAL_ADC_Start+0x12e>
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	e000      	b.n	80022ac <HAL_ADC_Start+0x130>
 80022aa:	4b10      	ldr	r3, [pc, #64]	@ (80022ec <HAL_ADC_Start+0x170>)
 80022ac:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	68db      	ldr	r3, [r3, #12]
 80022b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d00f      	beq.n	80022da <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022be:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80022c2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	655a      	str	r2, [r3, #84]	@ 0x54
 80022ca:	e006      	b.n	80022da <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2200      	movs	r2, #0
 80022d0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 80022d4:	e001      	b.n	80022da <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80022d6:	2302      	movs	r3, #2
 80022d8:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80022da:	7dfb      	ldrb	r3, [r7, #23]
}
 80022dc:	4618      	mov	r0, r3
 80022de:	3718      	adds	r7, #24
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd80      	pop	{r7, pc}
 80022e4:	50040300 	.word	0x50040300
 80022e8:	50040100 	.word	0x50040100
 80022ec:	50040000 	.word	0x50040000

080022f0 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b088      	sub	sp, #32
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
 80022f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80022fa:	4866      	ldr	r0, [pc, #408]	@ (8002494 <HAL_ADC_PollForConversion+0x1a4>)
 80022fc:	f7ff fd22 	bl	8001d44 <LL_ADC_GetMultimode>
 8002300:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	695b      	ldr	r3, [r3, #20]
 8002306:	2b08      	cmp	r3, #8
 8002308:	d102      	bne.n	8002310 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 800230a:	2308      	movs	r3, #8
 800230c:	61fb      	str	r3, [r7, #28]
 800230e:	e02a      	b.n	8002366 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002310:	697b      	ldr	r3, [r7, #20]
 8002312:	2b00      	cmp	r3, #0
 8002314:	d005      	beq.n	8002322 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002316:	697b      	ldr	r3, [r7, #20]
 8002318:	2b05      	cmp	r3, #5
 800231a:	d002      	beq.n	8002322 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800231c:	697b      	ldr	r3, [r7, #20]
 800231e:	2b09      	cmp	r3, #9
 8002320:	d111      	bne.n	8002346 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	68db      	ldr	r3, [r3, #12]
 8002328:	f003 0301 	and.w	r3, r3, #1
 800232c:	2b00      	cmp	r3, #0
 800232e:	d007      	beq.n	8002340 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002334:	f043 0220 	orr.w	r2, r3, #32
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 800233c:	2301      	movs	r3, #1
 800233e:	e0a4      	b.n	800248a <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002340:	2304      	movs	r3, #4
 8002342:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002344:	e00f      	b.n	8002366 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002346:	4853      	ldr	r0, [pc, #332]	@ (8002494 <HAL_ADC_PollForConversion+0x1a4>)
 8002348:	f7ff fd0a 	bl	8001d60 <LL_ADC_GetMultiDMATransfer>
 800234c:	4603      	mov	r3, r0
 800234e:	2b00      	cmp	r3, #0
 8002350:	d007      	beq.n	8002362 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002356:	f043 0220 	orr.w	r2, r3, #32
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 800235e:	2301      	movs	r3, #1
 8002360:	e093      	b.n	800248a <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002362:	2304      	movs	r3, #4
 8002364:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002366:	f7ff fba5 	bl	8001ab4 <HAL_GetTick>
 800236a:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800236c:	e021      	b.n	80023b2 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002374:	d01d      	beq.n	80023b2 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002376:	f7ff fb9d 	bl	8001ab4 <HAL_GetTick>
 800237a:	4602      	mov	r2, r0
 800237c:	693b      	ldr	r3, [r7, #16]
 800237e:	1ad3      	subs	r3, r2, r3
 8002380:	683a      	ldr	r2, [r7, #0]
 8002382:	429a      	cmp	r2, r3
 8002384:	d302      	bcc.n	800238c <HAL_ADC_PollForConversion+0x9c>
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	2b00      	cmp	r3, #0
 800238a:	d112      	bne.n	80023b2 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	681a      	ldr	r2, [r3, #0]
 8002392:	69fb      	ldr	r3, [r7, #28]
 8002394:	4013      	ands	r3, r2
 8002396:	2b00      	cmp	r3, #0
 8002398:	d10b      	bne.n	80023b2 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800239e:	f043 0204 	orr.w	r2, r3, #4
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	2200      	movs	r2, #0
 80023aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 80023ae:	2303      	movs	r3, #3
 80023b0:	e06b      	b.n	800248a <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	681a      	ldr	r2, [r3, #0]
 80023b8:	69fb      	ldr	r3, [r7, #28]
 80023ba:	4013      	ands	r3, r2
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d0d6      	beq.n	800236e <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023c4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4618      	mov	r0, r3
 80023d2:	f7ff fc28 	bl	8001c26 <LL_ADC_REG_IsTriggerSourceSWStart>
 80023d6:	4603      	mov	r3, r0
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d01c      	beq.n	8002416 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	7e5b      	ldrb	r3, [r3, #25]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d118      	bne.n	8002416 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f003 0308 	and.w	r3, r3, #8
 80023ee:	2b08      	cmp	r3, #8
 80023f0:	d111      	bne.n	8002416 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023f6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002402:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002406:	2b00      	cmp	r3, #0
 8002408:	d105      	bne.n	8002416 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800240e:	f043 0201 	orr.w	r2, r3, #1
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	4a1f      	ldr	r2, [pc, #124]	@ (8002498 <HAL_ADC_PollForConversion+0x1a8>)
 800241c:	4293      	cmp	r3, r2
 800241e:	d002      	beq.n	8002426 <HAL_ADC_PollForConversion+0x136>
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	e000      	b.n	8002428 <HAL_ADC_PollForConversion+0x138>
 8002426:	4b1d      	ldr	r3, [pc, #116]	@ (800249c <HAL_ADC_PollForConversion+0x1ac>)
 8002428:	687a      	ldr	r2, [r7, #4]
 800242a:	6812      	ldr	r2, [r2, #0]
 800242c:	4293      	cmp	r3, r2
 800242e:	d008      	beq.n	8002442 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002430:	697b      	ldr	r3, [r7, #20]
 8002432:	2b00      	cmp	r3, #0
 8002434:	d005      	beq.n	8002442 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002436:	697b      	ldr	r3, [r7, #20]
 8002438:	2b05      	cmp	r3, #5
 800243a:	d002      	beq.n	8002442 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800243c:	697b      	ldr	r3, [r7, #20]
 800243e:	2b09      	cmp	r3, #9
 8002440:	d104      	bne.n	800244c <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	68db      	ldr	r3, [r3, #12]
 8002448:	61bb      	str	r3, [r7, #24]
 800244a:	e00c      	b.n	8002466 <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a11      	ldr	r2, [pc, #68]	@ (8002498 <HAL_ADC_PollForConversion+0x1a8>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d002      	beq.n	800245c <HAL_ADC_PollForConversion+0x16c>
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	e000      	b.n	800245e <HAL_ADC_PollForConversion+0x16e>
 800245c:	4b0f      	ldr	r3, [pc, #60]	@ (800249c <HAL_ADC_PollForConversion+0x1ac>)
 800245e:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	68db      	ldr	r3, [r3, #12]
 8002464:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8002466:	69fb      	ldr	r3, [r7, #28]
 8002468:	2b08      	cmp	r3, #8
 800246a:	d104      	bne.n	8002476 <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	2208      	movs	r2, #8
 8002472:	601a      	str	r2, [r3, #0]
 8002474:	e008      	b.n	8002488 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8002476:	69bb      	ldr	r3, [r7, #24]
 8002478:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800247c:	2b00      	cmp	r3, #0
 800247e:	d103      	bne.n	8002488 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	220c      	movs	r2, #12
 8002486:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8002488:	2300      	movs	r3, #0
}
 800248a:	4618      	mov	r0, r3
 800248c:	3720      	adds	r7, #32
 800248e:	46bd      	mov	sp, r7
 8002490:	bd80      	pop	{r7, pc}
 8002492:	bf00      	nop
 8002494:	50040300 	.word	0x50040300
 8002498:	50040100 	.word	0x50040100
 800249c:	50040000 	.word	0x50040000

080024a0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b083      	sub	sp, #12
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80024ae:	4618      	mov	r0, r3
 80024b0:	370c      	adds	r7, #12
 80024b2:	46bd      	mov	sp, r7
 80024b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b8:	4770      	bx	lr
	...

080024bc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b0b6      	sub	sp, #216	@ 0xd8
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
 80024c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024c6:	2300      	movs	r3, #0
 80024c8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80024cc:	2300      	movs	r3, #0
 80024ce:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80024d6:	2b01      	cmp	r3, #1
 80024d8:	d101      	bne.n	80024de <HAL_ADC_ConfigChannel+0x22>
 80024da:	2302      	movs	r3, #2
 80024dc:	e3c9      	b.n	8002c72 <HAL_ADC_ConfigChannel+0x7b6>
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2201      	movs	r2, #1
 80024e2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4618      	mov	r0, r3
 80024ec:	f7ff fccf 	bl	8001e8e <LL_ADC_REG_IsConversionOngoing>
 80024f0:	4603      	mov	r3, r0
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	f040 83aa 	bne.w	8002c4c <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	685b      	ldr	r3, [r3, #4]
 80024fc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	2b05      	cmp	r3, #5
 8002506:	d824      	bhi.n	8002552 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	3b02      	subs	r3, #2
 800250e:	2b03      	cmp	r3, #3
 8002510:	d81b      	bhi.n	800254a <HAL_ADC_ConfigChannel+0x8e>
 8002512:	a201      	add	r2, pc, #4	@ (adr r2, 8002518 <HAL_ADC_ConfigChannel+0x5c>)
 8002514:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002518:	08002529 	.word	0x08002529
 800251c:	08002531 	.word	0x08002531
 8002520:	08002539 	.word	0x08002539
 8002524:	08002541 	.word	0x08002541
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8002528:	230c      	movs	r3, #12
 800252a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800252e:	e010      	b.n	8002552 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8002530:	2312      	movs	r3, #18
 8002532:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002536:	e00c      	b.n	8002552 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8002538:	2318      	movs	r3, #24
 800253a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800253e:	e008      	b.n	8002552 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8002540:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002544:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002548:	e003      	b.n	8002552 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 800254a:	2306      	movs	r3, #6
 800254c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002550:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6818      	ldr	r0, [r3, #0]
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	461a      	mov	r2, r3
 800255c:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8002560:	f7ff fb74 	bl	8001c4c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4618      	mov	r0, r3
 800256a:	f7ff fc90 	bl	8001e8e <LL_ADC_REG_IsConversionOngoing>
 800256e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4618      	mov	r0, r3
 8002578:	f7ff fc9c 	bl	8001eb4 <LL_ADC_INJ_IsConversionOngoing>
 800257c:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002580:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002584:	2b00      	cmp	r3, #0
 8002586:	f040 81a4 	bne.w	80028d2 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800258a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800258e:	2b00      	cmp	r3, #0
 8002590:	f040 819f 	bne.w	80028d2 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6818      	ldr	r0, [r3, #0]
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	6819      	ldr	r1, [r3, #0]
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	689b      	ldr	r3, [r3, #8]
 80025a0:	461a      	mov	r2, r3
 80025a2:	f7ff fb7f 	bl	8001ca4 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	695a      	ldr	r2, [r3, #20]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	68db      	ldr	r3, [r3, #12]
 80025b0:	08db      	lsrs	r3, r3, #3
 80025b2:	f003 0303 	and.w	r3, r3, #3
 80025b6:	005b      	lsls	r3, r3, #1
 80025b8:	fa02 f303 	lsl.w	r3, r2, r3
 80025bc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	691b      	ldr	r3, [r3, #16]
 80025c4:	2b04      	cmp	r3, #4
 80025c6:	d00a      	beq.n	80025de <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	6818      	ldr	r0, [r3, #0]
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	6919      	ldr	r1, [r3, #16]
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	681a      	ldr	r2, [r3, #0]
 80025d4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80025d8:	f7ff fad0 	bl	8001b7c <LL_ADC_SetOffset>
 80025dc:	e179      	b.n	80028d2 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	2100      	movs	r1, #0
 80025e4:	4618      	mov	r0, r3
 80025e6:	f7ff faed 	bl	8001bc4 <LL_ADC_GetOffsetChannel>
 80025ea:	4603      	mov	r3, r0
 80025ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d10a      	bne.n	800260a <HAL_ADC_ConfigChannel+0x14e>
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	2100      	movs	r1, #0
 80025fa:	4618      	mov	r0, r3
 80025fc:	f7ff fae2 	bl	8001bc4 <LL_ADC_GetOffsetChannel>
 8002600:	4603      	mov	r3, r0
 8002602:	0e9b      	lsrs	r3, r3, #26
 8002604:	f003 021f 	and.w	r2, r3, #31
 8002608:	e01e      	b.n	8002648 <HAL_ADC_ConfigChannel+0x18c>
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	2100      	movs	r1, #0
 8002610:	4618      	mov	r0, r3
 8002612:	f7ff fad7 	bl	8001bc4 <LL_ADC_GetOffsetChannel>
 8002616:	4603      	mov	r3, r0
 8002618:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800261c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002620:	fa93 f3a3 	rbit	r3, r3
 8002624:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002628:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800262c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002630:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002634:	2b00      	cmp	r3, #0
 8002636:	d101      	bne.n	800263c <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8002638:	2320      	movs	r3, #32
 800263a:	e004      	b.n	8002646 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 800263c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002640:	fab3 f383 	clz	r3, r3
 8002644:	b2db      	uxtb	r3, r3
 8002646:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002650:	2b00      	cmp	r3, #0
 8002652:	d105      	bne.n	8002660 <HAL_ADC_ConfigChannel+0x1a4>
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	0e9b      	lsrs	r3, r3, #26
 800265a:	f003 031f 	and.w	r3, r3, #31
 800265e:	e018      	b.n	8002692 <HAL_ADC_ConfigChannel+0x1d6>
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002668:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800266c:	fa93 f3a3 	rbit	r3, r3
 8002670:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8002674:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002678:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 800267c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002680:	2b00      	cmp	r3, #0
 8002682:	d101      	bne.n	8002688 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8002684:	2320      	movs	r3, #32
 8002686:	e004      	b.n	8002692 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8002688:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800268c:	fab3 f383 	clz	r3, r3
 8002690:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002692:	429a      	cmp	r2, r3
 8002694:	d106      	bne.n	80026a4 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	2200      	movs	r2, #0
 800269c:	2100      	movs	r1, #0
 800269e:	4618      	mov	r0, r3
 80026a0:	f7ff faa6 	bl	8001bf0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	2101      	movs	r1, #1
 80026aa:	4618      	mov	r0, r3
 80026ac:	f7ff fa8a 	bl	8001bc4 <LL_ADC_GetOffsetChannel>
 80026b0:	4603      	mov	r3, r0
 80026b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d10a      	bne.n	80026d0 <HAL_ADC_ConfigChannel+0x214>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	2101      	movs	r1, #1
 80026c0:	4618      	mov	r0, r3
 80026c2:	f7ff fa7f 	bl	8001bc4 <LL_ADC_GetOffsetChannel>
 80026c6:	4603      	mov	r3, r0
 80026c8:	0e9b      	lsrs	r3, r3, #26
 80026ca:	f003 021f 	and.w	r2, r3, #31
 80026ce:	e01e      	b.n	800270e <HAL_ADC_ConfigChannel+0x252>
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	2101      	movs	r1, #1
 80026d6:	4618      	mov	r0, r3
 80026d8:	f7ff fa74 	bl	8001bc4 <LL_ADC_GetOffsetChannel>
 80026dc:	4603      	mov	r3, r0
 80026de:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80026e6:	fa93 f3a3 	rbit	r3, r3
 80026ea:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 80026ee:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80026f2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 80026f6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d101      	bne.n	8002702 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 80026fe:	2320      	movs	r3, #32
 8002700:	e004      	b.n	800270c <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8002702:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002706:	fab3 f383 	clz	r3, r3
 800270a:	b2db      	uxtb	r3, r3
 800270c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002716:	2b00      	cmp	r3, #0
 8002718:	d105      	bne.n	8002726 <HAL_ADC_ConfigChannel+0x26a>
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	0e9b      	lsrs	r3, r3, #26
 8002720:	f003 031f 	and.w	r3, r3, #31
 8002724:	e018      	b.n	8002758 <HAL_ADC_ConfigChannel+0x29c>
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800272e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002732:	fa93 f3a3 	rbit	r3, r3
 8002736:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 800273a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800273e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8002742:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002746:	2b00      	cmp	r3, #0
 8002748:	d101      	bne.n	800274e <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 800274a:	2320      	movs	r3, #32
 800274c:	e004      	b.n	8002758 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 800274e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002752:	fab3 f383 	clz	r3, r3
 8002756:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002758:	429a      	cmp	r2, r3
 800275a:	d106      	bne.n	800276a <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	2200      	movs	r2, #0
 8002762:	2101      	movs	r1, #1
 8002764:	4618      	mov	r0, r3
 8002766:	f7ff fa43 	bl	8001bf0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	2102      	movs	r1, #2
 8002770:	4618      	mov	r0, r3
 8002772:	f7ff fa27 	bl	8001bc4 <LL_ADC_GetOffsetChannel>
 8002776:	4603      	mov	r3, r0
 8002778:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800277c:	2b00      	cmp	r3, #0
 800277e:	d10a      	bne.n	8002796 <HAL_ADC_ConfigChannel+0x2da>
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	2102      	movs	r1, #2
 8002786:	4618      	mov	r0, r3
 8002788:	f7ff fa1c 	bl	8001bc4 <LL_ADC_GetOffsetChannel>
 800278c:	4603      	mov	r3, r0
 800278e:	0e9b      	lsrs	r3, r3, #26
 8002790:	f003 021f 	and.w	r2, r3, #31
 8002794:	e01e      	b.n	80027d4 <HAL_ADC_ConfigChannel+0x318>
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	2102      	movs	r1, #2
 800279c:	4618      	mov	r0, r3
 800279e:	f7ff fa11 	bl	8001bc4 <LL_ADC_GetOffsetChannel>
 80027a2:	4603      	mov	r3, r0
 80027a4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027a8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80027ac:	fa93 f3a3 	rbit	r3, r3
 80027b0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 80027b4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80027b8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80027bc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d101      	bne.n	80027c8 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 80027c4:	2320      	movs	r3, #32
 80027c6:	e004      	b.n	80027d2 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 80027c8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80027cc:	fab3 f383 	clz	r3, r3
 80027d0:	b2db      	uxtb	r3, r3
 80027d2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d105      	bne.n	80027ec <HAL_ADC_ConfigChannel+0x330>
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	0e9b      	lsrs	r3, r3, #26
 80027e6:	f003 031f 	and.w	r3, r3, #31
 80027ea:	e014      	b.n	8002816 <HAL_ADC_ConfigChannel+0x35a>
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027f2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80027f4:	fa93 f3a3 	rbit	r3, r3
 80027f8:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 80027fa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80027fc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8002800:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002804:	2b00      	cmp	r3, #0
 8002806:	d101      	bne.n	800280c <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8002808:	2320      	movs	r3, #32
 800280a:	e004      	b.n	8002816 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 800280c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002810:	fab3 f383 	clz	r3, r3
 8002814:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002816:	429a      	cmp	r2, r3
 8002818:	d106      	bne.n	8002828 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	2200      	movs	r2, #0
 8002820:	2102      	movs	r1, #2
 8002822:	4618      	mov	r0, r3
 8002824:	f7ff f9e4 	bl	8001bf0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	2103      	movs	r1, #3
 800282e:	4618      	mov	r0, r3
 8002830:	f7ff f9c8 	bl	8001bc4 <LL_ADC_GetOffsetChannel>
 8002834:	4603      	mov	r3, r0
 8002836:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800283a:	2b00      	cmp	r3, #0
 800283c:	d10a      	bne.n	8002854 <HAL_ADC_ConfigChannel+0x398>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	2103      	movs	r1, #3
 8002844:	4618      	mov	r0, r3
 8002846:	f7ff f9bd 	bl	8001bc4 <LL_ADC_GetOffsetChannel>
 800284a:	4603      	mov	r3, r0
 800284c:	0e9b      	lsrs	r3, r3, #26
 800284e:	f003 021f 	and.w	r2, r3, #31
 8002852:	e017      	b.n	8002884 <HAL_ADC_ConfigChannel+0x3c8>
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	2103      	movs	r1, #3
 800285a:	4618      	mov	r0, r3
 800285c:	f7ff f9b2 	bl	8001bc4 <LL_ADC_GetOffsetChannel>
 8002860:	4603      	mov	r3, r0
 8002862:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002864:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002866:	fa93 f3a3 	rbit	r3, r3
 800286a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 800286c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800286e:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8002870:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002872:	2b00      	cmp	r3, #0
 8002874:	d101      	bne.n	800287a <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8002876:	2320      	movs	r3, #32
 8002878:	e003      	b.n	8002882 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 800287a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800287c:	fab3 f383 	clz	r3, r3
 8002880:	b2db      	uxtb	r3, r3
 8002882:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800288c:	2b00      	cmp	r3, #0
 800288e:	d105      	bne.n	800289c <HAL_ADC_ConfigChannel+0x3e0>
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	0e9b      	lsrs	r3, r3, #26
 8002896:	f003 031f 	and.w	r3, r3, #31
 800289a:	e011      	b.n	80028c0 <HAL_ADC_ConfigChannel+0x404>
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028a2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80028a4:	fa93 f3a3 	rbit	r3, r3
 80028a8:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 80028aa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80028ac:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 80028ae:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d101      	bne.n	80028b8 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 80028b4:	2320      	movs	r3, #32
 80028b6:	e003      	b.n	80028c0 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 80028b8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80028ba:	fab3 f383 	clz	r3, r3
 80028be:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80028c0:	429a      	cmp	r2, r3
 80028c2:	d106      	bne.n	80028d2 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	2200      	movs	r2, #0
 80028ca:	2103      	movs	r1, #3
 80028cc:	4618      	mov	r0, r3
 80028ce:	f7ff f98f 	bl	8001bf0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4618      	mov	r0, r3
 80028d8:	f7ff fab2 	bl	8001e40 <LL_ADC_IsEnabled>
 80028dc:	4603      	mov	r3, r0
 80028de:	2b00      	cmp	r3, #0
 80028e0:	f040 8140 	bne.w	8002b64 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6818      	ldr	r0, [r3, #0]
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	6819      	ldr	r1, [r3, #0]
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	68db      	ldr	r3, [r3, #12]
 80028f0:	461a      	mov	r2, r3
 80028f2:	f7ff fa03 	bl	8001cfc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	68db      	ldr	r3, [r3, #12]
 80028fa:	4a8f      	ldr	r2, [pc, #572]	@ (8002b38 <HAL_ADC_ConfigChannel+0x67c>)
 80028fc:	4293      	cmp	r3, r2
 80028fe:	f040 8131 	bne.w	8002b64 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800290e:	2b00      	cmp	r3, #0
 8002910:	d10b      	bne.n	800292a <HAL_ADC_ConfigChannel+0x46e>
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	0e9b      	lsrs	r3, r3, #26
 8002918:	3301      	adds	r3, #1
 800291a:	f003 031f 	and.w	r3, r3, #31
 800291e:	2b09      	cmp	r3, #9
 8002920:	bf94      	ite	ls
 8002922:	2301      	movls	r3, #1
 8002924:	2300      	movhi	r3, #0
 8002926:	b2db      	uxtb	r3, r3
 8002928:	e019      	b.n	800295e <HAL_ADC_ConfigChannel+0x4a2>
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002930:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002932:	fa93 f3a3 	rbit	r3, r3
 8002936:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8002938:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800293a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 800293c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800293e:	2b00      	cmp	r3, #0
 8002940:	d101      	bne.n	8002946 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8002942:	2320      	movs	r3, #32
 8002944:	e003      	b.n	800294e <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8002946:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002948:	fab3 f383 	clz	r3, r3
 800294c:	b2db      	uxtb	r3, r3
 800294e:	3301      	adds	r3, #1
 8002950:	f003 031f 	and.w	r3, r3, #31
 8002954:	2b09      	cmp	r3, #9
 8002956:	bf94      	ite	ls
 8002958:	2301      	movls	r3, #1
 800295a:	2300      	movhi	r3, #0
 800295c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800295e:	2b00      	cmp	r3, #0
 8002960:	d079      	beq.n	8002a56 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800296a:	2b00      	cmp	r3, #0
 800296c:	d107      	bne.n	800297e <HAL_ADC_ConfigChannel+0x4c2>
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	0e9b      	lsrs	r3, r3, #26
 8002974:	3301      	adds	r3, #1
 8002976:	069b      	lsls	r3, r3, #26
 8002978:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800297c:	e015      	b.n	80029aa <HAL_ADC_ConfigChannel+0x4ee>
 800297e:	683b      	ldr	r3, [r7, #0]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002984:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002986:	fa93 f3a3 	rbit	r3, r3
 800298a:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 800298c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800298e:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8002990:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002992:	2b00      	cmp	r3, #0
 8002994:	d101      	bne.n	800299a <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8002996:	2320      	movs	r3, #32
 8002998:	e003      	b.n	80029a2 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 800299a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800299c:	fab3 f383 	clz	r3, r3
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	3301      	adds	r3, #1
 80029a4:	069b      	lsls	r3, r3, #26
 80029a6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d109      	bne.n	80029ca <HAL_ADC_ConfigChannel+0x50e>
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	0e9b      	lsrs	r3, r3, #26
 80029bc:	3301      	adds	r3, #1
 80029be:	f003 031f 	and.w	r3, r3, #31
 80029c2:	2101      	movs	r1, #1
 80029c4:	fa01 f303 	lsl.w	r3, r1, r3
 80029c8:	e017      	b.n	80029fa <HAL_ADC_ConfigChannel+0x53e>
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80029d2:	fa93 f3a3 	rbit	r3, r3
 80029d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 80029d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80029da:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 80029dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d101      	bne.n	80029e6 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 80029e2:	2320      	movs	r3, #32
 80029e4:	e003      	b.n	80029ee <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 80029e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80029e8:	fab3 f383 	clz	r3, r3
 80029ec:	b2db      	uxtb	r3, r3
 80029ee:	3301      	adds	r3, #1
 80029f0:	f003 031f 	and.w	r3, r3, #31
 80029f4:	2101      	movs	r1, #1
 80029f6:	fa01 f303 	lsl.w	r3, r1, r3
 80029fa:	ea42 0103 	orr.w	r1, r2, r3
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d10a      	bne.n	8002a20 <HAL_ADC_ConfigChannel+0x564>
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	0e9b      	lsrs	r3, r3, #26
 8002a10:	3301      	adds	r3, #1
 8002a12:	f003 021f 	and.w	r2, r3, #31
 8002a16:	4613      	mov	r3, r2
 8002a18:	005b      	lsls	r3, r3, #1
 8002a1a:	4413      	add	r3, r2
 8002a1c:	051b      	lsls	r3, r3, #20
 8002a1e:	e018      	b.n	8002a52 <HAL_ADC_ConfigChannel+0x596>
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a28:	fa93 f3a3 	rbit	r3, r3
 8002a2c:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8002a2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a30:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8002a32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d101      	bne.n	8002a3c <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8002a38:	2320      	movs	r3, #32
 8002a3a:	e003      	b.n	8002a44 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8002a3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a3e:	fab3 f383 	clz	r3, r3
 8002a42:	b2db      	uxtb	r3, r3
 8002a44:	3301      	adds	r3, #1
 8002a46:	f003 021f 	and.w	r2, r3, #31
 8002a4a:	4613      	mov	r3, r2
 8002a4c:	005b      	lsls	r3, r3, #1
 8002a4e:	4413      	add	r3, r2
 8002a50:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002a52:	430b      	orrs	r3, r1
 8002a54:	e081      	b.n	8002b5a <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d107      	bne.n	8002a72 <HAL_ADC_ConfigChannel+0x5b6>
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	0e9b      	lsrs	r3, r3, #26
 8002a68:	3301      	adds	r3, #1
 8002a6a:	069b      	lsls	r3, r3, #26
 8002a6c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002a70:	e015      	b.n	8002a9e <HAL_ADC_ConfigChannel+0x5e2>
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a7a:	fa93 f3a3 	rbit	r3, r3
 8002a7e:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8002a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a82:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8002a84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d101      	bne.n	8002a8e <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8002a8a:	2320      	movs	r3, #32
 8002a8c:	e003      	b.n	8002a96 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8002a8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a90:	fab3 f383 	clz	r3, r3
 8002a94:	b2db      	uxtb	r3, r3
 8002a96:	3301      	adds	r3, #1
 8002a98:	069b      	lsls	r3, r3, #26
 8002a9a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d109      	bne.n	8002abe <HAL_ADC_ConfigChannel+0x602>
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	0e9b      	lsrs	r3, r3, #26
 8002ab0:	3301      	adds	r3, #1
 8002ab2:	f003 031f 	and.w	r3, r3, #31
 8002ab6:	2101      	movs	r1, #1
 8002ab8:	fa01 f303 	lsl.w	r3, r1, r3
 8002abc:	e017      	b.n	8002aee <HAL_ADC_ConfigChannel+0x632>
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ac4:	69fb      	ldr	r3, [r7, #28]
 8002ac6:	fa93 f3a3 	rbit	r3, r3
 8002aca:	61bb      	str	r3, [r7, #24]
  return result;
 8002acc:	69bb      	ldr	r3, [r7, #24]
 8002ace:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8002ad0:	6a3b      	ldr	r3, [r7, #32]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d101      	bne.n	8002ada <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8002ad6:	2320      	movs	r3, #32
 8002ad8:	e003      	b.n	8002ae2 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8002ada:	6a3b      	ldr	r3, [r7, #32]
 8002adc:	fab3 f383 	clz	r3, r3
 8002ae0:	b2db      	uxtb	r3, r3
 8002ae2:	3301      	adds	r3, #1
 8002ae4:	f003 031f 	and.w	r3, r3, #31
 8002ae8:	2101      	movs	r1, #1
 8002aea:	fa01 f303 	lsl.w	r3, r1, r3
 8002aee:	ea42 0103 	orr.w	r1, r2, r3
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d10d      	bne.n	8002b1a <HAL_ADC_ConfigChannel+0x65e>
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	0e9b      	lsrs	r3, r3, #26
 8002b04:	3301      	adds	r3, #1
 8002b06:	f003 021f 	and.w	r2, r3, #31
 8002b0a:	4613      	mov	r3, r2
 8002b0c:	005b      	lsls	r3, r3, #1
 8002b0e:	4413      	add	r3, r2
 8002b10:	3b1e      	subs	r3, #30
 8002b12:	051b      	lsls	r3, r3, #20
 8002b14:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002b18:	e01e      	b.n	8002b58 <HAL_ADC_ConfigChannel+0x69c>
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b20:	693b      	ldr	r3, [r7, #16]
 8002b22:	fa93 f3a3 	rbit	r3, r3
 8002b26:	60fb      	str	r3, [r7, #12]
  return result;
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002b2c:	697b      	ldr	r3, [r7, #20]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d104      	bne.n	8002b3c <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8002b32:	2320      	movs	r3, #32
 8002b34:	e006      	b.n	8002b44 <HAL_ADC_ConfigChannel+0x688>
 8002b36:	bf00      	nop
 8002b38:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002b3c:	697b      	ldr	r3, [r7, #20]
 8002b3e:	fab3 f383 	clz	r3, r3
 8002b42:	b2db      	uxtb	r3, r3
 8002b44:	3301      	adds	r3, #1
 8002b46:	f003 021f 	and.w	r2, r3, #31
 8002b4a:	4613      	mov	r3, r2
 8002b4c:	005b      	lsls	r3, r3, #1
 8002b4e:	4413      	add	r3, r2
 8002b50:	3b1e      	subs	r3, #30
 8002b52:	051b      	lsls	r3, r3, #20
 8002b54:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002b58:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002b5a:	683a      	ldr	r2, [r7, #0]
 8002b5c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002b5e:	4619      	mov	r1, r3
 8002b60:	f7ff f8a0 	bl	8001ca4 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	681a      	ldr	r2, [r3, #0]
 8002b68:	4b44      	ldr	r3, [pc, #272]	@ (8002c7c <HAL_ADC_ConfigChannel+0x7c0>)
 8002b6a:	4013      	ands	r3, r2
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d07a      	beq.n	8002c66 <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002b70:	4843      	ldr	r0, [pc, #268]	@ (8002c80 <HAL_ADC_ConfigChannel+0x7c4>)
 8002b72:	f7fe fff5 	bl	8001b60 <LL_ADC_GetCommonPathInternalCh>
 8002b76:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	4a41      	ldr	r2, [pc, #260]	@ (8002c84 <HAL_ADC_ConfigChannel+0x7c8>)
 8002b80:	4293      	cmp	r3, r2
 8002b82:	d12c      	bne.n	8002bde <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002b84:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002b88:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d126      	bne.n	8002bde <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4a3c      	ldr	r2, [pc, #240]	@ (8002c88 <HAL_ADC_ConfigChannel+0x7cc>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d004      	beq.n	8002ba4 <HAL_ADC_ConfigChannel+0x6e8>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4a3b      	ldr	r2, [pc, #236]	@ (8002c8c <HAL_ADC_ConfigChannel+0x7d0>)
 8002ba0:	4293      	cmp	r3, r2
 8002ba2:	d15d      	bne.n	8002c60 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002ba4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002ba8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002bac:	4619      	mov	r1, r3
 8002bae:	4834      	ldr	r0, [pc, #208]	@ (8002c80 <HAL_ADC_ConfigChannel+0x7c4>)
 8002bb0:	f7fe ffc3 	bl	8001b3a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002bb4:	4b36      	ldr	r3, [pc, #216]	@ (8002c90 <HAL_ADC_ConfigChannel+0x7d4>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	099b      	lsrs	r3, r3, #6
 8002bba:	4a36      	ldr	r2, [pc, #216]	@ (8002c94 <HAL_ADC_ConfigChannel+0x7d8>)
 8002bbc:	fba2 2303 	umull	r2, r3, r2, r3
 8002bc0:	099b      	lsrs	r3, r3, #6
 8002bc2:	1c5a      	adds	r2, r3, #1
 8002bc4:	4613      	mov	r3, r2
 8002bc6:	005b      	lsls	r3, r3, #1
 8002bc8:	4413      	add	r3, r2
 8002bca:	009b      	lsls	r3, r3, #2
 8002bcc:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002bce:	e002      	b.n	8002bd6 <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 8002bd0:	68bb      	ldr	r3, [r7, #8]
 8002bd2:	3b01      	subs	r3, #1
 8002bd4:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002bd6:	68bb      	ldr	r3, [r7, #8]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d1f9      	bne.n	8002bd0 <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002bdc:	e040      	b.n	8002c60 <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	4a2d      	ldr	r2, [pc, #180]	@ (8002c98 <HAL_ADC_ConfigChannel+0x7dc>)
 8002be4:	4293      	cmp	r3, r2
 8002be6:	d118      	bne.n	8002c1a <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002be8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002bec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d112      	bne.n	8002c1a <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4a23      	ldr	r2, [pc, #140]	@ (8002c88 <HAL_ADC_ConfigChannel+0x7cc>)
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d004      	beq.n	8002c08 <HAL_ADC_ConfigChannel+0x74c>
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	4a22      	ldr	r2, [pc, #136]	@ (8002c8c <HAL_ADC_ConfigChannel+0x7d0>)
 8002c04:	4293      	cmp	r3, r2
 8002c06:	d12d      	bne.n	8002c64 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002c08:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002c0c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002c10:	4619      	mov	r1, r3
 8002c12:	481b      	ldr	r0, [pc, #108]	@ (8002c80 <HAL_ADC_ConfigChannel+0x7c4>)
 8002c14:	f7fe ff91 	bl	8001b3a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002c18:	e024      	b.n	8002c64 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	4a1f      	ldr	r2, [pc, #124]	@ (8002c9c <HAL_ADC_ConfigChannel+0x7e0>)
 8002c20:	4293      	cmp	r3, r2
 8002c22:	d120      	bne.n	8002c66 <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002c24:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002c28:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d11a      	bne.n	8002c66 <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a14      	ldr	r2, [pc, #80]	@ (8002c88 <HAL_ADC_ConfigChannel+0x7cc>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d115      	bne.n	8002c66 <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002c3a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002c3e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002c42:	4619      	mov	r1, r3
 8002c44:	480e      	ldr	r0, [pc, #56]	@ (8002c80 <HAL_ADC_ConfigChannel+0x7c4>)
 8002c46:	f7fe ff78 	bl	8001b3a <LL_ADC_SetCommonPathInternalCh>
 8002c4a:	e00c      	b.n	8002c66 <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c50:	f043 0220 	orr.w	r2, r3, #32
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002c58:	2301      	movs	r3, #1
 8002c5a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8002c5e:	e002      	b.n	8002c66 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002c60:	bf00      	nop
 8002c62:	e000      	b.n	8002c66 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002c64:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2200      	movs	r2, #0
 8002c6a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002c6e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002c72:	4618      	mov	r0, r3
 8002c74:	37d8      	adds	r7, #216	@ 0xd8
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	bf00      	nop
 8002c7c:	80080000 	.word	0x80080000
 8002c80:	50040300 	.word	0x50040300
 8002c84:	c7520000 	.word	0xc7520000
 8002c88:	50040000 	.word	0x50040000
 8002c8c:	50040200 	.word	0x50040200
 8002c90:	20000000 	.word	0x20000000
 8002c94:	053e2d63 	.word	0x053e2d63
 8002c98:	cb840000 	.word	0xcb840000
 8002c9c:	80000001 	.word	0x80000001

08002ca0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b084      	sub	sp, #16
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002ca8:	2300      	movs	r3, #0
 8002caa:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	f7ff f8c5 	bl	8001e40 <LL_ADC_IsEnabled>
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d169      	bne.n	8002d90 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	689a      	ldr	r2, [r3, #8]
 8002cc2:	4b36      	ldr	r3, [pc, #216]	@ (8002d9c <ADC_Enable+0xfc>)
 8002cc4:	4013      	ands	r3, r2
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d00d      	beq.n	8002ce6 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cce:	f043 0210 	orr.w	r2, r3, #16
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cda:	f043 0201 	orr.w	r2, r3, #1
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	e055      	b.n	8002d92 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	4618      	mov	r0, r3
 8002cec:	f7ff f894 	bl	8001e18 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002cf0:	482b      	ldr	r0, [pc, #172]	@ (8002da0 <ADC_Enable+0x100>)
 8002cf2:	f7fe ff35 	bl	8001b60 <LL_ADC_GetCommonPathInternalCh>
 8002cf6:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002cf8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d013      	beq.n	8002d28 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002d00:	4b28      	ldr	r3, [pc, #160]	@ (8002da4 <ADC_Enable+0x104>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	099b      	lsrs	r3, r3, #6
 8002d06:	4a28      	ldr	r2, [pc, #160]	@ (8002da8 <ADC_Enable+0x108>)
 8002d08:	fba2 2303 	umull	r2, r3, r2, r3
 8002d0c:	099b      	lsrs	r3, r3, #6
 8002d0e:	1c5a      	adds	r2, r3, #1
 8002d10:	4613      	mov	r3, r2
 8002d12:	005b      	lsls	r3, r3, #1
 8002d14:	4413      	add	r3, r2
 8002d16:	009b      	lsls	r3, r3, #2
 8002d18:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002d1a:	e002      	b.n	8002d22 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002d1c:	68bb      	ldr	r3, [r7, #8]
 8002d1e:	3b01      	subs	r3, #1
 8002d20:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002d22:	68bb      	ldr	r3, [r7, #8]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d1f9      	bne.n	8002d1c <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002d28:	f7fe fec4 	bl	8001ab4 <HAL_GetTick>
 8002d2c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002d2e:	e028      	b.n	8002d82 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4618      	mov	r0, r3
 8002d36:	f7ff f883 	bl	8001e40 <LL_ADC_IsEnabled>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d104      	bne.n	8002d4a <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4618      	mov	r0, r3
 8002d46:	f7ff f867 	bl	8001e18 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002d4a:	f7fe feb3 	bl	8001ab4 <HAL_GetTick>
 8002d4e:	4602      	mov	r2, r0
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	1ad3      	subs	r3, r2, r3
 8002d54:	2b02      	cmp	r3, #2
 8002d56:	d914      	bls.n	8002d82 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f003 0301 	and.w	r3, r3, #1
 8002d62:	2b01      	cmp	r3, #1
 8002d64:	d00d      	beq.n	8002d82 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d6a:	f043 0210 	orr.w	r2, r3, #16
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d76:	f043 0201 	orr.w	r2, r3, #1
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002d7e:	2301      	movs	r3, #1
 8002d80:	e007      	b.n	8002d92 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f003 0301 	and.w	r3, r3, #1
 8002d8c:	2b01      	cmp	r3, #1
 8002d8e:	d1cf      	bne.n	8002d30 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002d90:	2300      	movs	r3, #0
}
 8002d92:	4618      	mov	r0, r3
 8002d94:	3710      	adds	r7, #16
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bd80      	pop	{r7, pc}
 8002d9a:	bf00      	nop
 8002d9c:	8000003f 	.word	0x8000003f
 8002da0:	50040300 	.word	0x50040300
 8002da4:	20000000 	.word	0x20000000
 8002da8:	053e2d63 	.word	0x053e2d63

08002dac <LL_ADC_IsEnabled>:
{
 8002dac:	b480      	push	{r7}
 8002dae:	b083      	sub	sp, #12
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	689b      	ldr	r3, [r3, #8]
 8002db8:	f003 0301 	and.w	r3, r3, #1
 8002dbc:	2b01      	cmp	r3, #1
 8002dbe:	d101      	bne.n	8002dc4 <LL_ADC_IsEnabled+0x18>
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	e000      	b.n	8002dc6 <LL_ADC_IsEnabled+0x1a>
 8002dc4:	2300      	movs	r3, #0
}
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	370c      	adds	r7, #12
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd0:	4770      	bx	lr

08002dd2 <LL_ADC_REG_IsConversionOngoing>:
{
 8002dd2:	b480      	push	{r7}
 8002dd4:	b083      	sub	sp, #12
 8002dd6:	af00      	add	r7, sp, #0
 8002dd8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	689b      	ldr	r3, [r3, #8]
 8002dde:	f003 0304 	and.w	r3, r3, #4
 8002de2:	2b04      	cmp	r3, #4
 8002de4:	d101      	bne.n	8002dea <LL_ADC_REG_IsConversionOngoing+0x18>
 8002de6:	2301      	movs	r3, #1
 8002de8:	e000      	b.n	8002dec <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002dea:	2300      	movs	r3, #0
}
 8002dec:	4618      	mov	r0, r3
 8002dee:	370c      	adds	r7, #12
 8002df0:	46bd      	mov	sp, r7
 8002df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df6:	4770      	bx	lr

08002df8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8002df8:	b590      	push	{r4, r7, lr}
 8002dfa:	b09f      	sub	sp, #124	@ 0x7c
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
 8002e00:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e02:	2300      	movs	r3, #0
 8002e04:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002e0e:	2b01      	cmp	r3, #1
 8002e10:	d101      	bne.n	8002e16 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002e12:	2302      	movs	r3, #2
 8002e14:	e093      	b.n	8002f3e <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2201      	movs	r2, #1
 8002e1a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8002e1e:	2300      	movs	r3, #0
 8002e20:	65fb      	str	r3, [r7, #92]	@ 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8002e22:	2300      	movs	r3, #0
 8002e24:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	4a47      	ldr	r2, [pc, #284]	@ (8002f48 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002e2c:	4293      	cmp	r3, r2
 8002e2e:	d102      	bne.n	8002e36 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002e30:	4b46      	ldr	r3, [pc, #280]	@ (8002f4c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002e32:	60bb      	str	r3, [r7, #8]
 8002e34:	e001      	b.n	8002e3a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002e36:	2300      	movs	r3, #0
 8002e38:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8002e3a:	68bb      	ldr	r3, [r7, #8]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d10b      	bne.n	8002e58 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e44:	f043 0220 	orr.w	r2, r3, #32
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2200      	movs	r2, #0
 8002e50:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8002e54:	2301      	movs	r3, #1
 8002e56:	e072      	b.n	8002f3e <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8002e58:	68bb      	ldr	r3, [r7, #8]
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	f7ff ffb9 	bl	8002dd2 <LL_ADC_REG_IsConversionOngoing>
 8002e60:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	4618      	mov	r0, r3
 8002e68:	f7ff ffb3 	bl	8002dd2 <LL_ADC_REG_IsConversionOngoing>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d154      	bne.n	8002f1c <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8002e72:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d151      	bne.n	8002f1c <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002e78:	4b35      	ldr	r3, [pc, #212]	@ (8002f50 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8002e7a:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d02c      	beq.n	8002ede <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002e84:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002e86:	689b      	ldr	r3, [r3, #8]
 8002e88:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	6859      	ldr	r1, [r3, #4]
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002e96:	035b      	lsls	r3, r3, #13
 8002e98:	430b      	orrs	r3, r1
 8002e9a:	431a      	orrs	r2, r3
 8002e9c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002e9e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002ea0:	4829      	ldr	r0, [pc, #164]	@ (8002f48 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002ea2:	f7ff ff83 	bl	8002dac <LL_ADC_IsEnabled>
 8002ea6:	4604      	mov	r4, r0
 8002ea8:	4828      	ldr	r0, [pc, #160]	@ (8002f4c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002eaa:	f7ff ff7f 	bl	8002dac <LL_ADC_IsEnabled>
 8002eae:	4603      	mov	r3, r0
 8002eb0:	431c      	orrs	r4, r3
 8002eb2:	4828      	ldr	r0, [pc, #160]	@ (8002f54 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8002eb4:	f7ff ff7a 	bl	8002dac <LL_ADC_IsEnabled>
 8002eb8:	4603      	mov	r3, r0
 8002eba:	4323      	orrs	r3, r4
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d137      	bne.n	8002f30 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002ec0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002ec2:	689b      	ldr	r3, [r3, #8]
 8002ec4:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002ec8:	f023 030f 	bic.w	r3, r3, #15
 8002ecc:	683a      	ldr	r2, [r7, #0]
 8002ece:	6811      	ldr	r1, [r2, #0]
 8002ed0:	683a      	ldr	r2, [r7, #0]
 8002ed2:	6892      	ldr	r2, [r2, #8]
 8002ed4:	430a      	orrs	r2, r1
 8002ed6:	431a      	orrs	r2, r3
 8002ed8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002eda:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002edc:	e028      	b.n	8002f30 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002ede:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002ee0:	689b      	ldr	r3, [r3, #8]
 8002ee2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002ee6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002ee8:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002eea:	4817      	ldr	r0, [pc, #92]	@ (8002f48 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002eec:	f7ff ff5e 	bl	8002dac <LL_ADC_IsEnabled>
 8002ef0:	4604      	mov	r4, r0
 8002ef2:	4816      	ldr	r0, [pc, #88]	@ (8002f4c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002ef4:	f7ff ff5a 	bl	8002dac <LL_ADC_IsEnabled>
 8002ef8:	4603      	mov	r3, r0
 8002efa:	431c      	orrs	r4, r3
 8002efc:	4815      	ldr	r0, [pc, #84]	@ (8002f54 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8002efe:	f7ff ff55 	bl	8002dac <LL_ADC_IsEnabled>
 8002f02:	4603      	mov	r3, r0
 8002f04:	4323      	orrs	r3, r4
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d112      	bne.n	8002f30 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002f0a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f0c:	689b      	ldr	r3, [r3, #8]
 8002f0e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002f12:	f023 030f 	bic.w	r3, r3, #15
 8002f16:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002f18:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002f1a:	e009      	b.n	8002f30 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f20:	f043 0220 	orr.w	r2, r3, #32
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002f28:	2301      	movs	r3, #1
 8002f2a:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8002f2e:	e000      	b.n	8002f32 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002f30:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2200      	movs	r2, #0
 8002f36:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002f3a:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8002f3e:	4618      	mov	r0, r3
 8002f40:	377c      	adds	r7, #124	@ 0x7c
 8002f42:	46bd      	mov	sp, r7
 8002f44:	bd90      	pop	{r4, r7, pc}
 8002f46:	bf00      	nop
 8002f48:	50040000 	.word	0x50040000
 8002f4c:	50040100 	.word	0x50040100
 8002f50:	50040300 	.word	0x50040300
 8002f54:	50040200 	.word	0x50040200

08002f58 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f58:	b480      	push	{r7}
 8002f5a:	b085      	sub	sp, #20
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	f003 0307 	and.w	r3, r3, #7
 8002f66:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f68:	4b0c      	ldr	r3, [pc, #48]	@ (8002f9c <__NVIC_SetPriorityGrouping+0x44>)
 8002f6a:	68db      	ldr	r3, [r3, #12]
 8002f6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f6e:	68ba      	ldr	r2, [r7, #8]
 8002f70:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002f74:	4013      	ands	r3, r2
 8002f76:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f7c:	68bb      	ldr	r3, [r7, #8]
 8002f7e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f80:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002f84:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f88:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f8a:	4a04      	ldr	r2, [pc, #16]	@ (8002f9c <__NVIC_SetPriorityGrouping+0x44>)
 8002f8c:	68bb      	ldr	r3, [r7, #8]
 8002f8e:	60d3      	str	r3, [r2, #12]
}
 8002f90:	bf00      	nop
 8002f92:	3714      	adds	r7, #20
 8002f94:	46bd      	mov	sp, r7
 8002f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9a:	4770      	bx	lr
 8002f9c:	e000ed00 	.word	0xe000ed00

08002fa0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002fa4:	4b04      	ldr	r3, [pc, #16]	@ (8002fb8 <__NVIC_GetPriorityGrouping+0x18>)
 8002fa6:	68db      	ldr	r3, [r3, #12]
 8002fa8:	0a1b      	lsrs	r3, r3, #8
 8002faa:	f003 0307 	and.w	r3, r3, #7
}
 8002fae:	4618      	mov	r0, r3
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb6:	4770      	bx	lr
 8002fb8:	e000ed00 	.word	0xe000ed00

08002fbc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	b083      	sub	sp, #12
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	6039      	str	r1, [r7, #0]
 8002fc6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	db0a      	blt.n	8002fe6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	b2da      	uxtb	r2, r3
 8002fd4:	490c      	ldr	r1, [pc, #48]	@ (8003008 <__NVIC_SetPriority+0x4c>)
 8002fd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fda:	0112      	lsls	r2, r2, #4
 8002fdc:	b2d2      	uxtb	r2, r2
 8002fde:	440b      	add	r3, r1
 8002fe0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002fe4:	e00a      	b.n	8002ffc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	b2da      	uxtb	r2, r3
 8002fea:	4908      	ldr	r1, [pc, #32]	@ (800300c <__NVIC_SetPriority+0x50>)
 8002fec:	79fb      	ldrb	r3, [r7, #7]
 8002fee:	f003 030f 	and.w	r3, r3, #15
 8002ff2:	3b04      	subs	r3, #4
 8002ff4:	0112      	lsls	r2, r2, #4
 8002ff6:	b2d2      	uxtb	r2, r2
 8002ff8:	440b      	add	r3, r1
 8002ffa:	761a      	strb	r2, [r3, #24]
}
 8002ffc:	bf00      	nop
 8002ffe:	370c      	adds	r7, #12
 8003000:	46bd      	mov	sp, r7
 8003002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003006:	4770      	bx	lr
 8003008:	e000e100 	.word	0xe000e100
 800300c:	e000ed00 	.word	0xe000ed00

08003010 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003010:	b480      	push	{r7}
 8003012:	b089      	sub	sp, #36	@ 0x24
 8003014:	af00      	add	r7, sp, #0
 8003016:	60f8      	str	r0, [r7, #12]
 8003018:	60b9      	str	r1, [r7, #8]
 800301a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	f003 0307 	and.w	r3, r3, #7
 8003022:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003024:	69fb      	ldr	r3, [r7, #28]
 8003026:	f1c3 0307 	rsb	r3, r3, #7
 800302a:	2b04      	cmp	r3, #4
 800302c:	bf28      	it	cs
 800302e:	2304      	movcs	r3, #4
 8003030:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003032:	69fb      	ldr	r3, [r7, #28]
 8003034:	3304      	adds	r3, #4
 8003036:	2b06      	cmp	r3, #6
 8003038:	d902      	bls.n	8003040 <NVIC_EncodePriority+0x30>
 800303a:	69fb      	ldr	r3, [r7, #28]
 800303c:	3b03      	subs	r3, #3
 800303e:	e000      	b.n	8003042 <NVIC_EncodePriority+0x32>
 8003040:	2300      	movs	r3, #0
 8003042:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003044:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003048:	69bb      	ldr	r3, [r7, #24]
 800304a:	fa02 f303 	lsl.w	r3, r2, r3
 800304e:	43da      	mvns	r2, r3
 8003050:	68bb      	ldr	r3, [r7, #8]
 8003052:	401a      	ands	r2, r3
 8003054:	697b      	ldr	r3, [r7, #20]
 8003056:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003058:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800305c:	697b      	ldr	r3, [r7, #20]
 800305e:	fa01 f303 	lsl.w	r3, r1, r3
 8003062:	43d9      	mvns	r1, r3
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003068:	4313      	orrs	r3, r2
         );
}
 800306a:	4618      	mov	r0, r3
 800306c:	3724      	adds	r7, #36	@ 0x24
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr
	...

08003078 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b082      	sub	sp, #8
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	3b01      	subs	r3, #1
 8003084:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003088:	d301      	bcc.n	800308e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800308a:	2301      	movs	r3, #1
 800308c:	e00f      	b.n	80030ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800308e:	4a0a      	ldr	r2, [pc, #40]	@ (80030b8 <SysTick_Config+0x40>)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	3b01      	subs	r3, #1
 8003094:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003096:	210f      	movs	r1, #15
 8003098:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800309c:	f7ff ff8e 	bl	8002fbc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80030a0:	4b05      	ldr	r3, [pc, #20]	@ (80030b8 <SysTick_Config+0x40>)
 80030a2:	2200      	movs	r2, #0
 80030a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80030a6:	4b04      	ldr	r3, [pc, #16]	@ (80030b8 <SysTick_Config+0x40>)
 80030a8:	2207      	movs	r2, #7
 80030aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80030ac:	2300      	movs	r3, #0
}
 80030ae:	4618      	mov	r0, r3
 80030b0:	3708      	adds	r7, #8
 80030b2:	46bd      	mov	sp, r7
 80030b4:	bd80      	pop	{r7, pc}
 80030b6:	bf00      	nop
 80030b8:	e000e010 	.word	0xe000e010

080030bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b082      	sub	sp, #8
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80030c4:	6878      	ldr	r0, [r7, #4]
 80030c6:	f7ff ff47 	bl	8002f58 <__NVIC_SetPriorityGrouping>
}
 80030ca:	bf00      	nop
 80030cc:	3708      	adds	r7, #8
 80030ce:	46bd      	mov	sp, r7
 80030d0:	bd80      	pop	{r7, pc}

080030d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030d2:	b580      	push	{r7, lr}
 80030d4:	b086      	sub	sp, #24
 80030d6:	af00      	add	r7, sp, #0
 80030d8:	4603      	mov	r3, r0
 80030da:	60b9      	str	r1, [r7, #8]
 80030dc:	607a      	str	r2, [r7, #4]
 80030de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80030e0:	2300      	movs	r3, #0
 80030e2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80030e4:	f7ff ff5c 	bl	8002fa0 <__NVIC_GetPriorityGrouping>
 80030e8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80030ea:	687a      	ldr	r2, [r7, #4]
 80030ec:	68b9      	ldr	r1, [r7, #8]
 80030ee:	6978      	ldr	r0, [r7, #20]
 80030f0:	f7ff ff8e 	bl	8003010 <NVIC_EncodePriority>
 80030f4:	4602      	mov	r2, r0
 80030f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030fa:	4611      	mov	r1, r2
 80030fc:	4618      	mov	r0, r3
 80030fe:	f7ff ff5d 	bl	8002fbc <__NVIC_SetPriority>
}
 8003102:	bf00      	nop
 8003104:	3718      	adds	r7, #24
 8003106:	46bd      	mov	sp, r7
 8003108:	bd80      	pop	{r7, pc}

0800310a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800310a:	b580      	push	{r7, lr}
 800310c:	b082      	sub	sp, #8
 800310e:	af00      	add	r7, sp, #0
 8003110:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003112:	6878      	ldr	r0, [r7, #4]
 8003114:	f7ff ffb0 	bl	8003078 <SysTick_Config>
 8003118:	4603      	mov	r3, r0
}
 800311a:	4618      	mov	r0, r3
 800311c:	3708      	adds	r7, #8
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}
	...

08003124 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003124:	b480      	push	{r7}
 8003126:	b087      	sub	sp, #28
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
 800312c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800312e:	2300      	movs	r3, #0
 8003130:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003132:	e17f      	b.n	8003434 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	681a      	ldr	r2, [r3, #0]
 8003138:	2101      	movs	r1, #1
 800313a:	697b      	ldr	r3, [r7, #20]
 800313c:	fa01 f303 	lsl.w	r3, r1, r3
 8003140:	4013      	ands	r3, r2
 8003142:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	2b00      	cmp	r3, #0
 8003148:	f000 8171 	beq.w	800342e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	f003 0303 	and.w	r3, r3, #3
 8003154:	2b01      	cmp	r3, #1
 8003156:	d005      	beq.n	8003164 <HAL_GPIO_Init+0x40>
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	f003 0303 	and.w	r3, r3, #3
 8003160:	2b02      	cmp	r3, #2
 8003162:	d130      	bne.n	80031c6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	689b      	ldr	r3, [r3, #8]
 8003168:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800316a:	697b      	ldr	r3, [r7, #20]
 800316c:	005b      	lsls	r3, r3, #1
 800316e:	2203      	movs	r2, #3
 8003170:	fa02 f303 	lsl.w	r3, r2, r3
 8003174:	43db      	mvns	r3, r3
 8003176:	693a      	ldr	r2, [r7, #16]
 8003178:	4013      	ands	r3, r2
 800317a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800317c:	683b      	ldr	r3, [r7, #0]
 800317e:	68da      	ldr	r2, [r3, #12]
 8003180:	697b      	ldr	r3, [r7, #20]
 8003182:	005b      	lsls	r3, r3, #1
 8003184:	fa02 f303 	lsl.w	r3, r2, r3
 8003188:	693a      	ldr	r2, [r7, #16]
 800318a:	4313      	orrs	r3, r2
 800318c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	693a      	ldr	r2, [r7, #16]
 8003192:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	685b      	ldr	r3, [r3, #4]
 8003198:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800319a:	2201      	movs	r2, #1
 800319c:	697b      	ldr	r3, [r7, #20]
 800319e:	fa02 f303 	lsl.w	r3, r2, r3
 80031a2:	43db      	mvns	r3, r3
 80031a4:	693a      	ldr	r2, [r7, #16]
 80031a6:	4013      	ands	r3, r2
 80031a8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	685b      	ldr	r3, [r3, #4]
 80031ae:	091b      	lsrs	r3, r3, #4
 80031b0:	f003 0201 	and.w	r2, r3, #1
 80031b4:	697b      	ldr	r3, [r7, #20]
 80031b6:	fa02 f303 	lsl.w	r3, r2, r3
 80031ba:	693a      	ldr	r2, [r7, #16]
 80031bc:	4313      	orrs	r3, r2
 80031be:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	693a      	ldr	r2, [r7, #16]
 80031c4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	f003 0303 	and.w	r3, r3, #3
 80031ce:	2b03      	cmp	r3, #3
 80031d0:	d118      	bne.n	8003204 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031d6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80031d8:	2201      	movs	r2, #1
 80031da:	697b      	ldr	r3, [r7, #20]
 80031dc:	fa02 f303 	lsl.w	r3, r2, r3
 80031e0:	43db      	mvns	r3, r3
 80031e2:	693a      	ldr	r2, [r7, #16]
 80031e4:	4013      	ands	r3, r2
 80031e6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	685b      	ldr	r3, [r3, #4]
 80031ec:	08db      	lsrs	r3, r3, #3
 80031ee:	f003 0201 	and.w	r2, r3, #1
 80031f2:	697b      	ldr	r3, [r7, #20]
 80031f4:	fa02 f303 	lsl.w	r3, r2, r3
 80031f8:	693a      	ldr	r2, [r7, #16]
 80031fa:	4313      	orrs	r3, r2
 80031fc:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	693a      	ldr	r2, [r7, #16]
 8003202:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	685b      	ldr	r3, [r3, #4]
 8003208:	f003 0303 	and.w	r3, r3, #3
 800320c:	2b03      	cmp	r3, #3
 800320e:	d017      	beq.n	8003240 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	68db      	ldr	r3, [r3, #12]
 8003214:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003216:	697b      	ldr	r3, [r7, #20]
 8003218:	005b      	lsls	r3, r3, #1
 800321a:	2203      	movs	r2, #3
 800321c:	fa02 f303 	lsl.w	r3, r2, r3
 8003220:	43db      	mvns	r3, r3
 8003222:	693a      	ldr	r2, [r7, #16]
 8003224:	4013      	ands	r3, r2
 8003226:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	689a      	ldr	r2, [r3, #8]
 800322c:	697b      	ldr	r3, [r7, #20]
 800322e:	005b      	lsls	r3, r3, #1
 8003230:	fa02 f303 	lsl.w	r3, r2, r3
 8003234:	693a      	ldr	r2, [r7, #16]
 8003236:	4313      	orrs	r3, r2
 8003238:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	693a      	ldr	r2, [r7, #16]
 800323e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	685b      	ldr	r3, [r3, #4]
 8003244:	f003 0303 	and.w	r3, r3, #3
 8003248:	2b02      	cmp	r3, #2
 800324a:	d123      	bne.n	8003294 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800324c:	697b      	ldr	r3, [r7, #20]
 800324e:	08da      	lsrs	r2, r3, #3
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	3208      	adds	r2, #8
 8003254:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003258:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800325a:	697b      	ldr	r3, [r7, #20]
 800325c:	f003 0307 	and.w	r3, r3, #7
 8003260:	009b      	lsls	r3, r3, #2
 8003262:	220f      	movs	r2, #15
 8003264:	fa02 f303 	lsl.w	r3, r2, r3
 8003268:	43db      	mvns	r3, r3
 800326a:	693a      	ldr	r2, [r7, #16]
 800326c:	4013      	ands	r3, r2
 800326e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	691a      	ldr	r2, [r3, #16]
 8003274:	697b      	ldr	r3, [r7, #20]
 8003276:	f003 0307 	and.w	r3, r3, #7
 800327a:	009b      	lsls	r3, r3, #2
 800327c:	fa02 f303 	lsl.w	r3, r2, r3
 8003280:	693a      	ldr	r2, [r7, #16]
 8003282:	4313      	orrs	r3, r2
 8003284:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003286:	697b      	ldr	r3, [r7, #20]
 8003288:	08da      	lsrs	r2, r3, #3
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	3208      	adds	r2, #8
 800328e:	6939      	ldr	r1, [r7, #16]
 8003290:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800329a:	697b      	ldr	r3, [r7, #20]
 800329c:	005b      	lsls	r3, r3, #1
 800329e:	2203      	movs	r2, #3
 80032a0:	fa02 f303 	lsl.w	r3, r2, r3
 80032a4:	43db      	mvns	r3, r3
 80032a6:	693a      	ldr	r2, [r7, #16]
 80032a8:	4013      	ands	r3, r2
 80032aa:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	f003 0203 	and.w	r2, r3, #3
 80032b4:	697b      	ldr	r3, [r7, #20]
 80032b6:	005b      	lsls	r3, r3, #1
 80032b8:	fa02 f303 	lsl.w	r3, r2, r3
 80032bc:	693a      	ldr	r2, [r7, #16]
 80032be:	4313      	orrs	r3, r2
 80032c0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	693a      	ldr	r2, [r7, #16]
 80032c6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	f000 80ac 	beq.w	800342e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032d6:	4b5f      	ldr	r3, [pc, #380]	@ (8003454 <HAL_GPIO_Init+0x330>)
 80032d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032da:	4a5e      	ldr	r2, [pc, #376]	@ (8003454 <HAL_GPIO_Init+0x330>)
 80032dc:	f043 0301 	orr.w	r3, r3, #1
 80032e0:	6613      	str	r3, [r2, #96]	@ 0x60
 80032e2:	4b5c      	ldr	r3, [pc, #368]	@ (8003454 <HAL_GPIO_Init+0x330>)
 80032e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032e6:	f003 0301 	and.w	r3, r3, #1
 80032ea:	60bb      	str	r3, [r7, #8]
 80032ec:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80032ee:	4a5a      	ldr	r2, [pc, #360]	@ (8003458 <HAL_GPIO_Init+0x334>)
 80032f0:	697b      	ldr	r3, [r7, #20]
 80032f2:	089b      	lsrs	r3, r3, #2
 80032f4:	3302      	adds	r3, #2
 80032f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032fa:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80032fc:	697b      	ldr	r3, [r7, #20]
 80032fe:	f003 0303 	and.w	r3, r3, #3
 8003302:	009b      	lsls	r3, r3, #2
 8003304:	220f      	movs	r2, #15
 8003306:	fa02 f303 	lsl.w	r3, r2, r3
 800330a:	43db      	mvns	r3, r3
 800330c:	693a      	ldr	r2, [r7, #16]
 800330e:	4013      	ands	r3, r2
 8003310:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003318:	d025      	beq.n	8003366 <HAL_GPIO_Init+0x242>
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	4a4f      	ldr	r2, [pc, #316]	@ (800345c <HAL_GPIO_Init+0x338>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d01f      	beq.n	8003362 <HAL_GPIO_Init+0x23e>
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	4a4e      	ldr	r2, [pc, #312]	@ (8003460 <HAL_GPIO_Init+0x33c>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d019      	beq.n	800335e <HAL_GPIO_Init+0x23a>
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	4a4d      	ldr	r2, [pc, #308]	@ (8003464 <HAL_GPIO_Init+0x340>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d013      	beq.n	800335a <HAL_GPIO_Init+0x236>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	4a4c      	ldr	r2, [pc, #304]	@ (8003468 <HAL_GPIO_Init+0x344>)
 8003336:	4293      	cmp	r3, r2
 8003338:	d00d      	beq.n	8003356 <HAL_GPIO_Init+0x232>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	4a4b      	ldr	r2, [pc, #300]	@ (800346c <HAL_GPIO_Init+0x348>)
 800333e:	4293      	cmp	r3, r2
 8003340:	d007      	beq.n	8003352 <HAL_GPIO_Init+0x22e>
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	4a4a      	ldr	r2, [pc, #296]	@ (8003470 <HAL_GPIO_Init+0x34c>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d101      	bne.n	800334e <HAL_GPIO_Init+0x22a>
 800334a:	2306      	movs	r3, #6
 800334c:	e00c      	b.n	8003368 <HAL_GPIO_Init+0x244>
 800334e:	2307      	movs	r3, #7
 8003350:	e00a      	b.n	8003368 <HAL_GPIO_Init+0x244>
 8003352:	2305      	movs	r3, #5
 8003354:	e008      	b.n	8003368 <HAL_GPIO_Init+0x244>
 8003356:	2304      	movs	r3, #4
 8003358:	e006      	b.n	8003368 <HAL_GPIO_Init+0x244>
 800335a:	2303      	movs	r3, #3
 800335c:	e004      	b.n	8003368 <HAL_GPIO_Init+0x244>
 800335e:	2302      	movs	r3, #2
 8003360:	e002      	b.n	8003368 <HAL_GPIO_Init+0x244>
 8003362:	2301      	movs	r3, #1
 8003364:	e000      	b.n	8003368 <HAL_GPIO_Init+0x244>
 8003366:	2300      	movs	r3, #0
 8003368:	697a      	ldr	r2, [r7, #20]
 800336a:	f002 0203 	and.w	r2, r2, #3
 800336e:	0092      	lsls	r2, r2, #2
 8003370:	4093      	lsls	r3, r2
 8003372:	693a      	ldr	r2, [r7, #16]
 8003374:	4313      	orrs	r3, r2
 8003376:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003378:	4937      	ldr	r1, [pc, #220]	@ (8003458 <HAL_GPIO_Init+0x334>)
 800337a:	697b      	ldr	r3, [r7, #20]
 800337c:	089b      	lsrs	r3, r3, #2
 800337e:	3302      	adds	r3, #2
 8003380:	693a      	ldr	r2, [r7, #16]
 8003382:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003386:	4b3b      	ldr	r3, [pc, #236]	@ (8003474 <HAL_GPIO_Init+0x350>)
 8003388:	689b      	ldr	r3, [r3, #8]
 800338a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	43db      	mvns	r3, r3
 8003390:	693a      	ldr	r2, [r7, #16]
 8003392:	4013      	ands	r3, r2
 8003394:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	685b      	ldr	r3, [r3, #4]
 800339a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d003      	beq.n	80033aa <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80033a2:	693a      	ldr	r2, [r7, #16]
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	4313      	orrs	r3, r2
 80033a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80033aa:	4a32      	ldr	r2, [pc, #200]	@ (8003474 <HAL_GPIO_Init+0x350>)
 80033ac:	693b      	ldr	r3, [r7, #16]
 80033ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80033b0:	4b30      	ldr	r3, [pc, #192]	@ (8003474 <HAL_GPIO_Init+0x350>)
 80033b2:	68db      	ldr	r3, [r3, #12]
 80033b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	43db      	mvns	r3, r3
 80033ba:	693a      	ldr	r2, [r7, #16]
 80033bc:	4013      	ands	r3, r2
 80033be:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d003      	beq.n	80033d4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80033cc:	693a      	ldr	r2, [r7, #16]
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	4313      	orrs	r3, r2
 80033d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80033d4:	4a27      	ldr	r2, [pc, #156]	@ (8003474 <HAL_GPIO_Init+0x350>)
 80033d6:	693b      	ldr	r3, [r7, #16]
 80033d8:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80033da:	4b26      	ldr	r3, [pc, #152]	@ (8003474 <HAL_GPIO_Init+0x350>)
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	43db      	mvns	r3, r3
 80033e4:	693a      	ldr	r2, [r7, #16]
 80033e6:	4013      	ands	r3, r2
 80033e8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	685b      	ldr	r3, [r3, #4]
 80033ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d003      	beq.n	80033fe <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80033f6:	693a      	ldr	r2, [r7, #16]
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	4313      	orrs	r3, r2
 80033fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80033fe:	4a1d      	ldr	r2, [pc, #116]	@ (8003474 <HAL_GPIO_Init+0x350>)
 8003400:	693b      	ldr	r3, [r7, #16]
 8003402:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003404:	4b1b      	ldr	r3, [pc, #108]	@ (8003474 <HAL_GPIO_Init+0x350>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	43db      	mvns	r3, r3
 800340e:	693a      	ldr	r2, [r7, #16]
 8003410:	4013      	ands	r3, r2
 8003412:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	685b      	ldr	r3, [r3, #4]
 8003418:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800341c:	2b00      	cmp	r3, #0
 800341e:	d003      	beq.n	8003428 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003420:	693a      	ldr	r2, [r7, #16]
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	4313      	orrs	r3, r2
 8003426:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003428:	4a12      	ldr	r2, [pc, #72]	@ (8003474 <HAL_GPIO_Init+0x350>)
 800342a:	693b      	ldr	r3, [r7, #16]
 800342c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800342e:	697b      	ldr	r3, [r7, #20]
 8003430:	3301      	adds	r3, #1
 8003432:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	681a      	ldr	r2, [r3, #0]
 8003438:	697b      	ldr	r3, [r7, #20]
 800343a:	fa22 f303 	lsr.w	r3, r2, r3
 800343e:	2b00      	cmp	r3, #0
 8003440:	f47f ae78 	bne.w	8003134 <HAL_GPIO_Init+0x10>
  }
}
 8003444:	bf00      	nop
 8003446:	bf00      	nop
 8003448:	371c      	adds	r7, #28
 800344a:	46bd      	mov	sp, r7
 800344c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003450:	4770      	bx	lr
 8003452:	bf00      	nop
 8003454:	40021000 	.word	0x40021000
 8003458:	40010000 	.word	0x40010000
 800345c:	48000400 	.word	0x48000400
 8003460:	48000800 	.word	0x48000800
 8003464:	48000c00 	.word	0x48000c00
 8003468:	48001000 	.word	0x48001000
 800346c:	48001400 	.word	0x48001400
 8003470:	48001800 	.word	0x48001800
 8003474:	40010400 	.word	0x40010400

08003478 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003478:	b480      	push	{r7}
 800347a:	b083      	sub	sp, #12
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
 8003480:	460b      	mov	r3, r1
 8003482:	807b      	strh	r3, [r7, #2]
 8003484:	4613      	mov	r3, r2
 8003486:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003488:	787b      	ldrb	r3, [r7, #1]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d003      	beq.n	8003496 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800348e:	887a      	ldrh	r2, [r7, #2]
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003494:	e002      	b.n	800349c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003496:	887a      	ldrh	r2, [r7, #2]
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800349c:	bf00      	nop
 800349e:	370c      	adds	r7, #12
 80034a0:	46bd      	mov	sp, r7
 80034a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a6:	4770      	bx	lr

080034a8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b082      	sub	sp, #8
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d101      	bne.n	80034ba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80034b6:	2301      	movs	r3, #1
 80034b8:	e08d      	b.n	80035d6 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80034c0:	b2db      	uxtb	r3, r3
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d106      	bne.n	80034d4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2200      	movs	r2, #0
 80034ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80034ce:	6878      	ldr	r0, [r7, #4]
 80034d0:	f7fe f924 	bl	800171c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2224      	movs	r2, #36	@ 0x24
 80034d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	681a      	ldr	r2, [r3, #0]
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f022 0201 	bic.w	r2, r2, #1
 80034ea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	685a      	ldr	r2, [r3, #4]
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80034f8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	689a      	ldr	r2, [r3, #8]
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003508:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	68db      	ldr	r3, [r3, #12]
 800350e:	2b01      	cmp	r3, #1
 8003510:	d107      	bne.n	8003522 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	689a      	ldr	r2, [r3, #8]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800351e:	609a      	str	r2, [r3, #8]
 8003520:	e006      	b.n	8003530 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	689a      	ldr	r2, [r3, #8]
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800352e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	68db      	ldr	r3, [r3, #12]
 8003534:	2b02      	cmp	r3, #2
 8003536:	d108      	bne.n	800354a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	685a      	ldr	r2, [r3, #4]
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003546:	605a      	str	r2, [r3, #4]
 8003548:	e007      	b.n	800355a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	685a      	ldr	r2, [r3, #4]
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003558:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	687a      	ldr	r2, [r7, #4]
 8003562:	6812      	ldr	r2, [r2, #0]
 8003564:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003568:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800356c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	68da      	ldr	r2, [r3, #12]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800357c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	691a      	ldr	r2, [r3, #16]
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	695b      	ldr	r3, [r3, #20]
 8003586:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	699b      	ldr	r3, [r3, #24]
 800358e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	430a      	orrs	r2, r1
 8003596:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	69d9      	ldr	r1, [r3, #28]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6a1a      	ldr	r2, [r3, #32]
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	430a      	orrs	r2, r1
 80035a6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	681a      	ldr	r2, [r3, #0]
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f042 0201 	orr.w	r2, r2, #1
 80035b6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2200      	movs	r2, #0
 80035bc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2220      	movs	r2, #32
 80035c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2200      	movs	r2, #0
 80035ca:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2200      	movs	r2, #0
 80035d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80035d4:	2300      	movs	r3, #0
}
 80035d6:	4618      	mov	r0, r3
 80035d8:	3708      	adds	r7, #8
 80035da:	46bd      	mov	sp, r7
 80035dc:	bd80      	pop	{r7, pc}
	...

080035e0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b088      	sub	sp, #32
 80035e4:	af02      	add	r7, sp, #8
 80035e6:	60f8      	str	r0, [r7, #12]
 80035e8:	607a      	str	r2, [r7, #4]
 80035ea:	461a      	mov	r2, r3
 80035ec:	460b      	mov	r3, r1
 80035ee:	817b      	strh	r3, [r7, #10]
 80035f0:	4613      	mov	r3, r2
 80035f2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80035fa:	b2db      	uxtb	r3, r3
 80035fc:	2b20      	cmp	r3, #32
 80035fe:	f040 80fd 	bne.w	80037fc <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003608:	2b01      	cmp	r3, #1
 800360a:	d101      	bne.n	8003610 <HAL_I2C_Master_Transmit+0x30>
 800360c:	2302      	movs	r3, #2
 800360e:	e0f6      	b.n	80037fe <HAL_I2C_Master_Transmit+0x21e>
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	2201      	movs	r2, #1
 8003614:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003618:	f7fe fa4c 	bl	8001ab4 <HAL_GetTick>
 800361c:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800361e:	693b      	ldr	r3, [r7, #16]
 8003620:	9300      	str	r3, [sp, #0]
 8003622:	2319      	movs	r3, #25
 8003624:	2201      	movs	r2, #1
 8003626:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800362a:	68f8      	ldr	r0, [r7, #12]
 800362c:	f000 fa0a 	bl	8003a44 <I2C_WaitOnFlagUntilTimeout>
 8003630:	4603      	mov	r3, r0
 8003632:	2b00      	cmp	r3, #0
 8003634:	d001      	beq.n	800363a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8003636:	2301      	movs	r3, #1
 8003638:	e0e1      	b.n	80037fe <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	2221      	movs	r2, #33	@ 0x21
 800363e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	2210      	movs	r2, #16
 8003646:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	2200      	movs	r2, #0
 800364e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	687a      	ldr	r2, [r7, #4]
 8003654:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	893a      	ldrh	r2, [r7, #8]
 800365a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	2200      	movs	r2, #0
 8003660:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003666:	b29b      	uxth	r3, r3
 8003668:	2bff      	cmp	r3, #255	@ 0xff
 800366a:	d906      	bls.n	800367a <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	22ff      	movs	r2, #255	@ 0xff
 8003670:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8003672:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003676:	617b      	str	r3, [r7, #20]
 8003678:	e007      	b.n	800368a <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800367e:	b29a      	uxth	r2, r3
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8003684:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003688:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800368e:	2b00      	cmp	r3, #0
 8003690:	d024      	beq.n	80036dc <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003696:	781a      	ldrb	r2, [r3, #0]
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036a2:	1c5a      	adds	r2, r3, #1
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036ac:	b29b      	uxth	r3, r3
 80036ae:	3b01      	subs	r3, #1
 80036b0:	b29a      	uxth	r2, r3
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036ba:	3b01      	subs	r3, #1
 80036bc:	b29a      	uxth	r2, r3
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036c6:	b2db      	uxtb	r3, r3
 80036c8:	3301      	adds	r3, #1
 80036ca:	b2da      	uxtb	r2, r3
 80036cc:	8979      	ldrh	r1, [r7, #10]
 80036ce:	4b4e      	ldr	r3, [pc, #312]	@ (8003808 <HAL_I2C_Master_Transmit+0x228>)
 80036d0:	9300      	str	r3, [sp, #0]
 80036d2:	697b      	ldr	r3, [r7, #20]
 80036d4:	68f8      	ldr	r0, [r7, #12]
 80036d6:	f000 fc05 	bl	8003ee4 <I2C_TransferConfig>
 80036da:	e066      	b.n	80037aa <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036e0:	b2da      	uxtb	r2, r3
 80036e2:	8979      	ldrh	r1, [r7, #10]
 80036e4:	4b48      	ldr	r3, [pc, #288]	@ (8003808 <HAL_I2C_Master_Transmit+0x228>)
 80036e6:	9300      	str	r3, [sp, #0]
 80036e8:	697b      	ldr	r3, [r7, #20]
 80036ea:	68f8      	ldr	r0, [r7, #12]
 80036ec:	f000 fbfa 	bl	8003ee4 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80036f0:	e05b      	b.n	80037aa <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80036f2:	693a      	ldr	r2, [r7, #16]
 80036f4:	6a39      	ldr	r1, [r7, #32]
 80036f6:	68f8      	ldr	r0, [r7, #12]
 80036f8:	f000 f9fd 	bl	8003af6 <I2C_WaitOnTXISFlagUntilTimeout>
 80036fc:	4603      	mov	r3, r0
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d001      	beq.n	8003706 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8003702:	2301      	movs	r3, #1
 8003704:	e07b      	b.n	80037fe <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800370a:	781a      	ldrb	r2, [r3, #0]
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003716:	1c5a      	adds	r2, r3, #1
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003720:	b29b      	uxth	r3, r3
 8003722:	3b01      	subs	r3, #1
 8003724:	b29a      	uxth	r2, r3
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800372e:	3b01      	subs	r3, #1
 8003730:	b29a      	uxth	r2, r3
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800373a:	b29b      	uxth	r3, r3
 800373c:	2b00      	cmp	r3, #0
 800373e:	d034      	beq.n	80037aa <HAL_I2C_Master_Transmit+0x1ca>
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003744:	2b00      	cmp	r3, #0
 8003746:	d130      	bne.n	80037aa <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003748:	693b      	ldr	r3, [r7, #16]
 800374a:	9300      	str	r3, [sp, #0]
 800374c:	6a3b      	ldr	r3, [r7, #32]
 800374e:	2200      	movs	r2, #0
 8003750:	2180      	movs	r1, #128	@ 0x80
 8003752:	68f8      	ldr	r0, [r7, #12]
 8003754:	f000 f976 	bl	8003a44 <I2C_WaitOnFlagUntilTimeout>
 8003758:	4603      	mov	r3, r0
 800375a:	2b00      	cmp	r3, #0
 800375c:	d001      	beq.n	8003762 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800375e:	2301      	movs	r3, #1
 8003760:	e04d      	b.n	80037fe <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003766:	b29b      	uxth	r3, r3
 8003768:	2bff      	cmp	r3, #255	@ 0xff
 800376a:	d90e      	bls.n	800378a <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	22ff      	movs	r2, #255	@ 0xff
 8003770:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003776:	b2da      	uxtb	r2, r3
 8003778:	8979      	ldrh	r1, [r7, #10]
 800377a:	2300      	movs	r3, #0
 800377c:	9300      	str	r3, [sp, #0]
 800377e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003782:	68f8      	ldr	r0, [r7, #12]
 8003784:	f000 fbae 	bl	8003ee4 <I2C_TransferConfig>
 8003788:	e00f      	b.n	80037aa <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800378e:	b29a      	uxth	r2, r3
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003798:	b2da      	uxtb	r2, r3
 800379a:	8979      	ldrh	r1, [r7, #10]
 800379c:	2300      	movs	r3, #0
 800379e:	9300      	str	r3, [sp, #0]
 80037a0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80037a4:	68f8      	ldr	r0, [r7, #12]
 80037a6:	f000 fb9d 	bl	8003ee4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037ae:	b29b      	uxth	r3, r3
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d19e      	bne.n	80036f2 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037b4:	693a      	ldr	r2, [r7, #16]
 80037b6:	6a39      	ldr	r1, [r7, #32]
 80037b8:	68f8      	ldr	r0, [r7, #12]
 80037ba:	f000 f9e3 	bl	8003b84 <I2C_WaitOnSTOPFlagUntilTimeout>
 80037be:	4603      	mov	r3, r0
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d001      	beq.n	80037c8 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 80037c4:	2301      	movs	r3, #1
 80037c6:	e01a      	b.n	80037fe <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	2220      	movs	r2, #32
 80037ce:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	6859      	ldr	r1, [r3, #4]
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681a      	ldr	r2, [r3, #0]
 80037da:	4b0c      	ldr	r3, [pc, #48]	@ (800380c <HAL_I2C_Master_Transmit+0x22c>)
 80037dc:	400b      	ands	r3, r1
 80037de:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	2220      	movs	r2, #32
 80037e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	2200      	movs	r2, #0
 80037ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	2200      	movs	r2, #0
 80037f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80037f8:	2300      	movs	r3, #0
 80037fa:	e000      	b.n	80037fe <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 80037fc:	2302      	movs	r3, #2
  }
}
 80037fe:	4618      	mov	r0, r3
 8003800:	3718      	adds	r7, #24
 8003802:	46bd      	mov	sp, r7
 8003804:	bd80      	pop	{r7, pc}
 8003806:	bf00      	nop
 8003808:	80002000 	.word	0x80002000
 800380c:	fe00e800 	.word	0xfe00e800

08003810 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b088      	sub	sp, #32
 8003814:	af02      	add	r7, sp, #8
 8003816:	60f8      	str	r0, [r7, #12]
 8003818:	607a      	str	r2, [r7, #4]
 800381a:	461a      	mov	r2, r3
 800381c:	460b      	mov	r3, r1
 800381e:	817b      	strh	r3, [r7, #10]
 8003820:	4613      	mov	r3, r2
 8003822:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800382a:	b2db      	uxtb	r3, r3
 800382c:	2b20      	cmp	r3, #32
 800382e:	f040 80db 	bne.w	80039e8 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003838:	2b01      	cmp	r3, #1
 800383a:	d101      	bne.n	8003840 <HAL_I2C_Master_Receive+0x30>
 800383c:	2302      	movs	r3, #2
 800383e:	e0d4      	b.n	80039ea <HAL_I2C_Master_Receive+0x1da>
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	2201      	movs	r2, #1
 8003844:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003848:	f7fe f934 	bl	8001ab4 <HAL_GetTick>
 800384c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800384e:	697b      	ldr	r3, [r7, #20]
 8003850:	9300      	str	r3, [sp, #0]
 8003852:	2319      	movs	r3, #25
 8003854:	2201      	movs	r2, #1
 8003856:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800385a:	68f8      	ldr	r0, [r7, #12]
 800385c:	f000 f8f2 	bl	8003a44 <I2C_WaitOnFlagUntilTimeout>
 8003860:	4603      	mov	r3, r0
 8003862:	2b00      	cmp	r3, #0
 8003864:	d001      	beq.n	800386a <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8003866:	2301      	movs	r3, #1
 8003868:	e0bf      	b.n	80039ea <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	2222      	movs	r2, #34	@ 0x22
 800386e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	2210      	movs	r2, #16
 8003876:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	2200      	movs	r2, #0
 800387e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	687a      	ldr	r2, [r7, #4]
 8003884:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	893a      	ldrh	r2, [r7, #8]
 800388a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	2200      	movs	r2, #0
 8003890:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003896:	b29b      	uxth	r3, r3
 8003898:	2bff      	cmp	r3, #255	@ 0xff
 800389a:	d90e      	bls.n	80038ba <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	2201      	movs	r2, #1
 80038a0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038a6:	b2da      	uxtb	r2, r3
 80038a8:	8979      	ldrh	r1, [r7, #10]
 80038aa:	4b52      	ldr	r3, [pc, #328]	@ (80039f4 <HAL_I2C_Master_Receive+0x1e4>)
 80038ac:	9300      	str	r3, [sp, #0]
 80038ae:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80038b2:	68f8      	ldr	r0, [r7, #12]
 80038b4:	f000 fb16 	bl	8003ee4 <I2C_TransferConfig>
 80038b8:	e06d      	b.n	8003996 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038be:	b29a      	uxth	r2, r3
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038c8:	b2da      	uxtb	r2, r3
 80038ca:	8979      	ldrh	r1, [r7, #10]
 80038cc:	4b49      	ldr	r3, [pc, #292]	@ (80039f4 <HAL_I2C_Master_Receive+0x1e4>)
 80038ce:	9300      	str	r3, [sp, #0]
 80038d0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80038d4:	68f8      	ldr	r0, [r7, #12]
 80038d6:	f000 fb05 	bl	8003ee4 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80038da:	e05c      	b.n	8003996 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038dc:	697a      	ldr	r2, [r7, #20]
 80038de:	6a39      	ldr	r1, [r7, #32]
 80038e0:	68f8      	ldr	r0, [r7, #12]
 80038e2:	f000 f993 	bl	8003c0c <I2C_WaitOnRXNEFlagUntilTimeout>
 80038e6:	4603      	mov	r3, r0
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d001      	beq.n	80038f0 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80038ec:	2301      	movs	r3, #1
 80038ee:	e07c      	b.n	80039ea <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038fa:	b2d2      	uxtb	r2, r2
 80038fc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003902:	1c5a      	adds	r2, r3, #1
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800390c:	3b01      	subs	r3, #1
 800390e:	b29a      	uxth	r2, r3
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003918:	b29b      	uxth	r3, r3
 800391a:	3b01      	subs	r3, #1
 800391c:	b29a      	uxth	r2, r3
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003926:	b29b      	uxth	r3, r3
 8003928:	2b00      	cmp	r3, #0
 800392a:	d034      	beq.n	8003996 <HAL_I2C_Master_Receive+0x186>
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003930:	2b00      	cmp	r3, #0
 8003932:	d130      	bne.n	8003996 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003934:	697b      	ldr	r3, [r7, #20]
 8003936:	9300      	str	r3, [sp, #0]
 8003938:	6a3b      	ldr	r3, [r7, #32]
 800393a:	2200      	movs	r2, #0
 800393c:	2180      	movs	r1, #128	@ 0x80
 800393e:	68f8      	ldr	r0, [r7, #12]
 8003940:	f000 f880 	bl	8003a44 <I2C_WaitOnFlagUntilTimeout>
 8003944:	4603      	mov	r3, r0
 8003946:	2b00      	cmp	r3, #0
 8003948:	d001      	beq.n	800394e <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800394a:	2301      	movs	r3, #1
 800394c:	e04d      	b.n	80039ea <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003952:	b29b      	uxth	r3, r3
 8003954:	2bff      	cmp	r3, #255	@ 0xff
 8003956:	d90e      	bls.n	8003976 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	22ff      	movs	r2, #255	@ 0xff
 800395c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003962:	b2da      	uxtb	r2, r3
 8003964:	8979      	ldrh	r1, [r7, #10]
 8003966:	2300      	movs	r3, #0
 8003968:	9300      	str	r3, [sp, #0]
 800396a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800396e:	68f8      	ldr	r0, [r7, #12]
 8003970:	f000 fab8 	bl	8003ee4 <I2C_TransferConfig>
 8003974:	e00f      	b.n	8003996 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800397a:	b29a      	uxth	r2, r3
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003984:	b2da      	uxtb	r2, r3
 8003986:	8979      	ldrh	r1, [r7, #10]
 8003988:	2300      	movs	r3, #0
 800398a:	9300      	str	r3, [sp, #0]
 800398c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003990:	68f8      	ldr	r0, [r7, #12]
 8003992:	f000 faa7 	bl	8003ee4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800399a:	b29b      	uxth	r3, r3
 800399c:	2b00      	cmp	r3, #0
 800399e:	d19d      	bne.n	80038dc <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039a0:	697a      	ldr	r2, [r7, #20]
 80039a2:	6a39      	ldr	r1, [r7, #32]
 80039a4:	68f8      	ldr	r0, [r7, #12]
 80039a6:	f000 f8ed 	bl	8003b84 <I2C_WaitOnSTOPFlagUntilTimeout>
 80039aa:	4603      	mov	r3, r0
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d001      	beq.n	80039b4 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80039b0:	2301      	movs	r3, #1
 80039b2:	e01a      	b.n	80039ea <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	2220      	movs	r2, #32
 80039ba:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	6859      	ldr	r1, [r3, #4]
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681a      	ldr	r2, [r3, #0]
 80039c6:	4b0c      	ldr	r3, [pc, #48]	@ (80039f8 <HAL_I2C_Master_Receive+0x1e8>)
 80039c8:	400b      	ands	r3, r1
 80039ca:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	2220      	movs	r2, #32
 80039d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	2200      	movs	r2, #0
 80039d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	2200      	movs	r2, #0
 80039e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80039e4:	2300      	movs	r3, #0
 80039e6:	e000      	b.n	80039ea <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80039e8:	2302      	movs	r3, #2
  }
}
 80039ea:	4618      	mov	r0, r3
 80039ec:	3718      	adds	r7, #24
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bd80      	pop	{r7, pc}
 80039f2:	bf00      	nop
 80039f4:	80002400 	.word	0x80002400
 80039f8:	fe00e800 	.word	0xfe00e800

080039fc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80039fc:	b480      	push	{r7}
 80039fe:	b083      	sub	sp, #12
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	699b      	ldr	r3, [r3, #24]
 8003a0a:	f003 0302 	and.w	r3, r3, #2
 8003a0e:	2b02      	cmp	r3, #2
 8003a10:	d103      	bne.n	8003a1a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	2200      	movs	r2, #0
 8003a18:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	699b      	ldr	r3, [r3, #24]
 8003a20:	f003 0301 	and.w	r3, r3, #1
 8003a24:	2b01      	cmp	r3, #1
 8003a26:	d007      	beq.n	8003a38 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	699a      	ldr	r2, [r3, #24]
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f042 0201 	orr.w	r2, r2, #1
 8003a36:	619a      	str	r2, [r3, #24]
  }
}
 8003a38:	bf00      	nop
 8003a3a:	370c      	adds	r7, #12
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a42:	4770      	bx	lr

08003a44 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b084      	sub	sp, #16
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	60f8      	str	r0, [r7, #12]
 8003a4c:	60b9      	str	r1, [r7, #8]
 8003a4e:	603b      	str	r3, [r7, #0]
 8003a50:	4613      	mov	r3, r2
 8003a52:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003a54:	e03b      	b.n	8003ace <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a56:	69ba      	ldr	r2, [r7, #24]
 8003a58:	6839      	ldr	r1, [r7, #0]
 8003a5a:	68f8      	ldr	r0, [r7, #12]
 8003a5c:	f000 f962 	bl	8003d24 <I2C_IsErrorOccurred>
 8003a60:	4603      	mov	r3, r0
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d001      	beq.n	8003a6a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8003a66:	2301      	movs	r3, #1
 8003a68:	e041      	b.n	8003aee <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003a70:	d02d      	beq.n	8003ace <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a72:	f7fe f81f 	bl	8001ab4 <HAL_GetTick>
 8003a76:	4602      	mov	r2, r0
 8003a78:	69bb      	ldr	r3, [r7, #24]
 8003a7a:	1ad3      	subs	r3, r2, r3
 8003a7c:	683a      	ldr	r2, [r7, #0]
 8003a7e:	429a      	cmp	r2, r3
 8003a80:	d302      	bcc.n	8003a88 <I2C_WaitOnFlagUntilTimeout+0x44>
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d122      	bne.n	8003ace <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	699a      	ldr	r2, [r3, #24]
 8003a8e:	68bb      	ldr	r3, [r7, #8]
 8003a90:	4013      	ands	r3, r2
 8003a92:	68ba      	ldr	r2, [r7, #8]
 8003a94:	429a      	cmp	r2, r3
 8003a96:	bf0c      	ite	eq
 8003a98:	2301      	moveq	r3, #1
 8003a9a:	2300      	movne	r3, #0
 8003a9c:	b2db      	uxtb	r3, r3
 8003a9e:	461a      	mov	r2, r3
 8003aa0:	79fb      	ldrb	r3, [r7, #7]
 8003aa2:	429a      	cmp	r2, r3
 8003aa4:	d113      	bne.n	8003ace <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003aaa:	f043 0220 	orr.w	r2, r3, #32
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	2220      	movs	r2, #32
 8003ab6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	2200      	movs	r2, #0
 8003abe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8003aca:	2301      	movs	r3, #1
 8003acc:	e00f      	b.n	8003aee <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	699a      	ldr	r2, [r3, #24]
 8003ad4:	68bb      	ldr	r3, [r7, #8]
 8003ad6:	4013      	ands	r3, r2
 8003ad8:	68ba      	ldr	r2, [r7, #8]
 8003ada:	429a      	cmp	r2, r3
 8003adc:	bf0c      	ite	eq
 8003ade:	2301      	moveq	r3, #1
 8003ae0:	2300      	movne	r3, #0
 8003ae2:	b2db      	uxtb	r3, r3
 8003ae4:	461a      	mov	r2, r3
 8003ae6:	79fb      	ldrb	r3, [r7, #7]
 8003ae8:	429a      	cmp	r2, r3
 8003aea:	d0b4      	beq.n	8003a56 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003aec:	2300      	movs	r3, #0
}
 8003aee:	4618      	mov	r0, r3
 8003af0:	3710      	adds	r7, #16
 8003af2:	46bd      	mov	sp, r7
 8003af4:	bd80      	pop	{r7, pc}

08003af6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003af6:	b580      	push	{r7, lr}
 8003af8:	b084      	sub	sp, #16
 8003afa:	af00      	add	r7, sp, #0
 8003afc:	60f8      	str	r0, [r7, #12]
 8003afe:	60b9      	str	r1, [r7, #8]
 8003b00:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003b02:	e033      	b.n	8003b6c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b04:	687a      	ldr	r2, [r7, #4]
 8003b06:	68b9      	ldr	r1, [r7, #8]
 8003b08:	68f8      	ldr	r0, [r7, #12]
 8003b0a:	f000 f90b 	bl	8003d24 <I2C_IsErrorOccurred>
 8003b0e:	4603      	mov	r3, r0
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d001      	beq.n	8003b18 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003b14:	2301      	movs	r3, #1
 8003b16:	e031      	b.n	8003b7c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b18:	68bb      	ldr	r3, [r7, #8]
 8003b1a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003b1e:	d025      	beq.n	8003b6c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b20:	f7fd ffc8 	bl	8001ab4 <HAL_GetTick>
 8003b24:	4602      	mov	r2, r0
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	1ad3      	subs	r3, r2, r3
 8003b2a:	68ba      	ldr	r2, [r7, #8]
 8003b2c:	429a      	cmp	r2, r3
 8003b2e:	d302      	bcc.n	8003b36 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003b30:	68bb      	ldr	r3, [r7, #8]
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d11a      	bne.n	8003b6c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	699b      	ldr	r3, [r3, #24]
 8003b3c:	f003 0302 	and.w	r3, r3, #2
 8003b40:	2b02      	cmp	r3, #2
 8003b42:	d013      	beq.n	8003b6c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b48:	f043 0220 	orr.w	r2, r3, #32
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	2220      	movs	r2, #32
 8003b54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	2200      	movs	r2, #0
 8003b64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003b68:	2301      	movs	r3, #1
 8003b6a:	e007      	b.n	8003b7c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	699b      	ldr	r3, [r3, #24]
 8003b72:	f003 0302 	and.w	r3, r3, #2
 8003b76:	2b02      	cmp	r3, #2
 8003b78:	d1c4      	bne.n	8003b04 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003b7a:	2300      	movs	r3, #0
}
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	3710      	adds	r7, #16
 8003b80:	46bd      	mov	sp, r7
 8003b82:	bd80      	pop	{r7, pc}

08003b84 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b084      	sub	sp, #16
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	60f8      	str	r0, [r7, #12]
 8003b8c:	60b9      	str	r1, [r7, #8]
 8003b8e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003b90:	e02f      	b.n	8003bf2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b92:	687a      	ldr	r2, [r7, #4]
 8003b94:	68b9      	ldr	r1, [r7, #8]
 8003b96:	68f8      	ldr	r0, [r7, #12]
 8003b98:	f000 f8c4 	bl	8003d24 <I2C_IsErrorOccurred>
 8003b9c:	4603      	mov	r3, r0
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d001      	beq.n	8003ba6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	e02d      	b.n	8003c02 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ba6:	f7fd ff85 	bl	8001ab4 <HAL_GetTick>
 8003baa:	4602      	mov	r2, r0
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	1ad3      	subs	r3, r2, r3
 8003bb0:	68ba      	ldr	r2, [r7, #8]
 8003bb2:	429a      	cmp	r2, r3
 8003bb4:	d302      	bcc.n	8003bbc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003bb6:	68bb      	ldr	r3, [r7, #8]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d11a      	bne.n	8003bf2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	699b      	ldr	r3, [r3, #24]
 8003bc2:	f003 0320 	and.w	r3, r3, #32
 8003bc6:	2b20      	cmp	r3, #32
 8003bc8:	d013      	beq.n	8003bf2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bce:	f043 0220 	orr.w	r2, r3, #32
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	2220      	movs	r2, #32
 8003bda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	2200      	movs	r2, #0
 8003be2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	2200      	movs	r2, #0
 8003bea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8003bee:	2301      	movs	r3, #1
 8003bf0:	e007      	b.n	8003c02 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	699b      	ldr	r3, [r3, #24]
 8003bf8:	f003 0320 	and.w	r3, r3, #32
 8003bfc:	2b20      	cmp	r3, #32
 8003bfe:	d1c8      	bne.n	8003b92 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003c00:	2300      	movs	r3, #0
}
 8003c02:	4618      	mov	r0, r3
 8003c04:	3710      	adds	r7, #16
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bd80      	pop	{r7, pc}
	...

08003c0c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b086      	sub	sp, #24
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	60f8      	str	r0, [r7, #12]
 8003c14:	60b9      	str	r1, [r7, #8]
 8003c16:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c18:	2300      	movs	r3, #0
 8003c1a:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8003c1c:	e071      	b.n	8003d02 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c1e:	687a      	ldr	r2, [r7, #4]
 8003c20:	68b9      	ldr	r1, [r7, #8]
 8003c22:	68f8      	ldr	r0, [r7, #12]
 8003c24:	f000 f87e 	bl	8003d24 <I2C_IsErrorOccurred>
 8003c28:	4603      	mov	r3, r0
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d001      	beq.n	8003c32 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8003c2e:	2301      	movs	r3, #1
 8003c30:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	699b      	ldr	r3, [r3, #24]
 8003c38:	f003 0320 	and.w	r3, r3, #32
 8003c3c:	2b20      	cmp	r3, #32
 8003c3e:	d13b      	bne.n	8003cb8 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8003c40:	7dfb      	ldrb	r3, [r7, #23]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d138      	bne.n	8003cb8 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	699b      	ldr	r3, [r3, #24]
 8003c4c:	f003 0304 	and.w	r3, r3, #4
 8003c50:	2b04      	cmp	r3, #4
 8003c52:	d105      	bne.n	8003c60 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d001      	beq.n	8003c60 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	699b      	ldr	r3, [r3, #24]
 8003c66:	f003 0310 	and.w	r3, r3, #16
 8003c6a:	2b10      	cmp	r3, #16
 8003c6c:	d121      	bne.n	8003cb2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	2210      	movs	r2, #16
 8003c74:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	2204      	movs	r2, #4
 8003c7a:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	2220      	movs	r2, #32
 8003c82:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	6859      	ldr	r1, [r3, #4]
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681a      	ldr	r2, [r3, #0]
 8003c8e:	4b24      	ldr	r3, [pc, #144]	@ (8003d20 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8003c90:	400b      	ands	r3, r1
 8003c92:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	2220      	movs	r2, #32
 8003c98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8003cac:	2301      	movs	r3, #1
 8003cae:	75fb      	strb	r3, [r7, #23]
 8003cb0:	e002      	b.n	8003cb8 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8003cb8:	f7fd fefc 	bl	8001ab4 <HAL_GetTick>
 8003cbc:	4602      	mov	r2, r0
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	1ad3      	subs	r3, r2, r3
 8003cc2:	68ba      	ldr	r2, [r7, #8]
 8003cc4:	429a      	cmp	r2, r3
 8003cc6:	d302      	bcc.n	8003cce <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8003cc8:	68bb      	ldr	r3, [r7, #8]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d119      	bne.n	8003d02 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8003cce:	7dfb      	ldrb	r3, [r7, #23]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d116      	bne.n	8003d02 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	699b      	ldr	r3, [r3, #24]
 8003cda:	f003 0304 	and.w	r3, r3, #4
 8003cde:	2b04      	cmp	r3, #4
 8003ce0:	d00f      	beq.n	8003d02 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ce6:	f043 0220 	orr.w	r2, r3, #32
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	2220      	movs	r2, #32
 8003cf2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8003cfe:	2301      	movs	r3, #1
 8003d00:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	699b      	ldr	r3, [r3, #24]
 8003d08:	f003 0304 	and.w	r3, r3, #4
 8003d0c:	2b04      	cmp	r3, #4
 8003d0e:	d002      	beq.n	8003d16 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8003d10:	7dfb      	ldrb	r3, [r7, #23]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d083      	beq.n	8003c1e <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8003d16:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d18:	4618      	mov	r0, r3
 8003d1a:	3718      	adds	r7, #24
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	bd80      	pop	{r7, pc}
 8003d20:	fe00e800 	.word	0xfe00e800

08003d24 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b08a      	sub	sp, #40	@ 0x28
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	60f8      	str	r0, [r7, #12]
 8003d2c:	60b9      	str	r1, [r7, #8]
 8003d2e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d30:	2300      	movs	r3, #0
 8003d32:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	699b      	ldr	r3, [r3, #24]
 8003d3c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003d3e:	2300      	movs	r3, #0
 8003d40:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003d46:	69bb      	ldr	r3, [r7, #24]
 8003d48:	f003 0310 	and.w	r3, r3, #16
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d068      	beq.n	8003e22 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	2210      	movs	r2, #16
 8003d56:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003d58:	e049      	b.n	8003dee <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003d5a:	68bb      	ldr	r3, [r7, #8]
 8003d5c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003d60:	d045      	beq.n	8003dee <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003d62:	f7fd fea7 	bl	8001ab4 <HAL_GetTick>
 8003d66:	4602      	mov	r2, r0
 8003d68:	69fb      	ldr	r3, [r7, #28]
 8003d6a:	1ad3      	subs	r3, r2, r3
 8003d6c:	68ba      	ldr	r2, [r7, #8]
 8003d6e:	429a      	cmp	r2, r3
 8003d70:	d302      	bcc.n	8003d78 <I2C_IsErrorOccurred+0x54>
 8003d72:	68bb      	ldr	r3, [r7, #8]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d13a      	bne.n	8003dee <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	685b      	ldr	r3, [r3, #4]
 8003d7e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003d82:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003d8a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	699b      	ldr	r3, [r3, #24]
 8003d92:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003d96:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003d9a:	d121      	bne.n	8003de0 <I2C_IsErrorOccurred+0xbc>
 8003d9c:	697b      	ldr	r3, [r7, #20]
 8003d9e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003da2:	d01d      	beq.n	8003de0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003da4:	7cfb      	ldrb	r3, [r7, #19]
 8003da6:	2b20      	cmp	r3, #32
 8003da8:	d01a      	beq.n	8003de0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	685a      	ldr	r2, [r3, #4]
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003db8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003dba:	f7fd fe7b 	bl	8001ab4 <HAL_GetTick>
 8003dbe:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003dc0:	e00e      	b.n	8003de0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003dc2:	f7fd fe77 	bl	8001ab4 <HAL_GetTick>
 8003dc6:	4602      	mov	r2, r0
 8003dc8:	69fb      	ldr	r3, [r7, #28]
 8003dca:	1ad3      	subs	r3, r2, r3
 8003dcc:	2b19      	cmp	r3, #25
 8003dce:	d907      	bls.n	8003de0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003dd0:	6a3b      	ldr	r3, [r7, #32]
 8003dd2:	f043 0320 	orr.w	r3, r3, #32
 8003dd6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003dd8:	2301      	movs	r3, #1
 8003dda:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8003dde:	e006      	b.n	8003dee <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	699b      	ldr	r3, [r3, #24]
 8003de6:	f003 0320 	and.w	r3, r3, #32
 8003dea:	2b20      	cmp	r3, #32
 8003dec:	d1e9      	bne.n	8003dc2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	699b      	ldr	r3, [r3, #24]
 8003df4:	f003 0320 	and.w	r3, r3, #32
 8003df8:	2b20      	cmp	r3, #32
 8003dfa:	d003      	beq.n	8003e04 <I2C_IsErrorOccurred+0xe0>
 8003dfc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d0aa      	beq.n	8003d5a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003e04:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d103      	bne.n	8003e14 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	2220      	movs	r2, #32
 8003e12:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003e14:	6a3b      	ldr	r3, [r7, #32]
 8003e16:	f043 0304 	orr.w	r3, r3, #4
 8003e1a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003e1c:	2301      	movs	r3, #1
 8003e1e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	699b      	ldr	r3, [r3, #24]
 8003e28:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003e2a:	69bb      	ldr	r3, [r7, #24]
 8003e2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d00b      	beq.n	8003e4c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003e34:	6a3b      	ldr	r3, [r7, #32]
 8003e36:	f043 0301 	orr.w	r3, r3, #1
 8003e3a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003e44:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003e46:	2301      	movs	r3, #1
 8003e48:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003e4c:	69bb      	ldr	r3, [r7, #24]
 8003e4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d00b      	beq.n	8003e6e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003e56:	6a3b      	ldr	r3, [r7, #32]
 8003e58:	f043 0308 	orr.w	r3, r3, #8
 8003e5c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003e66:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003e68:	2301      	movs	r3, #1
 8003e6a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003e6e:	69bb      	ldr	r3, [r7, #24]
 8003e70:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d00b      	beq.n	8003e90 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003e78:	6a3b      	ldr	r3, [r7, #32]
 8003e7a:	f043 0302 	orr.w	r3, r3, #2
 8003e7e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003e88:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003e90:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d01c      	beq.n	8003ed2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003e98:	68f8      	ldr	r0, [r7, #12]
 8003e9a:	f7ff fdaf 	bl	80039fc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	6859      	ldr	r1, [r3, #4]
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681a      	ldr	r2, [r3, #0]
 8003ea8:	4b0d      	ldr	r3, [pc, #52]	@ (8003ee0 <I2C_IsErrorOccurred+0x1bc>)
 8003eaa:	400b      	ands	r3, r1
 8003eac:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003eb2:	6a3b      	ldr	r3, [r7, #32]
 8003eb4:	431a      	orrs	r2, r3
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	2220      	movs	r2, #32
 8003ebe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003ed2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	3728      	adds	r7, #40	@ 0x28
 8003eda:	46bd      	mov	sp, r7
 8003edc:	bd80      	pop	{r7, pc}
 8003ede:	bf00      	nop
 8003ee0:	fe00e800 	.word	0xfe00e800

08003ee4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	b087      	sub	sp, #28
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	60f8      	str	r0, [r7, #12]
 8003eec:	607b      	str	r3, [r7, #4]
 8003eee:	460b      	mov	r3, r1
 8003ef0:	817b      	strh	r3, [r7, #10]
 8003ef2:	4613      	mov	r3, r2
 8003ef4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003ef6:	897b      	ldrh	r3, [r7, #10]
 8003ef8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003efc:	7a7b      	ldrb	r3, [r7, #9]
 8003efe:	041b      	lsls	r3, r3, #16
 8003f00:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003f04:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003f0a:	6a3b      	ldr	r3, [r7, #32]
 8003f0c:	4313      	orrs	r3, r2
 8003f0e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003f12:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	685a      	ldr	r2, [r3, #4]
 8003f1a:	6a3b      	ldr	r3, [r7, #32]
 8003f1c:	0d5b      	lsrs	r3, r3, #21
 8003f1e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8003f22:	4b08      	ldr	r3, [pc, #32]	@ (8003f44 <I2C_TransferConfig+0x60>)
 8003f24:	430b      	orrs	r3, r1
 8003f26:	43db      	mvns	r3, r3
 8003f28:	ea02 0103 	and.w	r1, r2, r3
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	697a      	ldr	r2, [r7, #20]
 8003f32:	430a      	orrs	r2, r1
 8003f34:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003f36:	bf00      	nop
 8003f38:	371c      	adds	r7, #28
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f40:	4770      	bx	lr
 8003f42:	bf00      	nop
 8003f44:	03ff63ff 	.word	0x03ff63ff

08003f48 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003f48:	b480      	push	{r7}
 8003f4a:	b083      	sub	sp, #12
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
 8003f50:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f58:	b2db      	uxtb	r3, r3
 8003f5a:	2b20      	cmp	r3, #32
 8003f5c:	d138      	bne.n	8003fd0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003f64:	2b01      	cmp	r3, #1
 8003f66:	d101      	bne.n	8003f6c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003f68:	2302      	movs	r3, #2
 8003f6a:	e032      	b.n	8003fd2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2201      	movs	r2, #1
 8003f70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2224      	movs	r2, #36	@ 0x24
 8003f78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	681a      	ldr	r2, [r3, #0]
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f022 0201 	bic.w	r2, r2, #1
 8003f8a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	681a      	ldr	r2, [r3, #0]
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003f9a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	6819      	ldr	r1, [r3, #0]
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	683a      	ldr	r2, [r7, #0]
 8003fa8:	430a      	orrs	r2, r1
 8003faa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	681a      	ldr	r2, [r3, #0]
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f042 0201 	orr.w	r2, r2, #1
 8003fba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2220      	movs	r2, #32
 8003fc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003fcc:	2300      	movs	r3, #0
 8003fce:	e000      	b.n	8003fd2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003fd0:	2302      	movs	r3, #2
  }
}
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	370c      	adds	r7, #12
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fdc:	4770      	bx	lr

08003fde <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003fde:	b480      	push	{r7}
 8003fe0:	b085      	sub	sp, #20
 8003fe2:	af00      	add	r7, sp, #0
 8003fe4:	6078      	str	r0, [r7, #4]
 8003fe6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003fee:	b2db      	uxtb	r3, r3
 8003ff0:	2b20      	cmp	r3, #32
 8003ff2:	d139      	bne.n	8004068 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003ffa:	2b01      	cmp	r3, #1
 8003ffc:	d101      	bne.n	8004002 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003ffe:	2302      	movs	r3, #2
 8004000:	e033      	b.n	800406a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2201      	movs	r2, #1
 8004006:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2224      	movs	r2, #36	@ 0x24
 800400e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	681a      	ldr	r2, [r3, #0]
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f022 0201 	bic.w	r2, r2, #1
 8004020:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004030:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	021b      	lsls	r3, r3, #8
 8004036:	68fa      	ldr	r2, [r7, #12]
 8004038:	4313      	orrs	r3, r2
 800403a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	68fa      	ldr	r2, [r7, #12]
 8004042:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	681a      	ldr	r2, [r3, #0]
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f042 0201 	orr.w	r2, r2, #1
 8004052:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2220      	movs	r2, #32
 8004058:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2200      	movs	r2, #0
 8004060:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004064:	2300      	movs	r3, #0
 8004066:	e000      	b.n	800406a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004068:	2302      	movs	r3, #2
  }
}
 800406a:	4618      	mov	r0, r3
 800406c:	3714      	adds	r7, #20
 800406e:	46bd      	mov	sp, r7
 8004070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004074:	4770      	bx	lr
	...

08004078 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004078:	b480      	push	{r7}
 800407a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800407c:	4b04      	ldr	r3, [pc, #16]	@ (8004090 <HAL_PWREx_GetVoltageRange+0x18>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8004084:	4618      	mov	r0, r3
 8004086:	46bd      	mov	sp, r7
 8004088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408c:	4770      	bx	lr
 800408e:	bf00      	nop
 8004090:	40007000 	.word	0x40007000

08004094 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004094:	b480      	push	{r7}
 8004096:	b085      	sub	sp, #20
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80040a2:	d130      	bne.n	8004106 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80040a4:	4b23      	ldr	r3, [pc, #140]	@ (8004134 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80040ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80040b0:	d038      	beq.n	8004124 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80040b2:	4b20      	ldr	r3, [pc, #128]	@ (8004134 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80040ba:	4a1e      	ldr	r2, [pc, #120]	@ (8004134 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80040bc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80040c0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80040c2:	4b1d      	ldr	r3, [pc, #116]	@ (8004138 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	2232      	movs	r2, #50	@ 0x32
 80040c8:	fb02 f303 	mul.w	r3, r2, r3
 80040cc:	4a1b      	ldr	r2, [pc, #108]	@ (800413c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80040ce:	fba2 2303 	umull	r2, r3, r2, r3
 80040d2:	0c9b      	lsrs	r3, r3, #18
 80040d4:	3301      	adds	r3, #1
 80040d6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80040d8:	e002      	b.n	80040e0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	3b01      	subs	r3, #1
 80040de:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80040e0:	4b14      	ldr	r3, [pc, #80]	@ (8004134 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80040e2:	695b      	ldr	r3, [r3, #20]
 80040e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040ec:	d102      	bne.n	80040f4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d1f2      	bne.n	80040da <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80040f4:	4b0f      	ldr	r3, [pc, #60]	@ (8004134 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80040f6:	695b      	ldr	r3, [r3, #20]
 80040f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004100:	d110      	bne.n	8004124 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004102:	2303      	movs	r3, #3
 8004104:	e00f      	b.n	8004126 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004106:	4b0b      	ldr	r3, [pc, #44]	@ (8004134 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800410e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004112:	d007      	beq.n	8004124 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004114:	4b07      	ldr	r3, [pc, #28]	@ (8004134 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800411c:	4a05      	ldr	r2, [pc, #20]	@ (8004134 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800411e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004122:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004124:	2300      	movs	r3, #0
}
 8004126:	4618      	mov	r0, r3
 8004128:	3714      	adds	r7, #20
 800412a:	46bd      	mov	sp, r7
 800412c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004130:	4770      	bx	lr
 8004132:	bf00      	nop
 8004134:	40007000 	.word	0x40007000
 8004138:	20000000 	.word	0x20000000
 800413c:	431bde83 	.word	0x431bde83

08004140 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b088      	sub	sp, #32
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2b00      	cmp	r3, #0
 800414c:	d101      	bne.n	8004152 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800414e:	2301      	movs	r3, #1
 8004150:	e3ca      	b.n	80048e8 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004152:	4b97      	ldr	r3, [pc, #604]	@ (80043b0 <HAL_RCC_OscConfig+0x270>)
 8004154:	689b      	ldr	r3, [r3, #8]
 8004156:	f003 030c 	and.w	r3, r3, #12
 800415a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800415c:	4b94      	ldr	r3, [pc, #592]	@ (80043b0 <HAL_RCC_OscConfig+0x270>)
 800415e:	68db      	ldr	r3, [r3, #12]
 8004160:	f003 0303 	and.w	r3, r3, #3
 8004164:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f003 0310 	and.w	r3, r3, #16
 800416e:	2b00      	cmp	r3, #0
 8004170:	f000 80e4 	beq.w	800433c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004174:	69bb      	ldr	r3, [r7, #24]
 8004176:	2b00      	cmp	r3, #0
 8004178:	d007      	beq.n	800418a <HAL_RCC_OscConfig+0x4a>
 800417a:	69bb      	ldr	r3, [r7, #24]
 800417c:	2b0c      	cmp	r3, #12
 800417e:	f040 808b 	bne.w	8004298 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004182:	697b      	ldr	r3, [r7, #20]
 8004184:	2b01      	cmp	r3, #1
 8004186:	f040 8087 	bne.w	8004298 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800418a:	4b89      	ldr	r3, [pc, #548]	@ (80043b0 <HAL_RCC_OscConfig+0x270>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f003 0302 	and.w	r3, r3, #2
 8004192:	2b00      	cmp	r3, #0
 8004194:	d005      	beq.n	80041a2 <HAL_RCC_OscConfig+0x62>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	699b      	ldr	r3, [r3, #24]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d101      	bne.n	80041a2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800419e:	2301      	movs	r3, #1
 80041a0:	e3a2      	b.n	80048e8 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6a1a      	ldr	r2, [r3, #32]
 80041a6:	4b82      	ldr	r3, [pc, #520]	@ (80043b0 <HAL_RCC_OscConfig+0x270>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f003 0308 	and.w	r3, r3, #8
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d004      	beq.n	80041bc <HAL_RCC_OscConfig+0x7c>
 80041b2:	4b7f      	ldr	r3, [pc, #508]	@ (80043b0 <HAL_RCC_OscConfig+0x270>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80041ba:	e005      	b.n	80041c8 <HAL_RCC_OscConfig+0x88>
 80041bc:	4b7c      	ldr	r3, [pc, #496]	@ (80043b0 <HAL_RCC_OscConfig+0x270>)
 80041be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80041c2:	091b      	lsrs	r3, r3, #4
 80041c4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80041c8:	4293      	cmp	r3, r2
 80041ca:	d223      	bcs.n	8004214 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6a1b      	ldr	r3, [r3, #32]
 80041d0:	4618      	mov	r0, r3
 80041d2:	f000 fd55 	bl	8004c80 <RCC_SetFlashLatencyFromMSIRange>
 80041d6:	4603      	mov	r3, r0
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d001      	beq.n	80041e0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80041dc:	2301      	movs	r3, #1
 80041de:	e383      	b.n	80048e8 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80041e0:	4b73      	ldr	r3, [pc, #460]	@ (80043b0 <HAL_RCC_OscConfig+0x270>)
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4a72      	ldr	r2, [pc, #456]	@ (80043b0 <HAL_RCC_OscConfig+0x270>)
 80041e6:	f043 0308 	orr.w	r3, r3, #8
 80041ea:	6013      	str	r3, [r2, #0]
 80041ec:	4b70      	ldr	r3, [pc, #448]	@ (80043b0 <HAL_RCC_OscConfig+0x270>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6a1b      	ldr	r3, [r3, #32]
 80041f8:	496d      	ldr	r1, [pc, #436]	@ (80043b0 <HAL_RCC_OscConfig+0x270>)
 80041fa:	4313      	orrs	r3, r2
 80041fc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80041fe:	4b6c      	ldr	r3, [pc, #432]	@ (80043b0 <HAL_RCC_OscConfig+0x270>)
 8004200:	685b      	ldr	r3, [r3, #4]
 8004202:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	69db      	ldr	r3, [r3, #28]
 800420a:	021b      	lsls	r3, r3, #8
 800420c:	4968      	ldr	r1, [pc, #416]	@ (80043b0 <HAL_RCC_OscConfig+0x270>)
 800420e:	4313      	orrs	r3, r2
 8004210:	604b      	str	r3, [r1, #4]
 8004212:	e025      	b.n	8004260 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004214:	4b66      	ldr	r3, [pc, #408]	@ (80043b0 <HAL_RCC_OscConfig+0x270>)
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	4a65      	ldr	r2, [pc, #404]	@ (80043b0 <HAL_RCC_OscConfig+0x270>)
 800421a:	f043 0308 	orr.w	r3, r3, #8
 800421e:	6013      	str	r3, [r2, #0]
 8004220:	4b63      	ldr	r3, [pc, #396]	@ (80043b0 <HAL_RCC_OscConfig+0x270>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6a1b      	ldr	r3, [r3, #32]
 800422c:	4960      	ldr	r1, [pc, #384]	@ (80043b0 <HAL_RCC_OscConfig+0x270>)
 800422e:	4313      	orrs	r3, r2
 8004230:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004232:	4b5f      	ldr	r3, [pc, #380]	@ (80043b0 <HAL_RCC_OscConfig+0x270>)
 8004234:	685b      	ldr	r3, [r3, #4]
 8004236:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	69db      	ldr	r3, [r3, #28]
 800423e:	021b      	lsls	r3, r3, #8
 8004240:	495b      	ldr	r1, [pc, #364]	@ (80043b0 <HAL_RCC_OscConfig+0x270>)
 8004242:	4313      	orrs	r3, r2
 8004244:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004246:	69bb      	ldr	r3, [r7, #24]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d109      	bne.n	8004260 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6a1b      	ldr	r3, [r3, #32]
 8004250:	4618      	mov	r0, r3
 8004252:	f000 fd15 	bl	8004c80 <RCC_SetFlashLatencyFromMSIRange>
 8004256:	4603      	mov	r3, r0
 8004258:	2b00      	cmp	r3, #0
 800425a:	d001      	beq.n	8004260 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800425c:	2301      	movs	r3, #1
 800425e:	e343      	b.n	80048e8 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004260:	f000 fc4a 	bl	8004af8 <HAL_RCC_GetSysClockFreq>
 8004264:	4602      	mov	r2, r0
 8004266:	4b52      	ldr	r3, [pc, #328]	@ (80043b0 <HAL_RCC_OscConfig+0x270>)
 8004268:	689b      	ldr	r3, [r3, #8]
 800426a:	091b      	lsrs	r3, r3, #4
 800426c:	f003 030f 	and.w	r3, r3, #15
 8004270:	4950      	ldr	r1, [pc, #320]	@ (80043b4 <HAL_RCC_OscConfig+0x274>)
 8004272:	5ccb      	ldrb	r3, [r1, r3]
 8004274:	f003 031f 	and.w	r3, r3, #31
 8004278:	fa22 f303 	lsr.w	r3, r2, r3
 800427c:	4a4e      	ldr	r2, [pc, #312]	@ (80043b8 <HAL_RCC_OscConfig+0x278>)
 800427e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004280:	4b4e      	ldr	r3, [pc, #312]	@ (80043bc <HAL_RCC_OscConfig+0x27c>)
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	4618      	mov	r0, r3
 8004286:	f7fd fbc5 	bl	8001a14 <HAL_InitTick>
 800428a:	4603      	mov	r3, r0
 800428c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800428e:	7bfb      	ldrb	r3, [r7, #15]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d052      	beq.n	800433a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8004294:	7bfb      	ldrb	r3, [r7, #15]
 8004296:	e327      	b.n	80048e8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	699b      	ldr	r3, [r3, #24]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d032      	beq.n	8004306 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80042a0:	4b43      	ldr	r3, [pc, #268]	@ (80043b0 <HAL_RCC_OscConfig+0x270>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4a42      	ldr	r2, [pc, #264]	@ (80043b0 <HAL_RCC_OscConfig+0x270>)
 80042a6:	f043 0301 	orr.w	r3, r3, #1
 80042aa:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80042ac:	f7fd fc02 	bl	8001ab4 <HAL_GetTick>
 80042b0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80042b2:	e008      	b.n	80042c6 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80042b4:	f7fd fbfe 	bl	8001ab4 <HAL_GetTick>
 80042b8:	4602      	mov	r2, r0
 80042ba:	693b      	ldr	r3, [r7, #16]
 80042bc:	1ad3      	subs	r3, r2, r3
 80042be:	2b02      	cmp	r3, #2
 80042c0:	d901      	bls.n	80042c6 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80042c2:	2303      	movs	r3, #3
 80042c4:	e310      	b.n	80048e8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80042c6:	4b3a      	ldr	r3, [pc, #232]	@ (80043b0 <HAL_RCC_OscConfig+0x270>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f003 0302 	and.w	r3, r3, #2
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d0f0      	beq.n	80042b4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80042d2:	4b37      	ldr	r3, [pc, #220]	@ (80043b0 <HAL_RCC_OscConfig+0x270>)
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	4a36      	ldr	r2, [pc, #216]	@ (80043b0 <HAL_RCC_OscConfig+0x270>)
 80042d8:	f043 0308 	orr.w	r3, r3, #8
 80042dc:	6013      	str	r3, [r2, #0]
 80042de:	4b34      	ldr	r3, [pc, #208]	@ (80043b0 <HAL_RCC_OscConfig+0x270>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6a1b      	ldr	r3, [r3, #32]
 80042ea:	4931      	ldr	r1, [pc, #196]	@ (80043b0 <HAL_RCC_OscConfig+0x270>)
 80042ec:	4313      	orrs	r3, r2
 80042ee:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80042f0:	4b2f      	ldr	r3, [pc, #188]	@ (80043b0 <HAL_RCC_OscConfig+0x270>)
 80042f2:	685b      	ldr	r3, [r3, #4]
 80042f4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	69db      	ldr	r3, [r3, #28]
 80042fc:	021b      	lsls	r3, r3, #8
 80042fe:	492c      	ldr	r1, [pc, #176]	@ (80043b0 <HAL_RCC_OscConfig+0x270>)
 8004300:	4313      	orrs	r3, r2
 8004302:	604b      	str	r3, [r1, #4]
 8004304:	e01a      	b.n	800433c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004306:	4b2a      	ldr	r3, [pc, #168]	@ (80043b0 <HAL_RCC_OscConfig+0x270>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	4a29      	ldr	r2, [pc, #164]	@ (80043b0 <HAL_RCC_OscConfig+0x270>)
 800430c:	f023 0301 	bic.w	r3, r3, #1
 8004310:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004312:	f7fd fbcf 	bl	8001ab4 <HAL_GetTick>
 8004316:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004318:	e008      	b.n	800432c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800431a:	f7fd fbcb 	bl	8001ab4 <HAL_GetTick>
 800431e:	4602      	mov	r2, r0
 8004320:	693b      	ldr	r3, [r7, #16]
 8004322:	1ad3      	subs	r3, r2, r3
 8004324:	2b02      	cmp	r3, #2
 8004326:	d901      	bls.n	800432c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004328:	2303      	movs	r3, #3
 800432a:	e2dd      	b.n	80048e8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800432c:	4b20      	ldr	r3, [pc, #128]	@ (80043b0 <HAL_RCC_OscConfig+0x270>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f003 0302 	and.w	r3, r3, #2
 8004334:	2b00      	cmp	r3, #0
 8004336:	d1f0      	bne.n	800431a <HAL_RCC_OscConfig+0x1da>
 8004338:	e000      	b.n	800433c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800433a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f003 0301 	and.w	r3, r3, #1
 8004344:	2b00      	cmp	r3, #0
 8004346:	d074      	beq.n	8004432 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004348:	69bb      	ldr	r3, [r7, #24]
 800434a:	2b08      	cmp	r3, #8
 800434c:	d005      	beq.n	800435a <HAL_RCC_OscConfig+0x21a>
 800434e:	69bb      	ldr	r3, [r7, #24]
 8004350:	2b0c      	cmp	r3, #12
 8004352:	d10e      	bne.n	8004372 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004354:	697b      	ldr	r3, [r7, #20]
 8004356:	2b03      	cmp	r3, #3
 8004358:	d10b      	bne.n	8004372 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800435a:	4b15      	ldr	r3, [pc, #84]	@ (80043b0 <HAL_RCC_OscConfig+0x270>)
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004362:	2b00      	cmp	r3, #0
 8004364:	d064      	beq.n	8004430 <HAL_RCC_OscConfig+0x2f0>
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d160      	bne.n	8004430 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800436e:	2301      	movs	r3, #1
 8004370:	e2ba      	b.n	80048e8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	685b      	ldr	r3, [r3, #4]
 8004376:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800437a:	d106      	bne.n	800438a <HAL_RCC_OscConfig+0x24a>
 800437c:	4b0c      	ldr	r3, [pc, #48]	@ (80043b0 <HAL_RCC_OscConfig+0x270>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	4a0b      	ldr	r2, [pc, #44]	@ (80043b0 <HAL_RCC_OscConfig+0x270>)
 8004382:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004386:	6013      	str	r3, [r2, #0]
 8004388:	e026      	b.n	80043d8 <HAL_RCC_OscConfig+0x298>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	685b      	ldr	r3, [r3, #4]
 800438e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004392:	d115      	bne.n	80043c0 <HAL_RCC_OscConfig+0x280>
 8004394:	4b06      	ldr	r3, [pc, #24]	@ (80043b0 <HAL_RCC_OscConfig+0x270>)
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	4a05      	ldr	r2, [pc, #20]	@ (80043b0 <HAL_RCC_OscConfig+0x270>)
 800439a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800439e:	6013      	str	r3, [r2, #0]
 80043a0:	4b03      	ldr	r3, [pc, #12]	@ (80043b0 <HAL_RCC_OscConfig+0x270>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	4a02      	ldr	r2, [pc, #8]	@ (80043b0 <HAL_RCC_OscConfig+0x270>)
 80043a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043aa:	6013      	str	r3, [r2, #0]
 80043ac:	e014      	b.n	80043d8 <HAL_RCC_OscConfig+0x298>
 80043ae:	bf00      	nop
 80043b0:	40021000 	.word	0x40021000
 80043b4:	08006b78 	.word	0x08006b78
 80043b8:	20000000 	.word	0x20000000
 80043bc:	20000004 	.word	0x20000004
 80043c0:	4ba0      	ldr	r3, [pc, #640]	@ (8004644 <HAL_RCC_OscConfig+0x504>)
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4a9f      	ldr	r2, [pc, #636]	@ (8004644 <HAL_RCC_OscConfig+0x504>)
 80043c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80043ca:	6013      	str	r3, [r2, #0]
 80043cc:	4b9d      	ldr	r3, [pc, #628]	@ (8004644 <HAL_RCC_OscConfig+0x504>)
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	4a9c      	ldr	r2, [pc, #624]	@ (8004644 <HAL_RCC_OscConfig+0x504>)
 80043d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80043d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	685b      	ldr	r3, [r3, #4]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d013      	beq.n	8004408 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043e0:	f7fd fb68 	bl	8001ab4 <HAL_GetTick>
 80043e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80043e6:	e008      	b.n	80043fa <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043e8:	f7fd fb64 	bl	8001ab4 <HAL_GetTick>
 80043ec:	4602      	mov	r2, r0
 80043ee:	693b      	ldr	r3, [r7, #16]
 80043f0:	1ad3      	subs	r3, r2, r3
 80043f2:	2b64      	cmp	r3, #100	@ 0x64
 80043f4:	d901      	bls.n	80043fa <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80043f6:	2303      	movs	r3, #3
 80043f8:	e276      	b.n	80048e8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80043fa:	4b92      	ldr	r3, [pc, #584]	@ (8004644 <HAL_RCC_OscConfig+0x504>)
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004402:	2b00      	cmp	r3, #0
 8004404:	d0f0      	beq.n	80043e8 <HAL_RCC_OscConfig+0x2a8>
 8004406:	e014      	b.n	8004432 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004408:	f7fd fb54 	bl	8001ab4 <HAL_GetTick>
 800440c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800440e:	e008      	b.n	8004422 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004410:	f7fd fb50 	bl	8001ab4 <HAL_GetTick>
 8004414:	4602      	mov	r2, r0
 8004416:	693b      	ldr	r3, [r7, #16]
 8004418:	1ad3      	subs	r3, r2, r3
 800441a:	2b64      	cmp	r3, #100	@ 0x64
 800441c:	d901      	bls.n	8004422 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800441e:	2303      	movs	r3, #3
 8004420:	e262      	b.n	80048e8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004422:	4b88      	ldr	r3, [pc, #544]	@ (8004644 <HAL_RCC_OscConfig+0x504>)
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800442a:	2b00      	cmp	r3, #0
 800442c:	d1f0      	bne.n	8004410 <HAL_RCC_OscConfig+0x2d0>
 800442e:	e000      	b.n	8004432 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004430:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f003 0302 	and.w	r3, r3, #2
 800443a:	2b00      	cmp	r3, #0
 800443c:	d060      	beq.n	8004500 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800443e:	69bb      	ldr	r3, [r7, #24]
 8004440:	2b04      	cmp	r3, #4
 8004442:	d005      	beq.n	8004450 <HAL_RCC_OscConfig+0x310>
 8004444:	69bb      	ldr	r3, [r7, #24]
 8004446:	2b0c      	cmp	r3, #12
 8004448:	d119      	bne.n	800447e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800444a:	697b      	ldr	r3, [r7, #20]
 800444c:	2b02      	cmp	r3, #2
 800444e:	d116      	bne.n	800447e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004450:	4b7c      	ldr	r3, [pc, #496]	@ (8004644 <HAL_RCC_OscConfig+0x504>)
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004458:	2b00      	cmp	r3, #0
 800445a:	d005      	beq.n	8004468 <HAL_RCC_OscConfig+0x328>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	68db      	ldr	r3, [r3, #12]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d101      	bne.n	8004468 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004464:	2301      	movs	r3, #1
 8004466:	e23f      	b.n	80048e8 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004468:	4b76      	ldr	r3, [pc, #472]	@ (8004644 <HAL_RCC_OscConfig+0x504>)
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	691b      	ldr	r3, [r3, #16]
 8004474:	061b      	lsls	r3, r3, #24
 8004476:	4973      	ldr	r1, [pc, #460]	@ (8004644 <HAL_RCC_OscConfig+0x504>)
 8004478:	4313      	orrs	r3, r2
 800447a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800447c:	e040      	b.n	8004500 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	68db      	ldr	r3, [r3, #12]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d023      	beq.n	80044ce <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004486:	4b6f      	ldr	r3, [pc, #444]	@ (8004644 <HAL_RCC_OscConfig+0x504>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4a6e      	ldr	r2, [pc, #440]	@ (8004644 <HAL_RCC_OscConfig+0x504>)
 800448c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004490:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004492:	f7fd fb0f 	bl	8001ab4 <HAL_GetTick>
 8004496:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004498:	e008      	b.n	80044ac <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800449a:	f7fd fb0b 	bl	8001ab4 <HAL_GetTick>
 800449e:	4602      	mov	r2, r0
 80044a0:	693b      	ldr	r3, [r7, #16]
 80044a2:	1ad3      	subs	r3, r2, r3
 80044a4:	2b02      	cmp	r3, #2
 80044a6:	d901      	bls.n	80044ac <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80044a8:	2303      	movs	r3, #3
 80044aa:	e21d      	b.n	80048e8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80044ac:	4b65      	ldr	r3, [pc, #404]	@ (8004644 <HAL_RCC_OscConfig+0x504>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d0f0      	beq.n	800449a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044b8:	4b62      	ldr	r3, [pc, #392]	@ (8004644 <HAL_RCC_OscConfig+0x504>)
 80044ba:	685b      	ldr	r3, [r3, #4]
 80044bc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	691b      	ldr	r3, [r3, #16]
 80044c4:	061b      	lsls	r3, r3, #24
 80044c6:	495f      	ldr	r1, [pc, #380]	@ (8004644 <HAL_RCC_OscConfig+0x504>)
 80044c8:	4313      	orrs	r3, r2
 80044ca:	604b      	str	r3, [r1, #4]
 80044cc:	e018      	b.n	8004500 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80044ce:	4b5d      	ldr	r3, [pc, #372]	@ (8004644 <HAL_RCC_OscConfig+0x504>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	4a5c      	ldr	r2, [pc, #368]	@ (8004644 <HAL_RCC_OscConfig+0x504>)
 80044d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80044d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044da:	f7fd faeb 	bl	8001ab4 <HAL_GetTick>
 80044de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80044e0:	e008      	b.n	80044f4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044e2:	f7fd fae7 	bl	8001ab4 <HAL_GetTick>
 80044e6:	4602      	mov	r2, r0
 80044e8:	693b      	ldr	r3, [r7, #16]
 80044ea:	1ad3      	subs	r3, r2, r3
 80044ec:	2b02      	cmp	r3, #2
 80044ee:	d901      	bls.n	80044f4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80044f0:	2303      	movs	r3, #3
 80044f2:	e1f9      	b.n	80048e8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80044f4:	4b53      	ldr	r3, [pc, #332]	@ (8004644 <HAL_RCC_OscConfig+0x504>)
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d1f0      	bne.n	80044e2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f003 0308 	and.w	r3, r3, #8
 8004508:	2b00      	cmp	r3, #0
 800450a:	d03c      	beq.n	8004586 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	695b      	ldr	r3, [r3, #20]
 8004510:	2b00      	cmp	r3, #0
 8004512:	d01c      	beq.n	800454e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004514:	4b4b      	ldr	r3, [pc, #300]	@ (8004644 <HAL_RCC_OscConfig+0x504>)
 8004516:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800451a:	4a4a      	ldr	r2, [pc, #296]	@ (8004644 <HAL_RCC_OscConfig+0x504>)
 800451c:	f043 0301 	orr.w	r3, r3, #1
 8004520:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004524:	f7fd fac6 	bl	8001ab4 <HAL_GetTick>
 8004528:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800452a:	e008      	b.n	800453e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800452c:	f7fd fac2 	bl	8001ab4 <HAL_GetTick>
 8004530:	4602      	mov	r2, r0
 8004532:	693b      	ldr	r3, [r7, #16]
 8004534:	1ad3      	subs	r3, r2, r3
 8004536:	2b02      	cmp	r3, #2
 8004538:	d901      	bls.n	800453e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800453a:	2303      	movs	r3, #3
 800453c:	e1d4      	b.n	80048e8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800453e:	4b41      	ldr	r3, [pc, #260]	@ (8004644 <HAL_RCC_OscConfig+0x504>)
 8004540:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004544:	f003 0302 	and.w	r3, r3, #2
 8004548:	2b00      	cmp	r3, #0
 800454a:	d0ef      	beq.n	800452c <HAL_RCC_OscConfig+0x3ec>
 800454c:	e01b      	b.n	8004586 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800454e:	4b3d      	ldr	r3, [pc, #244]	@ (8004644 <HAL_RCC_OscConfig+0x504>)
 8004550:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004554:	4a3b      	ldr	r2, [pc, #236]	@ (8004644 <HAL_RCC_OscConfig+0x504>)
 8004556:	f023 0301 	bic.w	r3, r3, #1
 800455a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800455e:	f7fd faa9 	bl	8001ab4 <HAL_GetTick>
 8004562:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004564:	e008      	b.n	8004578 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004566:	f7fd faa5 	bl	8001ab4 <HAL_GetTick>
 800456a:	4602      	mov	r2, r0
 800456c:	693b      	ldr	r3, [r7, #16]
 800456e:	1ad3      	subs	r3, r2, r3
 8004570:	2b02      	cmp	r3, #2
 8004572:	d901      	bls.n	8004578 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004574:	2303      	movs	r3, #3
 8004576:	e1b7      	b.n	80048e8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004578:	4b32      	ldr	r3, [pc, #200]	@ (8004644 <HAL_RCC_OscConfig+0x504>)
 800457a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800457e:	f003 0302 	and.w	r3, r3, #2
 8004582:	2b00      	cmp	r3, #0
 8004584:	d1ef      	bne.n	8004566 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f003 0304 	and.w	r3, r3, #4
 800458e:	2b00      	cmp	r3, #0
 8004590:	f000 80a6 	beq.w	80046e0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004594:	2300      	movs	r3, #0
 8004596:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004598:	4b2a      	ldr	r3, [pc, #168]	@ (8004644 <HAL_RCC_OscConfig+0x504>)
 800459a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800459c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d10d      	bne.n	80045c0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80045a4:	4b27      	ldr	r3, [pc, #156]	@ (8004644 <HAL_RCC_OscConfig+0x504>)
 80045a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045a8:	4a26      	ldr	r2, [pc, #152]	@ (8004644 <HAL_RCC_OscConfig+0x504>)
 80045aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80045ae:	6593      	str	r3, [r2, #88]	@ 0x58
 80045b0:	4b24      	ldr	r3, [pc, #144]	@ (8004644 <HAL_RCC_OscConfig+0x504>)
 80045b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045b8:	60bb      	str	r3, [r7, #8]
 80045ba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80045bc:	2301      	movs	r3, #1
 80045be:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80045c0:	4b21      	ldr	r3, [pc, #132]	@ (8004648 <HAL_RCC_OscConfig+0x508>)
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d118      	bne.n	80045fe <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80045cc:	4b1e      	ldr	r3, [pc, #120]	@ (8004648 <HAL_RCC_OscConfig+0x508>)
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	4a1d      	ldr	r2, [pc, #116]	@ (8004648 <HAL_RCC_OscConfig+0x508>)
 80045d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045d6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80045d8:	f7fd fa6c 	bl	8001ab4 <HAL_GetTick>
 80045dc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80045de:	e008      	b.n	80045f2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045e0:	f7fd fa68 	bl	8001ab4 <HAL_GetTick>
 80045e4:	4602      	mov	r2, r0
 80045e6:	693b      	ldr	r3, [r7, #16]
 80045e8:	1ad3      	subs	r3, r2, r3
 80045ea:	2b02      	cmp	r3, #2
 80045ec:	d901      	bls.n	80045f2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80045ee:	2303      	movs	r3, #3
 80045f0:	e17a      	b.n	80048e8 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80045f2:	4b15      	ldr	r3, [pc, #84]	@ (8004648 <HAL_RCC_OscConfig+0x508>)
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d0f0      	beq.n	80045e0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	689b      	ldr	r3, [r3, #8]
 8004602:	2b01      	cmp	r3, #1
 8004604:	d108      	bne.n	8004618 <HAL_RCC_OscConfig+0x4d8>
 8004606:	4b0f      	ldr	r3, [pc, #60]	@ (8004644 <HAL_RCC_OscConfig+0x504>)
 8004608:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800460c:	4a0d      	ldr	r2, [pc, #52]	@ (8004644 <HAL_RCC_OscConfig+0x504>)
 800460e:	f043 0301 	orr.w	r3, r3, #1
 8004612:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004616:	e029      	b.n	800466c <HAL_RCC_OscConfig+0x52c>
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	689b      	ldr	r3, [r3, #8]
 800461c:	2b05      	cmp	r3, #5
 800461e:	d115      	bne.n	800464c <HAL_RCC_OscConfig+0x50c>
 8004620:	4b08      	ldr	r3, [pc, #32]	@ (8004644 <HAL_RCC_OscConfig+0x504>)
 8004622:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004626:	4a07      	ldr	r2, [pc, #28]	@ (8004644 <HAL_RCC_OscConfig+0x504>)
 8004628:	f043 0304 	orr.w	r3, r3, #4
 800462c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004630:	4b04      	ldr	r3, [pc, #16]	@ (8004644 <HAL_RCC_OscConfig+0x504>)
 8004632:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004636:	4a03      	ldr	r2, [pc, #12]	@ (8004644 <HAL_RCC_OscConfig+0x504>)
 8004638:	f043 0301 	orr.w	r3, r3, #1
 800463c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004640:	e014      	b.n	800466c <HAL_RCC_OscConfig+0x52c>
 8004642:	bf00      	nop
 8004644:	40021000 	.word	0x40021000
 8004648:	40007000 	.word	0x40007000
 800464c:	4b9c      	ldr	r3, [pc, #624]	@ (80048c0 <HAL_RCC_OscConfig+0x780>)
 800464e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004652:	4a9b      	ldr	r2, [pc, #620]	@ (80048c0 <HAL_RCC_OscConfig+0x780>)
 8004654:	f023 0301 	bic.w	r3, r3, #1
 8004658:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800465c:	4b98      	ldr	r3, [pc, #608]	@ (80048c0 <HAL_RCC_OscConfig+0x780>)
 800465e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004662:	4a97      	ldr	r2, [pc, #604]	@ (80048c0 <HAL_RCC_OscConfig+0x780>)
 8004664:	f023 0304 	bic.w	r3, r3, #4
 8004668:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	689b      	ldr	r3, [r3, #8]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d016      	beq.n	80046a2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004674:	f7fd fa1e 	bl	8001ab4 <HAL_GetTick>
 8004678:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800467a:	e00a      	b.n	8004692 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800467c:	f7fd fa1a 	bl	8001ab4 <HAL_GetTick>
 8004680:	4602      	mov	r2, r0
 8004682:	693b      	ldr	r3, [r7, #16]
 8004684:	1ad3      	subs	r3, r2, r3
 8004686:	f241 3288 	movw	r2, #5000	@ 0x1388
 800468a:	4293      	cmp	r3, r2
 800468c:	d901      	bls.n	8004692 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800468e:	2303      	movs	r3, #3
 8004690:	e12a      	b.n	80048e8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004692:	4b8b      	ldr	r3, [pc, #556]	@ (80048c0 <HAL_RCC_OscConfig+0x780>)
 8004694:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004698:	f003 0302 	and.w	r3, r3, #2
 800469c:	2b00      	cmp	r3, #0
 800469e:	d0ed      	beq.n	800467c <HAL_RCC_OscConfig+0x53c>
 80046a0:	e015      	b.n	80046ce <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046a2:	f7fd fa07 	bl	8001ab4 <HAL_GetTick>
 80046a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80046a8:	e00a      	b.n	80046c0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046aa:	f7fd fa03 	bl	8001ab4 <HAL_GetTick>
 80046ae:	4602      	mov	r2, r0
 80046b0:	693b      	ldr	r3, [r7, #16]
 80046b2:	1ad3      	subs	r3, r2, r3
 80046b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046b8:	4293      	cmp	r3, r2
 80046ba:	d901      	bls.n	80046c0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80046bc:	2303      	movs	r3, #3
 80046be:	e113      	b.n	80048e8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80046c0:	4b7f      	ldr	r3, [pc, #508]	@ (80048c0 <HAL_RCC_OscConfig+0x780>)
 80046c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046c6:	f003 0302 	and.w	r3, r3, #2
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d1ed      	bne.n	80046aa <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80046ce:	7ffb      	ldrb	r3, [r7, #31]
 80046d0:	2b01      	cmp	r3, #1
 80046d2:	d105      	bne.n	80046e0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80046d4:	4b7a      	ldr	r3, [pc, #488]	@ (80048c0 <HAL_RCC_OscConfig+0x780>)
 80046d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046d8:	4a79      	ldr	r2, [pc, #484]	@ (80048c0 <HAL_RCC_OscConfig+0x780>)
 80046da:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80046de:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	f000 80fe 	beq.w	80048e6 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046ee:	2b02      	cmp	r3, #2
 80046f0:	f040 80d0 	bne.w	8004894 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80046f4:	4b72      	ldr	r3, [pc, #456]	@ (80048c0 <HAL_RCC_OscConfig+0x780>)
 80046f6:	68db      	ldr	r3, [r3, #12]
 80046f8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80046fa:	697b      	ldr	r3, [r7, #20]
 80046fc:	f003 0203 	and.w	r2, r3, #3
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004704:	429a      	cmp	r2, r3
 8004706:	d130      	bne.n	800476a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004708:	697b      	ldr	r3, [r7, #20]
 800470a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004712:	3b01      	subs	r3, #1
 8004714:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004716:	429a      	cmp	r2, r3
 8004718:	d127      	bne.n	800476a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800471a:	697b      	ldr	r3, [r7, #20]
 800471c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004724:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004726:	429a      	cmp	r2, r3
 8004728:	d11f      	bne.n	800476a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004730:	687a      	ldr	r2, [r7, #4]
 8004732:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004734:	2a07      	cmp	r2, #7
 8004736:	bf14      	ite	ne
 8004738:	2201      	movne	r2, #1
 800473a:	2200      	moveq	r2, #0
 800473c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800473e:	4293      	cmp	r3, r2
 8004740:	d113      	bne.n	800476a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004742:	697b      	ldr	r3, [r7, #20]
 8004744:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800474c:	085b      	lsrs	r3, r3, #1
 800474e:	3b01      	subs	r3, #1
 8004750:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004752:	429a      	cmp	r2, r3
 8004754:	d109      	bne.n	800476a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004756:	697b      	ldr	r3, [r7, #20]
 8004758:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004760:	085b      	lsrs	r3, r3, #1
 8004762:	3b01      	subs	r3, #1
 8004764:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004766:	429a      	cmp	r2, r3
 8004768:	d06e      	beq.n	8004848 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800476a:	69bb      	ldr	r3, [r7, #24]
 800476c:	2b0c      	cmp	r3, #12
 800476e:	d069      	beq.n	8004844 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004770:	4b53      	ldr	r3, [pc, #332]	@ (80048c0 <HAL_RCC_OscConfig+0x780>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004778:	2b00      	cmp	r3, #0
 800477a:	d105      	bne.n	8004788 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800477c:	4b50      	ldr	r3, [pc, #320]	@ (80048c0 <HAL_RCC_OscConfig+0x780>)
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004784:	2b00      	cmp	r3, #0
 8004786:	d001      	beq.n	800478c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004788:	2301      	movs	r3, #1
 800478a:	e0ad      	b.n	80048e8 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800478c:	4b4c      	ldr	r3, [pc, #304]	@ (80048c0 <HAL_RCC_OscConfig+0x780>)
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	4a4b      	ldr	r2, [pc, #300]	@ (80048c0 <HAL_RCC_OscConfig+0x780>)
 8004792:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004796:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004798:	f7fd f98c 	bl	8001ab4 <HAL_GetTick>
 800479c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800479e:	e008      	b.n	80047b2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047a0:	f7fd f988 	bl	8001ab4 <HAL_GetTick>
 80047a4:	4602      	mov	r2, r0
 80047a6:	693b      	ldr	r3, [r7, #16]
 80047a8:	1ad3      	subs	r3, r2, r3
 80047aa:	2b02      	cmp	r3, #2
 80047ac:	d901      	bls.n	80047b2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80047ae:	2303      	movs	r3, #3
 80047b0:	e09a      	b.n	80048e8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80047b2:	4b43      	ldr	r3, [pc, #268]	@ (80048c0 <HAL_RCC_OscConfig+0x780>)
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d1f0      	bne.n	80047a0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80047be:	4b40      	ldr	r3, [pc, #256]	@ (80048c0 <HAL_RCC_OscConfig+0x780>)
 80047c0:	68da      	ldr	r2, [r3, #12]
 80047c2:	4b40      	ldr	r3, [pc, #256]	@ (80048c4 <HAL_RCC_OscConfig+0x784>)
 80047c4:	4013      	ands	r3, r2
 80047c6:	687a      	ldr	r2, [r7, #4]
 80047c8:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80047ca:	687a      	ldr	r2, [r7, #4]
 80047cc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80047ce:	3a01      	subs	r2, #1
 80047d0:	0112      	lsls	r2, r2, #4
 80047d2:	4311      	orrs	r1, r2
 80047d4:	687a      	ldr	r2, [r7, #4]
 80047d6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80047d8:	0212      	lsls	r2, r2, #8
 80047da:	4311      	orrs	r1, r2
 80047dc:	687a      	ldr	r2, [r7, #4]
 80047de:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80047e0:	0852      	lsrs	r2, r2, #1
 80047e2:	3a01      	subs	r2, #1
 80047e4:	0552      	lsls	r2, r2, #21
 80047e6:	4311      	orrs	r1, r2
 80047e8:	687a      	ldr	r2, [r7, #4]
 80047ea:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80047ec:	0852      	lsrs	r2, r2, #1
 80047ee:	3a01      	subs	r2, #1
 80047f0:	0652      	lsls	r2, r2, #25
 80047f2:	4311      	orrs	r1, r2
 80047f4:	687a      	ldr	r2, [r7, #4]
 80047f6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80047f8:	0912      	lsrs	r2, r2, #4
 80047fa:	0452      	lsls	r2, r2, #17
 80047fc:	430a      	orrs	r2, r1
 80047fe:	4930      	ldr	r1, [pc, #192]	@ (80048c0 <HAL_RCC_OscConfig+0x780>)
 8004800:	4313      	orrs	r3, r2
 8004802:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004804:	4b2e      	ldr	r3, [pc, #184]	@ (80048c0 <HAL_RCC_OscConfig+0x780>)
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	4a2d      	ldr	r2, [pc, #180]	@ (80048c0 <HAL_RCC_OscConfig+0x780>)
 800480a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800480e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004810:	4b2b      	ldr	r3, [pc, #172]	@ (80048c0 <HAL_RCC_OscConfig+0x780>)
 8004812:	68db      	ldr	r3, [r3, #12]
 8004814:	4a2a      	ldr	r2, [pc, #168]	@ (80048c0 <HAL_RCC_OscConfig+0x780>)
 8004816:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800481a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800481c:	f7fd f94a 	bl	8001ab4 <HAL_GetTick>
 8004820:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004822:	e008      	b.n	8004836 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004824:	f7fd f946 	bl	8001ab4 <HAL_GetTick>
 8004828:	4602      	mov	r2, r0
 800482a:	693b      	ldr	r3, [r7, #16]
 800482c:	1ad3      	subs	r3, r2, r3
 800482e:	2b02      	cmp	r3, #2
 8004830:	d901      	bls.n	8004836 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8004832:	2303      	movs	r3, #3
 8004834:	e058      	b.n	80048e8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004836:	4b22      	ldr	r3, [pc, #136]	@ (80048c0 <HAL_RCC_OscConfig+0x780>)
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800483e:	2b00      	cmp	r3, #0
 8004840:	d0f0      	beq.n	8004824 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004842:	e050      	b.n	80048e6 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004844:	2301      	movs	r3, #1
 8004846:	e04f      	b.n	80048e8 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004848:	4b1d      	ldr	r3, [pc, #116]	@ (80048c0 <HAL_RCC_OscConfig+0x780>)
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004850:	2b00      	cmp	r3, #0
 8004852:	d148      	bne.n	80048e6 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004854:	4b1a      	ldr	r3, [pc, #104]	@ (80048c0 <HAL_RCC_OscConfig+0x780>)
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	4a19      	ldr	r2, [pc, #100]	@ (80048c0 <HAL_RCC_OscConfig+0x780>)
 800485a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800485e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004860:	4b17      	ldr	r3, [pc, #92]	@ (80048c0 <HAL_RCC_OscConfig+0x780>)
 8004862:	68db      	ldr	r3, [r3, #12]
 8004864:	4a16      	ldr	r2, [pc, #88]	@ (80048c0 <HAL_RCC_OscConfig+0x780>)
 8004866:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800486a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800486c:	f7fd f922 	bl	8001ab4 <HAL_GetTick>
 8004870:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004872:	e008      	b.n	8004886 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004874:	f7fd f91e 	bl	8001ab4 <HAL_GetTick>
 8004878:	4602      	mov	r2, r0
 800487a:	693b      	ldr	r3, [r7, #16]
 800487c:	1ad3      	subs	r3, r2, r3
 800487e:	2b02      	cmp	r3, #2
 8004880:	d901      	bls.n	8004886 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8004882:	2303      	movs	r3, #3
 8004884:	e030      	b.n	80048e8 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004886:	4b0e      	ldr	r3, [pc, #56]	@ (80048c0 <HAL_RCC_OscConfig+0x780>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800488e:	2b00      	cmp	r3, #0
 8004890:	d0f0      	beq.n	8004874 <HAL_RCC_OscConfig+0x734>
 8004892:	e028      	b.n	80048e6 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004894:	69bb      	ldr	r3, [r7, #24]
 8004896:	2b0c      	cmp	r3, #12
 8004898:	d023      	beq.n	80048e2 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800489a:	4b09      	ldr	r3, [pc, #36]	@ (80048c0 <HAL_RCC_OscConfig+0x780>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	4a08      	ldr	r2, [pc, #32]	@ (80048c0 <HAL_RCC_OscConfig+0x780>)
 80048a0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80048a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048a6:	f7fd f905 	bl	8001ab4 <HAL_GetTick>
 80048aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80048ac:	e00c      	b.n	80048c8 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048ae:	f7fd f901 	bl	8001ab4 <HAL_GetTick>
 80048b2:	4602      	mov	r2, r0
 80048b4:	693b      	ldr	r3, [r7, #16]
 80048b6:	1ad3      	subs	r3, r2, r3
 80048b8:	2b02      	cmp	r3, #2
 80048ba:	d905      	bls.n	80048c8 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80048bc:	2303      	movs	r3, #3
 80048be:	e013      	b.n	80048e8 <HAL_RCC_OscConfig+0x7a8>
 80048c0:	40021000 	.word	0x40021000
 80048c4:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80048c8:	4b09      	ldr	r3, [pc, #36]	@ (80048f0 <HAL_RCC_OscConfig+0x7b0>)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d1ec      	bne.n	80048ae <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80048d4:	4b06      	ldr	r3, [pc, #24]	@ (80048f0 <HAL_RCC_OscConfig+0x7b0>)
 80048d6:	68da      	ldr	r2, [r3, #12]
 80048d8:	4905      	ldr	r1, [pc, #20]	@ (80048f0 <HAL_RCC_OscConfig+0x7b0>)
 80048da:	4b06      	ldr	r3, [pc, #24]	@ (80048f4 <HAL_RCC_OscConfig+0x7b4>)
 80048dc:	4013      	ands	r3, r2
 80048de:	60cb      	str	r3, [r1, #12]
 80048e0:	e001      	b.n	80048e6 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80048e2:	2301      	movs	r3, #1
 80048e4:	e000      	b.n	80048e8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80048e6:	2300      	movs	r3, #0
}
 80048e8:	4618      	mov	r0, r3
 80048ea:	3720      	adds	r7, #32
 80048ec:	46bd      	mov	sp, r7
 80048ee:	bd80      	pop	{r7, pc}
 80048f0:	40021000 	.word	0x40021000
 80048f4:	feeefffc 	.word	0xfeeefffc

080048f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b084      	sub	sp, #16
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
 8004900:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d101      	bne.n	800490c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004908:	2301      	movs	r3, #1
 800490a:	e0e7      	b.n	8004adc <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800490c:	4b75      	ldr	r3, [pc, #468]	@ (8004ae4 <HAL_RCC_ClockConfig+0x1ec>)
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f003 0307 	and.w	r3, r3, #7
 8004914:	683a      	ldr	r2, [r7, #0]
 8004916:	429a      	cmp	r2, r3
 8004918:	d910      	bls.n	800493c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800491a:	4b72      	ldr	r3, [pc, #456]	@ (8004ae4 <HAL_RCC_ClockConfig+0x1ec>)
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f023 0207 	bic.w	r2, r3, #7
 8004922:	4970      	ldr	r1, [pc, #448]	@ (8004ae4 <HAL_RCC_ClockConfig+0x1ec>)
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	4313      	orrs	r3, r2
 8004928:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800492a:	4b6e      	ldr	r3, [pc, #440]	@ (8004ae4 <HAL_RCC_ClockConfig+0x1ec>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f003 0307 	and.w	r3, r3, #7
 8004932:	683a      	ldr	r2, [r7, #0]
 8004934:	429a      	cmp	r2, r3
 8004936:	d001      	beq.n	800493c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004938:	2301      	movs	r3, #1
 800493a:	e0cf      	b.n	8004adc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f003 0302 	and.w	r3, r3, #2
 8004944:	2b00      	cmp	r3, #0
 8004946:	d010      	beq.n	800496a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	689a      	ldr	r2, [r3, #8]
 800494c:	4b66      	ldr	r3, [pc, #408]	@ (8004ae8 <HAL_RCC_ClockConfig+0x1f0>)
 800494e:	689b      	ldr	r3, [r3, #8]
 8004950:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004954:	429a      	cmp	r2, r3
 8004956:	d908      	bls.n	800496a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004958:	4b63      	ldr	r3, [pc, #396]	@ (8004ae8 <HAL_RCC_ClockConfig+0x1f0>)
 800495a:	689b      	ldr	r3, [r3, #8]
 800495c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	689b      	ldr	r3, [r3, #8]
 8004964:	4960      	ldr	r1, [pc, #384]	@ (8004ae8 <HAL_RCC_ClockConfig+0x1f0>)
 8004966:	4313      	orrs	r3, r2
 8004968:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f003 0301 	and.w	r3, r3, #1
 8004972:	2b00      	cmp	r3, #0
 8004974:	d04c      	beq.n	8004a10 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	685b      	ldr	r3, [r3, #4]
 800497a:	2b03      	cmp	r3, #3
 800497c:	d107      	bne.n	800498e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800497e:	4b5a      	ldr	r3, [pc, #360]	@ (8004ae8 <HAL_RCC_ClockConfig+0x1f0>)
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004986:	2b00      	cmp	r3, #0
 8004988:	d121      	bne.n	80049ce <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800498a:	2301      	movs	r3, #1
 800498c:	e0a6      	b.n	8004adc <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	685b      	ldr	r3, [r3, #4]
 8004992:	2b02      	cmp	r3, #2
 8004994:	d107      	bne.n	80049a6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004996:	4b54      	ldr	r3, [pc, #336]	@ (8004ae8 <HAL_RCC_ClockConfig+0x1f0>)
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d115      	bne.n	80049ce <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80049a2:	2301      	movs	r3, #1
 80049a4:	e09a      	b.n	8004adc <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	685b      	ldr	r3, [r3, #4]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d107      	bne.n	80049be <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80049ae:	4b4e      	ldr	r3, [pc, #312]	@ (8004ae8 <HAL_RCC_ClockConfig+0x1f0>)
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f003 0302 	and.w	r3, r3, #2
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d109      	bne.n	80049ce <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80049ba:	2301      	movs	r3, #1
 80049bc:	e08e      	b.n	8004adc <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80049be:	4b4a      	ldr	r3, [pc, #296]	@ (8004ae8 <HAL_RCC_ClockConfig+0x1f0>)
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d101      	bne.n	80049ce <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80049ca:	2301      	movs	r3, #1
 80049cc:	e086      	b.n	8004adc <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80049ce:	4b46      	ldr	r3, [pc, #280]	@ (8004ae8 <HAL_RCC_ClockConfig+0x1f0>)
 80049d0:	689b      	ldr	r3, [r3, #8]
 80049d2:	f023 0203 	bic.w	r2, r3, #3
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	685b      	ldr	r3, [r3, #4]
 80049da:	4943      	ldr	r1, [pc, #268]	@ (8004ae8 <HAL_RCC_ClockConfig+0x1f0>)
 80049dc:	4313      	orrs	r3, r2
 80049de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80049e0:	f7fd f868 	bl	8001ab4 <HAL_GetTick>
 80049e4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049e6:	e00a      	b.n	80049fe <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049e8:	f7fd f864 	bl	8001ab4 <HAL_GetTick>
 80049ec:	4602      	mov	r2, r0
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	1ad3      	subs	r3, r2, r3
 80049f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d901      	bls.n	80049fe <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80049fa:	2303      	movs	r3, #3
 80049fc:	e06e      	b.n	8004adc <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049fe:	4b3a      	ldr	r3, [pc, #232]	@ (8004ae8 <HAL_RCC_ClockConfig+0x1f0>)
 8004a00:	689b      	ldr	r3, [r3, #8]
 8004a02:	f003 020c 	and.w	r2, r3, #12
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	685b      	ldr	r3, [r3, #4]
 8004a0a:	009b      	lsls	r3, r3, #2
 8004a0c:	429a      	cmp	r2, r3
 8004a0e:	d1eb      	bne.n	80049e8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f003 0302 	and.w	r3, r3, #2
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d010      	beq.n	8004a3e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	689a      	ldr	r2, [r3, #8]
 8004a20:	4b31      	ldr	r3, [pc, #196]	@ (8004ae8 <HAL_RCC_ClockConfig+0x1f0>)
 8004a22:	689b      	ldr	r3, [r3, #8]
 8004a24:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004a28:	429a      	cmp	r2, r3
 8004a2a:	d208      	bcs.n	8004a3e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a2c:	4b2e      	ldr	r3, [pc, #184]	@ (8004ae8 <HAL_RCC_ClockConfig+0x1f0>)
 8004a2e:	689b      	ldr	r3, [r3, #8]
 8004a30:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	689b      	ldr	r3, [r3, #8]
 8004a38:	492b      	ldr	r1, [pc, #172]	@ (8004ae8 <HAL_RCC_ClockConfig+0x1f0>)
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004a3e:	4b29      	ldr	r3, [pc, #164]	@ (8004ae4 <HAL_RCC_ClockConfig+0x1ec>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f003 0307 	and.w	r3, r3, #7
 8004a46:	683a      	ldr	r2, [r7, #0]
 8004a48:	429a      	cmp	r2, r3
 8004a4a:	d210      	bcs.n	8004a6e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a4c:	4b25      	ldr	r3, [pc, #148]	@ (8004ae4 <HAL_RCC_ClockConfig+0x1ec>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f023 0207 	bic.w	r2, r3, #7
 8004a54:	4923      	ldr	r1, [pc, #140]	@ (8004ae4 <HAL_RCC_ClockConfig+0x1ec>)
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	4313      	orrs	r3, r2
 8004a5a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a5c:	4b21      	ldr	r3, [pc, #132]	@ (8004ae4 <HAL_RCC_ClockConfig+0x1ec>)
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f003 0307 	and.w	r3, r3, #7
 8004a64:	683a      	ldr	r2, [r7, #0]
 8004a66:	429a      	cmp	r2, r3
 8004a68:	d001      	beq.n	8004a6e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	e036      	b.n	8004adc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f003 0304 	and.w	r3, r3, #4
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d008      	beq.n	8004a8c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a7a:	4b1b      	ldr	r3, [pc, #108]	@ (8004ae8 <HAL_RCC_ClockConfig+0x1f0>)
 8004a7c:	689b      	ldr	r3, [r3, #8]
 8004a7e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	68db      	ldr	r3, [r3, #12]
 8004a86:	4918      	ldr	r1, [pc, #96]	@ (8004ae8 <HAL_RCC_ClockConfig+0x1f0>)
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f003 0308 	and.w	r3, r3, #8
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d009      	beq.n	8004aac <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004a98:	4b13      	ldr	r3, [pc, #76]	@ (8004ae8 <HAL_RCC_ClockConfig+0x1f0>)
 8004a9a:	689b      	ldr	r3, [r3, #8]
 8004a9c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	691b      	ldr	r3, [r3, #16]
 8004aa4:	00db      	lsls	r3, r3, #3
 8004aa6:	4910      	ldr	r1, [pc, #64]	@ (8004ae8 <HAL_RCC_ClockConfig+0x1f0>)
 8004aa8:	4313      	orrs	r3, r2
 8004aaa:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004aac:	f000 f824 	bl	8004af8 <HAL_RCC_GetSysClockFreq>
 8004ab0:	4602      	mov	r2, r0
 8004ab2:	4b0d      	ldr	r3, [pc, #52]	@ (8004ae8 <HAL_RCC_ClockConfig+0x1f0>)
 8004ab4:	689b      	ldr	r3, [r3, #8]
 8004ab6:	091b      	lsrs	r3, r3, #4
 8004ab8:	f003 030f 	and.w	r3, r3, #15
 8004abc:	490b      	ldr	r1, [pc, #44]	@ (8004aec <HAL_RCC_ClockConfig+0x1f4>)
 8004abe:	5ccb      	ldrb	r3, [r1, r3]
 8004ac0:	f003 031f 	and.w	r3, r3, #31
 8004ac4:	fa22 f303 	lsr.w	r3, r2, r3
 8004ac8:	4a09      	ldr	r2, [pc, #36]	@ (8004af0 <HAL_RCC_ClockConfig+0x1f8>)
 8004aca:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004acc:	4b09      	ldr	r3, [pc, #36]	@ (8004af4 <HAL_RCC_ClockConfig+0x1fc>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	f7fc ff9f 	bl	8001a14 <HAL_InitTick>
 8004ad6:	4603      	mov	r3, r0
 8004ad8:	72fb      	strb	r3, [r7, #11]

  return status;
 8004ada:	7afb      	ldrb	r3, [r7, #11]
}
 8004adc:	4618      	mov	r0, r3
 8004ade:	3710      	adds	r7, #16
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	bd80      	pop	{r7, pc}
 8004ae4:	40022000 	.word	0x40022000
 8004ae8:	40021000 	.word	0x40021000
 8004aec:	08006b78 	.word	0x08006b78
 8004af0:	20000000 	.word	0x20000000
 8004af4:	20000004 	.word	0x20000004

08004af8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004af8:	b480      	push	{r7}
 8004afa:	b089      	sub	sp, #36	@ 0x24
 8004afc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004afe:	2300      	movs	r3, #0
 8004b00:	61fb      	str	r3, [r7, #28]
 8004b02:	2300      	movs	r3, #0
 8004b04:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004b06:	4b3e      	ldr	r3, [pc, #248]	@ (8004c00 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b08:	689b      	ldr	r3, [r3, #8]
 8004b0a:	f003 030c 	and.w	r3, r3, #12
 8004b0e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004b10:	4b3b      	ldr	r3, [pc, #236]	@ (8004c00 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b12:	68db      	ldr	r3, [r3, #12]
 8004b14:	f003 0303 	and.w	r3, r3, #3
 8004b18:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004b1a:	693b      	ldr	r3, [r7, #16]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d005      	beq.n	8004b2c <HAL_RCC_GetSysClockFreq+0x34>
 8004b20:	693b      	ldr	r3, [r7, #16]
 8004b22:	2b0c      	cmp	r3, #12
 8004b24:	d121      	bne.n	8004b6a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	2b01      	cmp	r3, #1
 8004b2a:	d11e      	bne.n	8004b6a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004b2c:	4b34      	ldr	r3, [pc, #208]	@ (8004c00 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f003 0308 	and.w	r3, r3, #8
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d107      	bne.n	8004b48 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004b38:	4b31      	ldr	r3, [pc, #196]	@ (8004c00 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b3e:	0a1b      	lsrs	r3, r3, #8
 8004b40:	f003 030f 	and.w	r3, r3, #15
 8004b44:	61fb      	str	r3, [r7, #28]
 8004b46:	e005      	b.n	8004b54 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004b48:	4b2d      	ldr	r3, [pc, #180]	@ (8004c00 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	091b      	lsrs	r3, r3, #4
 8004b4e:	f003 030f 	and.w	r3, r3, #15
 8004b52:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004b54:	4a2b      	ldr	r2, [pc, #172]	@ (8004c04 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004b56:	69fb      	ldr	r3, [r7, #28]
 8004b58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b5c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004b5e:	693b      	ldr	r3, [r7, #16]
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d10d      	bne.n	8004b80 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004b64:	69fb      	ldr	r3, [r7, #28]
 8004b66:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004b68:	e00a      	b.n	8004b80 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004b6a:	693b      	ldr	r3, [r7, #16]
 8004b6c:	2b04      	cmp	r3, #4
 8004b6e:	d102      	bne.n	8004b76 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004b70:	4b25      	ldr	r3, [pc, #148]	@ (8004c08 <HAL_RCC_GetSysClockFreq+0x110>)
 8004b72:	61bb      	str	r3, [r7, #24]
 8004b74:	e004      	b.n	8004b80 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004b76:	693b      	ldr	r3, [r7, #16]
 8004b78:	2b08      	cmp	r3, #8
 8004b7a:	d101      	bne.n	8004b80 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004b7c:	4b23      	ldr	r3, [pc, #140]	@ (8004c0c <HAL_RCC_GetSysClockFreq+0x114>)
 8004b7e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004b80:	693b      	ldr	r3, [r7, #16]
 8004b82:	2b0c      	cmp	r3, #12
 8004b84:	d134      	bne.n	8004bf0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004b86:	4b1e      	ldr	r3, [pc, #120]	@ (8004c00 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b88:	68db      	ldr	r3, [r3, #12]
 8004b8a:	f003 0303 	and.w	r3, r3, #3
 8004b8e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004b90:	68bb      	ldr	r3, [r7, #8]
 8004b92:	2b02      	cmp	r3, #2
 8004b94:	d003      	beq.n	8004b9e <HAL_RCC_GetSysClockFreq+0xa6>
 8004b96:	68bb      	ldr	r3, [r7, #8]
 8004b98:	2b03      	cmp	r3, #3
 8004b9a:	d003      	beq.n	8004ba4 <HAL_RCC_GetSysClockFreq+0xac>
 8004b9c:	e005      	b.n	8004baa <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004b9e:	4b1a      	ldr	r3, [pc, #104]	@ (8004c08 <HAL_RCC_GetSysClockFreq+0x110>)
 8004ba0:	617b      	str	r3, [r7, #20]
      break;
 8004ba2:	e005      	b.n	8004bb0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004ba4:	4b19      	ldr	r3, [pc, #100]	@ (8004c0c <HAL_RCC_GetSysClockFreq+0x114>)
 8004ba6:	617b      	str	r3, [r7, #20]
      break;
 8004ba8:	e002      	b.n	8004bb0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004baa:	69fb      	ldr	r3, [r7, #28]
 8004bac:	617b      	str	r3, [r7, #20]
      break;
 8004bae:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004bb0:	4b13      	ldr	r3, [pc, #76]	@ (8004c00 <HAL_RCC_GetSysClockFreq+0x108>)
 8004bb2:	68db      	ldr	r3, [r3, #12]
 8004bb4:	091b      	lsrs	r3, r3, #4
 8004bb6:	f003 0307 	and.w	r3, r3, #7
 8004bba:	3301      	adds	r3, #1
 8004bbc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004bbe:	4b10      	ldr	r3, [pc, #64]	@ (8004c00 <HAL_RCC_GetSysClockFreq+0x108>)
 8004bc0:	68db      	ldr	r3, [r3, #12]
 8004bc2:	0a1b      	lsrs	r3, r3, #8
 8004bc4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004bc8:	697a      	ldr	r2, [r7, #20]
 8004bca:	fb03 f202 	mul.w	r2, r3, r2
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bd4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004bd6:	4b0a      	ldr	r3, [pc, #40]	@ (8004c00 <HAL_RCC_GetSysClockFreq+0x108>)
 8004bd8:	68db      	ldr	r3, [r3, #12]
 8004bda:	0e5b      	lsrs	r3, r3, #25
 8004bdc:	f003 0303 	and.w	r3, r3, #3
 8004be0:	3301      	adds	r3, #1
 8004be2:	005b      	lsls	r3, r3, #1
 8004be4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004be6:	697a      	ldr	r2, [r7, #20]
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bee:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004bf0:	69bb      	ldr	r3, [r7, #24]
}
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	3724      	adds	r7, #36	@ 0x24
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bfc:	4770      	bx	lr
 8004bfe:	bf00      	nop
 8004c00:	40021000 	.word	0x40021000
 8004c04:	08006b90 	.word	0x08006b90
 8004c08:	00f42400 	.word	0x00f42400
 8004c0c:	007a1200 	.word	0x007a1200

08004c10 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004c10:	b480      	push	{r7}
 8004c12:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004c14:	4b03      	ldr	r3, [pc, #12]	@ (8004c24 <HAL_RCC_GetHCLKFreq+0x14>)
 8004c16:	681b      	ldr	r3, [r3, #0]
}
 8004c18:	4618      	mov	r0, r3
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c20:	4770      	bx	lr
 8004c22:	bf00      	nop
 8004c24:	20000000 	.word	0x20000000

08004c28 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004c2c:	f7ff fff0 	bl	8004c10 <HAL_RCC_GetHCLKFreq>
 8004c30:	4602      	mov	r2, r0
 8004c32:	4b06      	ldr	r3, [pc, #24]	@ (8004c4c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004c34:	689b      	ldr	r3, [r3, #8]
 8004c36:	0a1b      	lsrs	r3, r3, #8
 8004c38:	f003 0307 	and.w	r3, r3, #7
 8004c3c:	4904      	ldr	r1, [pc, #16]	@ (8004c50 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004c3e:	5ccb      	ldrb	r3, [r1, r3]
 8004c40:	f003 031f 	and.w	r3, r3, #31
 8004c44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c48:	4618      	mov	r0, r3
 8004c4a:	bd80      	pop	{r7, pc}
 8004c4c:	40021000 	.word	0x40021000
 8004c50:	08006b88 	.word	0x08006b88

08004c54 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004c58:	f7ff ffda 	bl	8004c10 <HAL_RCC_GetHCLKFreq>
 8004c5c:	4602      	mov	r2, r0
 8004c5e:	4b06      	ldr	r3, [pc, #24]	@ (8004c78 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004c60:	689b      	ldr	r3, [r3, #8]
 8004c62:	0adb      	lsrs	r3, r3, #11
 8004c64:	f003 0307 	and.w	r3, r3, #7
 8004c68:	4904      	ldr	r1, [pc, #16]	@ (8004c7c <HAL_RCC_GetPCLK2Freq+0x28>)
 8004c6a:	5ccb      	ldrb	r3, [r1, r3]
 8004c6c:	f003 031f 	and.w	r3, r3, #31
 8004c70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c74:	4618      	mov	r0, r3
 8004c76:	bd80      	pop	{r7, pc}
 8004c78:	40021000 	.word	0x40021000
 8004c7c:	08006b88 	.word	0x08006b88

08004c80 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	b086      	sub	sp, #24
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004c88:	2300      	movs	r3, #0
 8004c8a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004c8c:	4b2a      	ldr	r3, [pc, #168]	@ (8004d38 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c90:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d003      	beq.n	8004ca0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004c98:	f7ff f9ee 	bl	8004078 <HAL_PWREx_GetVoltageRange>
 8004c9c:	6178      	str	r0, [r7, #20]
 8004c9e:	e014      	b.n	8004cca <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004ca0:	4b25      	ldr	r3, [pc, #148]	@ (8004d38 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004ca2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ca4:	4a24      	ldr	r2, [pc, #144]	@ (8004d38 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004ca6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004caa:	6593      	str	r3, [r2, #88]	@ 0x58
 8004cac:	4b22      	ldr	r3, [pc, #136]	@ (8004d38 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004cae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004cb0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004cb4:	60fb      	str	r3, [r7, #12]
 8004cb6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004cb8:	f7ff f9de 	bl	8004078 <HAL_PWREx_GetVoltageRange>
 8004cbc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004cbe:	4b1e      	ldr	r3, [pc, #120]	@ (8004d38 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004cc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004cc2:	4a1d      	ldr	r2, [pc, #116]	@ (8004d38 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004cc4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004cc8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004cca:	697b      	ldr	r3, [r7, #20]
 8004ccc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004cd0:	d10b      	bne.n	8004cea <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2b80      	cmp	r3, #128	@ 0x80
 8004cd6:	d919      	bls.n	8004d0c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2ba0      	cmp	r3, #160	@ 0xa0
 8004cdc:	d902      	bls.n	8004ce4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004cde:	2302      	movs	r3, #2
 8004ce0:	613b      	str	r3, [r7, #16]
 8004ce2:	e013      	b.n	8004d0c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004ce4:	2301      	movs	r3, #1
 8004ce6:	613b      	str	r3, [r7, #16]
 8004ce8:	e010      	b.n	8004d0c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	2b80      	cmp	r3, #128	@ 0x80
 8004cee:	d902      	bls.n	8004cf6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004cf0:	2303      	movs	r3, #3
 8004cf2:	613b      	str	r3, [r7, #16]
 8004cf4:	e00a      	b.n	8004d0c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2b80      	cmp	r3, #128	@ 0x80
 8004cfa:	d102      	bne.n	8004d02 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004cfc:	2302      	movs	r3, #2
 8004cfe:	613b      	str	r3, [r7, #16]
 8004d00:	e004      	b.n	8004d0c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2b70      	cmp	r3, #112	@ 0x70
 8004d06:	d101      	bne.n	8004d0c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004d08:	2301      	movs	r3, #1
 8004d0a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004d0c:	4b0b      	ldr	r3, [pc, #44]	@ (8004d3c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f023 0207 	bic.w	r2, r3, #7
 8004d14:	4909      	ldr	r1, [pc, #36]	@ (8004d3c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004d16:	693b      	ldr	r3, [r7, #16]
 8004d18:	4313      	orrs	r3, r2
 8004d1a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004d1c:	4b07      	ldr	r3, [pc, #28]	@ (8004d3c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f003 0307 	and.w	r3, r3, #7
 8004d24:	693a      	ldr	r2, [r7, #16]
 8004d26:	429a      	cmp	r2, r3
 8004d28:	d001      	beq.n	8004d2e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	e000      	b.n	8004d30 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004d2e:	2300      	movs	r3, #0
}
 8004d30:	4618      	mov	r0, r3
 8004d32:	3718      	adds	r7, #24
 8004d34:	46bd      	mov	sp, r7
 8004d36:	bd80      	pop	{r7, pc}
 8004d38:	40021000 	.word	0x40021000
 8004d3c:	40022000 	.word	0x40022000

08004d40 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b086      	sub	sp, #24
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004d48:	2300      	movs	r3, #0
 8004d4a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004d4c:	2300      	movs	r3, #0
 8004d4e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d041      	beq.n	8004de0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004d60:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004d64:	d02a      	beq.n	8004dbc <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004d66:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004d6a:	d824      	bhi.n	8004db6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004d6c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004d70:	d008      	beq.n	8004d84 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004d72:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004d76:	d81e      	bhi.n	8004db6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d00a      	beq.n	8004d92 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004d7c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004d80:	d010      	beq.n	8004da4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004d82:	e018      	b.n	8004db6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004d84:	4b86      	ldr	r3, [pc, #536]	@ (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d86:	68db      	ldr	r3, [r3, #12]
 8004d88:	4a85      	ldr	r2, [pc, #532]	@ (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d8a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d8e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004d90:	e015      	b.n	8004dbe <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	3304      	adds	r3, #4
 8004d96:	2100      	movs	r1, #0
 8004d98:	4618      	mov	r0, r3
 8004d9a:	f000 fabb 	bl	8005314 <RCCEx_PLLSAI1_Config>
 8004d9e:	4603      	mov	r3, r0
 8004da0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004da2:	e00c      	b.n	8004dbe <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	3320      	adds	r3, #32
 8004da8:	2100      	movs	r1, #0
 8004daa:	4618      	mov	r0, r3
 8004dac:	f000 fba6 	bl	80054fc <RCCEx_PLLSAI2_Config>
 8004db0:	4603      	mov	r3, r0
 8004db2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004db4:	e003      	b.n	8004dbe <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004db6:	2301      	movs	r3, #1
 8004db8:	74fb      	strb	r3, [r7, #19]
      break;
 8004dba:	e000      	b.n	8004dbe <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004dbc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004dbe:	7cfb      	ldrb	r3, [r7, #19]
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d10b      	bne.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004dc4:	4b76      	ldr	r3, [pc, #472]	@ (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004dc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dca:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004dd2:	4973      	ldr	r1, [pc, #460]	@ (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004dd4:	4313      	orrs	r3, r2
 8004dd6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004dda:	e001      	b.n	8004de0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ddc:	7cfb      	ldrb	r3, [r7, #19]
 8004dde:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d041      	beq.n	8004e70 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004df0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004df4:	d02a      	beq.n	8004e4c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004df6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004dfa:	d824      	bhi.n	8004e46 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004dfc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004e00:	d008      	beq.n	8004e14 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004e02:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004e06:	d81e      	bhi.n	8004e46 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d00a      	beq.n	8004e22 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004e0c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004e10:	d010      	beq.n	8004e34 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004e12:	e018      	b.n	8004e46 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004e14:	4b62      	ldr	r3, [pc, #392]	@ (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e16:	68db      	ldr	r3, [r3, #12]
 8004e18:	4a61      	ldr	r2, [pc, #388]	@ (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e1a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e1e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004e20:	e015      	b.n	8004e4e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	3304      	adds	r3, #4
 8004e26:	2100      	movs	r1, #0
 8004e28:	4618      	mov	r0, r3
 8004e2a:	f000 fa73 	bl	8005314 <RCCEx_PLLSAI1_Config>
 8004e2e:	4603      	mov	r3, r0
 8004e30:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004e32:	e00c      	b.n	8004e4e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	3320      	adds	r3, #32
 8004e38:	2100      	movs	r1, #0
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	f000 fb5e 	bl	80054fc <RCCEx_PLLSAI2_Config>
 8004e40:	4603      	mov	r3, r0
 8004e42:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004e44:	e003      	b.n	8004e4e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004e46:	2301      	movs	r3, #1
 8004e48:	74fb      	strb	r3, [r7, #19]
      break;
 8004e4a:	e000      	b.n	8004e4e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004e4c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004e4e:	7cfb      	ldrb	r3, [r7, #19]
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d10b      	bne.n	8004e6c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004e54:	4b52      	ldr	r3, [pc, #328]	@ (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e5a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004e62:	494f      	ldr	r1, [pc, #316]	@ (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e64:	4313      	orrs	r3, r2
 8004e66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004e6a:	e001      	b.n	8004e70 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e6c:	7cfb      	ldrb	r3, [r7, #19]
 8004e6e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	f000 80a0 	beq.w	8004fbe <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e7e:	2300      	movs	r3, #0
 8004e80:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004e82:	4b47      	ldr	r3, [pc, #284]	@ (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d101      	bne.n	8004e92 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004e8e:	2301      	movs	r3, #1
 8004e90:	e000      	b.n	8004e94 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8004e92:	2300      	movs	r3, #0
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d00d      	beq.n	8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e98:	4b41      	ldr	r3, [pc, #260]	@ (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e9c:	4a40      	ldr	r2, [pc, #256]	@ (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e9e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ea2:	6593      	str	r3, [r2, #88]	@ 0x58
 8004ea4:	4b3e      	ldr	r3, [pc, #248]	@ (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ea6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ea8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004eac:	60bb      	str	r3, [r7, #8]
 8004eae:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004eb0:	2301      	movs	r3, #1
 8004eb2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004eb4:	4b3b      	ldr	r3, [pc, #236]	@ (8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	4a3a      	ldr	r2, [pc, #232]	@ (8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004eba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ebe:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004ec0:	f7fc fdf8 	bl	8001ab4 <HAL_GetTick>
 8004ec4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004ec6:	e009      	b.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ec8:	f7fc fdf4 	bl	8001ab4 <HAL_GetTick>
 8004ecc:	4602      	mov	r2, r0
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	1ad3      	subs	r3, r2, r3
 8004ed2:	2b02      	cmp	r3, #2
 8004ed4:	d902      	bls.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004ed6:	2303      	movs	r3, #3
 8004ed8:	74fb      	strb	r3, [r7, #19]
        break;
 8004eda:	e005      	b.n	8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004edc:	4b31      	ldr	r3, [pc, #196]	@ (8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d0ef      	beq.n	8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004ee8:	7cfb      	ldrb	r3, [r7, #19]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d15c      	bne.n	8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004eee:	4b2c      	ldr	r3, [pc, #176]	@ (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ef0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ef4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ef8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004efa:	697b      	ldr	r3, [r7, #20]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d01f      	beq.n	8004f40 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f06:	697a      	ldr	r2, [r7, #20]
 8004f08:	429a      	cmp	r2, r3
 8004f0a:	d019      	beq.n	8004f40 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004f0c:	4b24      	ldr	r3, [pc, #144]	@ (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f12:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f16:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004f18:	4b21      	ldr	r3, [pc, #132]	@ (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f1e:	4a20      	ldr	r2, [pc, #128]	@ (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f20:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f24:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004f28:	4b1d      	ldr	r3, [pc, #116]	@ (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f2e:	4a1c      	ldr	r2, [pc, #112]	@ (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f30:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f34:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004f38:	4a19      	ldr	r2, [pc, #100]	@ (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f3a:	697b      	ldr	r3, [r7, #20]
 8004f3c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004f40:	697b      	ldr	r3, [r7, #20]
 8004f42:	f003 0301 	and.w	r3, r3, #1
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d016      	beq.n	8004f78 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f4a:	f7fc fdb3 	bl	8001ab4 <HAL_GetTick>
 8004f4e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f50:	e00b      	b.n	8004f6a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f52:	f7fc fdaf 	bl	8001ab4 <HAL_GetTick>
 8004f56:	4602      	mov	r2, r0
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	1ad3      	subs	r3, r2, r3
 8004f5c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f60:	4293      	cmp	r3, r2
 8004f62:	d902      	bls.n	8004f6a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004f64:	2303      	movs	r3, #3
 8004f66:	74fb      	strb	r3, [r7, #19]
            break;
 8004f68:	e006      	b.n	8004f78 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f6a:	4b0d      	ldr	r3, [pc, #52]	@ (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f70:	f003 0302 	and.w	r3, r3, #2
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d0ec      	beq.n	8004f52 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004f78:	7cfb      	ldrb	r3, [r7, #19]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d10c      	bne.n	8004f98 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004f7e:	4b08      	ldr	r3, [pc, #32]	@ (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f84:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f8e:	4904      	ldr	r1, [pc, #16]	@ (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f90:	4313      	orrs	r3, r2
 8004f92:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004f96:	e009      	b.n	8004fac <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004f98:	7cfb      	ldrb	r3, [r7, #19]
 8004f9a:	74bb      	strb	r3, [r7, #18]
 8004f9c:	e006      	b.n	8004fac <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004f9e:	bf00      	nop
 8004fa0:	40021000 	.word	0x40021000
 8004fa4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fa8:	7cfb      	ldrb	r3, [r7, #19]
 8004faa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004fac:	7c7b      	ldrb	r3, [r7, #17]
 8004fae:	2b01      	cmp	r3, #1
 8004fb0:	d105      	bne.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004fb2:	4b9e      	ldr	r3, [pc, #632]	@ (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fb6:	4a9d      	ldr	r2, [pc, #628]	@ (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fb8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004fbc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f003 0301 	and.w	r3, r3, #1
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d00a      	beq.n	8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004fca:	4b98      	ldr	r3, [pc, #608]	@ (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fd0:	f023 0203 	bic.w	r2, r3, #3
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fd8:	4994      	ldr	r1, [pc, #592]	@ (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fda:	4313      	orrs	r3, r2
 8004fdc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f003 0302 	and.w	r3, r3, #2
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d00a      	beq.n	8005002 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004fec:	4b8f      	ldr	r3, [pc, #572]	@ (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ff2:	f023 020c 	bic.w	r2, r3, #12
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ffa:	498c      	ldr	r1, [pc, #560]	@ (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ffc:	4313      	orrs	r3, r2
 8004ffe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f003 0304 	and.w	r3, r3, #4
 800500a:	2b00      	cmp	r3, #0
 800500c:	d00a      	beq.n	8005024 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800500e:	4b87      	ldr	r3, [pc, #540]	@ (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005010:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005014:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800501c:	4983      	ldr	r1, [pc, #524]	@ (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800501e:	4313      	orrs	r3, r2
 8005020:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f003 0308 	and.w	r3, r3, #8
 800502c:	2b00      	cmp	r3, #0
 800502e:	d00a      	beq.n	8005046 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005030:	4b7e      	ldr	r3, [pc, #504]	@ (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005032:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005036:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800503e:	497b      	ldr	r1, [pc, #492]	@ (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005040:	4313      	orrs	r3, r2
 8005042:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f003 0310 	and.w	r3, r3, #16
 800504e:	2b00      	cmp	r3, #0
 8005050:	d00a      	beq.n	8005068 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005052:	4b76      	ldr	r3, [pc, #472]	@ (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005054:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005058:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005060:	4972      	ldr	r1, [pc, #456]	@ (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005062:	4313      	orrs	r3, r2
 8005064:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f003 0320 	and.w	r3, r3, #32
 8005070:	2b00      	cmp	r3, #0
 8005072:	d00a      	beq.n	800508a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005074:	4b6d      	ldr	r3, [pc, #436]	@ (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005076:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800507a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005082:	496a      	ldr	r1, [pc, #424]	@ (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005084:	4313      	orrs	r3, r2
 8005086:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005092:	2b00      	cmp	r3, #0
 8005094:	d00a      	beq.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005096:	4b65      	ldr	r3, [pc, #404]	@ (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005098:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800509c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050a4:	4961      	ldr	r1, [pc, #388]	@ (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050a6:	4313      	orrs	r3, r2
 80050a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d00a      	beq.n	80050ce <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80050b8:	4b5c      	ldr	r3, [pc, #368]	@ (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050be:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050c6:	4959      	ldr	r1, [pc, #356]	@ (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050c8:	4313      	orrs	r3, r2
 80050ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d00a      	beq.n	80050f0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80050da:	4b54      	ldr	r3, [pc, #336]	@ (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050e0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80050e8:	4950      	ldr	r1, [pc, #320]	@ (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050ea:	4313      	orrs	r3, r2
 80050ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d00a      	beq.n	8005112 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80050fc:	4b4b      	ldr	r3, [pc, #300]	@ (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005102:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800510a:	4948      	ldr	r1, [pc, #288]	@ (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800510c:	4313      	orrs	r3, r2
 800510e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800511a:	2b00      	cmp	r3, #0
 800511c:	d00a      	beq.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800511e:	4b43      	ldr	r3, [pc, #268]	@ (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005120:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005124:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800512c:	493f      	ldr	r1, [pc, #252]	@ (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800512e:	4313      	orrs	r3, r2
 8005130:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800513c:	2b00      	cmp	r3, #0
 800513e:	d028      	beq.n	8005192 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005140:	4b3a      	ldr	r3, [pc, #232]	@ (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005142:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005146:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800514e:	4937      	ldr	r1, [pc, #220]	@ (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005150:	4313      	orrs	r3, r2
 8005152:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800515a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800515e:	d106      	bne.n	800516e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005160:	4b32      	ldr	r3, [pc, #200]	@ (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005162:	68db      	ldr	r3, [r3, #12]
 8005164:	4a31      	ldr	r2, [pc, #196]	@ (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005166:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800516a:	60d3      	str	r3, [r2, #12]
 800516c:	e011      	b.n	8005192 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005172:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005176:	d10c      	bne.n	8005192 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	3304      	adds	r3, #4
 800517c:	2101      	movs	r1, #1
 800517e:	4618      	mov	r0, r3
 8005180:	f000 f8c8 	bl	8005314 <RCCEx_PLLSAI1_Config>
 8005184:	4603      	mov	r3, r0
 8005186:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005188:	7cfb      	ldrb	r3, [r7, #19]
 800518a:	2b00      	cmp	r3, #0
 800518c:	d001      	beq.n	8005192 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800518e:	7cfb      	ldrb	r3, [r7, #19]
 8005190:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800519a:	2b00      	cmp	r3, #0
 800519c:	d028      	beq.n	80051f0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800519e:	4b23      	ldr	r3, [pc, #140]	@ (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051a4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051ac:	491f      	ldr	r1, [pc, #124]	@ (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051ae:	4313      	orrs	r3, r2
 80051b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051b8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80051bc:	d106      	bne.n	80051cc <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80051be:	4b1b      	ldr	r3, [pc, #108]	@ (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051c0:	68db      	ldr	r3, [r3, #12]
 80051c2:	4a1a      	ldr	r2, [pc, #104]	@ (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051c4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80051c8:	60d3      	str	r3, [r2, #12]
 80051ca:	e011      	b.n	80051f0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051d0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80051d4:	d10c      	bne.n	80051f0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	3304      	adds	r3, #4
 80051da:	2101      	movs	r1, #1
 80051dc:	4618      	mov	r0, r3
 80051de:	f000 f899 	bl	8005314 <RCCEx_PLLSAI1_Config>
 80051e2:	4603      	mov	r3, r0
 80051e4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80051e6:	7cfb      	ldrb	r3, [r7, #19]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d001      	beq.n	80051f0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80051ec:	7cfb      	ldrb	r3, [r7, #19]
 80051ee:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d02b      	beq.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80051fc:	4b0b      	ldr	r3, [pc, #44]	@ (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005202:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800520a:	4908      	ldr	r1, [pc, #32]	@ (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800520c:	4313      	orrs	r3, r2
 800520e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005216:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800521a:	d109      	bne.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800521c:	4b03      	ldr	r3, [pc, #12]	@ (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800521e:	68db      	ldr	r3, [r3, #12]
 8005220:	4a02      	ldr	r2, [pc, #8]	@ (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005222:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005226:	60d3      	str	r3, [r2, #12]
 8005228:	e014      	b.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800522a:	bf00      	nop
 800522c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005234:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005238:	d10c      	bne.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	3304      	adds	r3, #4
 800523e:	2101      	movs	r1, #1
 8005240:	4618      	mov	r0, r3
 8005242:	f000 f867 	bl	8005314 <RCCEx_PLLSAI1_Config>
 8005246:	4603      	mov	r3, r0
 8005248:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800524a:	7cfb      	ldrb	r3, [r7, #19]
 800524c:	2b00      	cmp	r3, #0
 800524e:	d001      	beq.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8005250:	7cfb      	ldrb	r3, [r7, #19]
 8005252:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800525c:	2b00      	cmp	r3, #0
 800525e:	d02f      	beq.n	80052c0 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005260:	4b2b      	ldr	r3, [pc, #172]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005262:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005266:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800526e:	4928      	ldr	r1, [pc, #160]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005270:	4313      	orrs	r3, r2
 8005272:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800527a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800527e:	d10d      	bne.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	3304      	adds	r3, #4
 8005284:	2102      	movs	r1, #2
 8005286:	4618      	mov	r0, r3
 8005288:	f000 f844 	bl	8005314 <RCCEx_PLLSAI1_Config>
 800528c:	4603      	mov	r3, r0
 800528e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005290:	7cfb      	ldrb	r3, [r7, #19]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d014      	beq.n	80052c0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005296:	7cfb      	ldrb	r3, [r7, #19]
 8005298:	74bb      	strb	r3, [r7, #18]
 800529a:	e011      	b.n	80052c0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80052a0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80052a4:	d10c      	bne.n	80052c0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	3320      	adds	r3, #32
 80052aa:	2102      	movs	r1, #2
 80052ac:	4618      	mov	r0, r3
 80052ae:	f000 f925 	bl	80054fc <RCCEx_PLLSAI2_Config>
 80052b2:	4603      	mov	r3, r0
 80052b4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80052b6:	7cfb      	ldrb	r3, [r7, #19]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d001      	beq.n	80052c0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80052bc:	7cfb      	ldrb	r3, [r7, #19]
 80052be:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d00a      	beq.n	80052e2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80052cc:	4b10      	ldr	r3, [pc, #64]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80052ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052d2:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80052da:	490d      	ldr	r1, [pc, #52]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80052dc:	4313      	orrs	r3, r2
 80052de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d00b      	beq.n	8005306 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80052ee:	4b08      	ldr	r3, [pc, #32]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80052f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052f4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80052fe:	4904      	ldr	r1, [pc, #16]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005300:	4313      	orrs	r3, r2
 8005302:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005306:	7cbb      	ldrb	r3, [r7, #18]
}
 8005308:	4618      	mov	r0, r3
 800530a:	3718      	adds	r7, #24
 800530c:	46bd      	mov	sp, r7
 800530e:	bd80      	pop	{r7, pc}
 8005310:	40021000 	.word	0x40021000

08005314 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005314:	b580      	push	{r7, lr}
 8005316:	b084      	sub	sp, #16
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
 800531c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800531e:	2300      	movs	r3, #0
 8005320:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005322:	4b75      	ldr	r3, [pc, #468]	@ (80054f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005324:	68db      	ldr	r3, [r3, #12]
 8005326:	f003 0303 	and.w	r3, r3, #3
 800532a:	2b00      	cmp	r3, #0
 800532c:	d018      	beq.n	8005360 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800532e:	4b72      	ldr	r3, [pc, #456]	@ (80054f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005330:	68db      	ldr	r3, [r3, #12]
 8005332:	f003 0203 	and.w	r2, r3, #3
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	429a      	cmp	r2, r3
 800533c:	d10d      	bne.n	800535a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
       ||
 8005342:	2b00      	cmp	r3, #0
 8005344:	d009      	beq.n	800535a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005346:	4b6c      	ldr	r3, [pc, #432]	@ (80054f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005348:	68db      	ldr	r3, [r3, #12]
 800534a:	091b      	lsrs	r3, r3, #4
 800534c:	f003 0307 	and.w	r3, r3, #7
 8005350:	1c5a      	adds	r2, r3, #1
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	685b      	ldr	r3, [r3, #4]
       ||
 8005356:	429a      	cmp	r2, r3
 8005358:	d047      	beq.n	80053ea <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800535a:	2301      	movs	r3, #1
 800535c:	73fb      	strb	r3, [r7, #15]
 800535e:	e044      	b.n	80053ea <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	2b03      	cmp	r3, #3
 8005366:	d018      	beq.n	800539a <RCCEx_PLLSAI1_Config+0x86>
 8005368:	2b03      	cmp	r3, #3
 800536a:	d825      	bhi.n	80053b8 <RCCEx_PLLSAI1_Config+0xa4>
 800536c:	2b01      	cmp	r3, #1
 800536e:	d002      	beq.n	8005376 <RCCEx_PLLSAI1_Config+0x62>
 8005370:	2b02      	cmp	r3, #2
 8005372:	d009      	beq.n	8005388 <RCCEx_PLLSAI1_Config+0x74>
 8005374:	e020      	b.n	80053b8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005376:	4b60      	ldr	r3, [pc, #384]	@ (80054f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f003 0302 	and.w	r3, r3, #2
 800537e:	2b00      	cmp	r3, #0
 8005380:	d11d      	bne.n	80053be <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005382:	2301      	movs	r3, #1
 8005384:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005386:	e01a      	b.n	80053be <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005388:	4b5b      	ldr	r3, [pc, #364]	@ (80054f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005390:	2b00      	cmp	r3, #0
 8005392:	d116      	bne.n	80053c2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005394:	2301      	movs	r3, #1
 8005396:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005398:	e013      	b.n	80053c2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800539a:	4b57      	ldr	r3, [pc, #348]	@ (80054f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d10f      	bne.n	80053c6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80053a6:	4b54      	ldr	r3, [pc, #336]	@ (80054f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d109      	bne.n	80053c6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80053b2:	2301      	movs	r3, #1
 80053b4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80053b6:	e006      	b.n	80053c6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80053b8:	2301      	movs	r3, #1
 80053ba:	73fb      	strb	r3, [r7, #15]
      break;
 80053bc:	e004      	b.n	80053c8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80053be:	bf00      	nop
 80053c0:	e002      	b.n	80053c8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80053c2:	bf00      	nop
 80053c4:	e000      	b.n	80053c8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80053c6:	bf00      	nop
    }

    if(status == HAL_OK)
 80053c8:	7bfb      	ldrb	r3, [r7, #15]
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d10d      	bne.n	80053ea <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80053ce:	4b4a      	ldr	r3, [pc, #296]	@ (80054f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053d0:	68db      	ldr	r3, [r3, #12]
 80053d2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6819      	ldr	r1, [r3, #0]
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	685b      	ldr	r3, [r3, #4]
 80053de:	3b01      	subs	r3, #1
 80053e0:	011b      	lsls	r3, r3, #4
 80053e2:	430b      	orrs	r3, r1
 80053e4:	4944      	ldr	r1, [pc, #272]	@ (80054f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053e6:	4313      	orrs	r3, r2
 80053e8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80053ea:	7bfb      	ldrb	r3, [r7, #15]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d17d      	bne.n	80054ec <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80053f0:	4b41      	ldr	r3, [pc, #260]	@ (80054f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	4a40      	ldr	r2, [pc, #256]	@ (80054f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053f6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80053fa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80053fc:	f7fc fb5a 	bl	8001ab4 <HAL_GetTick>
 8005400:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005402:	e009      	b.n	8005418 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005404:	f7fc fb56 	bl	8001ab4 <HAL_GetTick>
 8005408:	4602      	mov	r2, r0
 800540a:	68bb      	ldr	r3, [r7, #8]
 800540c:	1ad3      	subs	r3, r2, r3
 800540e:	2b02      	cmp	r3, #2
 8005410:	d902      	bls.n	8005418 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005412:	2303      	movs	r3, #3
 8005414:	73fb      	strb	r3, [r7, #15]
        break;
 8005416:	e005      	b.n	8005424 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005418:	4b37      	ldr	r3, [pc, #220]	@ (80054f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005420:	2b00      	cmp	r3, #0
 8005422:	d1ef      	bne.n	8005404 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005424:	7bfb      	ldrb	r3, [r7, #15]
 8005426:	2b00      	cmp	r3, #0
 8005428:	d160      	bne.n	80054ec <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800542a:	683b      	ldr	r3, [r7, #0]
 800542c:	2b00      	cmp	r3, #0
 800542e:	d111      	bne.n	8005454 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005430:	4b31      	ldr	r3, [pc, #196]	@ (80054f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005432:	691b      	ldr	r3, [r3, #16]
 8005434:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005438:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800543c:	687a      	ldr	r2, [r7, #4]
 800543e:	6892      	ldr	r2, [r2, #8]
 8005440:	0211      	lsls	r1, r2, #8
 8005442:	687a      	ldr	r2, [r7, #4]
 8005444:	68d2      	ldr	r2, [r2, #12]
 8005446:	0912      	lsrs	r2, r2, #4
 8005448:	0452      	lsls	r2, r2, #17
 800544a:	430a      	orrs	r2, r1
 800544c:	492a      	ldr	r1, [pc, #168]	@ (80054f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800544e:	4313      	orrs	r3, r2
 8005450:	610b      	str	r3, [r1, #16]
 8005452:	e027      	b.n	80054a4 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005454:	683b      	ldr	r3, [r7, #0]
 8005456:	2b01      	cmp	r3, #1
 8005458:	d112      	bne.n	8005480 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800545a:	4b27      	ldr	r3, [pc, #156]	@ (80054f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800545c:	691b      	ldr	r3, [r3, #16]
 800545e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005462:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005466:	687a      	ldr	r2, [r7, #4]
 8005468:	6892      	ldr	r2, [r2, #8]
 800546a:	0211      	lsls	r1, r2, #8
 800546c:	687a      	ldr	r2, [r7, #4]
 800546e:	6912      	ldr	r2, [r2, #16]
 8005470:	0852      	lsrs	r2, r2, #1
 8005472:	3a01      	subs	r2, #1
 8005474:	0552      	lsls	r2, r2, #21
 8005476:	430a      	orrs	r2, r1
 8005478:	491f      	ldr	r1, [pc, #124]	@ (80054f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800547a:	4313      	orrs	r3, r2
 800547c:	610b      	str	r3, [r1, #16]
 800547e:	e011      	b.n	80054a4 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005480:	4b1d      	ldr	r3, [pc, #116]	@ (80054f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005482:	691b      	ldr	r3, [r3, #16]
 8005484:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005488:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800548c:	687a      	ldr	r2, [r7, #4]
 800548e:	6892      	ldr	r2, [r2, #8]
 8005490:	0211      	lsls	r1, r2, #8
 8005492:	687a      	ldr	r2, [r7, #4]
 8005494:	6952      	ldr	r2, [r2, #20]
 8005496:	0852      	lsrs	r2, r2, #1
 8005498:	3a01      	subs	r2, #1
 800549a:	0652      	lsls	r2, r2, #25
 800549c:	430a      	orrs	r2, r1
 800549e:	4916      	ldr	r1, [pc, #88]	@ (80054f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054a0:	4313      	orrs	r3, r2
 80054a2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80054a4:	4b14      	ldr	r3, [pc, #80]	@ (80054f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	4a13      	ldr	r2, [pc, #76]	@ (80054f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054aa:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80054ae:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054b0:	f7fc fb00 	bl	8001ab4 <HAL_GetTick>
 80054b4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80054b6:	e009      	b.n	80054cc <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80054b8:	f7fc fafc 	bl	8001ab4 <HAL_GetTick>
 80054bc:	4602      	mov	r2, r0
 80054be:	68bb      	ldr	r3, [r7, #8]
 80054c0:	1ad3      	subs	r3, r2, r3
 80054c2:	2b02      	cmp	r3, #2
 80054c4:	d902      	bls.n	80054cc <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80054c6:	2303      	movs	r3, #3
 80054c8:	73fb      	strb	r3, [r7, #15]
          break;
 80054ca:	e005      	b.n	80054d8 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80054cc:	4b0a      	ldr	r3, [pc, #40]	@ (80054f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d0ef      	beq.n	80054b8 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80054d8:	7bfb      	ldrb	r3, [r7, #15]
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d106      	bne.n	80054ec <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80054de:	4b06      	ldr	r3, [pc, #24]	@ (80054f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054e0:	691a      	ldr	r2, [r3, #16]
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	699b      	ldr	r3, [r3, #24]
 80054e6:	4904      	ldr	r1, [pc, #16]	@ (80054f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054e8:	4313      	orrs	r3, r2
 80054ea:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80054ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80054ee:	4618      	mov	r0, r3
 80054f0:	3710      	adds	r7, #16
 80054f2:	46bd      	mov	sp, r7
 80054f4:	bd80      	pop	{r7, pc}
 80054f6:	bf00      	nop
 80054f8:	40021000 	.word	0x40021000

080054fc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b084      	sub	sp, #16
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
 8005504:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005506:	2300      	movs	r3, #0
 8005508:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800550a:	4b6a      	ldr	r3, [pc, #424]	@ (80056b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800550c:	68db      	ldr	r3, [r3, #12]
 800550e:	f003 0303 	and.w	r3, r3, #3
 8005512:	2b00      	cmp	r3, #0
 8005514:	d018      	beq.n	8005548 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005516:	4b67      	ldr	r3, [pc, #412]	@ (80056b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005518:	68db      	ldr	r3, [r3, #12]
 800551a:	f003 0203 	and.w	r2, r3, #3
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	429a      	cmp	r2, r3
 8005524:	d10d      	bne.n	8005542 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
       ||
 800552a:	2b00      	cmp	r3, #0
 800552c:	d009      	beq.n	8005542 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800552e:	4b61      	ldr	r3, [pc, #388]	@ (80056b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005530:	68db      	ldr	r3, [r3, #12]
 8005532:	091b      	lsrs	r3, r3, #4
 8005534:	f003 0307 	and.w	r3, r3, #7
 8005538:	1c5a      	adds	r2, r3, #1
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	685b      	ldr	r3, [r3, #4]
       ||
 800553e:	429a      	cmp	r2, r3
 8005540:	d047      	beq.n	80055d2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005542:	2301      	movs	r3, #1
 8005544:	73fb      	strb	r3, [r7, #15]
 8005546:	e044      	b.n	80055d2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	2b03      	cmp	r3, #3
 800554e:	d018      	beq.n	8005582 <RCCEx_PLLSAI2_Config+0x86>
 8005550:	2b03      	cmp	r3, #3
 8005552:	d825      	bhi.n	80055a0 <RCCEx_PLLSAI2_Config+0xa4>
 8005554:	2b01      	cmp	r3, #1
 8005556:	d002      	beq.n	800555e <RCCEx_PLLSAI2_Config+0x62>
 8005558:	2b02      	cmp	r3, #2
 800555a:	d009      	beq.n	8005570 <RCCEx_PLLSAI2_Config+0x74>
 800555c:	e020      	b.n	80055a0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800555e:	4b55      	ldr	r3, [pc, #340]	@ (80056b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f003 0302 	and.w	r3, r3, #2
 8005566:	2b00      	cmp	r3, #0
 8005568:	d11d      	bne.n	80055a6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800556a:	2301      	movs	r3, #1
 800556c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800556e:	e01a      	b.n	80055a6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005570:	4b50      	ldr	r3, [pc, #320]	@ (80056b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005578:	2b00      	cmp	r3, #0
 800557a:	d116      	bne.n	80055aa <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800557c:	2301      	movs	r3, #1
 800557e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005580:	e013      	b.n	80055aa <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005582:	4b4c      	ldr	r3, [pc, #304]	@ (80056b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800558a:	2b00      	cmp	r3, #0
 800558c:	d10f      	bne.n	80055ae <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800558e:	4b49      	ldr	r3, [pc, #292]	@ (80056b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005596:	2b00      	cmp	r3, #0
 8005598:	d109      	bne.n	80055ae <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800559a:	2301      	movs	r3, #1
 800559c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800559e:	e006      	b.n	80055ae <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80055a0:	2301      	movs	r3, #1
 80055a2:	73fb      	strb	r3, [r7, #15]
      break;
 80055a4:	e004      	b.n	80055b0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80055a6:	bf00      	nop
 80055a8:	e002      	b.n	80055b0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80055aa:	bf00      	nop
 80055ac:	e000      	b.n	80055b0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80055ae:	bf00      	nop
    }

    if(status == HAL_OK)
 80055b0:	7bfb      	ldrb	r3, [r7, #15]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d10d      	bne.n	80055d2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80055b6:	4b3f      	ldr	r3, [pc, #252]	@ (80056b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055b8:	68db      	ldr	r3, [r3, #12]
 80055ba:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6819      	ldr	r1, [r3, #0]
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	685b      	ldr	r3, [r3, #4]
 80055c6:	3b01      	subs	r3, #1
 80055c8:	011b      	lsls	r3, r3, #4
 80055ca:	430b      	orrs	r3, r1
 80055cc:	4939      	ldr	r1, [pc, #228]	@ (80056b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055ce:	4313      	orrs	r3, r2
 80055d0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80055d2:	7bfb      	ldrb	r3, [r7, #15]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d167      	bne.n	80056a8 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80055d8:	4b36      	ldr	r3, [pc, #216]	@ (80056b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	4a35      	ldr	r2, [pc, #212]	@ (80056b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80055e2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80055e4:	f7fc fa66 	bl	8001ab4 <HAL_GetTick>
 80055e8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80055ea:	e009      	b.n	8005600 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80055ec:	f7fc fa62 	bl	8001ab4 <HAL_GetTick>
 80055f0:	4602      	mov	r2, r0
 80055f2:	68bb      	ldr	r3, [r7, #8]
 80055f4:	1ad3      	subs	r3, r2, r3
 80055f6:	2b02      	cmp	r3, #2
 80055f8:	d902      	bls.n	8005600 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80055fa:	2303      	movs	r3, #3
 80055fc:	73fb      	strb	r3, [r7, #15]
        break;
 80055fe:	e005      	b.n	800560c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005600:	4b2c      	ldr	r3, [pc, #176]	@ (80056b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005608:	2b00      	cmp	r3, #0
 800560a:	d1ef      	bne.n	80055ec <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800560c:	7bfb      	ldrb	r3, [r7, #15]
 800560e:	2b00      	cmp	r3, #0
 8005610:	d14a      	bne.n	80056a8 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	2b00      	cmp	r3, #0
 8005616:	d111      	bne.n	800563c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005618:	4b26      	ldr	r3, [pc, #152]	@ (80056b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800561a:	695b      	ldr	r3, [r3, #20]
 800561c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005620:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005624:	687a      	ldr	r2, [r7, #4]
 8005626:	6892      	ldr	r2, [r2, #8]
 8005628:	0211      	lsls	r1, r2, #8
 800562a:	687a      	ldr	r2, [r7, #4]
 800562c:	68d2      	ldr	r2, [r2, #12]
 800562e:	0912      	lsrs	r2, r2, #4
 8005630:	0452      	lsls	r2, r2, #17
 8005632:	430a      	orrs	r2, r1
 8005634:	491f      	ldr	r1, [pc, #124]	@ (80056b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005636:	4313      	orrs	r3, r2
 8005638:	614b      	str	r3, [r1, #20]
 800563a:	e011      	b.n	8005660 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800563c:	4b1d      	ldr	r3, [pc, #116]	@ (80056b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800563e:	695b      	ldr	r3, [r3, #20]
 8005640:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005644:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005648:	687a      	ldr	r2, [r7, #4]
 800564a:	6892      	ldr	r2, [r2, #8]
 800564c:	0211      	lsls	r1, r2, #8
 800564e:	687a      	ldr	r2, [r7, #4]
 8005650:	6912      	ldr	r2, [r2, #16]
 8005652:	0852      	lsrs	r2, r2, #1
 8005654:	3a01      	subs	r2, #1
 8005656:	0652      	lsls	r2, r2, #25
 8005658:	430a      	orrs	r2, r1
 800565a:	4916      	ldr	r1, [pc, #88]	@ (80056b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800565c:	4313      	orrs	r3, r2
 800565e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005660:	4b14      	ldr	r3, [pc, #80]	@ (80056b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	4a13      	ldr	r2, [pc, #76]	@ (80056b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005666:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800566a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800566c:	f7fc fa22 	bl	8001ab4 <HAL_GetTick>
 8005670:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005672:	e009      	b.n	8005688 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005674:	f7fc fa1e 	bl	8001ab4 <HAL_GetTick>
 8005678:	4602      	mov	r2, r0
 800567a:	68bb      	ldr	r3, [r7, #8]
 800567c:	1ad3      	subs	r3, r2, r3
 800567e:	2b02      	cmp	r3, #2
 8005680:	d902      	bls.n	8005688 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8005682:	2303      	movs	r3, #3
 8005684:	73fb      	strb	r3, [r7, #15]
          break;
 8005686:	e005      	b.n	8005694 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005688:	4b0a      	ldr	r3, [pc, #40]	@ (80056b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005690:	2b00      	cmp	r3, #0
 8005692:	d0ef      	beq.n	8005674 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005694:	7bfb      	ldrb	r3, [r7, #15]
 8005696:	2b00      	cmp	r3, #0
 8005698:	d106      	bne.n	80056a8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800569a:	4b06      	ldr	r3, [pc, #24]	@ (80056b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800569c:	695a      	ldr	r2, [r3, #20]
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	695b      	ldr	r3, [r3, #20]
 80056a2:	4904      	ldr	r1, [pc, #16]	@ (80056b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80056a4:	4313      	orrs	r3, r2
 80056a6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80056a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80056aa:	4618      	mov	r0, r3
 80056ac:	3710      	adds	r7, #16
 80056ae:	46bd      	mov	sp, r7
 80056b0:	bd80      	pop	{r7, pc}
 80056b2:	bf00      	nop
 80056b4:	40021000 	.word	0x40021000

080056b8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b082      	sub	sp, #8
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d101      	bne.n	80056ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80056c6:	2301      	movs	r3, #1
 80056c8:	e040      	b.n	800574c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d106      	bne.n	80056e0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	2200      	movs	r2, #0
 80056d6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80056da:	6878      	ldr	r0, [r7, #4]
 80056dc:	f7fc f87c 	bl	80017d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2224      	movs	r2, #36	@ 0x24
 80056e4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	681a      	ldr	r2, [r3, #0]
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f022 0201 	bic.w	r2, r2, #1
 80056f4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d002      	beq.n	8005704 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80056fe:	6878      	ldr	r0, [r7, #4]
 8005700:	f000 fb6a 	bl	8005dd8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005704:	6878      	ldr	r0, [r7, #4]
 8005706:	f000 f8af 	bl	8005868 <UART_SetConfig>
 800570a:	4603      	mov	r3, r0
 800570c:	2b01      	cmp	r3, #1
 800570e:	d101      	bne.n	8005714 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005710:	2301      	movs	r3, #1
 8005712:	e01b      	b.n	800574c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	685a      	ldr	r2, [r3, #4]
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005722:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	689a      	ldr	r2, [r3, #8]
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005732:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	681a      	ldr	r2, [r3, #0]
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f042 0201 	orr.w	r2, r2, #1
 8005742:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005744:	6878      	ldr	r0, [r7, #4]
 8005746:	f000 fbe9 	bl	8005f1c <UART_CheckIdleState>
 800574a:	4603      	mov	r3, r0
}
 800574c:	4618      	mov	r0, r3
 800574e:	3708      	adds	r7, #8
 8005750:	46bd      	mov	sp, r7
 8005752:	bd80      	pop	{r7, pc}

08005754 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b08a      	sub	sp, #40	@ 0x28
 8005758:	af02      	add	r7, sp, #8
 800575a:	60f8      	str	r0, [r7, #12]
 800575c:	60b9      	str	r1, [r7, #8]
 800575e:	603b      	str	r3, [r7, #0]
 8005760:	4613      	mov	r3, r2
 8005762:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005768:	2b20      	cmp	r3, #32
 800576a:	d177      	bne.n	800585c <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800576c:	68bb      	ldr	r3, [r7, #8]
 800576e:	2b00      	cmp	r3, #0
 8005770:	d002      	beq.n	8005778 <HAL_UART_Transmit+0x24>
 8005772:	88fb      	ldrh	r3, [r7, #6]
 8005774:	2b00      	cmp	r3, #0
 8005776:	d101      	bne.n	800577c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005778:	2301      	movs	r3, #1
 800577a:	e070      	b.n	800585e <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	2200      	movs	r2, #0
 8005780:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	2221      	movs	r2, #33	@ 0x21
 8005788:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800578a:	f7fc f993 	bl	8001ab4 <HAL_GetTick>
 800578e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	88fa      	ldrh	r2, [r7, #6]
 8005794:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	88fa      	ldrh	r2, [r7, #6]
 800579c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	689b      	ldr	r3, [r3, #8]
 80057a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80057a8:	d108      	bne.n	80057bc <HAL_UART_Transmit+0x68>
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	691b      	ldr	r3, [r3, #16]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d104      	bne.n	80057bc <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80057b2:	2300      	movs	r3, #0
 80057b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80057b6:	68bb      	ldr	r3, [r7, #8]
 80057b8:	61bb      	str	r3, [r7, #24]
 80057ba:	e003      	b.n	80057c4 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80057bc:	68bb      	ldr	r3, [r7, #8]
 80057be:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80057c0:	2300      	movs	r3, #0
 80057c2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80057c4:	e02f      	b.n	8005826 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	9300      	str	r3, [sp, #0]
 80057ca:	697b      	ldr	r3, [r7, #20]
 80057cc:	2200      	movs	r2, #0
 80057ce:	2180      	movs	r1, #128	@ 0x80
 80057d0:	68f8      	ldr	r0, [r7, #12]
 80057d2:	f000 fc4b 	bl	800606c <UART_WaitOnFlagUntilTimeout>
 80057d6:	4603      	mov	r3, r0
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d004      	beq.n	80057e6 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	2220      	movs	r2, #32
 80057e0:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80057e2:	2303      	movs	r3, #3
 80057e4:	e03b      	b.n	800585e <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80057e6:	69fb      	ldr	r3, [r7, #28]
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d10b      	bne.n	8005804 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80057ec:	69bb      	ldr	r3, [r7, #24]
 80057ee:	881a      	ldrh	r2, [r3, #0]
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80057f8:	b292      	uxth	r2, r2
 80057fa:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80057fc:	69bb      	ldr	r3, [r7, #24]
 80057fe:	3302      	adds	r3, #2
 8005800:	61bb      	str	r3, [r7, #24]
 8005802:	e007      	b.n	8005814 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005804:	69fb      	ldr	r3, [r7, #28]
 8005806:	781a      	ldrb	r2, [r3, #0]
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800580e:	69fb      	ldr	r3, [r7, #28]
 8005810:	3301      	adds	r3, #1
 8005812:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800581a:	b29b      	uxth	r3, r3
 800581c:	3b01      	subs	r3, #1
 800581e:	b29a      	uxth	r2, r3
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800582c:	b29b      	uxth	r3, r3
 800582e:	2b00      	cmp	r3, #0
 8005830:	d1c9      	bne.n	80057c6 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005832:	683b      	ldr	r3, [r7, #0]
 8005834:	9300      	str	r3, [sp, #0]
 8005836:	697b      	ldr	r3, [r7, #20]
 8005838:	2200      	movs	r2, #0
 800583a:	2140      	movs	r1, #64	@ 0x40
 800583c:	68f8      	ldr	r0, [r7, #12]
 800583e:	f000 fc15 	bl	800606c <UART_WaitOnFlagUntilTimeout>
 8005842:	4603      	mov	r3, r0
 8005844:	2b00      	cmp	r3, #0
 8005846:	d004      	beq.n	8005852 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	2220      	movs	r2, #32
 800584c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800584e:	2303      	movs	r3, #3
 8005850:	e005      	b.n	800585e <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	2220      	movs	r2, #32
 8005856:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005858:	2300      	movs	r3, #0
 800585a:	e000      	b.n	800585e <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800585c:	2302      	movs	r3, #2
  }
}
 800585e:	4618      	mov	r0, r3
 8005860:	3720      	adds	r7, #32
 8005862:	46bd      	mov	sp, r7
 8005864:	bd80      	pop	{r7, pc}
	...

08005868 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005868:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800586c:	b08a      	sub	sp, #40	@ 0x28
 800586e:	af00      	add	r7, sp, #0
 8005870:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005872:	2300      	movs	r3, #0
 8005874:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	689a      	ldr	r2, [r3, #8]
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	691b      	ldr	r3, [r3, #16]
 8005880:	431a      	orrs	r2, r3
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	695b      	ldr	r3, [r3, #20]
 8005886:	431a      	orrs	r2, r3
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	69db      	ldr	r3, [r3, #28]
 800588c:	4313      	orrs	r3, r2
 800588e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	681a      	ldr	r2, [r3, #0]
 8005896:	4ba4      	ldr	r3, [pc, #656]	@ (8005b28 <UART_SetConfig+0x2c0>)
 8005898:	4013      	ands	r3, r2
 800589a:	68fa      	ldr	r2, [r7, #12]
 800589c:	6812      	ldr	r2, [r2, #0]
 800589e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80058a0:	430b      	orrs	r3, r1
 80058a2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	685b      	ldr	r3, [r3, #4]
 80058aa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	68da      	ldr	r2, [r3, #12]
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	430a      	orrs	r2, r1
 80058b8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	699b      	ldr	r3, [r3, #24]
 80058be:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	4a99      	ldr	r2, [pc, #612]	@ (8005b2c <UART_SetConfig+0x2c4>)
 80058c6:	4293      	cmp	r3, r2
 80058c8:	d004      	beq.n	80058d4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	6a1b      	ldr	r3, [r3, #32]
 80058ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80058d0:	4313      	orrs	r3, r2
 80058d2:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	689b      	ldr	r3, [r3, #8]
 80058da:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80058e4:	430a      	orrs	r2, r1
 80058e6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	4a90      	ldr	r2, [pc, #576]	@ (8005b30 <UART_SetConfig+0x2c8>)
 80058ee:	4293      	cmp	r3, r2
 80058f0:	d126      	bne.n	8005940 <UART_SetConfig+0xd8>
 80058f2:	4b90      	ldr	r3, [pc, #576]	@ (8005b34 <UART_SetConfig+0x2cc>)
 80058f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058f8:	f003 0303 	and.w	r3, r3, #3
 80058fc:	2b03      	cmp	r3, #3
 80058fe:	d81b      	bhi.n	8005938 <UART_SetConfig+0xd0>
 8005900:	a201      	add	r2, pc, #4	@ (adr r2, 8005908 <UART_SetConfig+0xa0>)
 8005902:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005906:	bf00      	nop
 8005908:	08005919 	.word	0x08005919
 800590c:	08005929 	.word	0x08005929
 8005910:	08005921 	.word	0x08005921
 8005914:	08005931 	.word	0x08005931
 8005918:	2301      	movs	r3, #1
 800591a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800591e:	e116      	b.n	8005b4e <UART_SetConfig+0x2e6>
 8005920:	2302      	movs	r3, #2
 8005922:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005926:	e112      	b.n	8005b4e <UART_SetConfig+0x2e6>
 8005928:	2304      	movs	r3, #4
 800592a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800592e:	e10e      	b.n	8005b4e <UART_SetConfig+0x2e6>
 8005930:	2308      	movs	r3, #8
 8005932:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005936:	e10a      	b.n	8005b4e <UART_SetConfig+0x2e6>
 8005938:	2310      	movs	r3, #16
 800593a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800593e:	e106      	b.n	8005b4e <UART_SetConfig+0x2e6>
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	4a7c      	ldr	r2, [pc, #496]	@ (8005b38 <UART_SetConfig+0x2d0>)
 8005946:	4293      	cmp	r3, r2
 8005948:	d138      	bne.n	80059bc <UART_SetConfig+0x154>
 800594a:	4b7a      	ldr	r3, [pc, #488]	@ (8005b34 <UART_SetConfig+0x2cc>)
 800594c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005950:	f003 030c 	and.w	r3, r3, #12
 8005954:	2b0c      	cmp	r3, #12
 8005956:	d82d      	bhi.n	80059b4 <UART_SetConfig+0x14c>
 8005958:	a201      	add	r2, pc, #4	@ (adr r2, 8005960 <UART_SetConfig+0xf8>)
 800595a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800595e:	bf00      	nop
 8005960:	08005995 	.word	0x08005995
 8005964:	080059b5 	.word	0x080059b5
 8005968:	080059b5 	.word	0x080059b5
 800596c:	080059b5 	.word	0x080059b5
 8005970:	080059a5 	.word	0x080059a5
 8005974:	080059b5 	.word	0x080059b5
 8005978:	080059b5 	.word	0x080059b5
 800597c:	080059b5 	.word	0x080059b5
 8005980:	0800599d 	.word	0x0800599d
 8005984:	080059b5 	.word	0x080059b5
 8005988:	080059b5 	.word	0x080059b5
 800598c:	080059b5 	.word	0x080059b5
 8005990:	080059ad 	.word	0x080059ad
 8005994:	2300      	movs	r3, #0
 8005996:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800599a:	e0d8      	b.n	8005b4e <UART_SetConfig+0x2e6>
 800599c:	2302      	movs	r3, #2
 800599e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059a2:	e0d4      	b.n	8005b4e <UART_SetConfig+0x2e6>
 80059a4:	2304      	movs	r3, #4
 80059a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059aa:	e0d0      	b.n	8005b4e <UART_SetConfig+0x2e6>
 80059ac:	2308      	movs	r3, #8
 80059ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059b2:	e0cc      	b.n	8005b4e <UART_SetConfig+0x2e6>
 80059b4:	2310      	movs	r3, #16
 80059b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059ba:	e0c8      	b.n	8005b4e <UART_SetConfig+0x2e6>
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	4a5e      	ldr	r2, [pc, #376]	@ (8005b3c <UART_SetConfig+0x2d4>)
 80059c2:	4293      	cmp	r3, r2
 80059c4:	d125      	bne.n	8005a12 <UART_SetConfig+0x1aa>
 80059c6:	4b5b      	ldr	r3, [pc, #364]	@ (8005b34 <UART_SetConfig+0x2cc>)
 80059c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059cc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80059d0:	2b30      	cmp	r3, #48	@ 0x30
 80059d2:	d016      	beq.n	8005a02 <UART_SetConfig+0x19a>
 80059d4:	2b30      	cmp	r3, #48	@ 0x30
 80059d6:	d818      	bhi.n	8005a0a <UART_SetConfig+0x1a2>
 80059d8:	2b20      	cmp	r3, #32
 80059da:	d00a      	beq.n	80059f2 <UART_SetConfig+0x18a>
 80059dc:	2b20      	cmp	r3, #32
 80059de:	d814      	bhi.n	8005a0a <UART_SetConfig+0x1a2>
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d002      	beq.n	80059ea <UART_SetConfig+0x182>
 80059e4:	2b10      	cmp	r3, #16
 80059e6:	d008      	beq.n	80059fa <UART_SetConfig+0x192>
 80059e8:	e00f      	b.n	8005a0a <UART_SetConfig+0x1a2>
 80059ea:	2300      	movs	r3, #0
 80059ec:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059f0:	e0ad      	b.n	8005b4e <UART_SetConfig+0x2e6>
 80059f2:	2302      	movs	r3, #2
 80059f4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059f8:	e0a9      	b.n	8005b4e <UART_SetConfig+0x2e6>
 80059fa:	2304      	movs	r3, #4
 80059fc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a00:	e0a5      	b.n	8005b4e <UART_SetConfig+0x2e6>
 8005a02:	2308      	movs	r3, #8
 8005a04:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a08:	e0a1      	b.n	8005b4e <UART_SetConfig+0x2e6>
 8005a0a:	2310      	movs	r3, #16
 8005a0c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a10:	e09d      	b.n	8005b4e <UART_SetConfig+0x2e6>
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	4a4a      	ldr	r2, [pc, #296]	@ (8005b40 <UART_SetConfig+0x2d8>)
 8005a18:	4293      	cmp	r3, r2
 8005a1a:	d125      	bne.n	8005a68 <UART_SetConfig+0x200>
 8005a1c:	4b45      	ldr	r3, [pc, #276]	@ (8005b34 <UART_SetConfig+0x2cc>)
 8005a1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a22:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005a26:	2bc0      	cmp	r3, #192	@ 0xc0
 8005a28:	d016      	beq.n	8005a58 <UART_SetConfig+0x1f0>
 8005a2a:	2bc0      	cmp	r3, #192	@ 0xc0
 8005a2c:	d818      	bhi.n	8005a60 <UART_SetConfig+0x1f8>
 8005a2e:	2b80      	cmp	r3, #128	@ 0x80
 8005a30:	d00a      	beq.n	8005a48 <UART_SetConfig+0x1e0>
 8005a32:	2b80      	cmp	r3, #128	@ 0x80
 8005a34:	d814      	bhi.n	8005a60 <UART_SetConfig+0x1f8>
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d002      	beq.n	8005a40 <UART_SetConfig+0x1d8>
 8005a3a:	2b40      	cmp	r3, #64	@ 0x40
 8005a3c:	d008      	beq.n	8005a50 <UART_SetConfig+0x1e8>
 8005a3e:	e00f      	b.n	8005a60 <UART_SetConfig+0x1f8>
 8005a40:	2300      	movs	r3, #0
 8005a42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a46:	e082      	b.n	8005b4e <UART_SetConfig+0x2e6>
 8005a48:	2302      	movs	r3, #2
 8005a4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a4e:	e07e      	b.n	8005b4e <UART_SetConfig+0x2e6>
 8005a50:	2304      	movs	r3, #4
 8005a52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a56:	e07a      	b.n	8005b4e <UART_SetConfig+0x2e6>
 8005a58:	2308      	movs	r3, #8
 8005a5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a5e:	e076      	b.n	8005b4e <UART_SetConfig+0x2e6>
 8005a60:	2310      	movs	r3, #16
 8005a62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a66:	e072      	b.n	8005b4e <UART_SetConfig+0x2e6>
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	4a35      	ldr	r2, [pc, #212]	@ (8005b44 <UART_SetConfig+0x2dc>)
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d12a      	bne.n	8005ac8 <UART_SetConfig+0x260>
 8005a72:	4b30      	ldr	r3, [pc, #192]	@ (8005b34 <UART_SetConfig+0x2cc>)
 8005a74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a78:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a7c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005a80:	d01a      	beq.n	8005ab8 <UART_SetConfig+0x250>
 8005a82:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005a86:	d81b      	bhi.n	8005ac0 <UART_SetConfig+0x258>
 8005a88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005a8c:	d00c      	beq.n	8005aa8 <UART_SetConfig+0x240>
 8005a8e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005a92:	d815      	bhi.n	8005ac0 <UART_SetConfig+0x258>
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d003      	beq.n	8005aa0 <UART_SetConfig+0x238>
 8005a98:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a9c:	d008      	beq.n	8005ab0 <UART_SetConfig+0x248>
 8005a9e:	e00f      	b.n	8005ac0 <UART_SetConfig+0x258>
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005aa6:	e052      	b.n	8005b4e <UART_SetConfig+0x2e6>
 8005aa8:	2302      	movs	r3, #2
 8005aaa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005aae:	e04e      	b.n	8005b4e <UART_SetConfig+0x2e6>
 8005ab0:	2304      	movs	r3, #4
 8005ab2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ab6:	e04a      	b.n	8005b4e <UART_SetConfig+0x2e6>
 8005ab8:	2308      	movs	r3, #8
 8005aba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005abe:	e046      	b.n	8005b4e <UART_SetConfig+0x2e6>
 8005ac0:	2310      	movs	r3, #16
 8005ac2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ac6:	e042      	b.n	8005b4e <UART_SetConfig+0x2e6>
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	4a17      	ldr	r2, [pc, #92]	@ (8005b2c <UART_SetConfig+0x2c4>)
 8005ace:	4293      	cmp	r3, r2
 8005ad0:	d13a      	bne.n	8005b48 <UART_SetConfig+0x2e0>
 8005ad2:	4b18      	ldr	r3, [pc, #96]	@ (8005b34 <UART_SetConfig+0x2cc>)
 8005ad4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ad8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005adc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005ae0:	d01a      	beq.n	8005b18 <UART_SetConfig+0x2b0>
 8005ae2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005ae6:	d81b      	bhi.n	8005b20 <UART_SetConfig+0x2b8>
 8005ae8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005aec:	d00c      	beq.n	8005b08 <UART_SetConfig+0x2a0>
 8005aee:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005af2:	d815      	bhi.n	8005b20 <UART_SetConfig+0x2b8>
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d003      	beq.n	8005b00 <UART_SetConfig+0x298>
 8005af8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005afc:	d008      	beq.n	8005b10 <UART_SetConfig+0x2a8>
 8005afe:	e00f      	b.n	8005b20 <UART_SetConfig+0x2b8>
 8005b00:	2300      	movs	r3, #0
 8005b02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b06:	e022      	b.n	8005b4e <UART_SetConfig+0x2e6>
 8005b08:	2302      	movs	r3, #2
 8005b0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b0e:	e01e      	b.n	8005b4e <UART_SetConfig+0x2e6>
 8005b10:	2304      	movs	r3, #4
 8005b12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b16:	e01a      	b.n	8005b4e <UART_SetConfig+0x2e6>
 8005b18:	2308      	movs	r3, #8
 8005b1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b1e:	e016      	b.n	8005b4e <UART_SetConfig+0x2e6>
 8005b20:	2310      	movs	r3, #16
 8005b22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b26:	e012      	b.n	8005b4e <UART_SetConfig+0x2e6>
 8005b28:	efff69f3 	.word	0xefff69f3
 8005b2c:	40008000 	.word	0x40008000
 8005b30:	40013800 	.word	0x40013800
 8005b34:	40021000 	.word	0x40021000
 8005b38:	40004400 	.word	0x40004400
 8005b3c:	40004800 	.word	0x40004800
 8005b40:	40004c00 	.word	0x40004c00
 8005b44:	40005000 	.word	0x40005000
 8005b48:	2310      	movs	r3, #16
 8005b4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	4a9f      	ldr	r2, [pc, #636]	@ (8005dd0 <UART_SetConfig+0x568>)
 8005b54:	4293      	cmp	r3, r2
 8005b56:	d17a      	bne.n	8005c4e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005b58:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005b5c:	2b08      	cmp	r3, #8
 8005b5e:	d824      	bhi.n	8005baa <UART_SetConfig+0x342>
 8005b60:	a201      	add	r2, pc, #4	@ (adr r2, 8005b68 <UART_SetConfig+0x300>)
 8005b62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b66:	bf00      	nop
 8005b68:	08005b8d 	.word	0x08005b8d
 8005b6c:	08005bab 	.word	0x08005bab
 8005b70:	08005b95 	.word	0x08005b95
 8005b74:	08005bab 	.word	0x08005bab
 8005b78:	08005b9b 	.word	0x08005b9b
 8005b7c:	08005bab 	.word	0x08005bab
 8005b80:	08005bab 	.word	0x08005bab
 8005b84:	08005bab 	.word	0x08005bab
 8005b88:	08005ba3 	.word	0x08005ba3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005b8c:	f7ff f84c 	bl	8004c28 <HAL_RCC_GetPCLK1Freq>
 8005b90:	61f8      	str	r0, [r7, #28]
        break;
 8005b92:	e010      	b.n	8005bb6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005b94:	4b8f      	ldr	r3, [pc, #572]	@ (8005dd4 <UART_SetConfig+0x56c>)
 8005b96:	61fb      	str	r3, [r7, #28]
        break;
 8005b98:	e00d      	b.n	8005bb6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005b9a:	f7fe ffad 	bl	8004af8 <HAL_RCC_GetSysClockFreq>
 8005b9e:	61f8      	str	r0, [r7, #28]
        break;
 8005ba0:	e009      	b.n	8005bb6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005ba2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005ba6:	61fb      	str	r3, [r7, #28]
        break;
 8005ba8:	e005      	b.n	8005bb6 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8005baa:	2300      	movs	r3, #0
 8005bac:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005bae:	2301      	movs	r3, #1
 8005bb0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005bb4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005bb6:	69fb      	ldr	r3, [r7, #28]
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	f000 80fb 	beq.w	8005db4 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	685a      	ldr	r2, [r3, #4]
 8005bc2:	4613      	mov	r3, r2
 8005bc4:	005b      	lsls	r3, r3, #1
 8005bc6:	4413      	add	r3, r2
 8005bc8:	69fa      	ldr	r2, [r7, #28]
 8005bca:	429a      	cmp	r2, r3
 8005bcc:	d305      	bcc.n	8005bda <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	685b      	ldr	r3, [r3, #4]
 8005bd2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005bd4:	69fa      	ldr	r2, [r7, #28]
 8005bd6:	429a      	cmp	r2, r3
 8005bd8:	d903      	bls.n	8005be2 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005bda:	2301      	movs	r3, #1
 8005bdc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005be0:	e0e8      	b.n	8005db4 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005be2:	69fb      	ldr	r3, [r7, #28]
 8005be4:	2200      	movs	r2, #0
 8005be6:	461c      	mov	r4, r3
 8005be8:	4615      	mov	r5, r2
 8005bea:	f04f 0200 	mov.w	r2, #0
 8005bee:	f04f 0300 	mov.w	r3, #0
 8005bf2:	022b      	lsls	r3, r5, #8
 8005bf4:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005bf8:	0222      	lsls	r2, r4, #8
 8005bfa:	68f9      	ldr	r1, [r7, #12]
 8005bfc:	6849      	ldr	r1, [r1, #4]
 8005bfe:	0849      	lsrs	r1, r1, #1
 8005c00:	2000      	movs	r0, #0
 8005c02:	4688      	mov	r8, r1
 8005c04:	4681      	mov	r9, r0
 8005c06:	eb12 0a08 	adds.w	sl, r2, r8
 8005c0a:	eb43 0b09 	adc.w	fp, r3, r9
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	685b      	ldr	r3, [r3, #4]
 8005c12:	2200      	movs	r2, #0
 8005c14:	603b      	str	r3, [r7, #0]
 8005c16:	607a      	str	r2, [r7, #4]
 8005c18:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005c1c:	4650      	mov	r0, sl
 8005c1e:	4659      	mov	r1, fp
 8005c20:	f7fa ff1c 	bl	8000a5c <__aeabi_uldivmod>
 8005c24:	4602      	mov	r2, r0
 8005c26:	460b      	mov	r3, r1
 8005c28:	4613      	mov	r3, r2
 8005c2a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005c2c:	69bb      	ldr	r3, [r7, #24]
 8005c2e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005c32:	d308      	bcc.n	8005c46 <UART_SetConfig+0x3de>
 8005c34:	69bb      	ldr	r3, [r7, #24]
 8005c36:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005c3a:	d204      	bcs.n	8005c46 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	69ba      	ldr	r2, [r7, #24]
 8005c42:	60da      	str	r2, [r3, #12]
 8005c44:	e0b6      	b.n	8005db4 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005c46:	2301      	movs	r3, #1
 8005c48:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005c4c:	e0b2      	b.n	8005db4 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	69db      	ldr	r3, [r3, #28]
 8005c52:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c56:	d15e      	bne.n	8005d16 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005c58:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005c5c:	2b08      	cmp	r3, #8
 8005c5e:	d828      	bhi.n	8005cb2 <UART_SetConfig+0x44a>
 8005c60:	a201      	add	r2, pc, #4	@ (adr r2, 8005c68 <UART_SetConfig+0x400>)
 8005c62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c66:	bf00      	nop
 8005c68:	08005c8d 	.word	0x08005c8d
 8005c6c:	08005c95 	.word	0x08005c95
 8005c70:	08005c9d 	.word	0x08005c9d
 8005c74:	08005cb3 	.word	0x08005cb3
 8005c78:	08005ca3 	.word	0x08005ca3
 8005c7c:	08005cb3 	.word	0x08005cb3
 8005c80:	08005cb3 	.word	0x08005cb3
 8005c84:	08005cb3 	.word	0x08005cb3
 8005c88:	08005cab 	.word	0x08005cab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005c8c:	f7fe ffcc 	bl	8004c28 <HAL_RCC_GetPCLK1Freq>
 8005c90:	61f8      	str	r0, [r7, #28]
        break;
 8005c92:	e014      	b.n	8005cbe <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005c94:	f7fe ffde 	bl	8004c54 <HAL_RCC_GetPCLK2Freq>
 8005c98:	61f8      	str	r0, [r7, #28]
        break;
 8005c9a:	e010      	b.n	8005cbe <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005c9c:	4b4d      	ldr	r3, [pc, #308]	@ (8005dd4 <UART_SetConfig+0x56c>)
 8005c9e:	61fb      	str	r3, [r7, #28]
        break;
 8005ca0:	e00d      	b.n	8005cbe <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005ca2:	f7fe ff29 	bl	8004af8 <HAL_RCC_GetSysClockFreq>
 8005ca6:	61f8      	str	r0, [r7, #28]
        break;
 8005ca8:	e009      	b.n	8005cbe <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005caa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005cae:	61fb      	str	r3, [r7, #28]
        break;
 8005cb0:	e005      	b.n	8005cbe <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005cb6:	2301      	movs	r3, #1
 8005cb8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005cbc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005cbe:	69fb      	ldr	r3, [r7, #28]
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d077      	beq.n	8005db4 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005cc4:	69fb      	ldr	r3, [r7, #28]
 8005cc6:	005a      	lsls	r2, r3, #1
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	685b      	ldr	r3, [r3, #4]
 8005ccc:	085b      	lsrs	r3, r3, #1
 8005cce:	441a      	add	r2, r3
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	685b      	ldr	r3, [r3, #4]
 8005cd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cd8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005cda:	69bb      	ldr	r3, [r7, #24]
 8005cdc:	2b0f      	cmp	r3, #15
 8005cde:	d916      	bls.n	8005d0e <UART_SetConfig+0x4a6>
 8005ce0:	69bb      	ldr	r3, [r7, #24]
 8005ce2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ce6:	d212      	bcs.n	8005d0e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005ce8:	69bb      	ldr	r3, [r7, #24]
 8005cea:	b29b      	uxth	r3, r3
 8005cec:	f023 030f 	bic.w	r3, r3, #15
 8005cf0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005cf2:	69bb      	ldr	r3, [r7, #24]
 8005cf4:	085b      	lsrs	r3, r3, #1
 8005cf6:	b29b      	uxth	r3, r3
 8005cf8:	f003 0307 	and.w	r3, r3, #7
 8005cfc:	b29a      	uxth	r2, r3
 8005cfe:	8afb      	ldrh	r3, [r7, #22]
 8005d00:	4313      	orrs	r3, r2
 8005d02:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	8afa      	ldrh	r2, [r7, #22]
 8005d0a:	60da      	str	r2, [r3, #12]
 8005d0c:	e052      	b.n	8005db4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005d0e:	2301      	movs	r3, #1
 8005d10:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005d14:	e04e      	b.n	8005db4 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005d16:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005d1a:	2b08      	cmp	r3, #8
 8005d1c:	d827      	bhi.n	8005d6e <UART_SetConfig+0x506>
 8005d1e:	a201      	add	r2, pc, #4	@ (adr r2, 8005d24 <UART_SetConfig+0x4bc>)
 8005d20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d24:	08005d49 	.word	0x08005d49
 8005d28:	08005d51 	.word	0x08005d51
 8005d2c:	08005d59 	.word	0x08005d59
 8005d30:	08005d6f 	.word	0x08005d6f
 8005d34:	08005d5f 	.word	0x08005d5f
 8005d38:	08005d6f 	.word	0x08005d6f
 8005d3c:	08005d6f 	.word	0x08005d6f
 8005d40:	08005d6f 	.word	0x08005d6f
 8005d44:	08005d67 	.word	0x08005d67
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005d48:	f7fe ff6e 	bl	8004c28 <HAL_RCC_GetPCLK1Freq>
 8005d4c:	61f8      	str	r0, [r7, #28]
        break;
 8005d4e:	e014      	b.n	8005d7a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005d50:	f7fe ff80 	bl	8004c54 <HAL_RCC_GetPCLK2Freq>
 8005d54:	61f8      	str	r0, [r7, #28]
        break;
 8005d56:	e010      	b.n	8005d7a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005d58:	4b1e      	ldr	r3, [pc, #120]	@ (8005dd4 <UART_SetConfig+0x56c>)
 8005d5a:	61fb      	str	r3, [r7, #28]
        break;
 8005d5c:	e00d      	b.n	8005d7a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005d5e:	f7fe fecb 	bl	8004af8 <HAL_RCC_GetSysClockFreq>
 8005d62:	61f8      	str	r0, [r7, #28]
        break;
 8005d64:	e009      	b.n	8005d7a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005d66:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005d6a:	61fb      	str	r3, [r7, #28]
        break;
 8005d6c:	e005      	b.n	8005d7a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8005d6e:	2300      	movs	r3, #0
 8005d70:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005d72:	2301      	movs	r3, #1
 8005d74:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005d78:	bf00      	nop
    }

    if (pclk != 0U)
 8005d7a:	69fb      	ldr	r3, [r7, #28]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d019      	beq.n	8005db4 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	685b      	ldr	r3, [r3, #4]
 8005d84:	085a      	lsrs	r2, r3, #1
 8005d86:	69fb      	ldr	r3, [r7, #28]
 8005d88:	441a      	add	r2, r3
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	685b      	ldr	r3, [r3, #4]
 8005d8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d92:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005d94:	69bb      	ldr	r3, [r7, #24]
 8005d96:	2b0f      	cmp	r3, #15
 8005d98:	d909      	bls.n	8005dae <UART_SetConfig+0x546>
 8005d9a:	69bb      	ldr	r3, [r7, #24]
 8005d9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005da0:	d205      	bcs.n	8005dae <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005da2:	69bb      	ldr	r3, [r7, #24]
 8005da4:	b29a      	uxth	r2, r3
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	60da      	str	r2, [r3, #12]
 8005dac:	e002      	b.n	8005db4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005dae:	2301      	movs	r3, #1
 8005db0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	2200      	movs	r2, #0
 8005db8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005dc0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8005dc4:	4618      	mov	r0, r3
 8005dc6:	3728      	adds	r7, #40	@ 0x28
 8005dc8:	46bd      	mov	sp, r7
 8005dca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005dce:	bf00      	nop
 8005dd0:	40008000 	.word	0x40008000
 8005dd4:	00f42400 	.word	0x00f42400

08005dd8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005dd8:	b480      	push	{r7}
 8005dda:	b083      	sub	sp, #12
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005de4:	f003 0308 	and.w	r3, r3, #8
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d00a      	beq.n	8005e02 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	685b      	ldr	r3, [r3, #4]
 8005df2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	430a      	orrs	r2, r1
 8005e00:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e06:	f003 0301 	and.w	r3, r3, #1
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d00a      	beq.n	8005e24 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	685b      	ldr	r3, [r3, #4]
 8005e14:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	430a      	orrs	r2, r1
 8005e22:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e28:	f003 0302 	and.w	r3, r3, #2
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d00a      	beq.n	8005e46 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	685b      	ldr	r3, [r3, #4]
 8005e36:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	430a      	orrs	r2, r1
 8005e44:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e4a:	f003 0304 	and.w	r3, r3, #4
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d00a      	beq.n	8005e68 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	685b      	ldr	r3, [r3, #4]
 8005e58:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	430a      	orrs	r2, r1
 8005e66:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e6c:	f003 0310 	and.w	r3, r3, #16
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d00a      	beq.n	8005e8a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	689b      	ldr	r3, [r3, #8]
 8005e7a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	430a      	orrs	r2, r1
 8005e88:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e8e:	f003 0320 	and.w	r3, r3, #32
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d00a      	beq.n	8005eac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	689b      	ldr	r3, [r3, #8]
 8005e9c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	430a      	orrs	r2, r1
 8005eaa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d01a      	beq.n	8005eee <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	685b      	ldr	r3, [r3, #4]
 8005ebe:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	430a      	orrs	r2, r1
 8005ecc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ed2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005ed6:	d10a      	bne.n	8005eee <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	685b      	ldr	r3, [r3, #4]
 8005ede:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	430a      	orrs	r2, r1
 8005eec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ef2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d00a      	beq.n	8005f10 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	685b      	ldr	r3, [r3, #4]
 8005f00:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	430a      	orrs	r2, r1
 8005f0e:	605a      	str	r2, [r3, #4]
  }
}
 8005f10:	bf00      	nop
 8005f12:	370c      	adds	r7, #12
 8005f14:	46bd      	mov	sp, r7
 8005f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f1a:	4770      	bx	lr

08005f1c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	b098      	sub	sp, #96	@ 0x60
 8005f20:	af02      	add	r7, sp, #8
 8005f22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2200      	movs	r2, #0
 8005f28:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005f2c:	f7fb fdc2 	bl	8001ab4 <HAL_GetTick>
 8005f30:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f003 0308 	and.w	r3, r3, #8
 8005f3c:	2b08      	cmp	r3, #8
 8005f3e:	d12e      	bne.n	8005f9e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005f40:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005f44:	9300      	str	r3, [sp, #0]
 8005f46:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005f48:	2200      	movs	r2, #0
 8005f4a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005f4e:	6878      	ldr	r0, [r7, #4]
 8005f50:	f000 f88c 	bl	800606c <UART_WaitOnFlagUntilTimeout>
 8005f54:	4603      	mov	r3, r0
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d021      	beq.n	8005f9e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f62:	e853 3f00 	ldrex	r3, [r3]
 8005f66:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005f68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f6a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005f6e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	461a      	mov	r2, r3
 8005f76:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005f78:	647b      	str	r3, [r7, #68]	@ 0x44
 8005f7a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f7c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005f7e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005f80:	e841 2300 	strex	r3, r2, [r1]
 8005f84:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005f86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d1e6      	bne.n	8005f5a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2220      	movs	r2, #32
 8005f90:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	2200      	movs	r2, #0
 8005f96:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005f9a:	2303      	movs	r3, #3
 8005f9c:	e062      	b.n	8006064 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f003 0304 	and.w	r3, r3, #4
 8005fa8:	2b04      	cmp	r3, #4
 8005faa:	d149      	bne.n	8006040 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005fac:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005fb0:	9300      	str	r3, [sp, #0]
 8005fb2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005fb4:	2200      	movs	r2, #0
 8005fb6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005fba:	6878      	ldr	r0, [r7, #4]
 8005fbc:	f000 f856 	bl	800606c <UART_WaitOnFlagUntilTimeout>
 8005fc0:	4603      	mov	r3, r0
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d03c      	beq.n	8006040 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fce:	e853 3f00 	ldrex	r3, [r3]
 8005fd2:	623b      	str	r3, [r7, #32]
   return(result);
 8005fd4:	6a3b      	ldr	r3, [r7, #32]
 8005fd6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005fda:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	461a      	mov	r2, r3
 8005fe2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005fe4:	633b      	str	r3, [r7, #48]	@ 0x30
 8005fe6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fe8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005fea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005fec:	e841 2300 	strex	r3, r2, [r1]
 8005ff0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005ff2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d1e6      	bne.n	8005fc6 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	3308      	adds	r3, #8
 8005ffe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006000:	693b      	ldr	r3, [r7, #16]
 8006002:	e853 3f00 	ldrex	r3, [r3]
 8006006:	60fb      	str	r3, [r7, #12]
   return(result);
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	f023 0301 	bic.w	r3, r3, #1
 800600e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	3308      	adds	r3, #8
 8006016:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006018:	61fa      	str	r2, [r7, #28]
 800601a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800601c:	69b9      	ldr	r1, [r7, #24]
 800601e:	69fa      	ldr	r2, [r7, #28]
 8006020:	e841 2300 	strex	r3, r2, [r1]
 8006024:	617b      	str	r3, [r7, #20]
   return(result);
 8006026:	697b      	ldr	r3, [r7, #20]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d1e5      	bne.n	8005ff8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2220      	movs	r2, #32
 8006030:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2200      	movs	r2, #0
 8006038:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800603c:	2303      	movs	r3, #3
 800603e:	e011      	b.n	8006064 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2220      	movs	r2, #32
 8006044:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	2220      	movs	r2, #32
 800604a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	2200      	movs	r2, #0
 8006052:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2200      	movs	r2, #0
 8006058:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	2200      	movs	r2, #0
 800605e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8006062:	2300      	movs	r3, #0
}
 8006064:	4618      	mov	r0, r3
 8006066:	3758      	adds	r7, #88	@ 0x58
 8006068:	46bd      	mov	sp, r7
 800606a:	bd80      	pop	{r7, pc}

0800606c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800606c:	b580      	push	{r7, lr}
 800606e:	b084      	sub	sp, #16
 8006070:	af00      	add	r7, sp, #0
 8006072:	60f8      	str	r0, [r7, #12]
 8006074:	60b9      	str	r1, [r7, #8]
 8006076:	603b      	str	r3, [r7, #0]
 8006078:	4613      	mov	r3, r2
 800607a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800607c:	e04f      	b.n	800611e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800607e:	69bb      	ldr	r3, [r7, #24]
 8006080:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006084:	d04b      	beq.n	800611e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006086:	f7fb fd15 	bl	8001ab4 <HAL_GetTick>
 800608a:	4602      	mov	r2, r0
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	1ad3      	subs	r3, r2, r3
 8006090:	69ba      	ldr	r2, [r7, #24]
 8006092:	429a      	cmp	r2, r3
 8006094:	d302      	bcc.n	800609c <UART_WaitOnFlagUntilTimeout+0x30>
 8006096:	69bb      	ldr	r3, [r7, #24]
 8006098:	2b00      	cmp	r3, #0
 800609a:	d101      	bne.n	80060a0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800609c:	2303      	movs	r3, #3
 800609e:	e04e      	b.n	800613e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f003 0304 	and.w	r3, r3, #4
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d037      	beq.n	800611e <UART_WaitOnFlagUntilTimeout+0xb2>
 80060ae:	68bb      	ldr	r3, [r7, #8]
 80060b0:	2b80      	cmp	r3, #128	@ 0x80
 80060b2:	d034      	beq.n	800611e <UART_WaitOnFlagUntilTimeout+0xb2>
 80060b4:	68bb      	ldr	r3, [r7, #8]
 80060b6:	2b40      	cmp	r3, #64	@ 0x40
 80060b8:	d031      	beq.n	800611e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	69db      	ldr	r3, [r3, #28]
 80060c0:	f003 0308 	and.w	r3, r3, #8
 80060c4:	2b08      	cmp	r3, #8
 80060c6:	d110      	bne.n	80060ea <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	2208      	movs	r2, #8
 80060ce:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80060d0:	68f8      	ldr	r0, [r7, #12]
 80060d2:	f000 f838 	bl	8006146 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	2208      	movs	r2, #8
 80060da:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	2200      	movs	r2, #0
 80060e2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80060e6:	2301      	movs	r3, #1
 80060e8:	e029      	b.n	800613e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	69db      	ldr	r3, [r3, #28]
 80060f0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80060f4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80060f8:	d111      	bne.n	800611e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006102:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006104:	68f8      	ldr	r0, [r7, #12]
 8006106:	f000 f81e 	bl	8006146 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	2220      	movs	r2, #32
 800610e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	2200      	movs	r2, #0
 8006116:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800611a:	2303      	movs	r3, #3
 800611c:	e00f      	b.n	800613e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	69da      	ldr	r2, [r3, #28]
 8006124:	68bb      	ldr	r3, [r7, #8]
 8006126:	4013      	ands	r3, r2
 8006128:	68ba      	ldr	r2, [r7, #8]
 800612a:	429a      	cmp	r2, r3
 800612c:	bf0c      	ite	eq
 800612e:	2301      	moveq	r3, #1
 8006130:	2300      	movne	r3, #0
 8006132:	b2db      	uxtb	r3, r3
 8006134:	461a      	mov	r2, r3
 8006136:	79fb      	ldrb	r3, [r7, #7]
 8006138:	429a      	cmp	r2, r3
 800613a:	d0a0      	beq.n	800607e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800613c:	2300      	movs	r3, #0
}
 800613e:	4618      	mov	r0, r3
 8006140:	3710      	adds	r7, #16
 8006142:	46bd      	mov	sp, r7
 8006144:	bd80      	pop	{r7, pc}

08006146 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006146:	b480      	push	{r7}
 8006148:	b095      	sub	sp, #84	@ 0x54
 800614a:	af00      	add	r7, sp, #0
 800614c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006154:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006156:	e853 3f00 	ldrex	r3, [r3]
 800615a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800615c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800615e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006162:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	461a      	mov	r2, r3
 800616a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800616c:	643b      	str	r3, [r7, #64]	@ 0x40
 800616e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006170:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006172:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006174:	e841 2300 	strex	r3, r2, [r1]
 8006178:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800617a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800617c:	2b00      	cmp	r3, #0
 800617e:	d1e6      	bne.n	800614e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	3308      	adds	r3, #8
 8006186:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006188:	6a3b      	ldr	r3, [r7, #32]
 800618a:	e853 3f00 	ldrex	r3, [r3]
 800618e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006190:	69fb      	ldr	r3, [r7, #28]
 8006192:	f023 0301 	bic.w	r3, r3, #1
 8006196:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	3308      	adds	r3, #8
 800619e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80061a0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80061a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061a4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80061a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80061a8:	e841 2300 	strex	r3, r2, [r1]
 80061ac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80061ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d1e5      	bne.n	8006180 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061b8:	2b01      	cmp	r3, #1
 80061ba:	d118      	bne.n	80061ee <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	e853 3f00 	ldrex	r3, [r3]
 80061c8:	60bb      	str	r3, [r7, #8]
   return(result);
 80061ca:	68bb      	ldr	r3, [r7, #8]
 80061cc:	f023 0310 	bic.w	r3, r3, #16
 80061d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	461a      	mov	r2, r3
 80061d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80061da:	61bb      	str	r3, [r7, #24]
 80061dc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061de:	6979      	ldr	r1, [r7, #20]
 80061e0:	69ba      	ldr	r2, [r7, #24]
 80061e2:	e841 2300 	strex	r3, r2, [r1]
 80061e6:	613b      	str	r3, [r7, #16]
   return(result);
 80061e8:	693b      	ldr	r3, [r7, #16]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d1e6      	bne.n	80061bc <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	2220      	movs	r2, #32
 80061f2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	2200      	movs	r2, #0
 80061fa:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2200      	movs	r2, #0
 8006200:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006202:	bf00      	nop
 8006204:	3754      	adds	r7, #84	@ 0x54
 8006206:	46bd      	mov	sp, r7
 8006208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620c:	4770      	bx	lr
	...

08006210 <siprintf>:
 8006210:	b40e      	push	{r1, r2, r3}
 8006212:	b510      	push	{r4, lr}
 8006214:	b09d      	sub	sp, #116	@ 0x74
 8006216:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006218:	9002      	str	r0, [sp, #8]
 800621a:	9006      	str	r0, [sp, #24]
 800621c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006220:	480a      	ldr	r0, [pc, #40]	@ (800624c <siprintf+0x3c>)
 8006222:	9107      	str	r1, [sp, #28]
 8006224:	9104      	str	r1, [sp, #16]
 8006226:	490a      	ldr	r1, [pc, #40]	@ (8006250 <siprintf+0x40>)
 8006228:	f853 2b04 	ldr.w	r2, [r3], #4
 800622c:	9105      	str	r1, [sp, #20]
 800622e:	2400      	movs	r4, #0
 8006230:	a902      	add	r1, sp, #8
 8006232:	6800      	ldr	r0, [r0, #0]
 8006234:	9301      	str	r3, [sp, #4]
 8006236:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006238:	f000 f89c 	bl	8006374 <_svfiprintf_r>
 800623c:	9b02      	ldr	r3, [sp, #8]
 800623e:	701c      	strb	r4, [r3, #0]
 8006240:	b01d      	add	sp, #116	@ 0x74
 8006242:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006246:	b003      	add	sp, #12
 8006248:	4770      	bx	lr
 800624a:	bf00      	nop
 800624c:	2000000c 	.word	0x2000000c
 8006250:	ffff0208 	.word	0xffff0208

08006254 <memset>:
 8006254:	4402      	add	r2, r0
 8006256:	4603      	mov	r3, r0
 8006258:	4293      	cmp	r3, r2
 800625a:	d100      	bne.n	800625e <memset+0xa>
 800625c:	4770      	bx	lr
 800625e:	f803 1b01 	strb.w	r1, [r3], #1
 8006262:	e7f9      	b.n	8006258 <memset+0x4>

08006264 <__errno>:
 8006264:	4b01      	ldr	r3, [pc, #4]	@ (800626c <__errno+0x8>)
 8006266:	6818      	ldr	r0, [r3, #0]
 8006268:	4770      	bx	lr
 800626a:	bf00      	nop
 800626c:	2000000c 	.word	0x2000000c

08006270 <__libc_init_array>:
 8006270:	b570      	push	{r4, r5, r6, lr}
 8006272:	4d0d      	ldr	r5, [pc, #52]	@ (80062a8 <__libc_init_array+0x38>)
 8006274:	4c0d      	ldr	r4, [pc, #52]	@ (80062ac <__libc_init_array+0x3c>)
 8006276:	1b64      	subs	r4, r4, r5
 8006278:	10a4      	asrs	r4, r4, #2
 800627a:	2600      	movs	r6, #0
 800627c:	42a6      	cmp	r6, r4
 800627e:	d109      	bne.n	8006294 <__libc_init_array+0x24>
 8006280:	4d0b      	ldr	r5, [pc, #44]	@ (80062b0 <__libc_init_array+0x40>)
 8006282:	4c0c      	ldr	r4, [pc, #48]	@ (80062b4 <__libc_init_array+0x44>)
 8006284:	f000 fc64 	bl	8006b50 <_init>
 8006288:	1b64      	subs	r4, r4, r5
 800628a:	10a4      	asrs	r4, r4, #2
 800628c:	2600      	movs	r6, #0
 800628e:	42a6      	cmp	r6, r4
 8006290:	d105      	bne.n	800629e <__libc_init_array+0x2e>
 8006292:	bd70      	pop	{r4, r5, r6, pc}
 8006294:	f855 3b04 	ldr.w	r3, [r5], #4
 8006298:	4798      	blx	r3
 800629a:	3601      	adds	r6, #1
 800629c:	e7ee      	b.n	800627c <__libc_init_array+0xc>
 800629e:	f855 3b04 	ldr.w	r3, [r5], #4
 80062a2:	4798      	blx	r3
 80062a4:	3601      	adds	r6, #1
 80062a6:	e7f2      	b.n	800628e <__libc_init_array+0x1e>
 80062a8:	08006bfc 	.word	0x08006bfc
 80062ac:	08006bfc 	.word	0x08006bfc
 80062b0:	08006bfc 	.word	0x08006bfc
 80062b4:	08006c00 	.word	0x08006c00

080062b8 <__retarget_lock_acquire_recursive>:
 80062b8:	4770      	bx	lr

080062ba <__retarget_lock_release_recursive>:
 80062ba:	4770      	bx	lr

080062bc <__ssputs_r>:
 80062bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80062c0:	688e      	ldr	r6, [r1, #8]
 80062c2:	461f      	mov	r7, r3
 80062c4:	42be      	cmp	r6, r7
 80062c6:	680b      	ldr	r3, [r1, #0]
 80062c8:	4682      	mov	sl, r0
 80062ca:	460c      	mov	r4, r1
 80062cc:	4690      	mov	r8, r2
 80062ce:	d82d      	bhi.n	800632c <__ssputs_r+0x70>
 80062d0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80062d4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80062d8:	d026      	beq.n	8006328 <__ssputs_r+0x6c>
 80062da:	6965      	ldr	r5, [r4, #20]
 80062dc:	6909      	ldr	r1, [r1, #16]
 80062de:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80062e2:	eba3 0901 	sub.w	r9, r3, r1
 80062e6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80062ea:	1c7b      	adds	r3, r7, #1
 80062ec:	444b      	add	r3, r9
 80062ee:	106d      	asrs	r5, r5, #1
 80062f0:	429d      	cmp	r5, r3
 80062f2:	bf38      	it	cc
 80062f4:	461d      	movcc	r5, r3
 80062f6:	0553      	lsls	r3, r2, #21
 80062f8:	d527      	bpl.n	800634a <__ssputs_r+0x8e>
 80062fa:	4629      	mov	r1, r5
 80062fc:	f000 f958 	bl	80065b0 <_malloc_r>
 8006300:	4606      	mov	r6, r0
 8006302:	b360      	cbz	r0, 800635e <__ssputs_r+0xa2>
 8006304:	6921      	ldr	r1, [r4, #16]
 8006306:	464a      	mov	r2, r9
 8006308:	f000 fbc2 	bl	8006a90 <memcpy>
 800630c:	89a3      	ldrh	r3, [r4, #12]
 800630e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006312:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006316:	81a3      	strh	r3, [r4, #12]
 8006318:	6126      	str	r6, [r4, #16]
 800631a:	6165      	str	r5, [r4, #20]
 800631c:	444e      	add	r6, r9
 800631e:	eba5 0509 	sub.w	r5, r5, r9
 8006322:	6026      	str	r6, [r4, #0]
 8006324:	60a5      	str	r5, [r4, #8]
 8006326:	463e      	mov	r6, r7
 8006328:	42be      	cmp	r6, r7
 800632a:	d900      	bls.n	800632e <__ssputs_r+0x72>
 800632c:	463e      	mov	r6, r7
 800632e:	6820      	ldr	r0, [r4, #0]
 8006330:	4632      	mov	r2, r6
 8006332:	4641      	mov	r1, r8
 8006334:	f000 fb82 	bl	8006a3c <memmove>
 8006338:	68a3      	ldr	r3, [r4, #8]
 800633a:	1b9b      	subs	r3, r3, r6
 800633c:	60a3      	str	r3, [r4, #8]
 800633e:	6823      	ldr	r3, [r4, #0]
 8006340:	4433      	add	r3, r6
 8006342:	6023      	str	r3, [r4, #0]
 8006344:	2000      	movs	r0, #0
 8006346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800634a:	462a      	mov	r2, r5
 800634c:	f000 fb48 	bl	80069e0 <_realloc_r>
 8006350:	4606      	mov	r6, r0
 8006352:	2800      	cmp	r0, #0
 8006354:	d1e0      	bne.n	8006318 <__ssputs_r+0x5c>
 8006356:	6921      	ldr	r1, [r4, #16]
 8006358:	4650      	mov	r0, sl
 800635a:	f000 fba7 	bl	8006aac <_free_r>
 800635e:	230c      	movs	r3, #12
 8006360:	f8ca 3000 	str.w	r3, [sl]
 8006364:	89a3      	ldrh	r3, [r4, #12]
 8006366:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800636a:	81a3      	strh	r3, [r4, #12]
 800636c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006370:	e7e9      	b.n	8006346 <__ssputs_r+0x8a>
	...

08006374 <_svfiprintf_r>:
 8006374:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006378:	4698      	mov	r8, r3
 800637a:	898b      	ldrh	r3, [r1, #12]
 800637c:	061b      	lsls	r3, r3, #24
 800637e:	b09d      	sub	sp, #116	@ 0x74
 8006380:	4607      	mov	r7, r0
 8006382:	460d      	mov	r5, r1
 8006384:	4614      	mov	r4, r2
 8006386:	d510      	bpl.n	80063aa <_svfiprintf_r+0x36>
 8006388:	690b      	ldr	r3, [r1, #16]
 800638a:	b973      	cbnz	r3, 80063aa <_svfiprintf_r+0x36>
 800638c:	2140      	movs	r1, #64	@ 0x40
 800638e:	f000 f90f 	bl	80065b0 <_malloc_r>
 8006392:	6028      	str	r0, [r5, #0]
 8006394:	6128      	str	r0, [r5, #16]
 8006396:	b930      	cbnz	r0, 80063a6 <_svfiprintf_r+0x32>
 8006398:	230c      	movs	r3, #12
 800639a:	603b      	str	r3, [r7, #0]
 800639c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80063a0:	b01d      	add	sp, #116	@ 0x74
 80063a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063a6:	2340      	movs	r3, #64	@ 0x40
 80063a8:	616b      	str	r3, [r5, #20]
 80063aa:	2300      	movs	r3, #0
 80063ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80063ae:	2320      	movs	r3, #32
 80063b0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80063b4:	f8cd 800c 	str.w	r8, [sp, #12]
 80063b8:	2330      	movs	r3, #48	@ 0x30
 80063ba:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006558 <_svfiprintf_r+0x1e4>
 80063be:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80063c2:	f04f 0901 	mov.w	r9, #1
 80063c6:	4623      	mov	r3, r4
 80063c8:	469a      	mov	sl, r3
 80063ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80063ce:	b10a      	cbz	r2, 80063d4 <_svfiprintf_r+0x60>
 80063d0:	2a25      	cmp	r2, #37	@ 0x25
 80063d2:	d1f9      	bne.n	80063c8 <_svfiprintf_r+0x54>
 80063d4:	ebba 0b04 	subs.w	fp, sl, r4
 80063d8:	d00b      	beq.n	80063f2 <_svfiprintf_r+0x7e>
 80063da:	465b      	mov	r3, fp
 80063dc:	4622      	mov	r2, r4
 80063de:	4629      	mov	r1, r5
 80063e0:	4638      	mov	r0, r7
 80063e2:	f7ff ff6b 	bl	80062bc <__ssputs_r>
 80063e6:	3001      	adds	r0, #1
 80063e8:	f000 80a7 	beq.w	800653a <_svfiprintf_r+0x1c6>
 80063ec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80063ee:	445a      	add	r2, fp
 80063f0:	9209      	str	r2, [sp, #36]	@ 0x24
 80063f2:	f89a 3000 	ldrb.w	r3, [sl]
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	f000 809f 	beq.w	800653a <_svfiprintf_r+0x1c6>
 80063fc:	2300      	movs	r3, #0
 80063fe:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006402:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006406:	f10a 0a01 	add.w	sl, sl, #1
 800640a:	9304      	str	r3, [sp, #16]
 800640c:	9307      	str	r3, [sp, #28]
 800640e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006412:	931a      	str	r3, [sp, #104]	@ 0x68
 8006414:	4654      	mov	r4, sl
 8006416:	2205      	movs	r2, #5
 8006418:	f814 1b01 	ldrb.w	r1, [r4], #1
 800641c:	484e      	ldr	r0, [pc, #312]	@ (8006558 <_svfiprintf_r+0x1e4>)
 800641e:	f7f9 fedf 	bl	80001e0 <memchr>
 8006422:	9a04      	ldr	r2, [sp, #16]
 8006424:	b9d8      	cbnz	r0, 800645e <_svfiprintf_r+0xea>
 8006426:	06d0      	lsls	r0, r2, #27
 8006428:	bf44      	itt	mi
 800642a:	2320      	movmi	r3, #32
 800642c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006430:	0711      	lsls	r1, r2, #28
 8006432:	bf44      	itt	mi
 8006434:	232b      	movmi	r3, #43	@ 0x2b
 8006436:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800643a:	f89a 3000 	ldrb.w	r3, [sl]
 800643e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006440:	d015      	beq.n	800646e <_svfiprintf_r+0xfa>
 8006442:	9a07      	ldr	r2, [sp, #28]
 8006444:	4654      	mov	r4, sl
 8006446:	2000      	movs	r0, #0
 8006448:	f04f 0c0a 	mov.w	ip, #10
 800644c:	4621      	mov	r1, r4
 800644e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006452:	3b30      	subs	r3, #48	@ 0x30
 8006454:	2b09      	cmp	r3, #9
 8006456:	d94b      	bls.n	80064f0 <_svfiprintf_r+0x17c>
 8006458:	b1b0      	cbz	r0, 8006488 <_svfiprintf_r+0x114>
 800645a:	9207      	str	r2, [sp, #28]
 800645c:	e014      	b.n	8006488 <_svfiprintf_r+0x114>
 800645e:	eba0 0308 	sub.w	r3, r0, r8
 8006462:	fa09 f303 	lsl.w	r3, r9, r3
 8006466:	4313      	orrs	r3, r2
 8006468:	9304      	str	r3, [sp, #16]
 800646a:	46a2      	mov	sl, r4
 800646c:	e7d2      	b.n	8006414 <_svfiprintf_r+0xa0>
 800646e:	9b03      	ldr	r3, [sp, #12]
 8006470:	1d19      	adds	r1, r3, #4
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	9103      	str	r1, [sp, #12]
 8006476:	2b00      	cmp	r3, #0
 8006478:	bfbb      	ittet	lt
 800647a:	425b      	neglt	r3, r3
 800647c:	f042 0202 	orrlt.w	r2, r2, #2
 8006480:	9307      	strge	r3, [sp, #28]
 8006482:	9307      	strlt	r3, [sp, #28]
 8006484:	bfb8      	it	lt
 8006486:	9204      	strlt	r2, [sp, #16]
 8006488:	7823      	ldrb	r3, [r4, #0]
 800648a:	2b2e      	cmp	r3, #46	@ 0x2e
 800648c:	d10a      	bne.n	80064a4 <_svfiprintf_r+0x130>
 800648e:	7863      	ldrb	r3, [r4, #1]
 8006490:	2b2a      	cmp	r3, #42	@ 0x2a
 8006492:	d132      	bne.n	80064fa <_svfiprintf_r+0x186>
 8006494:	9b03      	ldr	r3, [sp, #12]
 8006496:	1d1a      	adds	r2, r3, #4
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	9203      	str	r2, [sp, #12]
 800649c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80064a0:	3402      	adds	r4, #2
 80064a2:	9305      	str	r3, [sp, #20]
 80064a4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006568 <_svfiprintf_r+0x1f4>
 80064a8:	7821      	ldrb	r1, [r4, #0]
 80064aa:	2203      	movs	r2, #3
 80064ac:	4650      	mov	r0, sl
 80064ae:	f7f9 fe97 	bl	80001e0 <memchr>
 80064b2:	b138      	cbz	r0, 80064c4 <_svfiprintf_r+0x150>
 80064b4:	9b04      	ldr	r3, [sp, #16]
 80064b6:	eba0 000a 	sub.w	r0, r0, sl
 80064ba:	2240      	movs	r2, #64	@ 0x40
 80064bc:	4082      	lsls	r2, r0
 80064be:	4313      	orrs	r3, r2
 80064c0:	3401      	adds	r4, #1
 80064c2:	9304      	str	r3, [sp, #16]
 80064c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80064c8:	4824      	ldr	r0, [pc, #144]	@ (800655c <_svfiprintf_r+0x1e8>)
 80064ca:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80064ce:	2206      	movs	r2, #6
 80064d0:	f7f9 fe86 	bl	80001e0 <memchr>
 80064d4:	2800      	cmp	r0, #0
 80064d6:	d036      	beq.n	8006546 <_svfiprintf_r+0x1d2>
 80064d8:	4b21      	ldr	r3, [pc, #132]	@ (8006560 <_svfiprintf_r+0x1ec>)
 80064da:	bb1b      	cbnz	r3, 8006524 <_svfiprintf_r+0x1b0>
 80064dc:	9b03      	ldr	r3, [sp, #12]
 80064de:	3307      	adds	r3, #7
 80064e0:	f023 0307 	bic.w	r3, r3, #7
 80064e4:	3308      	adds	r3, #8
 80064e6:	9303      	str	r3, [sp, #12]
 80064e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80064ea:	4433      	add	r3, r6
 80064ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80064ee:	e76a      	b.n	80063c6 <_svfiprintf_r+0x52>
 80064f0:	fb0c 3202 	mla	r2, ip, r2, r3
 80064f4:	460c      	mov	r4, r1
 80064f6:	2001      	movs	r0, #1
 80064f8:	e7a8      	b.n	800644c <_svfiprintf_r+0xd8>
 80064fa:	2300      	movs	r3, #0
 80064fc:	3401      	adds	r4, #1
 80064fe:	9305      	str	r3, [sp, #20]
 8006500:	4619      	mov	r1, r3
 8006502:	f04f 0c0a 	mov.w	ip, #10
 8006506:	4620      	mov	r0, r4
 8006508:	f810 2b01 	ldrb.w	r2, [r0], #1
 800650c:	3a30      	subs	r2, #48	@ 0x30
 800650e:	2a09      	cmp	r2, #9
 8006510:	d903      	bls.n	800651a <_svfiprintf_r+0x1a6>
 8006512:	2b00      	cmp	r3, #0
 8006514:	d0c6      	beq.n	80064a4 <_svfiprintf_r+0x130>
 8006516:	9105      	str	r1, [sp, #20]
 8006518:	e7c4      	b.n	80064a4 <_svfiprintf_r+0x130>
 800651a:	fb0c 2101 	mla	r1, ip, r1, r2
 800651e:	4604      	mov	r4, r0
 8006520:	2301      	movs	r3, #1
 8006522:	e7f0      	b.n	8006506 <_svfiprintf_r+0x192>
 8006524:	ab03      	add	r3, sp, #12
 8006526:	9300      	str	r3, [sp, #0]
 8006528:	462a      	mov	r2, r5
 800652a:	4b0e      	ldr	r3, [pc, #56]	@ (8006564 <_svfiprintf_r+0x1f0>)
 800652c:	a904      	add	r1, sp, #16
 800652e:	4638      	mov	r0, r7
 8006530:	f3af 8000 	nop.w
 8006534:	1c42      	adds	r2, r0, #1
 8006536:	4606      	mov	r6, r0
 8006538:	d1d6      	bne.n	80064e8 <_svfiprintf_r+0x174>
 800653a:	89ab      	ldrh	r3, [r5, #12]
 800653c:	065b      	lsls	r3, r3, #25
 800653e:	f53f af2d 	bmi.w	800639c <_svfiprintf_r+0x28>
 8006542:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006544:	e72c      	b.n	80063a0 <_svfiprintf_r+0x2c>
 8006546:	ab03      	add	r3, sp, #12
 8006548:	9300      	str	r3, [sp, #0]
 800654a:	462a      	mov	r2, r5
 800654c:	4b05      	ldr	r3, [pc, #20]	@ (8006564 <_svfiprintf_r+0x1f0>)
 800654e:	a904      	add	r1, sp, #16
 8006550:	4638      	mov	r0, r7
 8006552:	f000 f91b 	bl	800678c <_printf_i>
 8006556:	e7ed      	b.n	8006534 <_svfiprintf_r+0x1c0>
 8006558:	08006bc0 	.word	0x08006bc0
 800655c:	08006bca 	.word	0x08006bca
 8006560:	00000000 	.word	0x00000000
 8006564:	080062bd 	.word	0x080062bd
 8006568:	08006bc6 	.word	0x08006bc6

0800656c <sbrk_aligned>:
 800656c:	b570      	push	{r4, r5, r6, lr}
 800656e:	4e0f      	ldr	r6, [pc, #60]	@ (80065ac <sbrk_aligned+0x40>)
 8006570:	460c      	mov	r4, r1
 8006572:	6831      	ldr	r1, [r6, #0]
 8006574:	4605      	mov	r5, r0
 8006576:	b911      	cbnz	r1, 800657e <sbrk_aligned+0x12>
 8006578:	f000 fa7a 	bl	8006a70 <_sbrk_r>
 800657c:	6030      	str	r0, [r6, #0]
 800657e:	4621      	mov	r1, r4
 8006580:	4628      	mov	r0, r5
 8006582:	f000 fa75 	bl	8006a70 <_sbrk_r>
 8006586:	1c43      	adds	r3, r0, #1
 8006588:	d103      	bne.n	8006592 <sbrk_aligned+0x26>
 800658a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800658e:	4620      	mov	r0, r4
 8006590:	bd70      	pop	{r4, r5, r6, pc}
 8006592:	1cc4      	adds	r4, r0, #3
 8006594:	f024 0403 	bic.w	r4, r4, #3
 8006598:	42a0      	cmp	r0, r4
 800659a:	d0f8      	beq.n	800658e <sbrk_aligned+0x22>
 800659c:	1a21      	subs	r1, r4, r0
 800659e:	4628      	mov	r0, r5
 80065a0:	f000 fa66 	bl	8006a70 <_sbrk_r>
 80065a4:	3001      	adds	r0, #1
 80065a6:	d1f2      	bne.n	800658e <sbrk_aligned+0x22>
 80065a8:	e7ef      	b.n	800658a <sbrk_aligned+0x1e>
 80065aa:	bf00      	nop
 80065ac:	2000030c 	.word	0x2000030c

080065b0 <_malloc_r>:
 80065b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80065b4:	1ccd      	adds	r5, r1, #3
 80065b6:	f025 0503 	bic.w	r5, r5, #3
 80065ba:	3508      	adds	r5, #8
 80065bc:	2d0c      	cmp	r5, #12
 80065be:	bf38      	it	cc
 80065c0:	250c      	movcc	r5, #12
 80065c2:	2d00      	cmp	r5, #0
 80065c4:	4606      	mov	r6, r0
 80065c6:	db01      	blt.n	80065cc <_malloc_r+0x1c>
 80065c8:	42a9      	cmp	r1, r5
 80065ca:	d904      	bls.n	80065d6 <_malloc_r+0x26>
 80065cc:	230c      	movs	r3, #12
 80065ce:	6033      	str	r3, [r6, #0]
 80065d0:	2000      	movs	r0, #0
 80065d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80065d6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80066ac <_malloc_r+0xfc>
 80065da:	f000 f9f5 	bl	80069c8 <__malloc_lock>
 80065de:	f8d8 3000 	ldr.w	r3, [r8]
 80065e2:	461c      	mov	r4, r3
 80065e4:	bb44      	cbnz	r4, 8006638 <_malloc_r+0x88>
 80065e6:	4629      	mov	r1, r5
 80065e8:	4630      	mov	r0, r6
 80065ea:	f7ff ffbf 	bl	800656c <sbrk_aligned>
 80065ee:	1c43      	adds	r3, r0, #1
 80065f0:	4604      	mov	r4, r0
 80065f2:	d158      	bne.n	80066a6 <_malloc_r+0xf6>
 80065f4:	f8d8 4000 	ldr.w	r4, [r8]
 80065f8:	4627      	mov	r7, r4
 80065fa:	2f00      	cmp	r7, #0
 80065fc:	d143      	bne.n	8006686 <_malloc_r+0xd6>
 80065fe:	2c00      	cmp	r4, #0
 8006600:	d04b      	beq.n	800669a <_malloc_r+0xea>
 8006602:	6823      	ldr	r3, [r4, #0]
 8006604:	4639      	mov	r1, r7
 8006606:	4630      	mov	r0, r6
 8006608:	eb04 0903 	add.w	r9, r4, r3
 800660c:	f000 fa30 	bl	8006a70 <_sbrk_r>
 8006610:	4581      	cmp	r9, r0
 8006612:	d142      	bne.n	800669a <_malloc_r+0xea>
 8006614:	6821      	ldr	r1, [r4, #0]
 8006616:	1a6d      	subs	r5, r5, r1
 8006618:	4629      	mov	r1, r5
 800661a:	4630      	mov	r0, r6
 800661c:	f7ff ffa6 	bl	800656c <sbrk_aligned>
 8006620:	3001      	adds	r0, #1
 8006622:	d03a      	beq.n	800669a <_malloc_r+0xea>
 8006624:	6823      	ldr	r3, [r4, #0]
 8006626:	442b      	add	r3, r5
 8006628:	6023      	str	r3, [r4, #0]
 800662a:	f8d8 3000 	ldr.w	r3, [r8]
 800662e:	685a      	ldr	r2, [r3, #4]
 8006630:	bb62      	cbnz	r2, 800668c <_malloc_r+0xdc>
 8006632:	f8c8 7000 	str.w	r7, [r8]
 8006636:	e00f      	b.n	8006658 <_malloc_r+0xa8>
 8006638:	6822      	ldr	r2, [r4, #0]
 800663a:	1b52      	subs	r2, r2, r5
 800663c:	d420      	bmi.n	8006680 <_malloc_r+0xd0>
 800663e:	2a0b      	cmp	r2, #11
 8006640:	d917      	bls.n	8006672 <_malloc_r+0xc2>
 8006642:	1961      	adds	r1, r4, r5
 8006644:	42a3      	cmp	r3, r4
 8006646:	6025      	str	r5, [r4, #0]
 8006648:	bf18      	it	ne
 800664a:	6059      	strne	r1, [r3, #4]
 800664c:	6863      	ldr	r3, [r4, #4]
 800664e:	bf08      	it	eq
 8006650:	f8c8 1000 	streq.w	r1, [r8]
 8006654:	5162      	str	r2, [r4, r5]
 8006656:	604b      	str	r3, [r1, #4]
 8006658:	4630      	mov	r0, r6
 800665a:	f000 f9bb 	bl	80069d4 <__malloc_unlock>
 800665e:	f104 000b 	add.w	r0, r4, #11
 8006662:	1d23      	adds	r3, r4, #4
 8006664:	f020 0007 	bic.w	r0, r0, #7
 8006668:	1ac2      	subs	r2, r0, r3
 800666a:	bf1c      	itt	ne
 800666c:	1a1b      	subne	r3, r3, r0
 800666e:	50a3      	strne	r3, [r4, r2]
 8006670:	e7af      	b.n	80065d2 <_malloc_r+0x22>
 8006672:	6862      	ldr	r2, [r4, #4]
 8006674:	42a3      	cmp	r3, r4
 8006676:	bf0c      	ite	eq
 8006678:	f8c8 2000 	streq.w	r2, [r8]
 800667c:	605a      	strne	r2, [r3, #4]
 800667e:	e7eb      	b.n	8006658 <_malloc_r+0xa8>
 8006680:	4623      	mov	r3, r4
 8006682:	6864      	ldr	r4, [r4, #4]
 8006684:	e7ae      	b.n	80065e4 <_malloc_r+0x34>
 8006686:	463c      	mov	r4, r7
 8006688:	687f      	ldr	r7, [r7, #4]
 800668a:	e7b6      	b.n	80065fa <_malloc_r+0x4a>
 800668c:	461a      	mov	r2, r3
 800668e:	685b      	ldr	r3, [r3, #4]
 8006690:	42a3      	cmp	r3, r4
 8006692:	d1fb      	bne.n	800668c <_malloc_r+0xdc>
 8006694:	2300      	movs	r3, #0
 8006696:	6053      	str	r3, [r2, #4]
 8006698:	e7de      	b.n	8006658 <_malloc_r+0xa8>
 800669a:	230c      	movs	r3, #12
 800669c:	6033      	str	r3, [r6, #0]
 800669e:	4630      	mov	r0, r6
 80066a0:	f000 f998 	bl	80069d4 <__malloc_unlock>
 80066a4:	e794      	b.n	80065d0 <_malloc_r+0x20>
 80066a6:	6005      	str	r5, [r0, #0]
 80066a8:	e7d6      	b.n	8006658 <_malloc_r+0xa8>
 80066aa:	bf00      	nop
 80066ac:	20000310 	.word	0x20000310

080066b0 <_printf_common>:
 80066b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80066b4:	4616      	mov	r6, r2
 80066b6:	4698      	mov	r8, r3
 80066b8:	688a      	ldr	r2, [r1, #8]
 80066ba:	690b      	ldr	r3, [r1, #16]
 80066bc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80066c0:	4293      	cmp	r3, r2
 80066c2:	bfb8      	it	lt
 80066c4:	4613      	movlt	r3, r2
 80066c6:	6033      	str	r3, [r6, #0]
 80066c8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80066cc:	4607      	mov	r7, r0
 80066ce:	460c      	mov	r4, r1
 80066d0:	b10a      	cbz	r2, 80066d6 <_printf_common+0x26>
 80066d2:	3301      	adds	r3, #1
 80066d4:	6033      	str	r3, [r6, #0]
 80066d6:	6823      	ldr	r3, [r4, #0]
 80066d8:	0699      	lsls	r1, r3, #26
 80066da:	bf42      	ittt	mi
 80066dc:	6833      	ldrmi	r3, [r6, #0]
 80066de:	3302      	addmi	r3, #2
 80066e0:	6033      	strmi	r3, [r6, #0]
 80066e2:	6825      	ldr	r5, [r4, #0]
 80066e4:	f015 0506 	ands.w	r5, r5, #6
 80066e8:	d106      	bne.n	80066f8 <_printf_common+0x48>
 80066ea:	f104 0a19 	add.w	sl, r4, #25
 80066ee:	68e3      	ldr	r3, [r4, #12]
 80066f0:	6832      	ldr	r2, [r6, #0]
 80066f2:	1a9b      	subs	r3, r3, r2
 80066f4:	42ab      	cmp	r3, r5
 80066f6:	dc26      	bgt.n	8006746 <_printf_common+0x96>
 80066f8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80066fc:	6822      	ldr	r2, [r4, #0]
 80066fe:	3b00      	subs	r3, #0
 8006700:	bf18      	it	ne
 8006702:	2301      	movne	r3, #1
 8006704:	0692      	lsls	r2, r2, #26
 8006706:	d42b      	bmi.n	8006760 <_printf_common+0xb0>
 8006708:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800670c:	4641      	mov	r1, r8
 800670e:	4638      	mov	r0, r7
 8006710:	47c8      	blx	r9
 8006712:	3001      	adds	r0, #1
 8006714:	d01e      	beq.n	8006754 <_printf_common+0xa4>
 8006716:	6823      	ldr	r3, [r4, #0]
 8006718:	6922      	ldr	r2, [r4, #16]
 800671a:	f003 0306 	and.w	r3, r3, #6
 800671e:	2b04      	cmp	r3, #4
 8006720:	bf02      	ittt	eq
 8006722:	68e5      	ldreq	r5, [r4, #12]
 8006724:	6833      	ldreq	r3, [r6, #0]
 8006726:	1aed      	subeq	r5, r5, r3
 8006728:	68a3      	ldr	r3, [r4, #8]
 800672a:	bf0c      	ite	eq
 800672c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006730:	2500      	movne	r5, #0
 8006732:	4293      	cmp	r3, r2
 8006734:	bfc4      	itt	gt
 8006736:	1a9b      	subgt	r3, r3, r2
 8006738:	18ed      	addgt	r5, r5, r3
 800673a:	2600      	movs	r6, #0
 800673c:	341a      	adds	r4, #26
 800673e:	42b5      	cmp	r5, r6
 8006740:	d11a      	bne.n	8006778 <_printf_common+0xc8>
 8006742:	2000      	movs	r0, #0
 8006744:	e008      	b.n	8006758 <_printf_common+0xa8>
 8006746:	2301      	movs	r3, #1
 8006748:	4652      	mov	r2, sl
 800674a:	4641      	mov	r1, r8
 800674c:	4638      	mov	r0, r7
 800674e:	47c8      	blx	r9
 8006750:	3001      	adds	r0, #1
 8006752:	d103      	bne.n	800675c <_printf_common+0xac>
 8006754:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006758:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800675c:	3501      	adds	r5, #1
 800675e:	e7c6      	b.n	80066ee <_printf_common+0x3e>
 8006760:	18e1      	adds	r1, r4, r3
 8006762:	1c5a      	adds	r2, r3, #1
 8006764:	2030      	movs	r0, #48	@ 0x30
 8006766:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800676a:	4422      	add	r2, r4
 800676c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006770:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006774:	3302      	adds	r3, #2
 8006776:	e7c7      	b.n	8006708 <_printf_common+0x58>
 8006778:	2301      	movs	r3, #1
 800677a:	4622      	mov	r2, r4
 800677c:	4641      	mov	r1, r8
 800677e:	4638      	mov	r0, r7
 8006780:	47c8      	blx	r9
 8006782:	3001      	adds	r0, #1
 8006784:	d0e6      	beq.n	8006754 <_printf_common+0xa4>
 8006786:	3601      	adds	r6, #1
 8006788:	e7d9      	b.n	800673e <_printf_common+0x8e>
	...

0800678c <_printf_i>:
 800678c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006790:	7e0f      	ldrb	r7, [r1, #24]
 8006792:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006794:	2f78      	cmp	r7, #120	@ 0x78
 8006796:	4691      	mov	r9, r2
 8006798:	4680      	mov	r8, r0
 800679a:	460c      	mov	r4, r1
 800679c:	469a      	mov	sl, r3
 800679e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80067a2:	d807      	bhi.n	80067b4 <_printf_i+0x28>
 80067a4:	2f62      	cmp	r7, #98	@ 0x62
 80067a6:	d80a      	bhi.n	80067be <_printf_i+0x32>
 80067a8:	2f00      	cmp	r7, #0
 80067aa:	f000 80d1 	beq.w	8006950 <_printf_i+0x1c4>
 80067ae:	2f58      	cmp	r7, #88	@ 0x58
 80067b0:	f000 80b8 	beq.w	8006924 <_printf_i+0x198>
 80067b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80067b8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80067bc:	e03a      	b.n	8006834 <_printf_i+0xa8>
 80067be:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80067c2:	2b15      	cmp	r3, #21
 80067c4:	d8f6      	bhi.n	80067b4 <_printf_i+0x28>
 80067c6:	a101      	add	r1, pc, #4	@ (adr r1, 80067cc <_printf_i+0x40>)
 80067c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80067cc:	08006825 	.word	0x08006825
 80067d0:	08006839 	.word	0x08006839
 80067d4:	080067b5 	.word	0x080067b5
 80067d8:	080067b5 	.word	0x080067b5
 80067dc:	080067b5 	.word	0x080067b5
 80067e0:	080067b5 	.word	0x080067b5
 80067e4:	08006839 	.word	0x08006839
 80067e8:	080067b5 	.word	0x080067b5
 80067ec:	080067b5 	.word	0x080067b5
 80067f0:	080067b5 	.word	0x080067b5
 80067f4:	080067b5 	.word	0x080067b5
 80067f8:	08006937 	.word	0x08006937
 80067fc:	08006863 	.word	0x08006863
 8006800:	080068f1 	.word	0x080068f1
 8006804:	080067b5 	.word	0x080067b5
 8006808:	080067b5 	.word	0x080067b5
 800680c:	08006959 	.word	0x08006959
 8006810:	080067b5 	.word	0x080067b5
 8006814:	08006863 	.word	0x08006863
 8006818:	080067b5 	.word	0x080067b5
 800681c:	080067b5 	.word	0x080067b5
 8006820:	080068f9 	.word	0x080068f9
 8006824:	6833      	ldr	r3, [r6, #0]
 8006826:	1d1a      	adds	r2, r3, #4
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	6032      	str	r2, [r6, #0]
 800682c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006830:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006834:	2301      	movs	r3, #1
 8006836:	e09c      	b.n	8006972 <_printf_i+0x1e6>
 8006838:	6833      	ldr	r3, [r6, #0]
 800683a:	6820      	ldr	r0, [r4, #0]
 800683c:	1d19      	adds	r1, r3, #4
 800683e:	6031      	str	r1, [r6, #0]
 8006840:	0606      	lsls	r6, r0, #24
 8006842:	d501      	bpl.n	8006848 <_printf_i+0xbc>
 8006844:	681d      	ldr	r5, [r3, #0]
 8006846:	e003      	b.n	8006850 <_printf_i+0xc4>
 8006848:	0645      	lsls	r5, r0, #25
 800684a:	d5fb      	bpl.n	8006844 <_printf_i+0xb8>
 800684c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006850:	2d00      	cmp	r5, #0
 8006852:	da03      	bge.n	800685c <_printf_i+0xd0>
 8006854:	232d      	movs	r3, #45	@ 0x2d
 8006856:	426d      	negs	r5, r5
 8006858:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800685c:	4858      	ldr	r0, [pc, #352]	@ (80069c0 <_printf_i+0x234>)
 800685e:	230a      	movs	r3, #10
 8006860:	e011      	b.n	8006886 <_printf_i+0xfa>
 8006862:	6821      	ldr	r1, [r4, #0]
 8006864:	6833      	ldr	r3, [r6, #0]
 8006866:	0608      	lsls	r0, r1, #24
 8006868:	f853 5b04 	ldr.w	r5, [r3], #4
 800686c:	d402      	bmi.n	8006874 <_printf_i+0xe8>
 800686e:	0649      	lsls	r1, r1, #25
 8006870:	bf48      	it	mi
 8006872:	b2ad      	uxthmi	r5, r5
 8006874:	2f6f      	cmp	r7, #111	@ 0x6f
 8006876:	4852      	ldr	r0, [pc, #328]	@ (80069c0 <_printf_i+0x234>)
 8006878:	6033      	str	r3, [r6, #0]
 800687a:	bf14      	ite	ne
 800687c:	230a      	movne	r3, #10
 800687e:	2308      	moveq	r3, #8
 8006880:	2100      	movs	r1, #0
 8006882:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006886:	6866      	ldr	r6, [r4, #4]
 8006888:	60a6      	str	r6, [r4, #8]
 800688a:	2e00      	cmp	r6, #0
 800688c:	db05      	blt.n	800689a <_printf_i+0x10e>
 800688e:	6821      	ldr	r1, [r4, #0]
 8006890:	432e      	orrs	r6, r5
 8006892:	f021 0104 	bic.w	r1, r1, #4
 8006896:	6021      	str	r1, [r4, #0]
 8006898:	d04b      	beq.n	8006932 <_printf_i+0x1a6>
 800689a:	4616      	mov	r6, r2
 800689c:	fbb5 f1f3 	udiv	r1, r5, r3
 80068a0:	fb03 5711 	mls	r7, r3, r1, r5
 80068a4:	5dc7      	ldrb	r7, [r0, r7]
 80068a6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80068aa:	462f      	mov	r7, r5
 80068ac:	42bb      	cmp	r3, r7
 80068ae:	460d      	mov	r5, r1
 80068b0:	d9f4      	bls.n	800689c <_printf_i+0x110>
 80068b2:	2b08      	cmp	r3, #8
 80068b4:	d10b      	bne.n	80068ce <_printf_i+0x142>
 80068b6:	6823      	ldr	r3, [r4, #0]
 80068b8:	07df      	lsls	r7, r3, #31
 80068ba:	d508      	bpl.n	80068ce <_printf_i+0x142>
 80068bc:	6923      	ldr	r3, [r4, #16]
 80068be:	6861      	ldr	r1, [r4, #4]
 80068c0:	4299      	cmp	r1, r3
 80068c2:	bfde      	ittt	le
 80068c4:	2330      	movle	r3, #48	@ 0x30
 80068c6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80068ca:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80068ce:	1b92      	subs	r2, r2, r6
 80068d0:	6122      	str	r2, [r4, #16]
 80068d2:	f8cd a000 	str.w	sl, [sp]
 80068d6:	464b      	mov	r3, r9
 80068d8:	aa03      	add	r2, sp, #12
 80068da:	4621      	mov	r1, r4
 80068dc:	4640      	mov	r0, r8
 80068de:	f7ff fee7 	bl	80066b0 <_printf_common>
 80068e2:	3001      	adds	r0, #1
 80068e4:	d14a      	bne.n	800697c <_printf_i+0x1f0>
 80068e6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80068ea:	b004      	add	sp, #16
 80068ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068f0:	6823      	ldr	r3, [r4, #0]
 80068f2:	f043 0320 	orr.w	r3, r3, #32
 80068f6:	6023      	str	r3, [r4, #0]
 80068f8:	4832      	ldr	r0, [pc, #200]	@ (80069c4 <_printf_i+0x238>)
 80068fa:	2778      	movs	r7, #120	@ 0x78
 80068fc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006900:	6823      	ldr	r3, [r4, #0]
 8006902:	6831      	ldr	r1, [r6, #0]
 8006904:	061f      	lsls	r7, r3, #24
 8006906:	f851 5b04 	ldr.w	r5, [r1], #4
 800690a:	d402      	bmi.n	8006912 <_printf_i+0x186>
 800690c:	065f      	lsls	r7, r3, #25
 800690e:	bf48      	it	mi
 8006910:	b2ad      	uxthmi	r5, r5
 8006912:	6031      	str	r1, [r6, #0]
 8006914:	07d9      	lsls	r1, r3, #31
 8006916:	bf44      	itt	mi
 8006918:	f043 0320 	orrmi.w	r3, r3, #32
 800691c:	6023      	strmi	r3, [r4, #0]
 800691e:	b11d      	cbz	r5, 8006928 <_printf_i+0x19c>
 8006920:	2310      	movs	r3, #16
 8006922:	e7ad      	b.n	8006880 <_printf_i+0xf4>
 8006924:	4826      	ldr	r0, [pc, #152]	@ (80069c0 <_printf_i+0x234>)
 8006926:	e7e9      	b.n	80068fc <_printf_i+0x170>
 8006928:	6823      	ldr	r3, [r4, #0]
 800692a:	f023 0320 	bic.w	r3, r3, #32
 800692e:	6023      	str	r3, [r4, #0]
 8006930:	e7f6      	b.n	8006920 <_printf_i+0x194>
 8006932:	4616      	mov	r6, r2
 8006934:	e7bd      	b.n	80068b2 <_printf_i+0x126>
 8006936:	6833      	ldr	r3, [r6, #0]
 8006938:	6825      	ldr	r5, [r4, #0]
 800693a:	6961      	ldr	r1, [r4, #20]
 800693c:	1d18      	adds	r0, r3, #4
 800693e:	6030      	str	r0, [r6, #0]
 8006940:	062e      	lsls	r6, r5, #24
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	d501      	bpl.n	800694a <_printf_i+0x1be>
 8006946:	6019      	str	r1, [r3, #0]
 8006948:	e002      	b.n	8006950 <_printf_i+0x1c4>
 800694a:	0668      	lsls	r0, r5, #25
 800694c:	d5fb      	bpl.n	8006946 <_printf_i+0x1ba>
 800694e:	8019      	strh	r1, [r3, #0]
 8006950:	2300      	movs	r3, #0
 8006952:	6123      	str	r3, [r4, #16]
 8006954:	4616      	mov	r6, r2
 8006956:	e7bc      	b.n	80068d2 <_printf_i+0x146>
 8006958:	6833      	ldr	r3, [r6, #0]
 800695a:	1d1a      	adds	r2, r3, #4
 800695c:	6032      	str	r2, [r6, #0]
 800695e:	681e      	ldr	r6, [r3, #0]
 8006960:	6862      	ldr	r2, [r4, #4]
 8006962:	2100      	movs	r1, #0
 8006964:	4630      	mov	r0, r6
 8006966:	f7f9 fc3b 	bl	80001e0 <memchr>
 800696a:	b108      	cbz	r0, 8006970 <_printf_i+0x1e4>
 800696c:	1b80      	subs	r0, r0, r6
 800696e:	6060      	str	r0, [r4, #4]
 8006970:	6863      	ldr	r3, [r4, #4]
 8006972:	6123      	str	r3, [r4, #16]
 8006974:	2300      	movs	r3, #0
 8006976:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800697a:	e7aa      	b.n	80068d2 <_printf_i+0x146>
 800697c:	6923      	ldr	r3, [r4, #16]
 800697e:	4632      	mov	r2, r6
 8006980:	4649      	mov	r1, r9
 8006982:	4640      	mov	r0, r8
 8006984:	47d0      	blx	sl
 8006986:	3001      	adds	r0, #1
 8006988:	d0ad      	beq.n	80068e6 <_printf_i+0x15a>
 800698a:	6823      	ldr	r3, [r4, #0]
 800698c:	079b      	lsls	r3, r3, #30
 800698e:	d413      	bmi.n	80069b8 <_printf_i+0x22c>
 8006990:	68e0      	ldr	r0, [r4, #12]
 8006992:	9b03      	ldr	r3, [sp, #12]
 8006994:	4298      	cmp	r0, r3
 8006996:	bfb8      	it	lt
 8006998:	4618      	movlt	r0, r3
 800699a:	e7a6      	b.n	80068ea <_printf_i+0x15e>
 800699c:	2301      	movs	r3, #1
 800699e:	4632      	mov	r2, r6
 80069a0:	4649      	mov	r1, r9
 80069a2:	4640      	mov	r0, r8
 80069a4:	47d0      	blx	sl
 80069a6:	3001      	adds	r0, #1
 80069a8:	d09d      	beq.n	80068e6 <_printf_i+0x15a>
 80069aa:	3501      	adds	r5, #1
 80069ac:	68e3      	ldr	r3, [r4, #12]
 80069ae:	9903      	ldr	r1, [sp, #12]
 80069b0:	1a5b      	subs	r3, r3, r1
 80069b2:	42ab      	cmp	r3, r5
 80069b4:	dcf2      	bgt.n	800699c <_printf_i+0x210>
 80069b6:	e7eb      	b.n	8006990 <_printf_i+0x204>
 80069b8:	2500      	movs	r5, #0
 80069ba:	f104 0619 	add.w	r6, r4, #25
 80069be:	e7f5      	b.n	80069ac <_printf_i+0x220>
 80069c0:	08006bd1 	.word	0x08006bd1
 80069c4:	08006be2 	.word	0x08006be2

080069c8 <__malloc_lock>:
 80069c8:	4801      	ldr	r0, [pc, #4]	@ (80069d0 <__malloc_lock+0x8>)
 80069ca:	f7ff bc75 	b.w	80062b8 <__retarget_lock_acquire_recursive>
 80069ce:	bf00      	nop
 80069d0:	20000308 	.word	0x20000308

080069d4 <__malloc_unlock>:
 80069d4:	4801      	ldr	r0, [pc, #4]	@ (80069dc <__malloc_unlock+0x8>)
 80069d6:	f7ff bc70 	b.w	80062ba <__retarget_lock_release_recursive>
 80069da:	bf00      	nop
 80069dc:	20000308 	.word	0x20000308

080069e0 <_realloc_r>:
 80069e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069e4:	4607      	mov	r7, r0
 80069e6:	4614      	mov	r4, r2
 80069e8:	460d      	mov	r5, r1
 80069ea:	b921      	cbnz	r1, 80069f6 <_realloc_r+0x16>
 80069ec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80069f0:	4611      	mov	r1, r2
 80069f2:	f7ff bddd 	b.w	80065b0 <_malloc_r>
 80069f6:	b92a      	cbnz	r2, 8006a04 <_realloc_r+0x24>
 80069f8:	f000 f858 	bl	8006aac <_free_r>
 80069fc:	4625      	mov	r5, r4
 80069fe:	4628      	mov	r0, r5
 8006a00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a04:	f000 f89c 	bl	8006b40 <_malloc_usable_size_r>
 8006a08:	4284      	cmp	r4, r0
 8006a0a:	4606      	mov	r6, r0
 8006a0c:	d802      	bhi.n	8006a14 <_realloc_r+0x34>
 8006a0e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006a12:	d8f4      	bhi.n	80069fe <_realloc_r+0x1e>
 8006a14:	4621      	mov	r1, r4
 8006a16:	4638      	mov	r0, r7
 8006a18:	f7ff fdca 	bl	80065b0 <_malloc_r>
 8006a1c:	4680      	mov	r8, r0
 8006a1e:	b908      	cbnz	r0, 8006a24 <_realloc_r+0x44>
 8006a20:	4645      	mov	r5, r8
 8006a22:	e7ec      	b.n	80069fe <_realloc_r+0x1e>
 8006a24:	42b4      	cmp	r4, r6
 8006a26:	4622      	mov	r2, r4
 8006a28:	4629      	mov	r1, r5
 8006a2a:	bf28      	it	cs
 8006a2c:	4632      	movcs	r2, r6
 8006a2e:	f000 f82f 	bl	8006a90 <memcpy>
 8006a32:	4629      	mov	r1, r5
 8006a34:	4638      	mov	r0, r7
 8006a36:	f000 f839 	bl	8006aac <_free_r>
 8006a3a:	e7f1      	b.n	8006a20 <_realloc_r+0x40>

08006a3c <memmove>:
 8006a3c:	4288      	cmp	r0, r1
 8006a3e:	b510      	push	{r4, lr}
 8006a40:	eb01 0402 	add.w	r4, r1, r2
 8006a44:	d902      	bls.n	8006a4c <memmove+0x10>
 8006a46:	4284      	cmp	r4, r0
 8006a48:	4623      	mov	r3, r4
 8006a4a:	d807      	bhi.n	8006a5c <memmove+0x20>
 8006a4c:	1e43      	subs	r3, r0, #1
 8006a4e:	42a1      	cmp	r1, r4
 8006a50:	d008      	beq.n	8006a64 <memmove+0x28>
 8006a52:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006a56:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006a5a:	e7f8      	b.n	8006a4e <memmove+0x12>
 8006a5c:	4402      	add	r2, r0
 8006a5e:	4601      	mov	r1, r0
 8006a60:	428a      	cmp	r2, r1
 8006a62:	d100      	bne.n	8006a66 <memmove+0x2a>
 8006a64:	bd10      	pop	{r4, pc}
 8006a66:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006a6a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006a6e:	e7f7      	b.n	8006a60 <memmove+0x24>

08006a70 <_sbrk_r>:
 8006a70:	b538      	push	{r3, r4, r5, lr}
 8006a72:	4d06      	ldr	r5, [pc, #24]	@ (8006a8c <_sbrk_r+0x1c>)
 8006a74:	2300      	movs	r3, #0
 8006a76:	4604      	mov	r4, r0
 8006a78:	4608      	mov	r0, r1
 8006a7a:	602b      	str	r3, [r5, #0]
 8006a7c:	f7fa ff38 	bl	80018f0 <_sbrk>
 8006a80:	1c43      	adds	r3, r0, #1
 8006a82:	d102      	bne.n	8006a8a <_sbrk_r+0x1a>
 8006a84:	682b      	ldr	r3, [r5, #0]
 8006a86:	b103      	cbz	r3, 8006a8a <_sbrk_r+0x1a>
 8006a88:	6023      	str	r3, [r4, #0]
 8006a8a:	bd38      	pop	{r3, r4, r5, pc}
 8006a8c:	20000314 	.word	0x20000314

08006a90 <memcpy>:
 8006a90:	440a      	add	r2, r1
 8006a92:	4291      	cmp	r1, r2
 8006a94:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8006a98:	d100      	bne.n	8006a9c <memcpy+0xc>
 8006a9a:	4770      	bx	lr
 8006a9c:	b510      	push	{r4, lr}
 8006a9e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006aa2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006aa6:	4291      	cmp	r1, r2
 8006aa8:	d1f9      	bne.n	8006a9e <memcpy+0xe>
 8006aaa:	bd10      	pop	{r4, pc}

08006aac <_free_r>:
 8006aac:	b538      	push	{r3, r4, r5, lr}
 8006aae:	4605      	mov	r5, r0
 8006ab0:	2900      	cmp	r1, #0
 8006ab2:	d041      	beq.n	8006b38 <_free_r+0x8c>
 8006ab4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006ab8:	1f0c      	subs	r4, r1, #4
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	bfb8      	it	lt
 8006abe:	18e4      	addlt	r4, r4, r3
 8006ac0:	f7ff ff82 	bl	80069c8 <__malloc_lock>
 8006ac4:	4a1d      	ldr	r2, [pc, #116]	@ (8006b3c <_free_r+0x90>)
 8006ac6:	6813      	ldr	r3, [r2, #0]
 8006ac8:	b933      	cbnz	r3, 8006ad8 <_free_r+0x2c>
 8006aca:	6063      	str	r3, [r4, #4]
 8006acc:	6014      	str	r4, [r2, #0]
 8006ace:	4628      	mov	r0, r5
 8006ad0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006ad4:	f7ff bf7e 	b.w	80069d4 <__malloc_unlock>
 8006ad8:	42a3      	cmp	r3, r4
 8006ada:	d908      	bls.n	8006aee <_free_r+0x42>
 8006adc:	6820      	ldr	r0, [r4, #0]
 8006ade:	1821      	adds	r1, r4, r0
 8006ae0:	428b      	cmp	r3, r1
 8006ae2:	bf01      	itttt	eq
 8006ae4:	6819      	ldreq	r1, [r3, #0]
 8006ae6:	685b      	ldreq	r3, [r3, #4]
 8006ae8:	1809      	addeq	r1, r1, r0
 8006aea:	6021      	streq	r1, [r4, #0]
 8006aec:	e7ed      	b.n	8006aca <_free_r+0x1e>
 8006aee:	461a      	mov	r2, r3
 8006af0:	685b      	ldr	r3, [r3, #4]
 8006af2:	b10b      	cbz	r3, 8006af8 <_free_r+0x4c>
 8006af4:	42a3      	cmp	r3, r4
 8006af6:	d9fa      	bls.n	8006aee <_free_r+0x42>
 8006af8:	6811      	ldr	r1, [r2, #0]
 8006afa:	1850      	adds	r0, r2, r1
 8006afc:	42a0      	cmp	r0, r4
 8006afe:	d10b      	bne.n	8006b18 <_free_r+0x6c>
 8006b00:	6820      	ldr	r0, [r4, #0]
 8006b02:	4401      	add	r1, r0
 8006b04:	1850      	adds	r0, r2, r1
 8006b06:	4283      	cmp	r3, r0
 8006b08:	6011      	str	r1, [r2, #0]
 8006b0a:	d1e0      	bne.n	8006ace <_free_r+0x22>
 8006b0c:	6818      	ldr	r0, [r3, #0]
 8006b0e:	685b      	ldr	r3, [r3, #4]
 8006b10:	6053      	str	r3, [r2, #4]
 8006b12:	4408      	add	r0, r1
 8006b14:	6010      	str	r0, [r2, #0]
 8006b16:	e7da      	b.n	8006ace <_free_r+0x22>
 8006b18:	d902      	bls.n	8006b20 <_free_r+0x74>
 8006b1a:	230c      	movs	r3, #12
 8006b1c:	602b      	str	r3, [r5, #0]
 8006b1e:	e7d6      	b.n	8006ace <_free_r+0x22>
 8006b20:	6820      	ldr	r0, [r4, #0]
 8006b22:	1821      	adds	r1, r4, r0
 8006b24:	428b      	cmp	r3, r1
 8006b26:	bf04      	itt	eq
 8006b28:	6819      	ldreq	r1, [r3, #0]
 8006b2a:	685b      	ldreq	r3, [r3, #4]
 8006b2c:	6063      	str	r3, [r4, #4]
 8006b2e:	bf04      	itt	eq
 8006b30:	1809      	addeq	r1, r1, r0
 8006b32:	6021      	streq	r1, [r4, #0]
 8006b34:	6054      	str	r4, [r2, #4]
 8006b36:	e7ca      	b.n	8006ace <_free_r+0x22>
 8006b38:	bd38      	pop	{r3, r4, r5, pc}
 8006b3a:	bf00      	nop
 8006b3c:	20000310 	.word	0x20000310

08006b40 <_malloc_usable_size_r>:
 8006b40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006b44:	1f18      	subs	r0, r3, #4
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	bfbc      	itt	lt
 8006b4a:	580b      	ldrlt	r3, [r1, r0]
 8006b4c:	18c0      	addlt	r0, r0, r3
 8006b4e:	4770      	bx	lr

08006b50 <_init>:
 8006b50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b52:	bf00      	nop
 8006b54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b56:	bc08      	pop	{r3}
 8006b58:	469e      	mov	lr, r3
 8006b5a:	4770      	bx	lr

08006b5c <_fini>:
 8006b5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b5e:	bf00      	nop
 8006b60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b62:	bc08      	pop	{r3}
 8006b64:	469e      	mov	lr, r3
 8006b66:	4770      	bx	lr
