/*
 ***********************************************************************************************************************
 *
 *  Copyright (c) 2017-2018 Advanced Micro Devices, Inc. All Rights Reserved.
 *
 *  Permission is hereby granted, free of charge, to any person obtaining a copy
 *  of this software and associated documentation files (the "Software"), to deal
 *  in the Software without restriction, including without limitation the rights
 *  to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 *  copies of the Software, and to permit persons to whom the Software is
 *  furnished to do so, subject to the following conditions:
 *
 *  The above copyright notice and this permission notice shall be included in all
 *  copies or substantial portions of the Software.
 *
 *  THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 *  IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 *  FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 *  AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 *  LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 *  OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 *  SOFTWARE.
 *
 **********************************************************************************************************************/

#pragma once

//
// Make sure the necessary endian defines are there.
//
#ifndef LITTLEENDIAN_CPU
#error "LITTLEENDIAN_CPU must be defined"
#endif

union ATC_ATS_CNTL {
	struct {
		unsigned int                     DISABLE_ATC : 1;
		unsigned int                     DISABLE_PRI : 1;
		unsigned int                   DISABLE_PASID : 1;
		unsigned int                                 : 5;
		unsigned int                 CREDITS_ATS_RPB : 6;
		unsigned int                                 : 2;
		unsigned int                                 : 4;
		unsigned int     INVALIDATION_LOG_KEEP_ORDER : 1;
		unsigned int            TRANS_LOG_KEEP_ORDER : 1;
		unsigned int                TRANS_EXE_RETURN : 2;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_ATS_DEFAULT_PAGE_LOW {
	struct {
		unsigned int                    DEFAULT_PAGE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_ATS_FAULT_CNTL {
	struct {
		unsigned int              FAULT_REGISTER_LOG : 9;
		unsigned int                                 : 1;
		unsigned int           FAULT_INTERRUPT_TABLE : 9;
		unsigned int                                 : 1;
		unsigned int               FAULT_CRASH_TABLE : 9;
		unsigned int                                 : 3;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_ATS_FAULT_STATUS_ADDR {
	struct {
		unsigned int                       PAGE_ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_ATS_FAULT_STATUS_INFO {
	struct {
		unsigned int                      FAULT_TYPE : 9;
		unsigned int                                 : 1;
		unsigned int                            VMID : 5;
		unsigned int                      EXTRA_INFO : 1;
		unsigned int                     EXTRA_INFO2 : 1;
		unsigned int                    INVALIDATION : 1;
		unsigned int                    PAGE_REQUEST : 1;
		unsigned int                          STATUS : 5;
		unsigned int                  PAGE_ADDR_HIGH : 4;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_ATS_FAULT_STATUS_INFO2 {
	struct {
		unsigned int                              VF : 1;
		unsigned int                            VFID : 5;
		unsigned int                                 : 3;
		unsigned int                  MMHUB_INV_VMID : 5;
		unsigned int                                 : 18;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_ATS_GFX_ATCL2_STATUS {
	struct {
		unsigned int                    POWERED_DOWN : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_ATS_MMHUB_ATCL2_STATUS {
	struct {
		unsigned int                    POWERED_DOWN : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_ATS_SDPPORT_CNTL {
	struct {
		unsigned int           ATS_INV_SELF_ACTIVATE : 1;
		unsigned int                ATS_INV_CFG_MODE : 2;
		unsigned int          ATS_INV_HALT_THRESHOLD : 4;
		unsigned int       UTCL2_TRANS_SELF_ACTIVATE : 1;
		unsigned int        UTCL2_TRANS_QUICK_COMACK : 1;
		unsigned int      UTCL2_TRANS_HALT_THRESHOLD : 4;
		unsigned int        UTCL2_TRANS_PASSIVE_MODE : 1;
		unsigned int              UTCL2_GFX_RDY_MODE : 1;
		unsigned int            UTCL2_MMHUB_RDY_MODE : 1;
		unsigned int     UTCL2_GFX_SDPVDCI_RDRSPCKEN : 1;
		unsigned int  UTCL2_GFX_SDPVDCI_RDRSPCKENRCV : 1;
		unsigned int UTCL2_GFX_SDPVDCI_RDRSPDATACKEN : 1;
		unsigned int UTCL2_GFX_SDPVDCI_RDRSPDATACKENRCV : 1;
		unsigned int     UTCL2_GFX_SDPVDCI_WRRSPCKEN : 1;
		unsigned int  UTCL2_GFX_SDPVDCI_WRRSPCKENRCV : 1;
		unsigned int       UTCL2_GFX_SDPVDCI_REQCKEN : 1;
		unsigned int    UTCL2_GFX_SDPVDCI_REQCKENRCV : 1;
		unsigned int  UTCL2_GFX_SDPVDCI_ORIGDATACKEN : 1;
		unsigned int UTCL2_GFX_SDPVDCI_ORIGDATACKENRCV : 1;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_ATS_STATUS {
	struct {
		unsigned int                            BUSY : 1;
		unsigned int                         CRASHED : 1;
		unsigned int              DEADLOCK_DETECTION : 1;
		unsigned int  FLUSH_INVALIDATION_OUTSTANDING : 3;
		unsigned int NONFLUSH_INVALIDATION_OUTSTANDING : 3;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_ATS_VMID_SNAPSHOT_GFX_STAT {
	struct {
		unsigned int                           VMID0 : 1;
		unsigned int                           VMID1 : 1;
		unsigned int                           VMID2 : 1;
		unsigned int                           VMID3 : 1;
		unsigned int                           VMID4 : 1;
		unsigned int                           VMID5 : 1;
		unsigned int                           VMID6 : 1;
		unsigned int                           VMID7 : 1;
		unsigned int                           VMID8 : 1;
		unsigned int                           VMID9 : 1;
		unsigned int                          VMID10 : 1;
		unsigned int                          VMID11 : 1;
		unsigned int                          VMID12 : 1;
		unsigned int                          VMID13 : 1;
		unsigned int                          VMID14 : 1;
		unsigned int                          VMID15 : 1;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT {
	struct {
		unsigned int                           VMID0 : 1;
		unsigned int                           VMID1 : 1;
		unsigned int                           VMID2 : 1;
		unsigned int                           VMID3 : 1;
		unsigned int                           VMID4 : 1;
		unsigned int                           VMID5 : 1;
		unsigned int                           VMID6 : 1;
		unsigned int                           VMID7 : 1;
		unsigned int                           VMID8 : 1;
		unsigned int                           VMID9 : 1;
		unsigned int                          VMID10 : 1;
		unsigned int                          VMID11 : 1;
		unsigned int                          VMID12 : 1;
		unsigned int                          VMID13 : 1;
		unsigned int                          VMID14 : 1;
		unsigned int                          VMID15 : 1;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_ATS_VMID_STATUS {
	struct {
		unsigned int               VMID0_OUTSTANDING : 1;
		unsigned int               VMID1_OUTSTANDING : 1;
		unsigned int               VMID2_OUTSTANDING : 1;
		unsigned int               VMID3_OUTSTANDING : 1;
		unsigned int               VMID4_OUTSTANDING : 1;
		unsigned int               VMID5_OUTSTANDING : 1;
		unsigned int               VMID6_OUTSTANDING : 1;
		unsigned int               VMID7_OUTSTANDING : 1;
		unsigned int               VMID8_OUTSTANDING : 1;
		unsigned int               VMID9_OUTSTANDING : 1;
		unsigned int              VMID10_OUTSTANDING : 1;
		unsigned int              VMID11_OUTSTANDING : 1;
		unsigned int              VMID12_OUTSTANDING : 1;
		unsigned int              VMID13_OUTSTANDING : 1;
		unsigned int              VMID14_OUTSTANDING : 1;
		unsigned int              VMID15_OUTSTANDING : 1;
		unsigned int              VMID16_OUTSTANDING : 1;
		unsigned int              VMID17_OUTSTANDING : 1;
		unsigned int              VMID18_OUTSTANDING : 1;
		unsigned int              VMID19_OUTSTANDING : 1;
		unsigned int              VMID20_OUTSTANDING : 1;
		unsigned int              VMID21_OUTSTANDING : 1;
		unsigned int              VMID22_OUTSTANDING : 1;
		unsigned int              VMID23_OUTSTANDING : 1;
		unsigned int              VMID24_OUTSTANDING : 1;
		unsigned int              VMID25_OUTSTANDING : 1;
		unsigned int              VMID26_OUTSTANDING : 1;
		unsigned int              VMID27_OUTSTANDING : 1;
		unsigned int              VMID28_OUTSTANDING : 1;
		unsigned int              VMID29_OUTSTANDING : 1;
		unsigned int              VMID30_OUTSTANDING : 1;
		unsigned int              VMID31_OUTSTANDING : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_L2_CACHE_DATA0__GFX09 {
	struct {
		unsigned int             DATA_REGISTER_VALID : 1;
		unsigned int               CACHE_ENTRY_VALID : 1;
		unsigned int               CACHED_ATTRIBUTES : 21;
		unsigned int       VIRTUAL_PAGE_ADDRESS_HIGH : 4;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_L2_CACHE_DATA1__GFX09 {
	struct {
		unsigned int        VIRTUAL_PAGE_ADDRESS_LOW : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_L2_CACHE_DATA2__GFX09 {
	struct {
		unsigned int           PHYSICAL_PAGE_ADDRESS : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_L2_CGTT_CLK_CTRL__GFX09 {
	struct {
		unsigned int                        ON_DELAY : 4;
		unsigned int                  OFF_HYSTERESIS : 8;
		unsigned int                                 : 3;
		unsigned int                   MGLS_OVERRIDE : 1;
		unsigned int             SOFT_STALL_OVERRIDE : 8;
		unsigned int                   SOFT_OVERRIDE : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_L2_CNTL__GFX09 {
	struct {
		unsigned int NUMBER_OF_TRANSLATION_READ_REQUESTS : 2;
		unsigned int                                 : 1;
		unsigned int NUMBER_OF_TRANSLATION_WRITE_REQUESTS : 2;
		unsigned int                                 : 1;
		unsigned int NUMBER_OF_TRANSLATION_READS_DEPENDS_ON_ADDR_MOD : 1;
		unsigned int NUMBER_OF_TRANSLATION_WRITES_DEPENDS_ON_ADDR_MOD : 1;
		unsigned int           CACHE_INVALIDATE_MODE : 3;
		unsigned int ENABLE_DEFAULT_PAGE_OUT_TO_SYSTEM_MEMORY : 1;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_L2_CNTL2__GFX09 {
	struct {
		unsigned int                     BANK_SELECT : 6;
		unsigned int            L2_CACHE_UPDATE_MODE : 2;
		unsigned int ENABLE_L2_CACHE_LRU_UPDATE_BY_WRITE : 1;
		unsigned int    L2_CACHE_SWAP_TAG_INDEX_LSBS : 3;
		unsigned int              L2_CACHE_VMID_MODE : 3;
		unsigned int L2_CACHE_UPDATE_WILDCARD_REFERENCE_VALUE : 6;
		unsigned int                                 : 11;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_L2_CNTL3__GFX09 {
	struct {
		unsigned int DELAY_SEND_INVALIDATION_REQUEST : 3;
		unsigned int       ATS_REQUEST_CREDIT_MINUS1 : 6;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_L2_DEBUG__GFX09 {
	struct {
		unsigned int                                 : 7;
		unsigned int                                 : 1;
		unsigned int                                 : 12;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                      CACHE_READ : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 3;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_L2_MEM_POWER_LS__GFX09 {
	struct {
		unsigned int                        LS_SETUP : 6;
		unsigned int                         LS_HOLD : 6;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_L2_MISC_CG__GFX09 {
	struct {
		unsigned int                                 : 6;
		unsigned int                          OFFDLY : 6;
		unsigned int                                 : 6;
		unsigned int                          ENABLE : 1;
		unsigned int                   MEM_LS_ENABLE : 1;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_L2_PERFCOUNTER0_CFG__GFX09 {
	struct {
		unsigned int                        PERF_SEL : 8;
		unsigned int                    PERF_SEL_END : 8;
		unsigned int                                 : 8;
		unsigned int                       PERF_MODE : 4;
		unsigned int                          ENABLE : 1;
		unsigned int                           CLEAR : 1;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_L2_PERFCOUNTER1_CFG__GFX09 {
	struct {
		unsigned int                        PERF_SEL : 8;
		unsigned int                    PERF_SEL_END : 8;
		unsigned int                                 : 8;
		unsigned int                       PERF_MODE : 4;
		unsigned int                          ENABLE : 1;
		unsigned int                           CLEAR : 1;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_L2_PERFCOUNTER_HI__GFX09 {
	struct {
		unsigned int                      COUNTER_HI : 16;
		unsigned int                   COMPARE_VALUE : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_L2_PERFCOUNTER_LO__GFX09 {
	struct {
		unsigned int                      COUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_L2_PERFCOUNTER_RSLT_CNTL__GFX09 {
	struct {
		unsigned int             PERF_COUNTER_SELECT : 4;
		unsigned int                                 : 4;
		unsigned int                   START_TRIGGER : 8;
		unsigned int                    STOP_TRIGGER : 8;
		unsigned int                      ENABLE_ANY : 1;
		unsigned int                       CLEAR_ALL : 1;
		unsigned int            STOP_ALL_ON_SATURATE : 1;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_L2_STATUS__GFX09 {
	struct {
		unsigned int                            BUSY : 1;
		unsigned int               PARITY_ERROR_INFO : 29;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_L2_STATUS2__GFX09 {
	struct {
		unsigned int IFIFO_NON_FATAL_PARITY_ERROR_INFO : 8;
		unsigned int   IFIFO_FATAL_PARITY_ERROR_INFO : 8;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_PERFCOUNTER0_CFG {
	struct {
		unsigned int                        PERF_SEL : 8;
		unsigned int                    PERF_SEL_END : 8;
		unsigned int                                 : 8;
		unsigned int                       PERF_MODE : 4;
		unsigned int                          ENABLE : 1;
		unsigned int                           CLEAR : 1;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_PERFCOUNTER1_CFG {
	struct {
		unsigned int                        PERF_SEL : 8;
		unsigned int                    PERF_SEL_END : 8;
		unsigned int                                 : 8;
		unsigned int                       PERF_MODE : 4;
		unsigned int                          ENABLE : 1;
		unsigned int                           CLEAR : 1;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_PERFCOUNTER2_CFG {
	struct {
		unsigned int                        PERF_SEL : 8;
		unsigned int                    PERF_SEL_END : 8;
		unsigned int                                 : 8;
		unsigned int                       PERF_MODE : 4;
		unsigned int                          ENABLE : 1;
		unsigned int                           CLEAR : 1;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_PERFCOUNTER3_CFG {
	struct {
		unsigned int                        PERF_SEL : 8;
		unsigned int                    PERF_SEL_END : 8;
		unsigned int                                 : 8;
		unsigned int                       PERF_MODE : 4;
		unsigned int                          ENABLE : 1;
		unsigned int                           CLEAR : 1;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_PERFCOUNTER_HI {
	struct {
		unsigned int                      COUNTER_HI : 16;
		unsigned int                   COMPARE_VALUE : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_PERFCOUNTER_LO {
	struct {
		unsigned int                      COUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_PERFCOUNTER_RSLT_CNTL {
	struct {
		unsigned int             PERF_COUNTER_SELECT : 4;
		unsigned int                                 : 4;
		unsigned int                   START_TRIGGER : 8;
		unsigned int                    STOP_TRIGGER : 8;
		unsigned int                      ENABLE_ANY : 1;
		unsigned int                       CLEAR_ALL : 1;
		unsigned int            STOP_ALL_ON_SATURATE : 1;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_TRANS_FAULT_RSPCNTRL {
	struct {
		unsigned int                           VMID0 : 1;
		unsigned int                           VMID1 : 1;
		unsigned int                           VMID2 : 1;
		unsigned int                           VMID3 : 1;
		unsigned int                           VMID4 : 1;
		unsigned int                           VMID5 : 1;
		unsigned int                           VMID6 : 1;
		unsigned int                           VMID7 : 1;
		unsigned int                           VMID8 : 1;
		unsigned int                           VMID9 : 1;
		unsigned int                          VMID10 : 1;
		unsigned int                          VMID11 : 1;
		unsigned int                          VMID12 : 1;
		unsigned int                          VMID13 : 1;
		unsigned int                          VMID14 : 1;
		unsigned int                          VMID15 : 1;
		unsigned int                          VMID16 : 1;
		unsigned int                          VMID17 : 1;
		unsigned int                          VMID18 : 1;
		unsigned int                          VMID19 : 1;
		unsigned int                          VMID20 : 1;
		unsigned int                          VMID21 : 1;
		unsigned int                          VMID22 : 1;
		unsigned int                          VMID23 : 1;
		unsigned int                          VMID24 : 1;
		unsigned int                          VMID25 : 1;
		unsigned int                          VMID26 : 1;
		unsigned int                          VMID27 : 1;
		unsigned int                          VMID28 : 1;
		unsigned int                          VMID29 : 1;
		unsigned int                          VMID30 : 1;
		unsigned int                          VMID31 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_VMID0_PASID_MAPPING {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 14;
		unsigned int                 NO_INVALIDATION : 1;
		unsigned int                           VALID : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_VMID10_PASID_MAPPING {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 14;
		unsigned int                 NO_INVALIDATION : 1;
		unsigned int                           VALID : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_VMID11_PASID_MAPPING {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 14;
		unsigned int                 NO_INVALIDATION : 1;
		unsigned int                           VALID : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_VMID12_PASID_MAPPING {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 14;
		unsigned int                 NO_INVALIDATION : 1;
		unsigned int                           VALID : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_VMID13_PASID_MAPPING {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 14;
		unsigned int                 NO_INVALIDATION : 1;
		unsigned int                           VALID : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_VMID14_PASID_MAPPING {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 14;
		unsigned int                 NO_INVALIDATION : 1;
		unsigned int                           VALID : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_VMID15_PASID_MAPPING {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 14;
		unsigned int                 NO_INVALIDATION : 1;
		unsigned int                           VALID : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_VMID16_PASID_MAPPING {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 14;
		unsigned int                 NO_INVALIDATION : 1;
		unsigned int                           VALID : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_VMID17_PASID_MAPPING {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 14;
		unsigned int                 NO_INVALIDATION : 1;
		unsigned int                           VALID : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_VMID18_PASID_MAPPING {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 14;
		unsigned int                 NO_INVALIDATION : 1;
		unsigned int                           VALID : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_VMID19_PASID_MAPPING {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 14;
		unsigned int                 NO_INVALIDATION : 1;
		unsigned int                           VALID : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_VMID1_PASID_MAPPING {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 14;
		unsigned int                 NO_INVALIDATION : 1;
		unsigned int                           VALID : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_VMID20_PASID_MAPPING {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 14;
		unsigned int                 NO_INVALIDATION : 1;
		unsigned int                           VALID : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_VMID21_PASID_MAPPING {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 14;
		unsigned int                 NO_INVALIDATION : 1;
		unsigned int                           VALID : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_VMID22_PASID_MAPPING {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 14;
		unsigned int                 NO_INVALIDATION : 1;
		unsigned int                           VALID : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_VMID23_PASID_MAPPING {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 14;
		unsigned int                 NO_INVALIDATION : 1;
		unsigned int                           VALID : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_VMID24_PASID_MAPPING {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 14;
		unsigned int                 NO_INVALIDATION : 1;
		unsigned int                           VALID : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_VMID25_PASID_MAPPING {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 14;
		unsigned int                 NO_INVALIDATION : 1;
		unsigned int                           VALID : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_VMID26_PASID_MAPPING {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 14;
		unsigned int                 NO_INVALIDATION : 1;
		unsigned int                           VALID : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_VMID27_PASID_MAPPING {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 14;
		unsigned int                 NO_INVALIDATION : 1;
		unsigned int                           VALID : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_VMID28_PASID_MAPPING {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 14;
		unsigned int                 NO_INVALIDATION : 1;
		unsigned int                           VALID : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_VMID29_PASID_MAPPING {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 14;
		unsigned int                 NO_INVALIDATION : 1;
		unsigned int                           VALID : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_VMID2_PASID_MAPPING {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 14;
		unsigned int                 NO_INVALIDATION : 1;
		unsigned int                           VALID : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_VMID30_PASID_MAPPING {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 14;
		unsigned int                 NO_INVALIDATION : 1;
		unsigned int                           VALID : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_VMID31_PASID_MAPPING {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 14;
		unsigned int                 NO_INVALIDATION : 1;
		unsigned int                           VALID : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_VMID3_PASID_MAPPING {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 14;
		unsigned int                 NO_INVALIDATION : 1;
		unsigned int                           VALID : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_VMID4_PASID_MAPPING {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 14;
		unsigned int                 NO_INVALIDATION : 1;
		unsigned int                           VALID : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_VMID5_PASID_MAPPING {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 14;
		unsigned int                 NO_INVALIDATION : 1;
		unsigned int                           VALID : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_VMID6_PASID_MAPPING {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 14;
		unsigned int                 NO_INVALIDATION : 1;
		unsigned int                           VALID : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_VMID7_PASID_MAPPING {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 14;
		unsigned int                 NO_INVALIDATION : 1;
		unsigned int                           VALID : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_VMID8_PASID_MAPPING {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 14;
		unsigned int                 NO_INVALIDATION : 1;
		unsigned int                           VALID : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_VMID9_PASID_MAPPING {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 14;
		unsigned int                 NO_INVALIDATION : 1;
		unsigned int                           VALID : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATC_VMID_PASID_MAPPING_UPDATE_STATUS {
	struct {
		unsigned int        VMID0_REMAPPING_FINISHED : 1;
		unsigned int        VMID1_REMAPPING_FINISHED : 1;
		unsigned int        VMID2_REMAPPING_FINISHED : 1;
		unsigned int        VMID3_REMAPPING_FINISHED : 1;
		unsigned int        VMID4_REMAPPING_FINISHED : 1;
		unsigned int        VMID5_REMAPPING_FINISHED : 1;
		unsigned int        VMID6_REMAPPING_FINISHED : 1;
		unsigned int        VMID7_REMAPPING_FINISHED : 1;
		unsigned int        VMID8_REMAPPING_FINISHED : 1;
		unsigned int        VMID9_REMAPPING_FINISHED : 1;
		unsigned int       VMID10_REMAPPING_FINISHED : 1;
		unsigned int       VMID11_REMAPPING_FINISHED : 1;
		unsigned int       VMID12_REMAPPING_FINISHED : 1;
		unsigned int       VMID13_REMAPPING_FINISHED : 1;
		unsigned int       VMID14_REMAPPING_FINISHED : 1;
		unsigned int       VMID15_REMAPPING_FINISHED : 1;
		unsigned int       VMID16_REMAPPING_FINISHED : 1;
		unsigned int       VMID17_REMAPPING_FINISHED : 1;
		unsigned int       VMID18_REMAPPING_FINISHED : 1;
		unsigned int       VMID19_REMAPPING_FINISHED : 1;
		unsigned int       VMID20_REMAPPING_FINISHED : 1;
		unsigned int       VMID21_REMAPPING_FINISHED : 1;
		unsigned int       VMID22_REMAPPING_FINISHED : 1;
		unsigned int       VMID23_REMAPPING_FINISHED : 1;
		unsigned int       VMID24_REMAPPING_FINISHED : 1;
		unsigned int       VMID25_REMAPPING_FINISHED : 1;
		unsigned int       VMID26_REMAPPING_FINISHED : 1;
		unsigned int       VMID27_REMAPPING_FINISHED : 1;
		unsigned int       VMID28_REMAPPING_FINISHED : 1;
		unsigned int       VMID29_REMAPPING_FINISHED : 1;
		unsigned int       VMID30_REMAPPING_FINISHED : 1;
		unsigned int       VMID31_REMAPPING_FINISHED : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATHUB_COMMAND {
	struct {
		unsigned int                                 : 2;
		unsigned int                   BUS_MASTER_EN : 1;
		unsigned int                                 : 29;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATHUB_IH_CREDIT {
	struct {
		unsigned int                    CREDIT_VALUE : 2;
		unsigned int                                 : 14;
		unsigned int                    IH_CLIENT_ID : 8;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATHUB_MEM_POWER_LS {
	struct {
		unsigned int                        LS_SETUP : 6;
		unsigned int                         LS_HOLD : 6;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATHUB_MISC_CNTL {
	struct {
		unsigned int                                 : 6;
		unsigned int                       CG_OFFDLY : 6;
		unsigned int                                 : 6;
		unsigned int                       CG_ENABLE : 1;
		unsigned int                CG_MEM_LS_ENABLE : 1;
		unsigned int                       PG_ENABLE : 1;
		unsigned int                       PG_OFFDLY : 6;
		unsigned int                       CG_STATUS : 1;
		unsigned int                       PG_STATUS : 1;
		unsigned int                                 : 3;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATHUB_PCIE_ATS_CNTL {
	struct {
		unsigned int                                 : 16;
		unsigned int                             STU : 5;
		unsigned int                                 : 10;
		unsigned int                      ATC_ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATHUB_PCIE_ATS_CNTL_VF_0 {
	struct {
		unsigned int                                 : 31;
		unsigned int                      ATC_ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATHUB_PCIE_ATS_CNTL_VF_1 {
	struct {
		unsigned int                                 : 31;
		unsigned int                      ATC_ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATHUB_PCIE_ATS_CNTL_VF_10 {
	struct {
		unsigned int                                 : 31;
		unsigned int                      ATC_ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATHUB_PCIE_ATS_CNTL_VF_11 {
	struct {
		unsigned int                                 : 31;
		unsigned int                      ATC_ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATHUB_PCIE_ATS_CNTL_VF_12 {
	struct {
		unsigned int                                 : 31;
		unsigned int                      ATC_ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATHUB_PCIE_ATS_CNTL_VF_13 {
	struct {
		unsigned int                                 : 31;
		unsigned int                      ATC_ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATHUB_PCIE_ATS_CNTL_VF_14 {
	struct {
		unsigned int                                 : 31;
		unsigned int                      ATC_ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATHUB_PCIE_ATS_CNTL_VF_15 {
	struct {
		unsigned int                                 : 31;
		unsigned int                      ATC_ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATHUB_PCIE_ATS_CNTL_VF_2 {
	struct {
		unsigned int                                 : 31;
		unsigned int                      ATC_ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATHUB_PCIE_ATS_CNTL_VF_3 {
	struct {
		unsigned int                                 : 31;
		unsigned int                      ATC_ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATHUB_PCIE_ATS_CNTL_VF_4 {
	struct {
		unsigned int                                 : 31;
		unsigned int                      ATC_ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATHUB_PCIE_ATS_CNTL_VF_5 {
	struct {
		unsigned int                                 : 31;
		unsigned int                      ATC_ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATHUB_PCIE_ATS_CNTL_VF_6 {
	struct {
		unsigned int                                 : 31;
		unsigned int                      ATC_ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATHUB_PCIE_ATS_CNTL_VF_7 {
	struct {
		unsigned int                                 : 31;
		unsigned int                      ATC_ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATHUB_PCIE_ATS_CNTL_VF_8 {
	struct {
		unsigned int                                 : 31;
		unsigned int                      ATC_ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATHUB_PCIE_ATS_CNTL_VF_9 {
	struct {
		unsigned int                                 : 31;
		unsigned int                      ATC_ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATHUB_PCIE_OUTSTAND_PAGE_REQ_ALLOC {
	struct {
		unsigned int         OUTSTAND_PAGE_REQ_ALLOC : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATHUB_PCIE_PAGE_REQ_CNTL {
	struct {
		unsigned int                      PRI_ENABLE : 1;
		unsigned int                       PRI_RESET : 1;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATHUB_PCIE_PASID_CNTL {
	struct {
		unsigned int                                 : 16;
		unsigned int                        PASID_EN : 1;
		unsigned int     PASID_EXE_PERMISSION_ENABLE : 1;
		unsigned int PASID_PRIV_MODE_SUPPORTED_ENABLE : 1;
		unsigned int                                 : 13;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATHUB_SHARED_ACTIVE_FCN_ID {
	struct {
		unsigned int                            VFID : 5;
		unsigned int                                 : 26;
		unsigned int                              VF : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATHUB_SHARED_VIRT_RESET_REQ {
	struct {
		unsigned int                              VF : 31;
		unsigned int                              PF : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ATS_IH_CREDIT {
	struct {
		unsigned int                    CREDIT_VALUE : 2;
		unsigned int                                 : 14;
		unsigned int                    IH_CLIENT_ID : 8;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union BCI_DEBUG_READ {
	struct {
		unsigned int                            DATA : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_BLEND0_CONTROL {
	struct {
		unsigned int                  COLOR_SRCBLEND : 5;
		unsigned int                  COLOR_COMB_FCN : 3;
		unsigned int                 COLOR_DESTBLEND : 5;
		unsigned int                                 : 3;
		unsigned int                  ALPHA_SRCBLEND : 5;
		unsigned int                  ALPHA_COMB_FCN : 3;
		unsigned int                 ALPHA_DESTBLEND : 5;
		unsigned int            SEPARATE_ALPHA_BLEND : 1;
		unsigned int                          ENABLE : 1;
		unsigned int                    DISABLE_ROP3 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_BLEND1_CONTROL {
	struct {
		unsigned int                  COLOR_SRCBLEND : 5;
		unsigned int                  COLOR_COMB_FCN : 3;
		unsigned int                 COLOR_DESTBLEND : 5;
		unsigned int                                 : 3;
		unsigned int                  ALPHA_SRCBLEND : 5;
		unsigned int                  ALPHA_COMB_FCN : 3;
		unsigned int                 ALPHA_DESTBLEND : 5;
		unsigned int            SEPARATE_ALPHA_BLEND : 1;
		unsigned int                          ENABLE : 1;
		unsigned int                    DISABLE_ROP3 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_BLEND2_CONTROL {
	struct {
		unsigned int                  COLOR_SRCBLEND : 5;
		unsigned int                  COLOR_COMB_FCN : 3;
		unsigned int                 COLOR_DESTBLEND : 5;
		unsigned int                                 : 3;
		unsigned int                  ALPHA_SRCBLEND : 5;
		unsigned int                  ALPHA_COMB_FCN : 3;
		unsigned int                 ALPHA_DESTBLEND : 5;
		unsigned int            SEPARATE_ALPHA_BLEND : 1;
		unsigned int                          ENABLE : 1;
		unsigned int                    DISABLE_ROP3 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_BLEND3_CONTROL {
	struct {
		unsigned int                  COLOR_SRCBLEND : 5;
		unsigned int                  COLOR_COMB_FCN : 3;
		unsigned int                 COLOR_DESTBLEND : 5;
		unsigned int                                 : 3;
		unsigned int                  ALPHA_SRCBLEND : 5;
		unsigned int                  ALPHA_COMB_FCN : 3;
		unsigned int                 ALPHA_DESTBLEND : 5;
		unsigned int            SEPARATE_ALPHA_BLEND : 1;
		unsigned int                          ENABLE : 1;
		unsigned int                    DISABLE_ROP3 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_BLEND4_CONTROL {
	struct {
		unsigned int                  COLOR_SRCBLEND : 5;
		unsigned int                  COLOR_COMB_FCN : 3;
		unsigned int                 COLOR_DESTBLEND : 5;
		unsigned int                                 : 3;
		unsigned int                  ALPHA_SRCBLEND : 5;
		unsigned int                  ALPHA_COMB_FCN : 3;
		unsigned int                 ALPHA_DESTBLEND : 5;
		unsigned int            SEPARATE_ALPHA_BLEND : 1;
		unsigned int                          ENABLE : 1;
		unsigned int                    DISABLE_ROP3 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_BLEND5_CONTROL {
	struct {
		unsigned int                  COLOR_SRCBLEND : 5;
		unsigned int                  COLOR_COMB_FCN : 3;
		unsigned int                 COLOR_DESTBLEND : 5;
		unsigned int                                 : 3;
		unsigned int                  ALPHA_SRCBLEND : 5;
		unsigned int                  ALPHA_COMB_FCN : 3;
		unsigned int                 ALPHA_DESTBLEND : 5;
		unsigned int            SEPARATE_ALPHA_BLEND : 1;
		unsigned int                          ENABLE : 1;
		unsigned int                    DISABLE_ROP3 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_BLEND6_CONTROL {
	struct {
		unsigned int                  COLOR_SRCBLEND : 5;
		unsigned int                  COLOR_COMB_FCN : 3;
		unsigned int                 COLOR_DESTBLEND : 5;
		unsigned int                                 : 3;
		unsigned int                  ALPHA_SRCBLEND : 5;
		unsigned int                  ALPHA_COMB_FCN : 3;
		unsigned int                 ALPHA_DESTBLEND : 5;
		unsigned int            SEPARATE_ALPHA_BLEND : 1;
		unsigned int                          ENABLE : 1;
		unsigned int                    DISABLE_ROP3 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_BLEND7_CONTROL {
	struct {
		unsigned int                  COLOR_SRCBLEND : 5;
		unsigned int                  COLOR_COMB_FCN : 3;
		unsigned int                 COLOR_DESTBLEND : 5;
		unsigned int                                 : 3;
		unsigned int                  ALPHA_SRCBLEND : 5;
		unsigned int                  ALPHA_COMB_FCN : 3;
		unsigned int                 ALPHA_DESTBLEND : 5;
		unsigned int            SEPARATE_ALPHA_BLEND : 1;
		unsigned int                          ENABLE : 1;
		unsigned int                    DISABLE_ROP3 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_BLEND_ALPHA {
	struct {
		unsigned int                     BLEND_ALPHA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_BLEND_BLUE {
	struct {
		unsigned int                      BLEND_BLUE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_BLEND_GREEN {
	struct {
		unsigned int                     BLEND_GREEN : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_BLEND_RED {
	struct {
		unsigned int                       BLEND_RED : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_CGTT_SCLK_CTRL {
	struct {
		unsigned int                        ON_DELAY : 4;
		unsigned int                  OFF_HYSTERESIS : 8;
		unsigned int                                 : 4;
		unsigned int            SOFT_STALL_OVERRIDE7 : 1;
		unsigned int            SOFT_STALL_OVERRIDE6 : 1;
		unsigned int            SOFT_STALL_OVERRIDE5 : 1;
		unsigned int            SOFT_STALL_OVERRIDE4 : 1;
		unsigned int            SOFT_STALL_OVERRIDE3 : 1;
		unsigned int            SOFT_STALL_OVERRIDE2 : 1;
		unsigned int            SOFT_STALL_OVERRIDE1 : 1;
		unsigned int            SOFT_STALL_OVERRIDE0 : 1;
		unsigned int                  SOFT_OVERRIDE7 : 1;
		unsigned int                  SOFT_OVERRIDE6 : 1;
		unsigned int                  SOFT_OVERRIDE5 : 1;
		unsigned int                  SOFT_OVERRIDE4 : 1;
		unsigned int                  SOFT_OVERRIDE3 : 1;
		unsigned int                  SOFT_OVERRIDE2 : 1;
		unsigned int                  SOFT_OVERRIDE1 : 1;
		unsigned int                  SOFT_OVERRIDE0 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR0_ATTRIB__GFX09 {
	struct {
		unsigned int                      MIP0_DEPTH : 11;
		unsigned int                     META_LINEAR : 1;
		unsigned int                     NUM_SAMPLES : 3;
		unsigned int                   NUM_FRAGMENTS : 2;
		unsigned int               FORCE_DST_ALPHA_1 : 1;
		unsigned int                   COLOR_SW_MODE : 5;
		unsigned int                   FMASK_SW_MODE : 5;
		unsigned int                   RESOURCE_TYPE : 2;
		unsigned int                      RB_ALIGNED : 1;
		unsigned int                    PIPE_ALIGNED : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR0_ATTRIB2 {
	struct {
		unsigned int                     MIP0_HEIGHT : 14;
		unsigned int                      MIP0_WIDTH : 14;
		unsigned int                         MAX_MIP : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR0_BASE {
	struct {
		unsigned int                       BASE_256B : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR0_BASE_EXT {
	struct {
		unsigned int                       BASE_256B : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR0_CLEAR_WORD0 {
	struct {
		unsigned int                     CLEAR_WORD0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR0_CLEAR_WORD1 {
	struct {
		unsigned int                     CLEAR_WORD1 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR0_CMASK {
	struct {
		unsigned int                       BASE_256B : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR0_CMASK_BASE_EXT {
	struct {
		unsigned int                       BASE_256B : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR0_DCC_BASE {
	struct {
		unsigned int                       BASE_256B : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR0_DCC_BASE_EXT {
	struct {
		unsigned int                       BASE_256B : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR0_DCC_CONTROL {
	struct {
		unsigned int      OVERWRITE_COMBINER_DISABLE : 1;
		unsigned int                KEY_CLEAR_ENABLE : 1;
		unsigned int     MAX_UNCOMPRESSED_BLOCK_SIZE : 2;
		unsigned int       MIN_COMPRESSED_BLOCK_SIZE : 1;
		unsigned int       MAX_COMPRESSED_BLOCK_SIZE : 2;
		unsigned int                 COLOR_TRANSFORM : 2;
		unsigned int          INDEPENDENT_64B_BLOCKS : 1;
		unsigned int             LOSSY_RGB_PRECISION : 4;
		unsigned int           LOSSY_ALPHA_PRECISION : 4;
		unsigned int                                 : 14;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR0_FMASK {
	struct {
		unsigned int                       BASE_256B : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR0_FMASK_BASE_EXT {
	struct {
		unsigned int                       BASE_256B : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR0_INFO {
	struct {
		unsigned int                          ENDIAN : 2;
		unsigned int                          FORMAT : 5;
		unsigned int                                 : 1;
		unsigned int                     NUMBER_TYPE : 3;
		unsigned int                       COMP_SWAP : 2;
		unsigned int                      FAST_CLEAR : 1;
		unsigned int                     COMPRESSION : 1;
		unsigned int                     BLEND_CLAMP : 1;
		unsigned int                    BLEND_BYPASS : 1;
		unsigned int                    SIMPLE_FLOAT : 1;
		unsigned int                      ROUND_MODE : 1;
		unsigned int                                 : 1;
		unsigned int           BLEND_OPT_DONT_RD_DST : 3;
		unsigned int         BLEND_OPT_DISCARD_PIXEL : 3;
		unsigned int       FMASK_COMPRESSION_DISABLE : 1;
		unsigned int       FMASK_COMPRESS_1FRAG_ONLY : 1;
		unsigned int                      DCC_ENABLE : 1;
		unsigned int                 CMASK_ADDR_TYPE : 2;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR0_VIEW__GFX09 {
	struct {
		unsigned int                     SLICE_START : 11;
		unsigned int                                 : 2;
		unsigned int                       SLICE_MAX : 11;
		unsigned int                       MIP_LEVEL : 4;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR1_ATTRIB__GFX09 {
	struct {
		unsigned int                      MIP0_DEPTH : 11;
		unsigned int                     META_LINEAR : 1;
		unsigned int                     NUM_SAMPLES : 3;
		unsigned int                   NUM_FRAGMENTS : 2;
		unsigned int               FORCE_DST_ALPHA_1 : 1;
		unsigned int                   COLOR_SW_MODE : 5;
		unsigned int                   FMASK_SW_MODE : 5;
		unsigned int                   RESOURCE_TYPE : 2;
		unsigned int                      RB_ALIGNED : 1;
		unsigned int                    PIPE_ALIGNED : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR1_ATTRIB2 {
	struct {
		unsigned int                     MIP0_HEIGHT : 14;
		unsigned int                      MIP0_WIDTH : 14;
		unsigned int                         MAX_MIP : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR1_BASE {
	struct {
		unsigned int                       BASE_256B : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR1_BASE_EXT {
	struct {
		unsigned int                       BASE_256B : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR1_CLEAR_WORD0 {
	struct {
		unsigned int                     CLEAR_WORD0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR1_CLEAR_WORD1 {
	struct {
		unsigned int                     CLEAR_WORD1 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR1_CMASK {
	struct {
		unsigned int                       BASE_256B : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR1_CMASK_BASE_EXT {
	struct {
		unsigned int                       BASE_256B : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR1_DCC_BASE {
	struct {
		unsigned int                       BASE_256B : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR1_DCC_BASE_EXT {
	struct {
		unsigned int                       BASE_256B : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR1_DCC_CONTROL {
	struct {
		unsigned int      OVERWRITE_COMBINER_DISABLE : 1;
		unsigned int                KEY_CLEAR_ENABLE : 1;
		unsigned int     MAX_UNCOMPRESSED_BLOCK_SIZE : 2;
		unsigned int       MIN_COMPRESSED_BLOCK_SIZE : 1;
		unsigned int       MAX_COMPRESSED_BLOCK_SIZE : 2;
		unsigned int                 COLOR_TRANSFORM : 2;
		unsigned int          INDEPENDENT_64B_BLOCKS : 1;
		unsigned int             LOSSY_RGB_PRECISION : 4;
		unsigned int           LOSSY_ALPHA_PRECISION : 4;
		unsigned int                                 : 14;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR1_FMASK {
	struct {
		unsigned int                       BASE_256B : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR1_FMASK_BASE_EXT {
	struct {
		unsigned int                       BASE_256B : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR1_INFO {
	struct {
		unsigned int                          ENDIAN : 2;
		unsigned int                          FORMAT : 5;
		unsigned int                                 : 1;
		unsigned int                     NUMBER_TYPE : 3;
		unsigned int                       COMP_SWAP : 2;
		unsigned int                      FAST_CLEAR : 1;
		unsigned int                     COMPRESSION : 1;
		unsigned int                     BLEND_CLAMP : 1;
		unsigned int                    BLEND_BYPASS : 1;
		unsigned int                    SIMPLE_FLOAT : 1;
		unsigned int                      ROUND_MODE : 1;
		unsigned int                                 : 1;
		unsigned int           BLEND_OPT_DONT_RD_DST : 3;
		unsigned int         BLEND_OPT_DISCARD_PIXEL : 3;
		unsigned int       FMASK_COMPRESSION_DISABLE : 1;
		unsigned int       FMASK_COMPRESS_1FRAG_ONLY : 1;
		unsigned int                      DCC_ENABLE : 1;
		unsigned int                 CMASK_ADDR_TYPE : 2;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR1_VIEW__GFX09 {
	struct {
		unsigned int                     SLICE_START : 11;
		unsigned int                                 : 2;
		unsigned int                       SLICE_MAX : 11;
		unsigned int                       MIP_LEVEL : 4;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR2_ATTRIB__GFX09 {
	struct {
		unsigned int                      MIP0_DEPTH : 11;
		unsigned int                     META_LINEAR : 1;
		unsigned int                     NUM_SAMPLES : 3;
		unsigned int                   NUM_FRAGMENTS : 2;
		unsigned int               FORCE_DST_ALPHA_1 : 1;
		unsigned int                   COLOR_SW_MODE : 5;
		unsigned int                   FMASK_SW_MODE : 5;
		unsigned int                   RESOURCE_TYPE : 2;
		unsigned int                      RB_ALIGNED : 1;
		unsigned int                    PIPE_ALIGNED : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR2_ATTRIB2 {
	struct {
		unsigned int                     MIP0_HEIGHT : 14;
		unsigned int                      MIP0_WIDTH : 14;
		unsigned int                         MAX_MIP : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR2_BASE {
	struct {
		unsigned int                       BASE_256B : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR2_BASE_EXT {
	struct {
		unsigned int                       BASE_256B : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR2_CLEAR_WORD0 {
	struct {
		unsigned int                     CLEAR_WORD0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR2_CLEAR_WORD1 {
	struct {
		unsigned int                     CLEAR_WORD1 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR2_CMASK {
	struct {
		unsigned int                       BASE_256B : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR2_CMASK_BASE_EXT {
	struct {
		unsigned int                       BASE_256B : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR2_DCC_BASE {
	struct {
		unsigned int                       BASE_256B : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR2_DCC_BASE_EXT {
	struct {
		unsigned int                       BASE_256B : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR2_DCC_CONTROL {
	struct {
		unsigned int      OVERWRITE_COMBINER_DISABLE : 1;
		unsigned int                KEY_CLEAR_ENABLE : 1;
		unsigned int     MAX_UNCOMPRESSED_BLOCK_SIZE : 2;
		unsigned int       MIN_COMPRESSED_BLOCK_SIZE : 1;
		unsigned int       MAX_COMPRESSED_BLOCK_SIZE : 2;
		unsigned int                 COLOR_TRANSFORM : 2;
		unsigned int          INDEPENDENT_64B_BLOCKS : 1;
		unsigned int             LOSSY_RGB_PRECISION : 4;
		unsigned int           LOSSY_ALPHA_PRECISION : 4;
		unsigned int                                 : 14;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR2_FMASK {
	struct {
		unsigned int                       BASE_256B : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR2_FMASK_BASE_EXT {
	struct {
		unsigned int                       BASE_256B : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR2_INFO {
	struct {
		unsigned int                          ENDIAN : 2;
		unsigned int                          FORMAT : 5;
		unsigned int                                 : 1;
		unsigned int                     NUMBER_TYPE : 3;
		unsigned int                       COMP_SWAP : 2;
		unsigned int                      FAST_CLEAR : 1;
		unsigned int                     COMPRESSION : 1;
		unsigned int                     BLEND_CLAMP : 1;
		unsigned int                    BLEND_BYPASS : 1;
		unsigned int                    SIMPLE_FLOAT : 1;
		unsigned int                      ROUND_MODE : 1;
		unsigned int                                 : 1;
		unsigned int           BLEND_OPT_DONT_RD_DST : 3;
		unsigned int         BLEND_OPT_DISCARD_PIXEL : 3;
		unsigned int       FMASK_COMPRESSION_DISABLE : 1;
		unsigned int       FMASK_COMPRESS_1FRAG_ONLY : 1;
		unsigned int                      DCC_ENABLE : 1;
		unsigned int                 CMASK_ADDR_TYPE : 2;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR2_VIEW__GFX09 {
	struct {
		unsigned int                     SLICE_START : 11;
		unsigned int                                 : 2;
		unsigned int                       SLICE_MAX : 11;
		unsigned int                       MIP_LEVEL : 4;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR3_ATTRIB__GFX09 {
	struct {
		unsigned int                      MIP0_DEPTH : 11;
		unsigned int                     META_LINEAR : 1;
		unsigned int                     NUM_SAMPLES : 3;
		unsigned int                   NUM_FRAGMENTS : 2;
		unsigned int               FORCE_DST_ALPHA_1 : 1;
		unsigned int                   COLOR_SW_MODE : 5;
		unsigned int                   FMASK_SW_MODE : 5;
		unsigned int                   RESOURCE_TYPE : 2;
		unsigned int                      RB_ALIGNED : 1;
		unsigned int                    PIPE_ALIGNED : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR3_ATTRIB2 {
	struct {
		unsigned int                     MIP0_HEIGHT : 14;
		unsigned int                      MIP0_WIDTH : 14;
		unsigned int                         MAX_MIP : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR3_BASE {
	struct {
		unsigned int                       BASE_256B : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR3_BASE_EXT {
	struct {
		unsigned int                       BASE_256B : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR3_CLEAR_WORD0 {
	struct {
		unsigned int                     CLEAR_WORD0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR3_CLEAR_WORD1 {
	struct {
		unsigned int                     CLEAR_WORD1 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR3_CMASK {
	struct {
		unsigned int                       BASE_256B : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR3_CMASK_BASE_EXT {
	struct {
		unsigned int                       BASE_256B : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR3_DCC_BASE {
	struct {
		unsigned int                       BASE_256B : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR3_DCC_BASE_EXT {
	struct {
		unsigned int                       BASE_256B : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR3_DCC_CONTROL {
	struct {
		unsigned int      OVERWRITE_COMBINER_DISABLE : 1;
		unsigned int                KEY_CLEAR_ENABLE : 1;
		unsigned int     MAX_UNCOMPRESSED_BLOCK_SIZE : 2;
		unsigned int       MIN_COMPRESSED_BLOCK_SIZE : 1;
		unsigned int       MAX_COMPRESSED_BLOCK_SIZE : 2;
		unsigned int                 COLOR_TRANSFORM : 2;
		unsigned int          INDEPENDENT_64B_BLOCKS : 1;
		unsigned int             LOSSY_RGB_PRECISION : 4;
		unsigned int           LOSSY_ALPHA_PRECISION : 4;
		unsigned int                                 : 14;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR3_FMASK {
	struct {
		unsigned int                       BASE_256B : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR3_FMASK_BASE_EXT {
	struct {
		unsigned int                       BASE_256B : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR3_INFO {
	struct {
		unsigned int                          ENDIAN : 2;
		unsigned int                          FORMAT : 5;
		unsigned int                                 : 1;
		unsigned int                     NUMBER_TYPE : 3;
		unsigned int                       COMP_SWAP : 2;
		unsigned int                      FAST_CLEAR : 1;
		unsigned int                     COMPRESSION : 1;
		unsigned int                     BLEND_CLAMP : 1;
		unsigned int                    BLEND_BYPASS : 1;
		unsigned int                    SIMPLE_FLOAT : 1;
		unsigned int                      ROUND_MODE : 1;
		unsigned int                                 : 1;
		unsigned int           BLEND_OPT_DONT_RD_DST : 3;
		unsigned int         BLEND_OPT_DISCARD_PIXEL : 3;
		unsigned int       FMASK_COMPRESSION_DISABLE : 1;
		unsigned int       FMASK_COMPRESS_1FRAG_ONLY : 1;
		unsigned int                      DCC_ENABLE : 1;
		unsigned int                 CMASK_ADDR_TYPE : 2;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR3_VIEW__GFX09 {
	struct {
		unsigned int                     SLICE_START : 11;
		unsigned int                                 : 2;
		unsigned int                       SLICE_MAX : 11;
		unsigned int                       MIP_LEVEL : 4;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR4_ATTRIB__GFX09 {
	struct {
		unsigned int                      MIP0_DEPTH : 11;
		unsigned int                     META_LINEAR : 1;
		unsigned int                     NUM_SAMPLES : 3;
		unsigned int                   NUM_FRAGMENTS : 2;
		unsigned int               FORCE_DST_ALPHA_1 : 1;
		unsigned int                   COLOR_SW_MODE : 5;
		unsigned int                   FMASK_SW_MODE : 5;
		unsigned int                   RESOURCE_TYPE : 2;
		unsigned int                      RB_ALIGNED : 1;
		unsigned int                    PIPE_ALIGNED : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR4_ATTRIB2 {
	struct {
		unsigned int                     MIP0_HEIGHT : 14;
		unsigned int                      MIP0_WIDTH : 14;
		unsigned int                         MAX_MIP : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR4_BASE {
	struct {
		unsigned int                       BASE_256B : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR4_BASE_EXT {
	struct {
		unsigned int                       BASE_256B : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR4_CLEAR_WORD0 {
	struct {
		unsigned int                     CLEAR_WORD0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR4_CLEAR_WORD1 {
	struct {
		unsigned int                     CLEAR_WORD1 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR4_CMASK {
	struct {
		unsigned int                       BASE_256B : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR4_CMASK_BASE_EXT {
	struct {
		unsigned int                       BASE_256B : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR4_DCC_BASE {
	struct {
		unsigned int                       BASE_256B : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR4_DCC_BASE_EXT {
	struct {
		unsigned int                       BASE_256B : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR4_DCC_CONTROL {
	struct {
		unsigned int      OVERWRITE_COMBINER_DISABLE : 1;
		unsigned int                KEY_CLEAR_ENABLE : 1;
		unsigned int     MAX_UNCOMPRESSED_BLOCK_SIZE : 2;
		unsigned int       MIN_COMPRESSED_BLOCK_SIZE : 1;
		unsigned int       MAX_COMPRESSED_BLOCK_SIZE : 2;
		unsigned int                 COLOR_TRANSFORM : 2;
		unsigned int          INDEPENDENT_64B_BLOCKS : 1;
		unsigned int             LOSSY_RGB_PRECISION : 4;
		unsigned int           LOSSY_ALPHA_PRECISION : 4;
		unsigned int                                 : 14;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR4_FMASK {
	struct {
		unsigned int                       BASE_256B : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR4_FMASK_BASE_EXT {
	struct {
		unsigned int                       BASE_256B : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR4_INFO {
	struct {
		unsigned int                          ENDIAN : 2;
		unsigned int                          FORMAT : 5;
		unsigned int                                 : 1;
		unsigned int                     NUMBER_TYPE : 3;
		unsigned int                       COMP_SWAP : 2;
		unsigned int                      FAST_CLEAR : 1;
		unsigned int                     COMPRESSION : 1;
		unsigned int                     BLEND_CLAMP : 1;
		unsigned int                    BLEND_BYPASS : 1;
		unsigned int                    SIMPLE_FLOAT : 1;
		unsigned int                      ROUND_MODE : 1;
		unsigned int                                 : 1;
		unsigned int           BLEND_OPT_DONT_RD_DST : 3;
		unsigned int         BLEND_OPT_DISCARD_PIXEL : 3;
		unsigned int       FMASK_COMPRESSION_DISABLE : 1;
		unsigned int       FMASK_COMPRESS_1FRAG_ONLY : 1;
		unsigned int                      DCC_ENABLE : 1;
		unsigned int                 CMASK_ADDR_TYPE : 2;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR4_VIEW__GFX09 {
	struct {
		unsigned int                     SLICE_START : 11;
		unsigned int                                 : 2;
		unsigned int                       SLICE_MAX : 11;
		unsigned int                       MIP_LEVEL : 4;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR5_ATTRIB__GFX09 {
	struct {
		unsigned int                      MIP0_DEPTH : 11;
		unsigned int                     META_LINEAR : 1;
		unsigned int                     NUM_SAMPLES : 3;
		unsigned int                   NUM_FRAGMENTS : 2;
		unsigned int               FORCE_DST_ALPHA_1 : 1;
		unsigned int                   COLOR_SW_MODE : 5;
		unsigned int                   FMASK_SW_MODE : 5;
		unsigned int                   RESOURCE_TYPE : 2;
		unsigned int                      RB_ALIGNED : 1;
		unsigned int                    PIPE_ALIGNED : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR5_ATTRIB2 {
	struct {
		unsigned int                     MIP0_HEIGHT : 14;
		unsigned int                      MIP0_WIDTH : 14;
		unsigned int                         MAX_MIP : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR5_BASE {
	struct {
		unsigned int                       BASE_256B : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR5_BASE_EXT {
	struct {
		unsigned int                       BASE_256B : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR5_CLEAR_WORD0 {
	struct {
		unsigned int                     CLEAR_WORD0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR5_CLEAR_WORD1 {
	struct {
		unsigned int                     CLEAR_WORD1 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR5_CMASK {
	struct {
		unsigned int                       BASE_256B : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR5_CMASK_BASE_EXT {
	struct {
		unsigned int                       BASE_256B : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR5_DCC_BASE {
	struct {
		unsigned int                       BASE_256B : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR5_DCC_BASE_EXT {
	struct {
		unsigned int                       BASE_256B : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR5_DCC_CONTROL {
	struct {
		unsigned int      OVERWRITE_COMBINER_DISABLE : 1;
		unsigned int                KEY_CLEAR_ENABLE : 1;
		unsigned int     MAX_UNCOMPRESSED_BLOCK_SIZE : 2;
		unsigned int       MIN_COMPRESSED_BLOCK_SIZE : 1;
		unsigned int       MAX_COMPRESSED_BLOCK_SIZE : 2;
		unsigned int                 COLOR_TRANSFORM : 2;
		unsigned int          INDEPENDENT_64B_BLOCKS : 1;
		unsigned int             LOSSY_RGB_PRECISION : 4;
		unsigned int           LOSSY_ALPHA_PRECISION : 4;
		unsigned int                                 : 14;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR5_FMASK {
	struct {
		unsigned int                       BASE_256B : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR5_FMASK_BASE_EXT {
	struct {
		unsigned int                       BASE_256B : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR5_INFO {
	struct {
		unsigned int                          ENDIAN : 2;
		unsigned int                          FORMAT : 5;
		unsigned int                                 : 1;
		unsigned int                     NUMBER_TYPE : 3;
		unsigned int                       COMP_SWAP : 2;
		unsigned int                      FAST_CLEAR : 1;
		unsigned int                     COMPRESSION : 1;
		unsigned int                     BLEND_CLAMP : 1;
		unsigned int                    BLEND_BYPASS : 1;
		unsigned int                    SIMPLE_FLOAT : 1;
		unsigned int                      ROUND_MODE : 1;
		unsigned int                                 : 1;
		unsigned int           BLEND_OPT_DONT_RD_DST : 3;
		unsigned int         BLEND_OPT_DISCARD_PIXEL : 3;
		unsigned int       FMASK_COMPRESSION_DISABLE : 1;
		unsigned int       FMASK_COMPRESS_1FRAG_ONLY : 1;
		unsigned int                      DCC_ENABLE : 1;
		unsigned int                 CMASK_ADDR_TYPE : 2;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR5_VIEW__GFX09 {
	struct {
		unsigned int                     SLICE_START : 11;
		unsigned int                                 : 2;
		unsigned int                       SLICE_MAX : 11;
		unsigned int                       MIP_LEVEL : 4;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR6_ATTRIB__GFX09 {
	struct {
		unsigned int                      MIP0_DEPTH : 11;
		unsigned int                     META_LINEAR : 1;
		unsigned int                     NUM_SAMPLES : 3;
		unsigned int                   NUM_FRAGMENTS : 2;
		unsigned int               FORCE_DST_ALPHA_1 : 1;
		unsigned int                   COLOR_SW_MODE : 5;
		unsigned int                   FMASK_SW_MODE : 5;
		unsigned int                   RESOURCE_TYPE : 2;
		unsigned int                      RB_ALIGNED : 1;
		unsigned int                    PIPE_ALIGNED : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR6_ATTRIB2 {
	struct {
		unsigned int                     MIP0_HEIGHT : 14;
		unsigned int                      MIP0_WIDTH : 14;
		unsigned int                         MAX_MIP : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR6_BASE {
	struct {
		unsigned int                       BASE_256B : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR6_BASE_EXT {
	struct {
		unsigned int                       BASE_256B : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR6_CLEAR_WORD0 {
	struct {
		unsigned int                     CLEAR_WORD0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR6_CLEAR_WORD1 {
	struct {
		unsigned int                     CLEAR_WORD1 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR6_CMASK {
	struct {
		unsigned int                       BASE_256B : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR6_CMASK_BASE_EXT {
	struct {
		unsigned int                       BASE_256B : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR6_DCC_BASE {
	struct {
		unsigned int                       BASE_256B : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR6_DCC_BASE_EXT {
	struct {
		unsigned int                       BASE_256B : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR6_DCC_CONTROL {
	struct {
		unsigned int      OVERWRITE_COMBINER_DISABLE : 1;
		unsigned int                KEY_CLEAR_ENABLE : 1;
		unsigned int     MAX_UNCOMPRESSED_BLOCK_SIZE : 2;
		unsigned int       MIN_COMPRESSED_BLOCK_SIZE : 1;
		unsigned int       MAX_COMPRESSED_BLOCK_SIZE : 2;
		unsigned int                 COLOR_TRANSFORM : 2;
		unsigned int          INDEPENDENT_64B_BLOCKS : 1;
		unsigned int             LOSSY_RGB_PRECISION : 4;
		unsigned int           LOSSY_ALPHA_PRECISION : 4;
		unsigned int                                 : 14;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR6_FMASK {
	struct {
		unsigned int                       BASE_256B : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR6_FMASK_BASE_EXT {
	struct {
		unsigned int                       BASE_256B : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR6_INFO {
	struct {
		unsigned int                          ENDIAN : 2;
		unsigned int                          FORMAT : 5;
		unsigned int                                 : 1;
		unsigned int                     NUMBER_TYPE : 3;
		unsigned int                       COMP_SWAP : 2;
		unsigned int                      FAST_CLEAR : 1;
		unsigned int                     COMPRESSION : 1;
		unsigned int                     BLEND_CLAMP : 1;
		unsigned int                    BLEND_BYPASS : 1;
		unsigned int                    SIMPLE_FLOAT : 1;
		unsigned int                      ROUND_MODE : 1;
		unsigned int                                 : 1;
		unsigned int           BLEND_OPT_DONT_RD_DST : 3;
		unsigned int         BLEND_OPT_DISCARD_PIXEL : 3;
		unsigned int       FMASK_COMPRESSION_DISABLE : 1;
		unsigned int       FMASK_COMPRESS_1FRAG_ONLY : 1;
		unsigned int                      DCC_ENABLE : 1;
		unsigned int                 CMASK_ADDR_TYPE : 2;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR6_VIEW__GFX09 {
	struct {
		unsigned int                     SLICE_START : 11;
		unsigned int                                 : 2;
		unsigned int                       SLICE_MAX : 11;
		unsigned int                       MIP_LEVEL : 4;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR7_ATTRIB__GFX09 {
	struct {
		unsigned int                      MIP0_DEPTH : 11;
		unsigned int                     META_LINEAR : 1;
		unsigned int                     NUM_SAMPLES : 3;
		unsigned int                   NUM_FRAGMENTS : 2;
		unsigned int               FORCE_DST_ALPHA_1 : 1;
		unsigned int                   COLOR_SW_MODE : 5;
		unsigned int                   FMASK_SW_MODE : 5;
		unsigned int                   RESOURCE_TYPE : 2;
		unsigned int                      RB_ALIGNED : 1;
		unsigned int                    PIPE_ALIGNED : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR7_ATTRIB2 {
	struct {
		unsigned int                     MIP0_HEIGHT : 14;
		unsigned int                      MIP0_WIDTH : 14;
		unsigned int                         MAX_MIP : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR7_BASE {
	struct {
		unsigned int                       BASE_256B : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR7_BASE_EXT {
	struct {
		unsigned int                       BASE_256B : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR7_CLEAR_WORD0 {
	struct {
		unsigned int                     CLEAR_WORD0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR7_CLEAR_WORD1 {
	struct {
		unsigned int                     CLEAR_WORD1 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR7_CMASK {
	struct {
		unsigned int                       BASE_256B : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR7_CMASK_BASE_EXT {
	struct {
		unsigned int                       BASE_256B : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR7_DCC_BASE {
	struct {
		unsigned int                       BASE_256B : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR7_DCC_BASE_EXT {
	struct {
		unsigned int                       BASE_256B : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR7_DCC_CONTROL {
	struct {
		unsigned int      OVERWRITE_COMBINER_DISABLE : 1;
		unsigned int                KEY_CLEAR_ENABLE : 1;
		unsigned int     MAX_UNCOMPRESSED_BLOCK_SIZE : 2;
		unsigned int       MIN_COMPRESSED_BLOCK_SIZE : 1;
		unsigned int       MAX_COMPRESSED_BLOCK_SIZE : 2;
		unsigned int                 COLOR_TRANSFORM : 2;
		unsigned int          INDEPENDENT_64B_BLOCKS : 1;
		unsigned int             LOSSY_RGB_PRECISION : 4;
		unsigned int           LOSSY_ALPHA_PRECISION : 4;
		unsigned int                                 : 14;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR7_FMASK {
	struct {
		unsigned int                       BASE_256B : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR7_FMASK_BASE_EXT {
	struct {
		unsigned int                       BASE_256B : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR7_INFO {
	struct {
		unsigned int                          ENDIAN : 2;
		unsigned int                          FORMAT : 5;
		unsigned int                                 : 1;
		unsigned int                     NUMBER_TYPE : 3;
		unsigned int                       COMP_SWAP : 2;
		unsigned int                      FAST_CLEAR : 1;
		unsigned int                     COMPRESSION : 1;
		unsigned int                     BLEND_CLAMP : 1;
		unsigned int                    BLEND_BYPASS : 1;
		unsigned int                    SIMPLE_FLOAT : 1;
		unsigned int                      ROUND_MODE : 1;
		unsigned int                                 : 1;
		unsigned int           BLEND_OPT_DONT_RD_DST : 3;
		unsigned int         BLEND_OPT_DISCARD_PIXEL : 3;
		unsigned int       FMASK_COMPRESSION_DISABLE : 1;
		unsigned int       FMASK_COMPRESS_1FRAG_ONLY : 1;
		unsigned int                      DCC_ENABLE : 1;
		unsigned int                 CMASK_ADDR_TYPE : 2;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR7_VIEW__GFX09 {
	struct {
		unsigned int                     SLICE_START : 11;
		unsigned int                                 : 2;
		unsigned int                       SLICE_MAX : 11;
		unsigned int                       MIP_LEVEL : 4;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_COLOR_CONTROL {
	struct {
		unsigned int               DISABLE_DUAL_QUAD : 1;
		unsigned int                                 : 2;
		unsigned int                  DEGAMMA_ENABLE : 1;
		unsigned int                            MODE : 3;
		unsigned int                                 : 9;
		unsigned int                            ROP3 : 8;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_DCC_CONFIG__GFX09 {
	struct {
		unsigned int        OVERWRITE_COMBINER_DEPTH : 5;
		unsigned int      OVERWRITE_COMBINER_DISABLE : 1;
		unsigned int OVERWRITE_COMBINER_CC_POP_DISABLE : 1;
		unsigned int                                 : 1;
		unsigned int       FC_RDLAT_KEYID_FIFO_DEPTH : 8;
		unsigned int     READ_RETURN_SKID_FIFO_DEPTH : 7;
		unsigned int                                 : 1;
		unsigned int           DCC_CACHE_EVICT_POINT : 4;
		unsigned int              DCC_CACHE_NUM_TAGS : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_DCC_CONTROL {
	struct {
		unsigned int      OVERWRITE_COMBINER_DISABLE : 1;
		unsigned int OVERWRITE_COMBINER_MRT_SHARING_DISABLE__GFX09 : 1;
		unsigned int    OVERWRITE_COMBINER_WATERMARK : 5;
		unsigned int                                 : 1;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_DEBUG_BUS_19 {
	struct {
		unsigned int                                 : 3;
		unsigned int                         SF_BUSY : 1;
		unsigned int                                 : 2;
		unsigned int                         DS_BUSY : 1;
		unsigned int                                 : 4;
		unsigned int                         DD_BUSY : 1;
		unsigned int                                 : 7;
		unsigned int                                 : 13;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_DEBUG_BUS_21 {
	struct {
		unsigned int                                 : 2;
		unsigned int                         CC_BUSY : 1;
		unsigned int                                 : 1;
		unsigned int                         MA_BUSY : 1;
		unsigned int                   CORE_SCLK_VLD : 1;
		unsigned int                   REG_SCLK1_VLD : 1;
		unsigned int                   REG_SCLK0_VLD : 1;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_HW_CONTROL__GFX09 {
	struct {
		unsigned int            CM_CACHE_EVICT_POINT : 4;
		unsigned int                                 : 2;
		unsigned int            FC_CACHE_EVICT_POINT : 4;
		unsigned int                                 : 2;
		unsigned int            CC_CACHE_EVICT_POINT : 4;
		unsigned int      ALLOW_MRT_WITH_DUAL_SOURCE : 1;
		unsigned int                                 : 1;
		unsigned int DISABLE_INTNORM_LE11BPC_CLAMPING : 1;
		unsigned int                 FORCE_NEEDS_DST : 1;
		unsigned int             FORCE_ALWAYS_TOGGLE : 1;
		unsigned int DISABLE_BLEND_OPT_RESULT_EQ_DEST : 1;
		unsigned int         DISABLE_FULL_WRITE_MASK : 1;
		unsigned int DISABLE_RESOLVE_OPT_FOR_SINGLE_FRAG : 1;
		unsigned int   DISABLE_BLEND_OPT_DONT_RD_DST : 1;
		unsigned int        DISABLE_BLEND_OPT_BYPASS : 1;
		unsigned int DISABLE_BLEND_OPT_DISCARD_PIXEL : 1;
		unsigned int DISABLE_BLEND_OPT_WHEN_DISABLED_SRCALPHA_IS_USED : 1;
		unsigned int PRIORITIZE_FC_WR_OVER_FC_RD_ON_CMASK_CONFLICT : 1;
		unsigned int PRIORITIZE_FC_EVICT_OVER_FOP_RD_ON_BANK_CONFLICT : 1;
		unsigned int DISABLE_CC_IB_SERIALIZER_STATE_OPT : 1;
		unsigned int DISABLE_PIXEL_IN_QUAD_FIX_FOR_LINEAR_SURFACE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_HW_CONTROL_1 {
	struct {
		unsigned int               CM_CACHE_NUM_TAGS : 5;
		unsigned int               FC_CACHE_NUM_TAGS : 6;
		unsigned int               CC_CACHE_NUM_TAGS : 6;
		unsigned int              CM_TILE_FIFO_DEPTH : 9;
		unsigned int                     RMI_CREDITS : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_HW_CONTROL_2__GFX09 {
	struct {
		unsigned int          CC_EVEN_ODD_FIFO_DEPTH : 8;
		unsigned int        FC_RDLAT_TILE_FIFO_DEPTH : 7;
		unsigned int        FC_RDLAT_QUAD_FIFO_DEPTH : 8;
		unsigned int                                 : 1;
		unsigned int     DRR_ASSUMED_FIFO_DEPTH_DIV8 : 4;
		unsigned int                    CHICKEN_BITS : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_HW_CONTROL_3 {
	struct {
		unsigned int DISABLE_SLOW_MODE_EMPTY_HALF_QUAD_KILL : 1;
		unsigned int RAM_ADDRESS_CONFLICTS_DISALLOWED : 1;
		unsigned int    DISABLE_FAST_CLEAR_FETCH_OPT : 1;
		unsigned int   DISABLE_QUAD_MARKER_DROP_STOP : 1;
		unsigned int DISABLE_OVERWRITE_COMBINER_CAM_CLR : 1;
		unsigned int DISABLE_CC_CACHE_OVWR_STATUS_ACCUM : 1;
		unsigned int DISABLE_CC_CACHE_OVWR_KEY_MOD__GFX09 : 1;
		unsigned int   DISABLE_CC_CACHE_PANIC_GATING : 1;
		unsigned int DISABLE_OVERWRITE_COMBINER_TARGET_MASK_VALIDATION : 1;
		unsigned int   SPLIT_ALL_FAST_MODE_TRANSFERS : 1;
		unsigned int       DISABLE_SHADER_BLEND_OPTS : 1;
		unsigned int DISABLE_CMASK_LAST_QUAD_INSERTION : 1;
		unsigned int DISABLE_ROP3_FIXES_OF_BUG_511967 : 1;
		unsigned int DISABLE_ROP3_FIXES_OF_BUG_520657 : 1;
		unsigned int  DISABLE_OC_FIXES_OF_BUG_522542 : 1;
		unsigned int             FORCE_RMI_LAST_HIGH : 1;
		unsigned int            FORCE_RMI_CLKEN_HIGH : 1;
		unsigned int         DISABLE_EARLY_WRACKS_CC : 1;
		unsigned int         DISABLE_EARLY_WRACKS_FC : 1;
		unsigned int         DISABLE_EARLY_WRACKS_DC : 1;
		unsigned int         DISABLE_EARLY_WRACKS_CM : 1;
		unsigned int      DISABLE_NACK_PROCESSING_CC : 1;
		unsigned int      DISABLE_NACK_PROCESSING_FC : 1;
		unsigned int      DISABLE_NACK_PROCESSING_DC : 1;
		unsigned int      DISABLE_NACK_PROCESSING_CM : 1;
		unsigned int    DISABLE_NACK_COLOR_RD_WR_OPT : 1;
		unsigned int    DISABLE_BLENDER_CLOCK_GATING : 1;
		unsigned int DISABLE_DUALSRC_WITH_OBJPRIMID_FIX : 1;
		unsigned int COLOR_CACHE_PREFETCH_NUM_CLS__GFX09 : 2;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_HW_MEM_ARBITER_RD {
	struct {
		unsigned int                            MODE : 2;
		unsigned int               IGNORE_URGENT_AGE : 4;
		unsigned int                 BREAK_GROUP_AGE : 4;
		unsigned int                       WEIGHT_CC : 2;
		unsigned int                       WEIGHT_FC : 2;
		unsigned int                       WEIGHT_CM : 2;
		unsigned int                       WEIGHT_DC : 2;
		unsigned int               WEIGHT_DECAY_REQS : 2;
		unsigned int             WEIGHT_DECAY_NOREQS : 2;
		unsigned int          WEIGHT_IGNORE_NUM_TIDS : 1;
		unsigned int                       SCALE_AGE : 3;
		unsigned int                    SCALE_WEIGHT : 3;
		unsigned int        SEND_LASTS_WITHIN_GROUPS : 1;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_HW_MEM_ARBITER_WR {
	struct {
		unsigned int                            MODE : 2;
		unsigned int               IGNORE_URGENT_AGE : 4;
		unsigned int                 BREAK_GROUP_AGE : 4;
		unsigned int                       WEIGHT_CC : 2;
		unsigned int                       WEIGHT_FC : 2;
		unsigned int                       WEIGHT_CM : 2;
		unsigned int                       WEIGHT_DC : 2;
		unsigned int               WEIGHT_DECAY_REQS : 2;
		unsigned int             WEIGHT_DECAY_NOREQS : 2;
		unsigned int         WEIGHT_IGNORE_BYTE_MASK : 1;
		unsigned int                       SCALE_AGE : 3;
		unsigned int                    SCALE_WEIGHT : 3;
		unsigned int        SEND_LASTS_WITHIN_GROUPS : 1;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_MRT0_EPITCH__GFX09 {
	struct {
		unsigned int                          EPITCH : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_MRT1_EPITCH__GFX09 {
	struct {
		unsigned int                          EPITCH : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_MRT2_EPITCH__GFX09 {
	struct {
		unsigned int                          EPITCH : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_MRT3_EPITCH__GFX09 {
	struct {
		unsigned int                          EPITCH : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_MRT4_EPITCH__GFX09 {
	struct {
		unsigned int                          EPITCH : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_MRT5_EPITCH__GFX09 {
	struct {
		unsigned int                          EPITCH : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_MRT6_EPITCH__GFX09 {
	struct {
		unsigned int                          EPITCH : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_MRT7_EPITCH__GFX09 {
	struct {
		unsigned int                          EPITCH : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_PERFCOUNTER0_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_PERFCOUNTER0_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_PERFCOUNTER0_SELECT {
	struct {
		unsigned int                        PERF_SEL : 9;
		unsigned int                                 : 1;
		unsigned int                       PERF_SEL1 : 9;
		unsigned int                                 : 1;
		unsigned int                       CNTR_MODE : 4;
		unsigned int                      PERF_MODE1 : 4;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_PERFCOUNTER0_SELECT1 {
	struct {
		unsigned int                       PERF_SEL2 : 9;
		unsigned int                                 : 1;
		unsigned int                       PERF_SEL3 : 9;
		unsigned int                                 : 5;
		unsigned int                      PERF_MODE3 : 4;
		unsigned int                      PERF_MODE2 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_PERFCOUNTER1_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_PERFCOUNTER1_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_PERFCOUNTER1_SELECT {
	struct {
		unsigned int                        PERF_SEL : 9;
		unsigned int                                 : 19;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_PERFCOUNTER2_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_PERFCOUNTER2_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_PERFCOUNTER2_SELECT {
	struct {
		unsigned int                        PERF_SEL : 9;
		unsigned int                                 : 19;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_PERFCOUNTER3_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_PERFCOUNTER3_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_PERFCOUNTER3_SELECT {
	struct {
		unsigned int                        PERF_SEL : 9;
		unsigned int                                 : 19;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_PERFCOUNTER_FILTER {
	struct {
		unsigned int                OP_FILTER_ENABLE : 1;
		unsigned int                   OP_FILTER_SEL : 3;
		unsigned int            FORMAT_FILTER_ENABLE : 1;
		unsigned int               FORMAT_FILTER_SEL : 5;
		unsigned int             CLEAR_FILTER_ENABLE : 1;
		unsigned int                CLEAR_FILTER_SEL : 1;
		unsigned int               MRT_FILTER_ENABLE : 1;
		unsigned int                  MRT_FILTER_SEL : 3;
		unsigned int                                 : 1;
		unsigned int       NUM_SAMPLES_FILTER_ENABLE : 1;
		unsigned int          NUM_SAMPLES_FILTER_SEL : 3;
		unsigned int     NUM_FRAGMENTS_FILTER_ENABLE : 1;
		unsigned int        NUM_FRAGMENTS_FILTER_SEL : 2;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_SHADER_MASK {
	struct {
		unsigned int                  OUTPUT0_ENABLE : 4;
		unsigned int                  OUTPUT1_ENABLE : 4;
		unsigned int                  OUTPUT2_ENABLE : 4;
		unsigned int                  OUTPUT3_ENABLE : 4;
		unsigned int                  OUTPUT4_ENABLE : 4;
		unsigned int                  OUTPUT5_ENABLE : 4;
		unsigned int                  OUTPUT6_ENABLE : 4;
		unsigned int                  OUTPUT7_ENABLE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CB_TARGET_MASK {
	struct {
		unsigned int                  TARGET0_ENABLE : 4;
		unsigned int                  TARGET1_ENABLE : 4;
		unsigned int                  TARGET2_ENABLE : 4;
		unsigned int                  TARGET3_ENABLE : 4;
		unsigned int                  TARGET4_ENABLE : 4;
		unsigned int                  TARGET5_ENABLE : 4;
		unsigned int                  TARGET6_ENABLE : 4;
		unsigned int                  TARGET7_ENABLE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CC_GC_EDC_CONFIG {
	struct {
		unsigned int                       WRITE_DIS : 1;
		unsigned int                         DIS_EDC : 1;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CC_GC_PRIM_CONFIG {
	struct {
		unsigned int                       WRITE_DIS : 1;
		unsigned int                                 : 15;
		unsigned int                     INACTIVE_IA : 2;
		unsigned int                                 : 6;
		unsigned int                 INACTIVE_VGT_PA : 4;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CC_GC_SHADER_ARRAY_CONFIG__GFX09 {
	struct {
		unsigned int                       WRITE_DIS : 1;
		unsigned int                                 : 15;
		unsigned int                    INACTIVE_CUS : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CC_GC_SHADER_RATE_CONFIG {
	struct {
		unsigned int                       WRITE_DIS : 1;
		unsigned int                       DPFP_RATE : 2;
		unsigned int             SQC_BALANCE_DISABLE : 1;
		unsigned int                        HALF_LDS : 1;
		unsigned int                                 : 27;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CC_RB_BACKEND_DISABLE {
	struct {
		unsigned int                       WRITE_DIS : 1;
		unsigned int                                 : 15;
		unsigned int                 BACKEND_DISABLE : 8;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CC_RB_DAISY_CHAIN {
	struct {
		unsigned int                            RB_0 : 4;
		unsigned int                            RB_1 : 4;
		unsigned int                            RB_2 : 4;
		unsigned int                            RB_3 : 4;
		unsigned int                            RB_4 : 4;
		unsigned int                            RB_5 : 4;
		unsigned int                            RB_6 : 4;
		unsigned int                            RB_7 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CC_RB_REDUNDANCY {
	struct {
		unsigned int                       WRITE_DIS : 1;
		unsigned int                                 : 7;
		unsigned int                      FAILED_RB0 : 4;
		unsigned int                  EN_REDUNDANCY0 : 1;
		unsigned int                                 : 3;
		unsigned int                      FAILED_RB1 : 4;
		unsigned int                  EN_REDUNDANCY1 : 1;
		unsigned int                                 : 11;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU0_LDS_SQ_CTRL_REG__GFX09 {
	struct {
		unsigned int                             LDS : 7;
		unsigned int                    LDS_OVERRIDE : 1;
		unsigned int               LDS_BUSY_OVERRIDE : 2;
		unsigned int                 LDS_LS_OVERRIDE : 1;
		unsigned int           LDS_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                              SQ : 7;
		unsigned int                     SQ_OVERRIDE : 1;
		unsigned int                SQ_BUSY_OVERRIDE : 2;
		unsigned int                  SQ_LS_OVERRIDE : 1;
		unsigned int            SQ_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU0_SP0_CTRL_REG__GFX09 {
	struct {
		unsigned int                            SP00 : 7;
		unsigned int                   SP00_OVERRIDE : 1;
		unsigned int              SP00_BUSY_OVERRIDE : 2;
		unsigned int                SP00_LS_OVERRIDE : 1;
		unsigned int          SP00_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                            SP01 : 7;
		unsigned int                   SP01_OVERRIDE : 1;
		unsigned int              SP01_BUSY_OVERRIDE : 2;
		unsigned int                SP01_LS_OVERRIDE : 1;
		unsigned int          SP01_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU0_SP1_CTRL_REG__GFX09 {
	struct {
		unsigned int                            SP10 : 7;
		unsigned int                   SP10_OVERRIDE : 1;
		unsigned int              SP10_BUSY_OVERRIDE : 2;
		unsigned int                SP10_LS_OVERRIDE : 1;
		unsigned int          SP10_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                            SP11 : 7;
		unsigned int                   SP11_OVERRIDE : 1;
		unsigned int              SP11_BUSY_OVERRIDE : 2;
		unsigned int                SP11_LS_OVERRIDE : 1;
		unsigned int          SP11_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU0_TA_SQC_CTRL_REG__GFX09 {
	struct {
		unsigned int                              TA : 7;
		unsigned int                     TA_OVERRIDE : 1;
		unsigned int                TA_BUSY_OVERRIDE : 2;
		unsigned int                  TA_LS_OVERRIDE : 1;
		unsigned int            TA_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                             SQC : 7;
		unsigned int                    SQC_OVERRIDE : 1;
		unsigned int               SQC_BUSY_OVERRIDE : 2;
		unsigned int                 SQC_LS_OVERRIDE : 1;
		unsigned int           SQC_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU0_TCPI_CTRL_REG__GFX09 {
	struct {
		unsigned int                            TCPI : 7;
		unsigned int                   TCPI_OVERRIDE : 1;
		unsigned int              TCPI_BUSY_OVERRIDE : 2;
		unsigned int                TCPI_LS_OVERRIDE : 1;
		unsigned int          TCPI_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU0_TD_TCP_CTRL_REG__GFX09 {
	struct {
		unsigned int                              TD : 7;
		unsigned int                     TD_OVERRIDE : 1;
		unsigned int                TD_BUSY_OVERRIDE : 2;
		unsigned int                  TD_LS_OVERRIDE : 1;
		unsigned int            TD_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                            TCPF : 7;
		unsigned int                   TCPF_OVERRIDE : 1;
		unsigned int              TCPF_BUSY_OVERRIDE : 2;
		unsigned int                TCPF_LS_OVERRIDE : 1;
		unsigned int          TCPF_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU10_LDS_SQ_CTRL_REG__GFX09 {
	struct {
		unsigned int                             LDS : 7;
		unsigned int                    LDS_OVERRIDE : 1;
		unsigned int               LDS_BUSY_OVERRIDE : 2;
		unsigned int                 LDS_LS_OVERRIDE : 1;
		unsigned int           LDS_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                              SQ : 7;
		unsigned int                     SQ_OVERRIDE : 1;
		unsigned int                SQ_BUSY_OVERRIDE : 2;
		unsigned int                  SQ_LS_OVERRIDE : 1;
		unsigned int            SQ_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU10_SP0_CTRL_REG__GFX09 {
	struct {
		unsigned int                            SP00 : 7;
		unsigned int                   SP00_OVERRIDE : 1;
		unsigned int              SP00_BUSY_OVERRIDE : 2;
		unsigned int                SP00_LS_OVERRIDE : 1;
		unsigned int          SP00_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                            SP01 : 7;
		unsigned int                   SP01_OVERRIDE : 1;
		unsigned int              SP01_BUSY_OVERRIDE : 2;
		unsigned int                SP01_LS_OVERRIDE : 1;
		unsigned int          SP01_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU10_SP1_CTRL_REG__GFX09 {
	struct {
		unsigned int                            SP10 : 7;
		unsigned int                   SP10_OVERRIDE : 1;
		unsigned int              SP10_BUSY_OVERRIDE : 2;
		unsigned int                SP10_LS_OVERRIDE : 1;
		unsigned int          SP10_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                            SP11 : 7;
		unsigned int                   SP11_OVERRIDE : 1;
		unsigned int              SP11_BUSY_OVERRIDE : 2;
		unsigned int                SP11_LS_OVERRIDE : 1;
		unsigned int          SP11_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU10_TA_SQC_CTRL_REG__GFX09 {
	struct {
		unsigned int                              TA : 7;
		unsigned int                     TA_OVERRIDE : 1;
		unsigned int                TA_BUSY_OVERRIDE : 2;
		unsigned int                  TA_LS_OVERRIDE : 1;
		unsigned int            TA_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU10_TCPI_CTRL_REG__GFX09 {
	struct {
		unsigned int                            TCPI : 7;
		unsigned int                   TCPI_OVERRIDE : 1;
		unsigned int              TCPI_BUSY_OVERRIDE : 2;
		unsigned int                TCPI_LS_OVERRIDE : 1;
		unsigned int          TCPI_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU10_TD_TCP_CTRL_REG__GFX09 {
	struct {
		unsigned int                              TD : 7;
		unsigned int                     TD_OVERRIDE : 1;
		unsigned int                TD_BUSY_OVERRIDE : 2;
		unsigned int                  TD_LS_OVERRIDE : 1;
		unsigned int            TD_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                            TCPF : 7;
		unsigned int                   TCPF_OVERRIDE : 1;
		unsigned int              TCPF_BUSY_OVERRIDE : 2;
		unsigned int                TCPF_LS_OVERRIDE : 1;
		unsigned int          TCPF_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU11_LDS_SQ_CTRL_REG__GFX09 {
	struct {
		unsigned int                             LDS : 7;
		unsigned int                    LDS_OVERRIDE : 1;
		unsigned int               LDS_BUSY_OVERRIDE : 2;
		unsigned int                 LDS_LS_OVERRIDE : 1;
		unsigned int           LDS_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                              SQ : 7;
		unsigned int                     SQ_OVERRIDE : 1;
		unsigned int                SQ_BUSY_OVERRIDE : 2;
		unsigned int                  SQ_LS_OVERRIDE : 1;
		unsigned int            SQ_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU11_SP0_CTRL_REG__GFX09 {
	struct {
		unsigned int                            SP00 : 7;
		unsigned int                   SP00_OVERRIDE : 1;
		unsigned int              SP00_BUSY_OVERRIDE : 2;
		unsigned int                SP00_LS_OVERRIDE : 1;
		unsigned int          SP00_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                            SP01 : 7;
		unsigned int                   SP01_OVERRIDE : 1;
		unsigned int              SP01_BUSY_OVERRIDE : 2;
		unsigned int                SP01_LS_OVERRIDE : 1;
		unsigned int          SP01_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU11_SP1_CTRL_REG__GFX09 {
	struct {
		unsigned int                            SP10 : 7;
		unsigned int                   SP10_OVERRIDE : 1;
		unsigned int              SP10_BUSY_OVERRIDE : 2;
		unsigned int                SP10_LS_OVERRIDE : 1;
		unsigned int          SP10_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                            SP11 : 7;
		unsigned int                   SP11_OVERRIDE : 1;
		unsigned int              SP11_BUSY_OVERRIDE : 2;
		unsigned int                SP11_LS_OVERRIDE : 1;
		unsigned int          SP11_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU11_TA_SQC_CTRL_REG__GFX09 {
	struct {
		unsigned int                              TA : 7;
		unsigned int                     TA_OVERRIDE : 1;
		unsigned int                TA_BUSY_OVERRIDE : 2;
		unsigned int                  TA_LS_OVERRIDE : 1;
		unsigned int            TA_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU11_TCPI_CTRL_REG__GFX09 {
	struct {
		unsigned int                            TCPI : 7;
		unsigned int                   TCPI_OVERRIDE : 1;
		unsigned int              TCPI_BUSY_OVERRIDE : 2;
		unsigned int                TCPI_LS_OVERRIDE : 1;
		unsigned int          TCPI_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU11_TD_TCP_CTRL_REG__GFX09 {
	struct {
		unsigned int                              TD : 7;
		unsigned int                     TD_OVERRIDE : 1;
		unsigned int                TD_BUSY_OVERRIDE : 2;
		unsigned int                  TD_LS_OVERRIDE : 1;
		unsigned int            TD_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                            TCPF : 7;
		unsigned int                   TCPF_OVERRIDE : 1;
		unsigned int              TCPF_BUSY_OVERRIDE : 2;
		unsigned int                TCPF_LS_OVERRIDE : 1;
		unsigned int          TCPF_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU12_LDS_SQ_CTRL_REG__GFX09 {
	struct {
		unsigned int                             LDS : 7;
		unsigned int                    LDS_OVERRIDE : 1;
		unsigned int               LDS_BUSY_OVERRIDE : 2;
		unsigned int                 LDS_LS_OVERRIDE : 1;
		unsigned int           LDS_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                              SQ : 7;
		unsigned int                     SQ_OVERRIDE : 1;
		unsigned int                SQ_BUSY_OVERRIDE : 2;
		unsigned int                  SQ_LS_OVERRIDE : 1;
		unsigned int            SQ_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU12_SP0_CTRL_REG__GFX09 {
	struct {
		unsigned int                            SP00 : 7;
		unsigned int                   SP00_OVERRIDE : 1;
		unsigned int              SP00_BUSY_OVERRIDE : 2;
		unsigned int                SP00_LS_OVERRIDE : 1;
		unsigned int          SP00_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                            SP01 : 7;
		unsigned int                   SP01_OVERRIDE : 1;
		unsigned int              SP01_BUSY_OVERRIDE : 2;
		unsigned int                SP01_LS_OVERRIDE : 1;
		unsigned int          SP01_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU12_SP1_CTRL_REG__GFX09 {
	struct {
		unsigned int                            SP10 : 7;
		unsigned int                   SP10_OVERRIDE : 1;
		unsigned int              SP10_BUSY_OVERRIDE : 2;
		unsigned int                SP10_LS_OVERRIDE : 1;
		unsigned int          SP10_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                            SP11 : 7;
		unsigned int                   SP11_OVERRIDE : 1;
		unsigned int              SP11_BUSY_OVERRIDE : 2;
		unsigned int                SP11_LS_OVERRIDE : 1;
		unsigned int          SP11_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU12_TA_SQC_CTRL_REG__GFX09 {
	struct {
		unsigned int                              TA : 7;
		unsigned int                     TA_OVERRIDE : 1;
		unsigned int                TA_BUSY_OVERRIDE : 2;
		unsigned int                  TA_LS_OVERRIDE : 1;
		unsigned int            TA_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                             SQC : 7;
		unsigned int                    SQC_OVERRIDE : 1;
		unsigned int               SQC_BUSY_OVERRIDE : 2;
		unsigned int                 SQC_LS_OVERRIDE : 1;
		unsigned int           SQC_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU12_TCPI_CTRL_REG__GFX09 {
	struct {
		unsigned int                            TCPI : 7;
		unsigned int                   TCPI_OVERRIDE : 1;
		unsigned int              TCPI_BUSY_OVERRIDE : 2;
		unsigned int                TCPI_LS_OVERRIDE : 1;
		unsigned int          TCPI_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU12_TD_TCP_CTRL_REG__GFX09 {
	struct {
		unsigned int                              TD : 7;
		unsigned int                     TD_OVERRIDE : 1;
		unsigned int                TD_BUSY_OVERRIDE : 2;
		unsigned int                  TD_LS_OVERRIDE : 1;
		unsigned int            TD_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                            TCPF : 7;
		unsigned int                   TCPF_OVERRIDE : 1;
		unsigned int              TCPF_BUSY_OVERRIDE : 2;
		unsigned int                TCPF_LS_OVERRIDE : 1;
		unsigned int          TCPF_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU13_LDS_SQ_CTRL_REG__GFX09 {
	struct {
		unsigned int                             LDS : 7;
		unsigned int                    LDS_OVERRIDE : 1;
		unsigned int               LDS_BUSY_OVERRIDE : 2;
		unsigned int                 LDS_LS_OVERRIDE : 1;
		unsigned int           LDS_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                              SQ : 7;
		unsigned int                     SQ_OVERRIDE : 1;
		unsigned int                SQ_BUSY_OVERRIDE : 2;
		unsigned int                  SQ_LS_OVERRIDE : 1;
		unsigned int            SQ_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU13_SP0_CTRL_REG__GFX09 {
	struct {
		unsigned int                            SP00 : 7;
		unsigned int                   SP00_OVERRIDE : 1;
		unsigned int              SP00_BUSY_OVERRIDE : 2;
		unsigned int                SP00_LS_OVERRIDE : 1;
		unsigned int          SP00_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                            SP01 : 7;
		unsigned int                   SP01_OVERRIDE : 1;
		unsigned int              SP01_BUSY_OVERRIDE : 2;
		unsigned int                SP01_LS_OVERRIDE : 1;
		unsigned int          SP01_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU13_SP1_CTRL_REG__GFX09 {
	struct {
		unsigned int                            SP10 : 7;
		unsigned int                   SP10_OVERRIDE : 1;
		unsigned int              SP10_BUSY_OVERRIDE : 2;
		unsigned int                SP10_LS_OVERRIDE : 1;
		unsigned int          SP10_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                            SP11 : 7;
		unsigned int                   SP11_OVERRIDE : 1;
		unsigned int              SP11_BUSY_OVERRIDE : 2;
		unsigned int                SP11_LS_OVERRIDE : 1;
		unsigned int          SP11_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU13_TA_SQC_CTRL_REG__GFX09 {
	struct {
		unsigned int                              TA : 7;
		unsigned int                     TA_OVERRIDE : 1;
		unsigned int                TA_BUSY_OVERRIDE : 2;
		unsigned int                  TA_LS_OVERRIDE : 1;
		unsigned int            TA_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU13_TCPI_CTRL_REG__GFX09 {
	struct {
		unsigned int                            TCPI : 7;
		unsigned int                   TCPI_OVERRIDE : 1;
		unsigned int              TCPI_BUSY_OVERRIDE : 2;
		unsigned int                TCPI_LS_OVERRIDE : 1;
		unsigned int          TCPI_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU13_TD_TCP_CTRL_REG__GFX09 {
	struct {
		unsigned int                              TD : 7;
		unsigned int                     TD_OVERRIDE : 1;
		unsigned int                TD_BUSY_OVERRIDE : 2;
		unsigned int                  TD_LS_OVERRIDE : 1;
		unsigned int            TD_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                            TCPF : 7;
		unsigned int                   TCPF_OVERRIDE : 1;
		unsigned int              TCPF_BUSY_OVERRIDE : 2;
		unsigned int                TCPF_LS_OVERRIDE : 1;
		unsigned int          TCPF_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU14_LDS_SQ_CTRL_REG__GFX09 {
	struct {
		unsigned int                             LDS : 7;
		unsigned int                    LDS_OVERRIDE : 1;
		unsigned int               LDS_BUSY_OVERRIDE : 2;
		unsigned int                 LDS_LS_OVERRIDE : 1;
		unsigned int           LDS_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                              SQ : 7;
		unsigned int                     SQ_OVERRIDE : 1;
		unsigned int                SQ_BUSY_OVERRIDE : 2;
		unsigned int                  SQ_LS_OVERRIDE : 1;
		unsigned int            SQ_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU14_SP0_CTRL_REG__GFX09 {
	struct {
		unsigned int                            SP00 : 7;
		unsigned int                   SP00_OVERRIDE : 1;
		unsigned int              SP00_BUSY_OVERRIDE : 2;
		unsigned int                SP00_LS_OVERRIDE : 1;
		unsigned int          SP00_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                            SP01 : 7;
		unsigned int                   SP01_OVERRIDE : 1;
		unsigned int              SP01_BUSY_OVERRIDE : 2;
		unsigned int                SP01_LS_OVERRIDE : 1;
		unsigned int          SP01_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU14_SP1_CTRL_REG__GFX09 {
	struct {
		unsigned int                            SP10 : 7;
		unsigned int                   SP10_OVERRIDE : 1;
		unsigned int              SP10_BUSY_OVERRIDE : 2;
		unsigned int                SP10_LS_OVERRIDE : 1;
		unsigned int          SP10_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                            SP11 : 7;
		unsigned int                   SP11_OVERRIDE : 1;
		unsigned int              SP11_BUSY_OVERRIDE : 2;
		unsigned int                SP11_LS_OVERRIDE : 1;
		unsigned int          SP11_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU14_TA_SQC_CTRL_REG__GFX09 {
	struct {
		unsigned int                              TA : 7;
		unsigned int                     TA_OVERRIDE : 1;
		unsigned int                TA_BUSY_OVERRIDE : 2;
		unsigned int                  TA_LS_OVERRIDE : 1;
		unsigned int            TA_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU14_TCPI_CTRL_REG__GFX09 {
	struct {
		unsigned int                            TCPI : 7;
		unsigned int                   TCPI_OVERRIDE : 1;
		unsigned int              TCPI_BUSY_OVERRIDE : 2;
		unsigned int                TCPI_LS_OVERRIDE : 1;
		unsigned int          TCPI_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU14_TD_TCP_CTRL_REG__GFX09 {
	struct {
		unsigned int                              TD : 7;
		unsigned int                     TD_OVERRIDE : 1;
		unsigned int                TD_BUSY_OVERRIDE : 2;
		unsigned int                  TD_LS_OVERRIDE : 1;
		unsigned int            TD_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                            TCPF : 7;
		unsigned int                   TCPF_OVERRIDE : 1;
		unsigned int              TCPF_BUSY_OVERRIDE : 2;
		unsigned int                TCPF_LS_OVERRIDE : 1;
		unsigned int          TCPF_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU15_LDS_SQ_CTRL_REG__GFX09 {
	struct {
		unsigned int                             LDS : 7;
		unsigned int                    LDS_OVERRIDE : 1;
		unsigned int               LDS_BUSY_OVERRIDE : 2;
		unsigned int                 LDS_LS_OVERRIDE : 1;
		unsigned int           LDS_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                              SQ : 7;
		unsigned int                     SQ_OVERRIDE : 1;
		unsigned int                SQ_BUSY_OVERRIDE : 2;
		unsigned int                  SQ_LS_OVERRIDE : 1;
		unsigned int            SQ_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU15_SP0_CTRL_REG__GFX09 {
	struct {
		unsigned int                            SP00 : 7;
		unsigned int                   SP00_OVERRIDE : 1;
		unsigned int              SP00_BUSY_OVERRIDE : 2;
		unsigned int                SP00_LS_OVERRIDE : 1;
		unsigned int          SP00_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                            SP01 : 7;
		unsigned int                   SP01_OVERRIDE : 1;
		unsigned int              SP01_BUSY_OVERRIDE : 2;
		unsigned int                SP01_LS_OVERRIDE : 1;
		unsigned int          SP01_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU15_SP1_CTRL_REG__GFX09 {
	struct {
		unsigned int                            SP10 : 7;
		unsigned int                   SP10_OVERRIDE : 1;
		unsigned int              SP10_BUSY_OVERRIDE : 2;
		unsigned int                SP10_LS_OVERRIDE : 1;
		unsigned int          SP10_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                            SP11 : 7;
		unsigned int                   SP11_OVERRIDE : 1;
		unsigned int              SP11_BUSY_OVERRIDE : 2;
		unsigned int                SP11_LS_OVERRIDE : 1;
		unsigned int          SP11_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU15_TA_SQC_CTRL_REG__GFX09 {
	struct {
		unsigned int                              TA : 7;
		unsigned int                     TA_OVERRIDE : 1;
		unsigned int                TA_BUSY_OVERRIDE : 2;
		unsigned int                  TA_LS_OVERRIDE : 1;
		unsigned int            TA_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                             SQC : 7;
		unsigned int                    SQC_OVERRIDE : 1;
		unsigned int               SQC_BUSY_OVERRIDE : 2;
		unsigned int                 SQC_LS_OVERRIDE : 1;
		unsigned int           SQC_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU15_TCPI_CTRL_REG__GFX09 {
	struct {
		unsigned int                            TCPI : 7;
		unsigned int                   TCPI_OVERRIDE : 1;
		unsigned int              TCPI_BUSY_OVERRIDE : 2;
		unsigned int                TCPI_LS_OVERRIDE : 1;
		unsigned int          TCPI_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU15_TD_TCP_CTRL_REG__GFX09 {
	struct {
		unsigned int                              TD : 7;
		unsigned int                     TD_OVERRIDE : 1;
		unsigned int                TD_BUSY_OVERRIDE : 2;
		unsigned int                  TD_LS_OVERRIDE : 1;
		unsigned int            TD_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                            TCPF : 7;
		unsigned int                   TCPF_OVERRIDE : 1;
		unsigned int              TCPF_BUSY_OVERRIDE : 2;
		unsigned int                TCPF_LS_OVERRIDE : 1;
		unsigned int          TCPF_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU1_LDS_SQ_CTRL_REG__GFX09 {
	struct {
		unsigned int                             LDS : 7;
		unsigned int                    LDS_OVERRIDE : 1;
		unsigned int               LDS_BUSY_OVERRIDE : 2;
		unsigned int                 LDS_LS_OVERRIDE : 1;
		unsigned int           LDS_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                              SQ : 7;
		unsigned int                     SQ_OVERRIDE : 1;
		unsigned int                SQ_BUSY_OVERRIDE : 2;
		unsigned int                  SQ_LS_OVERRIDE : 1;
		unsigned int            SQ_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU1_SP0_CTRL_REG__GFX09 {
	struct {
		unsigned int                            SP00 : 7;
		unsigned int                   SP00_OVERRIDE : 1;
		unsigned int              SP00_BUSY_OVERRIDE : 2;
		unsigned int                SP00_LS_OVERRIDE : 1;
		unsigned int          SP00_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                            SP01 : 7;
		unsigned int                   SP01_OVERRIDE : 1;
		unsigned int              SP01_BUSY_OVERRIDE : 2;
		unsigned int                SP01_LS_OVERRIDE : 1;
		unsigned int          SP01_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU1_SP1_CTRL_REG__GFX09 {
	struct {
		unsigned int                            SP10 : 7;
		unsigned int                   SP10_OVERRIDE : 1;
		unsigned int              SP10_BUSY_OVERRIDE : 2;
		unsigned int                SP10_LS_OVERRIDE : 1;
		unsigned int          SP10_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                            SP11 : 7;
		unsigned int                   SP11_OVERRIDE : 1;
		unsigned int              SP11_BUSY_OVERRIDE : 2;
		unsigned int                SP11_LS_OVERRIDE : 1;
		unsigned int          SP11_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU1_TA_SQC_CTRL_REG__GFX09 {
	struct {
		unsigned int                              TA : 7;
		unsigned int                     TA_OVERRIDE : 1;
		unsigned int                TA_BUSY_OVERRIDE : 2;
		unsigned int                  TA_LS_OVERRIDE : 1;
		unsigned int            TA_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU1_TCPI_CTRL_REG__GFX09 {
	struct {
		unsigned int                            TCPI : 7;
		unsigned int                   TCPI_OVERRIDE : 1;
		unsigned int              TCPI_BUSY_OVERRIDE : 2;
		unsigned int                TCPI_LS_OVERRIDE : 1;
		unsigned int          TCPI_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU1_TD_TCP_CTRL_REG__GFX09 {
	struct {
		unsigned int                              TD : 7;
		unsigned int                     TD_OVERRIDE : 1;
		unsigned int                TD_BUSY_OVERRIDE : 2;
		unsigned int                  TD_LS_OVERRIDE : 1;
		unsigned int            TD_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                            TCPF : 7;
		unsigned int                   TCPF_OVERRIDE : 1;
		unsigned int              TCPF_BUSY_OVERRIDE : 2;
		unsigned int                TCPF_LS_OVERRIDE : 1;
		unsigned int          TCPF_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU2_LDS_SQ_CTRL_REG__GFX09 {
	struct {
		unsigned int                             LDS : 7;
		unsigned int                    LDS_OVERRIDE : 1;
		unsigned int               LDS_BUSY_OVERRIDE : 2;
		unsigned int                 LDS_LS_OVERRIDE : 1;
		unsigned int           LDS_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                              SQ : 7;
		unsigned int                     SQ_OVERRIDE : 1;
		unsigned int                SQ_BUSY_OVERRIDE : 2;
		unsigned int                  SQ_LS_OVERRIDE : 1;
		unsigned int            SQ_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU2_SP0_CTRL_REG__GFX09 {
	struct {
		unsigned int                            SP00 : 7;
		unsigned int                   SP00_OVERRIDE : 1;
		unsigned int              SP00_BUSY_OVERRIDE : 2;
		unsigned int                SP00_LS_OVERRIDE : 1;
		unsigned int          SP00_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                            SP01 : 7;
		unsigned int                   SP01_OVERRIDE : 1;
		unsigned int              SP01_BUSY_OVERRIDE : 2;
		unsigned int                SP01_LS_OVERRIDE : 1;
		unsigned int          SP01_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU2_SP1_CTRL_REG__GFX09 {
	struct {
		unsigned int                            SP10 : 7;
		unsigned int                   SP10_OVERRIDE : 1;
		unsigned int              SP10_BUSY_OVERRIDE : 2;
		unsigned int                SP10_LS_OVERRIDE : 1;
		unsigned int          SP10_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                            SP11 : 7;
		unsigned int                   SP11_OVERRIDE : 1;
		unsigned int              SP11_BUSY_OVERRIDE : 2;
		unsigned int                SP11_LS_OVERRIDE : 1;
		unsigned int          SP11_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU2_TA_SQC_CTRL_REG__GFX09 {
	struct {
		unsigned int                              TA : 7;
		unsigned int                     TA_OVERRIDE : 1;
		unsigned int                TA_BUSY_OVERRIDE : 2;
		unsigned int                  TA_LS_OVERRIDE : 1;
		unsigned int            TA_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU2_TCPI_CTRL_REG__GFX09 {
	struct {
		unsigned int                            TCPI : 7;
		unsigned int                   TCPI_OVERRIDE : 1;
		unsigned int              TCPI_BUSY_OVERRIDE : 2;
		unsigned int                TCPI_LS_OVERRIDE : 1;
		unsigned int          TCPI_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU2_TD_TCP_CTRL_REG__GFX09 {
	struct {
		unsigned int                              TD : 7;
		unsigned int                     TD_OVERRIDE : 1;
		unsigned int                TD_BUSY_OVERRIDE : 2;
		unsigned int                  TD_LS_OVERRIDE : 1;
		unsigned int            TD_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                            TCPF : 7;
		unsigned int                   TCPF_OVERRIDE : 1;
		unsigned int              TCPF_BUSY_OVERRIDE : 2;
		unsigned int                TCPF_LS_OVERRIDE : 1;
		unsigned int          TCPF_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU3_LDS_SQ_CTRL_REG__GFX09 {
	struct {
		unsigned int                             LDS : 7;
		unsigned int                    LDS_OVERRIDE : 1;
		unsigned int               LDS_BUSY_OVERRIDE : 2;
		unsigned int                 LDS_LS_OVERRIDE : 1;
		unsigned int           LDS_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                              SQ : 7;
		unsigned int                     SQ_OVERRIDE : 1;
		unsigned int                SQ_BUSY_OVERRIDE : 2;
		unsigned int                  SQ_LS_OVERRIDE : 1;
		unsigned int            SQ_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU3_SP0_CTRL_REG__GFX09 {
	struct {
		unsigned int                            SP00 : 7;
		unsigned int                   SP00_OVERRIDE : 1;
		unsigned int              SP00_BUSY_OVERRIDE : 2;
		unsigned int                SP00_LS_OVERRIDE : 1;
		unsigned int          SP00_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                            SP01 : 7;
		unsigned int                   SP01_OVERRIDE : 1;
		unsigned int              SP01_BUSY_OVERRIDE : 2;
		unsigned int                SP01_LS_OVERRIDE : 1;
		unsigned int          SP01_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU3_SP1_CTRL_REG__GFX09 {
	struct {
		unsigned int                            SP10 : 7;
		unsigned int                   SP10_OVERRIDE : 1;
		unsigned int              SP10_BUSY_OVERRIDE : 2;
		unsigned int                SP10_LS_OVERRIDE : 1;
		unsigned int          SP10_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                            SP11 : 7;
		unsigned int                   SP11_OVERRIDE : 1;
		unsigned int              SP11_BUSY_OVERRIDE : 2;
		unsigned int                SP11_LS_OVERRIDE : 1;
		unsigned int          SP11_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU3_TA_SQC_CTRL_REG__GFX09 {
	struct {
		unsigned int                              TA : 7;
		unsigned int                     TA_OVERRIDE : 1;
		unsigned int                TA_BUSY_OVERRIDE : 2;
		unsigned int                  TA_LS_OVERRIDE : 1;
		unsigned int            TA_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                             SQC : 7;
		unsigned int                    SQC_OVERRIDE : 1;
		unsigned int               SQC_BUSY_OVERRIDE : 2;
		unsigned int                 SQC_LS_OVERRIDE : 1;
		unsigned int           SQC_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU3_TCPI_CTRL_REG__GFX09 {
	struct {
		unsigned int                            TCPI : 7;
		unsigned int                   TCPI_OVERRIDE : 1;
		unsigned int              TCPI_BUSY_OVERRIDE : 2;
		unsigned int                TCPI_LS_OVERRIDE : 1;
		unsigned int          TCPI_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU3_TD_TCP_CTRL_REG__GFX09 {
	struct {
		unsigned int                              TD : 7;
		unsigned int                     TD_OVERRIDE : 1;
		unsigned int                TD_BUSY_OVERRIDE : 2;
		unsigned int                  TD_LS_OVERRIDE : 1;
		unsigned int            TD_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                            TCPF : 7;
		unsigned int                   TCPF_OVERRIDE : 1;
		unsigned int              TCPF_BUSY_OVERRIDE : 2;
		unsigned int                TCPF_LS_OVERRIDE : 1;
		unsigned int          TCPF_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU4_LDS_SQ_CTRL_REG__GFX09 {
	struct {
		unsigned int                             LDS : 7;
		unsigned int                    LDS_OVERRIDE : 1;
		unsigned int               LDS_BUSY_OVERRIDE : 2;
		unsigned int                 LDS_LS_OVERRIDE : 1;
		unsigned int           LDS_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                              SQ : 7;
		unsigned int                     SQ_OVERRIDE : 1;
		unsigned int                SQ_BUSY_OVERRIDE : 2;
		unsigned int                  SQ_LS_OVERRIDE : 1;
		unsigned int            SQ_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU4_SP0_CTRL_REG__GFX09 {
	struct {
		unsigned int                            SP00 : 7;
		unsigned int                   SP00_OVERRIDE : 1;
		unsigned int              SP00_BUSY_OVERRIDE : 2;
		unsigned int                SP00_LS_OVERRIDE : 1;
		unsigned int          SP00_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                            SP01 : 7;
		unsigned int                   SP01_OVERRIDE : 1;
		unsigned int              SP01_BUSY_OVERRIDE : 2;
		unsigned int                SP01_LS_OVERRIDE : 1;
		unsigned int          SP01_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU4_SP1_CTRL_REG__GFX09 {
	struct {
		unsigned int                            SP10 : 7;
		unsigned int                   SP10_OVERRIDE : 1;
		unsigned int              SP10_BUSY_OVERRIDE : 2;
		unsigned int                SP10_LS_OVERRIDE : 1;
		unsigned int          SP10_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                            SP11 : 7;
		unsigned int                   SP11_OVERRIDE : 1;
		unsigned int              SP11_BUSY_OVERRIDE : 2;
		unsigned int                SP11_LS_OVERRIDE : 1;
		unsigned int          SP11_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU4_TA_SQC_CTRL_REG__GFX09 {
	struct {
		unsigned int                              TA : 7;
		unsigned int                     TA_OVERRIDE : 1;
		unsigned int                TA_BUSY_OVERRIDE : 2;
		unsigned int                  TA_LS_OVERRIDE : 1;
		unsigned int            TA_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU4_TCPI_CTRL_REG__GFX09 {
	struct {
		unsigned int                            TCPI : 7;
		unsigned int                   TCPI_OVERRIDE : 1;
		unsigned int              TCPI_BUSY_OVERRIDE : 2;
		unsigned int                TCPI_LS_OVERRIDE : 1;
		unsigned int          TCPI_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU4_TD_TCP_CTRL_REG__GFX09 {
	struct {
		unsigned int                              TD : 7;
		unsigned int                     TD_OVERRIDE : 1;
		unsigned int                TD_BUSY_OVERRIDE : 2;
		unsigned int                  TD_LS_OVERRIDE : 1;
		unsigned int            TD_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                            TCPF : 7;
		unsigned int                   TCPF_OVERRIDE : 1;
		unsigned int              TCPF_BUSY_OVERRIDE : 2;
		unsigned int                TCPF_LS_OVERRIDE : 1;
		unsigned int          TCPF_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU5_LDS_SQ_CTRL_REG__GFX09 {
	struct {
		unsigned int                             LDS : 7;
		unsigned int                    LDS_OVERRIDE : 1;
		unsigned int               LDS_BUSY_OVERRIDE : 2;
		unsigned int                 LDS_LS_OVERRIDE : 1;
		unsigned int           LDS_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                              SQ : 7;
		unsigned int                     SQ_OVERRIDE : 1;
		unsigned int                SQ_BUSY_OVERRIDE : 2;
		unsigned int                  SQ_LS_OVERRIDE : 1;
		unsigned int            SQ_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU5_SP0_CTRL_REG__GFX09 {
	struct {
		unsigned int                            SP00 : 7;
		unsigned int                   SP00_OVERRIDE : 1;
		unsigned int              SP00_BUSY_OVERRIDE : 2;
		unsigned int                SP00_LS_OVERRIDE : 1;
		unsigned int          SP00_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                            SP01 : 7;
		unsigned int                   SP01_OVERRIDE : 1;
		unsigned int              SP01_BUSY_OVERRIDE : 2;
		unsigned int                SP01_LS_OVERRIDE : 1;
		unsigned int          SP01_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU5_SP1_CTRL_REG__GFX09 {
	struct {
		unsigned int                            SP10 : 7;
		unsigned int                   SP10_OVERRIDE : 1;
		unsigned int              SP10_BUSY_OVERRIDE : 2;
		unsigned int                SP10_LS_OVERRIDE : 1;
		unsigned int          SP10_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                            SP11 : 7;
		unsigned int                   SP11_OVERRIDE : 1;
		unsigned int              SP11_BUSY_OVERRIDE : 2;
		unsigned int                SP11_LS_OVERRIDE : 1;
		unsigned int          SP11_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU5_TA_SQC_CTRL_REG__GFX09 {
	struct {
		unsigned int                              TA : 7;
		unsigned int                     TA_OVERRIDE : 1;
		unsigned int                TA_BUSY_OVERRIDE : 2;
		unsigned int                  TA_LS_OVERRIDE : 1;
		unsigned int            TA_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU5_TCPI_CTRL_REG__GFX09 {
	struct {
		unsigned int                            TCPI : 7;
		unsigned int                   TCPI_OVERRIDE : 1;
		unsigned int              TCPI_BUSY_OVERRIDE : 2;
		unsigned int                TCPI_LS_OVERRIDE : 1;
		unsigned int          TCPI_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU5_TD_TCP_CTRL_REG__GFX09 {
	struct {
		unsigned int                              TD : 7;
		unsigned int                     TD_OVERRIDE : 1;
		unsigned int                TD_BUSY_OVERRIDE : 2;
		unsigned int                  TD_LS_OVERRIDE : 1;
		unsigned int            TD_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                            TCPF : 7;
		unsigned int                   TCPF_OVERRIDE : 1;
		unsigned int              TCPF_BUSY_OVERRIDE : 2;
		unsigned int                TCPF_LS_OVERRIDE : 1;
		unsigned int          TCPF_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU6_LDS_SQ_CTRL_REG__GFX09 {
	struct {
		unsigned int                             LDS : 7;
		unsigned int                    LDS_OVERRIDE : 1;
		unsigned int               LDS_BUSY_OVERRIDE : 2;
		unsigned int                 LDS_LS_OVERRIDE : 1;
		unsigned int           LDS_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                              SQ : 7;
		unsigned int                     SQ_OVERRIDE : 1;
		unsigned int                SQ_BUSY_OVERRIDE : 2;
		unsigned int                  SQ_LS_OVERRIDE : 1;
		unsigned int            SQ_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU6_SP0_CTRL_REG__GFX09 {
	struct {
		unsigned int                            SP00 : 7;
		unsigned int                   SP00_OVERRIDE : 1;
		unsigned int              SP00_BUSY_OVERRIDE : 2;
		unsigned int                SP00_LS_OVERRIDE : 1;
		unsigned int          SP00_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                            SP01 : 7;
		unsigned int                   SP01_OVERRIDE : 1;
		unsigned int              SP01_BUSY_OVERRIDE : 2;
		unsigned int                SP01_LS_OVERRIDE : 1;
		unsigned int          SP01_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU6_SP1_CTRL_REG__GFX09 {
	struct {
		unsigned int                            SP10 : 7;
		unsigned int                   SP10_OVERRIDE : 1;
		unsigned int              SP10_BUSY_OVERRIDE : 2;
		unsigned int                SP10_LS_OVERRIDE : 1;
		unsigned int          SP10_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                            SP11 : 7;
		unsigned int                   SP11_OVERRIDE : 1;
		unsigned int              SP11_BUSY_OVERRIDE : 2;
		unsigned int                SP11_LS_OVERRIDE : 1;
		unsigned int          SP11_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU6_TA_SQC_CTRL_REG__GFX09 {
	struct {
		unsigned int                              TA : 7;
		unsigned int                     TA_OVERRIDE : 1;
		unsigned int                TA_BUSY_OVERRIDE : 2;
		unsigned int                  TA_LS_OVERRIDE : 1;
		unsigned int            TA_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                             SQC : 7;
		unsigned int                    SQC_OVERRIDE : 1;
		unsigned int               SQC_BUSY_OVERRIDE : 2;
		unsigned int                 SQC_LS_OVERRIDE : 1;
		unsigned int           SQC_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU6_TCPI_CTRL_REG__GFX09 {
	struct {
		unsigned int                            TCPI : 7;
		unsigned int                   TCPI_OVERRIDE : 1;
		unsigned int              TCPI_BUSY_OVERRIDE : 2;
		unsigned int                TCPI_LS_OVERRIDE : 1;
		unsigned int          TCPI_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU6_TD_TCP_CTRL_REG__GFX09 {
	struct {
		unsigned int                              TD : 7;
		unsigned int                     TD_OVERRIDE : 1;
		unsigned int                TD_BUSY_OVERRIDE : 2;
		unsigned int                  TD_LS_OVERRIDE : 1;
		unsigned int            TD_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                            TCPF : 7;
		unsigned int                   TCPF_OVERRIDE : 1;
		unsigned int              TCPF_BUSY_OVERRIDE : 2;
		unsigned int                TCPF_LS_OVERRIDE : 1;
		unsigned int          TCPF_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU7_LDS_SQ_CTRL_REG__GFX09 {
	struct {
		unsigned int                             LDS : 7;
		unsigned int                    LDS_OVERRIDE : 1;
		unsigned int               LDS_BUSY_OVERRIDE : 2;
		unsigned int                 LDS_LS_OVERRIDE : 1;
		unsigned int           LDS_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                              SQ : 7;
		unsigned int                     SQ_OVERRIDE : 1;
		unsigned int                SQ_BUSY_OVERRIDE : 2;
		unsigned int                  SQ_LS_OVERRIDE : 1;
		unsigned int            SQ_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU7_SP0_CTRL_REG__GFX09 {
	struct {
		unsigned int                            SP00 : 7;
		unsigned int                   SP00_OVERRIDE : 1;
		unsigned int              SP00_BUSY_OVERRIDE : 2;
		unsigned int                SP00_LS_OVERRIDE : 1;
		unsigned int          SP00_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                            SP01 : 7;
		unsigned int                   SP01_OVERRIDE : 1;
		unsigned int              SP01_BUSY_OVERRIDE : 2;
		unsigned int                SP01_LS_OVERRIDE : 1;
		unsigned int          SP01_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU7_SP1_CTRL_REG__GFX09 {
	struct {
		unsigned int                            SP10 : 7;
		unsigned int                   SP10_OVERRIDE : 1;
		unsigned int              SP10_BUSY_OVERRIDE : 2;
		unsigned int                SP10_LS_OVERRIDE : 1;
		unsigned int          SP10_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                            SP11 : 7;
		unsigned int                   SP11_OVERRIDE : 1;
		unsigned int              SP11_BUSY_OVERRIDE : 2;
		unsigned int                SP11_LS_OVERRIDE : 1;
		unsigned int          SP11_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU7_TA_SQC_CTRL_REG__GFX09 {
	struct {
		unsigned int                              TA : 7;
		unsigned int                     TA_OVERRIDE : 1;
		unsigned int                TA_BUSY_OVERRIDE : 2;
		unsigned int                  TA_LS_OVERRIDE : 1;
		unsigned int            TA_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU7_TCPI_CTRL_REG__GFX09 {
	struct {
		unsigned int                            TCPI : 7;
		unsigned int                   TCPI_OVERRIDE : 1;
		unsigned int              TCPI_BUSY_OVERRIDE : 2;
		unsigned int                TCPI_LS_OVERRIDE : 1;
		unsigned int          TCPI_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU7_TD_TCP_CTRL_REG__GFX09 {
	struct {
		unsigned int                              TD : 7;
		unsigned int                     TD_OVERRIDE : 1;
		unsigned int                TD_BUSY_OVERRIDE : 2;
		unsigned int                  TD_LS_OVERRIDE : 1;
		unsigned int            TD_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                            TCPF : 7;
		unsigned int                   TCPF_OVERRIDE : 1;
		unsigned int              TCPF_BUSY_OVERRIDE : 2;
		unsigned int                TCPF_LS_OVERRIDE : 1;
		unsigned int          TCPF_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU8_LDS_SQ_CTRL_REG__GFX09 {
	struct {
		unsigned int                             LDS : 7;
		unsigned int                    LDS_OVERRIDE : 1;
		unsigned int               LDS_BUSY_OVERRIDE : 2;
		unsigned int                 LDS_LS_OVERRIDE : 1;
		unsigned int           LDS_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                              SQ : 7;
		unsigned int                     SQ_OVERRIDE : 1;
		unsigned int                SQ_BUSY_OVERRIDE : 2;
		unsigned int                  SQ_LS_OVERRIDE : 1;
		unsigned int            SQ_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU8_SP0_CTRL_REG__GFX09 {
	struct {
		unsigned int                            SP00 : 7;
		unsigned int                   SP00_OVERRIDE : 1;
		unsigned int              SP00_BUSY_OVERRIDE : 2;
		unsigned int                SP00_LS_OVERRIDE : 1;
		unsigned int          SP00_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                            SP01 : 7;
		unsigned int                   SP01_OVERRIDE : 1;
		unsigned int              SP01_BUSY_OVERRIDE : 2;
		unsigned int                SP01_LS_OVERRIDE : 1;
		unsigned int          SP01_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU8_SP1_CTRL_REG__GFX09 {
	struct {
		unsigned int                            SP10 : 7;
		unsigned int                   SP10_OVERRIDE : 1;
		unsigned int              SP10_BUSY_OVERRIDE : 2;
		unsigned int                SP10_LS_OVERRIDE : 1;
		unsigned int          SP10_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                            SP11 : 7;
		unsigned int                   SP11_OVERRIDE : 1;
		unsigned int              SP11_BUSY_OVERRIDE : 2;
		unsigned int                SP11_LS_OVERRIDE : 1;
		unsigned int          SP11_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU8_TA_SQC_CTRL_REG__GFX09 {
	struct {
		unsigned int                              TA : 7;
		unsigned int                     TA_OVERRIDE : 1;
		unsigned int                TA_BUSY_OVERRIDE : 2;
		unsigned int                  TA_LS_OVERRIDE : 1;
		unsigned int            TA_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU8_TCPI_CTRL_REG__GFX09 {
	struct {
		unsigned int                            TCPI : 7;
		unsigned int                   TCPI_OVERRIDE : 1;
		unsigned int              TCPI_BUSY_OVERRIDE : 2;
		unsigned int                TCPI_LS_OVERRIDE : 1;
		unsigned int          TCPI_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU8_TD_TCP_CTRL_REG__GFX09 {
	struct {
		unsigned int                              TD : 7;
		unsigned int                     TD_OVERRIDE : 1;
		unsigned int                TD_BUSY_OVERRIDE : 2;
		unsigned int                  TD_LS_OVERRIDE : 1;
		unsigned int            TD_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                            TCPF : 7;
		unsigned int                   TCPF_OVERRIDE : 1;
		unsigned int              TCPF_BUSY_OVERRIDE : 2;
		unsigned int                TCPF_LS_OVERRIDE : 1;
		unsigned int          TCPF_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU9_LDS_SQ_CTRL_REG__GFX09 {
	struct {
		unsigned int                             LDS : 7;
		unsigned int                    LDS_OVERRIDE : 1;
		unsigned int               LDS_BUSY_OVERRIDE : 2;
		unsigned int                 LDS_LS_OVERRIDE : 1;
		unsigned int           LDS_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                              SQ : 7;
		unsigned int                     SQ_OVERRIDE : 1;
		unsigned int                SQ_BUSY_OVERRIDE : 2;
		unsigned int                  SQ_LS_OVERRIDE : 1;
		unsigned int            SQ_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU9_SP0_CTRL_REG__GFX09 {
	struct {
		unsigned int                            SP00 : 7;
		unsigned int                   SP00_OVERRIDE : 1;
		unsigned int              SP00_BUSY_OVERRIDE : 2;
		unsigned int                SP00_LS_OVERRIDE : 1;
		unsigned int          SP00_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                            SP01 : 7;
		unsigned int                   SP01_OVERRIDE : 1;
		unsigned int              SP01_BUSY_OVERRIDE : 2;
		unsigned int                SP01_LS_OVERRIDE : 1;
		unsigned int          SP01_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU9_SP1_CTRL_REG__GFX09 {
	struct {
		unsigned int                            SP10 : 7;
		unsigned int                   SP10_OVERRIDE : 1;
		unsigned int              SP10_BUSY_OVERRIDE : 2;
		unsigned int                SP10_LS_OVERRIDE : 1;
		unsigned int          SP10_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                            SP11 : 7;
		unsigned int                   SP11_OVERRIDE : 1;
		unsigned int              SP11_BUSY_OVERRIDE : 2;
		unsigned int                SP11_LS_OVERRIDE : 1;
		unsigned int          SP11_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU9_TA_SQC_CTRL_REG__GFX09 {
	struct {
		unsigned int                              TA : 7;
		unsigned int                     TA_OVERRIDE : 1;
		unsigned int                TA_BUSY_OVERRIDE : 2;
		unsigned int                  TA_LS_OVERRIDE : 1;
		unsigned int            TA_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                             SQC : 7;
		unsigned int                    SQC_OVERRIDE : 1;
		unsigned int               SQC_BUSY_OVERRIDE : 2;
		unsigned int                 SQC_LS_OVERRIDE : 1;
		unsigned int           SQC_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU9_TCPI_CTRL_REG__GFX09 {
	struct {
		unsigned int                            TCPI : 7;
		unsigned int                   TCPI_OVERRIDE : 1;
		unsigned int              TCPI_BUSY_OVERRIDE : 2;
		unsigned int                TCPI_LS_OVERRIDE : 1;
		unsigned int          TCPI_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_CU9_TD_TCP_CTRL_REG__GFX09 {
	struct {
		unsigned int                              TD : 7;
		unsigned int                     TD_OVERRIDE : 1;
		unsigned int                TD_BUSY_OVERRIDE : 2;
		unsigned int                  TD_LS_OVERRIDE : 1;
		unsigned int            TD_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
		unsigned int                            TCPF : 7;
		unsigned int                   TCPF_OVERRIDE : 1;
		unsigned int              TCPF_BUSY_OVERRIDE : 2;
		unsigned int                TCPF_LS_OVERRIDE : 1;
		unsigned int          TCPF_SIMDBUSY_OVERRIDE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_RD_CTRL_REG__GFX09 {
	struct {
		unsigned int                     ROW_MUX_SEL : 5;
		unsigned int                                 : 3;
		unsigned int                     REG_MUX_SEL : 5;
		unsigned int                                 : 19;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_RD_REG {
	struct {
		unsigned int                       READ_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_SM_CTRL_REG__GFX09 {
	struct {
		unsigned int                    ON_SEQ_DELAY : 4;
		unsigned int                   OFF_SEQ_DELAY : 8;
		unsigned int                    MGCG_ENABLED : 1;
		unsigned int                                 : 3;
		unsigned int                       BASE_MODE : 1;
		unsigned int                         SM_MODE : 3;
		unsigned int                  SM_MODE_ENABLE : 1;
		unsigned int                        OVERRIDE : 1;
		unsigned int                     LS_OVERRIDE : 1;
		unsigned int               ON_MONITOR_ADD_EN : 1;
		unsigned int                  ON_MONITOR_ADD : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_TCC_DISABLE {
	struct {
		unsigned int                       WRITE_DIS : 1;
		unsigned int                                 : 15;
		unsigned int                     TCC_DISABLE : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTS_USER_TCC_DISABLE {
	struct {
		unsigned int                                 : 16;
		unsigned int                     TCC_DISABLE : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTT_BCI_CLK_CTRL {
	struct {
		unsigned int                        ON_DELAY : 4;
		unsigned int                  OFF_HYSTERESIS : 8;
		unsigned int                                 : 4;
		unsigned int            SOFT_STALL_OVERRIDE7 : 1;
		unsigned int            SOFT_STALL_OVERRIDE6 : 1;
		unsigned int            SOFT_STALL_OVERRIDE5 : 1;
		unsigned int            SOFT_STALL_OVERRIDE4 : 1;
		unsigned int            SOFT_STALL_OVERRIDE3 : 1;
		unsigned int            SOFT_STALL_OVERRIDE2 : 1;
		unsigned int            SOFT_STALL_OVERRIDE1 : 1;
		unsigned int            SOFT_STALL_OVERRIDE0 : 1;
		unsigned int                  CORE6_OVERRIDE : 1;
		unsigned int                  CORE5_OVERRIDE : 1;
		unsigned int                  CORE4_OVERRIDE : 1;
		unsigned int                  CORE3_OVERRIDE : 1;
		unsigned int                  CORE2_OVERRIDE : 1;
		unsigned int                  CORE1_OVERRIDE : 1;
		unsigned int                  CORE0_OVERRIDE : 1;
		unsigned int                    REG_OVERRIDE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTT_CPC_CLK_CTRL {
	struct {
		unsigned int                        ON_DELAY : 4;
		unsigned int                  OFF_HYSTERESIS : 8;
		unsigned int                                 : 3;
		unsigned int                   MGLS_OVERRIDE : 1;
		unsigned int            SOFT_STALL_OVERRIDE7 : 1;
		unsigned int            SOFT_STALL_OVERRIDE6 : 1;
		unsigned int            SOFT_STALL_OVERRIDE5 : 1;
		unsigned int            SOFT_STALL_OVERRIDE4 : 1;
		unsigned int            SOFT_STALL_OVERRIDE3 : 1;
		unsigned int            SOFT_STALL_OVERRIDE2 : 1;
		unsigned int            SOFT_STALL_OVERRIDE1 : 1;
		unsigned int            SOFT_STALL_OVERRIDE0 : 1;
		unsigned int                                 : 5;
		unsigned int           SOFT_OVERRIDE_PERFMON : 1;
		unsigned int               SOFT_OVERRIDE_DYN : 1;
		unsigned int               SOFT_OVERRIDE_REG : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTT_CPF_CLK_CTRL__GFX09 {
	struct {
		unsigned int                        ON_DELAY : 4;
		unsigned int                  OFF_HYSTERESIS : 8;
		unsigned int                                 : 3;
		unsigned int                   MGLS_OVERRIDE : 1;
		unsigned int            SOFT_STALL_OVERRIDE7 : 1;
		unsigned int            SOFT_STALL_OVERRIDE6 : 1;
		unsigned int            SOFT_STALL_OVERRIDE5 : 1;
		unsigned int            SOFT_STALL_OVERRIDE4 : 1;
		unsigned int            SOFT_STALL_OVERRIDE3 : 1;
		unsigned int            SOFT_STALL_OVERRIDE2 : 1;
		unsigned int            SOFT_STALL_OVERRIDE1 : 1;
		unsigned int            SOFT_STALL_OVERRIDE0 : 1;
		unsigned int                                 : 5;
		unsigned int           SOFT_OVERRIDE_PERFMON : 1;
		unsigned int               SOFT_OVERRIDE_DYN : 1;
		unsigned int               SOFT_OVERRIDE_REG : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTT_CP_CLK_CTRL {
	struct {
		unsigned int                        ON_DELAY : 4;
		unsigned int                  OFF_HYSTERESIS : 8;
		unsigned int                                 : 3;
		unsigned int                   MGLS_OVERRIDE : 1;
		unsigned int            SOFT_STALL_OVERRIDE7 : 1;
		unsigned int            SOFT_STALL_OVERRIDE6 : 1;
		unsigned int            SOFT_STALL_OVERRIDE5 : 1;
		unsigned int            SOFT_STALL_OVERRIDE4 : 1;
		unsigned int            SOFT_STALL_OVERRIDE3 : 1;
		unsigned int            SOFT_STALL_OVERRIDE2 : 1;
		unsigned int            SOFT_STALL_OVERRIDE1 : 1;
		unsigned int            SOFT_STALL_OVERRIDE0 : 1;
		unsigned int                                 : 5;
		unsigned int           SOFT_OVERRIDE_PERFMON : 1;
		unsigned int               SOFT_OVERRIDE_DYN : 1;
		unsigned int               SOFT_OVERRIDE_REG : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTT_GDS_CLK_CTRL {
	struct {
		unsigned int                        ON_DELAY : 4;
		unsigned int                  OFF_HYSTERESIS : 8;
		unsigned int                                 : 4;
		unsigned int            SOFT_STALL_OVERRIDE7 : 1;
		unsigned int            SOFT_STALL_OVERRIDE6 : 1;
		unsigned int            SOFT_STALL_OVERRIDE5 : 1;
		unsigned int            SOFT_STALL_OVERRIDE4 : 1;
		unsigned int            SOFT_STALL_OVERRIDE3 : 1;
		unsigned int            SOFT_STALL_OVERRIDE2 : 1;
		unsigned int            SOFT_STALL_OVERRIDE1 : 1;
		unsigned int            SOFT_STALL_OVERRIDE0 : 1;
		unsigned int                  SOFT_OVERRIDE7 : 1;
		unsigned int                  SOFT_OVERRIDE6 : 1;
		unsigned int                  SOFT_OVERRIDE5 : 1;
		unsigned int                  SOFT_OVERRIDE4 : 1;
		unsigned int                  SOFT_OVERRIDE3 : 1;
		unsigned int                  SOFT_OVERRIDE2 : 1;
		unsigned int                  SOFT_OVERRIDE1 : 1;
		unsigned int                  SOFT_OVERRIDE0 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTT_IA_CLK_CTRL {
	struct {
		unsigned int                        ON_DELAY : 4;
		unsigned int                  OFF_HYSTERESIS : 8;
		unsigned int                                 : 4;
		unsigned int            SOFT_STALL_OVERRIDE7 : 1;
		unsigned int            SOFT_STALL_OVERRIDE6 : 1;
		unsigned int            SOFT_STALL_OVERRIDE5 : 1;
		unsigned int            SOFT_STALL_OVERRIDE4 : 1;
		unsigned int            SOFT_STALL_OVERRIDE3 : 1;
		unsigned int            SOFT_STALL_OVERRIDE2 : 1;
		unsigned int            SOFT_STALL_OVERRIDE1 : 1;
		unsigned int            SOFT_STALL_OVERRIDE0 : 1;
		unsigned int                  SOFT_OVERRIDE7 : 1;
		unsigned int                     PERF_ENABLE : 1;
		unsigned int                      DBG_ENABLE : 1;
		unsigned int                  SOFT_OVERRIDE4 : 1;
		unsigned int                  SOFT_OVERRIDE3 : 1;
		unsigned int                  SOFT_OVERRIDE2 : 1;
		unsigned int                   CORE_OVERRIDE : 1;
		unsigned int                    REG_OVERRIDE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTT_PA_CLK_CTRL {
	struct {
		unsigned int                        ON_DELAY : 4;
		unsigned int                  OFF_HYSTERESIS : 8;
		unsigned int                                 : 4;
		unsigned int            SOFT_STALL_OVERRIDE7 : 1;
		unsigned int            SOFT_STALL_OVERRIDE6 : 1;
		unsigned int            SOFT_STALL_OVERRIDE5 : 1;
		unsigned int            SOFT_STALL_OVERRIDE4 : 1;
		unsigned int            SOFT_STALL_OVERRIDE3 : 1;
		unsigned int            SOFT_STALL_OVERRIDE2 : 1;
		unsigned int            SOFT_STALL_OVERRIDE1 : 1;
		unsigned int                    DEBUG_BUS_EN : 1;
		unsigned int                  SOFT_OVERRIDE7 : 1;
		unsigned int                  SOFT_OVERRIDE6 : 1;
		unsigned int                  SOFT_OVERRIDE5 : 1;
		unsigned int                  SOFT_OVERRIDE4 : 1;
		unsigned int                  SOFT_OVERRIDE3 : 1;
		unsigned int                 SU_CLK_OVERRIDE : 1;
		unsigned int                 CL_CLK_OVERRIDE : 1;
		unsigned int                REG_CLK_OVERRIDE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTT_PC_CLK_CTRL {
	struct {
		unsigned int                        ON_DELAY : 4;
		unsigned int                  OFF_HYSTERESIS : 8;
		unsigned int                                 : 5;
		unsigned int                                 : 1;
		unsigned int                GRP5_CG_OFF_HYST : 6;
		unsigned int                GRP5_CG_OVERRIDE : 1;
		unsigned int        PC_WRITE_CLK_EN_OVERRIDE : 1;
		unsigned int         PC_READ_CLK_EN_OVERRIDE : 1;
		unsigned int                  CORE3_OVERRIDE : 1;
		unsigned int                  CORE2_OVERRIDE : 1;
		unsigned int                  CORE1_OVERRIDE : 1;
		unsigned int                  CORE0_OVERRIDE : 1;
		unsigned int                    REG_OVERRIDE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTT_RLC_CLK_CTRL {
	struct {
		unsigned int                 ON_DELAY__GFX09 : 4;
		unsigned int                  OFF_HYSTERESIS : 8;
		unsigned int                                 : 4;
		unsigned int            SOFT_STALL_OVERRIDE7 : 1;
		unsigned int            SOFT_STALL_OVERRIDE6 : 1;
		unsigned int            SOFT_STALL_OVERRIDE5 : 1;
		unsigned int            SOFT_STALL_OVERRIDE4 : 1;
		unsigned int            SOFT_STALL_OVERRIDE3 : 1;
		unsigned int            SOFT_STALL_OVERRIDE2 : 1;
		unsigned int            SOFT_STALL_OVERRIDE1 : 1;
		unsigned int            SOFT_STALL_OVERRIDE0 : 1;
		unsigned int                                 : 6;
		unsigned int               SOFT_OVERRIDE_DYN : 1;
		unsigned int               SOFT_OVERRIDE_REG : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTT_ROM_CLK_CTRL0 {
	struct {
		unsigned int                        ON_DELAY : 4;
		unsigned int                  OFF_HYSTERESIS : 8;
		unsigned int                                 : 18;
		unsigned int                  SOFT_OVERRIDE1 : 1;
		unsigned int                  SOFT_OVERRIDE0 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTT_SC_CLK_CTRL0 {
	struct {
		unsigned int                        ON_DELAY : 4;
		unsigned int                  OFF_HYSTERESIS : 8;
		unsigned int                                 : 4;
		unsigned int  PFF_ZFF_MEM_CLK_STALL_OVERRIDE : 1;
		unsigned int            SOFT_STALL_OVERRIDE5 : 1;
		unsigned int            SOFT_STALL_OVERRIDE4 : 1;
		unsigned int            SOFT_STALL_OVERRIDE3 : 1;
		unsigned int            SOFT_STALL_OVERRIDE2 : 1;
		unsigned int            SOFT_STALL_OVERRIDE1 : 1;
		unsigned int            SOFT_STALL_OVERRIDE0 : 1;
		unsigned int          REG_CLK_STALL_OVERRIDE : 1;
		unsigned int        PFF_ZFF_MEM_CLK_OVERRIDE : 1;
		unsigned int                  SOFT_OVERRIDE5 : 1;
		unsigned int                  SOFT_OVERRIDE4 : 1;
		unsigned int                  SOFT_OVERRIDE3 : 1;
		unsigned int                  SOFT_OVERRIDE2 : 1;
		unsigned int                  SOFT_OVERRIDE1 : 1;
		unsigned int                  SOFT_OVERRIDE0 : 1;
		unsigned int                REG_CLK_OVERRIDE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTT_SC_CLK_CTRL1 {
	struct {
		unsigned int                        ON_DELAY : 4;
		unsigned int                  OFF_HYSTERESIS : 8;
		unsigned int                                 : 4;
		unsigned int                                 : 1;
		unsigned int  PBB_BINNING_CLK_STALL_OVERRIDE : 1;
		unsigned int  PBB_SCISSOR_CLK_STALL_OVERRIDE : 1;
		unsigned int OTHER_SPECIAL_SC_REG_CLK_STALL_OVERRIDE : 1;
		unsigned int SCREEN_EXT_REG_CLK_STALL_OVERRIDE : 1;
		unsigned int VPORT_REG_MEM_CLK_STALL_OVERRIDE : 1;
		unsigned int          PBB_CLK_STALL_OVERRIDE : 1;
		unsigned int                                 : 2;
		unsigned int        PBB_BINNING_CLK_OVERRIDE : 1;
		unsigned int        PBB_SCISSOR_CLK_OVERRIDE : 1;
		unsigned int OTHER_SPECIAL_SC_REG_CLK_OVERRIDE : 1;
		unsigned int     SCREEN_EXT_REG_CLK_OVERRIDE : 1;
		unsigned int      VPORT_REG_MEM_CLK_OVERRIDE : 1;
		unsigned int                PBB_CLK_OVERRIDE : 1;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTT_SPI_CLK_CTRL__GFX09 {
	struct {
		unsigned int                        ON_DELAY : 4;
		unsigned int                  OFF_HYSTERESIS : 8;
		unsigned int                                 : 6;
		unsigned int                GRP5_CG_OFF_HYST : 6;
		unsigned int                GRP5_CG_OVERRIDE : 1;
		unsigned int                                 : 1;
		unsigned int             ALL_CLK_ON_OVERRIDE : 1;
		unsigned int                   GRP3_OVERRIDE : 1;
		unsigned int                   GRP2_OVERRIDE : 1;
		unsigned int                   GRP1_OVERRIDE : 1;
		unsigned int                   GRP0_OVERRIDE : 1;
		unsigned int                    REG_OVERRIDE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTT_SQG_CLK_CTRL {
	struct {
		unsigned int                        ON_DELAY : 4;
		unsigned int                  OFF_HYSTERESIS : 8;
		unsigned int                                 : 4;
		unsigned int            SOFT_STALL_OVERRIDE7 : 1;
		unsigned int            SOFT_STALL_OVERRIDE6 : 1;
		unsigned int            SOFT_STALL_OVERRIDE5 : 1;
		unsigned int            SOFT_STALL_OVERRIDE4 : 1;
		unsigned int            SOFT_STALL_OVERRIDE3 : 1;
		unsigned int            SOFT_STALL_OVERRIDE2 : 1;
		unsigned int            SOFT_STALL_OVERRIDE1 : 1;
		unsigned int            SOFT_STALL_OVERRIDE0 : 1;
		unsigned int                                 : 4;
		unsigned int                 TTRACE_OVERRIDE : 1;
		unsigned int                PERFMON_OVERRIDE : 1;
		unsigned int                   CORE_OVERRIDE : 1;
		unsigned int                    REG_OVERRIDE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTT_SQ_CLK_CTRL {
	struct {
		unsigned int                        ON_DELAY : 4;
		unsigned int                  OFF_HYSTERESIS : 8;
		unsigned int                                 : 4;
		unsigned int            SOFT_STALL_OVERRIDE7 : 1;
		unsigned int            SOFT_STALL_OVERRIDE6 : 1;
		unsigned int            SOFT_STALL_OVERRIDE5 : 1;
		unsigned int            SOFT_STALL_OVERRIDE4 : 1;
		unsigned int            SOFT_STALL_OVERRIDE3 : 1;
		unsigned int            SOFT_STALL_OVERRIDE2 : 1;
		unsigned int            SOFT_STALL_OVERRIDE1 : 1;
		unsigned int            SOFT_STALL_OVERRIDE0 : 1;
		unsigned int                                 : 4;
		unsigned int                                 : 1;
		unsigned int                PERFMON_OVERRIDE : 1;
		unsigned int                   CORE_OVERRIDE : 1;
		unsigned int                    REG_OVERRIDE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTT_SX_CLK_CTRL0 {
	struct {
		unsigned int                        ON_DELAY : 4;
		unsigned int                  OFF_HYSTERESIS : 8;
		unsigned int                                 : 4;
		unsigned int            SOFT_STALL_OVERRIDE7 : 1;
		unsigned int            SOFT_STALL_OVERRIDE6 : 1;
		unsigned int            SOFT_STALL_OVERRIDE5 : 1;
		unsigned int            SOFT_STALL_OVERRIDE4 : 1;
		unsigned int            SOFT_STALL_OVERRIDE3 : 1;
		unsigned int            SOFT_STALL_OVERRIDE2 : 1;
		unsigned int            SOFT_STALL_OVERRIDE1 : 1;
		unsigned int            SOFT_STALL_OVERRIDE0 : 1;
		unsigned int                  SOFT_OVERRIDE7 : 1;
		unsigned int                  SOFT_OVERRIDE6 : 1;
		unsigned int                  SOFT_OVERRIDE5 : 1;
		unsigned int                  SOFT_OVERRIDE4 : 1;
		unsigned int                  SOFT_OVERRIDE3 : 1;
		unsigned int                  SOFT_OVERRIDE2 : 1;
		unsigned int                  SOFT_OVERRIDE1 : 1;
		unsigned int                  SOFT_OVERRIDE0 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTT_SX_CLK_CTRL1 {
	struct {
		unsigned int                        ON_DELAY : 4;
		unsigned int                  OFF_HYSTERESIS : 8;
		unsigned int                                 : 4;
		unsigned int            SOFT_STALL_OVERRIDE7 : 1;
		unsigned int            SOFT_STALL_OVERRIDE6 : 1;
		unsigned int            SOFT_STALL_OVERRIDE5 : 1;
		unsigned int            SOFT_STALL_OVERRIDE4 : 1;
		unsigned int            SOFT_STALL_OVERRIDE3 : 1;
		unsigned int            SOFT_STALL_OVERRIDE2 : 1;
		unsigned int            SOFT_STALL_OVERRIDE1 : 1;
		unsigned int            SOFT_STALL_OVERRIDE0 : 1;
		unsigned int                          DBG_EN : 1;
		unsigned int                  SOFT_OVERRIDE6 : 1;
		unsigned int                  SOFT_OVERRIDE5 : 1;
		unsigned int                  SOFT_OVERRIDE4 : 1;
		unsigned int                  SOFT_OVERRIDE3 : 1;
		unsigned int                  SOFT_OVERRIDE2 : 1;
		unsigned int                  SOFT_OVERRIDE1 : 1;
		unsigned int                  SOFT_OVERRIDE0 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTT_SX_CLK_CTRL2 {
	struct {
		unsigned int                        ON_DELAY : 4;
		unsigned int                  OFF_HYSTERESIS : 8;
		unsigned int                                 : 1;
		unsigned int                                 : 3;
		unsigned int            SOFT_STALL_OVERRIDE7 : 1;
		unsigned int            SOFT_STALL_OVERRIDE6 : 1;
		unsigned int            SOFT_STALL_OVERRIDE5 : 1;
		unsigned int            SOFT_STALL_OVERRIDE4 : 1;
		unsigned int            SOFT_STALL_OVERRIDE3 : 1;
		unsigned int            SOFT_STALL_OVERRIDE2 : 1;
		unsigned int            SOFT_STALL_OVERRIDE1 : 1;
		unsigned int            SOFT_STALL_OVERRIDE0 : 1;
		unsigned int                          DBG_EN : 1;
		unsigned int                  SOFT_OVERRIDE6 : 1;
		unsigned int                  SOFT_OVERRIDE5 : 1;
		unsigned int                  SOFT_OVERRIDE4 : 1;
		unsigned int                  SOFT_OVERRIDE3 : 1;
		unsigned int                  SOFT_OVERRIDE2 : 1;
		unsigned int                  SOFT_OVERRIDE1 : 1;
		unsigned int                  SOFT_OVERRIDE0 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTT_SX_CLK_CTRL3 {
	struct {
		unsigned int                        ON_DELAY : 4;
		unsigned int                  OFF_HYSTERESIS : 8;
		unsigned int                                 : 1;
		unsigned int                                 : 3;
		unsigned int            SOFT_STALL_OVERRIDE7 : 1;
		unsigned int            SOFT_STALL_OVERRIDE6 : 1;
		unsigned int            SOFT_STALL_OVERRIDE5 : 1;
		unsigned int            SOFT_STALL_OVERRIDE4 : 1;
		unsigned int            SOFT_STALL_OVERRIDE3 : 1;
		unsigned int            SOFT_STALL_OVERRIDE2 : 1;
		unsigned int            SOFT_STALL_OVERRIDE1 : 1;
		unsigned int            SOFT_STALL_OVERRIDE0 : 1;
		unsigned int                          DBG_EN : 1;
		unsigned int                  SOFT_OVERRIDE6 : 1;
		unsigned int                  SOFT_OVERRIDE5 : 1;
		unsigned int                  SOFT_OVERRIDE4 : 1;
		unsigned int                  SOFT_OVERRIDE3 : 1;
		unsigned int                  SOFT_OVERRIDE2 : 1;
		unsigned int                  SOFT_OVERRIDE1 : 1;
		unsigned int                  SOFT_OVERRIDE0 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTT_SX_CLK_CTRL4 {
	struct {
		unsigned int                        ON_DELAY : 4;
		unsigned int                  OFF_HYSTERESIS : 8;
		unsigned int                                 : 4;
		unsigned int            SOFT_STALL_OVERRIDE7 : 1;
		unsigned int            SOFT_STALL_OVERRIDE6 : 1;
		unsigned int            SOFT_STALL_OVERRIDE5 : 1;
		unsigned int            SOFT_STALL_OVERRIDE4 : 1;
		unsigned int            SOFT_STALL_OVERRIDE3 : 1;
		unsigned int            SOFT_STALL_OVERRIDE2 : 1;
		unsigned int            SOFT_STALL_OVERRIDE1 : 1;
		unsigned int            SOFT_STALL_OVERRIDE0 : 1;
		unsigned int                          DBG_EN : 1;
		unsigned int                  SOFT_OVERRIDE6 : 1;
		unsigned int                  SOFT_OVERRIDE5 : 1;
		unsigned int                  SOFT_OVERRIDE4 : 1;
		unsigned int                  SOFT_OVERRIDE3 : 1;
		unsigned int                  SOFT_OVERRIDE2 : 1;
		unsigned int                  SOFT_OVERRIDE1 : 1;
		unsigned int                  SOFT_OVERRIDE0 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTT_TCI_CLK_CTRL {
	struct {
		unsigned int                        ON_DELAY : 4;
		unsigned int                  OFF_HYSTERESIS : 8;
		unsigned int                                 : 4;
		unsigned int            SOFT_STALL_OVERRIDE7 : 1;
		unsigned int            SOFT_STALL_OVERRIDE6 : 1;
		unsigned int            SOFT_STALL_OVERRIDE5 : 1;
		unsigned int            SOFT_STALL_OVERRIDE4 : 1;
		unsigned int            SOFT_STALL_OVERRIDE3 : 1;
		unsigned int            SOFT_STALL_OVERRIDE2 : 1;
		unsigned int            SOFT_STALL_OVERRIDE1 : 1;
		unsigned int            SOFT_STALL_OVERRIDE0 : 1;
		unsigned int                  SOFT_OVERRIDE7 : 1;
		unsigned int                  SOFT_OVERRIDE6 : 1;
		unsigned int                  SOFT_OVERRIDE5 : 1;
		unsigned int                  SOFT_OVERRIDE4 : 1;
		unsigned int                  SOFT_OVERRIDE3 : 1;
		unsigned int                  SOFT_OVERRIDE2 : 1;
		unsigned int                  SOFT_OVERRIDE1 : 1;
		unsigned int                  SOFT_OVERRIDE0 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTT_TCPF_CLK_CTRL {
	struct {
		unsigned int                        ON_DELAY : 4;
		unsigned int                  OFF_HYSTERESIS : 8;
		unsigned int                           SPARE : 4;
		unsigned int            SOFT_STALL_OVERRIDE7 : 1;
		unsigned int            SOFT_STALL_OVERRIDE6 : 1;
		unsigned int            SOFT_STALL_OVERRIDE5 : 1;
		unsigned int            SOFT_STALL_OVERRIDE4 : 1;
		unsigned int            SOFT_STALL_OVERRIDE3 : 1;
		unsigned int            SOFT_STALL_OVERRIDE2 : 1;
		unsigned int            SOFT_STALL_OVERRIDE1 : 1;
		unsigned int            SOFT_STALL_OVERRIDE0 : 1;
		unsigned int                  SOFT_OVERRIDE7 : 1;
		unsigned int                  SOFT_OVERRIDE6 : 1;
		unsigned int                  SOFT_OVERRIDE5 : 1;
		unsigned int                  SOFT_OVERRIDE4 : 1;
		unsigned int                  SOFT_OVERRIDE3 : 1;
		unsigned int                  SOFT_OVERRIDE2 : 1;
		unsigned int                  SOFT_OVERRIDE1 : 1;
		unsigned int                  SOFT_OVERRIDE0 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTT_TCPI_CLK_CTRL {
	struct {
		unsigned int                        ON_DELAY : 4;
		unsigned int                  OFF_HYSTERESIS : 8;
		unsigned int                           SPARE : 4;
		unsigned int            SOFT_STALL_OVERRIDE7 : 1;
		unsigned int            SOFT_STALL_OVERRIDE6 : 1;
		unsigned int            SOFT_STALL_OVERRIDE5 : 1;
		unsigned int            SOFT_STALL_OVERRIDE4 : 1;
		unsigned int            SOFT_STALL_OVERRIDE3 : 1;
		unsigned int            SOFT_STALL_OVERRIDE2 : 1;
		unsigned int            SOFT_STALL_OVERRIDE1 : 1;
		unsigned int            SOFT_STALL_OVERRIDE0 : 1;
		unsigned int                  SOFT_OVERRIDE7 : 1;
		unsigned int                  SOFT_OVERRIDE6 : 1;
		unsigned int                  SOFT_OVERRIDE5 : 1;
		unsigned int                  SOFT_OVERRIDE4 : 1;
		unsigned int                  SOFT_OVERRIDE3 : 1;
		unsigned int                  SOFT_OVERRIDE2 : 1;
		unsigned int                  SOFT_OVERRIDE1 : 1;
		unsigned int                  SOFT_OVERRIDE0 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTT_VGT_CLK_CTRL {
	struct {
		unsigned int                        ON_DELAY : 4;
		unsigned int                  OFF_HYSTERESIS : 8;
		unsigned int                                 : 3;
		unsigned int                     PERF_ENABLE : 1;
		unsigned int                      DBG_ENABLE : 1;
		unsigned int            SOFT_STALL_OVERRIDE6 : 1;
		unsigned int            SOFT_STALL_OVERRIDE5 : 1;
		unsigned int            SOFT_STALL_OVERRIDE4 : 1;
		unsigned int            SOFT_STALL_OVERRIDE3 : 1;
		unsigned int            SOFT_STALL_OVERRIDE2 : 1;
		unsigned int            SOFT_STALL_OVERRIDE1 : 1;
		unsigned int            SOFT_STALL_OVERRIDE0 : 1;
		unsigned int                  SOFT_OVERRIDE9 : 1;
		unsigned int                  SOFT_OVERRIDE8 : 1;
		unsigned int                  SOFT_OVERRIDE7 : 1;
		unsigned int                PRIMGEN_OVERRIDE : 1;
		unsigned int                   TESS_OVERRIDE : 1;
		unsigned int                     GS_OVERRIDE : 1;
		unsigned int                   CORE_OVERRIDE : 1;
		unsigned int                    REG_OVERRIDE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CGTT_WD_CLK_CTRL {
	struct {
		unsigned int                        ON_DELAY : 4;
		unsigned int                  OFF_HYSTERESIS : 8;
		unsigned int                                 : 3;
		unsigned int                     PERF_ENABLE : 1;
		unsigned int                      DBG_ENABLE : 1;
		unsigned int            SOFT_STALL_OVERRIDE6 : 1;
		unsigned int            SOFT_STALL_OVERRIDE5 : 1;
		unsigned int            SOFT_STALL_OVERRIDE4 : 1;
		unsigned int            SOFT_STALL_OVERRIDE3 : 1;
		unsigned int            SOFT_STALL_OVERRIDE2 : 1;
		unsigned int            SOFT_STALL_OVERRIDE1 : 1;
		unsigned int            SOFT_STALL_OVERRIDE0 : 1;
		unsigned int                                 : 1;
		unsigned int                  SOFT_OVERRIDE8 : 1;
		unsigned int                  SOFT_OVERRIDE7 : 1;
		unsigned int                PRIMGEN_OVERRIDE : 1;
		unsigned int                   TESS_OVERRIDE : 1;
		unsigned int                   CORE_OVERRIDE : 1;
		unsigned int             RBIU_INPUT_OVERRIDE : 1;
		unsigned int                    REG_OVERRIDE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COHER_DEST_BASE_0 {
	struct {
		unsigned int                  DEST_BASE_256B : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COHER_DEST_BASE_1 {
	struct {
		unsigned int                  DEST_BASE_256B : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COHER_DEST_BASE_2 {
	struct {
		unsigned int                  DEST_BASE_256B : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COHER_DEST_BASE_3 {
	struct {
		unsigned int                  DEST_BASE_256B : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COHER_DEST_BASE_HI_0 {
	struct {
		unsigned int               DEST_BASE_HI_256B : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COHER_DEST_BASE_HI_1 {
	struct {
		unsigned int               DEST_BASE_HI_256B : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COHER_DEST_BASE_HI_2 {
	struct {
		unsigned int               DEST_BASE_HI_256B : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COHER_DEST_BASE_HI_3 {
	struct {
		unsigned int               DEST_BASE_HI_256B : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_DIM_X {
	struct {
		unsigned int                            SIZE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_DIM_Y {
	struct {
		unsigned int                            SIZE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_DIM_Z {
	struct {
		unsigned int                            SIZE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_DISPATCH_ID {
	struct {
		unsigned int                     DISPATCH_ID : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_DISPATCH_INITIATOR {
	struct {
		unsigned int               COMPUTE_SHADER_EN : 1;
		unsigned int                   PARTIAL_TG_EN : 1;
		unsigned int              FORCE_START_AT_000 : 1;
		unsigned int             ORDERED_APPEND_ENBL : 1;
		unsigned int             ORDERED_APPEND_MODE : 1;
		unsigned int           USE_THREAD_DIMENSIONS : 1;
		unsigned int                      ORDER_MODE : 1;
		unsigned int                                 : 3;
		unsigned int               SCALAR_L1_INV_VOL : 1;
		unsigned int               VECTOR_L1_INV_VOL : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                         RESTORE : 1;
		unsigned int                                 : 17;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_DISPATCH_PKT_ADDR_HI {
	struct {
		unsigned int                            DATA : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_DISPATCH_PKT_ADDR_LO {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_DISPATCH_SCRATCH_BASE_HI {
	struct {
		unsigned int                            DATA : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_DISPATCH_SCRATCH_BASE_LO {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_MISC_RESERVED {
	struct {
		unsigned int                       SEND_SEID : 2;
		unsigned int                       RESERVED2 : 1;
		unsigned int                       RESERVED3 : 1;
		unsigned int                       RESERVED4 : 1;
		unsigned int                    WAVE_ID_BASE : 12;
		unsigned int                                 : 15;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_NOWHERE {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_NUM_THREAD_X {
	struct {
		unsigned int                 NUM_THREAD_FULL : 16;
		unsigned int              NUM_THREAD_PARTIAL : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_NUM_THREAD_Y {
	struct {
		unsigned int                 NUM_THREAD_FULL : 16;
		unsigned int              NUM_THREAD_PARTIAL : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_NUM_THREAD_Z {
	struct {
		unsigned int                 NUM_THREAD_FULL : 16;
		unsigned int              NUM_THREAD_PARTIAL : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_PERFCOUNT_ENABLE {
	struct {
		unsigned int                PERFCOUNT_ENABLE : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_PGM_HI {
	struct {
		unsigned int                            DATA : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_PGM_LO {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_PGM_RSRC1 {
	struct {
		unsigned int                           VGPRS : 6;
		unsigned int                           SGPRS : 4;
		unsigned int                        PRIORITY : 2;
		unsigned int                      FLOAT_MODE : 8;
		unsigned int                            PRIV : 1;
		unsigned int                      DX10_CLAMP : 1;
		unsigned int                      DEBUG_MODE : 1;
		unsigned int                       IEEE_MODE : 1;
		unsigned int                           BULKY : 1;
		unsigned int                       CDBG_USER : 1;
		unsigned int                       FP16_OVFL : 1;
		unsigned int                                 : 2;
		unsigned int                                 : 3;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_PGM_RSRC2 {
	struct {
		unsigned int                      SCRATCH_EN : 1;
		unsigned int                       USER_SGPR : 5;
		unsigned int                    TRAP_PRESENT : 1;
		unsigned int                       TGID_X_EN : 1;
		unsigned int                       TGID_Y_EN : 1;
		unsigned int                       TGID_Z_EN : 1;
		unsigned int                      TG_SIZE_EN : 1;
		unsigned int                  TIDIG_COMP_CNT : 2;
		unsigned int                     EXCP_EN_MSB : 2;
		unsigned int                        LDS_SIZE : 9;
		unsigned int                         EXCP_EN : 7;
		unsigned int                     SKIP_USGPR0 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_PIPELINESTAT_ENABLE {
	struct {
		unsigned int             PIPELINESTAT_ENABLE : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_RELAUNCH {
	struct {
		unsigned int                         PAYLOAD : 30;
		unsigned int                        IS_EVENT : 1;
		unsigned int                        IS_STATE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_RESOURCE_LIMITS {
	struct {
		unsigned int                    WAVES_PER_SH : 10;
		unsigned int                                 : 2;
		unsigned int                       TG_PER_CU : 4;
		unsigned int                  LOCK_THRESHOLD : 6;
		unsigned int                  SIMD_DEST_CNTL : 1;
		unsigned int                 FORCE_SIMD_DIST : 1;
		unsigned int                  CU_GROUP_COUNT : 3;
		unsigned int                    SIMD_DISABLE : 4;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_RESTART_X {
	struct {
		unsigned int                         RESTART : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_RESTART_Y {
	struct {
		unsigned int                         RESTART : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_RESTART_Z {
	struct {
		unsigned int                         RESTART : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_SHADER_CHKSUM {
	struct {
		unsigned int                        CHECKSUM : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_START_X {
	struct {
		unsigned int                           START : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_START_Y {
	struct {
		unsigned int                           START : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_START_Z {
	struct {
		unsigned int                           START : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_STATIC_THREAD_MGMT_SE0__GFX09 {
	struct {
		unsigned int                       SH0_CU_EN : 16;
		unsigned int                       SH1_CU_EN : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_STATIC_THREAD_MGMT_SE1__GFX09 {
	struct {
		unsigned int                       SH0_CU_EN : 16;
		unsigned int                       SH1_CU_EN : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_STATIC_THREAD_MGMT_SE2__GFX09 {
	struct {
		unsigned int                       SH0_CU_EN : 16;
		unsigned int                       SH1_CU_EN : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_STATIC_THREAD_MGMT_SE3__GFX09 {
	struct {
		unsigned int                       SH0_CU_EN : 16;
		unsigned int                       SH1_CU_EN : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_THREADGROUP_ID {
	struct {
		unsigned int                  THREADGROUP_ID : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_THREAD_TRACE_ENABLE {
	struct {
		unsigned int             THREAD_TRACE_ENABLE : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_TMPRING_SIZE {
	struct {
		unsigned int                           WAVES : 12;
		unsigned int                        WAVESIZE : 13;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_USER_DATA_0 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_USER_DATA_1 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_USER_DATA_10 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_USER_DATA_11 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_USER_DATA_12 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_USER_DATA_13 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_USER_DATA_14 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_USER_DATA_15 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_USER_DATA_2 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_USER_DATA_3 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_USER_DATA_4 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_USER_DATA_5 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_USER_DATA_6 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_USER_DATA_7 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_USER_DATA_8 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_USER_DATA_9 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_VMID {
	struct {
		unsigned int                            DATA : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_WAVE_RESTORE_ADDR_HI {
	struct {
		unsigned int                            ADDR : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union COMPUTE_WAVE_RESTORE_ADDR_LO {
	struct {
		unsigned int                            ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CPC_INT_ADDR {
	struct {
		unsigned int                            ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CPC_INT_CNTL {
	struct {
		unsigned int                                 : 12;
		unsigned int     CMP_QUERY_STATUS_INT_ENABLE : 1;
		unsigned int      DEQUEUE_REQUEST_INT_ENABLE : 1;
		unsigned int         CP_ECC_ERROR_INT_ENABLE : 1;
		unsigned int        SUA_VIOLATION_INT_ENABLE : 1;
		unsigned int                  GPF_INT_ENABLE : 1;
		unsigned int     WRM_POLL_TIMEOUT_INT_ENABLE : 1;
		unsigned int                                 : 5;
		unsigned int             PRIV_REG_INT_ENABLE : 1;
		unsigned int         OPCODE_ERROR_INT_ENABLE : 1;
		unsigned int                                 : 1;
		unsigned int           TIME_STAMP_INT_ENABLE : 1;
		unsigned int   RESERVED_BIT_ERROR_INT_ENABLE : 1;
		unsigned int                                 : 1;
		unsigned int             GENERIC2_INT_ENABLE : 1;
		unsigned int             GENERIC1_INT_ENABLE : 1;
		unsigned int             GENERIC0_INT_ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CPC_INT_CNTX_ID {
	struct {
		unsigned int                         CNTX_ID : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CPC_INT_INFO {
	struct {
		unsigned int                         ADDR_HI : 16;
		unsigned int                            TYPE : 1;
		unsigned int                                 : 3;
		unsigned int                            VMID : 4;
		unsigned int                                 : 4;
		unsigned int                        QUEUE_ID : 3;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CPC_INT_PASID {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CPC_INT_STATUS {
	struct {
		unsigned int                                 : 12;
		unsigned int     CMP_QUERY_STATUS_INT_STATUS : 1;
		unsigned int      DEQUEUE_REQUEST_INT_STATUS : 1;
		unsigned int         CP_ECC_ERROR_INT_STATUS : 1;
		unsigned int        SUA_VIOLATION_INT_STATUS : 1;
		unsigned int                  GPF_INT_STATUS : 1;
		unsigned int     WRM_POLL_TIMEOUT_INT_STATUS : 1;
		unsigned int                                 : 5;
		unsigned int             PRIV_REG_INT_STATUS : 1;
		unsigned int         OPCODE_ERROR_INT_STATUS : 1;
		unsigned int                                 : 1;
		unsigned int           TIME_STAMP_INT_STATUS : 1;
		unsigned int   RESERVED_BIT_ERROR_INT_STATUS : 1;
		unsigned int                                 : 1;
		unsigned int             GENERIC2_INT_STATUS : 1;
		unsigned int             GENERIC1_INT_STATUS : 1;
		unsigned int             GENERIC0_INT_STATUS : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CPC_LATENCY_STATS_DATA {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CPC_LATENCY_STATS_SELECT {
	struct {
		unsigned int                           INDEX : 4;
		unsigned int                                 : 26;
		unsigned int                           CLEAR : 1;
		unsigned int                          ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CPC_PERFCOUNTER0_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CPC_PERFCOUNTER0_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CPC_PERFCOUNTER0_SELECT__GFX09 {
	struct {
		unsigned int                       CNTR_SEL0 : 10;
		unsigned int                       CNTR_SEL1 : 10;
		unsigned int                        SPM_MODE : 4;
		unsigned int                      CNTR_MODE1 : 4;
		unsigned int                      CNTR_MODE0 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CPC_PERFCOUNTER0_SELECT1__GFX09 {
	struct {
		unsigned int                       CNTR_SEL2 : 10;
		unsigned int                       CNTR_SEL3 : 10;
		unsigned int                                 : 4;
		unsigned int                      CNTR_MODE3 : 4;
		unsigned int                      CNTR_MODE2 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CPC_PERFCOUNTER1_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CPC_PERFCOUNTER1_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CPC_PERFCOUNTER1_SELECT__GFX09 {
	struct {
		unsigned int                       CNTR_SEL0 : 10;
		unsigned int                       CNTR_SEL1 : 10;
		unsigned int                        SPM_MODE : 4;
		unsigned int                      CNTR_MODE1 : 4;
		unsigned int                      CNTR_MODE0 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CPC_UTCL1_CNTL {
	struct {
		unsigned int            XNACK_REDO_TIMER_CNT : 20;
		unsigned int                                 : 4;
		unsigned int                       DROP_MODE : 1;
		unsigned int                          BYPASS : 1;
		unsigned int                      INVALIDATE : 1;
		unsigned int                 FRAG_LIMIT_MODE : 1;
		unsigned int                     FORCE_SNOOP : 1;
		unsigned int      FORCE_SD_VMID_DIRTY__GFX09 : 1;
		unsigned int               MTYPE_NO_PTE_MODE : 1;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CPC_UTCL1_ERROR {
	struct {
		unsigned int             ERROR_DETECTED_HALT : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CPC_UTCL1_STATUS {
	struct {
		unsigned int                  FAULT_DETECTED : 1;
		unsigned int                  RETRY_DETECTED : 1;
		unsigned int                    PRT_DETECTED : 1;
		unsigned int                                 : 5;
		unsigned int                   FAULT_UTCL1ID : 6;
		unsigned int                                 : 2;
		unsigned int                   RETRY_UTCL1ID : 6;
		unsigned int                                 : 2;
		unsigned int                     PRT_UTCL1ID : 6;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CPF_LATENCY_STATS_DATA {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CPF_LATENCY_STATS_SELECT {
	struct {
		unsigned int                           INDEX : 4;
		unsigned int                                 : 26;
		unsigned int                           CLEAR : 1;
		unsigned int                          ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CPF_PERFCOUNTER0_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CPF_PERFCOUNTER0_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CPF_PERFCOUNTER0_SELECT__GFX09 {
	struct {
		unsigned int                       CNTR_SEL0 : 10;
		unsigned int                       CNTR_SEL1 : 10;
		unsigned int                        SPM_MODE : 4;
		unsigned int                      CNTR_MODE1 : 4;
		unsigned int                      CNTR_MODE0 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CPF_PERFCOUNTER0_SELECT1__GFX09 {
	struct {
		unsigned int                       CNTR_SEL2 : 10;
		unsigned int                       CNTR_SEL3 : 10;
		unsigned int                                 : 4;
		unsigned int                      CNTR_MODE3 : 4;
		unsigned int                      CNTR_MODE2 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CPF_PERFCOUNTER1_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CPF_PERFCOUNTER1_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CPF_PERFCOUNTER1_SELECT__GFX09 {
	struct {
		unsigned int                       CNTR_SEL0 : 10;
		unsigned int                       CNTR_SEL1 : 10;
		unsigned int                        SPM_MODE : 4;
		unsigned int                      CNTR_MODE1 : 4;
		unsigned int                      CNTR_MODE0 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CPF_TC_PERF_COUNTER_WINDOW_SELECT {
	struct {
		unsigned int                           INDEX : 3;
		unsigned int                                 : 27;
		unsigned int                          ALWAYS : 1;
		unsigned int                          ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CPF_UTCL1_CNTL {
	struct {
		unsigned int            XNACK_REDO_TIMER_CNT : 20;
		unsigned int                                 : 3;
		unsigned int                 VMID_RESET_MODE : 1;
		unsigned int                       DROP_MODE : 1;
		unsigned int                          BYPASS : 1;
		unsigned int                      INVALIDATE : 1;
		unsigned int                 FRAG_LIMIT_MODE : 1;
		unsigned int                     FORCE_SNOOP : 1;
		unsigned int      FORCE_SD_VMID_DIRTY__GFX09 : 1;
		unsigned int               MTYPE_NO_PTE_MODE : 1;
		unsigned int                    FORCE_NO_EXE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CPF_UTCL1_STATUS {
	struct {
		unsigned int                  FAULT_DETECTED : 1;
		unsigned int                  RETRY_DETECTED : 1;
		unsigned int                    PRT_DETECTED : 1;
		unsigned int                                 : 5;
		unsigned int                   FAULT_UTCL1ID : 6;
		unsigned int                                 : 2;
		unsigned int                   RETRY_UTCL1ID : 6;
		unsigned int                                 : 2;
		unsigned int                     PRT_UTCL1ID : 6;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CPG_LATENCY_STATS_DATA {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CPG_LATENCY_STATS_SELECT {
	struct {
		unsigned int                           INDEX : 5;
		unsigned int                                 : 25;
		unsigned int                           CLEAR : 1;
		unsigned int                          ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CPG_PERFCOUNTER0_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CPG_PERFCOUNTER0_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CPG_PERFCOUNTER0_SELECT__GFX09 {
	struct {
		unsigned int                       CNTR_SEL0 : 10;
		unsigned int                       CNTR_SEL1 : 10;
		unsigned int                        SPM_MODE : 4;
		unsigned int                      CNTR_MODE1 : 4;
		unsigned int                      CNTR_MODE0 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CPG_PERFCOUNTER0_SELECT1__GFX09 {
	struct {
		unsigned int                       CNTR_SEL2 : 10;
		unsigned int                       CNTR_SEL3 : 10;
		unsigned int                                 : 4;
		unsigned int                      CNTR_MODE3 : 4;
		unsigned int                      CNTR_MODE2 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CPG_PERFCOUNTER1_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CPG_PERFCOUNTER1_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CPG_PERFCOUNTER1_SELECT__GFX09 {
	struct {
		unsigned int                       CNTR_SEL0 : 10;
		unsigned int                       CNTR_SEL1 : 10;
		unsigned int                        SPM_MODE : 4;
		unsigned int                      CNTR_MODE1 : 4;
		unsigned int                      CNTR_MODE0 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CPG_TC_PERF_COUNTER_WINDOW_SELECT {
	struct {
		unsigned int                           INDEX : 5;
		unsigned int                                 : 25;
		unsigned int                          ALWAYS : 1;
		unsigned int                          ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CPG_UTCL1_CNTL {
	struct {
		unsigned int            XNACK_REDO_TIMER_CNT : 20;
		unsigned int                                 : 3;
		unsigned int                 VMID_RESET_MODE : 1;
		unsigned int                       DROP_MODE : 1;
		unsigned int                          BYPASS : 1;
		unsigned int                      INVALIDATE : 1;
		unsigned int                 FRAG_LIMIT_MODE : 1;
		unsigned int                     FORCE_SNOOP : 1;
		unsigned int      FORCE_SD_VMID_DIRTY__GFX09 : 1;
		unsigned int               MTYPE_NO_PTE_MODE : 1;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CPG_UTCL1_ERROR {
	struct {
		unsigned int             ERROR_DETECTED_HALT : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CPG_UTCL1_STATUS {
	struct {
		unsigned int                  FAULT_DETECTED : 1;
		unsigned int                  RETRY_DETECTED : 1;
		unsigned int                    PRT_DETECTED : 1;
		unsigned int                                 : 5;
		unsigned int                   FAULT_UTCL1ID : 6;
		unsigned int                                 : 2;
		unsigned int                   RETRY_UTCL1ID : 6;
		unsigned int                                 : 2;
		unsigned int                     PRT_UTCL1ID : 6;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_APPEND_ADDR_HI {
	struct {
		unsigned int                     MEM_ADDR_HI : 16;
		unsigned int                       CS_PS_SEL : 1;
		unsigned int                                 : 8;
		unsigned int                    CACHE_POLICY : 2;
		unsigned int                                 : 2;
		unsigned int                         COMMAND : 3;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_APPEND_ADDR_LO {
	struct {
		unsigned int                                 : 2;
		unsigned int                     MEM_ADDR_LO : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_APPEND_DATA_HI {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_APPEND_DATA_LO {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_APPEND_LAST_CS_FENCE_HI {
	struct {
		unsigned int                      LAST_FENCE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_APPEND_LAST_CS_FENCE_LO {
	struct {
		unsigned int                      LAST_FENCE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_APPEND_LAST_PS_FENCE_HI {
	struct {
		unsigned int                      LAST_FENCE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_APPEND_LAST_PS_FENCE_LO {
	struct {
		unsigned int                      LAST_FENCE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_AQL_SMM_STATUS {
	struct {
		unsigned int                   AQL_QUEUE_SMM : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ATOMIC_PREOP_HI {
	struct {
		unsigned int                 ATOMIC_PREOP_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ATOMIC_PREOP_LO {
	struct {
		unsigned int                 ATOMIC_PREOP_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_BUSY_STAT {
	struct {
		unsigned int               REG_BUS_FIFO_BUSY : 1;
		unsigned int                                 : 5;
		unsigned int              COHER_CNT_NEQ_ZERO : 1;
		unsigned int             PFP_PARSING_PACKETS : 1;
		unsigned int              ME_PARSING_PACKETS : 1;
		unsigned int                   RCIU_PFP_BUSY : 1;
		unsigned int                    RCIU_ME_BUSY : 1;
		unsigned int                                 : 1;
		unsigned int           SEM_CMDFIFO_NOT_EMPTY : 1;
		unsigned int          SEM_FAILED_AND_HOLDING : 1;
		unsigned int            SEM_POLLING_FOR_PASS : 1;
		unsigned int                GFX_CONTEXT_BUSY : 1;
		unsigned int                                 : 1;
		unsigned int                  ME_PARSER_BUSY : 1;
		unsigned int                   EOP_DONE_BUSY : 1;
		unsigned int                   STRM_OUT_BUSY : 1;
		unsigned int                 PIPE_STATS_BUSY : 1;
		unsigned int                    RCIU_CE_BUSY : 1;
		unsigned int              CE_PARSING_PACKETS : 1;
		unsigned int                                 : 9;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CEQ1_AVAIL {
	struct {
		unsigned int                    CEQ_CNT_RING : 12;
		unsigned int                                 : 4;
		unsigned int                     CEQ_CNT_IB1 : 12;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CEQ2_AVAIL {
	struct {
		unsigned int                     CEQ_CNT_IB2 : 12;
		unsigned int                                 : 4;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CE_COMPARE_COUNT {
	struct {
		unsigned int                   COMPARE_COUNT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CE_COMPLETION_STATUS {
	struct {
		unsigned int                          STATUS : 2;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CE_COUNTER {
	struct {
		unsigned int              CONST_ENGINE_COUNT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CE_DE_COUNT {
	struct {
		unsigned int               DRAW_ENGINE_COUNT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CE_HEADER_DUMP {
	struct {
		unsigned int                  CE_HEADER_DUMP : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CE_IB1_BASE_HI {
	struct {
		unsigned int                     IB1_BASE_HI : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CE_IB1_BASE_LO {
	struct {
		unsigned int                                 : 2;
		unsigned int                     IB1_BASE_LO : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CE_IB1_BUFSZ {
	struct {
		unsigned int                       IB1_BUFSZ : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CE_IB1_CMD_BUFSZ {
	struct {
		unsigned int                   IB1_CMD_REQSZ : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CE_IB1_OFFSET {
	struct {
		unsigned int                      IB1_OFFSET : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CE_IB2_BASE_HI {
	struct {
		unsigned int                     IB2_BASE_HI : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CE_IB2_BASE_LO {
	struct {
		unsigned int                                 : 2;
		unsigned int                     IB2_BASE_LO : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CE_IB2_BUFSZ {
	struct {
		unsigned int                       IB2_BUFSZ : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CE_IB2_CMD_BUFSZ {
	struct {
		unsigned int                   IB2_CMD_REQSZ : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CE_IB2_OFFSET {
	struct {
		unsigned int                      IB2_OFFSET : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CE_INIT_BASE_HI {
	struct {
		unsigned int                    INIT_BASE_HI : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CE_INIT_BASE_LO {
	struct {
		unsigned int                                 : 5;
		unsigned int                    INIT_BASE_LO : 27;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CE_INIT_BUFSZ {
	struct {
		unsigned int                      INIT_BUFSZ : 12;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CE_INIT_CMD_BUFSZ {
	struct {
		unsigned int                  INIT_CMD_REQSZ : 12;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CE_INSTR_PNTR {
	struct {
		unsigned int                      INSTR_PNTR : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CE_INTR_ROUTINE_START {
	struct {
		unsigned int                        IR_START : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CE_METADATA_BASE_ADDR {
	struct {
		unsigned int                         ADDR_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CE_METADATA_BASE_ADDR_HI {
	struct {
		unsigned int                         ADDR_HI : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CE_PRGRM_CNTR_START {
	struct {
		unsigned int                        IP_START : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CE_RB_OFFSET__GFX09 {
	struct {
		unsigned int                       RB_OFFSET : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CE_ROQ_IB1_STAT {
	struct {
		unsigned int              CEQ_RPTR_INDIRECT1 : 12;
		unsigned int                                 : 4;
		unsigned int              CEQ_WPTR_INDIRECT1 : 12;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CE_ROQ_IB2_STAT {
	struct {
		unsigned int              CEQ_RPTR_INDIRECT2 : 12;
		unsigned int                                 : 4;
		unsigned int              CEQ_WPTR_INDIRECT2 : 12;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CE_ROQ_RB_STAT {
	struct {
		unsigned int                CEQ_RPTR_PRIMARY : 12;
		unsigned int                                 : 4;
		unsigned int                CEQ_WPTR_PRIMARY : 12;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CE_UCODE_ADDR {
	struct {
		unsigned int                      UCODE_ADDR : 20;
		unsigned int                                 : 11;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CE_UCODE_DATA {
	struct {
		unsigned int                      UCODE_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CMD_DATA {
	struct {
		unsigned int                        CMD_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CMD_INDEX {
	struct {
		unsigned int                       CMD_INDEX : 11;
		unsigned int                                 : 1;
		unsigned int                      CMD_ME_SEL : 2;
		unsigned int                                 : 2;
		unsigned int                   CMD_QUEUE_SEL : 3;
		unsigned int                                 : 13;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CNTX_STAT {
	struct {
		unsigned int            ACTIVE_HP3D_CONTEXTS : 8;
		unsigned int            CURRENT_HP3D_CONTEXT : 3;
		unsigned int                                 : 9;
		unsigned int             ACTIVE_GFX_CONTEXTS : 8;
		unsigned int             CURRENT_GFX_CONTEXT : 3;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_COHER_BASE {
	struct {
		unsigned int                 COHER_BASE_256B : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_COHER_BASE_HI {
	struct {
		unsigned int              COHER_BASE_HI_256B : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_COHER_CNTL {
	struct {
		unsigned int                                 : 3;
		unsigned int                TC_NC_ACTION_ENA : 1;
		unsigned int                TC_WC_ACTION_ENA : 1;
		unsigned int      TC_INV_METADATA_ACTION_ENA : 1;
		unsigned int                                 : 9;
		unsigned int             TCL1_VOL_ACTION_ENA : 1;
		unsigned int                                 : 2;
		unsigned int                TC_WB_ACTION_ENA : 1;
		unsigned int                                 : 3;
		unsigned int                 TCL1_ACTION_ENA : 1;
		unsigned int                   TC_ACTION_ENA : 1;
		unsigned int                                 : 1;
		unsigned int                   CB_ACTION_ENA : 1;
		unsigned int                   DB_ACTION_ENA : 1;
		unsigned int            SH_KCACHE_ACTION_ENA : 1;
		unsigned int        SH_KCACHE_VOL_ACTION_ENA : 1;
		unsigned int            SH_ICACHE_ACTION_ENA : 1;
		unsigned int         SH_KCACHE_WB_ACTION_ENA : 1;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_COHER_SIZE {
	struct {
		unsigned int                 COHER_SIZE_256B : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_COHER_SIZE_HI {
	struct {
		unsigned int              COHER_SIZE_HI_256B : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_COHER_START_DELAY {
	struct {
		unsigned int               START_DELAY_COUNT : 6;
		unsigned int                                 : 26;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_COHER_STATUS {
	struct {
		unsigned int                                 : 24;
		unsigned int                            MEID : 2;
		unsigned int                                 : 5;
		unsigned int                          STATUS : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CONTEXT_CNTL__GFX09 {
	struct {
		unsigned int            ME0PIPE0_MAX_WD_CNTX : 3;
		unsigned int                                 : 1;
		unsigned int          ME0PIPE0_MAX_PIPE_CNTX : 3;
		unsigned int                                 : 9;
		unsigned int            ME0PIPE1_MAX_WD_CNTX : 3;
		unsigned int                                 : 1;
		unsigned int          ME0PIPE1_MAX_PIPE_CNTX : 3;
		unsigned int                                 : 9;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CPC_BUSY_STAT {
	struct {
		unsigned int                  MEC1_LOAD_BUSY : 1;
		unsigned int             MEC1_SEMAPOHRE_BUSY : 1;
		unsigned int                 MEC1_MUTEX_BUSY : 1;
		unsigned int               MEC1_MESSAGE_BUSY : 1;
		unsigned int             MEC1_EOP_QUEUE_BUSY : 1;
		unsigned int              MEC1_IQ_QUEUE_BUSY : 1;
		unsigned int              MEC1_IB_QUEUE_BUSY : 1;
		unsigned int                    MEC1_TC_BUSY : 1;
		unsigned int                   MEC1_DMA_BUSY : 1;
		unsigned int         MEC1_PARTIAL_FLUSH_BUSY : 1;
		unsigned int                 MEC1_PIPE0_BUSY : 1;
		unsigned int                 MEC1_PIPE1_BUSY : 1;
		unsigned int                 MEC1_PIPE2_BUSY : 1;
		unsigned int                 MEC1_PIPE3_BUSY : 1;
		unsigned int                                 : 2;
		unsigned int                  MEC2_LOAD_BUSY : 1;
		unsigned int             MEC2_SEMAPOHRE_BUSY : 1;
		unsigned int                 MEC2_MUTEX_BUSY : 1;
		unsigned int               MEC2_MESSAGE_BUSY : 1;
		unsigned int             MEC2_EOP_QUEUE_BUSY : 1;
		unsigned int              MEC2_IQ_QUEUE_BUSY : 1;
		unsigned int              MEC2_IB_QUEUE_BUSY : 1;
		unsigned int                    MEC2_TC_BUSY : 1;
		unsigned int                   MEC2_DMA_BUSY : 1;
		unsigned int         MEC2_PARTIAL_FLUSH_BUSY : 1;
		unsigned int                 MEC2_PIPE0_BUSY : 1;
		unsigned int                 MEC2_PIPE1_BUSY : 1;
		unsigned int                 MEC2_PIPE2_BUSY : 1;
		unsigned int                 MEC2_PIPE3_BUSY : 1;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CPC_GFX_CNTL {
	struct {
		unsigned int                         QUEUEID : 3;
		unsigned int                          PIPEID : 2;
		unsigned int                            MEID : 2;
		unsigned int                           VALID : 1;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CPC_GRBM_FREE_COUNT {
	struct {
		unsigned int                      FREE_COUNT : 6;
		unsigned int                                 : 26;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CPC_HALT_HYST_COUNT {
	struct {
		unsigned int                           COUNT : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CPC_IC_BASE_CNTL {
	struct {
		unsigned int                            VMID : 4;
		unsigned int                                 : 20;
		unsigned int                    CACHE_POLICY : 2;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CPC_IC_BASE_HI {
	struct {
		unsigned int                      IC_BASE_HI : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CPC_IC_BASE_LO {
	struct {
		unsigned int                                 : 12;
		unsigned int                      IC_BASE_LO : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CPC_IC_OP_CNTL {
	struct {
		unsigned int                INVALIDATE_CACHE : 1;
		unsigned int                                 : 3;
		unsigned int                    PRIME_ICACHE : 1;
		unsigned int                   ICACHE_PRIMED : 1;
		unsigned int                                 : 26;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CPC_MGCG_SYNC_CNTL {
	struct {
		unsigned int                 COOLDOWN_PERIOD : 8;
		unsigned int                   WARMUP_PERIOD : 8;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CPC_SCRATCH_DATA {
	struct {
		unsigned int                    SCRATCH_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CPC_SCRATCH_INDEX {
	struct {
		unsigned int                   SCRATCH_INDEX : 9;
		unsigned int                                 : 22;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CPC_STALLED_STAT1 {
	struct {
		unsigned int                                 : 3;
		unsigned int              RCIU_TX_FREE_STALL : 1;
		unsigned int             RCIU_PRIV_VIOLATION : 1;
		unsigned int                                 : 1;
		unsigned int              TCIU_TX_FREE_STALL : 1;
		unsigned int                                 : 1;
		unsigned int            MEC1_DECODING_PACKET : 1;
		unsigned int               MEC1_WAIT_ON_RCIU : 1;
		unsigned int          MEC1_WAIT_ON_RCIU_READ : 1;
		unsigned int                                 : 2;
		unsigned int           MEC1_WAIT_ON_ROQ_DATA : 1;
		unsigned int                                 : 2;
		unsigned int            MEC2_DECODING_PACKET : 1;
		unsigned int               MEC2_WAIT_ON_RCIU : 1;
		unsigned int          MEC2_WAIT_ON_RCIU_READ : 1;
		unsigned int                                 : 2;
		unsigned int           MEC2_WAIT_ON_ROQ_DATA : 1;
		unsigned int         UTCL2IU_WAITING_ON_FREE : 1;
		unsigned int         UTCL2IU_WAITING_ON_TAGS : 1;
		unsigned int          UTCL1_WAITING_ON_TRANS : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CPC_STATUS {
	struct {
		unsigned int                       MEC1_BUSY : 1;
		unsigned int                       MEC2_BUSY : 1;
		unsigned int                        DC0_BUSY : 1;
		unsigned int                        DC1_BUSY : 1;
		unsigned int                      RCIU1_BUSY : 1;
		unsigned int                      RCIU2_BUSY : 1;
		unsigned int                       ROQ1_BUSY : 1;
		unsigned int                       ROQ2_BUSY : 1;
		unsigned int                                 : 2;
		unsigned int                       TCIU_BUSY : 1;
		unsigned int                SCRATCH_RAM_BUSY : 1;
		unsigned int                         QU_BUSY : 1;
		unsigned int                    UTCL2IU_BUSY : 1;
		unsigned int               SAVE_RESTORE_BUSY : 1;
		unsigned int                                 : 14;
		unsigned int                    CPG_CPC_BUSY : 1;
		unsigned int                    CPF_CPC_BUSY : 1;
		unsigned int                        CPC_BUSY : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CPF_BUSY_STAT__GFX09 {
	struct {
		unsigned int               REG_BUS_FIFO_BUSY : 1;
		unsigned int                   CSF_RING_BUSY : 1;
		unsigned int              CSF_INDIRECT1_BUSY : 1;
		unsigned int              CSF_INDIRECT2_BUSY : 1;
		unsigned int                  CSF_STATE_BUSY : 1;
		unsigned int               CSF_CE_INDR1_BUSY : 1;
		unsigned int               CSF_CE_INDR2_BUSY : 1;
		unsigned int                CSF_ARBITER_BUSY : 1;
		unsigned int                  CSF_INPUT_BUSY : 1;
		unsigned int           OUTSTANDING_READ_TAGS : 1;
		unsigned int                                 : 1;
		unsigned int         HPD_PROCESSING_EOP_BUSY : 1;
		unsigned int               HQD_DISPATCH_BUSY : 1;
		unsigned int               HQD_IQ_TIMER_BUSY : 1;
		unsigned int            HQD_DMA_OFFLOAD_BUSY : 1;
		unsigned int         HQD_WAIT_SEMAPHORE_BUSY : 1;
		unsigned int       HQD_SIGNAL_SEMAPHORE_BUSY : 1;
		unsigned int                HQD_MESSAGE_BUSY : 1;
		unsigned int             HQD_PQ_FETCHER_BUSY : 1;
		unsigned int             HQD_IB_FETCHER_BUSY : 1;
		unsigned int             HQD_IQ_FETCHER_BUSY : 1;
		unsigned int            HQD_EOP_FETCHER_BUSY : 1;
		unsigned int          HQD_CONSUMED_RPTR_BUSY : 1;
		unsigned int            HQD_FETCHER_ARB_BUSY : 1;
		unsigned int              HQD_ROQ_ALIGN_BUSY : 1;
		unsigned int                HQD_ROQ_EOP_BUSY : 1;
		unsigned int                 HQD_ROQ_IQ_BUSY : 1;
		unsigned int                 HQD_ROQ_PQ_BUSY : 1;
		unsigned int                 HQD_ROQ_IB_BUSY : 1;
		unsigned int              HQD_WPTR_POLL_BUSY : 1;
		unsigned int                     HQD_PQ_BUSY : 1;
		unsigned int                     HQD_IB_BUSY : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CPF_GRBM_FREE_COUNT {
	struct {
		unsigned int                      FREE_COUNT : 3;
		unsigned int                                 : 29;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CPF_STALLED_STAT1 {
	struct {
		unsigned int              RING_FETCHING_DATA : 1;
		unsigned int             INDR1_FETCHING_DATA : 1;
		unsigned int             INDR2_FETCHING_DATA : 1;
		unsigned int             STATE_FETCHING_DATA : 1;
		unsigned int                                 : 1;
		unsigned int            TCIU_WAITING_ON_FREE : 1;
		unsigned int            TCIU_WAITING_ON_TAGS : 1;
		unsigned int         UTCL2IU_WAITING_ON_FREE : 1;
		unsigned int         UTCL2IU_WAITING_ON_TAGS : 1;
		unsigned int      GFX_UTCL1_WAITING_ON_TRANS : 1;
		unsigned int      CMP_UTCL1_WAITING_ON_TRANS : 1;
		unsigned int            RCIU_WAITING_ON_FREE : 1;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CPF_STATUS {
	struct {
		unsigned int              POST_WPTR_GFX_BUSY : 1;
		unsigned int                        CSF_BUSY : 1;
		unsigned int                                 : 2;
		unsigned int                  ROQ_ALIGN_BUSY : 1;
		unsigned int                   ROQ_RING_BUSY : 1;
		unsigned int              ROQ_INDIRECT1_BUSY : 1;
		unsigned int              ROQ_INDIRECT2_BUSY : 1;
		unsigned int                  ROQ_STATE_BUSY : 1;
		unsigned int                ROQ_CE_RING_BUSY : 1;
		unsigned int           ROQ_CE_INDIRECT1_BUSY : 1;
		unsigned int           ROQ_CE_INDIRECT2_BUSY : 1;
		unsigned int                  SEMAPHORE_BUSY : 1;
		unsigned int                  INTERRUPT_BUSY : 1;
		unsigned int                       TCIU_BUSY : 1;
		unsigned int                        HQD_BUSY : 1;
		unsigned int                        PRT_BUSY : 1;
		unsigned int                    UTCL2IU_BUSY : 1;
		unsigned int                                 : 8;
		unsigned int                    CPF_GFX_BUSY : 1;
		unsigned int                    CPF_CMP_BUSY : 1;
		unsigned int              GRBM_CPF_STAT_BUSY : 2;
		unsigned int                    CPC_CPF_BUSY : 1;
		unsigned int                        CPF_BUSY : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_CSF_STAT {
	struct {
		unsigned int                                 : 8;
		unsigned int            BUFFER_REQUEST_COUNT : 9;
		unsigned int                                 : 15;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_DEVICE_ID {
	struct {
		unsigned int                       DEVICE_ID : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_DE_CE_COUNT {
	struct {
		unsigned int              CONST_ENGINE_COUNT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_DE_DE_COUNT {
	struct {
		unsigned int               DRAW_ENGINE_COUNT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_DE_LAST_INVAL_COUNT {
	struct {
		unsigned int                LAST_INVAL_COUNT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_DFY_ADDR_HI {
	struct {
		unsigned int                         ADDR_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_DFY_ADDR_LO {
	struct {
		unsigned int                                 : 5;
		unsigned int                         ADDR_LO : 27;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_DFY_CMD {
	struct {
		unsigned int                          OFFSET : 9;
		unsigned int                                 : 7;
		unsigned int                            SIZE : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_DFY_CNTL__GFX09 {
	struct {
		unsigned int                          POLICY : 1;
		unsigned int                                 : 1;
		unsigned int                           MTYPE : 2;
		unsigned int                                 : 22;
		unsigned int                     TPI_SDP_SEL : 1;
		unsigned int                       WRITE_DIS : 1;
		unsigned int                      LFSR_RESET : 1;
		unsigned int                            MODE : 2;
		unsigned int                          ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_DFY_DATA_0 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_DFY_DATA_1 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_DFY_DATA_10 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_DFY_DATA_11 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_DFY_DATA_12 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_DFY_DATA_13 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_DFY_DATA_14 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_DFY_DATA_15 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_DFY_DATA_2 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_DFY_DATA_3 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_DFY_DATA_4 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_DFY_DATA_5 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_DFY_DATA_6 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_DFY_DATA_7 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_DFY_DATA_8 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_DFY_DATA_9 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_DFY_STAT {
	struct {
		unsigned int                     BURST_COUNT : 16;
		unsigned int                    TAGS_PENDING : 11;
		unsigned int                                 : 4;
		unsigned int                            BUSY : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_DISPATCH_INDR_ADDR {
	struct {
		unsigned int                         ADDR_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_DISPATCH_INDR_ADDR_HI {
	struct {
		unsigned int                         ADDR_HI : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_DMA_CNTL {
	struct {
		unsigned int             UTCL1_FAULT_CONTROL : 1;
		unsigned int                                 : 3;
		unsigned int                     MIN_AVAILSZ : 2;
		unsigned int                                 : 10;
		unsigned int                    BUFFER_DEPTH : 9;
		unsigned int                                 : 3;
		unsigned int                  PIO_FIFO_EMPTY : 1;
		unsigned int                   PIO_FIFO_FULL : 1;
		unsigned int                       PIO_COUNT : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_DMA_ME_COMMAND {
	struct {
		unsigned int                      BYTE_COUNT : 26;
		unsigned int                             SAS : 1;
		unsigned int                             DAS : 1;
		unsigned int                            SAIC : 1;
		unsigned int                            DAIC : 1;
		unsigned int                        RAW_WAIT : 1;
		unsigned int                          DIS_WC : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_DMA_ME_CONTROL__GFX09 {
	struct {
		unsigned int                                 : 10;
		unsigned int                    MEMLOG_CLEAR : 1;
		unsigned int                                 : 2;
		unsigned int                SRC_CACHE_POLICY : 1;
		unsigned int                                 : 6;
		unsigned int                      DST_SELECT : 2;
		unsigned int                                 : 3;
		unsigned int                DST_CACHE_POLICY : 1;
		unsigned int                                 : 3;
		unsigned int                      SRC_SELECT : 2;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_DMA_ME_DST_ADDR {
	struct {
		unsigned int                        DST_ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_DMA_ME_DST_ADDR_HI {
	struct {
		unsigned int                     DST_ADDR_HI : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_DMA_ME_SRC_ADDR {
	struct {
		unsigned int                        SRC_ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_DMA_ME_SRC_ADDR_HI {
	struct {
		unsigned int                     SRC_ADDR_HI : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_DMA_PFP_COMMAND {
	struct {
		unsigned int                      BYTE_COUNT : 26;
		unsigned int                             SAS : 1;
		unsigned int                             DAS : 1;
		unsigned int                            SAIC : 1;
		unsigned int                            DAIC : 1;
		unsigned int                        RAW_WAIT : 1;
		unsigned int                          DIS_WC : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_DMA_PFP_CONTROL__GFX09 {
	struct {
		unsigned int                                 : 10;
		unsigned int                    MEMLOG_CLEAR : 1;
		unsigned int                                 : 2;
		unsigned int                SRC_CACHE_POLICY : 1;
		unsigned int                                 : 6;
		unsigned int                      DST_SELECT : 2;
		unsigned int                                 : 3;
		unsigned int                DST_CACHE_POLICY : 1;
		unsigned int                                 : 3;
		unsigned int                      SRC_SELECT : 2;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_DMA_PFP_DST_ADDR {
	struct {
		unsigned int                        DST_ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_DMA_PFP_DST_ADDR_HI {
	struct {
		unsigned int                     DST_ADDR_HI : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_DMA_PFP_SRC_ADDR {
	struct {
		unsigned int                        SRC_ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_DMA_PFP_SRC_ADDR_HI {
	struct {
		unsigned int                     SRC_ADDR_HI : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_DMA_PIO_COMMAND {
	struct {
		unsigned int                      BYTE_COUNT : 26;
		unsigned int                                 : 1;
		unsigned int                             DAS : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_DMA_READ_TAGS {
	struct {
		unsigned int                    DMA_READ_TAG : 26;
		unsigned int                                 : 2;
		unsigned int              DMA_READ_TAG_VALID : 1;
		unsigned int                                 : 3;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_DRAW_INDX_INDR_ADDR {
	struct {
		unsigned int                         ADDR_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_DRAW_INDX_INDR_ADDR_HI {
	struct {
		unsigned int                         ADDR_HI : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_DRAW_OBJECT {
	struct {
		unsigned int                          OBJECT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_DRAW_OBJECT_COUNTER {
	struct {
		unsigned int                           COUNT : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_DRAW_WINDOW_CNTL {
	struct {
		unsigned int      DISABLE_DRAW_WINDOW_LO_MAX : 1;
		unsigned int      DISABLE_DRAW_WINDOW_LO_MIN : 1;
		unsigned int          DISABLE_DRAW_WINDOW_HI : 1;
		unsigned int                                 : 5;
		unsigned int                            MODE : 1;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_DRAW_WINDOW_HI {
	struct {
		unsigned int                       WINDOW_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_DRAW_WINDOW_LO {
	struct {
		unsigned int                             MIN : 16;
		unsigned int                             MAX : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_DRAW_WINDOW_MASK_HI {
	struct {
		unsigned int                  WINDOW_MASK_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ECC_FIRSTOCCURRENCE {
	struct {
		unsigned int                       INTERFACE : 2;
		unsigned int                                 : 2;
		unsigned int                          CLIENT : 4;
		unsigned int                              ME : 2;
		unsigned int                            PIPE : 2;
		unsigned int                           QUEUE : 3;
		unsigned int                                 : 1;
		unsigned int                            VMID : 4;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ECC_FIRSTOCCURRENCE_RING0 {
	struct {
		unsigned int                        OBSOLETE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ECC_FIRSTOCCURRENCE_RING1 {
	struct {
		unsigned int                        OBSOLETE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ECC_FIRSTOCCURRENCE_RING2 {
	struct {
		unsigned int                        OBSOLETE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_EOPQ_WAIT_TIME {
	struct {
		unsigned int                       WAIT_TIME : 10;
		unsigned int                     SCALE_COUNT : 8;
		unsigned int                                 : 14;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_EOP_DONE_ADDR_HI {
	struct {
		unsigned int                         ADDR_HI : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_EOP_DONE_ADDR_LO {
	struct {
		unsigned int                                 : 2;
		unsigned int                         ADDR_LO : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_EOP_DONE_CNTX_ID {
	struct {
		unsigned int                         CNTX_ID : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_EOP_DONE_DATA_CNTL {
	struct {
		unsigned int                                 : 16;
		unsigned int                         DST_SEL : 2;
		unsigned int                                 : 6;
		unsigned int                         INT_SEL : 3;
		unsigned int                                 : 2;
		unsigned int                        DATA_SEL : 3;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_EOP_DONE_DATA_HI {
	struct {
		unsigned int                         DATA_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_EOP_DONE_DATA_LO {
	struct {
		unsigned int                         DATA_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_EOP_DONE_EVENT_CNTL__GFX09 {
	struct {
		unsigned int                     WBINV_TC_OP : 7;
		unsigned int                                 : 5;
		unsigned int                WBINV_ACTION_ENA : 6;
		unsigned int                                 : 7;
		unsigned int                    CACHE_POLICY : 1;
		unsigned int                                 : 2;
		unsigned int                         EXECUTE : 1;
		unsigned int                                 : 3;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_EOP_LAST_FENCE_HI {
	struct {
		unsigned int                   LAST_FENCE_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_EOP_LAST_FENCE_LO {
	struct {
		unsigned int                   LAST_FENCE_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_FATAL_ERROR {
	struct {
		unsigned int                 CPF_FATAL_ERROR : 1;
		unsigned int                 CPG_FATAL_ERROR : 1;
		unsigned int                   GFX_HALT_PROC : 1;
		unsigned int             DIS_CPG_FATAL_ERROR : 1;
		unsigned int          CPG_TAG_FATAL_ERROR_EN : 1;
		unsigned int                                 : 27;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_GDS_ATOMIC0_PREOP_HI {
	struct {
		unsigned int            GDS_ATOMIC0_PREOP_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_GDS_ATOMIC0_PREOP_LO {
	struct {
		unsigned int            GDS_ATOMIC0_PREOP_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_GDS_ATOMIC1_PREOP_HI {
	struct {
		unsigned int            GDS_ATOMIC1_PREOP_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_GDS_ATOMIC1_PREOP_LO {
	struct {
		unsigned int            GDS_ATOMIC1_PREOP_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_GDS_BKUP_ADDR {
	struct {
		unsigned int                         ADDR_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_GDS_BKUP_ADDR_HI {
	struct {
		unsigned int                         ADDR_HI : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_GFX_ERROR__GFX09 {
	struct {
		unsigned int                    EDC_ERROR_ID : 4;
		unsigned int                       SUA_ERROR : 1;
		unsigned int                     RSVD1_ERROR : 1;
		unsigned int                     RSVD2_ERROR : 1;
		unsigned int                 SEM_UTCL1_ERROR : 1;
		unsigned int             QU_STRM_UTCL1_ERROR : 1;
		unsigned int              QU_EOP_UTCL1_ERROR : 1;
		unsigned int             QU_PIPE_UTCL1_ERROR : 1;
		unsigned int             QU_READ_UTCL1_ERROR : 1;
		unsigned int          SYNC_MEMRD_UTCL1_ERROR : 1;
		unsigned int          SYNC_MEMWR_UTCL1_ERROR : 1;
		unsigned int              SHADOW_UTCL1_ERROR : 1;
		unsigned int              APPEND_UTCL1_ERROR : 1;
		unsigned int              CE_DMA_UTCL1_ERROR : 1;
		unsigned int          PFP_VGTDMA_UTCL1_ERROR : 1;
		unsigned int             DMA_SRC_UTCL1_ERROR : 1;
		unsigned int             DMA_DST_UTCL1_ERROR : 1;
		unsigned int              PFP_TC_UTCL1_ERROR : 1;
		unsigned int               ME_TC_UTCL1_ERROR : 1;
		unsigned int               CE_TC_UTCL1_ERROR : 1;
		unsigned int             PRT_LOD_UTCL1_ERROR : 1;
		unsigned int           RDPTR_RPT_UTCL1_ERROR : 1;
		unsigned int          RB_FETCHER_UTCL1_ERROR : 1;
		unsigned int          I1_FETCHER_UTCL1_ERROR : 1;
		unsigned int          I2_FETCHER_UTCL1_ERROR : 1;
		unsigned int          C1_FETCHER_UTCL1_ERROR : 1;
		unsigned int          C2_FETCHER_UTCL1_ERROR : 1;
		unsigned int          ST_FETCHER_UTCL1_ERROR : 1;
		unsigned int             CE_INIT_UTCL1_ERROR : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_GFX_MQD_BASE_ADDR {
	struct {
		unsigned int                                 : 2;
		unsigned int                       BASE_ADDR : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_GFX_MQD_BASE_ADDR_HI {
	struct {
		unsigned int                    BASE_ADDR_HI : 16;
		unsigned int                                 : 12;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_GFX_MQD_CONTROL {
	struct {
		unsigned int                            VMID : 4;
		unsigned int                                 : 4;
		unsigned int                                 : 15;
		unsigned int                     EXE_DISABLE : 1;
		unsigned int                    CACHE_POLICY : 2;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_GRBM_FREE_COUNT {
	struct {
		unsigned int                      FREE_COUNT : 6;
		unsigned int                                 : 2;
		unsigned int                  FREE_COUNT_GDS : 6;
		unsigned int                                 : 2;
		unsigned int                  FREE_COUNT_PFP : 6;
		unsigned int                                 : 10;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HPD_ROQ_OFFSETS {
	struct {
		unsigned int                       IQ_OFFSET : 3;
		unsigned int                                 : 5;
		unsigned int                       PQ_OFFSET : 6;
		unsigned int                                 : 2;
		unsigned int                       IB_OFFSET : 7;
		unsigned int                                 : 9;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HPD_STATUS0 {
	struct {
		unsigned int                     QUEUE_STATE : 5;
		unsigned int                    MAPPED_QUEUE : 3;
		unsigned int                 QUEUE_AVAILABLE : 8;
		unsigned int                    FETCHING_MQD : 1;
		unsigned int            PEND_TXFER_SIZE_PQIB : 1;
		unsigned int              PEND_TXFER_SIZE_IQ : 1;
		unsigned int                                 : 1;
		unsigned int               FORCE_QUEUE_STATE : 5;
		unsigned int                                 : 2;
		unsigned int                                 : 4;
		unsigned int                     FORCE_QUEUE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HPD_UTCL1_CNTL {
	struct {
		unsigned int                          SELECT : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HPD_UTCL1_ERROR {
	struct {
		unsigned int                         ADDR_HI : 16;
		unsigned int                            TYPE : 1;
		unsigned int                                 : 3;
		unsigned int                            VMID : 4;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HPD_UTCL1_ERROR_ADDR {
	struct {
		unsigned int                                 : 12;
		unsigned int                            ADDR : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_ACTIVE {
	struct {
		unsigned int                          ACTIVE : 1;
		unsigned int                       BUSY_GATE : 1;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_AQL_CONTROL {
	struct {
		unsigned int                        CONTROL0 : 15;
		unsigned int                     CONTROL0_EN : 1;
		unsigned int                        CONTROL1 : 15;
		unsigned int                     CONTROL1_EN : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_ATOMIC0_PREOP_HI {
	struct {
		unsigned int                ATOMIC0_PREOP_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_ATOMIC0_PREOP_LO {
	struct {
		unsigned int                ATOMIC0_PREOP_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_ATOMIC1_PREOP_HI {
	struct {
		unsigned int                ATOMIC1_PREOP_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_ATOMIC1_PREOP_LO {
	struct {
		unsigned int                ATOMIC1_PREOP_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_CNTL_STACK_OFFSET {
	struct {
		unsigned int                                 : 2;
		unsigned int                          OFFSET : 13;
		unsigned int                                 : 17;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_CNTL_STACK_SIZE {
	struct {
		unsigned int                                 : 12;
		unsigned int                            SIZE : 3;
		unsigned int                                 : 17;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_CTX_SAVE_BASE_ADDR_HI {
	struct {
		unsigned int                         ADDR_HI : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_CTX_SAVE_BASE_ADDR_LO {
	struct {
		unsigned int                                 : 12;
		unsigned int                            ADDR : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_CTX_SAVE_CONTROL {
	struct {
		unsigned int                                 : 3;
		unsigned int                          POLICY : 2;
		unsigned int                                 : 18;
		unsigned int                     EXE_DISABLE : 1;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_CTX_SAVE_SIZE {
	struct {
		unsigned int                                 : 12;
		unsigned int                            SIZE : 13;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_DEQUEUE_REQUEST {
	struct {
		unsigned int                     DEQUEUE_REQ : 4;
		unsigned int                     IQ_REQ_PEND : 1;
		unsigned int                                 : 3;
		unsigned int                     DEQUEUE_INT : 1;
		unsigned int                  IQ_REQ_PEND_EN : 1;
		unsigned int                  DEQUEUE_REQ_EN : 1;
		unsigned int                                 : 21;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_DMA_OFFLOAD {
	struct {
		unsigned int                     DMA_OFFLOAD : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_EOP_BASE_ADDR {
	struct {
		unsigned int                       BASE_ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_EOP_BASE_ADDR_HI {
	struct {
		unsigned int                    BASE_ADDR_HI : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_EOP_CONTROL__GFX09 {
	struct {
		unsigned int                        EOP_SIZE : 6;
		unsigned int                                 : 2;
		unsigned int                  PROCESSING_EOP : 1;
		unsigned int                                 : 3;
		unsigned int                  PROCESS_EOP_EN : 1;
		unsigned int                PROCESSING_EOPIB : 1;
		unsigned int                PROCESS_EOPIB_EN : 1;
		unsigned int                                 : 6;
		unsigned int                    HALT_FETCHER : 1;
		unsigned int                 HALT_FETCHER_EN : 1;
		unsigned int                     EXE_DISABLE : 1;
		unsigned int                    CACHE_POLICY : 1;
		unsigned int                                 : 4;
		unsigned int                  SIG_SEM_RESULT : 2;
		unsigned int                    PEND_SIG_SEM : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_EOP_EVENTS {
	struct {
		unsigned int                     EVENT_COUNT : 12;
		unsigned int                                 : 4;
		unsigned int           CS_PARTIAL_FLUSH_PEND : 1;
		unsigned int                                 : 15;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_EOP_RPTR {
	struct {
		unsigned int                            RPTR : 13;
		unsigned int                                 : 15;
		unsigned int                   RESET_FETCHER : 1;
		unsigned int                    DEQUEUE_PEND : 1;
		unsigned int               RPTR_EQ_CSMD_WPTR : 1;
		unsigned int                    INIT_FETCHER : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_EOP_WPTR {
	struct {
		unsigned int                            WPTR : 13;
		unsigned int                                 : 2;
		unsigned int                       EOP_EMPTY : 1;
		unsigned int                       EOP_AVAIL : 13;
		unsigned int                                 : 3;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_EOP_WPTR_MEM {
	struct {
		unsigned int                            WPTR : 13;
		unsigned int                                 : 19;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_ERROR {
	struct {
		unsigned int                    EDC_ERROR_ID : 4;
		unsigned int                       SUA_ERROR : 1;
		unsigned int                       AQL_ERROR : 1;
		unsigned int                                 : 2;
		unsigned int                  PQ_UTCL1_ERROR : 1;
		unsigned int                  IB_UTCL1_ERROR : 1;
		unsigned int                 EOP_UTCL1_ERROR : 1;
		unsigned int                  IQ_UTCL1_ERROR : 1;
		unsigned int                RRPT_UTCL1_ERROR : 1;
		unsigned int                 WPP_UTCL1_ERROR : 1;
		unsigned int                 SEM_UTCL1_ERROR : 1;
		unsigned int             DMA_SRC_UTCL1_ERROR : 1;
		unsigned int             DMA_DST_UTCL1_ERROR : 1;
		unsigned int                  SR_UTCL1_ERROR : 1;
		unsigned int                  QU_UTCL1_ERROR : 1;
		unsigned int                  TC_UTCL1_ERROR : 1;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_GDS_RESOURCE_STATE {
	struct {
		unsigned int                     OA_REQUIRED : 1;
		unsigned int                     OA_ACQUIRED : 1;
		unsigned int                                 : 2;
		unsigned int                        GWS_SIZE : 6;
		unsigned int                                 : 2;
		unsigned int                        GWS_PNTR : 6;
		unsigned int                                 : 14;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_GFX_CONTROL {
	struct {
		unsigned int                         MESSAGE : 4;
		unsigned int                            MISC : 11;
		unsigned int               DB_UPDATED_MSG_EN : 1;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_GFX_STATUS {
	struct {
		unsigned int                          STATUS : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_HQ_CONTROL0 {
	struct {
		unsigned int                         CONTROL : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_HQ_CONTROL1 {
	struct {
		unsigned int                         CONTROL : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_HQ_SCHEDULER0 {
	struct {
		unsigned int                       SCHEDULER : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_HQ_SCHEDULER1 {
	struct {
		unsigned int                       SCHEDULER : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_HQ_STATUS0 {
	struct {
		unsigned int                  DEQUEUE_STATUS : 2;
		unsigned int               DEQUEUE_RETRY_CNT : 2;
		unsigned int                         RSV_6_4 : 3;
		unsigned int                SCRATCH_RAM_INIT : 1;
		unsigned int                      TCL2_DIRTY : 1;
		unsigned int                    PG_ACTIVATED : 1;
		unsigned int                      RSVR_29_10 : 20;
		unsigned int                      QUEUE_IDLE : 1;
		unsigned int               DB_UPDATED_MSG_EN : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_HQ_STATUS1 {
	struct {
		unsigned int                          STATUS : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_IB_BASE_ADDR {
	struct {
		unsigned int                                 : 2;
		unsigned int                    IB_BASE_ADDR : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_IB_BASE_ADDR_HI {
	struct {
		unsigned int                 IB_BASE_ADDR_HI : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_IB_CONTROL__GFX09 {
	struct {
		unsigned int                         IB_SIZE : 20;
		unsigned int               MIN_IB_AVAIL_SIZE : 2;
		unsigned int                                 : 1;
		unsigned int                  IB_EXE_DISABLE : 1;
		unsigned int                 IB_CACHE_POLICY : 1;
		unsigned int                                 : 5;
		unsigned int                                 : 1;
		unsigned int                   PROCESSING_IB : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_IB_RPTR {
	struct {
		unsigned int                 CONSUMED_OFFSET : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_IQ_RPTR {
	struct {
		unsigned int                          OFFSET : 6;
		unsigned int                                 : 26;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_IQ_TIMER__GFX09 {
	struct {
		unsigned int                       WAIT_TIME : 8;
		unsigned int                      RETRY_TYPE : 3;
		unsigned int                IMMEDIATE_EXPIRE : 1;
		unsigned int                  INTERRUPT_TYPE : 2;
		unsigned int                     CLOCK_COUNT : 2;
		unsigned int                  INTERRUPT_SIZE : 6;
		unsigned int                   QUANTUM_TIMER : 1;
		unsigned int                     EXE_DISABLE : 1;
		unsigned int                    CACHE_POLICY : 1;
		unsigned int                      QUEUE_TYPE : 1;
		unsigned int                                 : 2;
		unsigned int                     REARM_TIMER : 1;
		unsigned int                   PROCESS_IQ_EN : 1;
		unsigned int                   PROCESSING_IQ : 1;
		unsigned int                          ACTIVE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_MSG_TYPE {
	struct {
		unsigned int                          ACTION : 3;
		unsigned int                                 : 1;
		unsigned int                      SAVE_STATE : 3;
		unsigned int                                 : 25;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_OFFLOAD {
	struct {
		unsigned int                     DMA_OFFLOAD : 1;
		unsigned int                  DMA_OFFLOAD_EN : 1;
		unsigned int                     AQL_OFFLOAD : 1;
		unsigned int                  AQL_OFFLOAD_EN : 1;
		unsigned int                     EOP_OFFLOAD : 1;
		unsigned int                  EOP_OFFLOAD_EN : 1;
		unsigned int                                 : 26;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_PERSISTENT_STATE {
	struct {
		unsigned int                     PRELOAD_REQ : 1;
		unsigned int                                 : 6;
		unsigned int                                 : 1;
		unsigned int                    PRELOAD_SIZE : 10;
		unsigned int                                 : 3;
		unsigned int               WPP_SWITCH_QOS_EN : 1;
		unsigned int                IQ_SWITCH_QOS_EN : 1;
		unsigned int                IB_SWITCH_QOS_EN : 1;
		unsigned int               EOP_SWITCH_QOS_EN : 1;
		unsigned int                PQ_SWITCH_QOS_EN : 1;
		unsigned int               TC_OFFLOAD_QOS_EN : 1;
		unsigned int            CACHE_FULL_PACKET_EN : 1;
		unsigned int                  RESTORE_ACTIVE : 1;
		unsigned int                  RELAUNCH_WAVES : 1;
		unsigned int                    QSWITCH_MODE : 1;
		unsigned int                     DISP_ACTIVE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_PIPE_PRIORITY {
	struct {
		unsigned int                   PIPE_PRIORITY : 2;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_PQ_BASE {
	struct {
		unsigned int                            ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_PQ_BASE_HI {
	struct {
		unsigned int                         ADDR_HI : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_PQ_CONTROL__GFX09 {
	struct {
		unsigned int                      QUEUE_SIZE : 6;
		unsigned int                      WPTR_CARRY : 1;
		unsigned int                      RPTR_CARRY : 1;
		unsigned int                 RPTR_BLOCK_SIZE : 6;
		unsigned int                   QUEUE_FULL_EN : 1;
		unsigned int                        PQ_EMPTY : 1;
		unsigned int                    WPP_CLAMP_EN : 1;
		unsigned int                     ENDIAN_SWAP : 2;
		unsigned int                                 : 1;
		unsigned int                  MIN_AVAIL_SIZE : 2;
		unsigned int                             TMZ : 1;
		unsigned int                     EXE_DISABLE : 1;
		unsigned int                    CACHE_POLICY : 1;
		unsigned int                 SLOT_BASED_WPTR : 2;
		unsigned int                  NO_UPDATE_RPTR : 1;
		unsigned int                  UNORD_DISPATCH : 1;
		unsigned int                  ROQ_PQ_IB_FLIP : 1;
		unsigned int                      PRIV_STATE : 1;
		unsigned int                       KMD_QUEUE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_PQ_DOORBELL_CONTROL {
	struct {
		unsigned int                   DOORBELL_MODE : 1;
		unsigned int               DOORBELL_BIF_DROP : 1;
		unsigned int                 DOORBELL_OFFSET : 26;
		unsigned int                 DOORBELL_SOURCE : 1;
		unsigned int               DOORBELL_SCHD_HIT : 1;
		unsigned int                     DOORBELL_EN : 1;
		unsigned int                    DOORBELL_HIT : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_PQ_RPTR {
	struct {
		unsigned int                 CONSUMED_OFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_PQ_RPTR_REPORT_ADDR {
	struct {
		unsigned int                                 : 2;
		unsigned int                RPTR_REPORT_ADDR : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_PQ_RPTR_REPORT_ADDR_HI {
	struct {
		unsigned int             RPTR_REPORT_ADDR_HI : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_PQ_WPTR_HI {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_PQ_WPTR_LO {
	struct {
		unsigned int                          OFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_PQ_WPTR_POLL_ADDR {
	struct {
		unsigned int                                 : 3;
		unsigned int                       WPTR_ADDR : 29;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_PQ_WPTR_POLL_ADDR_HI {
	struct {
		unsigned int                    WPTR_ADDR_HI : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_QUANTUM {
	struct {
		unsigned int                      QUANTUM_EN : 1;
		unsigned int                                 : 3;
		unsigned int                   QUANTUM_SCALE : 1;
		unsigned int                                 : 3;
		unsigned int                QUANTUM_DURATION : 6;
		unsigned int                                 : 17;
		unsigned int                  QUANTUM_ACTIVE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_QUEUE_PRIORITY {
	struct {
		unsigned int                  PRIORITY_LEVEL : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_SEMA_CMD {
	struct {
		unsigned int                           RETRY : 1;
		unsigned int                          RESULT : 2;
		unsigned int                                 : 5;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_VMID {
	struct {
		unsigned int                            VMID : 4;
		unsigned int                                 : 4;
		unsigned int                         IB_VMID : 4;
		unsigned int                                 : 4;
		unsigned int                            VQID : 10;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HQD_WG_STATE_OFFSET {
	struct {
		unsigned int                                 : 2;
		unsigned int                          OFFSET : 23;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HYP_CE_UCODE_ADDR {
	struct {
		unsigned int                      UCODE_ADDR : 20;
		unsigned int                                 : 11;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HYP_CE_UCODE_DATA {
	struct {
		unsigned int                      UCODE_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HYP_MEC1_UCODE_ADDR {
	struct {
		unsigned int                      UCODE_ADDR : 20;
		unsigned int                                 : 11;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HYP_MEC1_UCODE_DATA {
	struct {
		unsigned int                      UCODE_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HYP_MEC2_UCODE_ADDR {
	struct {
		unsigned int                      UCODE_ADDR : 20;
		unsigned int                                 : 11;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HYP_MEC2_UCODE_DATA {
	struct {
		unsigned int                      UCODE_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HYP_ME_UCODE_ADDR {
	struct {
		unsigned int                      UCODE_ADDR : 20;
		unsigned int                                 : 11;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HYP_ME_UCODE_DATA {
	struct {
		unsigned int                      UCODE_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HYP_PFP_UCODE_ADDR {
	struct {
		unsigned int                      UCODE_ADDR : 20;
		unsigned int                                 : 11;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_HYP_PFP_UCODE_DATA {
	struct {
		unsigned int                      UCODE_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_IB1_BASE_HI {
	struct {
		unsigned int                     IB1_BASE_HI : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_IB1_BASE_LO {
	struct {
		unsigned int                                 : 2;
		unsigned int                     IB1_BASE_LO : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_IB1_BUFSZ {
	struct {
		unsigned int                       IB1_BUFSZ : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_IB1_CMD_BUFSZ {
	struct {
		unsigned int                   IB1_CMD_REQSZ : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_IB1_OFFSET {
	struct {
		unsigned int                      IB1_OFFSET : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_IB1_PREAMBLE_BEGIN {
	struct {
		unsigned int              IB1_PREAMBLE_BEGIN : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_IB1_PREAMBLE_END {
	struct {
		unsigned int                IB1_PREAMBLE_END : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_IB2_BASE_HI {
	struct {
		unsigned int                     IB2_BASE_HI : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_IB2_BASE_LO {
	struct {
		unsigned int                                 : 2;
		unsigned int                     IB2_BASE_LO : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_IB2_BUFSZ {
	struct {
		unsigned int                       IB2_BUFSZ : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_IB2_CMD_BUFSZ {
	struct {
		unsigned int                   IB2_CMD_REQSZ : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_IB2_OFFSET {
	struct {
		unsigned int                      IB2_OFFSET : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_IB2_PREAMBLE_BEGIN {
	struct {
		unsigned int              IB2_PREAMBLE_BEGIN : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_IB2_PREAMBLE_END {
	struct {
		unsigned int                IB2_PREAMBLE_END : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_INDEX_BASE_ADDR {
	struct {
		unsigned int                         ADDR_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_INDEX_BASE_ADDR_HI {
	struct {
		unsigned int                         ADDR_HI : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_INDEX_TYPE {
	struct {
		unsigned int                      INDEX_TYPE : 2;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_INT_CNTL {
	struct {
		unsigned int                                 : 8;
		unsigned int                                 : 3;
		unsigned int    CP_VM_DOORBELL_WR_INT_ENABLE : 1;
		unsigned int                                 : 2;
		unsigned int         CP_ECC_ERROR_INT_ENABLE : 1;
		unsigned int                                 : 1;
		unsigned int                  GPF_INT_ENABLE : 1;
		unsigned int     WRM_POLL_TIMEOUT_INT_ENABLE : 1;
		unsigned int             CMP_BUSY_INT_ENABLE : 1;
		unsigned int            CNTX_BUSY_INT_ENABLE : 1;
		unsigned int           CNTX_EMPTY_INT_ENABLE : 1;
		unsigned int             GFX_IDLE_INT_ENABLE : 1;
		unsigned int           PRIV_INSTR_INT_ENABLE : 1;
		unsigned int             PRIV_REG_INT_ENABLE : 1;
		unsigned int         OPCODE_ERROR_INT_ENABLE : 1;
		unsigned int                                 : 1;
		unsigned int           TIME_STAMP_INT_ENABLE : 1;
		unsigned int   RESERVED_BIT_ERROR_INT_ENABLE : 1;
		unsigned int                                 : 1;
		unsigned int             GENERIC2_INT_ENABLE : 1;
		unsigned int             GENERIC1_INT_ENABLE : 1;
		unsigned int             GENERIC0_INT_ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_INT_CNTL_RING0 {
	struct {
		unsigned int                                 : 8;
		unsigned int                                 : 3;
		unsigned int    CP_VM_DOORBELL_WR_INT_ENABLE : 1;
		unsigned int                                 : 2;
		unsigned int         CP_ECC_ERROR_INT_ENABLE : 1;
		unsigned int                                 : 1;
		unsigned int                  GPF_INT_ENABLE : 1;
		unsigned int     WRM_POLL_TIMEOUT_INT_ENABLE : 1;
		unsigned int             CMP_BUSY_INT_ENABLE : 1;
		unsigned int            CNTX_BUSY_INT_ENABLE : 1;
		unsigned int           CNTX_EMPTY_INT_ENABLE : 1;
		unsigned int             GFX_IDLE_INT_ENABLE : 1;
		unsigned int           PRIV_INSTR_INT_ENABLE : 1;
		unsigned int             PRIV_REG_INT_ENABLE : 1;
		unsigned int         OPCODE_ERROR_INT_ENABLE : 1;
		unsigned int                                 : 1;
		unsigned int           TIME_STAMP_INT_ENABLE : 1;
		unsigned int   RESERVED_BIT_ERROR_INT_ENABLE : 1;
		unsigned int                                 : 1;
		unsigned int             GENERIC2_INT_ENABLE : 1;
		unsigned int             GENERIC1_INT_ENABLE : 1;
		unsigned int             GENERIC0_INT_ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_INT_CNTL_RING1 {
	struct {
		unsigned int                                 : 10;
		unsigned int                                 : 1;
		unsigned int    CP_VM_DOORBELL_WR_INT_ENABLE : 1;
		unsigned int                                 : 2;
		unsigned int         CP_ECC_ERROR_INT_ENABLE : 1;
		unsigned int                                 : 1;
		unsigned int                  GPF_INT_ENABLE : 1;
		unsigned int     WRM_POLL_TIMEOUT_INT_ENABLE : 1;
		unsigned int             CMP_BUSY_INT_ENABLE : 1;
		unsigned int            CNTX_BUSY_INT_ENABLE : 1;
		unsigned int           CNTX_EMPTY_INT_ENABLE : 1;
		unsigned int             GFX_IDLE_INT_ENABLE : 1;
		unsigned int           PRIV_INSTR_INT_ENABLE : 1;
		unsigned int             PRIV_REG_INT_ENABLE : 1;
		unsigned int         OPCODE_ERROR_INT_ENABLE : 1;
		unsigned int                                 : 1;
		unsigned int           TIME_STAMP_INT_ENABLE : 1;
		unsigned int   RESERVED_BIT_ERROR_INT_ENABLE : 1;
		unsigned int                                 : 1;
		unsigned int             GENERIC2_INT_ENABLE : 1;
		unsigned int             GENERIC1_INT_ENABLE : 1;
		unsigned int             GENERIC0_INT_ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_INT_CNTL_RING2 {
	struct {
		unsigned int                                 : 10;
		unsigned int                                 : 1;
		unsigned int    CP_VM_DOORBELL_WR_INT_ENABLE : 1;
		unsigned int                                 : 2;
		unsigned int         CP_ECC_ERROR_INT_ENABLE : 1;
		unsigned int                                 : 1;
		unsigned int                  GPF_INT_ENABLE : 1;
		unsigned int     WRM_POLL_TIMEOUT_INT_ENABLE : 1;
		unsigned int             CMP_BUSY_INT_ENABLE : 1;
		unsigned int            CNTX_BUSY_INT_ENABLE : 1;
		unsigned int           CNTX_EMPTY_INT_ENABLE : 1;
		unsigned int             GFX_IDLE_INT_ENABLE : 1;
		unsigned int           PRIV_INSTR_INT_ENABLE : 1;
		unsigned int             PRIV_REG_INT_ENABLE : 1;
		unsigned int         OPCODE_ERROR_INT_ENABLE : 1;
		unsigned int                                 : 1;
		unsigned int           TIME_STAMP_INT_ENABLE : 1;
		unsigned int   RESERVED_BIT_ERROR_INT_ENABLE : 1;
		unsigned int                                 : 1;
		unsigned int             GENERIC2_INT_ENABLE : 1;
		unsigned int             GENERIC1_INT_ENABLE : 1;
		unsigned int             GENERIC0_INT_ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_INT_STATUS {
	struct {
		unsigned int                                 : 8;
		unsigned int                                 : 3;
		unsigned int      CP_VM_DOORBELL_WR_INT_STAT : 1;
		unsigned int                                 : 2;
		unsigned int           CP_ECC_ERROR_INT_STAT : 1;
		unsigned int                                 : 1;
		unsigned int                    GPF_INT_STAT : 1;
		unsigned int       WRM_POLL_TIMEOUT_INT_STAT : 1;
		unsigned int               CMP_BUSY_INT_STAT : 1;
		unsigned int              CNTX_BUSY_INT_STAT : 1;
		unsigned int             CNTX_EMPTY_INT_STAT : 1;
		unsigned int               GFX_IDLE_INT_STAT : 1;
		unsigned int             PRIV_INSTR_INT_STAT : 1;
		unsigned int               PRIV_REG_INT_STAT : 1;
		unsigned int           OPCODE_ERROR_INT_STAT : 1;
		unsigned int                                 : 1;
		unsigned int             TIME_STAMP_INT_STAT : 1;
		unsigned int     RESERVED_BIT_ERROR_INT_STAT : 1;
		unsigned int                                 : 1;
		unsigned int               GENERIC2_INT_STAT : 1;
		unsigned int               GENERIC1_INT_STAT : 1;
		unsigned int               GENERIC0_INT_STAT : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_INT_STATUS_RING0 {
	struct {
		unsigned int                                 : 8;
		unsigned int                                 : 3;
		unsigned int      CP_VM_DOORBELL_WR_INT_STAT : 1;
		unsigned int                                 : 2;
		unsigned int           CP_ECC_ERROR_INT_STAT : 1;
		unsigned int                                 : 1;
		unsigned int                    GPF_INT_STAT : 1;
		unsigned int       WRM_POLL_TIMEOUT_INT_STAT : 1;
		unsigned int               CMP_BUSY_INT_STAT : 1;
		unsigned int             GCNTX_BUSY_INT_STAT : 1;
		unsigned int             CNTX_EMPTY_INT_STAT : 1;
		unsigned int               GFX_IDLE_INT_STAT : 1;
		unsigned int             PRIV_INSTR_INT_STAT : 1;
		unsigned int               PRIV_REG_INT_STAT : 1;
		unsigned int           OPCODE_ERROR_INT_STAT : 1;
		unsigned int                                 : 1;
		unsigned int             TIME_STAMP_INT_STAT : 1;
		unsigned int     RESERVED_BIT_ERROR_INT_STAT : 1;
		unsigned int                                 : 1;
		unsigned int               GENERIC2_INT_STAT : 1;
		unsigned int               GENERIC1_INT_STAT : 1;
		unsigned int               GENERIC0_INT_STAT : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_INT_STATUS_RING1 {
	struct {
		unsigned int                                 : 10;
		unsigned int                                 : 1;
		unsigned int      CP_VM_DOORBELL_WR_INT_STAT : 1;
		unsigned int                                 : 2;
		unsigned int           CP_ECC_ERROR_INT_STAT : 1;
		unsigned int                                 : 1;
		unsigned int                    GPF_INT_STAT : 1;
		unsigned int       WRM_POLL_TIMEOUT_INT_STAT : 1;
		unsigned int               CMP_BUSY_INT_STAT : 1;
		unsigned int              CNTX_BUSY_INT_STAT : 1;
		unsigned int             CNTX_EMPTY_INT_STAT : 1;
		unsigned int               GFX_IDLE_INT_STAT : 1;
		unsigned int             PRIV_INSTR_INT_STAT : 1;
		unsigned int               PRIV_REG_INT_STAT : 1;
		unsigned int           OPCODE_ERROR_INT_STAT : 1;
		unsigned int                                 : 1;
		unsigned int             TIME_STAMP_INT_STAT : 1;
		unsigned int     RESERVED_BIT_ERROR_INT_STAT : 1;
		unsigned int                                 : 1;
		unsigned int               GENERIC2_INT_STAT : 1;
		unsigned int               GENERIC1_INT_STAT : 1;
		unsigned int               GENERIC0_INT_STAT : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_INT_STATUS_RING2 {
	struct {
		unsigned int                                 : 10;
		unsigned int                                 : 1;
		unsigned int      CP_VM_DOORBELL_WR_INT_STAT : 1;
		unsigned int                                 : 2;
		unsigned int           CP_ECC_ERROR_INT_STAT : 1;
		unsigned int                                 : 1;
		unsigned int                    GPF_INT_STAT : 1;
		unsigned int       WRM_POLL_TIMEOUT_INT_STAT : 1;
		unsigned int               CMP_BUSY_INT_STAT : 1;
		unsigned int              CNTX_BUSY_INT_STAT : 1;
		unsigned int             CNTX_EMPTY_INT_STAT : 1;
		unsigned int               GFX_IDLE_INT_STAT : 1;
		unsigned int             PRIV_INSTR_INT_STAT : 1;
		unsigned int               PRIV_REG_INT_STAT : 1;
		unsigned int           OPCODE_ERROR_INT_STAT : 1;
		unsigned int                                 : 1;
		unsigned int             TIME_STAMP_INT_STAT : 1;
		unsigned int     RESERVED_BIT_ERROR_INT_STAT : 1;
		unsigned int                                 : 1;
		unsigned int               GENERIC2_INT_STAT : 1;
		unsigned int               GENERIC1_INT_STAT : 1;
		unsigned int               GENERIC0_INT_STAT : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_INT_STAT_DEBUG {
	struct {
		unsigned int                                 : 8;
		unsigned int                                 : 3;
		unsigned int  CP_VM_DOORBELL_WR_INT_ASSERTED : 1;
		unsigned int                                 : 2;
		unsigned int       CP_ECC_ERROR_INT_ASSERTED : 1;
		unsigned int                                 : 1;
		unsigned int                GPF_INT_ASSERTED : 1;
		unsigned int   WRM_POLL_TIMEOUT_INT_ASSERTED : 1;
		unsigned int           CMP_BUSY_INT_ASSERTED : 1;
		unsigned int          CNTX_BUSY_INT_ASSERTED : 1;
		unsigned int         CNTX_EMPTY_INT_ASSERTED : 1;
		unsigned int           GFX_IDLE_INT_ASSERTED : 1;
		unsigned int         PRIV_INSTR_INT_ASSERTED : 1;
		unsigned int           PRIV_REG_INT_ASSERTED : 1;
		unsigned int       OPCODE_ERROR_INT_ASSERTED : 1;
		unsigned int                                 : 1;
		unsigned int         TIME_STAMP_INT_ASSERTED : 1;
		unsigned int RESERVED_BIT_ERROR_INT_ASSERTED : 1;
		unsigned int                                 : 1;
		unsigned int           GENERIC2_INT_ASSERTED : 1;
		unsigned int           GENERIC1_INT_ASSERTED : 1;
		unsigned int           GENERIC0_INT_ASSERTED : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_IQ_WAIT_TIME1 {
	struct {
		unsigned int                      IB_OFFLOAD : 8;
		unsigned int                  ATOMIC_OFFLOAD : 8;
		unsigned int                     WRM_OFFLOAD : 8;
		unsigned int                             GWS : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_IQ_WAIT_TIME2 {
	struct {
		unsigned int                       QUE_SLEEP : 8;
		unsigned int                        SCH_WAVE : 8;
		unsigned int                       SEM_REARM : 8;
		unsigned int                       DEQ_RETRY : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_MAX_CONTEXT {
	struct {
		unsigned int                     MAX_CONTEXT : 3;
		unsigned int                                 : 29;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME0_PIPE0_PRIORITY {
	struct {
		unsigned int                        PRIORITY : 2;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME0_PIPE0_VMID {
	struct {
		unsigned int                            VMID : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME0_PIPE1_PRIORITY {
	struct {
		unsigned int                        PRIORITY : 2;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME0_PIPE1_VMID {
	struct {
		unsigned int                            VMID : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME0_PIPE2_PRIORITY {
	struct {
		unsigned int                        PRIORITY : 2;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME0_PIPE_PRIORITY_CNTS {
	struct {
		unsigned int                   PRIORITY1_CNT : 8;
		unsigned int                  PRIORITY2A_CNT : 8;
		unsigned int                  PRIORITY2B_CNT : 8;
		unsigned int                   PRIORITY3_CNT : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME1_INT_STAT_DEBUG {
	struct {
		unsigned int                                 : 12;
		unsigned int   CMP_QUERY_STATUS_INT_ASSERTED : 1;
		unsigned int    DEQUEUE_REQUEST_INT_ASSERTED : 1;
		unsigned int       CP_ECC_ERROR_INT_ASSERTED : 1;
		unsigned int        SUA_VIOLATION_INT_STATUS : 1;
		unsigned int                GPF_INT_ASSERTED : 1;
		unsigned int   WRM_POLL_TIMEOUT_INT_ASSERTED : 1;
		unsigned int                                 : 5;
		unsigned int           PRIV_REG_INT_ASSERTED : 1;
		unsigned int       OPCODE_ERROR_INT_ASSERTED : 1;
		unsigned int                                 : 1;
		unsigned int         TIME_STAMP_INT_ASSERTED : 1;
		unsigned int RESERVED_BIT_ERROR_INT_ASSERTED : 1;
		unsigned int                                 : 1;
		unsigned int           GENERIC2_INT_ASSERTED : 1;
		unsigned int           GENERIC1_INT_ASSERTED : 1;
		unsigned int           GENERIC0_INT_ASSERTED : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME1_PIPE0_INT_CNTL {
	struct {
		unsigned int                                 : 12;
		unsigned int     CMP_QUERY_STATUS_INT_ENABLE : 1;
		unsigned int      DEQUEUE_REQUEST_INT_ENABLE : 1;
		unsigned int         CP_ECC_ERROR_INT_ENABLE : 1;
		unsigned int        SUA_VIOLATION_INT_ENABLE : 1;
		unsigned int                  GPF_INT_ENABLE : 1;
		unsigned int     WRM_POLL_TIMEOUT_INT_ENABLE : 1;
		unsigned int                                 : 5;
		unsigned int             PRIV_REG_INT_ENABLE : 1;
		unsigned int         OPCODE_ERROR_INT_ENABLE : 1;
		unsigned int                                 : 1;
		unsigned int           TIME_STAMP_INT_ENABLE : 1;
		unsigned int   RESERVED_BIT_ERROR_INT_ENABLE : 1;
		unsigned int                                 : 1;
		unsigned int             GENERIC2_INT_ENABLE : 1;
		unsigned int             GENERIC1_INT_ENABLE : 1;
		unsigned int             GENERIC0_INT_ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME1_PIPE0_INT_STATUS {
	struct {
		unsigned int                                 : 12;
		unsigned int     CMP_QUERY_STATUS_INT_STATUS : 1;
		unsigned int      DEQUEUE_REQUEST_INT_STATUS : 1;
		unsigned int         CP_ECC_ERROR_INT_STATUS : 1;
		unsigned int        SUA_VIOLATION_INT_STATUS : 1;
		unsigned int                  GPF_INT_STATUS : 1;
		unsigned int     WRM_POLL_TIMEOUT_INT_STATUS : 1;
		unsigned int                                 : 5;
		unsigned int             PRIV_REG_INT_STATUS : 1;
		unsigned int         OPCODE_ERROR_INT_STATUS : 1;
		unsigned int                                 : 1;
		unsigned int           TIME_STAMP_INT_STATUS : 1;
		unsigned int   RESERVED_BIT_ERROR_INT_STATUS : 1;
		unsigned int                                 : 1;
		unsigned int             GENERIC2_INT_STATUS : 1;
		unsigned int             GENERIC1_INT_STATUS : 1;
		unsigned int             GENERIC0_INT_STATUS : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME1_PIPE0_PRIORITY {
	struct {
		unsigned int                        PRIORITY : 2;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME1_PIPE1_INT_CNTL {
	struct {
		unsigned int                                 : 12;
		unsigned int     CMP_QUERY_STATUS_INT_ENABLE : 1;
		unsigned int      DEQUEUE_REQUEST_INT_ENABLE : 1;
		unsigned int         CP_ECC_ERROR_INT_ENABLE : 1;
		unsigned int        SUA_VIOLATION_INT_ENABLE : 1;
		unsigned int                  GPF_INT_ENABLE : 1;
		unsigned int     WRM_POLL_TIMEOUT_INT_ENABLE : 1;
		unsigned int                                 : 5;
		unsigned int             PRIV_REG_INT_ENABLE : 1;
		unsigned int         OPCODE_ERROR_INT_ENABLE : 1;
		unsigned int                                 : 1;
		unsigned int           TIME_STAMP_INT_ENABLE : 1;
		unsigned int   RESERVED_BIT_ERROR_INT_ENABLE : 1;
		unsigned int                                 : 1;
		unsigned int             GENERIC2_INT_ENABLE : 1;
		unsigned int             GENERIC1_INT_ENABLE : 1;
		unsigned int             GENERIC0_INT_ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME1_PIPE1_INT_STATUS {
	struct {
		unsigned int                                 : 12;
		unsigned int     CMP_QUERY_STATUS_INT_STATUS : 1;
		unsigned int      DEQUEUE_REQUEST_INT_STATUS : 1;
		unsigned int         CP_ECC_ERROR_INT_STATUS : 1;
		unsigned int        SUA_VIOLATION_INT_STATUS : 1;
		unsigned int                  GPF_INT_STATUS : 1;
		unsigned int     WRM_POLL_TIMEOUT_INT_STATUS : 1;
		unsigned int                                 : 5;
		unsigned int             PRIV_REG_INT_STATUS : 1;
		unsigned int         OPCODE_ERROR_INT_STATUS : 1;
		unsigned int                                 : 1;
		unsigned int           TIME_STAMP_INT_STATUS : 1;
		unsigned int   RESERVED_BIT_ERROR_INT_STATUS : 1;
		unsigned int                                 : 1;
		unsigned int             GENERIC2_INT_STATUS : 1;
		unsigned int             GENERIC1_INT_STATUS : 1;
		unsigned int             GENERIC0_INT_STATUS : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME1_PIPE1_PRIORITY {
	struct {
		unsigned int                        PRIORITY : 2;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME1_PIPE2_INT_CNTL {
	struct {
		unsigned int                                 : 12;
		unsigned int     CMP_QUERY_STATUS_INT_ENABLE : 1;
		unsigned int      DEQUEUE_REQUEST_INT_ENABLE : 1;
		unsigned int         CP_ECC_ERROR_INT_ENABLE : 1;
		unsigned int        SUA_VIOLATION_INT_ENABLE : 1;
		unsigned int                  GPF_INT_ENABLE : 1;
		unsigned int     WRM_POLL_TIMEOUT_INT_ENABLE : 1;
		unsigned int                                 : 5;
		unsigned int             PRIV_REG_INT_ENABLE : 1;
		unsigned int         OPCODE_ERROR_INT_ENABLE : 1;
		unsigned int                                 : 1;
		unsigned int           TIME_STAMP_INT_ENABLE : 1;
		unsigned int   RESERVED_BIT_ERROR_INT_ENABLE : 1;
		unsigned int                                 : 1;
		unsigned int             GENERIC2_INT_ENABLE : 1;
		unsigned int             GENERIC1_INT_ENABLE : 1;
		unsigned int             GENERIC0_INT_ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME1_PIPE2_INT_STATUS {
	struct {
		unsigned int                                 : 12;
		unsigned int     CMP_QUERY_STATUS_INT_STATUS : 1;
		unsigned int      DEQUEUE_REQUEST_INT_STATUS : 1;
		unsigned int         CP_ECC_ERROR_INT_STATUS : 1;
		unsigned int        SUA_VIOLATION_INT_STATUS : 1;
		unsigned int                  GPF_INT_STATUS : 1;
		unsigned int     WRM_POLL_TIMEOUT_INT_STATUS : 1;
		unsigned int                                 : 5;
		unsigned int             PRIV_REG_INT_STATUS : 1;
		unsigned int         OPCODE_ERROR_INT_STATUS : 1;
		unsigned int                                 : 1;
		unsigned int           TIME_STAMP_INT_STATUS : 1;
		unsigned int   RESERVED_BIT_ERROR_INT_STATUS : 1;
		unsigned int                                 : 1;
		unsigned int             GENERIC2_INT_STATUS : 1;
		unsigned int             GENERIC1_INT_STATUS : 1;
		unsigned int             GENERIC0_INT_STATUS : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME1_PIPE2_PRIORITY {
	struct {
		unsigned int                        PRIORITY : 2;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME1_PIPE3_INT_CNTL {
	struct {
		unsigned int                                 : 12;
		unsigned int     CMP_QUERY_STATUS_INT_ENABLE : 1;
		unsigned int      DEQUEUE_REQUEST_INT_ENABLE : 1;
		unsigned int         CP_ECC_ERROR_INT_ENABLE : 1;
		unsigned int        SUA_VIOLATION_INT_ENABLE : 1;
		unsigned int                  GPF_INT_ENABLE : 1;
		unsigned int     WRM_POLL_TIMEOUT_INT_ENABLE : 1;
		unsigned int                                 : 5;
		unsigned int             PRIV_REG_INT_ENABLE : 1;
		unsigned int         OPCODE_ERROR_INT_ENABLE : 1;
		unsigned int                                 : 1;
		unsigned int           TIME_STAMP_INT_ENABLE : 1;
		unsigned int   RESERVED_BIT_ERROR_INT_ENABLE : 1;
		unsigned int                                 : 1;
		unsigned int             GENERIC2_INT_ENABLE : 1;
		unsigned int             GENERIC1_INT_ENABLE : 1;
		unsigned int             GENERIC0_INT_ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME1_PIPE3_INT_STATUS {
	struct {
		unsigned int                                 : 12;
		unsigned int     CMP_QUERY_STATUS_INT_STATUS : 1;
		unsigned int      DEQUEUE_REQUEST_INT_STATUS : 1;
		unsigned int         CP_ECC_ERROR_INT_STATUS : 1;
		unsigned int        SUA_VIOLATION_INT_STATUS : 1;
		unsigned int                  GPF_INT_STATUS : 1;
		unsigned int     WRM_POLL_TIMEOUT_INT_STATUS : 1;
		unsigned int                                 : 5;
		unsigned int             PRIV_REG_INT_STATUS : 1;
		unsigned int         OPCODE_ERROR_INT_STATUS : 1;
		unsigned int                                 : 1;
		unsigned int           TIME_STAMP_INT_STATUS : 1;
		unsigned int   RESERVED_BIT_ERROR_INT_STATUS : 1;
		unsigned int                                 : 1;
		unsigned int             GENERIC2_INT_STATUS : 1;
		unsigned int             GENERIC1_INT_STATUS : 1;
		unsigned int             GENERIC0_INT_STATUS : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME1_PIPE3_PRIORITY {
	struct {
		unsigned int                        PRIORITY : 2;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME1_PIPE_PRIORITY_CNTS {
	struct {
		unsigned int                   PRIORITY1_CNT : 8;
		unsigned int                  PRIORITY2A_CNT : 8;
		unsigned int                  PRIORITY2B_CNT : 8;
		unsigned int                   PRIORITY3_CNT : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME2_INT_STAT_DEBUG {
	struct {
		unsigned int                                 : 12;
		unsigned int   CMP_QUERY_STATUS_INT_ASSERTED : 1;
		unsigned int    DEQUEUE_REQUEST_INT_ASSERTED : 1;
		unsigned int       CP_ECC_ERROR_INT_ASSERTED : 1;
		unsigned int        SUA_VIOLATION_INT_STATUS : 1;
		unsigned int                GPF_INT_ASSERTED : 1;
		unsigned int   WRM_POLL_TIMEOUT_INT_ASSERTED : 1;
		unsigned int                                 : 5;
		unsigned int           PRIV_REG_INT_ASSERTED : 1;
		unsigned int       OPCODE_ERROR_INT_ASSERTED : 1;
		unsigned int                                 : 1;
		unsigned int         TIME_STAMP_INT_ASSERTED : 1;
		unsigned int RESERVED_BIT_ERROR_INT_ASSERTED : 1;
		unsigned int                                 : 1;
		unsigned int           GENERIC2_INT_ASSERTED : 1;
		unsigned int           GENERIC1_INT_ASSERTED : 1;
		unsigned int           GENERIC0_INT_ASSERTED : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME2_PIPE0_INT_CNTL {
	struct {
		unsigned int                                 : 12;
		unsigned int     CMP_QUERY_STATUS_INT_ENABLE : 1;
		unsigned int      DEQUEUE_REQUEST_INT_ENABLE : 1;
		unsigned int         CP_ECC_ERROR_INT_ENABLE : 1;
		unsigned int        SUA_VIOLATION_INT_ENABLE : 1;
		unsigned int                  GPF_INT_ENABLE : 1;
		unsigned int     WRM_POLL_TIMEOUT_INT_ENABLE : 1;
		unsigned int                                 : 5;
		unsigned int             PRIV_REG_INT_ENABLE : 1;
		unsigned int         OPCODE_ERROR_INT_ENABLE : 1;
		unsigned int                                 : 1;
		unsigned int           TIME_STAMP_INT_ENABLE : 1;
		unsigned int   RESERVED_BIT_ERROR_INT_ENABLE : 1;
		unsigned int                                 : 1;
		unsigned int             GENERIC2_INT_ENABLE : 1;
		unsigned int             GENERIC1_INT_ENABLE : 1;
		unsigned int             GENERIC0_INT_ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME2_PIPE0_INT_STATUS {
	struct {
		unsigned int                                 : 12;
		unsigned int     CMP_QUERY_STATUS_INT_STATUS : 1;
		unsigned int      DEQUEUE_REQUEST_INT_STATUS : 1;
		unsigned int         CP_ECC_ERROR_INT_STATUS : 1;
		unsigned int        SUA_VIOLATION_INT_STATUS : 1;
		unsigned int                  GPF_INT_STATUS : 1;
		unsigned int     WRM_POLL_TIMEOUT_INT_STATUS : 1;
		unsigned int                                 : 5;
		unsigned int             PRIV_REG_INT_STATUS : 1;
		unsigned int         OPCODE_ERROR_INT_STATUS : 1;
		unsigned int                                 : 1;
		unsigned int           TIME_STAMP_INT_STATUS : 1;
		unsigned int   RESERVED_BIT_ERROR_INT_STATUS : 1;
		unsigned int                                 : 1;
		unsigned int             GENERIC2_INT_STATUS : 1;
		unsigned int             GENERIC1_INT_STATUS : 1;
		unsigned int             GENERIC0_INT_STATUS : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME2_PIPE0_PRIORITY {
	struct {
		unsigned int                        PRIORITY : 2;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME2_PIPE1_INT_CNTL {
	struct {
		unsigned int                                 : 12;
		unsigned int     CMP_QUERY_STATUS_INT_ENABLE : 1;
		unsigned int      DEQUEUE_REQUEST_INT_ENABLE : 1;
		unsigned int         CP_ECC_ERROR_INT_ENABLE : 1;
		unsigned int        SUA_VIOLATION_INT_ENABLE : 1;
		unsigned int                  GPF_INT_ENABLE : 1;
		unsigned int     WRM_POLL_TIMEOUT_INT_ENABLE : 1;
		unsigned int                                 : 5;
		unsigned int             PRIV_REG_INT_ENABLE : 1;
		unsigned int         OPCODE_ERROR_INT_ENABLE : 1;
		unsigned int                                 : 1;
		unsigned int           TIME_STAMP_INT_ENABLE : 1;
		unsigned int   RESERVED_BIT_ERROR_INT_ENABLE : 1;
		unsigned int                                 : 1;
		unsigned int             GENERIC2_INT_ENABLE : 1;
		unsigned int             GENERIC1_INT_ENABLE : 1;
		unsigned int             GENERIC0_INT_ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME2_PIPE1_INT_STATUS {
	struct {
		unsigned int                                 : 12;
		unsigned int     CMP_QUERY_STATUS_INT_STATUS : 1;
		unsigned int      DEQUEUE_REQUEST_INT_STATUS : 1;
		unsigned int         CP_ECC_ERROR_INT_STATUS : 1;
		unsigned int        SUA_VIOLATION_INT_STATUS : 1;
		unsigned int                  GPF_INT_STATUS : 1;
		unsigned int     WRM_POLL_TIMEOUT_INT_STATUS : 1;
		unsigned int                                 : 5;
		unsigned int             PRIV_REG_INT_STATUS : 1;
		unsigned int         OPCODE_ERROR_INT_STATUS : 1;
		unsigned int                                 : 1;
		unsigned int           TIME_STAMP_INT_STATUS : 1;
		unsigned int   RESERVED_BIT_ERROR_INT_STATUS : 1;
		unsigned int                                 : 1;
		unsigned int             GENERIC2_INT_STATUS : 1;
		unsigned int             GENERIC1_INT_STATUS : 1;
		unsigned int             GENERIC0_INT_STATUS : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME2_PIPE1_PRIORITY {
	struct {
		unsigned int                        PRIORITY : 2;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME2_PIPE2_INT_CNTL {
	struct {
		unsigned int                                 : 12;
		unsigned int     CMP_QUERY_STATUS_INT_ENABLE : 1;
		unsigned int      DEQUEUE_REQUEST_INT_ENABLE : 1;
		unsigned int         CP_ECC_ERROR_INT_ENABLE : 1;
		unsigned int        SUA_VIOLATION_INT_ENABLE : 1;
		unsigned int                  GPF_INT_ENABLE : 1;
		unsigned int     WRM_POLL_TIMEOUT_INT_ENABLE : 1;
		unsigned int                                 : 5;
		unsigned int             PRIV_REG_INT_ENABLE : 1;
		unsigned int         OPCODE_ERROR_INT_ENABLE : 1;
		unsigned int                                 : 1;
		unsigned int           TIME_STAMP_INT_ENABLE : 1;
		unsigned int   RESERVED_BIT_ERROR_INT_ENABLE : 1;
		unsigned int                                 : 1;
		unsigned int             GENERIC2_INT_ENABLE : 1;
		unsigned int             GENERIC1_INT_ENABLE : 1;
		unsigned int             GENERIC0_INT_ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME2_PIPE2_INT_STATUS {
	struct {
		unsigned int                                 : 12;
		unsigned int     CMP_QUERY_STATUS_INT_STATUS : 1;
		unsigned int      DEQUEUE_REQUEST_INT_STATUS : 1;
		unsigned int         CP_ECC_ERROR_INT_STATUS : 1;
		unsigned int        SUA_VIOLATION_INT_STATUS : 1;
		unsigned int                  GPF_INT_STATUS : 1;
		unsigned int     WRM_POLL_TIMEOUT_INT_STATUS : 1;
		unsigned int                                 : 5;
		unsigned int             PRIV_REG_INT_STATUS : 1;
		unsigned int         OPCODE_ERROR_INT_STATUS : 1;
		unsigned int                                 : 1;
		unsigned int           TIME_STAMP_INT_STATUS : 1;
		unsigned int   RESERVED_BIT_ERROR_INT_STATUS : 1;
		unsigned int                                 : 1;
		unsigned int             GENERIC2_INT_STATUS : 1;
		unsigned int             GENERIC1_INT_STATUS : 1;
		unsigned int             GENERIC0_INT_STATUS : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME2_PIPE2_PRIORITY {
	struct {
		unsigned int                        PRIORITY : 2;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME2_PIPE3_INT_CNTL {
	struct {
		unsigned int                                 : 12;
		unsigned int     CMP_QUERY_STATUS_INT_ENABLE : 1;
		unsigned int      DEQUEUE_REQUEST_INT_ENABLE : 1;
		unsigned int         CP_ECC_ERROR_INT_ENABLE : 1;
		unsigned int        SUA_VIOLATION_INT_ENABLE : 1;
		unsigned int                  GPF_INT_ENABLE : 1;
		unsigned int     WRM_POLL_TIMEOUT_INT_ENABLE : 1;
		unsigned int                                 : 5;
		unsigned int             PRIV_REG_INT_ENABLE : 1;
		unsigned int         OPCODE_ERROR_INT_ENABLE : 1;
		unsigned int                                 : 1;
		unsigned int           TIME_STAMP_INT_ENABLE : 1;
		unsigned int   RESERVED_BIT_ERROR_INT_ENABLE : 1;
		unsigned int                                 : 1;
		unsigned int             GENERIC2_INT_ENABLE : 1;
		unsigned int             GENERIC1_INT_ENABLE : 1;
		unsigned int             GENERIC0_INT_ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME2_PIPE3_INT_STATUS {
	struct {
		unsigned int                                 : 12;
		unsigned int     CMP_QUERY_STATUS_INT_STATUS : 1;
		unsigned int      DEQUEUE_REQUEST_INT_STATUS : 1;
		unsigned int         CP_ECC_ERROR_INT_STATUS : 1;
		unsigned int        SUA_VIOLATION_INT_STATUS : 1;
		unsigned int                  GPF_INT_STATUS : 1;
		unsigned int     WRM_POLL_TIMEOUT_INT_STATUS : 1;
		unsigned int                                 : 5;
		unsigned int             PRIV_REG_INT_STATUS : 1;
		unsigned int         OPCODE_ERROR_INT_STATUS : 1;
		unsigned int                                 : 1;
		unsigned int           TIME_STAMP_INT_STATUS : 1;
		unsigned int   RESERVED_BIT_ERROR_INT_STATUS : 1;
		unsigned int                                 : 1;
		unsigned int             GENERIC2_INT_STATUS : 1;
		unsigned int             GENERIC1_INT_STATUS : 1;
		unsigned int             GENERIC0_INT_STATUS : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME2_PIPE3_PRIORITY {
	struct {
		unsigned int                        PRIORITY : 2;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME2_PIPE_PRIORITY_CNTS {
	struct {
		unsigned int                   PRIORITY1_CNT : 8;
		unsigned int                  PRIORITY2A_CNT : 8;
		unsigned int                  PRIORITY2B_CNT : 8;
		unsigned int                   PRIORITY3_CNT : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_MEC1_F32_INTERRUPT {
	struct {
		unsigned int                                 : 1;
		unsigned int                    PRIV_REG_INT : 1;
		unsigned int                                 : 14;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_MEC1_F32_INT_DIS {
	struct {
		unsigned int                 EDC_ROQ_FED_INT : 1;
		unsigned int                    PRIV_REG_INT : 1;
		unsigned int            RESERVED_BIT_ERR_INT : 1;
		unsigned int                  EDC_TC_FED_INT : 1;
		unsigned int                 EDC_GDS_FED_INT : 1;
		unsigned int             EDC_SCRATCH_FED_INT : 1;
		unsigned int                WAVE_RESTORE_INT : 1;
		unsigned int               SUA_VIOLATION_INT : 1;
		unsigned int                 EDC_DMA_FED_INT : 1;
		unsigned int                    IQ_TIMER_INT : 1;
		unsigned int                     GPF_INT_CPF : 1;
		unsigned int                     GPF_INT_DMA : 1;
		unsigned int                     GPF_INT_CPC : 1;
		unsigned int              EDC_SR_MEM_FED_INT : 1;
		unsigned int               QUEUE_MESSAGE_INT : 1;
		unsigned int             FATAL_EDC_ERROR_INT : 1;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_MEC1_INSTR_PNTR {
	struct {
		unsigned int                      INSTR_PNTR : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_MEC1_INTR_ROUTINE_START {
	struct {
		unsigned int                        IR_START : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_MEC1_PRGRM_CNTR_START {
	struct {
		unsigned int                        IP_START : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_MEC2_F32_INTERRUPT {
	struct {
		unsigned int                                 : 1;
		unsigned int                    PRIV_REG_INT : 1;
		unsigned int                                 : 14;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_MEC2_F32_INT_DIS {
	struct {
		unsigned int                 EDC_ROQ_FED_INT : 1;
		unsigned int                    PRIV_REG_INT : 1;
		unsigned int            RESERVED_BIT_ERR_INT : 1;
		unsigned int                  EDC_TC_FED_INT : 1;
		unsigned int                 EDC_GDS_FED_INT : 1;
		unsigned int             EDC_SCRATCH_FED_INT : 1;
		unsigned int                WAVE_RESTORE_INT : 1;
		unsigned int               SUA_VIOLATION_INT : 1;
		unsigned int                 EDC_DMA_FED_INT : 1;
		unsigned int                    IQ_TIMER_INT : 1;
		unsigned int                     GPF_INT_CPF : 1;
		unsigned int                     GPF_INT_DMA : 1;
		unsigned int                     GPF_INT_CPC : 1;
		unsigned int              EDC_SR_MEM_FED_INT : 1;
		unsigned int               QUEUE_MESSAGE_INT : 1;
		unsigned int             FATAL_EDC_ERROR_INT : 1;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_MEC2_INSTR_PNTR {
	struct {
		unsigned int                      INSTR_PNTR : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_MEC2_INTR_ROUTINE_START {
	struct {
		unsigned int                        IR_START : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_MEC2_PRGRM_CNTR_START {
	struct {
		unsigned int                        IP_START : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_MEC_CNTL__GFX09 {
	struct {
		unsigned int                                 : 4;
		unsigned int           MEC_INVALIDATE_ICACHE : 1;
		unsigned int                                 : 11;
		unsigned int             MEC_ME1_PIPE0_RESET : 1;
		unsigned int             MEC_ME1_PIPE1_RESET : 1;
		unsigned int             MEC_ME1_PIPE2_RESET : 1;
		unsigned int             MEC_ME1_PIPE3_RESET : 1;
		unsigned int             MEC_ME2_PIPE0_RESET : 1;
		unsigned int             MEC_ME2_PIPE1_RESET : 1;
		unsigned int                                 : 6;
		unsigned int                    MEC_ME2_HALT : 1;
		unsigned int                    MEC_ME2_STEP : 1;
		unsigned int                    MEC_ME1_HALT : 1;
		unsigned int                    MEC_ME1_STEP : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_MEC_DOORBELL_RANGE_LOWER {
	struct {
		unsigned int                                 : 2;
		unsigned int            DOORBELL_RANGE_LOWER : 26;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_MEC_DOORBELL_RANGE_UPPER {
	struct {
		unsigned int                                 : 2;
		unsigned int            DOORBELL_RANGE_UPPER : 26;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_MEC_ME1_HEADER_DUMP {
	struct {
		unsigned int                     HEADER_DUMP : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_MEC_ME1_UCODE_ADDR {
	struct {
		unsigned int                      UCODE_ADDR : 20;
		unsigned int                                 : 11;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_MEC_ME1_UCODE_DATA {
	struct {
		unsigned int                      UCODE_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_MEC_ME2_HEADER_DUMP {
	struct {
		unsigned int                     HEADER_DUMP : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_MEC_ME2_UCODE_ADDR {
	struct {
		unsigned int                      UCODE_ADDR : 20;
		unsigned int                                 : 11;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_MEC_ME2_UCODE_DATA {
	struct {
		unsigned int                      UCODE_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_MEM_SLP_CNTL {
	struct {
		unsigned int                    CP_MEM_LS_EN : 1;
		unsigned int                    CP_MEM_DS_EN : 1;
		unsigned int                                 : 5;
		unsigned int          CP_LS_DS_BUSY_OVERRIDE : 1;
		unsigned int              CP_MEM_LS_ON_DELAY : 8;
		unsigned int             CP_MEM_LS_OFF_DELAY : 8;
		unsigned int                       RESERVED1 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_MEQ_AVAIL {
	struct {
		unsigned int                         MEQ_CNT : 10;
		unsigned int                                 : 22;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_MEQ_STAT {
	struct {
		unsigned int                        MEQ_RPTR : 10;
		unsigned int                                 : 6;
		unsigned int                        MEQ_WPTR : 10;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_MEQ_STQ_THRESHOLD {
	struct {
		unsigned int                       STQ_START : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_MEQ_THRESHOLDS {
	struct {
		unsigned int                      MEQ1_START : 8;
		unsigned int                      MEQ2_START : 8;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME_ATOMIC_PREOP_HI {
	struct {
		unsigned int                 ATOMIC_PREOP_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME_ATOMIC_PREOP_LO {
	struct {
		unsigned int                 ATOMIC_PREOP_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME_CNTL {
	struct {
		unsigned int                                 : 4;
		unsigned int            CE_INVALIDATE_ICACHE : 1;
		unsigned int                                 : 1;
		unsigned int           PFP_INVALIDATE_ICACHE : 1;
		unsigned int                                 : 1;
		unsigned int            ME_INVALIDATE_ICACHE : 1;
		unsigned int                                 : 7;
		unsigned int                  CE_PIPE0_RESET : 1;
		unsigned int                  CE_PIPE1_RESET : 1;
		unsigned int                 PFP_PIPE0_RESET : 1;
		unsigned int                 PFP_PIPE1_RESET : 1;
		unsigned int                  ME_PIPE0_RESET : 1;
		unsigned int                  ME_PIPE1_RESET : 1;
		unsigned int                                 : 2;
		unsigned int                         CE_HALT : 1;
		unsigned int                         CE_STEP : 1;
		unsigned int                        PFP_HALT : 1;
		unsigned int                        PFP_STEP : 1;
		unsigned int                         ME_HALT : 1;
		unsigned int                         ME_STEP : 1;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME_COHER_BASE {
	struct {
		unsigned int                 COHER_BASE_256B : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME_COHER_BASE_HI {
	struct {
		unsigned int              COHER_BASE_HI_256B : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME_COHER_CNTL {
	struct {
		unsigned int                 DEST_BASE_0_ENA : 1;
		unsigned int                 DEST_BASE_1_ENA : 1;
		unsigned int                                 : 4;
		unsigned int               CB0_DEST_BASE_ENA : 1;
		unsigned int               CB1_DEST_BASE_ENA : 1;
		unsigned int               CB2_DEST_BASE_ENA : 1;
		unsigned int               CB3_DEST_BASE_ENA : 1;
		unsigned int               CB4_DEST_BASE_ENA : 1;
		unsigned int               CB5_DEST_BASE_ENA : 1;
		unsigned int               CB6_DEST_BASE_ENA : 1;
		unsigned int               CB7_DEST_BASE_ENA : 1;
		unsigned int                DB_DEST_BASE_ENA : 1;
		unsigned int                                 : 4;
		unsigned int                 DEST_BASE_2_ENA : 1;
		unsigned int                                 : 1;
		unsigned int                 DEST_BASE_3_ENA : 1;
		unsigned int                                 : 10;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME_COHER_SIZE {
	struct {
		unsigned int                 COHER_SIZE_256B : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME_COHER_SIZE_HI {
	struct {
		unsigned int              COHER_SIZE_HI_256B : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME_COHER_STATUS {
	struct {
		unsigned int               MATCHING_GFX_CNTX : 8;
		unsigned int                                 : 23;
		unsigned int                          STATUS : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME_GDS_ATOMIC0_PREOP_HI {
	struct {
		unsigned int            GDS_ATOMIC0_PREOP_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME_GDS_ATOMIC0_PREOP_LO {
	struct {
		unsigned int            GDS_ATOMIC0_PREOP_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME_GDS_ATOMIC1_PREOP_HI {
	struct {
		unsigned int            GDS_ATOMIC1_PREOP_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME_GDS_ATOMIC1_PREOP_LO {
	struct {
		unsigned int            GDS_ATOMIC1_PREOP_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME_HEADER_DUMP {
	struct {
		unsigned int                  ME_HEADER_DUMP : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME_INSTR_PNTR {
	struct {
		unsigned int                      INSTR_PNTR : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME_INTR_ROUTINE_START {
	struct {
		unsigned int                        IR_START : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME_MC_RADDR_HI {
	struct {
		unsigned int                  ME_MC_RADDR_HI : 16;
		unsigned int                                 : 6;
		unsigned int                    CACHE_POLICY : 2;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME_MC_RADDR_LO {
	struct {
		unsigned int                                 : 2;
		unsigned int                  ME_MC_RADDR_LO : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME_MC_WADDR_HI {
	struct {
		unsigned int                  ME_MC_WADDR_HI : 16;
		unsigned int                                 : 6;
		unsigned int                    CACHE_POLICY : 2;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME_MC_WADDR_LO {
	struct {
		unsigned int                                 : 2;
		unsigned int                  ME_MC_WADDR_LO : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME_MC_WDATA_HI {
	struct {
		unsigned int                  ME_MC_WDATA_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME_MC_WDATA_LO {
	struct {
		unsigned int                  ME_MC_WDATA_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME_PREEMPTION {
	struct {
		unsigned int                        OBSOLETE : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME_PRGRM_CNTR_START {
	struct {
		unsigned int                        IP_START : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME_RAM_DATA {
	struct {
		unsigned int                     ME_RAM_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME_RAM_RADDR {
	struct {
		unsigned int                    ME_RAM_RADDR : 20;
		unsigned int                                 : 11;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ME_RAM_WADDR {
	struct {
		unsigned int                    ME_RAM_WADDR : 21;
		unsigned int                                 : 10;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_MQD_BASE_ADDR {
	struct {
		unsigned int                                 : 2;
		unsigned int                       BASE_ADDR : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_MQD_BASE_ADDR_HI {
	struct {
		unsigned int                    BASE_ADDR_HI : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_MQD_CONTROL {
	struct {
		unsigned int                            VMID : 4;
		unsigned int                                 : 4;
		unsigned int                      PRIV_STATE : 1;
		unsigned int                                 : 3;
		unsigned int                  PROCESSING_MQD : 1;
		unsigned int               PROCESSING_MQD_EN : 1;
		unsigned int                                 : 9;
		unsigned int                     EXE_DISABLE : 1;
		unsigned int                    CACHE_POLICY : 2;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_NUM_PRIM_NEEDED_COUNT0_HI {
	struct {
		unsigned int         NUM_PRIM_NEEDED_CNT0_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_NUM_PRIM_NEEDED_COUNT0_LO {
	struct {
		unsigned int         NUM_PRIM_NEEDED_CNT0_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_NUM_PRIM_NEEDED_COUNT1_HI {
	struct {
		unsigned int         NUM_PRIM_NEEDED_CNT1_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_NUM_PRIM_NEEDED_COUNT1_LO {
	struct {
		unsigned int         NUM_PRIM_NEEDED_CNT1_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_NUM_PRIM_NEEDED_COUNT2_HI {
	struct {
		unsigned int         NUM_PRIM_NEEDED_CNT2_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_NUM_PRIM_NEEDED_COUNT2_LO {
	struct {
		unsigned int         NUM_PRIM_NEEDED_CNT2_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_NUM_PRIM_NEEDED_COUNT3_HI {
	struct {
		unsigned int         NUM_PRIM_NEEDED_CNT3_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_NUM_PRIM_NEEDED_COUNT3_LO {
	struct {
		unsigned int         NUM_PRIM_NEEDED_CNT3_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_NUM_PRIM_WRITTEN_COUNT0_HI {
	struct {
		unsigned int        NUM_PRIM_WRITTEN_CNT0_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_NUM_PRIM_WRITTEN_COUNT0_LO {
	struct {
		unsigned int        NUM_PRIM_WRITTEN_CNT0_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_NUM_PRIM_WRITTEN_COUNT1_HI {
	struct {
		unsigned int        NUM_PRIM_WRITTEN_CNT1_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_NUM_PRIM_WRITTEN_COUNT1_LO {
	struct {
		unsigned int        NUM_PRIM_WRITTEN_CNT1_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_NUM_PRIM_WRITTEN_COUNT2_HI {
	struct {
		unsigned int        NUM_PRIM_WRITTEN_CNT2_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_NUM_PRIM_WRITTEN_COUNT2_LO {
	struct {
		unsigned int        NUM_PRIM_WRITTEN_CNT2_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_NUM_PRIM_WRITTEN_COUNT3_HI {
	struct {
		unsigned int        NUM_PRIM_WRITTEN_CNT3_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_NUM_PRIM_WRITTEN_COUNT3_LO {
	struct {
		unsigned int        NUM_PRIM_WRITTEN_CNT3_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_PA_CINVOC_COUNT_HI {
	struct {
		unsigned int                 CINVOC_COUNT_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_PA_CINVOC_COUNT_LO {
	struct {
		unsigned int                 CINVOC_COUNT_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_PA_CPRIM_COUNT_HI {
	struct {
		unsigned int                  CPRIM_COUNT_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_PA_CPRIM_COUNT_LO {
	struct {
		unsigned int                  CPRIM_COUNT_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_PERFMON_CNTL {
	struct {
		unsigned int                   PERFMON_STATE : 4;
		unsigned int               SPM_PERFMON_STATE : 4;
		unsigned int             PERFMON_ENABLE_MODE : 2;
		unsigned int           PERFMON_SAMPLE_ENABLE : 1;
		unsigned int                                 : 21;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_PERFMON_CNTX_CNTL {
	struct {
		unsigned int                                 : 31;
		unsigned int                  PERFMON_ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_PFP_ATOMIC_PREOP_HI {
	struct {
		unsigned int                 ATOMIC_PREOP_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_PFP_ATOMIC_PREOP_LO {
	struct {
		unsigned int                 ATOMIC_PREOP_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_PFP_COMPLETION_STATUS {
	struct {
		unsigned int                          STATUS : 2;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_PFP_F32_INTERRUPT {
	struct {
		unsigned int                                 : 1;
		unsigned int                    PRIV_REG_INT : 1;
		unsigned int                                 : 2;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_PFP_GDS_ATOMIC0_PREOP_HI {
	struct {
		unsigned int            GDS_ATOMIC0_PREOP_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_PFP_GDS_ATOMIC0_PREOP_LO {
	struct {
		unsigned int            GDS_ATOMIC0_PREOP_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_PFP_GDS_ATOMIC1_PREOP_HI {
	struct {
		unsigned int            GDS_ATOMIC1_PREOP_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_PFP_GDS_ATOMIC1_PREOP_LO {
	struct {
		unsigned int            GDS_ATOMIC1_PREOP_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_PFP_HEADER_DUMP {
	struct {
		unsigned int                 PFP_HEADER_DUMP : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_PFP_IB_CONTROL {
	struct {
		unsigned int                           IB_EN : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_PFP_INSTR_PNTR {
	struct {
		unsigned int                      INSTR_PNTR : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_PFP_INTR_ROUTINE_START {
	struct {
		unsigned int                        IR_START : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_PFP_LOAD_CONTROL {
	struct {
		unsigned int                   CONFIG_REG_EN : 1;
		unsigned int                     CNTX_REG_EN : 1;
		unsigned int                                 : 14;
		unsigned int                   SH_GFX_REG_EN : 1;
		unsigned int                                 : 7;
		unsigned int                    SH_CS_REG_EN : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_PFP_METADATA_BASE_ADDR {
	struct {
		unsigned int                         ADDR_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_PFP_METADATA_BASE_ADDR_HI {
	struct {
		unsigned int                         ADDR_HI : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_PFP_PRGRM_CNTR_START {
	struct {
		unsigned int                        IP_START : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_PFP_UCODE_ADDR {
	struct {
		unsigned int                      UCODE_ADDR : 20;
		unsigned int                                 : 11;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_PFP_UCODE_DATA {
	struct {
		unsigned int                      UCODE_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_PIPEID {
	struct {
		unsigned int                         PIPE_ID : 2;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_PIPE_STATS_ADDR_HI {
	struct {
		unsigned int              PIPE_STATS_ADDR_HI : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_PIPE_STATS_ADDR_LO {
	struct {
		unsigned int                                 : 2;
		unsigned int              PIPE_STATS_ADDR_LO : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_PIPE_STATS_CONTROL {
	struct {
		unsigned int                                 : 25;
		unsigned int                    CACHE_POLICY : 2;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_PQ_STATUS {
	struct {
		unsigned int                DOORBELL_UPDATED : 1;
		unsigned int                 DOORBELL_ENABLE : 1;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_PQ_WPTR_POLL_CNTL {
	struct {
		unsigned int                          PERIOD : 8;
		unsigned int                                 : 21;
		unsigned int       DISABLE_PEND_REQ_ONE_SHOT : 1;
		unsigned int                     POLL_ACTIVE : 1;
		unsigned int                              EN : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_PQ_WPTR_POLL_CNTL1 {
	struct {
		unsigned int                      QUEUE_MASK : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_PRED_NOT_VISIBLE {
	struct {
		unsigned int                     NOT_VISIBLE : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_PRT_LOD_STATS_CNTL0 {
	struct {
		unsigned int                         BU_SIZE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_PRT_LOD_STATS_CNTL1 {
	struct {
		unsigned int                         BASE_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_PRT_LOD_STATS_CNTL2 {
	struct {
		unsigned int                         BASE_HI : 10;
		unsigned int                                 : 22;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_PRT_LOD_STATS_CNTL3 {
	struct {
		unsigned int                                 : 2;
		unsigned int                        INTERVAL : 8;
		unsigned int                       RESET_CNT : 8;
		unsigned int                     RESET_FORCE : 1;
		unsigned int                REPORT_AND_RESET : 1;
		unsigned int                                 : 3;
		unsigned int                         MC_VMID : 4;
		unsigned int                                 : 1;
		unsigned int                    CACHE_POLICY : 2;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_PWR_CNTL {
	struct {
		unsigned int          GFX_CLK_HALT_ME0_PIPE0 : 1;
		unsigned int          GFX_CLK_HALT_ME0_PIPE1 : 1;
		unsigned int                                 : 6;
		unsigned int          CMP_CLK_HALT_ME1_PIPE0 : 1;
		unsigned int          CMP_CLK_HALT_ME1_PIPE1 : 1;
		unsigned int          CMP_CLK_HALT_ME1_PIPE2 : 1;
		unsigned int          CMP_CLK_HALT_ME1_PIPE3 : 1;
		unsigned int                                 : 4;
		unsigned int          CMP_CLK_HALT_ME2_PIPE0 : 1;
		unsigned int          CMP_CLK_HALT_ME2_PIPE1 : 1;
		unsigned int          CMP_CLK_HALT_ME2_PIPE2 : 1;
		unsigned int          CMP_CLK_HALT_ME2_PIPE3 : 1;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_QUEUE_THRESHOLDS {
	struct {
		unsigned int                   ROQ_IB1_START : 6;
		unsigned int                                 : 2;
		unsigned int                   ROQ_IB2_START : 6;
		unsigned int                                 : 18;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RB0_ACTIVE {
	struct {
		unsigned int                          ACTIVE : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RB0_BASE {
	struct {
		unsigned int                         RB_BASE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RB0_BASE_HI {
	struct {
		unsigned int                      RB_BASE_HI : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RB0_BUFSZ_MASK {
	struct {
		unsigned int                            DATA : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RB0_CNTL__GFX09 {
	struct {
		unsigned int                        RB_BUFSZ : 6;
		unsigned int                                 : 2;
		unsigned int                        RB_BLKSZ : 6;
		unsigned int                                 : 3;
		unsigned int                        BUF_SWAP : 2;
		unsigned int                                 : 1;
		unsigned int                     MIN_AVAILSZ : 2;
		unsigned int                  MIN_IB_AVAILSZ : 2;
		unsigned int                    CACHE_POLICY : 1;
		unsigned int                                 : 2;
		unsigned int                    RB_NO_UPDATE : 1;
		unsigned int                                 : 3;
		unsigned int                  RB_RPTR_WR_ENA : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RB0_RPTR {
	struct {
		unsigned int                         RB_RPTR : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RB0_RPTR_ADDR {
	struct {
		unsigned int                                 : 2;
		unsigned int                    RB_RPTR_ADDR : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RB0_RPTR_ADDR_HI {
	struct {
		unsigned int                 RB_RPTR_ADDR_HI : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RB0_WPTR {
	struct {
		unsigned int                         RB_WPTR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RB0_WPTR_HI {
	struct {
		unsigned int                         RB_WPTR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RB1_BASE {
	struct {
		unsigned int                         RB_BASE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RB1_BASE_HI {
	struct {
		unsigned int                      RB_BASE_HI : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RB1_CNTL__GFX09 {
	struct {
		unsigned int                        RB_BUFSZ : 6;
		unsigned int                                 : 2;
		unsigned int                        RB_BLKSZ : 6;
		unsigned int                                 : 6;
		unsigned int                     MIN_AVAILSZ : 2;
		unsigned int                  MIN_IB_AVAILSZ : 2;
		unsigned int                    CACHE_POLICY : 1;
		unsigned int                                 : 2;
		unsigned int                    RB_NO_UPDATE : 1;
		unsigned int                                 : 3;
		unsigned int                  RB_RPTR_WR_ENA : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RB1_RPTR {
	struct {
		unsigned int                         RB_RPTR : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RB1_RPTR_ADDR {
	struct {
		unsigned int                                 : 2;
		unsigned int                    RB_RPTR_ADDR : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RB1_RPTR_ADDR_HI {
	struct {
		unsigned int                 RB_RPTR_ADDR_HI : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RB1_WPTR {
	struct {
		unsigned int                         RB_WPTR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RB1_WPTR_HI {
	struct {
		unsigned int                         RB_WPTR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RB2_BASE {
	struct {
		unsigned int                         RB_BASE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RB2_CNTL__GFX09 {
	struct {
		unsigned int                        RB_BUFSZ : 6;
		unsigned int                                 : 2;
		unsigned int                        RB_BLKSZ : 6;
		unsigned int                                 : 6;
		unsigned int                     MIN_AVAILSZ : 2;
		unsigned int                  MIN_IB_AVAILSZ : 2;
		unsigned int                    CACHE_POLICY : 1;
		unsigned int                                 : 2;
		unsigned int                    RB_NO_UPDATE : 1;
		unsigned int                                 : 3;
		unsigned int                  RB_RPTR_WR_ENA : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RB2_RPTR {
	struct {
		unsigned int                         RB_RPTR : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RB2_RPTR_ADDR {
	struct {
		unsigned int                                 : 2;
		unsigned int                    RB_RPTR_ADDR : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RB2_RPTR_ADDR_HI {
	struct {
		unsigned int                 RB_RPTR_ADDR_HI : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RB2_WPTR {
	struct {
		unsigned int                         RB_WPTR : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RB_ACTIVE {
	struct {
		unsigned int                          ACTIVE : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RB_BASE {
	struct {
		unsigned int                         RB_BASE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RB_BUFSZ_MASK {
	struct {
		unsigned int                            DATA : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RB_CNTL__GFX09 {
	struct {
		unsigned int                        RB_BUFSZ : 6;
		unsigned int                                 : 2;
		unsigned int                        RB_BLKSZ : 6;
		unsigned int                                 : 6;
		unsigned int                     MIN_AVAILSZ : 2;
		unsigned int                  MIN_IB_AVAILSZ : 2;
		unsigned int                    CACHE_POLICY : 1;
		unsigned int                                 : 2;
		unsigned int                    RB_NO_UPDATE : 1;
		unsigned int                                 : 3;
		unsigned int                  RB_RPTR_WR_ENA : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RB_DOORBELL_CLEAR {
	struct {
		unsigned int                    MAPPED_QUEUE : 3;
		unsigned int                                 : 5;
		unsigned int    MAPPED_QUE_DOORBELL_EN_CLEAR : 1;
		unsigned int   MAPPED_QUE_DOORBELL_HIT_CLEAR : 1;
		unsigned int        MASTER_DOORBELL_EN_CLEAR : 1;
		unsigned int       MASTER_DOORBELL_HIT_CLEAR : 1;
		unsigned int        QUEUES_DOORBELL_EN_CLEAR : 1;
		unsigned int       QUEUES_DOORBELL_HIT_CLEAR : 1;
		unsigned int                                 : 18;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RB_DOORBELL_CONTROL {
	struct {
		unsigned int                                 : 1;
		unsigned int               DOORBELL_BIF_DROP : 1;
		unsigned int                 DOORBELL_OFFSET : 26;
		unsigned int                                 : 2;
		unsigned int                     DOORBELL_EN : 1;
		unsigned int                    DOORBELL_HIT : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RB_DOORBELL_CONTROL_SCH_0__GFX09 {
	struct {
		unsigned int                                 : 2;
		unsigned int                 DOORBELL_OFFSET : 26;
		unsigned int                                 : 2;
		unsigned int                     DOORBELL_EN : 1;
		unsigned int                    DOORBELL_HIT : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RB_DOORBELL_CONTROL_SCH_1__GFX09 {
	struct {
		unsigned int                                 : 2;
		unsigned int                 DOORBELL_OFFSET : 26;
		unsigned int                                 : 2;
		unsigned int                     DOORBELL_EN : 1;
		unsigned int                    DOORBELL_HIT : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RB_DOORBELL_CONTROL_SCH_2__GFX09 {
	struct {
		unsigned int                                 : 2;
		unsigned int                 DOORBELL_OFFSET : 26;
		unsigned int                                 : 2;
		unsigned int                     DOORBELL_EN : 1;
		unsigned int                    DOORBELL_HIT : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RB_DOORBELL_CONTROL_SCH_3__GFX09 {
	struct {
		unsigned int                                 : 2;
		unsigned int                 DOORBELL_OFFSET : 26;
		unsigned int                                 : 2;
		unsigned int                     DOORBELL_EN : 1;
		unsigned int                    DOORBELL_HIT : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RB_DOORBELL_CONTROL_SCH_4__GFX09 {
	struct {
		unsigned int                                 : 2;
		unsigned int                 DOORBELL_OFFSET : 26;
		unsigned int                                 : 2;
		unsigned int                     DOORBELL_EN : 1;
		unsigned int                    DOORBELL_HIT : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RB_DOORBELL_CONTROL_SCH_5__GFX09 {
	struct {
		unsigned int                                 : 2;
		unsigned int                 DOORBELL_OFFSET : 26;
		unsigned int                                 : 2;
		unsigned int                     DOORBELL_EN : 1;
		unsigned int                    DOORBELL_HIT : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RB_DOORBELL_CONTROL_SCH_6__GFX09 {
	struct {
		unsigned int                                 : 2;
		unsigned int                 DOORBELL_OFFSET : 26;
		unsigned int                                 : 2;
		unsigned int                     DOORBELL_EN : 1;
		unsigned int                    DOORBELL_HIT : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RB_DOORBELL_CONTROL_SCH_7__GFX09 {
	struct {
		unsigned int                                 : 2;
		unsigned int                 DOORBELL_OFFSET : 26;
		unsigned int                                 : 2;
		unsigned int                     DOORBELL_EN : 1;
		unsigned int                    DOORBELL_HIT : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RB_DOORBELL_RANGE_LOWER {
	struct {
		unsigned int                                 : 2;
		unsigned int            DOORBELL_RANGE_LOWER : 26;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RB_DOORBELL_RANGE_UPPER {
	struct {
		unsigned int                                 : 2;
		unsigned int            DOORBELL_RANGE_UPPER : 26;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RB_OFFSET {
	struct {
		unsigned int                       RB_OFFSET : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RB_RPTR {
	struct {
		unsigned int                         RB_RPTR : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RB_RPTR_ADDR {
	struct {
		unsigned int                                 : 2;
		unsigned int                    RB_RPTR_ADDR : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RB_RPTR_ADDR_HI {
	struct {
		unsigned int                 RB_RPTR_ADDR_HI : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RB_RPTR_WR {
	struct {
		unsigned int                      RB_RPTR_WR : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RB_STATUS {
	struct {
		unsigned int                DOORBELL_UPDATED : 1;
		unsigned int                 DOORBELL_ENABLE : 1;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RB_VMID {
	struct {
		unsigned int                        RB0_VMID : 4;
		unsigned int                                 : 4;
		unsigned int                        RB1_VMID : 4;
		unsigned int                                 : 4;
		unsigned int                        RB2_VMID : 4;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RB_WPTR {
	struct {
		unsigned int                         RB_WPTR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RB_WPTR_DELAY {
	struct {
		unsigned int                 PRE_WRITE_TIMER : 28;
		unsigned int                 PRE_WRITE_LIMIT : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RB_WPTR_HI {
	struct {
		unsigned int                         RB_WPTR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RB_WPTR_POLL_ADDR_HI {
	struct {
		unsigned int            RB_WPTR_POLL_ADDR_HI : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RB_WPTR_POLL_ADDR_LO {
	struct {
		unsigned int                                 : 2;
		unsigned int            RB_WPTR_POLL_ADDR_LO : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RB_WPTR_POLL_CNTL {
	struct {
		unsigned int                  POLL_FREQUENCY : 16;
		unsigned int                 IDLE_POLL_COUNT : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RING0_PRIORITY {
	struct {
		unsigned int                        PRIORITY : 2;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RING1_PRIORITY {
	struct {
		unsigned int                        PRIORITY : 2;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RING2_PRIORITY {
	struct {
		unsigned int                        PRIORITY : 2;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RINGID {
	struct {
		unsigned int                          RINGID : 2;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_RING_PRIORITY_CNTS {
	struct {
		unsigned int                   PRIORITY1_CNT : 8;
		unsigned int                  PRIORITY2A_CNT : 8;
		unsigned int                  PRIORITY2B_CNT : 8;
		unsigned int                   PRIORITY3_CNT : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ROQ1_THRESHOLDS__GFX09 {
	struct {
		unsigned int                       RB1_START : 8;
		unsigned int                       RB2_START : 8;
		unsigned int                    R0_IB1_START : 8;
		unsigned int                    R1_IB1_START : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ROQ2_AVAIL {
	struct {
		unsigned int                     ROQ_CNT_IB2 : 12;
		unsigned int                                 : 4;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ROQ2_THRESHOLDS__GFX09 {
	struct {
		unsigned int                    R2_IB1_START : 8;
		unsigned int                    R0_IB2_START : 8;
		unsigned int                    R1_IB2_START : 8;
		unsigned int                    R2_IB2_START : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ROQ_AVAIL {
	struct {
		unsigned int                    ROQ_CNT_RING : 12;
		unsigned int                                 : 4;
		unsigned int                     ROQ_CNT_IB1 : 12;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ROQ_IB1_STAT {
	struct {
		unsigned int              ROQ_RPTR_INDIRECT1 : 12;
		unsigned int                                 : 4;
		unsigned int              ROQ_WPTR_INDIRECT1 : 12;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ROQ_IB2_STAT {
	struct {
		unsigned int              ROQ_RPTR_INDIRECT2 : 12;
		unsigned int                                 : 4;
		unsigned int              ROQ_WPTR_INDIRECT2 : 12;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ROQ_RB_STAT {
	struct {
		unsigned int                ROQ_RPTR_PRIMARY : 12;
		unsigned int                                 : 4;
		unsigned int                ROQ_WPTR_PRIMARY : 12;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ROQ_THRESHOLDS {
	struct {
		unsigned int                       IB1_START : 8;
		unsigned int                       IB2_START : 8;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_SAMPLE_STATUS {
	struct {
		unsigned int                   Z_PASS_ACITVE : 1;
		unsigned int                STREAMOUT_ACTIVE : 1;
		unsigned int                 PIPELINE_ACTIVE : 1;
		unsigned int                  STIPPLE_ACTIVE : 1;
		unsigned int              VGT_BUFFERS_ACTIVE : 1;
		unsigned int               SCREEN_EXT_ACTIVE : 1;
		unsigned int            DRAW_INDIRECT_ACTIVE : 1;
		unsigned int            DISP_INDIRECT_ACTIVE : 1;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_SCRATCH_DATA {
	struct {
		unsigned int                    SCRATCH_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_SCRATCH_INDEX {
	struct {
		unsigned int                   SCRATCH_INDEX : 8;
		unsigned int                                 : 23;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_SC_PSINVOC_COUNT0_HI {
	struct {
		unsigned int               PSINVOC_COUNT0_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_SC_PSINVOC_COUNT0_LO {
	struct {
		unsigned int               PSINVOC_COUNT0_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_SC_PSINVOC_COUNT1_HI {
	struct {
		unsigned int                        OBSOLETE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_SC_PSINVOC_COUNT1_LO {
	struct {
		unsigned int                        OBSOLETE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_SD_CNTL__GFX09 {
	struct {
		unsigned int                          CPF_EN : 1;
		unsigned int                          CPG_EN : 1;
		unsigned int                          CPC_EN : 1;
		unsigned int                          RLC_EN : 1;
		unsigned int                          SPI_EN : 1;
		unsigned int                           WD_EN : 1;
		unsigned int                           IA_EN : 1;
		unsigned int                           PA_EN : 1;
		unsigned int                          RMI_EN : 1;
		unsigned int                           EA_EN : 1;
		unsigned int                                 : 22;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_SEM_WAIT_TIMER {
	struct {
		unsigned int                  SEM_WAIT_TIMER : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_SIG_SEM_ADDR_HI {
	struct {
		unsigned int                     SEM_ADDR_HI : 16;
		unsigned int                 SEM_USE_MAILBOX : 1;
		unsigned int                                 : 3;
		unsigned int                 SEM_SIGNAL_TYPE : 1;
		unsigned int                                 : 3;
		unsigned int                 SEM_CLIENT_CODE : 2;
		unsigned int                                 : 3;
		unsigned int                      SEM_SELECT : 3;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_SIG_SEM_ADDR_LO {
	struct {
		unsigned int                   SEM_ADDR_SWAP : 2;
		unsigned int                                 : 1;
		unsigned int                     SEM_ADDR_LO : 29;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_SOFT_RESET_CNTL {
	struct {
		unsigned int             CMP_ONLY_SOFT_RESET : 1;
		unsigned int             GFX_ONLY_SOFT_RESET : 1;
		unsigned int               CMP_HQD_REG_RESET : 1;
		unsigned int              CMP_INTR_REG_RESET : 1;
		unsigned int    CMP_HQD_QUEUE_DOORBELL_RESET : 1;
		unsigned int           GFX_RB_DOORBELL_RESET : 1;
		unsigned int              GFX_INTR_REG_RESET : 1;
		unsigned int                                 : 25;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_STALLED_STAT1 {
	struct {
		unsigned int      RBIU_TO_DMA_NOT_RDY_TO_RCV : 1;
		unsigned int                                 : 1;
		unsigned int      RBIU_TO_SEM_NOT_RDY_TO_RCV : 1;
		unsigned int                                 : 1;
		unsigned int    RBIU_TO_MEMWR_NOT_RDY_TO_RCV : 1;
		unsigned int                                 : 5;
		unsigned int    ME_HAS_ACTIVE_CE_BUFFER_FLAG : 1;
		unsigned int    ME_HAS_ACTIVE_DE_BUFFER_FLAG : 1;
		unsigned int     ME_STALLED_ON_TC_WR_CONFIRM : 1;
		unsigned int   ME_STALLED_ON_ATOMIC_RTN_DATA : 1;
		unsigned int      ME_WAITING_ON_TC_READ_DATA : 1;
		unsigned int     ME_WAITING_ON_REG_READ_DATA : 1;
		unsigned int                                 : 7;
		unsigned int        RCIU_WAITING_ON_GDS_FREE : 1;
		unsigned int       RCIU_WAITING_ON_GRBM_FREE : 1;
		unsigned int        RCIU_WAITING_ON_VGT_FREE : 1;
		unsigned int         RCIU_STALLED_ON_ME_READ : 1;
		unsigned int        RCIU_STALLED_ON_DMA_READ : 1;
		unsigned int     RCIU_STALLED_ON_APPEND_READ : 1;
		unsigned int    RCIU_HALTED_BY_REG_VIOLATION : 1;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_STALLED_STAT2 {
	struct {
		unsigned int       PFP_TO_CSF_NOT_RDY_TO_RCV : 1;
		unsigned int       PFP_TO_MEQ_NOT_RDY_TO_RCV : 1;
		unsigned int      PFP_TO_RCIU_NOT_RDY_TO_RCV : 1;
		unsigned int                                 : 1;
		unsigned int       PFP_TO_VGT_WRITES_PENDING : 1;
		unsigned int           PFP_RCIU_READ_PENDING : 1;
		unsigned int                                 : 2;
		unsigned int      PFP_WAITING_ON_BUFFER_DATA : 1;
		unsigned int           ME_WAIT_ON_CE_COUNTER : 1;
		unsigned int         ME_WAIT_ON_AVAIL_BUFFER : 1;
		unsigned int        GFX_CNTX_NOT_AVAIL_TO_ME : 1;
		unsigned int          ME_RCIU_NOT_RDY_TO_RCV : 1;
		unsigned int      ME_TO_CONST_NOT_RDY_TO_RCV : 1;
		unsigned int        ME_WAITING_DATA_FROM_PFP : 1;
		unsigned int     ME_WAITING_ON_PARTIAL_FLUSH : 1;
		unsigned int        MEQ_TO_ME_NOT_RDY_TO_RCV : 1;
		unsigned int        STQ_TO_ME_NOT_RDY_TO_RCV : 1;
		unsigned int        ME_WAITING_DATA_FROM_STQ : 1;
		unsigned int    PFP_STALLED_ON_TC_WR_CONFIRM : 1;
		unsigned int  PFP_STALLED_ON_ATOMIC_RTN_DATA : 1;
		unsigned int     EOPD_FIFO_NEEDS_SC_EOP_DONE : 1;
		unsigned int      EOPD_FIFO_NEEDS_WR_CONFIRM : 1;
		unsigned int   STRMO_WR_OF_PRIM_DATA_PENDING : 1;
		unsigned int      PIPE_STATS_WR_DATA_PENDING : 1;
		unsigned int      APPEND_RDY_WAIT_ON_CS_DONE : 1;
		unsigned int      APPEND_RDY_WAIT_ON_PS_DONE : 1;
		unsigned int       APPEND_WAIT_ON_WR_CONFIRM : 1;
		unsigned int         APPEND_ACTIVE_PARTITION : 1;
		unsigned int APPEND_WAITING_TO_SEND_MEMWRITE : 1;
		unsigned int      SURF_SYNC_NEEDS_IDLE_CNTXS : 1;
		unsigned int       SURF_SYNC_NEEDS_ALL_CLEAN : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_STALLED_STAT3 {
	struct {
		unsigned int        CE_TO_CSF_NOT_RDY_TO_RCV : 1;
		unsigned int CE_TO_RAM_INIT_FETCHER_NOT_RDY_TO_RCV : 1;
		unsigned int CE_WAITING_ON_DATA_FROM_RAM_INIT_FETCHER : 1;
		unsigned int          CE_TO_RAM_INIT_NOT_RDY : 1;
		unsigned int          CE_TO_RAM_DUMP_NOT_RDY : 1;
		unsigned int         CE_TO_RAM_WRITE_NOT_RDY : 1;
		unsigned int   CE_TO_INC_FIFO_NOT_RDY_TO_RCV : 1;
		unsigned int    CE_TO_WR_FIFO_NOT_RDY_TO_RCV : 1;
		unsigned int                                 : 2;
		unsigned int       CE_WAITING_ON_BUFFER_DATA : 1;
		unsigned int    CE_WAITING_ON_CE_BUFFER_FLAG : 1;
		unsigned int        CE_WAITING_ON_DE_COUNTER : 1;
		unsigned int CE_WAITING_ON_DE_COUNTER_UNDERFLOW : 1;
		unsigned int            TCIU_WAITING_ON_FREE : 1;
		unsigned int            TCIU_WAITING_ON_TAGS : 1;
		unsigned int     CE_STALLED_ON_TC_WR_CONFIRM : 1;
		unsigned int   CE_STALLED_ON_ATOMIC_RTN_DATA : 1;
		unsigned int         UTCL2IU_WAITING_ON_FREE : 1;
		unsigned int         UTCL2IU_WAITING_ON_TAGS : 1;
		unsigned int          UTCL1_WAITING_ON_TRANS : 1;
		unsigned int                                 : 11;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_STAT {
	struct {
		unsigned int                                 : 5;
		unsigned int                                 : 4;
		unsigned int                   ROQ_RING_BUSY : 1;
		unsigned int              ROQ_INDIRECT1_BUSY : 1;
		unsigned int              ROQ_INDIRECT2_BUSY : 1;
		unsigned int                  ROQ_STATE_BUSY : 1;
		unsigned int                         DC_BUSY : 1;
		unsigned int                    UTCL2IU_BUSY : 1;
		unsigned int                        PFP_BUSY : 1;
		unsigned int                        MEQ_BUSY : 1;
		unsigned int                         ME_BUSY : 1;
		unsigned int                      QUERY_BUSY : 1;
		unsigned int                  SEMAPHORE_BUSY : 1;
		unsigned int                  INTERRUPT_BUSY : 1;
		unsigned int               SURFACE_SYNC_BUSY : 1;
		unsigned int                        DMA_BUSY : 1;
		unsigned int                       RCIU_BUSY : 1;
		unsigned int                SCRATCH_RAM_BUSY : 1;
		unsigned int                                 : 1;
		unsigned int                         CE_BUSY : 1;
		unsigned int                       TCIU_BUSY : 1;
		unsigned int                ROQ_CE_RING_BUSY : 1;
		unsigned int           ROQ_CE_INDIRECT1_BUSY : 1;
		unsigned int           ROQ_CE_INDIRECT2_BUSY : 1;
		unsigned int                         CP_BUSY : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_STQ_AVAIL {
	struct {
		unsigned int                         STQ_CNT : 9;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_STQ_STAT {
	struct {
		unsigned int                        STQ_RPTR : 10;
		unsigned int                                 : 22;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_STQ_THRESHOLDS {
	struct {
		unsigned int                      STQ0_START : 8;
		unsigned int                      STQ1_START : 8;
		unsigned int                      STQ2_START : 8;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_STQ_WR_STAT {
	struct {
		unsigned int                        STQ_WPTR : 10;
		unsigned int                                 : 22;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_STREAM_OUT_ADDR_HI {
	struct {
		unsigned int              STREAM_OUT_ADDR_HI : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_STREAM_OUT_ADDR_LO {
	struct {
		unsigned int                                 : 2;
		unsigned int              STREAM_OUT_ADDR_LO : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_STREAM_OUT_CONTROL {
	struct {
		unsigned int                                 : 25;
		unsigned int                    CACHE_POLICY : 2;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_STRMOUT_CNTL {
	struct {
		unsigned int              OFFSET_UPDATE_DONE : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ST_BASE_HI {
	struct {
		unsigned int                      ST_BASE_HI : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ST_BASE_LO {
	struct {
		unsigned int                                 : 2;
		unsigned int                      ST_BASE_LO : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ST_BUFSZ {
	struct {
		unsigned int                        ST_BUFSZ : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_ST_CMD_BUFSZ {
	struct {
		unsigned int                    ST_CMD_REQSZ : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_VGT_CSINVOC_COUNT_HI {
	struct {
		unsigned int                CSINVOC_COUNT_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_VGT_CSINVOC_COUNT_LO {
	struct {
		unsigned int                CSINVOC_COUNT_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_VGT_DSINVOC_COUNT_HI {
	struct {
		unsigned int                DSINVOC_COUNT_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_VGT_DSINVOC_COUNT_LO {
	struct {
		unsigned int                DSINVOC_COUNT_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_VGT_GSINVOC_COUNT_HI {
	struct {
		unsigned int                GSINVOC_COUNT_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_VGT_GSINVOC_COUNT_LO {
	struct {
		unsigned int                GSINVOC_COUNT_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_VGT_GSPRIM_COUNT_HI {
	struct {
		unsigned int                 GSPRIM_COUNT_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_VGT_GSPRIM_COUNT_LO {
	struct {
		unsigned int                 GSPRIM_COUNT_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_VGT_HSINVOC_COUNT_HI {
	struct {
		unsigned int                HSINVOC_COUNT_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_VGT_HSINVOC_COUNT_LO {
	struct {
		unsigned int                HSINVOC_COUNT_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_VGT_IAPRIM_COUNT_HI {
	struct {
		unsigned int                 IAPRIM_COUNT_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_VGT_IAPRIM_COUNT_LO {
	struct {
		unsigned int                 IAPRIM_COUNT_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_VGT_IAVERT_COUNT_HI {
	struct {
		unsigned int                 IAVERT_COUNT_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_VGT_IAVERT_COUNT_LO {
	struct {
		unsigned int                 IAVERT_COUNT_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_VGT_VSINVOC_COUNT_HI {
	struct {
		unsigned int                VSINVOC_COUNT_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_VGT_VSINVOC_COUNT_LO {
	struct {
		unsigned int                VSINVOC_COUNT_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_VIRT_STATUS {
	struct {
		unsigned int                     VIRT_STATUS : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_VMID {
	struct {
		unsigned int                            VMID : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_VMID_PREEMPT {
	struct {
		unsigned int                 PREEMPT_REQUEST : 16;
		unsigned int                    VIRT_COMMAND : 4;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_VMID_RESET {
	struct {
		unsigned int                   RESET_REQUEST : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_VMID_STATUS {
	struct {
		unsigned int               PREEMPT_DE_STATUS : 16;
		unsigned int               PREEMPT_CE_STATUS : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_WAIT_REG_MEM_TIMEOUT {
	struct {
		unsigned int            WAIT_REG_MEM_TIMEOUT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_WAIT_SEM_ADDR_HI {
	struct {
		unsigned int                     SEM_ADDR_HI : 16;
		unsigned int                 SEM_USE_MAILBOX : 1;
		unsigned int                                 : 3;
		unsigned int                 SEM_SIGNAL_TYPE : 1;
		unsigned int                                 : 3;
		unsigned int                 SEM_CLIENT_CODE : 2;
		unsigned int                                 : 3;
		unsigned int                      SEM_SELECT : 3;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CP_WAIT_SEM_ADDR_LO {
	struct {
		unsigned int                   SEM_ADDR_SWAP : 2;
		unsigned int                                 : 1;
		unsigned int                     SEM_ADDR_LO : 29;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CSPRIV_CONNECT {
	struct {
		unsigned int                                 : 21;
		unsigned int                        QUEUE_ID : 3;
		unsigned int                                 : 2;
		unsigned int                            VMID : 4;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union CS_COPY_STATE {
	struct {
		unsigned int                    SRC_STATE_ID : 3;
		unsigned int                                 : 29;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_ALPHA_TO_MASK {
	struct {
		unsigned int            ALPHA_TO_MASK_ENABLE : 1;
		unsigned int                                 : 7;
		unsigned int           ALPHA_TO_MASK_OFFSET0 : 2;
		unsigned int           ALPHA_TO_MASK_OFFSET1 : 2;
		unsigned int           ALPHA_TO_MASK_OFFSET2 : 2;
		unsigned int           ALPHA_TO_MASK_OFFSET3 : 2;
		unsigned int                    OFFSET_ROUND : 1;
		unsigned int                                 : 15;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_CGTT_CLK_CTRL_0 {
	struct {
		unsigned int                        ON_DELAY : 4;
		unsigned int                  OFF_HYSTERESIS : 8;
		unsigned int                                 : 4;
		unsigned int            SOFT_STALL_OVERRIDE7 : 1;
		unsigned int            SOFT_STALL_OVERRIDE6 : 1;
		unsigned int            SOFT_STALL_OVERRIDE5 : 1;
		unsigned int            SOFT_STALL_OVERRIDE4 : 1;
		unsigned int            SOFT_STALL_OVERRIDE3 : 1;
		unsigned int            SOFT_STALL_OVERRIDE2 : 1;
		unsigned int            SOFT_STALL_OVERRIDE1 : 1;
		unsigned int            SOFT_STALL_OVERRIDE0 : 1;
		unsigned int                  SOFT_OVERRIDE7 : 1;
		unsigned int                  SOFT_OVERRIDE6 : 1;
		unsigned int                  SOFT_OVERRIDE5 : 1;
		unsigned int                  SOFT_OVERRIDE4 : 1;
		unsigned int                  SOFT_OVERRIDE3 : 1;
		unsigned int                  SOFT_OVERRIDE2 : 1;
		unsigned int                  SOFT_OVERRIDE1 : 1;
		unsigned int                  SOFT_OVERRIDE0 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_COUNT_CONTROL {
	struct {
		unsigned int         ZPASS_INCREMENT_DISABLE : 1;
		unsigned int            PERFECT_ZPASS_COUNTS : 1;
		unsigned int                                 : 2;
		unsigned int                     SAMPLE_RATE : 3;
		unsigned int                                 : 1;
		unsigned int                    ZPASS_ENABLE : 4;
		unsigned int                    ZFAIL_ENABLE : 4;
		unsigned int                    SFAIL_ENABLE : 4;
		unsigned int                   DBFAIL_ENABLE : 4;
		unsigned int               SLICE_EVEN_ENABLE : 4;
		unsigned int                SLICE_ODD_ENABLE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_CREDIT_LIMIT {
	struct {
		unsigned int              DB_SC_TILE_CREDITS : 5;
		unsigned int              DB_SC_QUAD_CREDITS : 5;
		unsigned int             DB_CB_LQUAD_CREDITS : 3;
		unsigned int                                 : 11;
		unsigned int              DB_CB_TILE_CREDITS : 7;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_DEBUG {
	struct {
		unsigned int  DEBUG_STENCIL_COMPRESS_DISABLE : 1;
		unsigned int    DEBUG_DEPTH_COMPRESS_DISABLE : 1;
		unsigned int               FETCH_FULL_Z_TILE : 1;
		unsigned int         FETCH_FULL_STENCIL_TILE : 1;
		unsigned int                    FORCE_Z_MODE : 2;
		unsigned int          DEBUG_FORCE_DEPTH_READ : 1;
		unsigned int        DEBUG_FORCE_STENCIL_READ : 1;
		unsigned int          DEBUG_FORCE_HIZ_ENABLE : 2;
		unsigned int         DEBUG_FORCE_HIS_ENABLE0 : 2;
		unsigned int         DEBUG_FORCE_HIS_ENABLE1 : 2;
		unsigned int            DEBUG_FAST_Z_DISABLE : 1;
		unsigned int      DEBUG_FAST_STENCIL_DISABLE : 1;
		unsigned int         DEBUG_NOOP_CULL_DISABLE : 1;
		unsigned int             DISABLE_SUMM_SQUADS : 1;
		unsigned int          DEPTH_CACHE_FORCE_MISS : 1;
		unsigned int        DEBUG_FORCE_FULL_Z_RANGE : 2;
		unsigned int               NEVER_FREE_Z_ONLY : 1;
		unsigned int ZPASS_COUNTS_LOOK_AT_PIPE_STAT_EVENTS : 1;
		unsigned int DISABLE_VPORT_ZPLANE_OPTIMIZATION : 1;
		unsigned int      DECOMPRESS_AFTER_N_ZPLANES : 4;
		unsigned int              ONE_FREE_IN_FLIGHT : 1;
		unsigned int      FORCE_MISS_IF_NOT_INFLIGHT : 1;
		unsigned int      DISABLE_DEPTH_SURFACE_SYNC : 1;
		unsigned int      DISABLE_HTILE_SURFACE_SYNC : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_DEBUG2__GFX09 {
	struct {
		unsigned int        ALLOW_COMPZ_BYTE_MASKING : 1;
		unsigned int      DISABLE_TC_ZRANGE_L0_CACHE : 1;
		unsigned int        DISABLE_TC_MASK_L0_CACHE : 1;
		unsigned int             DTR_ROUND_ROBIN_ARB : 1;
		unsigned int    DTR_PREZ_STALLS_FOR_ETF_ROOM : 1;
		unsigned int        DISABLE_PREZL_FIFO_STALL : 1;
		unsigned int    DISABLE_PREZL_FIFO_STALL_REZ : 1;
		unsigned int    ENABLE_VIEWPORT_STALL_ON_ALL : 1;
		unsigned int OPTIMIZE_HIZ_MATCHES_FB_DISABLE : 1;
		unsigned int                   CLK_OFF_DELAY : 5;
		unsigned int DISABLE_TILE_COVERED_FOR_PS_ITER : 1;
		unsigned int         ENABLE_SUBTILE_GROUPING : 1;
		unsigned int                                 : 1;
		unsigned int     DISABLE_NULL_EOT_FORWARDING : 1;
		unsigned int     DISABLE_DTT_DATA_FORWARDING : 1;
		unsigned int    DISABLE_QUAD_COHERENCY_STALL : 1;
		unsigned int                                 : 8;
		unsigned int         ENABLE_PREZ_OF_REZ_SUMM : 1;
		unsigned int    DISABLE_PREZL_VIEWPORT_STALL : 1;
		unsigned int DISABLE_SINGLE_STENCIL_QUAD_SUMM : 1;
		unsigned int DISABLE_WRITE_STALL_ON_RDWR_CONFLICT : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_DEBUG3__GFX09 {
	struct {
		unsigned int DISABLE_CLEAR_ZRANGE_CORRECTION : 1;
		unsigned int         ROUND_ZRANGE_CORRECTION : 1;
		unsigned int                FORCE_DB_IS_GOOD : 1;
		unsigned int DISABLE_TL_SSO_NULL_SUPPRESSION : 1;
		unsigned int      DISABLE_HIZ_ON_VPORT_CLAMP : 1;
		unsigned int         EQAA_INTERPOLATE_COMP_Z : 1;
		unsigned int          EQAA_INTERPOLATE_SRC_Z : 1;
		unsigned int          DISABLE_TCP_CAM_BYPASS : 1;
		unsigned int  DISABLE_ZCMP_DIRTY_SUPPRESSION : 1;
		unsigned int DISABLE_REDUNDANT_PLANE_FLUSHES_OPT : 1;
		unsigned int DISABLE_RECOMP_TO_1ZPLANE_WITHOUT_FASTOP : 1;
		unsigned int    ENABLE_INCOHERENT_EQAA_READS : 1;
		unsigned int    DISABLE_OP_Z_DATA_FORWARDING : 1;
		unsigned int            DISABLE_OP_DF_BYPASS : 1;
		unsigned int     DISABLE_OP_DF_WRITE_COMBINE : 1;
		unsigned int   DISABLE_OP_DF_DIRECT_FEEDBACK : 1;
		unsigned int         ALLOW_RF2P_RW_COLLISION : 1;
		unsigned int     SLOW_PREZ_TO_A2M_OMASK_RATE : 1;
		unsigned int    DISABLE_OP_S_DATA_FORWARDING : 1;
		unsigned int DISABLE_TC_UPDATE_WRITE_COMBINE : 1;
		unsigned int     DISABLE_HZ_TC_WRITE_COMBINE : 1;
		unsigned int ENABLE_RECOMP_ZDIRTY_SUPPRESSION_OPT : 1;
		unsigned int    ENABLE_TC_MA_ROUND_ROBIN_ARB : 1;
		unsigned int DISABLE_RAM_READ_SUPPRESION_ON_FWD : 1;
		unsigned int       DISABLE_EQAA_A2M_PERF_OPT : 1;
		unsigned int             DISABLE_DI_DT_STALL : 1;
		unsigned int         ENABLE_DB_PROCESS_RESET : 1;
		unsigned int   DISABLE_OVERRASTERIZATION_FIX : 1;
		unsigned int     DONT_INSERT_CONTEXT_SUSPEND : 1;
		unsigned int     DONT_DELETE_CONTEXT_SUSPEND : 1;
		unsigned int   DISABLE_4XAA_2P_DELAYED_WRITE : 1;
		unsigned int DISABLE_4XAA_2P_INTERLEAVED_PMASK : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_DEBUG4__GFX09 {
	struct {
		unsigned int     DISABLE_QC_Z_MASK_SUMMATION : 1;
		unsigned int DISABLE_QC_STENCIL_MASK_SUMMATION : 1;
		unsigned int DISABLE_RESUMM_TO_SINGLE_STENCIL : 1;
		unsigned int DISABLE_PREZ_POSTZ_DTILE_CONFLICT_STALL : 1;
		unsigned int      DISABLE_4XAA_2P_ZD_HOLDOFF : 1;
		unsigned int   ENABLE_A2M_DQUAD_OPTIMIZATION : 1;
		unsigned int ENABLE_DBCB_SLOW_FORMAT_COLLAPSE : 1;
		unsigned int            ALWAYS_ON_RMI_CLK_EN : 1;
		unsigned int DFSM_CONVERT_PASSTHROUGH_TO_BYPASS : 1;
		unsigned int    DISABLE_UNMAPPED_Z_INDICATOR : 1;
		unsigned int    DISABLE_UNMAPPED_S_INDICATOR : 1;
		unsigned int    DISABLE_UNMAPPED_H_INDICATOR : 1;
		unsigned int       DISABLE_SEPARATE_DFSM_CLK : 1;
		unsigned int DISABLE_DTT_FAST_HTILENACK_LOOKUP : 1;
		unsigned int DISABLE_RESCHECK_MEMCOHER_OPTIMIZATION : 1;
		unsigned int             DISABLE_TS_WRITE_L0 : 1;
		unsigned int DISABLE_DYNAMIC_RAM_LIGHT_SLEEP_MODE : 1;
		unsigned int DISABLE_HIZ_Q1_TS_COLLISION_DETECT : 1;
		unsigned int DISABLE_HIZ_Q2_TS_COLLISION_DETECT : 1;
		unsigned int                 DB_EXTRA_DEBUG4 : 13;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_DEPTH_BOUNDS_MAX {
	struct {
		unsigned int                             MAX : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_DEPTH_BOUNDS_MIN {
	struct {
		unsigned int                             MIN : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_DEPTH_CLEAR {
	struct {
		unsigned int                     DEPTH_CLEAR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_DEPTH_CONTROL {
	struct {
		unsigned int                  STENCIL_ENABLE : 1;
		unsigned int                        Z_ENABLE : 1;
		unsigned int                  Z_WRITE_ENABLE : 1;
		unsigned int             DEPTH_BOUNDS_ENABLE : 1;
		unsigned int                           ZFUNC : 3;
		unsigned int                 BACKFACE_ENABLE : 1;
		unsigned int                     STENCILFUNC : 3;
		unsigned int                                 : 9;
		unsigned int                  STENCILFUNC_BF : 3;
		unsigned int                                 : 7;
		unsigned int ENABLE_COLOR_WRITES_ON_DEPTH_FAIL : 1;
		unsigned int DISABLE_COLOR_WRITES_ON_DEPTH_PASS : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_DEPTH_SIZE__GFX09 {
	struct {
		unsigned int                           X_MAX : 14;
		unsigned int                                 : 2;
		unsigned int                           Y_MAX : 14;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_DEPTH_VIEW {
	struct {
		unsigned int                     SLICE_START : 11;
		unsigned int                                 : 2;
		unsigned int                       SLICE_MAX : 11;
		unsigned int                     Z_READ_ONLY : 1;
		unsigned int               STENCIL_READ_ONLY : 1;
		unsigned int                           MIPID : 4;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_DFSM_CONFIG {
	struct {
		unsigned int                     BYPASS_DFSM : 1;
		unsigned int                DISABLE_PUNCHOUT : 1;
		unsigned int                    DISABLE_POPS : 1;
		unsigned int                     FORCE_FLUSH : 1;
		unsigned int                                 : 4;
		unsigned int           MIDDLE_PIPE_MAX_DEPTH : 7;
		unsigned int                                 : 17;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_DFSM_CONTROL {
	struct {
		unsigned int                   PUNCHOUT_MODE : 2;
		unsigned int        POPS_DRAIN_PS_ON_OVERLAP : 1;
		unsigned int               DISALLOW_OVERFLOW : 1;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_DFSM_FLUSH_AUX_EVENT {
	struct {
		unsigned int                         EVENT_A : 8;
		unsigned int                         EVENT_B : 8;
		unsigned int                         EVENT_C : 8;
		unsigned int                         EVENT_D : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_DFSM_FLUSH_ENABLE {
	struct {
		unsigned int                  PRIMARY_EVENTS : 11;
		unsigned int                                 : 13;
		unsigned int              AUX_FORCE_PASSTHRU : 4;
		unsigned int                      AUX_EVENTS : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_DFSM_PRIMS_IN_FLIGHT {
	struct {
		unsigned int                  HIGH_WATERMARK : 16;
		unsigned int                      HARD_LIMIT : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_DFSM_TILES_IN_FLIGHT {
	struct {
		unsigned int                  HIGH_WATERMARK : 16;
		unsigned int                      HARD_LIMIT : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_DFSM_WATCHDOG {
	struct {
		unsigned int                    TIMER_TARGET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_DFSM_WATERMARK__GFX09 {
	struct {
		unsigned int             DFSM_HIGH_WATERMARK : 16;
		unsigned int             POPS_HIGH_WATERMARK : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_EQAA {
	struct {
		unsigned int              MAX_ANCHOR_SAMPLES : 3;
		unsigned int                                 : 1;
		unsigned int                 PS_ITER_SAMPLES : 3;
		unsigned int                                 : 1;
		unsigned int         MASK_EXPORT_NUM_SAMPLES : 3;
		unsigned int                                 : 1;
		unsigned int       ALPHA_TO_MASK_NUM_SAMPLES : 3;
		unsigned int                                 : 1;
		unsigned int      HIGH_QUALITY_INTERSECTIONS : 1;
		unsigned int           INCOHERENT_EQAA_READS : 1;
		unsigned int              INTERPOLATE_COMP_Z : 1;
		unsigned int               INTERPOLATE_SRC_Z : 1;
		unsigned int      STATIC_ANCHOR_ASSOCIATIONS : 1;
		unsigned int      ALPHA_TO_MASK_EQAA_DISABLE : 1;
		unsigned int                                 : 2;
		unsigned int        OVERRASTERIZATION_AMOUNT : 3;
		unsigned int  ENABLE_POSTZ_OVERRASTERIZATION : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_EXCEPTION_CONTROL {
	struct {
		unsigned int           EARLY_Z_PANIC_DISABLE : 1;
		unsigned int            LATE_Z_PANIC_DISABLE : 1;
		unsigned int              RE_Z_PANIC_DISABLE : 1;
		unsigned int                                 : 29;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_FIFO_DEPTH1__GFX09 {
	struct {
		unsigned int            DB_RMI_RDREQ_CREDITS : 5;
		unsigned int            DB_RMI_WRREQ_CREDITS : 5;
		unsigned int                       MCC_DEPTH : 6;
		unsigned int                        QC_DEPTH : 5;
		unsigned int          LTILE_PROBE_FIFO_DEPTH : 8;
		unsigned int                                 : 3;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_FIFO_DEPTH2__GFX09 {
	struct {
		unsigned int                EQUAD_FIFO_DEPTH : 8;
		unsigned int             ETILE_OP_FIFO_DEPTH : 7;
		unsigned int                LQUAD_FIFO_DEPTH : 10;
		unsigned int             LTILE_OP_FIFO_DEPTH : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_FREE_CACHELINES__GFX09 {
	struct {
		unsigned int                FREE_DTILE_DEPTH : 7;
		unsigned int                FREE_PLANE_DEPTH : 7;
		unsigned int                    FREE_Z_DEPTH : 6;
		unsigned int                FREE_HTILE_DEPTH : 4;
		unsigned int                  QUAD_READ_REQS : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_HTILE_DATA_BASE {
	struct {
		unsigned int                       BASE_256B : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_HTILE_DATA_BASE_HI {
	struct {
		unsigned int                         BASE_HI : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_HTILE_SURFACE {
	struct {
		unsigned int                                 : 1;
		unsigned int                      FULL_CACHE : 1;
		unsigned int          HTILE_USES_PRELOAD_WIN : 1;
		unsigned int                         PRELOAD : 1;
		unsigned int                  PREFETCH_WIDTH : 6;
		unsigned int                 PREFETCH_HEIGHT : 6;
		unsigned int         DST_OUTSIDE_ZERO_TO_ONE : 1;
		unsigned int                                 : 1;
		unsigned int                    PIPE_ALIGNED : 1;
		unsigned int               RB_ALIGNED__GFX09 : 1;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_MEM_ARB_WATERMARKS {
	struct {
		unsigned int               CLIENT0_WATERMARK : 3;
		unsigned int                                 : 5;
		unsigned int               CLIENT1_WATERMARK : 3;
		unsigned int                                 : 5;
		unsigned int               CLIENT2_WATERMARK : 3;
		unsigned int                                 : 5;
		unsigned int               CLIENT3_WATERMARK : 3;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_OCCLUSION_COUNT0_HI {
	struct {
		unsigned int                        COUNT_HI : 31;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_OCCLUSION_COUNT0_LOW {
	struct {
		unsigned int                       COUNT_LOW : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_OCCLUSION_COUNT1_HI {
	struct {
		unsigned int                        COUNT_HI : 31;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_OCCLUSION_COUNT1_LOW {
	struct {
		unsigned int                       COUNT_LOW : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_OCCLUSION_COUNT2_HI {
	struct {
		unsigned int                        COUNT_HI : 31;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_OCCLUSION_COUNT2_LOW {
	struct {
		unsigned int                       COUNT_LOW : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_OCCLUSION_COUNT3_HI {
	struct {
		unsigned int                        COUNT_HI : 31;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_OCCLUSION_COUNT3_LOW {
	struct {
		unsigned int                       COUNT_LOW : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_PERFCOUNTER0_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_PERFCOUNTER0_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_PERFCOUNTER0_SELECT {
	struct {
		unsigned int                        PERF_SEL : 10;
		unsigned int                       PERF_SEL1 : 10;
		unsigned int                       CNTR_MODE : 4;
		unsigned int                      PERF_MODE1 : 4;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_PERFCOUNTER0_SELECT1 {
	struct {
		unsigned int                       PERF_SEL2 : 10;
		unsigned int                       PERF_SEL3 : 10;
		unsigned int                                 : 4;
		unsigned int                      PERF_MODE3 : 4;
		unsigned int                      PERF_MODE2 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_PERFCOUNTER1_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_PERFCOUNTER1_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_PERFCOUNTER1_SELECT {
	struct {
		unsigned int                        PERF_SEL : 10;
		unsigned int                       PERF_SEL1 : 10;
		unsigned int                       CNTR_MODE : 4;
		unsigned int                      PERF_MODE1 : 4;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_PERFCOUNTER1_SELECT1 {
	struct {
		unsigned int                       PERF_SEL2 : 10;
		unsigned int                       PERF_SEL3 : 10;
		unsigned int                                 : 4;
		unsigned int                      PERF_MODE3 : 4;
		unsigned int                      PERF_MODE2 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_PERFCOUNTER2_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_PERFCOUNTER2_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_PERFCOUNTER2_SELECT {
	struct {
		unsigned int                        PERF_SEL : 10;
		unsigned int                       PERF_SEL1 : 10;
		unsigned int                       CNTR_MODE : 4;
		unsigned int                      PERF_MODE1 : 4;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_PERFCOUNTER3_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_PERFCOUNTER3_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_PERFCOUNTER3_SELECT {
	struct {
		unsigned int                        PERF_SEL : 10;
		unsigned int                       PERF_SEL1 : 10;
		unsigned int                       CNTR_MODE : 4;
		unsigned int                      PERF_MODE1 : 4;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_PRELOAD_CONTROL {
	struct {
		unsigned int                         START_X : 8;
		unsigned int                         START_Y : 8;
		unsigned int                           MAX_X : 8;
		unsigned int                           MAX_Y : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_READ_DEBUG_3 {
	struct {
		unsigned int                      DEBUG_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_READ_DEBUG_4 {
	struct {
		unsigned int                      DEBUG_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_READ_DEBUG_5 {
	struct {
		unsigned int                      DEBUG_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_READ_DEBUG_6 {
	struct {
		unsigned int                      DEBUG_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_READ_DEBUG_7 {
	struct {
		unsigned int                      DEBUG_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_READ_DEBUG_8 {
	struct {
		unsigned int                      DEBUG_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_READ_DEBUG_9 {
	struct {
		unsigned int                      DEBUG_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_READ_DEBUG_A {
	struct {
		unsigned int                      DEBUG_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_READ_DEBUG_B {
	struct {
		unsigned int                      DEBUG_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_READ_DEBUG_C {
	struct {
		unsigned int                      DEBUG_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_READ_DEBUG_D {
	struct {
		unsigned int                      DEBUG_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_READ_DEBUG_E {
	struct {
		unsigned int                      DEBUG_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_READ_DEBUG_F {
	struct {
		unsigned int                      DEBUG_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_RENDER_CONTROL {
	struct {
		unsigned int              DEPTH_CLEAR_ENABLE : 1;
		unsigned int            STENCIL_CLEAR_ENABLE : 1;
		unsigned int                      DEPTH_COPY : 1;
		unsigned int                    STENCIL_COPY : 1;
		unsigned int              RESUMMARIZE_ENABLE : 1;
		unsigned int        STENCIL_COMPRESS_DISABLE : 1;
		unsigned int          DEPTH_COMPRESS_DISABLE : 1;
		unsigned int                   COPY_CENTROID : 1;
		unsigned int                     COPY_SAMPLE : 4;
		unsigned int               DECOMPRESS_ENABLE : 1;
		unsigned int                                 : 19;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_RENDER_OVERRIDE {
	struct {
		unsigned int                FORCE_HIZ_ENABLE : 2;
		unsigned int               FORCE_HIS_ENABLE0 : 2;
		unsigned int               FORCE_HIS_ENABLE1 : 2;
		unsigned int            FORCE_SHADER_Z_ORDER : 1;
		unsigned int                  FAST_Z_DISABLE : 1;
		unsigned int            FAST_STENCIL_DISABLE : 1;
		unsigned int               NOOP_CULL_DISABLE : 1;
		unsigned int                FORCE_COLOR_KILL : 1;
		unsigned int                    FORCE_Z_READ : 1;
		unsigned int              FORCE_STENCIL_READ : 1;
		unsigned int              FORCE_FULL_Z_RANGE : 2;
		unsigned int         FORCE_QC_SMASK_CONFLICT : 1;
		unsigned int          DISABLE_VIEWPORT_CLAMP : 1;
		unsigned int                IGNORE_SC_ZRANGE : 1;
		unsigned int           DISABLE_FULLY_COVERED : 1;
		unsigned int              FORCE_Z_LIMIT_SUMM : 2;
		unsigned int                MAX_TILES_IN_DTT : 5;
		unsigned int         DISABLE_TILE_RATE_TILES : 1;
		unsigned int                   FORCE_Z_DIRTY : 1;
		unsigned int             FORCE_STENCIL_DIRTY : 1;
		unsigned int                   FORCE_Z_VALID : 1;
		unsigned int             FORCE_STENCIL_VALID : 1;
		unsigned int            PRESERVE_COMPRESSION : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_RENDER_OVERRIDE2 {
	struct {
		unsigned int    PARTIAL_SQUAD_LAUNCH_CONTROL : 2;
		unsigned int  PARTIAL_SQUAD_LAUNCH_COUNTDOWN : 3;
		unsigned int DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION : 1;
		unsigned int DISABLE_SMEM_EXPCLEAR_OPTIMIZATION : 1;
		unsigned int     DISABLE_COLOR_ON_VALIDATION : 1;
		unsigned int           DECOMPRESS_Z_ON_FLUSH : 1;
		unsigned int               DISABLE_REG_SNOOP : 1;
		unsigned int DEPTH_BOUNDS_HIER_DEPTH_DISABLE : 1;
		unsigned int       SEPARATE_HIZS_FUNC_ENABLE : 1;
		unsigned int                       HIZ_ZFUNC : 3;
		unsigned int                    HIS_SFUNC_FF : 3;
		unsigned int                    HIS_SFUNC_BF : 3;
		unsigned int                 PRESERVE_ZRANGE : 1;
		unsigned int               PRESERVE_SRESULTS : 1;
		unsigned int               DISABLE_FAST_PASS : 1;
		unsigned int                                 : 1;
		unsigned int     ALLOW_PARTIAL_RES_HIER_KILL : 1;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_RING_CONTROL {
	struct {
		unsigned int                 COUNTER_CONTROL : 2;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_RMI_CACHE_POLICY__GFX09 {
	struct {
		unsigned int                            Z_RD : 1;
		unsigned int                            S_RD : 1;
		unsigned int                        HTILE_RD : 1;
		unsigned int                                 : 5;
		unsigned int                            Z_WR : 1;
		unsigned int                            S_WR : 1;
		unsigned int                        HTILE_WR : 1;
		unsigned int                       ZPCPSD_WR : 1;
		unsigned int                                 : 4;
		unsigned int                           CC_RD : 1;
		unsigned int                        FMASK_RD : 1;
		unsigned int                        CMASK_RD : 1;
		unsigned int                          DCC_RD : 1;
		unsigned int                                 : 4;
		unsigned int                           CC_WR : 1;
		unsigned int                        FMASK_WR : 1;
		unsigned int                        CMASK_WR : 1;
		unsigned int                          DCC_WR : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_SHADER_CONTROL {
	struct {
		unsigned int                 Z_EXPORT_ENABLE : 1;
		unsigned int  STENCIL_TEST_VAL_EXPORT_ENABLE : 1;
		unsigned int    STENCIL_OP_VAL_EXPORT_ENABLE : 1;
		unsigned int                                 : 1;
		unsigned int                         Z_ORDER : 2;
		unsigned int                     KILL_ENABLE : 1;
		unsigned int         COVERAGE_TO_MASK_ENABLE : 1;
		unsigned int              MASK_EXPORT_ENABLE : 1;
		unsigned int               EXEC_ON_HIER_FAIL : 1;
		unsigned int                    EXEC_ON_NOOP : 1;
		unsigned int           ALPHA_TO_MASK_DISABLE : 1;
		unsigned int             DEPTH_BEFORE_SHADER : 1;
		unsigned int           CONSERVATIVE_Z_EXPORT : 2;
		unsigned int               DUAL_QUAD_DISABLE : 1;
		unsigned int  PRIMITIVE_ORDERED_PIXEL_SHADER : 1;
		unsigned int              EXEC_IF_OVERLAPPED : 1;
		unsigned int                                 : 2;
		unsigned int        POPS_OVERLAP_NUM_SAMPLES : 3;
		unsigned int                                 : 9;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_SRESULTS_COMPARE_STATE0 {
	struct {
		unsigned int                    COMPAREFUNC0 : 3;
		unsigned int                                 : 1;
		unsigned int                   COMPAREVALUE0 : 8;
		unsigned int                    COMPAREMASK0 : 8;
		unsigned int                                 : 4;
		unsigned int                         ENABLE0 : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_SRESULTS_COMPARE_STATE1 {
	struct {
		unsigned int                    COMPAREFUNC1 : 3;
		unsigned int                                 : 1;
		unsigned int                   COMPAREVALUE1 : 8;
		unsigned int                    COMPAREMASK1 : 8;
		unsigned int                                 : 4;
		unsigned int                         ENABLE1 : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_STENCILREFMASK {
	struct {
		unsigned int                  STENCILTESTVAL : 8;
		unsigned int                     STENCILMASK : 8;
		unsigned int                STENCILWRITEMASK : 8;
		unsigned int                    STENCILOPVAL : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_STENCILREFMASK_BF {
	struct {
		unsigned int               STENCILTESTVAL_BF : 8;
		unsigned int                  STENCILMASK_BF : 8;
		unsigned int             STENCILWRITEMASK_BF : 8;
		unsigned int                 STENCILOPVAL_BF : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_STENCIL_CLEAR {
	struct {
		unsigned int                           CLEAR : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_STENCIL_CONTROL {
	struct {
		unsigned int                     STENCILFAIL : 4;
		unsigned int                    STENCILZPASS : 4;
		unsigned int                    STENCILZFAIL : 4;
		unsigned int                  STENCILFAIL_BF : 4;
		unsigned int                 STENCILZPASS_BF : 4;
		unsigned int                 STENCILZFAIL_BF : 4;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_STENCIL_INFO__GFX09 {
	struct {
		unsigned int                          FORMAT : 1;
		unsigned int                                 : 3;
		unsigned int                         SW_MODE : 5;
		unsigned int                                 : 3;
		unsigned int              PARTIALLY_RESIDENT : 1;
		unsigned int                  FAULT_BEHAVIOR : 2;
		unsigned int                   ITERATE_FLUSH : 1;
		unsigned int                                 : 11;
		unsigned int                  ALLOW_EXPCLEAR : 1;
		unsigned int                                 : 1;
		unsigned int            TILE_STENCIL_DISABLE : 1;
		unsigned int                CLEAR_DISALLOWED : 1;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_STENCIL_INFO2__GFX09 {
	struct {
		unsigned int                          EPITCH : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_STENCIL_READ_BASE {
	struct {
		unsigned int                       BASE_256B : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_STENCIL_READ_BASE_HI {
	struct {
		unsigned int                         BASE_HI : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_STENCIL_WRITE_BASE {
	struct {
		unsigned int                       BASE_256B : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_STENCIL_WRITE_BASE_HI {
	struct {
		unsigned int                         BASE_HI : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_SUBTILE_CONTROL {
	struct {
		unsigned int                         MSAA1_X : 2;
		unsigned int                         MSAA1_Y : 2;
		unsigned int                         MSAA2_X : 2;
		unsigned int                         MSAA2_Y : 2;
		unsigned int                         MSAA4_X : 2;
		unsigned int                         MSAA4_Y : 2;
		unsigned int                         MSAA8_X : 2;
		unsigned int                         MSAA8_Y : 2;
		unsigned int                        MSAA16_X : 2;
		unsigned int                        MSAA16_Y : 2;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_WATERMARKS__GFX09 {
	struct {
		unsigned int                      DEPTH_FREE : 5;
		unsigned int                     DEPTH_FLUSH : 6;
		unsigned int                 FORCE_SUMMARIZE : 4;
		unsigned int              DEPTH_PENDING_FREE : 5;
		unsigned int            DEPTH_CACHELINE_FREE : 8;
		unsigned int                                 : 2;
		unsigned int                AUTO_FLUSH_HTILE : 1;
		unsigned int                 AUTO_FLUSH_QUAD : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_ZPASS_COUNT_HI {
	struct {
		unsigned int                        COUNT_HI : 31;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_ZPASS_COUNT_LOW {
	struct {
		unsigned int                       COUNT_LOW : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_Z_INFO__GFX09 {
	struct {
		unsigned int                          FORMAT : 2;
		unsigned int                     NUM_SAMPLES : 2;
		unsigned int                         SW_MODE : 5;
		unsigned int                                 : 3;
		unsigned int              PARTIALLY_RESIDENT : 1;
		unsigned int                  FAULT_BEHAVIOR : 2;
		unsigned int                   ITERATE_FLUSH : 1;
		unsigned int                          MAXMIP : 4;
		unsigned int                                 : 3;
		unsigned int         DECOMPRESS_ON_N_ZPLANES : 4;
		unsigned int                  ALLOW_EXPCLEAR : 1;
		unsigned int                       READ_SIZE : 1;
		unsigned int             TILE_SURFACE_ENABLE : 1;
		unsigned int                CLEAR_DISALLOWED : 1;
		unsigned int                ZRANGE_PRECISION : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_Z_INFO2__GFX09 {
	struct {
		unsigned int                          EPITCH : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_Z_READ_BASE {
	struct {
		unsigned int                       BASE_256B : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_Z_READ_BASE_HI {
	struct {
		unsigned int                         BASE_HI : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_Z_WRITE_BASE {
	struct {
		unsigned int                       BASE_256B : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DB_Z_WRITE_BASE_HI {
	struct {
		unsigned int                         BASE_HI : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DEBUG_DATA {
	struct {
		unsigned int                      DEBUG_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DEBUG_INDEX {
	struct {
		unsigned int                     DEBUG_INDEX : 18;
		unsigned int                                 : 14;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_DBR_CTRL0__GFX09 {
	struct {
		unsigned int                    DIDT_CTRL_EN : 1;
		unsigned int                    PHASE_OFFSET : 2;
		unsigned int                   DIDT_CTRL_RST : 1;
		unsigned int            DIDT_CLK_EN_OVERRIDE : 1;
		unsigned int              DIDT_STALL_CTRL_EN : 1;
		unsigned int             DIDT_TUNING_CTRL_EN : 1;
		unsigned int      DIDT_STALL_AUTO_RELEASE_EN : 1;
		unsigned int         DIDT_HI_POWER_THRESHOLD : 16;
		unsigned int                DIDT_AUTO_MPD_EN : 1;
		unsigned int             DIDT_STALL_EVENT_EN : 1;
		unsigned int  DIDT_STALL_EVENT_COUNTER_CLEAR : 1;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_DBR_CTRL1__GFX09 {
	struct {
		unsigned int                       MIN_POWER : 16;
		unsigned int                       MAX_POWER : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_DBR_CTRL2__GFX09 {
	struct {
		unsigned int                 MAX_POWER_DELTA : 14;
		unsigned int                                 : 2;
		unsigned int        SHORT_TERM_INTERVAL_SIZE : 10;
		unsigned int                                 : 1;
		unsigned int        LONG_TERM_INTERVAL_RATIO : 4;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_DBR_CTRL3__GFX09 {
	struct {
		unsigned int                  GC_DIDT_ENABLE : 1;
		unsigned int         GC_DIDT_CLK_EN_OVERRIDE : 1;
		unsigned int                 THROTTLE_POLICY : 2;
		unsigned int    DIDT_TRIGGER_THROTTLE_LOWBIT : 5;
		unsigned int         DIDT_POWER_LEVEL_LOWBIT : 5;
		unsigned int     DIDT_STALL_PATTERN_BIT_NUMS : 8;
		unsigned int           GC_DIDT_LEVEL_COMB_EN : 1;
		unsigned int           SE_DIDT_LEVEL_COMB_EN : 1;
		unsigned int                QUALIFY_STALL_EN : 1;
		unsigned int                  DIDT_STALL_SEL : 2;
		unsigned int                DIDT_FORCE_STALL : 1;
		unsigned int             DIDT_STALL_DELAY_EN : 1;
		unsigned int                                 : 3;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_DBR_EDC_CTRL__GFX09 {
	struct {
		unsigned int                          EDC_EN : 1;
		unsigned int                      EDC_SW_RST : 1;
		unsigned int             EDC_CLK_EN_OVERRIDE : 1;
		unsigned int                 EDC_FORCE_STALL : 1;
		unsigned int     EDC_TRIGGER_THROTTLE_LOWBIT : 5;
		unsigned int      EDC_STALL_PATTERN_BIT_NUMS : 8;
		unsigned int        EDC_ALLOW_WRITE_PWRDELTA : 1;
		unsigned int                       GC_EDC_EN : 1;
		unsigned int             GC_EDC_STALL_POLICY : 2;
		unsigned int            GC_EDC_LEVEL_COMB_EN : 1;
		unsigned int            SE_EDC_LEVEL_COMB_EN : 1;
		unsigned int                                 : 9;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_DBR_EDC_OVERFLOW__GFX09 {
	struct {
		unsigned int EDC_ROLLING_POWER_DELTA_OVERFLOW : 1;
		unsigned int EDC_THROTTLE_LEVEL_OVERFLOW_COUNTER : 16;
		unsigned int                                 : 15;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_DBR_EDC_ROLLING_POWER_DELTA__GFX09 {
	struct {
		unsigned int         EDC_ROLLING_POWER_DELTA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_DBR_EDC_STALL_DELAY_1__GFX09 {
	struct {
		unsigned int            EDC_STALL_DELAY_DBR0 : 3;
		unsigned int            EDC_STALL_DELAY_DBR1 : 3;
		unsigned int                                 : 26;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_DBR_EDC_STALL_PATTERN_1_2__GFX09 {
	struct {
		unsigned int             EDC_STALL_PATTERN_1 : 15;
		unsigned int                                 : 1;
		unsigned int             EDC_STALL_PATTERN_2 : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_DBR_EDC_STALL_PATTERN_3_4__GFX09 {
	struct {
		unsigned int             EDC_STALL_PATTERN_3 : 15;
		unsigned int                                 : 1;
		unsigned int             EDC_STALL_PATTERN_4 : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_DBR_EDC_STALL_PATTERN_5_6__GFX09 {
	struct {
		unsigned int             EDC_STALL_PATTERN_5 : 15;
		unsigned int                                 : 1;
		unsigned int             EDC_STALL_PATTERN_6 : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_DBR_EDC_STALL_PATTERN_7__GFX09 {
	struct {
		unsigned int             EDC_STALL_PATTERN_7 : 15;
		unsigned int                                 : 17;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_DBR_EDC_STATUS__GFX09 {
	struct {
		unsigned int                   EDC_FSM_STATE : 1;
		unsigned int              EDC_THROTTLE_LEVEL : 3;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_DBR_EDC_THRESHOLD__GFX09 {
	struct {
		unsigned int                   EDC_THRESHOLD : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_DBR_STALL_AUTO_RELEASE_CTRL__GFX09 {
	struct {
		unsigned int    DIDT_STALL_AUTO_RELEASE_TIME : 24;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_DBR_STALL_CTRL__GFX09 {
	struct {
		unsigned int             DIDT_STALL_DELAY_HI : 6;
		unsigned int             DIDT_STALL_DELAY_LO : 6;
		unsigned int      DIDT_MAX_STALLS_ALLOWED_HI : 6;
		unsigned int      DIDT_MAX_STALLS_ALLOWED_LO : 6;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_DBR_STALL_EVENT_COUNTER__GFX09 {
	struct {
		unsigned int        DIDT_STALL_EVENT_COUNTER : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_DBR_STALL_PATTERN_1_2__GFX09 {
	struct {
		unsigned int            DIDT_STALL_PATTERN_1 : 15;
		unsigned int                                 : 1;
		unsigned int            DIDT_STALL_PATTERN_2 : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_DBR_STALL_PATTERN_3_4__GFX09 {
	struct {
		unsigned int            DIDT_STALL_PATTERN_3 : 15;
		unsigned int                                 : 1;
		unsigned int            DIDT_STALL_PATTERN_4 : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_DBR_STALL_PATTERN_5_6__GFX09 {
	struct {
		unsigned int            DIDT_STALL_PATTERN_5 : 15;
		unsigned int                                 : 1;
		unsigned int            DIDT_STALL_PATTERN_6 : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_DBR_STALL_PATTERN_7__GFX09 {
	struct {
		unsigned int            DIDT_STALL_PATTERN_7 : 15;
		unsigned int                                 : 17;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_DBR_TUNING_CTRL__GFX09 {
	struct {
		unsigned int              MAX_POWER_DELTA_HI : 14;
		unsigned int              MAX_POWER_DELTA_LO : 14;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_DBR_WEIGHT0_3__GFX09 {
	struct {
		unsigned int                         WEIGHT0 : 8;
		unsigned int                         WEIGHT1 : 8;
		unsigned int                         WEIGHT2 : 8;
		unsigned int                         WEIGHT3 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_DBR_WEIGHT4_7__GFX09 {
	struct {
		unsigned int                         WEIGHT4 : 8;
		unsigned int                         WEIGHT5 : 8;
		unsigned int                         WEIGHT6 : 8;
		unsigned int                         WEIGHT7 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_DBR_WEIGHT8_11__GFX09 {
	struct {
		unsigned int                         WEIGHT8 : 8;
		unsigned int                         WEIGHT9 : 8;
		unsigned int                        WEIGHT10 : 8;
		unsigned int                        WEIGHT11 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_DB_CTRL0 {
	struct {
		unsigned int                    DIDT_CTRL_EN : 1;
		unsigned int                    PHASE_OFFSET : 2;
		unsigned int                   DIDT_CTRL_RST : 1;
		unsigned int            DIDT_CLK_EN_OVERRIDE : 1;
		unsigned int              DIDT_STALL_CTRL_EN : 1;
		unsigned int             DIDT_TUNING_CTRL_EN : 1;
		unsigned int      DIDT_STALL_AUTO_RELEASE_EN : 1;
		unsigned int         DIDT_HI_POWER_THRESHOLD : 16;
		unsigned int                DIDT_AUTO_MPD_EN : 1;
		unsigned int             DIDT_STALL_EVENT_EN : 1;
		unsigned int  DIDT_STALL_EVENT_COUNTER_CLEAR : 1;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_DB_CTRL1 {
	struct {
		unsigned int                       MIN_POWER : 16;
		unsigned int                       MAX_POWER : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_DB_CTRL2 {
	struct {
		unsigned int                 MAX_POWER_DELTA : 14;
		unsigned int                                 : 2;
		unsigned int        SHORT_TERM_INTERVAL_SIZE : 10;
		unsigned int                                 : 1;
		unsigned int        LONG_TERM_INTERVAL_RATIO : 4;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_DB_CTRL3 {
	struct {
		unsigned int                  GC_DIDT_ENABLE : 1;
		unsigned int         GC_DIDT_CLK_EN_OVERRIDE : 1;
		unsigned int                 THROTTLE_POLICY : 2;
		unsigned int    DIDT_TRIGGER_THROTTLE_LOWBIT : 5;
		unsigned int         DIDT_POWER_LEVEL_LOWBIT : 5;
		unsigned int     DIDT_STALL_PATTERN_BIT_NUMS : 8;
		unsigned int           GC_DIDT_LEVEL_COMB_EN : 1;
		unsigned int           SE_DIDT_LEVEL_COMB_EN : 1;
		unsigned int                QUALIFY_STALL_EN : 1;
		unsigned int                  DIDT_STALL_SEL : 2;
		unsigned int                DIDT_FORCE_STALL : 1;
		unsigned int             DIDT_STALL_DELAY_EN : 1;
		unsigned int                                 : 3;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_DB_EDC_CTRL {
	struct {
		unsigned int                          EDC_EN : 1;
		unsigned int                      EDC_SW_RST : 1;
		unsigned int             EDC_CLK_EN_OVERRIDE : 1;
		unsigned int                 EDC_FORCE_STALL : 1;
		unsigned int     EDC_TRIGGER_THROTTLE_LOWBIT : 5;
		unsigned int      EDC_STALL_PATTERN_BIT_NUMS : 8;
		unsigned int        EDC_ALLOW_WRITE_PWRDELTA : 1;
		unsigned int                       GC_EDC_EN : 1;
		unsigned int             GC_EDC_STALL_POLICY : 2;
		unsigned int            GC_EDC_LEVEL_COMB_EN : 1;
		unsigned int            SE_EDC_LEVEL_COMB_EN : 1;
		unsigned int                                 : 9;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_DB_EDC_OVERFLOW {
	struct {
		unsigned int EDC_ROLLING_POWER_DELTA_OVERFLOW : 1;
		unsigned int EDC_THROTTLE_LEVEL_OVERFLOW_COUNTER : 16;
		unsigned int                                 : 15;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_DB_EDC_ROLLING_POWER_DELTA {
	struct {
		unsigned int         EDC_ROLLING_POWER_DELTA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_DB_EDC_STALL_DELAY_1__GFX09 {
	struct {
		unsigned int             EDC_STALL_DELAY_DB0 : 6;
		unsigned int             EDC_STALL_DELAY_DB1 : 6;
		unsigned int             EDC_STALL_DELAY_DB2 : 6;
		unsigned int             EDC_STALL_DELAY_DB3 : 6;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_DB_EDC_STALL_PATTERN_1_2 {
	struct {
		unsigned int             EDC_STALL_PATTERN_1 : 15;
		unsigned int                                 : 1;
		unsigned int             EDC_STALL_PATTERN_2 : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_DB_EDC_STALL_PATTERN_3_4 {
	struct {
		unsigned int             EDC_STALL_PATTERN_3 : 15;
		unsigned int                                 : 1;
		unsigned int             EDC_STALL_PATTERN_4 : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_DB_EDC_STALL_PATTERN_5_6 {
	struct {
		unsigned int             EDC_STALL_PATTERN_5 : 15;
		unsigned int                                 : 1;
		unsigned int             EDC_STALL_PATTERN_6 : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_DB_EDC_STALL_PATTERN_7 {
	struct {
		unsigned int             EDC_STALL_PATTERN_7 : 15;
		unsigned int                                 : 17;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_DB_EDC_STATUS {
	struct {
		unsigned int                   EDC_FSM_STATE : 1;
		unsigned int              EDC_THROTTLE_LEVEL : 3;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_DB_EDC_THRESHOLD {
	struct {
		unsigned int                   EDC_THRESHOLD : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_DB_STALL_AUTO_RELEASE_CTRL {
	struct {
		unsigned int    DIDT_STALL_AUTO_RELEASE_TIME : 24;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_DB_STALL_CTRL {
	struct {
		unsigned int             DIDT_STALL_DELAY_HI : 6;
		unsigned int             DIDT_STALL_DELAY_LO : 6;
		unsigned int      DIDT_MAX_STALLS_ALLOWED_HI : 6;
		unsigned int      DIDT_MAX_STALLS_ALLOWED_LO : 6;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_DB_STALL_EVENT_COUNTER {
	struct {
		unsigned int        DIDT_STALL_EVENT_COUNTER : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_DB_STALL_PATTERN_1_2 {
	struct {
		unsigned int            DIDT_STALL_PATTERN_1 : 15;
		unsigned int                                 : 1;
		unsigned int            DIDT_STALL_PATTERN_2 : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_DB_STALL_PATTERN_3_4 {
	struct {
		unsigned int            DIDT_STALL_PATTERN_3 : 15;
		unsigned int                                 : 1;
		unsigned int            DIDT_STALL_PATTERN_4 : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_DB_STALL_PATTERN_5_6 {
	struct {
		unsigned int            DIDT_STALL_PATTERN_5 : 15;
		unsigned int                                 : 1;
		unsigned int            DIDT_STALL_PATTERN_6 : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_DB_STALL_PATTERN_7 {
	struct {
		unsigned int            DIDT_STALL_PATTERN_7 : 15;
		unsigned int                                 : 17;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_DB_TUNING_CTRL {
	struct {
		unsigned int              MAX_POWER_DELTA_HI : 14;
		unsigned int              MAX_POWER_DELTA_LO : 14;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_DB_WEIGHT0_3 {
	struct {
		unsigned int                         WEIGHT0 : 8;
		unsigned int                         WEIGHT1 : 8;
		unsigned int                         WEIGHT2 : 8;
		unsigned int                         WEIGHT3 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_DB_WEIGHT4_7 {
	struct {
		unsigned int                         WEIGHT4 : 8;
		unsigned int                         WEIGHT5 : 8;
		unsigned int                         WEIGHT6 : 8;
		unsigned int                         WEIGHT7 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_DB_WEIGHT8_11 {
	struct {
		unsigned int                         WEIGHT8 : 8;
		unsigned int                         WEIGHT9 : 8;
		unsigned int                        WEIGHT10 : 8;
		unsigned int                        WEIGHT11 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_IND_DATA {
	struct {
		unsigned int                   DIDT_IND_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_IND_INDEX {
	struct {
		unsigned int                  DIDT_IND_INDEX : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_SQ_CTRL0 {
	struct {
		unsigned int                    DIDT_CTRL_EN : 1;
		unsigned int                    PHASE_OFFSET : 2;
		unsigned int                   DIDT_CTRL_RST : 1;
		unsigned int            DIDT_CLK_EN_OVERRIDE : 1;
		unsigned int              DIDT_STALL_CTRL_EN : 1;
		unsigned int             DIDT_TUNING_CTRL_EN : 1;
		unsigned int      DIDT_STALL_AUTO_RELEASE_EN : 1;
		unsigned int         DIDT_HI_POWER_THRESHOLD : 16;
		unsigned int                DIDT_AUTO_MPD_EN : 1;
		unsigned int             DIDT_STALL_EVENT_EN : 1;
		unsigned int  DIDT_STALL_EVENT_COUNTER_CLEAR : 1;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_SQ_CTRL1 {
	struct {
		unsigned int                       MIN_POWER : 16;
		unsigned int                       MAX_POWER : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_SQ_CTRL2 {
	struct {
		unsigned int                 MAX_POWER_DELTA : 14;
		unsigned int                                 : 2;
		unsigned int        SHORT_TERM_INTERVAL_SIZE : 10;
		unsigned int                                 : 1;
		unsigned int        LONG_TERM_INTERVAL_RATIO : 4;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_SQ_CTRL3 {
	struct {
		unsigned int                  GC_DIDT_ENABLE : 1;
		unsigned int         GC_DIDT_CLK_EN_OVERRIDE : 1;
		unsigned int                 THROTTLE_POLICY : 2;
		unsigned int    DIDT_TRIGGER_THROTTLE_LOWBIT : 5;
		unsigned int         DIDT_POWER_LEVEL_LOWBIT : 5;
		unsigned int     DIDT_STALL_PATTERN_BIT_NUMS : 8;
		unsigned int           GC_DIDT_LEVEL_COMB_EN : 1;
		unsigned int           SE_DIDT_LEVEL_COMB_EN : 1;
		unsigned int                QUALIFY_STALL_EN : 1;
		unsigned int                  DIDT_STALL_SEL : 2;
		unsigned int                DIDT_FORCE_STALL : 1;
		unsigned int             DIDT_STALL_DELAY_EN : 1;
		unsigned int                                 : 3;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_SQ_EDC_CTRL {
	struct {
		unsigned int                          EDC_EN : 1;
		unsigned int                      EDC_SW_RST : 1;
		unsigned int             EDC_CLK_EN_OVERRIDE : 1;
		unsigned int                 EDC_FORCE_STALL : 1;
		unsigned int     EDC_TRIGGER_THROTTLE_LOWBIT : 5;
		unsigned int      EDC_STALL_PATTERN_BIT_NUMS : 8;
		unsigned int        EDC_ALLOW_WRITE_PWRDELTA : 1;
		unsigned int                       GC_EDC_EN : 1;
		unsigned int             GC_EDC_STALL_POLICY : 2;
		unsigned int            GC_EDC_LEVEL_COMB_EN : 1;
		unsigned int            SE_EDC_LEVEL_COMB_EN : 1;
		unsigned int                                 : 9;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_SQ_EDC_OVERFLOW {
	struct {
		unsigned int EDC_ROLLING_POWER_DELTA_OVERFLOW : 1;
		unsigned int EDC_THROTTLE_LEVEL_OVERFLOW_COUNTER : 16;
		unsigned int                                 : 15;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_SQ_EDC_ROLLING_POWER_DELTA {
	struct {
		unsigned int         EDC_ROLLING_POWER_DELTA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_SQ_EDC_STALL_DELAY_1__GFX09 {
	struct {
		unsigned int             EDC_STALL_DELAY_SQ0 : 8;
		unsigned int             EDC_STALL_DELAY_SQ1 : 8;
		unsigned int             EDC_STALL_DELAY_SQ2 : 8;
		unsigned int             EDC_STALL_DELAY_SQ3 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_SQ_EDC_STALL_DELAY_2__GFX09 {
	struct {
		unsigned int             EDC_STALL_DELAY_SQ4 : 8;
		unsigned int             EDC_STALL_DELAY_SQ5 : 8;
		unsigned int             EDC_STALL_DELAY_SQ6 : 8;
		unsigned int             EDC_STALL_DELAY_SQ7 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_SQ_EDC_STALL_DELAY_3__GFX09 {
	struct {
		unsigned int             EDC_STALL_DELAY_SQ8 : 8;
		unsigned int             EDC_STALL_DELAY_SQ9 : 8;
		unsigned int            EDC_STALL_DELAY_SQ10 : 8;
		unsigned int            EDC_STALL_DELAY_SQ11 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_SQ_EDC_STALL_DELAY_4__GFX09 {
	struct {
		unsigned int            EDC_STALL_DELAY_SQ12 : 8;
		unsigned int            EDC_STALL_DELAY_SQ13 : 8;
		unsigned int            EDC_STALL_DELAY_SQ14 : 8;
		unsigned int            EDC_STALL_DELAY_SQ15 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_SQ_EDC_STALL_PATTERN_1_2 {
	struct {
		unsigned int             EDC_STALL_PATTERN_1 : 15;
		unsigned int                                 : 1;
		unsigned int             EDC_STALL_PATTERN_2 : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_SQ_EDC_STALL_PATTERN_3_4 {
	struct {
		unsigned int             EDC_STALL_PATTERN_3 : 15;
		unsigned int                                 : 1;
		unsigned int             EDC_STALL_PATTERN_4 : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_SQ_EDC_STALL_PATTERN_5_6 {
	struct {
		unsigned int             EDC_STALL_PATTERN_5 : 15;
		unsigned int                                 : 1;
		unsigned int             EDC_STALL_PATTERN_6 : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_SQ_EDC_STALL_PATTERN_7 {
	struct {
		unsigned int             EDC_STALL_PATTERN_7 : 15;
		unsigned int                                 : 17;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_SQ_EDC_STATUS {
	struct {
		unsigned int                   EDC_FSM_STATE : 1;
		unsigned int              EDC_THROTTLE_LEVEL : 3;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_SQ_EDC_THRESHOLD {
	struct {
		unsigned int                   EDC_THRESHOLD : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_SQ_STALL_AUTO_RELEASE_CTRL {
	struct {
		unsigned int    DIDT_STALL_AUTO_RELEASE_TIME : 24;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_SQ_STALL_CTRL {
	struct {
		unsigned int             DIDT_STALL_DELAY_HI : 6;
		unsigned int             DIDT_STALL_DELAY_LO : 6;
		unsigned int      DIDT_MAX_STALLS_ALLOWED_HI : 6;
		unsigned int      DIDT_MAX_STALLS_ALLOWED_LO : 6;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_SQ_STALL_EVENT_COUNTER {
	struct {
		unsigned int        DIDT_STALL_EVENT_COUNTER : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_SQ_STALL_PATTERN_1_2 {
	struct {
		unsigned int            DIDT_STALL_PATTERN_1 : 15;
		unsigned int                                 : 1;
		unsigned int            DIDT_STALL_PATTERN_2 : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_SQ_STALL_PATTERN_3_4 {
	struct {
		unsigned int            DIDT_STALL_PATTERN_3 : 15;
		unsigned int                                 : 1;
		unsigned int            DIDT_STALL_PATTERN_4 : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_SQ_STALL_PATTERN_5_6 {
	struct {
		unsigned int            DIDT_STALL_PATTERN_5 : 15;
		unsigned int                                 : 1;
		unsigned int            DIDT_STALL_PATTERN_6 : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_SQ_STALL_PATTERN_7 {
	struct {
		unsigned int            DIDT_STALL_PATTERN_7 : 15;
		unsigned int                                 : 17;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_SQ_TUNING_CTRL {
	struct {
		unsigned int              MAX_POWER_DELTA_HI : 14;
		unsigned int              MAX_POWER_DELTA_LO : 14;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_SQ_WEIGHT0_3 {
	struct {
		unsigned int                         WEIGHT0 : 8;
		unsigned int                         WEIGHT1 : 8;
		unsigned int                         WEIGHT2 : 8;
		unsigned int                         WEIGHT3 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_SQ_WEIGHT4_7 {
	struct {
		unsigned int                         WEIGHT4 : 8;
		unsigned int                         WEIGHT5 : 8;
		unsigned int                         WEIGHT6 : 8;
		unsigned int                         WEIGHT7 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_SQ_WEIGHT8_11 {
	struct {
		unsigned int                         WEIGHT8 : 8;
		unsigned int                         WEIGHT9 : 8;
		unsigned int                        WEIGHT10 : 8;
		unsigned int                        WEIGHT11 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TCP_CTRL0 {
	struct {
		unsigned int                    DIDT_CTRL_EN : 1;
		unsigned int                    PHASE_OFFSET : 2;
		unsigned int                   DIDT_CTRL_RST : 1;
		unsigned int            DIDT_CLK_EN_OVERRIDE : 1;
		unsigned int              DIDT_STALL_CTRL_EN : 1;
		unsigned int             DIDT_TUNING_CTRL_EN : 1;
		unsigned int      DIDT_STALL_AUTO_RELEASE_EN : 1;
		unsigned int         DIDT_HI_POWER_THRESHOLD : 16;
		unsigned int                DIDT_AUTO_MPD_EN : 1;
		unsigned int             DIDT_STALL_EVENT_EN : 1;
		unsigned int  DIDT_STALL_EVENT_COUNTER_CLEAR : 1;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TCP_CTRL1 {
	struct {
		unsigned int                       MIN_POWER : 16;
		unsigned int                       MAX_POWER : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TCP_CTRL2 {
	struct {
		unsigned int                 MAX_POWER_DELTA : 14;
		unsigned int                                 : 2;
		unsigned int        SHORT_TERM_INTERVAL_SIZE : 10;
		unsigned int                                 : 1;
		unsigned int        LONG_TERM_INTERVAL_RATIO : 4;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TCP_CTRL3 {
	struct {
		unsigned int                  GC_DIDT_ENABLE : 1;
		unsigned int         GC_DIDT_CLK_EN_OVERRIDE : 1;
		unsigned int                 THROTTLE_POLICY : 2;
		unsigned int    DIDT_TRIGGER_THROTTLE_LOWBIT : 5;
		unsigned int         DIDT_POWER_LEVEL_LOWBIT : 5;
		unsigned int     DIDT_STALL_PATTERN_BIT_NUMS : 8;
		unsigned int           GC_DIDT_LEVEL_COMB_EN : 1;
		unsigned int           SE_DIDT_LEVEL_COMB_EN : 1;
		unsigned int                QUALIFY_STALL_EN : 1;
		unsigned int                  DIDT_STALL_SEL : 2;
		unsigned int                DIDT_FORCE_STALL : 1;
		unsigned int             DIDT_STALL_DELAY_EN : 1;
		unsigned int                                 : 3;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TCP_EDC_CTRL {
	struct {
		unsigned int                          EDC_EN : 1;
		unsigned int                      EDC_SW_RST : 1;
		unsigned int             EDC_CLK_EN_OVERRIDE : 1;
		unsigned int                 EDC_FORCE_STALL : 1;
		unsigned int     EDC_TRIGGER_THROTTLE_LOWBIT : 5;
		unsigned int      EDC_STALL_PATTERN_BIT_NUMS : 8;
		unsigned int        EDC_ALLOW_WRITE_PWRDELTA : 1;
		unsigned int                       GC_EDC_EN : 1;
		unsigned int             GC_EDC_STALL_POLICY : 2;
		unsigned int            GC_EDC_LEVEL_COMB_EN : 1;
		unsigned int            SE_EDC_LEVEL_COMB_EN : 1;
		unsigned int                                 : 9;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TCP_EDC_OVERFLOW {
	struct {
		unsigned int EDC_ROLLING_POWER_DELTA_OVERFLOW : 1;
		unsigned int EDC_THROTTLE_LEVEL_OVERFLOW_COUNTER : 16;
		unsigned int                                 : 15;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TCP_EDC_ROLLING_POWER_DELTA {
	struct {
		unsigned int         EDC_ROLLING_POWER_DELTA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TCP_EDC_STALL_DELAY_1__GFX09 {
	struct {
		unsigned int            EDC_STALL_DELAY_TCP0 : 8;
		unsigned int            EDC_STALL_DELAY_TCP1 : 8;
		unsigned int            EDC_STALL_DELAY_TCP2 : 8;
		unsigned int            EDC_STALL_DELAY_TCP3 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TCP_EDC_STALL_DELAY_2__GFX09 {
	struct {
		unsigned int            EDC_STALL_DELAY_TCP4 : 8;
		unsigned int            EDC_STALL_DELAY_TCP5 : 8;
		unsigned int            EDC_STALL_DELAY_TCP6 : 8;
		unsigned int            EDC_STALL_DELAY_TCP7 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TCP_EDC_STALL_DELAY_3__GFX09 {
	struct {
		unsigned int            EDC_STALL_DELAY_TCP8 : 8;
		unsigned int            EDC_STALL_DELAY_TCP9 : 8;
		unsigned int           EDC_STALL_DELAY_TCP10 : 8;
		unsigned int           EDC_STALL_DELAY_TCP11 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TCP_EDC_STALL_DELAY_4__GFX09 {
	struct {
		unsigned int           EDC_STALL_DELAY_TCP12 : 8;
		unsigned int           EDC_STALL_DELAY_TCP13 : 8;
		unsigned int           EDC_STALL_DELAY_TCP14 : 8;
		unsigned int           EDC_STALL_DELAY_TCP15 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TCP_EDC_STALL_PATTERN_1_2 {
	struct {
		unsigned int             EDC_STALL_PATTERN_1 : 15;
		unsigned int                                 : 1;
		unsigned int             EDC_STALL_PATTERN_2 : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TCP_EDC_STALL_PATTERN_3_4 {
	struct {
		unsigned int             EDC_STALL_PATTERN_3 : 15;
		unsigned int                                 : 1;
		unsigned int             EDC_STALL_PATTERN_4 : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TCP_EDC_STALL_PATTERN_5_6 {
	struct {
		unsigned int             EDC_STALL_PATTERN_5 : 15;
		unsigned int                                 : 1;
		unsigned int             EDC_STALL_PATTERN_6 : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TCP_EDC_STALL_PATTERN_7 {
	struct {
		unsigned int             EDC_STALL_PATTERN_7 : 15;
		unsigned int                                 : 17;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TCP_EDC_STATUS {
	struct {
		unsigned int                   EDC_FSM_STATE : 1;
		unsigned int              EDC_THROTTLE_LEVEL : 3;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TCP_EDC_THRESHOLD {
	struct {
		unsigned int                   EDC_THRESHOLD : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TCP_STALL_AUTO_RELEASE_CTRL {
	struct {
		unsigned int    DIDT_STALL_AUTO_RELEASE_TIME : 24;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TCP_STALL_CTRL {
	struct {
		unsigned int             DIDT_STALL_DELAY_HI : 6;
		unsigned int             DIDT_STALL_DELAY_LO : 6;
		unsigned int      DIDT_MAX_STALLS_ALLOWED_HI : 6;
		unsigned int      DIDT_MAX_STALLS_ALLOWED_LO : 6;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TCP_STALL_EVENT_COUNTER {
	struct {
		unsigned int        DIDT_STALL_EVENT_COUNTER : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TCP_STALL_PATTERN_1_2 {
	struct {
		unsigned int            DIDT_STALL_PATTERN_1 : 15;
		unsigned int                                 : 1;
		unsigned int            DIDT_STALL_PATTERN_2 : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TCP_STALL_PATTERN_3_4 {
	struct {
		unsigned int            DIDT_STALL_PATTERN_3 : 15;
		unsigned int                                 : 1;
		unsigned int            DIDT_STALL_PATTERN_4 : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TCP_STALL_PATTERN_5_6 {
	struct {
		unsigned int            DIDT_STALL_PATTERN_5 : 15;
		unsigned int                                 : 1;
		unsigned int            DIDT_STALL_PATTERN_6 : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TCP_STALL_PATTERN_7 {
	struct {
		unsigned int            DIDT_STALL_PATTERN_7 : 15;
		unsigned int                                 : 17;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TCP_TUNING_CTRL {
	struct {
		unsigned int              MAX_POWER_DELTA_HI : 14;
		unsigned int              MAX_POWER_DELTA_LO : 14;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TCP_WEIGHT0_3 {
	struct {
		unsigned int                         WEIGHT0 : 8;
		unsigned int                         WEIGHT1 : 8;
		unsigned int                         WEIGHT2 : 8;
		unsigned int                         WEIGHT3 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TCP_WEIGHT4_7 {
	struct {
		unsigned int                         WEIGHT4 : 8;
		unsigned int                         WEIGHT5 : 8;
		unsigned int                         WEIGHT6 : 8;
		unsigned int                         WEIGHT7 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TCP_WEIGHT8_11 {
	struct {
		unsigned int                         WEIGHT8 : 8;
		unsigned int                         WEIGHT9 : 8;
		unsigned int                        WEIGHT10 : 8;
		unsigned int                        WEIGHT11 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TD_CTRL0 {
	struct {
		unsigned int                    DIDT_CTRL_EN : 1;
		unsigned int                    PHASE_OFFSET : 2;
		unsigned int                   DIDT_CTRL_RST : 1;
		unsigned int            DIDT_CLK_EN_OVERRIDE : 1;
		unsigned int              DIDT_STALL_CTRL_EN : 1;
		unsigned int             DIDT_TUNING_CTRL_EN : 1;
		unsigned int      DIDT_STALL_AUTO_RELEASE_EN : 1;
		unsigned int         DIDT_HI_POWER_THRESHOLD : 16;
		unsigned int                DIDT_AUTO_MPD_EN : 1;
		unsigned int             DIDT_STALL_EVENT_EN : 1;
		unsigned int  DIDT_STALL_EVENT_COUNTER_CLEAR : 1;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TD_CTRL1 {
	struct {
		unsigned int                       MIN_POWER : 16;
		unsigned int                       MAX_POWER : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TD_CTRL2 {
	struct {
		unsigned int                 MAX_POWER_DELTA : 14;
		unsigned int                                 : 2;
		unsigned int        SHORT_TERM_INTERVAL_SIZE : 10;
		unsigned int                                 : 1;
		unsigned int        LONG_TERM_INTERVAL_RATIO : 4;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TD_CTRL3 {
	struct {
		unsigned int                  GC_DIDT_ENABLE : 1;
		unsigned int         GC_DIDT_CLK_EN_OVERRIDE : 1;
		unsigned int                 THROTTLE_POLICY : 2;
		unsigned int    DIDT_TRIGGER_THROTTLE_LOWBIT : 5;
		unsigned int         DIDT_POWER_LEVEL_LOWBIT : 5;
		unsigned int     DIDT_STALL_PATTERN_BIT_NUMS : 8;
		unsigned int           GC_DIDT_LEVEL_COMB_EN : 1;
		unsigned int           SE_DIDT_LEVEL_COMB_EN : 1;
		unsigned int                QUALIFY_STALL_EN : 1;
		unsigned int                  DIDT_STALL_SEL : 2;
		unsigned int                DIDT_FORCE_STALL : 1;
		unsigned int             DIDT_STALL_DELAY_EN : 1;
		unsigned int                                 : 3;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TD_EDC_CTRL {
	struct {
		unsigned int                          EDC_EN : 1;
		unsigned int                      EDC_SW_RST : 1;
		unsigned int             EDC_CLK_EN_OVERRIDE : 1;
		unsigned int                 EDC_FORCE_STALL : 1;
		unsigned int     EDC_TRIGGER_THROTTLE_LOWBIT : 5;
		unsigned int      EDC_STALL_PATTERN_BIT_NUMS : 8;
		unsigned int        EDC_ALLOW_WRITE_PWRDELTA : 1;
		unsigned int                       GC_EDC_EN : 1;
		unsigned int             GC_EDC_STALL_POLICY : 2;
		unsigned int            GC_EDC_LEVEL_COMB_EN : 1;
		unsigned int            SE_EDC_LEVEL_COMB_EN : 1;
		unsigned int                                 : 9;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TD_EDC_OVERFLOW {
	struct {
		unsigned int EDC_ROLLING_POWER_DELTA_OVERFLOW : 1;
		unsigned int EDC_THROTTLE_LEVEL_OVERFLOW_COUNTER : 16;
		unsigned int                                 : 15;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TD_EDC_ROLLING_POWER_DELTA {
	struct {
		unsigned int         EDC_ROLLING_POWER_DELTA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TD_EDC_STALL_DELAY_1__GFX09 {
	struct {
		unsigned int             EDC_STALL_DELAY_TD0 : 8;
		unsigned int             EDC_STALL_DELAY_TD1 : 8;
		unsigned int             EDC_STALL_DELAY_TD2 : 8;
		unsigned int             EDC_STALL_DELAY_TD3 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TD_EDC_STALL_DELAY_2__GFX09 {
	struct {
		unsigned int             EDC_STALL_DELAY_TD4 : 8;
		unsigned int             EDC_STALL_DELAY_TD5 : 8;
		unsigned int             EDC_STALL_DELAY_TD6 : 8;
		unsigned int             EDC_STALL_DELAY_TD7 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TD_EDC_STALL_DELAY_3__GFX09 {
	struct {
		unsigned int             EDC_STALL_DELAY_TD8 : 8;
		unsigned int             EDC_STALL_DELAY_TD9 : 8;
		unsigned int            EDC_STALL_DELAY_TD10 : 8;
		unsigned int            EDC_STALL_DELAY_TD11 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TD_EDC_STALL_DELAY_4__GFX09 {
	struct {
		unsigned int            EDC_STALL_DELAY_TD12 : 8;
		unsigned int            EDC_STALL_DELAY_TD13 : 8;
		unsigned int            EDC_STALL_DELAY_TD14 : 8;
		unsigned int            EDC_STALL_DELAY_TD15 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TD_EDC_STALL_PATTERN_1_2 {
	struct {
		unsigned int             EDC_STALL_PATTERN_1 : 15;
		unsigned int                                 : 1;
		unsigned int             EDC_STALL_PATTERN_2 : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TD_EDC_STALL_PATTERN_3_4 {
	struct {
		unsigned int             EDC_STALL_PATTERN_3 : 15;
		unsigned int                                 : 1;
		unsigned int             EDC_STALL_PATTERN_4 : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TD_EDC_STALL_PATTERN_5_6 {
	struct {
		unsigned int             EDC_STALL_PATTERN_5 : 15;
		unsigned int                                 : 1;
		unsigned int             EDC_STALL_PATTERN_6 : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TD_EDC_STALL_PATTERN_7 {
	struct {
		unsigned int             EDC_STALL_PATTERN_7 : 15;
		unsigned int                                 : 17;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TD_EDC_STATUS {
	struct {
		unsigned int                   EDC_FSM_STATE : 1;
		unsigned int              EDC_THROTTLE_LEVEL : 3;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TD_EDC_THRESHOLD {
	struct {
		unsigned int                   EDC_THRESHOLD : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TD_STALL_AUTO_RELEASE_CTRL {
	struct {
		unsigned int    DIDT_STALL_AUTO_RELEASE_TIME : 24;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TD_STALL_CTRL {
	struct {
		unsigned int             DIDT_STALL_DELAY_HI : 6;
		unsigned int             DIDT_STALL_DELAY_LO : 6;
		unsigned int      DIDT_MAX_STALLS_ALLOWED_HI : 6;
		unsigned int      DIDT_MAX_STALLS_ALLOWED_LO : 6;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TD_STALL_EVENT_COUNTER {
	struct {
		unsigned int        DIDT_STALL_EVENT_COUNTER : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TD_STALL_PATTERN_1_2 {
	struct {
		unsigned int            DIDT_STALL_PATTERN_1 : 15;
		unsigned int                                 : 1;
		unsigned int            DIDT_STALL_PATTERN_2 : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TD_STALL_PATTERN_3_4 {
	struct {
		unsigned int            DIDT_STALL_PATTERN_3 : 15;
		unsigned int                                 : 1;
		unsigned int            DIDT_STALL_PATTERN_4 : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TD_STALL_PATTERN_5_6 {
	struct {
		unsigned int            DIDT_STALL_PATTERN_5 : 15;
		unsigned int                                 : 1;
		unsigned int            DIDT_STALL_PATTERN_6 : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TD_STALL_PATTERN_7 {
	struct {
		unsigned int            DIDT_STALL_PATTERN_7 : 15;
		unsigned int                                 : 17;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TD_TUNING_CTRL {
	struct {
		unsigned int              MAX_POWER_DELTA_HI : 14;
		unsigned int              MAX_POWER_DELTA_LO : 14;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TD_WEIGHT0_3 {
	struct {
		unsigned int                         WEIGHT0 : 8;
		unsigned int                         WEIGHT1 : 8;
		unsigned int                         WEIGHT2 : 8;
		unsigned int                         WEIGHT3 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TD_WEIGHT4_7 {
	struct {
		unsigned int                         WEIGHT4 : 8;
		unsigned int                         WEIGHT5 : 8;
		unsigned int                         WEIGHT6 : 8;
		unsigned int                         WEIGHT7 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union DIDT_TD_WEIGHT8_11 {
	struct {
		unsigned int                         WEIGHT8 : 8;
		unsigned int                         WEIGHT9 : 8;
		unsigned int                        WEIGHT10 : 8;
		unsigned int                        WEIGHT11 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GB_ADDR_CONFIG {
	struct {
		unsigned int                       NUM_PIPES : 3;
		unsigned int            PIPE_INTERLEAVE_SIZE : 3;
		unsigned int            MAX_COMPRESSED_FRAGS : 2;
		unsigned int     BANK_INTERLEAVE_SIZE__GFX09 : 3;
		unsigned int                                 : 1;
		unsigned int                NUM_BANKS__GFX09 : 3;
		unsigned int                                 : 1;
		unsigned int  SHADER_ENGINE_TILE_SIZE__GFX09 : 3;
		unsigned int              NUM_SHADER_ENGINES : 2;
		unsigned int                 NUM_GPUS__GFX09 : 3;
		unsigned int      MULTI_GPU_TILE_SIZE__GFX09 : 2;
		unsigned int                   NUM_RB_PER_SE : 2;
		unsigned int                 ROW_SIZE__GFX09 : 2;
		unsigned int          NUM_LOWER_PIPES__GFX09 : 1;
		unsigned int                SE_ENABLE__GFX09 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GB_ADDR_CONFIG_READ {
	struct {
		unsigned int                       NUM_PIPES : 3;
		unsigned int            PIPE_INTERLEAVE_SIZE : 3;
		unsigned int            MAX_COMPRESSED_FRAGS : 2;
		unsigned int     BANK_INTERLEAVE_SIZE__GFX09 : 3;
		unsigned int                                 : 1;
		unsigned int                NUM_BANKS__GFX09 : 3;
		unsigned int                                 : 1;
		unsigned int  SHADER_ENGINE_TILE_SIZE__GFX09 : 3;
		unsigned int              NUM_SHADER_ENGINES : 2;
		unsigned int                 NUM_GPUS__GFX09 : 3;
		unsigned int      MULTI_GPU_TILE_SIZE__GFX09 : 2;
		unsigned int                   NUM_RB_PER_SE : 2;
		unsigned int                 ROW_SIZE__GFX09 : 2;
		unsigned int          NUM_LOWER_PIPES__GFX09 : 1;
		unsigned int                SE_ENABLE__GFX09 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GB_BACKEND_MAP {
	struct {
		unsigned int                     BACKEND_MAP : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GB_EDC_MODE {
	struct {
		unsigned int                                 : 15;
		unsigned int                FORCE_SEC_ON_DED : 1;
		unsigned int                   COUNT_FED_OUT : 1;
		unsigned int                        GATE_FUE : 1;
		unsigned int                                 : 2;
		unsigned int                        DED_MODE : 2;
		unsigned int                                 : 7;
		unsigned int                        PROP_FED : 1;
		unsigned int                                 : 1;
		unsigned int                          BYPASS : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GB_GPU_ID {
	struct {
		unsigned int                          GPU_ID : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GB_MACROTILE_MODE0 {
	struct {
		unsigned int                      BANK_WIDTH : 2;
		unsigned int                     BANK_HEIGHT : 2;
		unsigned int               MACRO_TILE_ASPECT : 2;
		unsigned int                       NUM_BANKS : 2;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GB_MACROTILE_MODE1 {
	struct {
		unsigned int                      BANK_WIDTH : 2;
		unsigned int                     BANK_HEIGHT : 2;
		unsigned int               MACRO_TILE_ASPECT : 2;
		unsigned int                       NUM_BANKS : 2;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GB_MACROTILE_MODE10 {
	struct {
		unsigned int                      BANK_WIDTH : 2;
		unsigned int                     BANK_HEIGHT : 2;
		unsigned int               MACRO_TILE_ASPECT : 2;
		unsigned int                       NUM_BANKS : 2;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GB_MACROTILE_MODE11 {
	struct {
		unsigned int                      BANK_WIDTH : 2;
		unsigned int                     BANK_HEIGHT : 2;
		unsigned int               MACRO_TILE_ASPECT : 2;
		unsigned int                       NUM_BANKS : 2;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GB_MACROTILE_MODE12 {
	struct {
		unsigned int                      BANK_WIDTH : 2;
		unsigned int                     BANK_HEIGHT : 2;
		unsigned int               MACRO_TILE_ASPECT : 2;
		unsigned int                       NUM_BANKS : 2;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GB_MACROTILE_MODE13 {
	struct {
		unsigned int                      BANK_WIDTH : 2;
		unsigned int                     BANK_HEIGHT : 2;
		unsigned int               MACRO_TILE_ASPECT : 2;
		unsigned int                       NUM_BANKS : 2;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GB_MACROTILE_MODE14 {
	struct {
		unsigned int                      BANK_WIDTH : 2;
		unsigned int                     BANK_HEIGHT : 2;
		unsigned int               MACRO_TILE_ASPECT : 2;
		unsigned int                       NUM_BANKS : 2;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GB_MACROTILE_MODE15 {
	struct {
		unsigned int                      BANK_WIDTH : 2;
		unsigned int                     BANK_HEIGHT : 2;
		unsigned int               MACRO_TILE_ASPECT : 2;
		unsigned int                       NUM_BANKS : 2;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GB_MACROTILE_MODE2 {
	struct {
		unsigned int                      BANK_WIDTH : 2;
		unsigned int                     BANK_HEIGHT : 2;
		unsigned int               MACRO_TILE_ASPECT : 2;
		unsigned int                       NUM_BANKS : 2;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GB_MACROTILE_MODE3 {
	struct {
		unsigned int                      BANK_WIDTH : 2;
		unsigned int                     BANK_HEIGHT : 2;
		unsigned int               MACRO_TILE_ASPECT : 2;
		unsigned int                       NUM_BANKS : 2;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GB_MACROTILE_MODE4 {
	struct {
		unsigned int                      BANK_WIDTH : 2;
		unsigned int                     BANK_HEIGHT : 2;
		unsigned int               MACRO_TILE_ASPECT : 2;
		unsigned int                       NUM_BANKS : 2;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GB_MACROTILE_MODE5 {
	struct {
		unsigned int                      BANK_WIDTH : 2;
		unsigned int                     BANK_HEIGHT : 2;
		unsigned int               MACRO_TILE_ASPECT : 2;
		unsigned int                       NUM_BANKS : 2;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GB_MACROTILE_MODE6 {
	struct {
		unsigned int                      BANK_WIDTH : 2;
		unsigned int                     BANK_HEIGHT : 2;
		unsigned int               MACRO_TILE_ASPECT : 2;
		unsigned int                       NUM_BANKS : 2;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GB_MACROTILE_MODE7 {
	struct {
		unsigned int                      BANK_WIDTH : 2;
		unsigned int                     BANK_HEIGHT : 2;
		unsigned int               MACRO_TILE_ASPECT : 2;
		unsigned int                       NUM_BANKS : 2;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GB_MACROTILE_MODE8 {
	struct {
		unsigned int                      BANK_WIDTH : 2;
		unsigned int                     BANK_HEIGHT : 2;
		unsigned int               MACRO_TILE_ASPECT : 2;
		unsigned int                       NUM_BANKS : 2;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GB_MACROTILE_MODE9 {
	struct {
		unsigned int                      BANK_WIDTH : 2;
		unsigned int                     BANK_HEIGHT : 2;
		unsigned int               MACRO_TILE_ASPECT : 2;
		unsigned int                       NUM_BANKS : 2;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GB_TILE_MODE0 {
	struct {
		unsigned int                                 : 2;
		unsigned int                      ARRAY_MODE : 4;
		unsigned int                     PIPE_CONFIG : 5;
		unsigned int                      TILE_SPLIT : 3;
		unsigned int                                 : 8;
		unsigned int             MICRO_TILE_MODE_NEW : 3;
		unsigned int                    SAMPLE_SPLIT : 2;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GB_TILE_MODE1 {
	struct {
		unsigned int                                 : 2;
		unsigned int                      ARRAY_MODE : 4;
		unsigned int                     PIPE_CONFIG : 5;
		unsigned int                      TILE_SPLIT : 3;
		unsigned int                                 : 8;
		unsigned int             MICRO_TILE_MODE_NEW : 3;
		unsigned int                    SAMPLE_SPLIT : 2;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GB_TILE_MODE10 {
	struct {
		unsigned int                                 : 2;
		unsigned int                      ARRAY_MODE : 4;
		unsigned int                     PIPE_CONFIG : 5;
		unsigned int                      TILE_SPLIT : 3;
		unsigned int                                 : 8;
		unsigned int             MICRO_TILE_MODE_NEW : 3;
		unsigned int                    SAMPLE_SPLIT : 2;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GB_TILE_MODE11 {
	struct {
		unsigned int                                 : 2;
		unsigned int                      ARRAY_MODE : 4;
		unsigned int                     PIPE_CONFIG : 5;
		unsigned int                      TILE_SPLIT : 3;
		unsigned int                                 : 8;
		unsigned int             MICRO_TILE_MODE_NEW : 3;
		unsigned int                    SAMPLE_SPLIT : 2;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GB_TILE_MODE12 {
	struct {
		unsigned int                                 : 2;
		unsigned int                      ARRAY_MODE : 4;
		unsigned int                     PIPE_CONFIG : 5;
		unsigned int                      TILE_SPLIT : 3;
		unsigned int                                 : 8;
		unsigned int             MICRO_TILE_MODE_NEW : 3;
		unsigned int                    SAMPLE_SPLIT : 2;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GB_TILE_MODE13 {
	struct {
		unsigned int                                 : 2;
		unsigned int                      ARRAY_MODE : 4;
		unsigned int                     PIPE_CONFIG : 5;
		unsigned int                      TILE_SPLIT : 3;
		unsigned int                                 : 8;
		unsigned int             MICRO_TILE_MODE_NEW : 3;
		unsigned int                    SAMPLE_SPLIT : 2;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GB_TILE_MODE14 {
	struct {
		unsigned int                                 : 2;
		unsigned int                      ARRAY_MODE : 4;
		unsigned int                     PIPE_CONFIG : 5;
		unsigned int                      TILE_SPLIT : 3;
		unsigned int                                 : 8;
		unsigned int             MICRO_TILE_MODE_NEW : 3;
		unsigned int                    SAMPLE_SPLIT : 2;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GB_TILE_MODE15 {
	struct {
		unsigned int                                 : 2;
		unsigned int                      ARRAY_MODE : 4;
		unsigned int                     PIPE_CONFIG : 5;
		unsigned int                      TILE_SPLIT : 3;
		unsigned int                                 : 8;
		unsigned int             MICRO_TILE_MODE_NEW : 3;
		unsigned int                    SAMPLE_SPLIT : 2;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GB_TILE_MODE16 {
	struct {
		unsigned int                                 : 2;
		unsigned int                      ARRAY_MODE : 4;
		unsigned int                     PIPE_CONFIG : 5;
		unsigned int                      TILE_SPLIT : 3;
		unsigned int                                 : 8;
		unsigned int             MICRO_TILE_MODE_NEW : 3;
		unsigned int                    SAMPLE_SPLIT : 2;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GB_TILE_MODE17 {
	struct {
		unsigned int                                 : 2;
		unsigned int                      ARRAY_MODE : 4;
		unsigned int                     PIPE_CONFIG : 5;
		unsigned int                      TILE_SPLIT : 3;
		unsigned int                                 : 8;
		unsigned int             MICRO_TILE_MODE_NEW : 3;
		unsigned int                    SAMPLE_SPLIT : 2;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GB_TILE_MODE18 {
	struct {
		unsigned int                                 : 2;
		unsigned int                      ARRAY_MODE : 4;
		unsigned int                     PIPE_CONFIG : 5;
		unsigned int                      TILE_SPLIT : 3;
		unsigned int                                 : 8;
		unsigned int             MICRO_TILE_MODE_NEW : 3;
		unsigned int                    SAMPLE_SPLIT : 2;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GB_TILE_MODE19 {
	struct {
		unsigned int                                 : 2;
		unsigned int                      ARRAY_MODE : 4;
		unsigned int                     PIPE_CONFIG : 5;
		unsigned int                      TILE_SPLIT : 3;
		unsigned int                                 : 8;
		unsigned int             MICRO_TILE_MODE_NEW : 3;
		unsigned int                    SAMPLE_SPLIT : 2;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GB_TILE_MODE2 {
	struct {
		unsigned int                                 : 2;
		unsigned int                      ARRAY_MODE : 4;
		unsigned int                     PIPE_CONFIG : 5;
		unsigned int                      TILE_SPLIT : 3;
		unsigned int                                 : 8;
		unsigned int             MICRO_TILE_MODE_NEW : 3;
		unsigned int                    SAMPLE_SPLIT : 2;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GB_TILE_MODE20 {
	struct {
		unsigned int                                 : 2;
		unsigned int                      ARRAY_MODE : 4;
		unsigned int                     PIPE_CONFIG : 5;
		unsigned int                      TILE_SPLIT : 3;
		unsigned int                                 : 8;
		unsigned int             MICRO_TILE_MODE_NEW : 3;
		unsigned int                    SAMPLE_SPLIT : 2;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GB_TILE_MODE21 {
	struct {
		unsigned int                                 : 2;
		unsigned int                      ARRAY_MODE : 4;
		unsigned int                     PIPE_CONFIG : 5;
		unsigned int                      TILE_SPLIT : 3;
		unsigned int                                 : 8;
		unsigned int             MICRO_TILE_MODE_NEW : 3;
		unsigned int                    SAMPLE_SPLIT : 2;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GB_TILE_MODE22 {
	struct {
		unsigned int                                 : 2;
		unsigned int                      ARRAY_MODE : 4;
		unsigned int                     PIPE_CONFIG : 5;
		unsigned int                      TILE_SPLIT : 3;
		unsigned int                                 : 8;
		unsigned int             MICRO_TILE_MODE_NEW : 3;
		unsigned int                    SAMPLE_SPLIT : 2;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GB_TILE_MODE23 {
	struct {
		unsigned int                                 : 2;
		unsigned int                      ARRAY_MODE : 4;
		unsigned int                     PIPE_CONFIG : 5;
		unsigned int                      TILE_SPLIT : 3;
		unsigned int                                 : 8;
		unsigned int             MICRO_TILE_MODE_NEW : 3;
		unsigned int                    SAMPLE_SPLIT : 2;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GB_TILE_MODE24 {
	struct {
		unsigned int                                 : 2;
		unsigned int                      ARRAY_MODE : 4;
		unsigned int                     PIPE_CONFIG : 5;
		unsigned int                      TILE_SPLIT : 3;
		unsigned int                                 : 8;
		unsigned int             MICRO_TILE_MODE_NEW : 3;
		unsigned int                    SAMPLE_SPLIT : 2;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GB_TILE_MODE25 {
	struct {
		unsigned int                                 : 2;
		unsigned int                      ARRAY_MODE : 4;
		unsigned int                     PIPE_CONFIG : 5;
		unsigned int                      TILE_SPLIT : 3;
		unsigned int                                 : 8;
		unsigned int             MICRO_TILE_MODE_NEW : 3;
		unsigned int                    SAMPLE_SPLIT : 2;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GB_TILE_MODE26 {
	struct {
		unsigned int                                 : 2;
		unsigned int                      ARRAY_MODE : 4;
		unsigned int                     PIPE_CONFIG : 5;
		unsigned int                      TILE_SPLIT : 3;
		unsigned int                                 : 8;
		unsigned int             MICRO_TILE_MODE_NEW : 3;
		unsigned int                    SAMPLE_SPLIT : 2;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GB_TILE_MODE27 {
	struct {
		unsigned int                                 : 2;
		unsigned int                      ARRAY_MODE : 4;
		unsigned int                     PIPE_CONFIG : 5;
		unsigned int                      TILE_SPLIT : 3;
		unsigned int                                 : 8;
		unsigned int             MICRO_TILE_MODE_NEW : 3;
		unsigned int                    SAMPLE_SPLIT : 2;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GB_TILE_MODE28 {
	struct {
		unsigned int                                 : 2;
		unsigned int                      ARRAY_MODE : 4;
		unsigned int                     PIPE_CONFIG : 5;
		unsigned int                      TILE_SPLIT : 3;
		unsigned int                                 : 8;
		unsigned int             MICRO_TILE_MODE_NEW : 3;
		unsigned int                    SAMPLE_SPLIT : 2;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GB_TILE_MODE29 {
	struct {
		unsigned int                                 : 2;
		unsigned int                      ARRAY_MODE : 4;
		unsigned int                     PIPE_CONFIG : 5;
		unsigned int                      TILE_SPLIT : 3;
		unsigned int                                 : 8;
		unsigned int             MICRO_TILE_MODE_NEW : 3;
		unsigned int                    SAMPLE_SPLIT : 2;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GB_TILE_MODE3 {
	struct {
		unsigned int                                 : 2;
		unsigned int                      ARRAY_MODE : 4;
		unsigned int                     PIPE_CONFIG : 5;
		unsigned int                      TILE_SPLIT : 3;
		unsigned int                                 : 8;
		unsigned int             MICRO_TILE_MODE_NEW : 3;
		unsigned int                    SAMPLE_SPLIT : 2;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GB_TILE_MODE30 {
	struct {
		unsigned int                                 : 2;
		unsigned int                      ARRAY_MODE : 4;
		unsigned int                     PIPE_CONFIG : 5;
		unsigned int                      TILE_SPLIT : 3;
		unsigned int                                 : 8;
		unsigned int             MICRO_TILE_MODE_NEW : 3;
		unsigned int                    SAMPLE_SPLIT : 2;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GB_TILE_MODE31 {
	struct {
		unsigned int                                 : 2;
		unsigned int                      ARRAY_MODE : 4;
		unsigned int                     PIPE_CONFIG : 5;
		unsigned int                      TILE_SPLIT : 3;
		unsigned int                                 : 8;
		unsigned int             MICRO_TILE_MODE_NEW : 3;
		unsigned int                    SAMPLE_SPLIT : 2;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GB_TILE_MODE4 {
	struct {
		unsigned int                                 : 2;
		unsigned int                      ARRAY_MODE : 4;
		unsigned int                     PIPE_CONFIG : 5;
		unsigned int                      TILE_SPLIT : 3;
		unsigned int                                 : 8;
		unsigned int             MICRO_TILE_MODE_NEW : 3;
		unsigned int                    SAMPLE_SPLIT : 2;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GB_TILE_MODE5 {
	struct {
		unsigned int                                 : 2;
		unsigned int                      ARRAY_MODE : 4;
		unsigned int                     PIPE_CONFIG : 5;
		unsigned int                      TILE_SPLIT : 3;
		unsigned int                                 : 8;
		unsigned int             MICRO_TILE_MODE_NEW : 3;
		unsigned int                    SAMPLE_SPLIT : 2;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GB_TILE_MODE6 {
	struct {
		unsigned int                                 : 2;
		unsigned int                      ARRAY_MODE : 4;
		unsigned int                     PIPE_CONFIG : 5;
		unsigned int                      TILE_SPLIT : 3;
		unsigned int                                 : 8;
		unsigned int             MICRO_TILE_MODE_NEW : 3;
		unsigned int                    SAMPLE_SPLIT : 2;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GB_TILE_MODE7 {
	struct {
		unsigned int                                 : 2;
		unsigned int                      ARRAY_MODE : 4;
		unsigned int                     PIPE_CONFIG : 5;
		unsigned int                      TILE_SPLIT : 3;
		unsigned int                                 : 8;
		unsigned int             MICRO_TILE_MODE_NEW : 3;
		unsigned int                    SAMPLE_SPLIT : 2;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GB_TILE_MODE8 {
	struct {
		unsigned int                                 : 2;
		unsigned int                      ARRAY_MODE : 4;
		unsigned int                     PIPE_CONFIG : 5;
		unsigned int                      TILE_SPLIT : 3;
		unsigned int                                 : 8;
		unsigned int             MICRO_TILE_MODE_NEW : 3;
		unsigned int                    SAMPLE_SPLIT : 2;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GB_TILE_MODE9 {
	struct {
		unsigned int                                 : 2;
		unsigned int                      ARRAY_MODE : 4;
		unsigned int                     PIPE_CONFIG : 5;
		unsigned int                      TILE_SPLIT : 3;
		unsigned int                                 : 8;
		unsigned int             MICRO_TILE_MODE_NEW : 3;
		unsigned int                    SAMPLE_SPLIT : 2;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GCEA_CGTT_CLK_CTRL__GFX09 {
	struct {
		unsigned int                        ON_DELAY : 4;
		unsigned int                  OFF_HYSTERESIS : 8;
		unsigned int                                 : 10;
		unsigned int             SOFT_STALL_OVERRIDE : 1;
		unsigned int                                 : 7;
		unsigned int            SOFT_OVERRIDE_RETURN : 1;
		unsigned int          SOFT_OVERRIDE_REGISTER : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GCEA_PERFCOUNTER0_CFG {
	struct {
		unsigned int                        PERF_SEL : 8;
		unsigned int                                 : 16;
		unsigned int                       PERF_MODE : 4;
		unsigned int                          ENABLE : 1;
		unsigned int                           CLEAR : 1;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GCEA_PERFCOUNTER1_CFG {
	struct {
		unsigned int                        PERF_SEL : 8;
		unsigned int                                 : 16;
		unsigned int                       PERF_MODE : 4;
		unsigned int                          ENABLE : 1;
		unsigned int                           CLEAR : 1;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GCEA_PERFCOUNTER_HI {
	struct {
		unsigned int                      COUNTER_HI : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GCEA_PERFCOUNTER_LO {
	struct {
		unsigned int                      COUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GCEA_PERFCOUNTER_RSLT_CNTL {
	struct {
		unsigned int             PERF_COUNTER_SELECT : 4;
		unsigned int                                 : 4;
		unsigned int                                 : 16;
		unsigned int                      ENABLE_ANY : 1;
		unsigned int                       CLEAR_ALL : 1;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_BCI0 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_BCI1 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_CB0 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_CB1 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_CB2 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_CB3 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_CBR0 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_CBR1 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_CBR2 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_CBR3 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_CP0 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_CP1 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_CP2 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_CU0 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_CU1__GFX09 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_CU10__GFX09 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_CU11__GFX09 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_CU12__GFX09 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_CU13__GFX09 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_CU14__GFX09 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_CU15__GFX09 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_CU2__GFX09 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_CU3__GFX09 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_CU4__GFX09 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_CU5__GFX09 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_CU6__GFX09 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_CU7__GFX09 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_CU8__GFX09 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_CU9__GFX09 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_DB0 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_DB1 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_DB2 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_DB3 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_DBR0 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_DBR1 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_DBR2 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_DBR3 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_EA0 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_EA1 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_EA2 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_EA3 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_EA4 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_EA5 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_GDS0 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_GDS1 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_GDS2 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_GDS3 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_IA0__GFX09 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_LDS0 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_LDS1 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_LDS2 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_LDS3 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_PA0 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_PA1 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_PC0 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_RMI0 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_SC0 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_SPI0 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_SPI1 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_SPI2 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_SPI3 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_SPI4 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_SPI5 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_SQ0_LOWER {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_SQ0_UPPER {
	struct {
		unsigned int               ACCUMULATOR_39_32 : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_SQ1_LOWER {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_SQ1_UPPER {
	struct {
		unsigned int               ACCUMULATOR_39_32 : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_SQ2_LOWER {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_SQ2_UPPER {
	struct {
		unsigned int               ACCUMULATOR_39_32 : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_SQ3_LOWER {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_SQ3_UPPER {
	struct {
		unsigned int               ACCUMULATOR_39_32 : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_SQ4_LOWER {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_SQ4_UPPER {
	struct {
		unsigned int               ACCUMULATOR_39_32 : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_SQ5_LOWER {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_SQ5_UPPER {
	struct {
		unsigned int               ACCUMULATOR_39_32 : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_SQ6_LOWER {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_SQ6_UPPER {
	struct {
		unsigned int               ACCUMULATOR_39_32 : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_SQ7_LOWER {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_SQ7_UPPER {
	struct {
		unsigned int               ACCUMULATOR_39_32 : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_SQ8_LOWER {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_SQ8_UPPER {
	struct {
		unsigned int               ACCUMULATOR_39_32 : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_SX0 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_SXRB0 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_SXRB1__GFX09 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_TA0 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_TCC0__GFX09 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_TCC1__GFX09 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_TCC2__GFX09 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_TCC3__GFX09 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_TCC4__GFX09 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_TCP0 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_TCP1 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_TCP2 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_TCP3 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_TCP4 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_TD0 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_TD1 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_TD2 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_TD3 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_TD4 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_TD5 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_UTCL2_ATCL20 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_UTCL2_ATCL21 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_UTCL2_ATCL22 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_UTCL2_ATCL23 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_UTCL2_ATCL24 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_UTCL2_ROUTER0 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_UTCL2_ROUTER1 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_UTCL2_ROUTER2 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_UTCL2_ROUTER3 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_UTCL2_ROUTER4 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_UTCL2_ROUTER5 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_UTCL2_ROUTER6 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_UTCL2_ROUTER7 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_UTCL2_ROUTER8 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_UTCL2_ROUTER9 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_UTCL2_VML20 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_UTCL2_VML21 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_UTCL2_VML22 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_UTCL2_VML23 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_UTCL2_VML24 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_UTCL2_WALKER0 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_UTCL2_WALKER1 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_UTCL2_WALKER2 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_UTCL2_WALKER3 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_UTCL2_WALKER4 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_VGT0__GFX09 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_VGT1__GFX09 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_VGT2__GFX09 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_ACC_WD0__GFX09 {
	struct {
		unsigned int                ACCUMULATOR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_AGGR_LOWER {
	struct {
		unsigned int                       AGGR_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_AGGR_UPPER {
	struct {
		unsigned int                      AGGR_63_32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_CGTT_CLK_CTRL {
	struct {
		unsigned int                        ON_DELAY : 4;
		unsigned int                  OFF_HYSTERESIS : 8;
		unsigned int                                 : 18;
		unsigned int               SOFT_OVERRIDE_DYN : 1;
		unsigned int               SOFT_OVERRIDE_REG : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_CNTL__GFX09 {
	struct {
		unsigned int                      CAC_ENABLE : 1;
		unsigned int                   CAC_THRESHOLD : 16;
		unsigned int                    CAC_BLOCK_ID : 6;
		unsigned int                   CAC_SIGNAL_ID : 8;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_CTRL_1 {
	struct {
		unsigned int                      CAC_WINDOW : 24;
		unsigned int                      TDP_WINDOW : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_CTRL_2 {
	struct {
		unsigned int                      CAC_ENABLE : 1;
		unsigned int            CAC_SOFT_CTRL_ENABLE : 1;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_IND_DATA {
	struct {
		unsigned int                 GC_CAC_IND_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_IND_INDEX {
	struct {
		unsigned int                 GC_CAC_IND_ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_OVRD_BCI {
	struct {
		unsigned int                    OVRRD_SELECT : 2;
		unsigned int                     OVRRD_VALUE : 2;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_OVRD_CB {
	struct {
		unsigned int                    OVRRD_SELECT : 4;
		unsigned int                     OVRRD_VALUE : 4;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_OVRD_CBR {
	struct {
		unsigned int                    OVRRD_SELECT : 4;
		unsigned int                     OVRRD_VALUE : 4;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_OVRD_CP {
	struct {
		unsigned int                    OVRRD_SELECT : 3;
		unsigned int                     OVRRD_VALUE : 3;
		unsigned int                                 : 26;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_OVRD_CU {
	struct {
		unsigned int                    OVRRD_SELECT : 1;
		unsigned int                     OVRRD_VALUE : 1;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_OVRD_DB {
	struct {
		unsigned int                    OVRRD_SELECT : 4;
		unsigned int                     OVRRD_VALUE : 4;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_OVRD_DBR {
	struct {
		unsigned int                    OVRRD_SELECT : 4;
		unsigned int                     OVRRD_VALUE : 4;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_OVRD_EA {
	struct {
		unsigned int                    OVRRD_SELECT : 6;
		unsigned int                     OVRRD_VALUE : 6;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_OVRD_GDS {
	struct {
		unsigned int                    OVRRD_SELECT : 4;
		unsigned int                     OVRRD_VALUE : 4;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_OVRD_IA__GFX09 {
	struct {
		unsigned int                    OVRRD_SELECT : 1;
		unsigned int                     OVRRD_VALUE : 1;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_OVRD_LDS {
	struct {
		unsigned int                    OVRRD_SELECT : 4;
		unsigned int                     OVRRD_VALUE : 4;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_OVRD_PA {
	struct {
		unsigned int                    OVRRD_SELECT : 2;
		unsigned int                     OVRRD_VALUE : 2;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_OVRD_PC {
	struct {
		unsigned int                    OVRRD_SELECT : 1;
		unsigned int                     OVRRD_VALUE : 1;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_OVRD_RMI {
	struct {
		unsigned int                    OVRRD_SELECT : 1;
		unsigned int                     OVRRD_VALUE : 1;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_OVRD_SC {
	struct {
		unsigned int                    OVRRD_SELECT : 1;
		unsigned int                     OVRRD_VALUE : 1;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_OVRD_SPI {
	struct {
		unsigned int                    OVRRD_SELECT : 6;
		unsigned int                     OVRRD_VALUE : 6;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_OVRD_SQ__GFX09 {
	struct {
		unsigned int                    OVRRD_SELECT : 9;
		unsigned int                     OVRRD_VALUE : 9;
		unsigned int                                 : 14;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_OVRD_SX {
	struct {
		unsigned int                    OVRRD_SELECT : 1;
		unsigned int                     OVRRD_VALUE : 1;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_OVRD_SXRB {
	struct {
		unsigned int                    OVRRD_SELECT : 1;
		unsigned int                     OVRRD_VALUE : 1;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_OVRD_TA {
	struct {
		unsigned int                    OVRRD_SELECT : 1;
		unsigned int                     OVRRD_VALUE : 1;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_OVRD_TCC__GFX09 {
	struct {
		unsigned int                    OVRRD_SELECT : 5;
		unsigned int                     OVRRD_VALUE : 5;
		unsigned int                                 : 22;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_OVRD_TCP {
	struct {
		unsigned int                    OVRRD_SELECT : 5;
		unsigned int                     OVRRD_VALUE : 5;
		unsigned int                                 : 22;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_OVRD_TD__GFX09 {
	struct {
		unsigned int                    OVRRD_SELECT : 6;
		unsigned int                     OVRRD_VALUE : 6;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_OVRD_UTCL2_ATCL2 {
	struct {
		unsigned int                    OVRRD_SELECT : 5;
		unsigned int                     OVRRD_VALUE : 5;
		unsigned int                                 : 22;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_OVRD_UTCL2_ROUTER {
	struct {
		unsigned int                    OVRRD_SELECT : 10;
		unsigned int                     OVRRD_VALUE : 10;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_OVRD_UTCL2_VML2 {
	struct {
		unsigned int                    OVRRD_SELECT : 5;
		unsigned int                     OVRRD_VALUE : 5;
		unsigned int                                 : 22;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_OVRD_UTCL2_WALKER {
	struct {
		unsigned int                    OVRRD_SELECT : 5;
		unsigned int                     OVRRD_VALUE : 5;
		unsigned int                                 : 22;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_OVRD_VGT__GFX09 {
	struct {
		unsigned int                    OVRRD_SELECT : 3;
		unsigned int                     OVRRD_VALUE : 3;
		unsigned int                                 : 26;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_OVRD_WD__GFX09 {
	struct {
		unsigned int                    OVRRD_SELECT : 1;
		unsigned int                     OVRRD_VALUE : 1;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_OVR_SEL {
	struct {
		unsigned int                     CAC_OVR_SEL : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_OVR_VAL {
	struct {
		unsigned int                     CAC_OVR_VAL : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_SOFT_CTRL {
	struct {
		unsigned int                       SOFT_SNAP : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_BCI_0 {
	struct {
		unsigned int                 WEIGHT_BCI_SIG0 : 16;
		unsigned int                 WEIGHT_BCI_SIG1 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_CBR_0 {
	struct {
		unsigned int                 WEIGHT_CBR_SIG0 : 16;
		unsigned int                 WEIGHT_CBR_SIG1 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_CBR_1 {
	struct {
		unsigned int                 WEIGHT_CBR_SIG2 : 16;
		unsigned int                 WEIGHT_CBR_SIG3 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_CB_0 {
	struct {
		unsigned int                  WEIGHT_CB_SIG0 : 16;
		unsigned int                  WEIGHT_CB_SIG1 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_CB_1 {
	struct {
		unsigned int                  WEIGHT_CB_SIG2 : 16;
		unsigned int                  WEIGHT_CB_SIG3 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_CP_0 {
	struct {
		unsigned int                  WEIGHT_CP_SIG0 : 16;
		unsigned int                  WEIGHT_CP_SIG1 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_CP_1 {
	struct {
		unsigned int                  WEIGHT_CP_SIG2 : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_CU_0 {
	struct {
		unsigned int                  WEIGHT_CU_SIG0 : 16;
		unsigned int                  WEIGHT_CU_SIG1 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_CU_1__GFX09 {
	struct {
		unsigned int                  WEIGHT_CU_SIG2 : 16;
		unsigned int                  WEIGHT_CU_SIG3 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_CU_2__GFX09 {
	struct {
		unsigned int                  WEIGHT_CU_SIG4 : 16;
		unsigned int                  WEIGHT_CU_SIG5 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_CU_3__GFX09 {
	struct {
		unsigned int                  WEIGHT_CU_SIG6 : 16;
		unsigned int                  WEIGHT_CU_SIG7 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_CU_4__GFX09 {
	struct {
		unsigned int                  WEIGHT_CU_SIG8 : 16;
		unsigned int                  WEIGHT_CU_SIG9 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_CU_5__GFX09 {
	struct {
		unsigned int                 WEIGHT_CU_SIG10 : 16;
		unsigned int                 WEIGHT_CU_SIG11 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_CU_6__GFX09 {
	struct {
		unsigned int                 WEIGHT_CU_SIG12 : 16;
		unsigned int                 WEIGHT_CU_SIG13 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_CU_7__GFX09 {
	struct {
		unsigned int                 WEIGHT_CU_SIG14 : 16;
		unsigned int                 WEIGHT_CU_SIG15 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_DBR_0 {
	struct {
		unsigned int                 WEIGHT_DBR_SIG0 : 16;
		unsigned int                 WEIGHT_DBR_SIG1 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_DBR_1 {
	struct {
		unsigned int                 WEIGHT_DBR_SIG2 : 16;
		unsigned int                 WEIGHT_DBR_SIG3 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_DB_0 {
	struct {
		unsigned int                  WEIGHT_DB_SIG0 : 16;
		unsigned int                  WEIGHT_DB_SIG1 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_DB_1 {
	struct {
		unsigned int                  WEIGHT_DB_SIG2 : 16;
		unsigned int                  WEIGHT_DB_SIG3 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_EA_0 {
	struct {
		unsigned int                  WEIGHT_EA_SIG0 : 16;
		unsigned int                  WEIGHT_EA_SIG1 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_EA_1 {
	struct {
		unsigned int                  WEIGHT_EA_SIG2 : 16;
		unsigned int                  WEIGHT_EA_SIG3 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_EA_2 {
	struct {
		unsigned int                  WEIGHT_EA_SIG4 : 16;
		unsigned int                  WEIGHT_EA_SIG5 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_GDS_0 {
	struct {
		unsigned int                 WEIGHT_GDS_SIG0 : 16;
		unsigned int                 WEIGHT_GDS_SIG1 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_GDS_1 {
	struct {
		unsigned int                 WEIGHT_GDS_SIG2 : 16;
		unsigned int                 WEIGHT_GDS_SIG3 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_IA_0__GFX09 {
	struct {
		unsigned int                  WEIGHT_IA_SIG0 : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_LDS_0 {
	struct {
		unsigned int                 WEIGHT_LDS_SIG0 : 16;
		unsigned int                 WEIGHT_LDS_SIG1 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_LDS_1 {
	struct {
		unsigned int                 WEIGHT_LDS_SIG2 : 16;
		unsigned int                 WEIGHT_LDS_SIG3 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_PA_0 {
	struct {
		unsigned int                  WEIGHT_PA_SIG0 : 16;
		unsigned int                  WEIGHT_PA_SIG1 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_PC_0 {
	struct {
		unsigned int                  WEIGHT_PC_SIG0 : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_RMI_0 {
	struct {
		unsigned int                 WEIGHT_RMI_SIG0 : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_SC_0 {
	struct {
		unsigned int                  WEIGHT_SC_SIG0 : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_SPI_0 {
	struct {
		unsigned int                 WEIGHT_SPI_SIG0 : 16;
		unsigned int                 WEIGHT_SPI_SIG1 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_SPI_1 {
	struct {
		unsigned int                 WEIGHT_SPI_SIG2 : 16;
		unsigned int                 WEIGHT_SPI_SIG3 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_SPI_2 {
	struct {
		unsigned int                 WEIGHT_SPI_SIG4 : 16;
		unsigned int                 WEIGHT_SPI_SIG5 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_SQ_0 {
	struct {
		unsigned int                  WEIGHT_SQ_SIG0 : 16;
		unsigned int                  WEIGHT_SQ_SIG1 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_SQ_1 {
	struct {
		unsigned int                  WEIGHT_SQ_SIG2 : 16;
		unsigned int                  WEIGHT_SQ_SIG3 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_SQ_2 {
	struct {
		unsigned int                  WEIGHT_SQ_SIG4 : 16;
		unsigned int                  WEIGHT_SQ_SIG5 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_SQ_3__GFX09 {
	struct {
		unsigned int                  WEIGHT_SQ_SIG6 : 16;
		unsigned int                  WEIGHT_SQ_SIG7 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_SQ_4__GFX09 {
	struct {
		unsigned int                  WEIGHT_SQ_SIG8 : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_SXRB_0 {
	struct {
		unsigned int                WEIGHT_SXRB_SIG0 : 16;
		unsigned int                WEIGHT_SXRB_SIG1 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_SX_0 {
	struct {
		unsigned int                  WEIGHT_SX_SIG0 : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_TA_0 {
	struct {
		unsigned int                  WEIGHT_TA_SIG0 : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_TCC_0__GFX09 {
	struct {
		unsigned int                 WEIGHT_TCC_SIG0 : 16;
		unsigned int                 WEIGHT_TCC_SIG1 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_TCC_1__GFX09 {
	struct {
		unsigned int                 WEIGHT_TCC_SIG2 : 16;
		unsigned int                 WEIGHT_TCC_SIG3 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_TCC_2__GFX09 {
	struct {
		unsigned int                 WEIGHT_TCC_SIG4 : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_TCP_0 {
	struct {
		unsigned int                 WEIGHT_TCP_SIG0 : 16;
		unsigned int                 WEIGHT_TCP_SIG1 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_TCP_1 {
	struct {
		unsigned int                 WEIGHT_TCP_SIG2 : 16;
		unsigned int                 WEIGHT_TCP_SIG3 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_TCP_2 {
	struct {
		unsigned int                 WEIGHT_TCP_SIG4 : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_TD_0 {
	struct {
		unsigned int                  WEIGHT_TD_SIG0 : 16;
		unsigned int                  WEIGHT_TD_SIG1 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_TD_1 {
	struct {
		unsigned int                  WEIGHT_TD_SIG2 : 16;
		unsigned int                  WEIGHT_TD_SIG3 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_TD_2 {
	struct {
		unsigned int                  WEIGHT_TD_SIG4 : 16;
		unsigned int                  WEIGHT_TD_SIG5 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_UTCL2_ATCL2_0 {
	struct {
		unsigned int         WEIGHT_UTCL2_ATCL2_SIG0 : 16;
		unsigned int         WEIGHT_UTCL2_ATCL2_SIG1 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_UTCL2_ATCL2_1 {
	struct {
		unsigned int         WEIGHT_UTCL2_ATCL2_SIG2 : 16;
		unsigned int         WEIGHT_UTCL2_ATCL2_SIG3 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_UTCL2_ATCL2_2 {
	struct {
		unsigned int         WEIGHT_UTCL2_ATCL2_SIG4 : 16;
		unsigned int         WEIGHT_UTCL2_ATCL2_SIG5 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_UTCL2_ROUTER_0 {
	struct {
		unsigned int        WEIGHT_UTCL2_ROUTER_SIG0 : 16;
		unsigned int        WEIGHT_UTCL2_ROUTER_SIG1 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_UTCL2_ROUTER_1 {
	struct {
		unsigned int        WEIGHT_UTCL2_ROUTER_SIG2 : 16;
		unsigned int        WEIGHT_UTCL2_ROUTER_SIG3 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_UTCL2_ROUTER_2 {
	struct {
		unsigned int        WEIGHT_UTCL2_ROUTER_SIG4 : 16;
		unsigned int        WEIGHT_UTCL2_ROUTER_SIG5 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_UTCL2_ROUTER_3 {
	struct {
		unsigned int        WEIGHT_UTCL2_ROUTER_SIG6 : 16;
		unsigned int        WEIGHT_UTCL2_ROUTER_SIG7 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_UTCL2_ROUTER_4 {
	struct {
		unsigned int        WEIGHT_UTCL2_ROUTER_SIG8 : 16;
		unsigned int        WEIGHT_UTCL2_ROUTER_SIG9 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_UTCL2_VML2_0 {
	struct {
		unsigned int          WEIGHT_UTCL2_VML2_SIG0 : 16;
		unsigned int          WEIGHT_UTCL2_VML2_SIG1 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_UTCL2_VML2_1 {
	struct {
		unsigned int          WEIGHT_UTCL2_VML2_SIG2 : 16;
		unsigned int          WEIGHT_UTCL2_VML2_SIG3 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_UTCL2_VML2_2 {
	struct {
		unsigned int          WEIGHT_UTCL2_VML2_SIG4 : 16;
		unsigned int          WEIGHT_UTCL2_VML2_SIG5 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_UTCL2_WALKER_0 {
	struct {
		unsigned int        WEIGHT_UTCL2_WALKER_SIG0 : 16;
		unsigned int        WEIGHT_UTCL2_WALKER_SIG1 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_UTCL2_WALKER_1 {
	struct {
		unsigned int        WEIGHT_UTCL2_WALKER_SIG2 : 16;
		unsigned int        WEIGHT_UTCL2_WALKER_SIG3 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_UTCL2_WALKER_2 {
	struct {
		unsigned int        WEIGHT_UTCL2_WALKER_SIG4 : 16;
		unsigned int        WEIGHT_UTCL2_WALKER_SIG5 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_VGT_0__GFX09 {
	struct {
		unsigned int                 WEIGHT_VGT_SIG0 : 16;
		unsigned int                 WEIGHT_VGT_SIG1 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_VGT_1__GFX09 {
	struct {
		unsigned int                 WEIGHT_VGT_SIG2 : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_CAC_WEIGHT_WD_0__GFX09 {
	struct {
		unsigned int                  WEIGHT_WD_SIG0 : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_DIDT_CTRL0 {
	struct {
		unsigned int                    DIDT_CTRL_EN : 1;
		unsigned int                    PHASE_OFFSET : 2;
		unsigned int                     DIDT_SW_RST : 1;
		unsigned int            DIDT_CLK_EN_OVERRIDE : 1;
		unsigned int    DIDT_TRIGGER_THROTTLE_LOWBIT : 4;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_DIDT_CTRL1 {
	struct {
		unsigned int                       MIN_POWER : 16;
		unsigned int                       MAX_POWER : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_DIDT_CTRL2 {
	struct {
		unsigned int                 MAX_POWER_DELTA : 14;
		unsigned int                                 : 2;
		unsigned int        SHORT_TERM_INTERVAL_SIZE : 10;
		unsigned int                                 : 1;
		unsigned int        LONG_TERM_INTERVAL_RATIO : 4;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_DIDT_DROOP_CTRL__GFX09 {
	struct {
		unsigned int             DIDT_DROOP_LEVEL_EN : 1;
		unsigned int            DIDT_DROOP_THRESHOLD : 14;
		unsigned int          DIDT_DROOP_LEVEL_INDEX : 4;
		unsigned int                  DIDT_LEVEL_SEL : 1;
		unsigned int                                 : 11;
		unsigned int       DIDT_DROOP_LEVEL_OVERFLOW : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_DIDT_WEIGHT {
	struct {
		unsigned int                       SQ_WEIGHT : 8;
		unsigned int                       DB_WEIGHT : 8;
		unsigned int                       TD_WEIGHT : 8;
		unsigned int                      TCP_WEIGHT : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_DIDT_WEIGHT_1__GFX09 {
	struct {
		unsigned int                      DBR_WEIGHT : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_EDC_CTRL {
	struct {
		unsigned int                          EDC_EN : 1;
		unsigned int                      EDC_SW_RST : 1;
		unsigned int             EDC_CLK_EN_OVERRIDE : 1;
		unsigned int                 EDC_FORCE_STALL : 1;
		unsigned int     EDC_TRIGGER_THROTTLE_LOWBIT : 5;
		unsigned int        EDC_ALLOW_WRITE_PWRDELTA : 1;
		unsigned int                                 : 22;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_EDC_DROOP_CTRL__GFX09 {
	struct {
		unsigned int              EDC_DROOP_LEVEL_EN : 1;
		unsigned int             EDC_DROOP_THRESHOLD : 14;
		unsigned int           EDC_DROOP_LEVEL_INDEX : 5;
		unsigned int                     AVG_PSM_SEL : 1;
		unsigned int                   EDC_LEVEL_SEL : 1;
		unsigned int                                 : 10;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_EDC_OVERFLOW {
	struct {
		unsigned int EDC_ROLLING_POWER_DELTA_OVERFLOW : 1;
		unsigned int EDC_THROTTLE_LEVEL_OVERFLOW_COUNTER : 16;
		unsigned int EDC_DROOP_LEVEL_OVERFLOW__GFX09 : 1;
		unsigned int                     PSM_COUNTER : 14;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_EDC_ROLLING_POWER_DELTA {
	struct {
		unsigned int         EDC_ROLLING_POWER_DELTA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_EDC_STATUS {
	struct {
		unsigned int              EDC_THROTTLE_LEVEL : 3;
		unsigned int         EDC_ROLLING_DROOP_DELTA : 23;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_EDC_THRESHOLD {
	struct {
		unsigned int                   EDC_THRESHOLD : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_USER_PRIM_CONFIG {
	struct {
		unsigned int                                 : 16;
		unsigned int                     INACTIVE_IA : 2;
		unsigned int                                 : 6;
		unsigned int                 INACTIVE_VGT_PA : 4;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_USER_RB_BACKEND_DISABLE {
	struct {
		unsigned int                                 : 16;
		unsigned int                 BACKEND_DISABLE : 8;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_USER_RB_REDUNDANCY {
	struct {
		unsigned int                                 : 8;
		unsigned int                      FAILED_RB0 : 4;
		unsigned int                  EN_REDUNDANCY0 : 1;
		unsigned int                                 : 3;
		unsigned int                      FAILED_RB1 : 4;
		unsigned int                  EN_REDUNDANCY1 : 1;
		unsigned int                                 : 11;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_USER_SHADER_ARRAY_CONFIG__GFX09 {
	struct {
		unsigned int                                 : 16;
		unsigned int                    INACTIVE_CUS : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GC_USER_SHADER_RATE_CONFIG {
	struct {
		unsigned int                                 : 1;
		unsigned int                       DPFP_RATE : 2;
		unsigned int             SQC_BALANCE_DISABLE : 1;
		unsigned int                        HALF_LDS : 1;
		unsigned int                                 : 27;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_ATOM_BASE {
	struct {
		unsigned int                            BASE : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_ATOM_CNTL {
	struct {
		unsigned int                            AINC : 6;
		unsigned int                                 : 2;
		unsigned int                           DMODE : 2;
		unsigned int                                 : 22;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_ATOM_COMPLETE {
	struct {
		unsigned int                        COMPLETE : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_ATOM_DST {
	struct {
		unsigned int                             DST : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_ATOM_OFFSET0 {
	struct {
		unsigned int                         OFFSET0 : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_ATOM_OFFSET1 {
	struct {
		unsigned int                         OFFSET1 : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_ATOM_OP {
	struct {
		unsigned int                              OP : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_ATOM_READ0 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_ATOM_READ0_U {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_ATOM_READ1 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_ATOM_READ1_U {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_ATOM_SIZE {
	struct {
		unsigned int                            SIZE : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_ATOM_SRC0 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_ATOM_SRC0_U {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_ATOM_SRC1 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_ATOM_SRC1_U {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_CNTL_STATUS {
	struct {
		unsigned int                        GDS_BUSY : 1;
		unsigned int                  GRBM_WBUF_BUSY : 1;
		unsigned int                    ORD_APP_BUSY : 1;
		unsigned int                DS_BANK_CONFLICT : 1;
		unsigned int                DS_ADDR_CONFLICT : 1;
		unsigned int                     DS_WR_CLAMP : 1;
		unsigned int                     DS_RD_CLAMP : 1;
		unsigned int                  GRBM_RBUF_BUSY : 1;
		unsigned int                         DS_BUSY : 1;
		unsigned int                        GWS_BUSY : 1;
		unsigned int                   ORD_FIFO_BUSY : 1;
		unsigned int                    CREDIT_BUSY0 : 1;
		unsigned int                    CREDIT_BUSY1 : 1;
		unsigned int                    CREDIT_BUSY2 : 1;
		unsigned int                    CREDIT_BUSY3 : 1;
		unsigned int                                 : 17;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_COMPUTE_MAX_WAVE_ID {
	struct {
		unsigned int                     MAX_WAVE_ID : 12;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_CONFIG {
	struct {
		unsigned int                       WRITE_DIS : 1;
		unsigned int               SH0_GPR_PHASE_SEL : 2;
		unsigned int               SH1_GPR_PHASE_SEL : 2;
		unsigned int               SH2_GPR_PHASE_SEL : 2;
		unsigned int               SH3_GPR_PHASE_SEL : 2;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_CS_CTXSW_CNT0 {
	struct {
		unsigned int                            UPDN : 16;
		unsigned int                             PTR : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_CS_CTXSW_CNT1 {
	struct {
		unsigned int                            UPDN : 16;
		unsigned int                             PTR : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_CS_CTXSW_CNT2 {
	struct {
		unsigned int                            UPDN : 16;
		unsigned int                             PTR : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_CS_CTXSW_CNT3 {
	struct {
		unsigned int                            UPDN : 16;
		unsigned int                             PTR : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_CS_CTXSW_STATUS {
	struct {
		unsigned int                               R : 1;
		unsigned int                               W : 1;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_DEBUG_CNTL {
	struct {
		unsigned int                                 : 5;
		unsigned int                                 : 27;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_DEBUG_DATA {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_DEBUG_REG0 {
	struct {
		unsigned int                                 : 22;
		unsigned int                           spare : 10;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_DEBUG_REG1 {
	struct {
		unsigned int                                 : 24;
		unsigned int                           spare : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_DEBUG_REG2 {
	struct {
		unsigned int                                 : 8;
		unsigned int                             req : 15;
		unsigned int                           spare : 9;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_DEBUG_REG3 {
	struct {
		unsigned int                                 : 15;
		unsigned int                           spare : 17;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_DEBUG_REG4 {
	struct {
		unsigned int                                 : 24;
		unsigned int                           spare : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_DEBUG_REG5 {
	struct {
		unsigned int                                 : 5;
		unsigned int                           spare : 3;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_DEBUG_REG6 {
	struct {
		unsigned int                                 : 21;
		unsigned int                           spare : 11;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_DSM_CNTL {
	struct {
		unsigned int SEL_DSM_GDS_MEM_IRRITATOR_DATA_0 : 1;
		unsigned int SEL_DSM_GDS_MEM_IRRITATOR_DATA_1 : 1;
		unsigned int     GDS_MEM_ENABLE_SINGLE_WRITE : 1;
		unsigned int SEL_DSM_GDS_INPUT_QUEUE_IRRITATOR_DATA_0 : 1;
		unsigned int SEL_DSM_GDS_INPUT_QUEUE_IRRITATOR_DATA_1 : 1;
		unsigned int GDS_INPUT_QUEUE_ENABLE_SINGLE_WRITE : 1;
		unsigned int SEL_DSM_GDS_PHY_CMD_RAM_IRRITATOR_DATA_0 : 1;
		unsigned int SEL_DSM_GDS_PHY_CMD_RAM_IRRITATOR_DATA_1 : 1;
		unsigned int GDS_PHY_CMD_RAM_ENABLE_SINGLE_WRITE : 1;
		unsigned int SEL_DSM_GDS_PHY_DATA_RAM_IRRITATOR_DATA_0 : 1;
		unsigned int SEL_DSM_GDS_PHY_DATA_RAM_IRRITATOR_DATA_1 : 1;
		unsigned int GDS_PHY_DATA_RAM_ENABLE_SINGLE_WRITE : 1;
		unsigned int SEL_DSM_GDS_PIPE_MEM_IRRITATOR_DATA_0 : 1;
		unsigned int SEL_DSM_GDS_PIPE_MEM_IRRITATOR_DATA_1 : 1;
		unsigned int GDS_PIPE_MEM_ENABLE_SINGLE_WRITE : 1;
		unsigned int                                 : 17;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_DSM_CNTL2 {
	struct {
		unsigned int     GDS_MEM_ENABLE_ERROR_INJECT : 2;
		unsigned int     GDS_MEM_SELECT_INJECT_DELAY : 1;
		unsigned int GDS_INPUT_QUEUE_ENABLE_ERROR_INJECT : 2;
		unsigned int GDS_INPUT_QUEUE_SELECT_INJECT_DELAY : 1;
		unsigned int GDS_PHY_CMD_RAM_ENABLE_ERROR_INJECT : 2;
		unsigned int GDS_PHY_CMD_RAM_SELECT_INJECT_DELAY : 1;
		unsigned int GDS_PHY_DATA_RAM_ENABLE_ERROR_INJECT : 2;
		unsigned int GDS_PHY_DATA_RAM_SELECT_INJECT_DELAY : 1;
		unsigned int GDS_PIPE_MEM_ENABLE_ERROR_INJECT : 2;
		unsigned int GDS_PIPE_MEM_SELECT_INJECT_DELAY : 1;
		unsigned int                                 : 11;
		unsigned int                GDS_INJECT_DELAY : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_EDC_CNT {
	struct {
		unsigned int                     GDS_MEM_DED : 2;
		unsigned int             GDS_INPUT_QUEUE_SED : 2;
		unsigned int                     GDS_MEM_SEC : 2;
		unsigned int                                 : 26;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_EDC_GRBM_CNT {
	struct {
		unsigned int                             DED : 2;
		unsigned int                             SEC : 2;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_EDC_OA_DED {
	struct {
		unsigned int             ME0_GFXHP3D_PIX_DED : 1;
		unsigned int             ME0_GFXHP3D_VTX_DED : 1;
		unsigned int                      ME0_CS_DED : 1;
		unsigned int              ME0_GFXHP3D_GS_DED : 1;
		unsigned int                   ME1_PIPE0_DED : 1;
		unsigned int                   ME1_PIPE1_DED : 1;
		unsigned int                   ME1_PIPE2_DED : 1;
		unsigned int                   ME1_PIPE3_DED : 1;
		unsigned int                   ME2_PIPE0_DED : 1;
		unsigned int                   ME2_PIPE1_DED : 1;
		unsigned int                   ME2_PIPE2_DED : 1;
		unsigned int                   ME2_PIPE3_DED : 1;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_EDC_OA_PHY_CNT {
	struct {
		unsigned int             ME0_CS_PIPE_MEM_SEC : 2;
		unsigned int             ME0_CS_PIPE_MEM_DED : 2;
		unsigned int             PHY_CMD_RAM_MEM_SEC : 2;
		unsigned int             PHY_CMD_RAM_MEM_DED : 2;
		unsigned int            PHY_DATA_RAM_MEM_SED : 2;
		unsigned int                                 : 22;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_EDC_OA_PIPE_CNT {
	struct {
		unsigned int          ME1_PIPE0_PIPE_MEM_SEC : 2;
		unsigned int          ME1_PIPE0_PIPE_MEM_DED : 2;
		unsigned int          ME1_PIPE1_PIPE_MEM_SEC : 2;
		unsigned int          ME1_PIPE1_PIPE_MEM_DED : 2;
		unsigned int          ME1_PIPE2_PIPE_MEM_SEC : 2;
		unsigned int          ME1_PIPE2_PIPE_MEM_DED : 2;
		unsigned int          ME1_PIPE3_PIPE_MEM_SEC : 2;
		unsigned int          ME1_PIPE3_PIPE_MEM_DED : 2;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_ENHANCE {
	struct {
		unsigned int                            MISC : 16;
		unsigned int                  AUTO_INC_INDEX : 1;
		unsigned int                    CGPG_RESTORE : 1;
		unsigned int                 RD_BUF_TAG_MISS : 1;
		unsigned int                GDSA_PC_CGTS_DIS : 1;
		unsigned int                GDSO_PC_CGTS_DIS : 1;
		unsigned int             WD_GDS_CSB_OVERRIDE : 1;
		unsigned int                                 : 10;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_ENHANCE2 {
	struct {
		unsigned int                            MISC : 18;
		unsigned int                                 : 14;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_GFX_CTXSW_STATUS {
	struct {
		unsigned int                               R : 1;
		unsigned int                               W : 1;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_GS_CTXSW_CNT0 {
	struct {
		unsigned int                            UPDN : 16;
		unsigned int                             PTR : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_GS_CTXSW_CNT1 {
	struct {
		unsigned int                            UPDN : 16;
		unsigned int                             PTR : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_GS_CTXSW_CNT2 {
	struct {
		unsigned int                            UPDN : 16;
		unsigned int                             PTR : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_GS_CTXSW_CNT3 {
	struct {
		unsigned int                            UPDN : 16;
		unsigned int                             PTR : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_GWS_RESET0 {
	struct {
		unsigned int                 RESOURCE0_RESET : 1;
		unsigned int                 RESOURCE1_RESET : 1;
		unsigned int                 RESOURCE2_RESET : 1;
		unsigned int                 RESOURCE3_RESET : 1;
		unsigned int                 RESOURCE4_RESET : 1;
		unsigned int                 RESOURCE5_RESET : 1;
		unsigned int                 RESOURCE6_RESET : 1;
		unsigned int                 RESOURCE7_RESET : 1;
		unsigned int                 RESOURCE8_RESET : 1;
		unsigned int                 RESOURCE9_RESET : 1;
		unsigned int                RESOURCE10_RESET : 1;
		unsigned int                RESOURCE11_RESET : 1;
		unsigned int                RESOURCE12_RESET : 1;
		unsigned int                RESOURCE13_RESET : 1;
		unsigned int                RESOURCE14_RESET : 1;
		unsigned int                RESOURCE15_RESET : 1;
		unsigned int                RESOURCE16_RESET : 1;
		unsigned int                RESOURCE17_RESET : 1;
		unsigned int                RESOURCE18_RESET : 1;
		unsigned int                RESOURCE19_RESET : 1;
		unsigned int                RESOURCE20_RESET : 1;
		unsigned int                RESOURCE21_RESET : 1;
		unsigned int                RESOURCE22_RESET : 1;
		unsigned int                RESOURCE23_RESET : 1;
		unsigned int                RESOURCE24_RESET : 1;
		unsigned int                RESOURCE25_RESET : 1;
		unsigned int                RESOURCE26_RESET : 1;
		unsigned int                RESOURCE27_RESET : 1;
		unsigned int                RESOURCE28_RESET : 1;
		unsigned int                RESOURCE29_RESET : 1;
		unsigned int                RESOURCE30_RESET : 1;
		unsigned int                RESOURCE31_RESET : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_GWS_RESET1 {
	struct {
		unsigned int                RESOURCE32_RESET : 1;
		unsigned int                RESOURCE33_RESET : 1;
		unsigned int                RESOURCE34_RESET : 1;
		unsigned int                RESOURCE35_RESET : 1;
		unsigned int                RESOURCE36_RESET : 1;
		unsigned int                RESOURCE37_RESET : 1;
		unsigned int                RESOURCE38_RESET : 1;
		unsigned int                RESOURCE39_RESET : 1;
		unsigned int                RESOURCE40_RESET : 1;
		unsigned int                RESOURCE41_RESET : 1;
		unsigned int                RESOURCE42_RESET : 1;
		unsigned int                RESOURCE43_RESET : 1;
		unsigned int                RESOURCE44_RESET : 1;
		unsigned int                RESOURCE45_RESET : 1;
		unsigned int                RESOURCE46_RESET : 1;
		unsigned int                RESOURCE47_RESET : 1;
		unsigned int                RESOURCE48_RESET : 1;
		unsigned int                RESOURCE49_RESET : 1;
		unsigned int                RESOURCE50_RESET : 1;
		unsigned int                RESOURCE51_RESET : 1;
		unsigned int                RESOURCE52_RESET : 1;
		unsigned int                RESOURCE53_RESET : 1;
		unsigned int                RESOURCE54_RESET : 1;
		unsigned int                RESOURCE55_RESET : 1;
		unsigned int                RESOURCE56_RESET : 1;
		unsigned int                RESOURCE57_RESET : 1;
		unsigned int                RESOURCE58_RESET : 1;
		unsigned int                RESOURCE59_RESET : 1;
		unsigned int                RESOURCE60_RESET : 1;
		unsigned int                RESOURCE61_RESET : 1;
		unsigned int                RESOURCE62_RESET : 1;
		unsigned int                RESOURCE63_RESET : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_GWS_RESOURCE__GFX09 {
	struct {
		unsigned int                            FLAG : 1;
		unsigned int                         COUNTER : 12;
		unsigned int                            TYPE : 1;
		unsigned int                             DED : 1;
		unsigned int                     RELEASE_ALL : 1;
		unsigned int                      HEAD_QUEUE : 12;
		unsigned int                      HEAD_VALID : 1;
		unsigned int                       HEAD_FLAG : 1;
		unsigned int                          HALTED : 1;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_GWS_RESOURCE_CNT {
	struct {
		unsigned int                    RESOURCE_CNT : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_GWS_RESOURCE_CNTL {
	struct {
		unsigned int                           INDEX : 6;
		unsigned int                                 : 26;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_GWS_RESOURCE_RESET {
	struct {
		unsigned int                           RESET : 1;
		unsigned int                                 : 7;
		unsigned int                     RESOURCE_ID : 8;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_GWS_VMID0 {
	struct {
		unsigned int                            BASE : 6;
		unsigned int                                 : 10;
		unsigned int                            SIZE : 7;
		unsigned int                                 : 9;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_GWS_VMID1 {
	struct {
		unsigned int                            BASE : 6;
		unsigned int                                 : 10;
		unsigned int                            SIZE : 7;
		unsigned int                                 : 9;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_GWS_VMID10 {
	struct {
		unsigned int                            BASE : 6;
		unsigned int                                 : 10;
		unsigned int                            SIZE : 7;
		unsigned int                                 : 9;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_GWS_VMID11 {
	struct {
		unsigned int                            BASE : 6;
		unsigned int                                 : 10;
		unsigned int                            SIZE : 7;
		unsigned int                                 : 9;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_GWS_VMID12 {
	struct {
		unsigned int                            BASE : 6;
		unsigned int                                 : 10;
		unsigned int                            SIZE : 7;
		unsigned int                                 : 9;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_GWS_VMID13 {
	struct {
		unsigned int                            BASE : 6;
		unsigned int                                 : 10;
		unsigned int                            SIZE : 7;
		unsigned int                                 : 9;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_GWS_VMID14 {
	struct {
		unsigned int                            BASE : 6;
		unsigned int                                 : 10;
		unsigned int                            SIZE : 7;
		unsigned int                                 : 9;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_GWS_VMID15 {
	struct {
		unsigned int                            BASE : 6;
		unsigned int                                 : 10;
		unsigned int                            SIZE : 7;
		unsigned int                                 : 9;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_GWS_VMID2 {
	struct {
		unsigned int                            BASE : 6;
		unsigned int                                 : 10;
		unsigned int                            SIZE : 7;
		unsigned int                                 : 9;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_GWS_VMID3 {
	struct {
		unsigned int                            BASE : 6;
		unsigned int                                 : 10;
		unsigned int                            SIZE : 7;
		unsigned int                                 : 9;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_GWS_VMID4 {
	struct {
		unsigned int                            BASE : 6;
		unsigned int                                 : 10;
		unsigned int                            SIZE : 7;
		unsigned int                                 : 9;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_GWS_VMID5 {
	struct {
		unsigned int                            BASE : 6;
		unsigned int                                 : 10;
		unsigned int                            SIZE : 7;
		unsigned int                                 : 9;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_GWS_VMID6 {
	struct {
		unsigned int                            BASE : 6;
		unsigned int                                 : 10;
		unsigned int                            SIZE : 7;
		unsigned int                                 : 9;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_GWS_VMID7 {
	struct {
		unsigned int                            BASE : 6;
		unsigned int                                 : 10;
		unsigned int                            SIZE : 7;
		unsigned int                                 : 9;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_GWS_VMID8 {
	struct {
		unsigned int                            BASE : 6;
		unsigned int                                 : 10;
		unsigned int                            SIZE : 7;
		unsigned int                                 : 9;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_GWS_VMID9 {
	struct {
		unsigned int                            BASE : 6;
		unsigned int                                 : 10;
		unsigned int                            SIZE : 7;
		unsigned int                                 : 9;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_OA_ADDRESS__GFX09 {
	struct {
		unsigned int                      DS_ADDRESS : 16;
		unsigned int                         CRAWLER : 4;
		unsigned int                    CRAWLER_TYPE : 2;
		unsigned int                                 : 8;
		unsigned int                        NO_ALLOC : 1;
		unsigned int                          ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_OA_CGPG_RESTORE {
	struct {
		unsigned int                            VMID : 8;
		unsigned int                            MEID : 4;
		unsigned int                          PIPEID : 4;
		unsigned int                         QUEUEID : 4;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_OA_CNTL {
	struct {
		unsigned int                           INDEX : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_OA_COUNTER {
	struct {
		unsigned int                 SPACE_AVAILABLE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_OA_INCDEC {
	struct {
		unsigned int                           VALUE : 31;
		unsigned int                          INCDEC : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_OA_RESET {
	struct {
		unsigned int                           RESET : 1;
		unsigned int                                 : 7;
		unsigned int                         PIPE_ID : 8;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_OA_RESET_MASK {
	struct {
		unsigned int           ME0_GFXHP3D_PIX_RESET : 1;
		unsigned int           ME0_GFXHP3D_VTX_RESET : 1;
		unsigned int                    ME0_CS_RESET : 1;
		unsigned int            ME0_GFXHP3D_GS_RESET : 1;
		unsigned int                 ME1_PIPE0_RESET : 1;
		unsigned int                 ME1_PIPE1_RESET : 1;
		unsigned int                 ME1_PIPE2_RESET : 1;
		unsigned int                 ME1_PIPE3_RESET : 1;
		unsigned int                 ME2_PIPE0_RESET : 1;
		unsigned int                 ME2_PIPE1_RESET : 1;
		unsigned int                 ME2_PIPE2_RESET : 1;
		unsigned int                 ME2_PIPE3_RESET : 1;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_OA_RING_SIZE {
	struct {
		unsigned int                       RING_SIZE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_OA_VMID0 {
	struct {
		unsigned int                            MASK : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_OA_VMID1 {
	struct {
		unsigned int                            MASK : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_OA_VMID10 {
	struct {
		unsigned int                            MASK : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_OA_VMID11 {
	struct {
		unsigned int                            MASK : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_OA_VMID12 {
	struct {
		unsigned int                            MASK : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_OA_VMID13 {
	struct {
		unsigned int                            MASK : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_OA_VMID14 {
	struct {
		unsigned int                            MASK : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_OA_VMID15 {
	struct {
		unsigned int                            MASK : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_OA_VMID2 {
	struct {
		unsigned int                            MASK : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_OA_VMID3 {
	struct {
		unsigned int                            MASK : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_OA_VMID4 {
	struct {
		unsigned int                            MASK : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_OA_VMID5 {
	struct {
		unsigned int                            MASK : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_OA_VMID6 {
	struct {
		unsigned int                            MASK : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_OA_VMID7 {
	struct {
		unsigned int                            MASK : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_OA_VMID8 {
	struct {
		unsigned int                            MASK : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_OA_VMID9 {
	struct {
		unsigned int                            MASK : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_PERFCOUNTER0_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_PERFCOUNTER0_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_PERFCOUNTER0_SELECT__GFX09 {
	struct {
		unsigned int              PERFCOUNTER_SELECT : 10;
		unsigned int             PERFCOUNTER_SELECT1 : 10;
		unsigned int                       CNTR_MODE : 4;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_PERFCOUNTER0_SELECT1__GFX09 {
	struct {
		unsigned int             PERFCOUNTER_SELECT2 : 10;
		unsigned int             PERFCOUNTER_SELECT3 : 10;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_PERFCOUNTER1_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_PERFCOUNTER1_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_PERFCOUNTER1_SELECT__GFX09 {
	struct {
		unsigned int              PERFCOUNTER_SELECT : 10;
		unsigned int             PERFCOUNTER_SELECT1 : 10;
		unsigned int                       CNTR_MODE : 4;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_PERFCOUNTER2_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_PERFCOUNTER2_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_PERFCOUNTER2_SELECT__GFX09 {
	struct {
		unsigned int              PERFCOUNTER_SELECT : 10;
		unsigned int             PERFCOUNTER_SELECT1 : 10;
		unsigned int                       CNTR_MODE : 4;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_PERFCOUNTER3_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_PERFCOUNTER3_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_PERFCOUNTER3_SELECT__GFX09 {
	struct {
		unsigned int              PERFCOUNTER_SELECT : 10;
		unsigned int             PERFCOUNTER_SELECT1 : 10;
		unsigned int                       CNTR_MODE : 4;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_PROTECTION_FAULT {
	struct {
		unsigned int                       WRITE_DIS : 1;
		unsigned int                  FAULT_DETECTED : 1;
		unsigned int                            GRBM : 1;
		unsigned int                           SH_ID : 3;
		unsigned int                           CU_ID : 4;
		unsigned int                         SIMD_ID : 2;
		unsigned int                         WAVE_ID : 4;
		unsigned int                         ADDRESS : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_PS0_CTXSW_CNT0__GFX09 {
	struct {
		unsigned int                            UPDN : 16;
		unsigned int                             PTR : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_PS0_CTXSW_CNT1__GFX09 {
	struct {
		unsigned int                            UPDN : 16;
		unsigned int                             PTR : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_PS0_CTXSW_CNT2__GFX09 {
	struct {
		unsigned int                            UPDN : 16;
		unsigned int                             PTR : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_PS0_CTXSW_CNT3__GFX09 {
	struct {
		unsigned int                            UPDN : 16;
		unsigned int                             PTR : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_PS1_CTXSW_CNT0__GFX09 {
	struct {
		unsigned int                            UPDN : 16;
		unsigned int                             PTR : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_PS1_CTXSW_CNT1__GFX09 {
	struct {
		unsigned int                            UPDN : 16;
		unsigned int                             PTR : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_PS1_CTXSW_CNT2__GFX09 {
	struct {
		unsigned int                            UPDN : 16;
		unsigned int                             PTR : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_PS1_CTXSW_CNT3__GFX09 {
	struct {
		unsigned int                            UPDN : 16;
		unsigned int                             PTR : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_PS2_CTXSW_CNT0__GFX09 {
	struct {
		unsigned int                            UPDN : 16;
		unsigned int                             PTR : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_PS2_CTXSW_CNT1__GFX09 {
	struct {
		unsigned int                            UPDN : 16;
		unsigned int                             PTR : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_PS2_CTXSW_CNT2__GFX09 {
	struct {
		unsigned int                            UPDN : 16;
		unsigned int                             PTR : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_PS2_CTXSW_CNT3__GFX09 {
	struct {
		unsigned int                            UPDN : 16;
		unsigned int                             PTR : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_PS3_CTXSW_CNT0__GFX09 {
	struct {
		unsigned int                            UPDN : 16;
		unsigned int                             PTR : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_PS3_CTXSW_CNT1__GFX09 {
	struct {
		unsigned int                            UPDN : 16;
		unsigned int                             PTR : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_PS3_CTXSW_CNT2__GFX09 {
	struct {
		unsigned int                            UPDN : 16;
		unsigned int                             PTR : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_PS3_CTXSW_CNT3__GFX09 {
	struct {
		unsigned int                            UPDN : 16;
		unsigned int                             PTR : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_PS4_CTXSW_CNT0__GFX09 {
	struct {
		unsigned int                            UPDN : 16;
		unsigned int                             PTR : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_PS4_CTXSW_CNT1__GFX09 {
	struct {
		unsigned int                            UPDN : 16;
		unsigned int                             PTR : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_PS4_CTXSW_CNT2__GFX09 {
	struct {
		unsigned int                            UPDN : 16;
		unsigned int                             PTR : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_PS4_CTXSW_CNT3__GFX09 {
	struct {
		unsigned int                            UPDN : 16;
		unsigned int                             PTR : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_PS5_CTXSW_CNT0__GFX09 {
	struct {
		unsigned int                            UPDN : 16;
		unsigned int                             PTR : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_PS5_CTXSW_CNT1__GFX09 {
	struct {
		unsigned int                            UPDN : 16;
		unsigned int                             PTR : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_PS5_CTXSW_CNT2__GFX09 {
	struct {
		unsigned int                            UPDN : 16;
		unsigned int                             PTR : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_PS5_CTXSW_CNT3__GFX09 {
	struct {
		unsigned int                            UPDN : 16;
		unsigned int                             PTR : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_PS6_CTXSW_CNT0__GFX09 {
	struct {
		unsigned int                            UPDN : 16;
		unsigned int                             PTR : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_PS6_CTXSW_CNT1__GFX09 {
	struct {
		unsigned int                            UPDN : 16;
		unsigned int                             PTR : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_PS6_CTXSW_CNT2__GFX09 {
	struct {
		unsigned int                            UPDN : 16;
		unsigned int                             PTR : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_PS6_CTXSW_CNT3__GFX09 {
	struct {
		unsigned int                            UPDN : 16;
		unsigned int                             PTR : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_PS7_CTXSW_CNT0__GFX09 {
	struct {
		unsigned int                            UPDN : 16;
		unsigned int                             PTR : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_PS7_CTXSW_CNT1__GFX09 {
	struct {
		unsigned int                            UPDN : 16;
		unsigned int                             PTR : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_PS7_CTXSW_CNT2__GFX09 {
	struct {
		unsigned int                            UPDN : 16;
		unsigned int                             PTR : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_PS7_CTXSW_CNT3__GFX09 {
	struct {
		unsigned int                            UPDN : 16;
		unsigned int                             PTR : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_RD_ADDR {
	struct {
		unsigned int                       READ_ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_RD_BURST_ADDR {
	struct {
		unsigned int                      BURST_ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_RD_BURST_COUNT {
	struct {
		unsigned int                     BURST_COUNT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_RD_BURST_DATA {
	struct {
		unsigned int                      BURST_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_RD_DATA {
	struct {
		unsigned int                       READ_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_VMID0_BASE {
	struct {
		unsigned int                            BASE : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_VMID0_SIZE {
	struct {
		unsigned int                            SIZE : 17;
		unsigned int                                 : 15;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_VMID10_BASE {
	struct {
		unsigned int                            BASE : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_VMID10_SIZE {
	struct {
		unsigned int                            SIZE : 17;
		unsigned int                                 : 15;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_VMID11_BASE {
	struct {
		unsigned int                            BASE : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_VMID11_SIZE {
	struct {
		unsigned int                            SIZE : 17;
		unsigned int                                 : 15;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_VMID12_BASE {
	struct {
		unsigned int                            BASE : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_VMID12_SIZE {
	struct {
		unsigned int                            SIZE : 17;
		unsigned int                                 : 15;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_VMID13_BASE {
	struct {
		unsigned int                            BASE : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_VMID13_SIZE {
	struct {
		unsigned int                            SIZE : 17;
		unsigned int                                 : 15;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_VMID14_BASE {
	struct {
		unsigned int                            BASE : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_VMID14_SIZE {
	struct {
		unsigned int                            SIZE : 17;
		unsigned int                                 : 15;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_VMID15_BASE {
	struct {
		unsigned int                            BASE : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_VMID15_SIZE {
	struct {
		unsigned int                            SIZE : 17;
		unsigned int                                 : 15;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_VMID1_BASE {
	struct {
		unsigned int                            BASE : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_VMID1_SIZE {
	struct {
		unsigned int                            SIZE : 17;
		unsigned int                                 : 15;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_VMID2_BASE {
	struct {
		unsigned int                            BASE : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_VMID2_SIZE {
	struct {
		unsigned int                            SIZE : 17;
		unsigned int                                 : 15;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_VMID3_BASE {
	struct {
		unsigned int                            BASE : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_VMID3_SIZE {
	struct {
		unsigned int                            SIZE : 17;
		unsigned int                                 : 15;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_VMID4_BASE {
	struct {
		unsigned int                            BASE : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_VMID4_SIZE {
	struct {
		unsigned int                            SIZE : 17;
		unsigned int                                 : 15;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_VMID5_BASE {
	struct {
		unsigned int                            BASE : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_VMID5_SIZE {
	struct {
		unsigned int                            SIZE : 17;
		unsigned int                                 : 15;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_VMID6_BASE {
	struct {
		unsigned int                            BASE : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_VMID6_SIZE {
	struct {
		unsigned int                            SIZE : 17;
		unsigned int                                 : 15;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_VMID7_BASE {
	struct {
		unsigned int                            BASE : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_VMID7_SIZE {
	struct {
		unsigned int                            SIZE : 17;
		unsigned int                                 : 15;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_VMID8_BASE {
	struct {
		unsigned int                            BASE : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_VMID8_SIZE {
	struct {
		unsigned int                            SIZE : 17;
		unsigned int                                 : 15;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_VMID9_BASE {
	struct {
		unsigned int                            BASE : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_VMID9_SIZE {
	struct {
		unsigned int                            SIZE : 17;
		unsigned int                                 : 15;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_VM_PROTECTION_FAULT {
	struct {
		unsigned int                       WRITE_DIS : 1;
		unsigned int                  FAULT_DETECTED : 1;
		unsigned int                             GWS : 1;
		unsigned int                              OA : 1;
		unsigned int                            GRBM : 1;
		unsigned int                             TMZ : 1;
		unsigned int                                 : 2;
		unsigned int                            VMID : 4;
		unsigned int                                 : 4;
		unsigned int                         ADDRESS : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_VS_CTXSW_CNT0 {
	struct {
		unsigned int                            UPDN : 16;
		unsigned int                             PTR : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_VS_CTXSW_CNT1 {
	struct {
		unsigned int                            UPDN : 16;
		unsigned int                             PTR : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_VS_CTXSW_CNT2 {
	struct {
		unsigned int                            UPDN : 16;
		unsigned int                             PTR : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_VS_CTXSW_CNT3 {
	struct {
		unsigned int                            UPDN : 16;
		unsigned int                             PTR : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_WD_GDS_CSB {
	struct {
		unsigned int                         COUNTER : 13;
		unsigned int                                 : 19;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_WRITE_COMPLETE {
	struct {
		unsigned int                  WRITE_COMPLETE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_WR_ADDR {
	struct {
		unsigned int                      WRITE_ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_WR_BURST_ADDR {
	struct {
		unsigned int                      WRITE_ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_WR_BURST_DATA {
	struct {
		unsigned int                      WRITE_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GDS_WR_DATA {
	struct {
		unsigned int                      WRITE_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GFX_COPY_STATE {
	struct {
		unsigned int                    SRC_STATE_ID : 3;
		unsigned int                                 : 29;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GFX_PIPE_CONTROL {
	struct {
		unsigned int                  HYSTERESIS_CNT : 13;
		unsigned int                                 : 3;
		unsigned int              CONTEXT_SUSPEND_EN : 1;
		unsigned int                                 : 15;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_CAM_DATA {
	struct {
		unsigned int                        CAM_ADDR : 16;
		unsigned int                   CAM_REMAPADDR : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_CAM_INDEX {
	struct {
		unsigned int                       CAM_INDEX : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_CGTT_CLK_CNTL {
	struct {
		unsigned int                        ON_DELAY : 4;
		unsigned int                  OFF_HYSTERESIS : 8;
		unsigned int                                 : 4;
		unsigned int            SOFT_STALL_OVERRIDE7 : 1;
		unsigned int            SOFT_STALL_OVERRIDE6 : 1;
		unsigned int            SOFT_STALL_OVERRIDE5 : 1;
		unsigned int            SOFT_STALL_OVERRIDE4 : 1;
		unsigned int            SOFT_STALL_OVERRIDE3 : 1;
		unsigned int            SOFT_STALL_OVERRIDE2 : 1;
		unsigned int            SOFT_STALL_OVERRIDE1 : 1;
		unsigned int            SOFT_STALL_OVERRIDE0 : 1;
		unsigned int                                 : 6;
		unsigned int               SOFT_OVERRIDE_DYN : 1;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_CHICKEN_BITS {
	struct {
		unsigned int       DISABLE_CP_VMID_RESET_REQ : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_CHIP_REVISION {
	struct {
		unsigned int                   CHIP_REVISION : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_CNTL {
	struct {
		unsigned int                    READ_TIMEOUT : 8;
		unsigned int                                 : 23;
		unsigned int               REPORT_LAST_RDERR : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_DEBUG_DATA {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_DSM_BYPASS {
	struct {
		unsigned int                     BYPASS_BITS : 2;
		unsigned int                       BYPASS_EN : 1;
		unsigned int                                 : 29;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_GFX_CLKEN_CNTL {
	struct {
		unsigned int                PREFIX_DELAY_CNT : 4;
		unsigned int                                 : 4;
		unsigned int                  POST_DELAY_CNT : 5;
		unsigned int                                 : 19;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_GFX_CNTL {
	struct {
		unsigned int                          PIPEID : 2;
		unsigned int                            MEID : 2;
		unsigned int                            VMID : 4;
		unsigned int                         QUEUEID : 3;
		unsigned int                                 : 21;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_GFX_CNTL_SR_DATA {
	struct {
		unsigned int                          PIPEID : 2;
		unsigned int                            MEID : 2;
		unsigned int                            VMID : 4;
		unsigned int                         QUEUEID : 3;
		unsigned int                                 : 21;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_GFX_CNTL_SR_SELECT {
	struct {
		unsigned int                           INDEX : 3;
		unsigned int                                 : 29;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_GFX_INDEX__GFX09 {
	struct {
		unsigned int                  INSTANCE_INDEX : 8;
		unsigned int                        SH_INDEX : 8;
		unsigned int                        SE_INDEX : 8;
		unsigned int                                 : 5;
		unsigned int             SH_BROADCAST_WRITES : 1;
		unsigned int       INSTANCE_BROADCAST_WRITES : 1;
		unsigned int             SE_BROADCAST_WRITES : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_GFX_INDEX_SR_DATA__GFX09 {
	struct {
		unsigned int                  INSTANCE_INDEX : 8;
		unsigned int                        SH_INDEX : 8;
		unsigned int                        SE_INDEX : 8;
		unsigned int                                 : 5;
		unsigned int             SH_BROADCAST_WRITES : 1;
		unsigned int       INSTANCE_BROADCAST_WRITES : 1;
		unsigned int             SE_BROADCAST_WRITES : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_GFX_INDEX_SR_SELECT {
	struct {
		unsigned int                           INDEX : 3;
		unsigned int                                 : 29;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_HYP_CAM_DATA {
	struct {
		unsigned int                        CAM_ADDR : 16;
		unsigned int                   CAM_REMAPADDR : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_HYP_CAM_INDEX {
	struct {
		unsigned int                       CAM_INDEX : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_IH_CREDIT {
	struct {
		unsigned int                    CREDIT_VALUE : 2;
		unsigned int                                 : 14;
		unsigned int                    IH_CLIENT_ID : 8;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_INT_CNTL {
	struct {
		unsigned int                RDERR_INT_ENABLE : 1;
		unsigned int                                 : 18;
		unsigned int             GUI_IDLE_INT_ENABLE : 1;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_IOV_ERROR {
	struct {
		unsigned int                                 : 2;
		unsigned int                        IOV_ADDR : 18;
		unsigned int                        IOV_VFID : 6;
		unsigned int                          IOV_VF : 1;
		unsigned int                          IOV_OP : 1;
		unsigned int                                 : 3;
		unsigned int                       IOV_ERROR : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_NOWHERE {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_PERFCOUNTER0_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_PERFCOUNTER0_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_PERFCOUNTER0_SELECT__GFX09 {
	struct {
		unsigned int                        PERF_SEL : 6;
		unsigned int                                 : 4;
		unsigned int      DB_CLEAN_USER_DEFINED_MASK : 1;
		unsigned int      CB_CLEAN_USER_DEFINED_MASK : 1;
		unsigned int      VGT_BUSY_USER_DEFINED_MASK : 1;
		unsigned int       TA_BUSY_USER_DEFINED_MASK : 1;
		unsigned int       SX_BUSY_USER_DEFINED_MASK : 1;
		unsigned int                                 : 1;
		unsigned int      SPI_BUSY_USER_DEFINED_MASK : 1;
		unsigned int       SC_BUSY_USER_DEFINED_MASK : 1;
		unsigned int       PA_BUSY_USER_DEFINED_MASK : 1;
		unsigned int     GRBM_BUSY_USER_DEFINED_MASK : 1;
		unsigned int       DB_BUSY_USER_DEFINED_MASK : 1;
		unsigned int       CB_BUSY_USER_DEFINED_MASK : 1;
		unsigned int       CP_BUSY_USER_DEFINED_MASK : 1;
		unsigned int       IA_BUSY_USER_DEFINED_MASK : 1;
		unsigned int      GDS_BUSY_USER_DEFINED_MASK : 1;
		unsigned int      BCI_BUSY_USER_DEFINED_MASK : 1;
		unsigned int      RLC_BUSY_USER_DEFINED_MASK : 1;
		unsigned int       TC_BUSY_USER_DEFINED_MASK : 1;
		unsigned int       WD_BUSY_USER_DEFINED_MASK : 1;
		unsigned int    UTCL2_BUSY_USER_DEFINED_MASK : 1;
		unsigned int       EA_BUSY_USER_DEFINED_MASK : 1;
		unsigned int      RMI_BUSY_USER_DEFINED_MASK : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_PERFCOUNTER1_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_PERFCOUNTER1_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_PERFCOUNTER1_SELECT__GFX09 {
	struct {
		unsigned int                        PERF_SEL : 6;
		unsigned int                                 : 4;
		unsigned int      DB_CLEAN_USER_DEFINED_MASK : 1;
		unsigned int      CB_CLEAN_USER_DEFINED_MASK : 1;
		unsigned int      VGT_BUSY_USER_DEFINED_MASK : 1;
		unsigned int       TA_BUSY_USER_DEFINED_MASK : 1;
		unsigned int       SX_BUSY_USER_DEFINED_MASK : 1;
		unsigned int                                 : 1;
		unsigned int      SPI_BUSY_USER_DEFINED_MASK : 1;
		unsigned int       SC_BUSY_USER_DEFINED_MASK : 1;
		unsigned int       PA_BUSY_USER_DEFINED_MASK : 1;
		unsigned int     GRBM_BUSY_USER_DEFINED_MASK : 1;
		unsigned int       DB_BUSY_USER_DEFINED_MASK : 1;
		unsigned int       CB_BUSY_USER_DEFINED_MASK : 1;
		unsigned int       CP_BUSY_USER_DEFINED_MASK : 1;
		unsigned int       IA_BUSY_USER_DEFINED_MASK : 1;
		unsigned int      GDS_BUSY_USER_DEFINED_MASK : 1;
		unsigned int      BCI_BUSY_USER_DEFINED_MASK : 1;
		unsigned int      RLC_BUSY_USER_DEFINED_MASK : 1;
		unsigned int       TC_BUSY_USER_DEFINED_MASK : 1;
		unsigned int       WD_BUSY_USER_DEFINED_MASK : 1;
		unsigned int    UTCL2_BUSY_USER_DEFINED_MASK : 1;
		unsigned int       EA_BUSY_USER_DEFINED_MASK : 1;
		unsigned int      RMI_BUSY_USER_DEFINED_MASK : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_PWR_CNTL {
	struct {
		unsigned int                    ALL_REQ_TYPE : 2;
		unsigned int                    GFX_REQ_TYPE : 2;
		unsigned int                    ALL_RSP_TYPE : 2;
		unsigned int                    GFX_RSP_TYPE : 2;
		unsigned int                                 : 6;
		unsigned int                      GFX_REQ_EN : 1;
		unsigned int                      ALL_REQ_EN : 1;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_PWR_CNTL2 {
	struct {
		unsigned int                                 : 16;
		unsigned int                PWR_REQUEST_HALT : 1;
		unsigned int                                 : 3;
		unsigned int          PWR_GFX3D_REQUEST_HALT : 1;
		unsigned int                                 : 11;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_READ_ERROR {
	struct {
		unsigned int                                 : 2;
		unsigned int                    READ_ADDRESS : 16;
		unsigned int                                 : 2;
		unsigned int                     READ_PIPEID : 2;
		unsigned int                       READ_MEID : 2;
		unsigned int                                 : 7;
		unsigned int                      READ_ERROR : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_READ_ERROR2 {
	struct {
		unsigned int                                 : 16;
		unsigned int              READ_REQUESTER_CPF : 1;
		unsigned int             READ_REQUESTER_RSMU : 1;
		unsigned int              READ_REQUESTER_RLC : 1;
		unsigned int          READ_REQUESTER_GDS_DMA : 1;
		unsigned int      READ_REQUESTER_ME0PIPE0_CF : 1;
		unsigned int      READ_REQUESTER_ME0PIPE0_PF : 1;
		unsigned int      READ_REQUESTER_ME0PIPE1_CF : 1;
		unsigned int      READ_REQUESTER_ME0PIPE1_PF : 1;
		unsigned int         READ_REQUESTER_ME1PIPE0 : 1;
		unsigned int         READ_REQUESTER_ME1PIPE1 : 1;
		unsigned int         READ_REQUESTER_ME1PIPE2 : 1;
		unsigned int         READ_REQUESTER_ME1PIPE3 : 1;
		unsigned int         READ_REQUESTER_ME2PIPE0 : 1;
		unsigned int         READ_REQUESTER_ME2PIPE1 : 1;
		unsigned int         READ_REQUESTER_ME2PIPE2 : 1;
		unsigned int         READ_REQUESTER_ME2PIPE3 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_RSMU_CFG {
	struct {
		unsigned int                     APERTURE_ID : 12;
		unsigned int                             QOS : 4;
		unsigned int                       POSTED_WR : 1;
		unsigned int                      DEBUG_MASK : 1;
		unsigned int                                 : 14;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_RSMU_READ_ERROR {
	struct {
		unsigned int                                 : 2;
		unsigned int               RSMU_READ_ADDRESS : 18;
		unsigned int                    RSMU_READ_VF : 1;
		unsigned int                  RSMU_READ_VFID : 6;
		unsigned int            RSMU_READ_ERROR_TYPE : 1;
		unsigned int                                 : 3;
		unsigned int                 RSMU_READ_ERROR : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_SCRATCH_REG0 {
	struct {
		unsigned int                    SCRATCH_REG0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_SCRATCH_REG1 {
	struct {
		unsigned int                    SCRATCH_REG1 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_SCRATCH_REG2 {
	struct {
		unsigned int                    SCRATCH_REG2 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_SCRATCH_REG3 {
	struct {
		unsigned int                    SCRATCH_REG3 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_SCRATCH_REG4 {
	struct {
		unsigned int                    SCRATCH_REG4 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_SCRATCH_REG5 {
	struct {
		unsigned int                    SCRATCH_REG5 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_SCRATCH_REG6 {
	struct {
		unsigned int                    SCRATCH_REG6 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_SCRATCH_REG7 {
	struct {
		unsigned int                    SCRATCH_REG7 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_SE0_PERFCOUNTER_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_SE0_PERFCOUNTER_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_SE0_PERFCOUNTER_SELECT {
	struct {
		unsigned int                        PERF_SEL : 6;
		unsigned int                                 : 4;
		unsigned int      DB_CLEAN_USER_DEFINED_MASK : 1;
		unsigned int      CB_CLEAN_USER_DEFINED_MASK : 1;
		unsigned int       TA_BUSY_USER_DEFINED_MASK : 1;
		unsigned int       SX_BUSY_USER_DEFINED_MASK : 1;
		unsigned int                                 : 1;
		unsigned int      SPI_BUSY_USER_DEFINED_MASK : 1;
		unsigned int       SC_BUSY_USER_DEFINED_MASK : 1;
		unsigned int       DB_BUSY_USER_DEFINED_MASK : 1;
		unsigned int       CB_BUSY_USER_DEFINED_MASK : 1;
		unsigned int VGT_BUSY_USER_DEFINED_MASK__GFX09 : 1;
		unsigned int       PA_BUSY_USER_DEFINED_MASK : 1;
		unsigned int      BCI_BUSY_USER_DEFINED_MASK : 1;
		unsigned int      RMI_BUSY_USER_DEFINED_MASK : 1;
		unsigned int                                 : 9;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_SE1_PERFCOUNTER_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_SE1_PERFCOUNTER_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_SE1_PERFCOUNTER_SELECT {
	struct {
		unsigned int                        PERF_SEL : 6;
		unsigned int                                 : 4;
		unsigned int      DB_CLEAN_USER_DEFINED_MASK : 1;
		unsigned int      CB_CLEAN_USER_DEFINED_MASK : 1;
		unsigned int       TA_BUSY_USER_DEFINED_MASK : 1;
		unsigned int       SX_BUSY_USER_DEFINED_MASK : 1;
		unsigned int                                 : 1;
		unsigned int      SPI_BUSY_USER_DEFINED_MASK : 1;
		unsigned int       SC_BUSY_USER_DEFINED_MASK : 1;
		unsigned int       DB_BUSY_USER_DEFINED_MASK : 1;
		unsigned int       CB_BUSY_USER_DEFINED_MASK : 1;
		unsigned int VGT_BUSY_USER_DEFINED_MASK__GFX09 : 1;
		unsigned int       PA_BUSY_USER_DEFINED_MASK : 1;
		unsigned int      BCI_BUSY_USER_DEFINED_MASK : 1;
		unsigned int      RMI_BUSY_USER_DEFINED_MASK : 1;
		unsigned int                                 : 9;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_SE2_PERFCOUNTER_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_SE2_PERFCOUNTER_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_SE2_PERFCOUNTER_SELECT {
	struct {
		unsigned int                        PERF_SEL : 6;
		unsigned int                                 : 4;
		unsigned int      DB_CLEAN_USER_DEFINED_MASK : 1;
		unsigned int      CB_CLEAN_USER_DEFINED_MASK : 1;
		unsigned int       TA_BUSY_USER_DEFINED_MASK : 1;
		unsigned int       SX_BUSY_USER_DEFINED_MASK : 1;
		unsigned int                                 : 1;
		unsigned int      SPI_BUSY_USER_DEFINED_MASK : 1;
		unsigned int       SC_BUSY_USER_DEFINED_MASK : 1;
		unsigned int       DB_BUSY_USER_DEFINED_MASK : 1;
		unsigned int       CB_BUSY_USER_DEFINED_MASK : 1;
		unsigned int VGT_BUSY_USER_DEFINED_MASK__GFX09 : 1;
		unsigned int       PA_BUSY_USER_DEFINED_MASK : 1;
		unsigned int      BCI_BUSY_USER_DEFINED_MASK : 1;
		unsigned int      RMI_BUSY_USER_DEFINED_MASK : 1;
		unsigned int                                 : 9;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_SE3_PERFCOUNTER_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_SE3_PERFCOUNTER_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_SE3_PERFCOUNTER_SELECT {
	struct {
		unsigned int                        PERF_SEL : 6;
		unsigned int                                 : 4;
		unsigned int      DB_CLEAN_USER_DEFINED_MASK : 1;
		unsigned int      CB_CLEAN_USER_DEFINED_MASK : 1;
		unsigned int       TA_BUSY_USER_DEFINED_MASK : 1;
		unsigned int       SX_BUSY_USER_DEFINED_MASK : 1;
		unsigned int                                 : 1;
		unsigned int      SPI_BUSY_USER_DEFINED_MASK : 1;
		unsigned int       SC_BUSY_USER_DEFINED_MASK : 1;
		unsigned int       DB_BUSY_USER_DEFINED_MASK : 1;
		unsigned int       CB_BUSY_USER_DEFINED_MASK : 1;
		unsigned int VGT_BUSY_USER_DEFINED_MASK__GFX09 : 1;
		unsigned int       PA_BUSY_USER_DEFINED_MASK : 1;
		unsigned int      BCI_BUSY_USER_DEFINED_MASK : 1;
		unsigned int      RMI_BUSY_USER_DEFINED_MASK : 1;
		unsigned int                                 : 9;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_SKEW_CNTL {
	struct {
		unsigned int              SKEW_TOP_THRESHOLD : 6;
		unsigned int                      SKEW_COUNT : 6;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_SOFT_RESET {
	struct {
		unsigned int                   SOFT_RESET_CP : 1;
		unsigned int                                 : 1;
		unsigned int                  SOFT_RESET_RLC : 1;
		unsigned int                                 : 13;
		unsigned int                  SOFT_RESET_GFX : 1;
		unsigned int                  SOFT_RESET_CPF : 1;
		unsigned int                  SOFT_RESET_CPC : 1;
		unsigned int                  SOFT_RESET_CPG : 1;
		unsigned int                  SOFT_RESET_CAC : 1;
		unsigned int                SOFT_RESET_CPAXI : 1;
		unsigned int                   SOFT_RESET_EA : 1;
		unsigned int                                 : 9;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_STATUS__GFX09 {
	struct {
		unsigned int          ME0PIPE0_CMDFIFO_AVAIL : 4;
		unsigned int                                 : 1;
		unsigned int                 RSMU_RQ_PENDING : 1;
		unsigned int                                 : 1;
		unsigned int          ME0PIPE0_CF_RQ_PENDING : 1;
		unsigned int          ME0PIPE0_PF_RQ_PENDING : 1;
		unsigned int              GDS_DMA_RQ_PENDING : 1;
		unsigned int                                 : 2;
		unsigned int                        DB_CLEAN : 1;
		unsigned int                        CB_CLEAN : 1;
		unsigned int                         TA_BUSY : 1;
		unsigned int                        GDS_BUSY : 1;
		unsigned int                  WD_BUSY_NO_DMA : 1;
		unsigned int                        VGT_BUSY : 1;
		unsigned int                  IA_BUSY_NO_DMA : 1;
		unsigned int                         IA_BUSY : 1;
		unsigned int                         SX_BUSY : 1;
		unsigned int                         WD_BUSY : 1;
		unsigned int                        SPI_BUSY : 1;
		unsigned int                        BCI_BUSY : 1;
		unsigned int                         SC_BUSY : 1;
		unsigned int                         PA_BUSY : 1;
		unsigned int                         DB_BUSY : 1;
		unsigned int                                 : 1;
		unsigned int               CP_COHERENCY_BUSY : 1;
		unsigned int                         CP_BUSY : 1;
		unsigned int                         CB_BUSY : 1;
		unsigned int                      GUI_ACTIVE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_STATUS2__GFX09 {
	struct {
		unsigned int          ME0PIPE1_CMDFIFO_AVAIL : 4;
		unsigned int          ME0PIPE1_CF_RQ_PENDING : 1;
		unsigned int          ME0PIPE1_PF_RQ_PENDING : 1;
		unsigned int             ME1PIPE0_RQ_PENDING : 1;
		unsigned int             ME1PIPE1_RQ_PENDING : 1;
		unsigned int             ME1PIPE2_RQ_PENDING : 1;
		unsigned int             ME1PIPE3_RQ_PENDING : 1;
		unsigned int             ME2PIPE0_RQ_PENDING : 1;
		unsigned int             ME2PIPE1_RQ_PENDING : 1;
		unsigned int             ME2PIPE2_RQ_PENDING : 1;
		unsigned int             ME2PIPE3_RQ_PENDING : 1;
		unsigned int                  RLC_RQ_PENDING : 1;
		unsigned int                      UTCL2_BUSY : 1;
		unsigned int                         EA_BUSY : 1;
		unsigned int                        RMI_BUSY : 1;
		unsigned int                UTCL2_RQ_PENDING : 1;
		unsigned int                  CPF_RQ_PENDING : 1;
		unsigned int                    EA_LINK_BUSY : 1;
		unsigned int                                 : 3;
		unsigned int                        RLC_BUSY : 1;
		unsigned int                         TC_BUSY : 1;
		unsigned int                 TCC_CC_RESIDENT : 1;
		unsigned int                                 : 1;
		unsigned int                        CPF_BUSY : 1;
		unsigned int                        CPC_BUSY : 1;
		unsigned int                        CPG_BUSY : 1;
		unsigned int                      CPAXI_BUSY : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_STATUS_SE0 {
	struct {
		unsigned int                                 : 1;
		unsigned int                        DB_CLEAN : 1;
		unsigned int                        CB_CLEAN : 1;
		unsigned int                                 : 18;
		unsigned int                        RMI_BUSY : 1;
		unsigned int                        BCI_BUSY : 1;
		unsigned int                 VGT_BUSY__GFX09 : 1;
		unsigned int                         PA_BUSY : 1;
		unsigned int                         TA_BUSY : 1;
		unsigned int                         SX_BUSY : 1;
		unsigned int                        SPI_BUSY : 1;
		unsigned int                                 : 1;
		unsigned int                         SC_BUSY : 1;
		unsigned int                         DB_BUSY : 1;
		unsigned int                         CB_BUSY : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_STATUS_SE1 {
	struct {
		unsigned int                                 : 1;
		unsigned int                        DB_CLEAN : 1;
		unsigned int                        CB_CLEAN : 1;
		unsigned int                                 : 18;
		unsigned int                        RMI_BUSY : 1;
		unsigned int                        BCI_BUSY : 1;
		unsigned int                 VGT_BUSY__GFX09 : 1;
		unsigned int                         PA_BUSY : 1;
		unsigned int                         TA_BUSY : 1;
		unsigned int                         SX_BUSY : 1;
		unsigned int                        SPI_BUSY : 1;
		unsigned int                                 : 1;
		unsigned int                         SC_BUSY : 1;
		unsigned int                         DB_BUSY : 1;
		unsigned int                         CB_BUSY : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_STATUS_SE2 {
	struct {
		unsigned int                                 : 1;
		unsigned int                        DB_CLEAN : 1;
		unsigned int                        CB_CLEAN : 1;
		unsigned int                                 : 18;
		unsigned int                        RMI_BUSY : 1;
		unsigned int                        BCI_BUSY : 1;
		unsigned int                 VGT_BUSY__GFX09 : 1;
		unsigned int                         PA_BUSY : 1;
		unsigned int                         TA_BUSY : 1;
		unsigned int                         SX_BUSY : 1;
		unsigned int                        SPI_BUSY : 1;
		unsigned int                                 : 1;
		unsigned int                         SC_BUSY : 1;
		unsigned int                         DB_BUSY : 1;
		unsigned int                         CB_BUSY : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_STATUS_SE3 {
	struct {
		unsigned int                                 : 1;
		unsigned int                        DB_CLEAN : 1;
		unsigned int                        CB_CLEAN : 1;
		unsigned int                                 : 18;
		unsigned int                        RMI_BUSY : 1;
		unsigned int                        BCI_BUSY : 1;
		unsigned int                 VGT_BUSY__GFX09 : 1;
		unsigned int                         PA_BUSY : 1;
		unsigned int                         TA_BUSY : 1;
		unsigned int                         SX_BUSY : 1;
		unsigned int                        SPI_BUSY : 1;
		unsigned int                                 : 1;
		unsigned int                         SC_BUSY : 1;
		unsigned int                         DB_BUSY : 1;
		unsigned int                         CB_BUSY : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_TRAP_ADDR {
	struct {
		unsigned int                            DATA : 18;
		unsigned int                                 : 14;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_TRAP_ADDR_MSK {
	struct {
		unsigned int                            DATA : 18;
		unsigned int                                 : 14;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_TRAP_OP {
	struct {
		unsigned int                              RW : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_TRAP_WD {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_TRAP_WD_MSK {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_UTCL2_INVAL_RANGE_END {
	struct {
		unsigned int                            DATA : 18;
		unsigned int                                 : 14;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_UTCL2_INVAL_RANGE_START {
	struct {
		unsigned int                            DATA : 18;
		unsigned int                                 : 14;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_WAIT_IDLE_CLOCKS {
	struct {
		unsigned int                WAIT_IDLE_CLOCKS : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union GRBM_WRITE_ERROR {
	struct {
		unsigned int             WRITE_REQUESTER_RLC : 1;
		unsigned int            WRITE_REQUESTER_RSMU : 1;
		unsigned int                    WRITE_SSRCID : 3;
		unsigned int                      WRITE_VFID : 6;
		unsigned int                                 : 1;
		unsigned int                        WRITE_VF : 1;
		unsigned int                      WRITE_VMID : 4;
		unsigned int                             TMZ : 1;
		unsigned int                                 : 2;
		unsigned int                    WRITE_PIPEID : 2;
		unsigned int                      WRITE_MEID : 2;
		unsigned int                                 : 7;
		unsigned int                     WRITE_ERROR : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IA_CNTL_STATUS__GFX09 {
	struct {
		unsigned int                         IA_BUSY : 1;
		unsigned int                     IA_DMA_BUSY : 1;
		unsigned int                 IA_DMA_REQ_BUSY : 1;
		unsigned int                     IA_GRP_BUSY : 1;
		unsigned int                     IA_ADC_BUSY : 1;
		unsigned int                                 : 27;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IA_DEBUG_DATA__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IA_DEBUG_REG0__GFX09 {
	struct {
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                         ia_busy : 1;
		unsigned int                                 : 1;
		unsigned int                          SPARE0 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                          SPARE1 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                          SPARE2 : 10;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                          SPARE3 : 1;
		unsigned int                          SPARE4 : 1;
		unsigned int                    sclk_reg_vld : 1;
		unsigned int                   sclk_core_vld : 1;
		unsigned int                          SPARE5 : 1;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IA_DEBUG_REG1__GFX09 {
	struct {
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 2;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int              dma_data_fifo_full : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IA_DEBUG_REG9__GFX09 {
	struct {
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                          SPARE0 : 1;
		unsigned int                          SPARE1 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IA_ENHANCE {
	struct {
		unsigned int                            MISC : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IA_MULTI_VGT_PARAM {
	struct {
		unsigned int                  PRIMGROUP_SIZE : 16;
		unsigned int              PARTIAL_VS_WAVE_ON : 1;
		unsigned int                   SWITCH_ON_EOP : 1;
		unsigned int              PARTIAL_ES_WAVE_ON : 1;
		unsigned int                   SWITCH_ON_EOI : 1;
		unsigned int                WD_SWITCH_ON_EOP : 1;
		unsigned int               EN_INST_OPT_BASIC : 1;
		unsigned int                 EN_INST_OPT_ADV : 1;
		unsigned int                     HW_USE_ONLY : 1;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IA_PERFCOUNTER0_HI__GFX09 {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IA_PERFCOUNTER0_LO__GFX09 {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IA_PERFCOUNTER0_SELECT__GFX09 {
	struct {
		unsigned int                        PERF_SEL : 10;
		unsigned int                       PERF_SEL1 : 10;
		unsigned int                       CNTR_MODE : 4;
		unsigned int                      PERF_MODE1 : 4;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IA_PERFCOUNTER0_SELECT1__GFX09 {
	struct {
		unsigned int                       PERF_SEL2 : 10;
		unsigned int                       PERF_SEL3 : 10;
		unsigned int                                 : 4;
		unsigned int                      PERF_MODE3 : 4;
		unsigned int                      PERF_MODE2 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IA_PERFCOUNTER1_HI__GFX09 {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IA_PERFCOUNTER1_LO__GFX09 {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IA_PERFCOUNTER1_SELECT__GFX09 {
	struct {
		unsigned int                        PERF_SEL : 8;
		unsigned int                                 : 20;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IA_PERFCOUNTER2_HI__GFX09 {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IA_PERFCOUNTER2_LO__GFX09 {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IA_PERFCOUNTER2_SELECT__GFX09 {
	struct {
		unsigned int                        PERF_SEL : 8;
		unsigned int                                 : 20;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IA_PERFCOUNTER3_HI__GFX09 {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IA_PERFCOUNTER3_LO__GFX09 {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IA_PERFCOUNTER3_SELECT__GFX09 {
	struct {
		unsigned int                        PERF_SEL : 8;
		unsigned int                                 : 20;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IA_UTCL1_CNTL__GFX09 {
	struct {
		unsigned int            XNACK_REDO_TIMER_CNT : 20;
		unsigned int                                 : 3;
		unsigned int                 VMID_RESET_MODE : 1;
		unsigned int                       DROP_MODE : 1;
		unsigned int                          BYPASS : 1;
		unsigned int                      INVALIDATE : 1;
		unsigned int                 FRAG_LIMIT_MODE : 1;
		unsigned int                     FORCE_SNOOP : 1;
		unsigned int             FORCE_SD_VMID_DIRTY : 1;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IA_UTCL1_STATUS {
	struct {
		unsigned int                  FAULT_DETECTED : 1;
		unsigned int                  RETRY_DETECTED : 1;
		unsigned int                    PRT_DETECTED : 1;
		unsigned int                                 : 5;
		unsigned int                   FAULT_UTCL1ID : 6;
		unsigned int                                 : 2;
		unsigned int                   RETRY_UTCL1ID : 6;
		unsigned int                                 : 2;
		unsigned int                     PRT_UTCL1ID : 6;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_ACTIVE_FCN_ID {
	struct {
		unsigned int                           VF_ID : 5;
		unsigned int                                 : 26;
		unsigned int                           PF_VF : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_CHICKEN {
	struct {
		unsigned int       ACTIVE_FCN_ID_PROT_ENABLE : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_CID_REMAP_DATA__GFX09 {
	struct {
		unsigned int                       CLIENT_ID : 8;
		unsigned int                    INITIATOR_ID : 8;
		unsigned int                 CLIENT_ID_REMAP : 8;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_CID_REMAP_INDEX {
	struct {
		unsigned int                           INDEX : 2;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_CLIENT_CFG {
	struct {
		unsigned int                TOTAL_CLIENT_NUM : 5;
		unsigned int                                 : 27;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_CLIENT_CFG_DATA {
	struct {
		unsigned int              CREDIT_RETURN_ADDR : 18;
		unsigned int                     CLIENT_TYPE : 2;
		unsigned int                         RING_ID : 2;
		unsigned int                    VF_RB_SELECT : 2;
		unsigned int OVERWRITE_RING_ID_WITH_ACTIVE_FCN_ID : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_CLIENT_CFG_INDEX {
	struct {
		unsigned int                           INDEX : 5;
		unsigned int                                 : 27;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_CLIENT_CREDIT_ERROR {
	struct {
		unsigned int                           CLEAR : 1;
		unsigned int                  CLIENT_1_ERROR : 1;
		unsigned int                  CLIENT_2_ERROR : 1;
		unsigned int                  CLIENT_3_ERROR : 1;
		unsigned int                  CLIENT_4_ERROR : 1;
		unsigned int                  CLIENT_5_ERROR : 1;
		unsigned int                  CLIENT_6_ERROR : 1;
		unsigned int                  CLIENT_7_ERROR : 1;
		unsigned int                  CLIENT_8_ERROR : 1;
		unsigned int                  CLIENT_9_ERROR : 1;
		unsigned int                 CLIENT_10_ERROR : 1;
		unsigned int                 CLIENT_11_ERROR : 1;
		unsigned int                 CLIENT_12_ERROR : 1;
		unsigned int                 CLIENT_13_ERROR : 1;
		unsigned int                 CLIENT_14_ERROR : 1;
		unsigned int                 CLIENT_15_ERROR : 1;
		unsigned int                 CLIENT_16_ERROR : 1;
		unsigned int                 CLIENT_17_ERROR : 1;
		unsigned int                 CLIENT_18_ERROR : 1;
		unsigned int                 CLIENT_19_ERROR : 1;
		unsigned int                 CLIENT_20_ERROR : 1;
		unsigned int                 CLIENT_21_ERROR : 1;
		unsigned int                 CLIENT_22_ERROR : 1;
		unsigned int                 CLIENT_23_ERROR : 1;
		unsigned int                 CLIENT_24_ERROR : 1;
		unsigned int                 CLIENT_25_ERROR : 1;
		unsigned int                 CLIENT_26_ERROR : 1;
		unsigned int                 CLIENT_27_ERROR : 1;
		unsigned int                 CLIENT_28_ERROR : 1;
		unsigned int                 CLIENT_29_ERROR : 1;
		unsigned int                 CLIENT_30_ERROR : 1;
		unsigned int                 CLIENT_31_ERROR : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_CLK_CTRL {
	struct {
		unsigned int                                 : 25;
		unsigned int                                 : 2;
		unsigned int      DBUS_MUX_CLK_SOFT_OVERRIDE : 1;
		unsigned int  OSSSYS_SHARE_CLK_SOFT_OVERRIDE : 1;
		unsigned int     LIMIT_SMN_CLK_SOFT_OVERRIDE : 1;
		unsigned int           DYN_CLK_SOFT_OVERRIDE : 1;
		unsigned int           REG_CLK_SOFT_OVERRIDE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_CNTL {
	struct {
		unsigned int            WPTR_WRITEBACK_TIMER : 5;
		unsigned int                                 : 1;
		unsigned int         IH_IDLE_HYSTERESIS_CNTL : 2;
		unsigned int               IH_FIFO_HIGHWATER : 7;
		unsigned int                                 : 5;
		unsigned int                 MC_WR_CLEAN_CNT : 5;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_CNTL2 {
	struct {
		unsigned int SELF_IV_FORCE_WPTR_UPDATE_TIMEOUT : 8;
		unsigned int SELF_IV_FORCE_WPTR_UPDATE_ENABLE : 1;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_COOKIE_0 {
	struct {
		unsigned int                       CLIENT_ID : 8;
		unsigned int                       SOURCE_ID : 8;
		unsigned int                         RING_ID : 8;
		unsigned int                           VM_ID : 4;
		unsigned int                                 : 3;
		unsigned int                       VMID_TYPE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_COOKIE_1 {
	struct {
		unsigned int                  TIMESTAMP_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_COOKIE_2 {
	struct {
		unsigned int                 TIMESTAMP_47_32 : 16;
		unsigned int                                 : 15;
		unsigned int                   TIMESTAMP_SRC : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_COOKIE_3 {
	struct {
		unsigned int                          PAS_ID : 16;
		unsigned int                                 : 15;
		unsigned int                       PASID_SRC : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_COOKIE_4 {
	struct {
		unsigned int                 CONTEXT_ID_31_0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_COOKIE_5 {
	struct {
		unsigned int                CONTEXT_ID_63_32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_COOKIE_6 {
	struct {
		unsigned int                CONTEXT_ID_95_64 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_COOKIE_7 {
	struct {
		unsigned int               CONTEXT_ID_128_96 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_COOKIE_REC_VIOLATION_LOG__GFX09 {
	struct {
		unsigned int                VIOLATION_STATUS : 1;
		unsigned int                                 : 15;
		unsigned int                       CLIENT_ID : 8;
		unsigned int                    INITIATOR_ID : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_CREDIT_STATUS {
	struct {
		unsigned int                                 : 1;
		unsigned int        CLIENT_1_CREDIT_RETURNED : 1;
		unsigned int        CLIENT_2_CREDIT_RETURNED : 1;
		unsigned int        CLIENT_3_CREDIT_RETURNED : 1;
		unsigned int        CLIENT_4_CREDIT_RETURNED : 1;
		unsigned int        CLIENT_5_CREDIT_RETURNED : 1;
		unsigned int        CLIENT_6_CREDIT_RETURNED : 1;
		unsigned int        CLIENT_7_CREDIT_RETURNED : 1;
		unsigned int        CLIENT_8_CREDIT_RETURNED : 1;
		unsigned int        CLIENT_9_CREDIT_RETURNED : 1;
		unsigned int       CLIENT_10_CREDIT_RETURNED : 1;
		unsigned int       CLIENT_11_CREDIT_RETURNED : 1;
		unsigned int       CLIENT_12_CREDIT_RETURNED : 1;
		unsigned int       CLIENT_13_CREDIT_RETURNED : 1;
		unsigned int       CLIENT_14_CREDIT_RETURNED : 1;
		unsigned int       CLIENT_15_CREDIT_RETURNED : 1;
		unsigned int       CLIENT_16_CREDIT_RETURNED : 1;
		unsigned int       CLIENT_17_CREDIT_RETURNED : 1;
		unsigned int       CLIENT_18_CREDIT_RETURNED : 1;
		unsigned int       CLIENT_19_CREDIT_RETURNED : 1;
		unsigned int       CLIENT_20_CREDIT_RETURNED : 1;
		unsigned int       CLIENT_21_CREDIT_RETURNED : 1;
		unsigned int       CLIENT_22_CREDIT_RETURNED : 1;
		unsigned int       CLIENT_23_CREDIT_RETURNED : 1;
		unsigned int       CLIENT_24_CREDIT_RETURNED : 1;
		unsigned int       CLIENT_25_CREDIT_RETURNED : 1;
		unsigned int       CLIENT_26_CREDIT_RETURNED : 1;
		unsigned int       CLIENT_27_CREDIT_RETURNED : 1;
		unsigned int       CLIENT_28_CREDIT_RETURNED : 1;
		unsigned int       CLIENT_29_CREDIT_RETURNED : 1;
		unsigned int       CLIENT_30_CREDIT_RETURNED : 1;
		unsigned int       CLIENT_31_CREDIT_RETURNED : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_DOORBELL_RPTR {
	struct {
		unsigned int                          OFFSET : 26;
		unsigned int                                 : 2;
		unsigned int                          ENABLE : 1;
		unsigned int                                 : 3;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_DOORBELL_RPTR_RING1 {
	struct {
		unsigned int                          OFFSET : 26;
		unsigned int                                 : 2;
		unsigned int                          ENABLE : 1;
		unsigned int                                 : 3;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_DOORBELL_RPTR_RING2 {
	struct {
		unsigned int                          OFFSET : 26;
		unsigned int                                 : 2;
		unsigned int                          ENABLE : 1;
		unsigned int                                 : 3;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_DSM_MATCH_DATA_CONTROL {
	struct {
		unsigned int                           VALUE : 28;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_DSM_MATCH_FCN_ID__GFX09 {
	struct {
		unsigned int                           PF_VF : 1;
		unsigned int                           VF_ID : 4;
		unsigned int                                 : 27;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_DSM_MATCH_FIELD_CONTROL {
	struct {
		unsigned int                          SRC_EN : 1;
		unsigned int                        FCNID_EN : 1;
		unsigned int                    TIMESTAMP_EN : 1;
		unsigned int                       RINGID_EN : 1;
		unsigned int                         VMID_EN : 1;
		unsigned int                        PASID_EN : 1;
		unsigned int                    CLIENT_ID_EN : 1;
		unsigned int                                 : 25;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_DSM_MATCH_VALUE_BIT_31_0 {
	struct {
		unsigned int                           VALUE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_DSM_MATCH_VALUE_BIT_63_32 {
	struct {
		unsigned int                           VALUE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_DSM_MATCH_VALUE_BIT_95_64 {
	struct {
		unsigned int                           VALUE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_GPU_IOV_VIOLATION_LOG__GFX09 {
	struct {
		unsigned int                VIOLATION_STATUS : 1;
		unsigned int       MULTIPLE_VIOLATION_STATUS : 1;
		unsigned int                         ADDRESS : 16;
		unsigned int                          OPCODE : 1;
		unsigned int                              VF : 1;
		unsigned int                           VF_ID : 4;
		unsigned int                    INITIATOR_ID : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_INT_FLAGS {
	struct {
		unsigned int                   CLIENT_0_FLAG : 1;
		unsigned int                   CLIENT_1_FLAG : 1;
		unsigned int                   CLIENT_2_FLAG : 1;
		unsigned int                   CLIENT_3_FLAG : 1;
		unsigned int                   CLIENT_4_FLAG : 1;
		unsigned int                   CLIENT_5_FLAG : 1;
		unsigned int                   CLIENT_6_FLAG : 1;
		unsigned int                   CLIENT_7_FLAG : 1;
		unsigned int                   CLIENT_8_FLAG : 1;
		unsigned int                   CLIENT_9_FLAG : 1;
		unsigned int                  CLIENT_10_FLAG : 1;
		unsigned int                  CLIENT_11_FLAG : 1;
		unsigned int                  CLIENT_12_FLAG : 1;
		unsigned int                  CLIENT_13_FLAG : 1;
		unsigned int                  CLIENT_14_FLAG : 1;
		unsigned int                  CLIENT_15_FLAG : 1;
		unsigned int                  CLIENT_16_FLAG : 1;
		unsigned int                  CLIENT_17_FLAG : 1;
		unsigned int                  CLIENT_18_FLAG : 1;
		unsigned int                  CLIENT_19_FLAG : 1;
		unsigned int                  CLIENT_20_FLAG : 1;
		unsigned int                  CLIENT_21_FLAG : 1;
		unsigned int                  CLIENT_22_FLAG : 1;
		unsigned int                  CLIENT_23_FLAG : 1;
		unsigned int                  CLIENT_24_FLAG : 1;
		unsigned int                  CLIENT_25_FLAG : 1;
		unsigned int                  CLIENT_26_FLAG : 1;
		unsigned int                  CLIENT_27_FLAG : 1;
		unsigned int                  CLIENT_28_FLAG : 1;
		unsigned int                  CLIENT_29_FLAG : 1;
		unsigned int                  CLIENT_30_FLAG : 1;
		unsigned int                  CLIENT_31_FLAG : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_INT_FLOOD_CNTL {
	struct {
		unsigned int                       HIGHWATER : 3;
		unsigned int               FLOOD_CNTL_ENABLE : 1;
		unsigned int          CLEAR_INT_FLOOD_STATUS : 1;
		unsigned int                                 : 27;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_INT_FLOOD_STATUS__GFX09 {
	struct {
		unsigned int                    INT_DROP_CNT : 8;
		unsigned int        FIRST_DROP_INT_CLIENT_ID : 8;
		unsigned int        FIRST_DROP_INT_SOURCE_ID : 8;
		unsigned int            FIRST_DROP_INT_VF_ID : 4;
		unsigned int               FIRST_DROP_INT_VF : 1;
		unsigned int                                 : 1;
		unsigned int                     INT_DROPPED : 1;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_LAST_INT_INFO0 {
	struct {
		unsigned int                       CLIENT_ID : 8;
		unsigned int                       SOURCE_ID : 8;
		unsigned int                         RING_ID : 8;
		unsigned int                           VM_ID : 4;
		unsigned int                                 : 3;
		unsigned int                       VMID_TYPE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_LAST_INT_INFO1 {
	struct {
		unsigned int                      CONTEXT_ID : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_LAST_INT_INFO2__GFX09 {
	struct {
		unsigned int                          PAS_ID : 16;
		unsigned int                           VF_ID : 4;
		unsigned int                              VF : 1;
		unsigned int                                 : 11;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_LIMIT_INT_RATE_CNTL {
	struct {
		unsigned int                    LIMIT_ENABLE : 1;
		unsigned int                   PERF_INTERVAL : 4;
		unsigned int                  PERF_THRESHOLD : 11;
		unsigned int                                 : 1;
		unsigned int                    RETURN_DELAY : 4;
		unsigned int                     PERF_RESULT : 11;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_MMHUB_CNTL {
	struct {
		unsigned int                          UNITID : 6;
		unsigned int                                 : 2;
		unsigned int                         IV_TLVL : 3;
		unsigned int                                 : 1;
		unsigned int                    WPTR_WB_TLVL : 3;
		unsigned int                                 : 17;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_MMHUB_ERROR {
	struct {
		unsigned int                                 : 1;
		unsigned int                     IH_BRESP_01 : 1;
		unsigned int                     IH_BRESP_10 : 1;
		unsigned int                     IH_BRESP_11 : 1;
		unsigned int                                 : 1;
		unsigned int                IH_BUSER_NACK_01 : 1;
		unsigned int                IH_BUSER_NACK_10 : 1;
		unsigned int                IH_BUSER_NACK_11 : 1;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_PERFCOUNTER0_RESULT {
	struct {
		unsigned int                      PERF_COUNT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_PERFCOUNTER1_RESULT {
	struct {
		unsigned int                      PERF_COUNT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_PERFMON_CNTL {
	struct {
		unsigned int                         ENABLE0 : 1;
		unsigned int                          CLEAR0 : 1;
		unsigned int                       PERF_SEL0 : 10;
		unsigned int                                 : 4;
		unsigned int                         ENABLE1 : 1;
		unsigned int                          CLEAR1 : 1;
		unsigned int                       PERF_SEL1 : 10;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_RB0_INT_FLOOD_STATUS {
	struct {
		unsigned int               RB_INT_DROPPED_VF : 31;
		unsigned int                  RB_INT_DROPPED : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_RB1_INT_FLOOD_STATUS {
	struct {
		unsigned int               RB_INT_DROPPED_VF : 31;
		unsigned int                  RB_INT_DROPPED : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_RB2_INT_FLOOD_STATUS {
	struct {
		unsigned int               RB_INT_DROPPED_VF : 31;
		unsigned int                  RB_INT_DROPPED : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_RB_BASE {
	struct {
		unsigned int                            ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_RB_BASE_HI {
	struct {
		unsigned int                            ADDR : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_RB_BASE_HI_RING1 {
	struct {
		unsigned int                            ADDR : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_RB_BASE_HI_RING2 {
	struct {
		unsigned int                            ADDR : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_RB_BASE_RING1 {
	struct {
		unsigned int                            ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_RB_BASE_RING2 {
	struct {
		unsigned int                            ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_RB_CNTL {
	struct {
		unsigned int                       RB_ENABLE : 1;
		unsigned int                         RB_SIZE : 5;
		unsigned int                                 : 1;
		unsigned int                RB_GPU_TS_ENABLE : 1;
		unsigned int           WPTR_WRITEBACK_ENABLE : 1;
		unsigned int            RB_FULL_DRAIN_ENABLE : 1;
		unsigned int                FULL_DRAIN_CLEAR : 1;
		unsigned int                                 : 1;
		unsigned int           RB_USED_INT_THRESHOLD : 4;
		unsigned int            WPTR_OVERFLOW_ENABLE : 1;
		unsigned int                     ENABLE_INTR : 1;
		unsigned int                         MC_SWAP : 2;
		unsigned int                        MC_SNOOP : 1;
		unsigned int                      RPTR_REARM : 1;
		unsigned int                           MC_RO : 1;
		unsigned int                                 : 1;
		unsigned int                         MC_VMID : 4;
		unsigned int                        MC_SPACE : 3;
		unsigned int             WPTR_OVERFLOW_CLEAR : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_RB_CNTL_RING1 {
	struct {
		unsigned int                       RB_ENABLE : 1;
		unsigned int                         RB_SIZE : 5;
		unsigned int                                 : 1;
		unsigned int                RB_GPU_TS_ENABLE : 1;
		unsigned int                                 : 1;
		unsigned int            RB_FULL_DRAIN_ENABLE : 1;
		unsigned int                FULL_DRAIN_CLEAR : 1;
		unsigned int                                 : 1;
		unsigned int           RB_USED_INT_THRESHOLD : 4;
		unsigned int            WPTR_OVERFLOW_ENABLE : 1;
		unsigned int                                 : 1;
		unsigned int                         MC_SWAP : 2;
		unsigned int                        MC_SNOOP : 1;
		unsigned int                                 : 1;
		unsigned int                           MC_RO : 1;
		unsigned int                                 : 1;
		unsigned int                         MC_VMID : 4;
		unsigned int                        MC_SPACE : 3;
		unsigned int             WPTR_OVERFLOW_CLEAR : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_RB_CNTL_RING2 {
	struct {
		unsigned int                       RB_ENABLE : 1;
		unsigned int                         RB_SIZE : 5;
		unsigned int                                 : 1;
		unsigned int                RB_GPU_TS_ENABLE : 1;
		unsigned int                                 : 1;
		unsigned int            RB_FULL_DRAIN_ENABLE : 1;
		unsigned int                FULL_DRAIN_CLEAR : 1;
		unsigned int                                 : 1;
		unsigned int           RB_USED_INT_THRESHOLD : 4;
		unsigned int            WPTR_OVERFLOW_ENABLE : 1;
		unsigned int                                 : 1;
		unsigned int                         MC_SWAP : 2;
		unsigned int                        MC_SNOOP : 1;
		unsigned int                                 : 1;
		unsigned int                           MC_RO : 1;
		unsigned int                                 : 1;
		unsigned int                         MC_VMID : 4;
		unsigned int                        MC_SPACE : 3;
		unsigned int             WPTR_OVERFLOW_CLEAR : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_RB_RPTR {
	struct {
		unsigned int                                 : 2;
		unsigned int                          OFFSET : 16;
		unsigned int                                 : 14;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_RB_RPTR_RING1 {
	struct {
		unsigned int                                 : 2;
		unsigned int                          OFFSET : 16;
		unsigned int                                 : 14;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_RB_RPTR_RING2 {
	struct {
		unsigned int                                 : 2;
		unsigned int                          OFFSET : 16;
		unsigned int                                 : 14;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_RB_WPTR {
	struct {
		unsigned int                     RB_OVERFLOW : 1;
		unsigned int                                 : 1;
		unsigned int                          OFFSET : 16;
		unsigned int                    RB_LEFT_NONE : 1;
		unsigned int                 RB_MAY_OVERFLOW : 1;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_RB_WPTR_ADDR_HI {
	struct {
		unsigned int                            ADDR : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_RB_WPTR_ADDR_LO {
	struct {
		unsigned int                                 : 2;
		unsigned int                            ADDR : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_RB_WPTR_RING1 {
	struct {
		unsigned int                     RB_OVERFLOW : 1;
		unsigned int                                 : 1;
		unsigned int                          OFFSET : 16;
		unsigned int                    RB_LEFT_NONE : 1;
		unsigned int                 RB_MAY_OVERFLOW : 1;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_RB_WPTR_RING2 {
	struct {
		unsigned int                     RB_OVERFLOW : 1;
		unsigned int                                 : 1;
		unsigned int                          OFFSET : 16;
		unsigned int                    RB_LEFT_NONE : 1;
		unsigned int                 RB_MAY_OVERFLOW : 1;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_REGISTER_LAST_PART0 {
	struct {
		unsigned int                                 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_REGISTER_LAST_PART1 {
	struct {
		unsigned int                                 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_REGISTER_LAST_PART2 {
	struct {
		unsigned int                                 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_SCRATCH {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_STATUS {
	struct {
		unsigned int                            IDLE : 1;
		unsigned int                      INPUT_IDLE : 1;
		unsigned int                     BUFFER_IDLE : 1;
		unsigned int                         RB_FULL : 1;
		unsigned int                   RB_FULL_DRAIN : 1;
		unsigned int                     RB_OVERFLOW : 1;
		unsigned int                      MC_WR_IDLE : 1;
		unsigned int                     MC_WR_STALL : 1;
		unsigned int             MC_WR_CLEAN_PENDING : 1;
		unsigned int               MC_WR_CLEAN_STALL : 1;
		unsigned int              BIF_INTERRUPT_LINE : 1;
		unsigned int                    SWITCH_READY : 1;
		unsigned int                        RB1_FULL : 1;
		unsigned int                  RB1_FULL_DRAIN : 1;
		unsigned int                    RB1_OVERFLOW : 1;
		unsigned int                        RB2_FULL : 1;
		unsigned int                  RB2_FULL_DRAIN : 1;
		unsigned int                    RB2_OVERFLOW : 1;
		unsigned int               SELF_INT_GEN_IDLE : 1;
		unsigned int                                 : 13;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_STORM_CLIENT_LIST_CNTL {
	struct {
		unsigned int                                 : 1;
		unsigned int         CLIENT1_IS_STORM_CLIENT : 1;
		unsigned int         CLIENT2_IS_STORM_CLIENT : 1;
		unsigned int         CLIENT3_IS_STORM_CLIENT : 1;
		unsigned int         CLIENT4_IS_STORM_CLIENT : 1;
		unsigned int         CLIENT5_IS_STORM_CLIENT : 1;
		unsigned int         CLIENT6_IS_STORM_CLIENT : 1;
		unsigned int         CLIENT7_IS_STORM_CLIENT : 1;
		unsigned int         CLIENT8_IS_STORM_CLIENT : 1;
		unsigned int         CLIENT9_IS_STORM_CLIENT : 1;
		unsigned int        CLIENT10_IS_STORM_CLIENT : 1;
		unsigned int        CLIENT11_IS_STORM_CLIENT : 1;
		unsigned int        CLIENT12_IS_STORM_CLIENT : 1;
		unsigned int        CLIENT13_IS_STORM_CLIENT : 1;
		unsigned int        CLIENT14_IS_STORM_CLIENT : 1;
		unsigned int        CLIENT15_IS_STORM_CLIENT : 1;
		unsigned int        CLIENT16_IS_STORM_CLIENT : 1;
		unsigned int        CLIENT17_IS_STORM_CLIENT : 1;
		unsigned int        CLIENT18_IS_STORM_CLIENT : 1;
		unsigned int        CLIENT19_IS_STORM_CLIENT : 1;
		unsigned int        CLIENT20_IS_STORM_CLIENT : 1;
		unsigned int        CLIENT21_IS_STORM_CLIENT : 1;
		unsigned int        CLIENT22_IS_STORM_CLIENT : 1;
		unsigned int        CLIENT23_IS_STORM_CLIENT : 1;
		unsigned int        CLIENT24_IS_STORM_CLIENT : 1;
		unsigned int        CLIENT25_IS_STORM_CLIENT : 1;
		unsigned int        CLIENT26_IS_STORM_CLIENT : 1;
		unsigned int        CLIENT27_IS_STORM_CLIENT : 1;
		unsigned int        CLIENT28_IS_STORM_CLIENT : 1;
		unsigned int        CLIENT29_IS_STORM_CLIENT : 1;
		unsigned int        CLIENT30_IS_STORM_CLIENT : 1;
		unsigned int        CLIENT31_IS_STORM_CLIENT : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_VERSION {
	struct {
		unsigned int                          MINVER : 7;
		unsigned int                                 : 1;
		unsigned int                          MAJVER : 7;
		unsigned int                                 : 1;
		unsigned int                             REV : 6;
		unsigned int                                 : 10;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_VF_RB1_STATUS__GFX09 {
	struct {
		unsigned int                RB_FULL_DRAIN_VF : 16;
		unsigned int                  RB_OVERFLOW_VF : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_VF_RB1_STATUS2 {
	struct {
		unsigned int                      RB_FULL_VF : 31;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_VF_RB2_STATUS__GFX09 {
	struct {
		unsigned int                RB_FULL_DRAIN_VF : 16;
		unsigned int                  RB_OVERFLOW_VF : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_VF_RB2_STATUS2 {
	struct {
		unsigned int                      RB_FULL_VF : 31;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_VF_RB_STATUS__GFX09 {
	struct {
		unsigned int                RB_FULL_DRAIN_VF : 16;
		unsigned int                  RB_OVERFLOW_VF : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_VF_RB_STATUS2__GFX09 {
	struct {
		unsigned int                      RB_FULL_VF : 16;
		unsigned int           BIF_INTERRUPT_LINE_VF : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_VIRT_RESET_REQ {
	struct {
		unsigned int                              VF : 31;
		unsigned int                              PF : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_VMID_0_LUT {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_VMID_0_LUT_MM {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_VMID_10_LUT {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_VMID_10_LUT_MM {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_VMID_11_LUT {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_VMID_11_LUT_MM {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_VMID_12_LUT {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_VMID_12_LUT_MM {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_VMID_13_LUT {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_VMID_13_LUT_MM {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_VMID_14_LUT {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_VMID_14_LUT_MM {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_VMID_15_LUT {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_VMID_15_LUT_MM {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_VMID_1_LUT {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_VMID_1_LUT_MM {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_VMID_2_LUT {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_VMID_2_LUT_MM {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_VMID_3_LUT {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_VMID_3_LUT_MM {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_VMID_4_LUT {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_VMID_4_LUT_MM {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_VMID_5_LUT {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_VMID_5_LUT_MM {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_VMID_6_LUT {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_VMID_6_LUT_MM {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_VMID_7_LUT {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_VMID_7_LUT_MM {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_VMID_8_LUT {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_VMID_8_LUT_MM {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_VMID_9_LUT {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union IH_VMID_9_LUT_MM {
	struct {
		unsigned int                           PASID : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union LDS_CONFIG {
	struct {
		unsigned int     ADDR_OUT_OF_RANGE_REPORTING : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_MEM_POWER_LS__GFX09 {
	struct {
		unsigned int                        LS_SETUP : 6;
		unsigned int                         LS_HOLD : 6;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_SHARED_VIRT_RESET_REQ__GFX09 {
	struct {
		unsigned int                              VF : 16;
		unsigned int                                 : 15;
		unsigned int                              PF : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_AGP_BASE__GFX09 {
	struct {
		unsigned int                        AGP_BASE : 24;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_AGP_BOT__GFX09 {
	struct {
		unsigned int                         AGP_BOT : 24;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_AGP_TOP__GFX09 {
	struct {
		unsigned int                         AGP_TOP : 24;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_APT_CNTL__GFX09 {
	struct {
		unsigned int                  FORCE_MTYPE_UC : 1;
		unsigned int                DIRECT_SYSTEM_EN : 1;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_CACHEABLE_DRAM_ADDRESS_END__GFX09 {
	struct {
		unsigned int                         ADDRESS : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_CACHEABLE_DRAM_ADDRESS_START__GFX09 {
	struct {
		unsigned int                         ADDRESS : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_FB_LOCATION_BASE__GFX09 {
	struct {
		unsigned int                         FB_BASE : 24;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_FB_LOCATION_TOP__GFX09 {
	struct {
		unsigned int                          FB_TOP : 24;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_FB_OFFSET__GFX09 {
	struct {
		unsigned int                       FB_OFFSET : 24;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_FB_SIZE_OFFSET_VF0__GFX09 {
	struct {
		unsigned int                      VF_FB_SIZE : 16;
		unsigned int                    VF_FB_OFFSET : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_FB_SIZE_OFFSET_VF1__GFX09 {
	struct {
		unsigned int                      VF_FB_SIZE : 16;
		unsigned int                    VF_FB_OFFSET : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_FB_SIZE_OFFSET_VF10__GFX09 {
	struct {
		unsigned int                      VF_FB_SIZE : 16;
		unsigned int                    VF_FB_OFFSET : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_FB_SIZE_OFFSET_VF11__GFX09 {
	struct {
		unsigned int                      VF_FB_SIZE : 16;
		unsigned int                    VF_FB_OFFSET : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_FB_SIZE_OFFSET_VF12__GFX09 {
	struct {
		unsigned int                      VF_FB_SIZE : 16;
		unsigned int                    VF_FB_OFFSET : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_FB_SIZE_OFFSET_VF13__GFX09 {
	struct {
		unsigned int                      VF_FB_SIZE : 16;
		unsigned int                    VF_FB_OFFSET : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_FB_SIZE_OFFSET_VF14__GFX09 {
	struct {
		unsigned int                      VF_FB_SIZE : 16;
		unsigned int                    VF_FB_OFFSET : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_FB_SIZE_OFFSET_VF15__GFX09 {
	struct {
		unsigned int                      VF_FB_SIZE : 16;
		unsigned int                    VF_FB_OFFSET : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_FB_SIZE_OFFSET_VF2__GFX09 {
	struct {
		unsigned int                      VF_FB_SIZE : 16;
		unsigned int                    VF_FB_OFFSET : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_FB_SIZE_OFFSET_VF3__GFX09 {
	struct {
		unsigned int                      VF_FB_SIZE : 16;
		unsigned int                    VF_FB_OFFSET : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_FB_SIZE_OFFSET_VF4__GFX09 {
	struct {
		unsigned int                      VF_FB_SIZE : 16;
		unsigned int                    VF_FB_OFFSET : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_FB_SIZE_OFFSET_VF5__GFX09 {
	struct {
		unsigned int                      VF_FB_SIZE : 16;
		unsigned int                    VF_FB_OFFSET : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_FB_SIZE_OFFSET_VF6__GFX09 {
	struct {
		unsigned int                      VF_FB_SIZE : 16;
		unsigned int                    VF_FB_OFFSET : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_FB_SIZE_OFFSET_VF7__GFX09 {
	struct {
		unsigned int                      VF_FB_SIZE : 16;
		unsigned int                    VF_FB_OFFSET : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_FB_SIZE_OFFSET_VF8__GFX09 {
	struct {
		unsigned int                      VF_FB_SIZE : 16;
		unsigned int                    VF_FB_OFFSET : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_FB_SIZE_OFFSET_VF9__GFX09 {
	struct {
		unsigned int                      VF_FB_SIZE : 16;
		unsigned int                    VF_FB_OFFSET : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_L2_PERFCOUNTER0_CFG__GFX09 {
	struct {
		unsigned int                        PERF_SEL : 8;
		unsigned int                    PERF_SEL_END : 8;
		unsigned int                                 : 8;
		unsigned int                       PERF_MODE : 4;
		unsigned int                          ENABLE : 1;
		unsigned int                           CLEAR : 1;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_L2_PERFCOUNTER1_CFG__GFX09 {
	struct {
		unsigned int                        PERF_SEL : 8;
		unsigned int                    PERF_SEL_END : 8;
		unsigned int                                 : 8;
		unsigned int                       PERF_MODE : 4;
		unsigned int                          ENABLE : 1;
		unsigned int                           CLEAR : 1;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_L2_PERFCOUNTER2_CFG__GFX09 {
	struct {
		unsigned int                        PERF_SEL : 8;
		unsigned int                    PERF_SEL_END : 8;
		unsigned int                                 : 8;
		unsigned int                       PERF_MODE : 4;
		unsigned int                          ENABLE : 1;
		unsigned int                           CLEAR : 1;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_L2_PERFCOUNTER3_CFG__GFX09 {
	struct {
		unsigned int                        PERF_SEL : 8;
		unsigned int                    PERF_SEL_END : 8;
		unsigned int                                 : 8;
		unsigned int                       PERF_MODE : 4;
		unsigned int                          ENABLE : 1;
		unsigned int                           CLEAR : 1;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_L2_PERFCOUNTER4_CFG__GFX09 {
	struct {
		unsigned int                        PERF_SEL : 8;
		unsigned int                    PERF_SEL_END : 8;
		unsigned int                                 : 8;
		unsigned int                       PERF_MODE : 4;
		unsigned int                          ENABLE : 1;
		unsigned int                           CLEAR : 1;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_L2_PERFCOUNTER5_CFG__GFX09 {
	struct {
		unsigned int                        PERF_SEL : 8;
		unsigned int                    PERF_SEL_END : 8;
		unsigned int                                 : 8;
		unsigned int                       PERF_MODE : 4;
		unsigned int                          ENABLE : 1;
		unsigned int                           CLEAR : 1;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_L2_PERFCOUNTER6_CFG__GFX09 {
	struct {
		unsigned int                        PERF_SEL : 8;
		unsigned int                    PERF_SEL_END : 8;
		unsigned int                                 : 8;
		unsigned int                       PERF_MODE : 4;
		unsigned int                          ENABLE : 1;
		unsigned int                           CLEAR : 1;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_L2_PERFCOUNTER7_CFG__GFX09 {
	struct {
		unsigned int                        PERF_SEL : 8;
		unsigned int                    PERF_SEL_END : 8;
		unsigned int                                 : 8;
		unsigned int                       PERF_MODE : 4;
		unsigned int                          ENABLE : 1;
		unsigned int                           CLEAR : 1;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_L2_PERFCOUNTER_HI__GFX09 {
	struct {
		unsigned int                      COUNTER_HI : 16;
		unsigned int                   COMPARE_VALUE : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_L2_PERFCOUNTER_LO__GFX09 {
	struct {
		unsigned int                      COUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_L2_PERFCOUNTER_RSLT_CNTL__GFX09 {
	struct {
		unsigned int             PERF_COUNTER_SELECT : 4;
		unsigned int                                 : 4;
		unsigned int                   START_TRIGGER : 8;
		unsigned int                    STOP_TRIGGER : 8;
		unsigned int                      ENABLE_ANY : 1;
		unsigned int                       CLEAR_ALL : 1;
		unsigned int            STOP_ALL_ON_SATURATE : 1;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_LOCAL_HBM_ADDRESS_END__GFX09 {
	struct {
		unsigned int                         ADDRESS : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_LOCAL_HBM_ADDRESS_LOCK_CNTL__GFX09 {
	struct {
		unsigned int                            LOCK : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_LOCAL_HBM_ADDRESS_START__GFX09 {
	struct {
		unsigned int                         ADDRESS : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_MARC_BASE_HI_0__GFX09 {
	struct {
		unsigned int                  MARC_BASE_HI_0 : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_MARC_BASE_HI_1__GFX09 {
	struct {
		unsigned int                  MARC_BASE_HI_1 : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_MARC_BASE_HI_2__GFX09 {
	struct {
		unsigned int                  MARC_BASE_HI_2 : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_MARC_BASE_HI_3__GFX09 {
	struct {
		unsigned int                  MARC_BASE_HI_3 : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_MARC_BASE_LO_0__GFX09 {
	struct {
		unsigned int                                 : 12;
		unsigned int                  MARC_BASE_LO_0 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_MARC_BASE_LO_1__GFX09 {
	struct {
		unsigned int                                 : 12;
		unsigned int                  MARC_BASE_LO_1 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_MARC_BASE_LO_2__GFX09 {
	struct {
		unsigned int                                 : 12;
		unsigned int                  MARC_BASE_LO_2 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_MARC_BASE_LO_3__GFX09 {
	struct {
		unsigned int                                 : 12;
		unsigned int                  MARC_BASE_LO_3 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_MARC_LEN_HI_0__GFX09 {
	struct {
		unsigned int                   MARC_LEN_HI_0 : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_MARC_LEN_HI_1__GFX09 {
	struct {
		unsigned int                   MARC_LEN_HI_1 : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_MARC_LEN_HI_2__GFX09 {
	struct {
		unsigned int                   MARC_LEN_HI_2 : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_MARC_LEN_HI_3__GFX09 {
	struct {
		unsigned int                   MARC_LEN_HI_3 : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_MARC_LEN_LO_0__GFX09 {
	struct {
		unsigned int                                 : 12;
		unsigned int                   MARC_LEN_LO_0 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_MARC_LEN_LO_1__GFX09 {
	struct {
		unsigned int                                 : 12;
		unsigned int                   MARC_LEN_LO_1 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_MARC_LEN_LO_2__GFX09 {
	struct {
		unsigned int                                 : 12;
		unsigned int                   MARC_LEN_LO_2 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_MARC_LEN_LO_3__GFX09 {
	struct {
		unsigned int                                 : 12;
		unsigned int                   MARC_LEN_LO_3 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_MARC_RELOC_HI_0__GFX09 {
	struct {
		unsigned int                 MARC_RELOC_HI_0 : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_MARC_RELOC_HI_1__GFX09 {
	struct {
		unsigned int                 MARC_RELOC_HI_1 : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_MARC_RELOC_HI_2__GFX09 {
	struct {
		unsigned int                 MARC_RELOC_HI_2 : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_MARC_RELOC_HI_3__GFX09 {
	struct {
		unsigned int                 MARC_RELOC_HI_3 : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_MARC_RELOC_LO_0__GFX09 {
	struct {
		unsigned int                   MARC_ENABLE_0 : 1;
		unsigned int                 MARC_READONLY_0 : 1;
		unsigned int                                 : 10;
		unsigned int                 MARC_RELOC_LO_0 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_MARC_RELOC_LO_1__GFX09 {
	struct {
		unsigned int                   MARC_ENABLE_1 : 1;
		unsigned int                 MARC_READONLY_1 : 1;
		unsigned int                                 : 10;
		unsigned int                 MARC_RELOC_LO_1 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_MARC_RELOC_LO_2__GFX09 {
	struct {
		unsigned int                   MARC_ENABLE_2 : 1;
		unsigned int                 MARC_READONLY_2 : 1;
		unsigned int                                 : 10;
		unsigned int                 MARC_RELOC_LO_2 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_MARC_RELOC_LO_3__GFX09 {
	struct {
		unsigned int                   MARC_ENABLE_3 : 1;
		unsigned int                 MARC_READONLY_3 : 1;
		unsigned int                                 : 10;
		unsigned int                 MARC_RELOC_LO_3 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_MX_L1_TLB_CNTL__GFX09 {
	struct {
		unsigned int                   ENABLE_L1_TLB : 1;
		unsigned int                                 : 2;
		unsigned int              SYSTEM_ACCESS_MODE : 2;
		unsigned int SYSTEM_APERTURE_UNMAPPED_ACCESS : 1;
		unsigned int    ENABLE_ADVANCED_DRIVER_MODEL : 1;
		unsigned int                        ECO_BITS : 4;
		unsigned int                           MTYPE : 2;
		unsigned int                          ATC_EN : 1;
		unsigned int                                 : 18;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_NB_LOWER_TOP_OF_DRAM2__GFX09 {
	struct {
		unsigned int                          ENABLE : 1;
		unsigned int                                 : 22;
		unsigned int                      LOWER_TOM2 : 9;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_NB_MMIOBASE__GFX09 {
	struct {
		unsigned int                        MMIOBASE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_NB_MMIOLIMIT__GFX09 {
	struct {
		unsigned int                       MMIOLIMIT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_NB_PCI_ARB__GFX09 {
	struct {
		unsigned int                                 : 3;
		unsigned int                        VGA_HOLE : 1;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_NB_PCI_CTRL__GFX09 {
	struct {
		unsigned int                                 : 23;
		unsigned int                      MMIOENABLE : 1;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_NB_TOP_OF_DRAM_SLOT1__GFX09 {
	struct {
		unsigned int                                 : 23;
		unsigned int                     TOP_OF_DRAM : 9;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_NB_UPPER_TOP_OF_DRAM2__GFX09 {
	struct {
		unsigned int                      UPPER_TOM2 : 12;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_STEERING__GFX09 {
	struct {
		unsigned int                DEFAULT_STEERING : 2;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB__GFX09 {
	struct {
		unsigned int        PHYSICAL_PAGE_NUMBER_LSB : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB__GFX09 {
	struct {
		unsigned int        PHYSICAL_PAGE_NUMBER_MSB : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_SYSTEM_APERTURE_HIGH_ADDR__GFX09 {
	struct {
		unsigned int                    LOGICAL_ADDR : 30;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MC_VM_SYSTEM_APERTURE_LOW_ADDR__GFX09 {
	struct {
		unsigned int                    LOGICAL_ADDR : 30;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_ACTIVE_FCN_ID__GFX09 {
	struct {
		unsigned int                            VFID : 4;
		unsigned int                                 : 27;
		unsigned int                              VF : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_0 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_1 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_10 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_100__GFX09 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_101__GFX09 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_102__GFX09 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_103__GFX09 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_11 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_12 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_13 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_14 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_15 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_16 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_17 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_18 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_19 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_2 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_20 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_21 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_22 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_23 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_24 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_25 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_26 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_27 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_28 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_29 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_3 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_30 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_31 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_32 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_33 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_34 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_35 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_36 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_37 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_38 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_39 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_4 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_40 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_41 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_42 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_43 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_44 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_45 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_46 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_47 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_48 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_49 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_5 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_50 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_51 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_52 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_53 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_54 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_55 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_56 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_57 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_58 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_59 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_6 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_60 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_61 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_62 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_63 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_64 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_65 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_66 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_67 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_68 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_69 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_7 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_70 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_71 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_72 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_73 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_74 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_75 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_76 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_77 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_78 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_79 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_8 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_80 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_81 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_82 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_83 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_84 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_85 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_86 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_87 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_88 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_89 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_9 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_90 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_91 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_92 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_93 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_94 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_95 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_96__GFX09 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_97__GFX09 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_98__GFX09 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_99__GFX09 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_ATTR_0 {
	struct {
		unsigned int                        MSG_ATTR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_ATTR_1 {
	struct {
		unsigned int                        MSG_ATTR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_ATTR_2 {
	struct {
		unsigned int                        MSG_ATTR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_ATTR_3 {
	struct {
		unsigned int                        MSG_ATTR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_ATTR_4 {
	struct {
		unsigned int                        MSG_ATTR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_ATTR_5 {
	struct {
		unsigned int                        MSG_ATTR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_C2PMSG_ATTR_6__GFX09 {
	struct {
		unsigned int                        MSG_ATTR : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_FW_INTF {
	struct {
		unsigned int                                 : 5;
		unsigned int                                 : 2;
		unsigned int                                 : 5;
		unsigned int                                 : 4;
		unsigned int                                 : 3;
		unsigned int                       SS_SECURE : 1;
		unsigned int                                 : 2;
		unsigned int                                 : 10;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_IH_CREDIT__GFX09 {
	struct {
		unsigned int                    CREDIT_VALUE : 2;
		unsigned int                                 : 14;
		unsigned int                       CLIENT_ID : 8;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_IH_SW_INT__GFX09 {
	struct {
		unsigned int                              ID : 8;
		unsigned int                           VALID : 1;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_IH_SW_INT_CTRL__GFX09 {
	struct {
		unsigned int                        INT_MASK : 1;
		unsigned int                                 : 7;
		unsigned int                         INT_ACK : 1;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_P2CMSG_0 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_P2CMSG_1 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_P2CMSG_2 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_P2CMSG_3 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_P2CMSG_ATTR {
	struct {
		unsigned int                        MSG_ATTR : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_P2CMSG_INTEN {
	struct {
		unsigned int                           INTEN : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_P2CMSG_INTSTS {
	struct {
		unsigned int                         INTSTS0 : 1;
		unsigned int                         INTSTS1 : 1;
		unsigned int                         INTSTS2 : 1;
		unsigned int                         INTSTS3 : 1;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_P2SMSG_0 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_P2SMSG_1 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_P2SMSG_2 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_P2SMSG_3 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_P2SMSG_ATTR {
	struct {
		unsigned int                        MSG_ATTR : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_P2SMSG_INTSTS {
	struct {
		unsigned int                         INTSTS0 : 1;
		unsigned int                         INTSTS1 : 1;
		unsigned int                         INTSTS2 : 1;
		unsigned int                         INTSTS3 : 1;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_PUB_SCRATCH0 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_PUB_SCRATCH1 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_PUB_SCRATCH2 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_PUB_SCRATCH3 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_S2PMSG_0 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_S2PMSG_ATTR {
	struct {
		unsigned int                        MSG_ATTR : 2;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_ACTIVE_FCN_ID__GFX09 {
	struct {
		unsigned int                            VFID : 4;
		unsigned int                                 : 27;
		unsigned int                              VF : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_100__GFX09 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_101__GFX09 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_102__GFX09 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_103__GFX09 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_32 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_33 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_34 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_35 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_36 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_37 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_38 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_39 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_40 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_41 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_42 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_43 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_44 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_45 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_46 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_47 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_48 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_49 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_50 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_51 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_52 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_53 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_54 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_55 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_56 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_57 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_58 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_59 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_60 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_61 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_62 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_63 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_64 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_65 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_66 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_67 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_68 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_69 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_70 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_71 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_72 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_73 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_74 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_75 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_76 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_77 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_78 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_79 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_80 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_81 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_82 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_83 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_84 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_85 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_86 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_87 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_88 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_89 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_90 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_91 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_92 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_93 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_94 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_95 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_96__GFX09 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_97__GFX09 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_98__GFX09 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_C2PMSG_99__GFX09 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_IH_CREDIT__GFX09 {
	struct {
		unsigned int                    CREDIT_VALUE : 2;
		unsigned int                                 : 14;
		unsigned int                       CLIENT_ID : 8;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_IH_SW_INT__GFX09 {
	struct {
		unsigned int                           VALID : 1;
		unsigned int                              ID : 8;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SMN_IH_SW_INT_CTRL__GFX09 {
	struct {
		unsigned int                    SW_TRIG_MASK : 1;
		unsigned int                                 : 7;
		unsigned int                      SW_INT_ACK : 1;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP0_SOC_INFO {
	struct {
		unsigned int                      SOC_DIE_ID : 2;
		unsigned int                    SOC_PKG_TYPE : 3;
		unsigned int                                 : 27;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_ACP2MP_RESP {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_ACTIVE_FCN_ID__GFX09 {
	struct {
		unsigned int                            VFID : 4;
		unsigned int                                 : 27;
		unsigned int                              VF : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_0 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_1 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_10 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_100__GFX09 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_101__GFX09 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_102__GFX09 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_103__GFX09 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_11 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_12 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_13 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_14 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_15 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_16 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_17 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_18 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_19 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_2 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_20 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_21 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_22 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_23 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_24 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_25 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_26 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_27 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_28 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_29 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_3 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_30 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_31 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_32 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_33 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_34 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_35 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_36 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_37 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_38 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_39 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_4 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_40 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_41 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_42 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_43 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_44 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_45 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_46 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_47 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_48 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_49 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_5 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_50 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_51 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_52 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_53 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_54 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_55 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_56 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_57 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_58 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_59 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_6 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_60 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_61 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_62 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_63 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_64 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_65 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_66 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_67 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_68 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_69 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_7 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_70 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_71 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_72 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_73 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_74 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_75 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_76 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_77 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_78 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_79 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_8 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_80 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_81 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_82 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_83 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_84 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_85 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_86 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_87 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_88 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_89 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_9 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_90 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_91 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_92 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_93 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_94 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_95 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_96__GFX09 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_97__GFX09 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_98__GFX09 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_C2PMSG_99__GFX09 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_DC2MP_RESP {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_EXT_SCRATCH0__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_EXT_SCRATCH1__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_EXT_SCRATCH2__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_EXT_SCRATCH3__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_EXT_SCRATCH4__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_EXT_SCRATCH5__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_EXT_SCRATCH6__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_EXT_SCRATCH7__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_FIRMWARE_FLAGS {
	struct {
		unsigned int              INTERRUPTS_ENABLED : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_FPS_CNT {
	struct {
		unsigned int                           COUNT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_IH_CREDIT__GFX09 {
	struct {
		unsigned int                    CREDIT_VALUE : 2;
		unsigned int                                 : 14;
		unsigned int                       CLIENT_ID : 8;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_IH_SW_INT__GFX09 {
	struct {
		unsigned int                              ID : 8;
		unsigned int                           VALID : 1;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_IH_SW_INT_CTRL__GFX09 {
	struct {
		unsigned int                        INT_MASK : 1;
		unsigned int                                 : 7;
		unsigned int                         INT_ACK : 1;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_P2CMSG_0 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_P2CMSG_1 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_P2CMSG_2 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_P2CMSG_3 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_P2CMSG_INTEN {
	struct {
		unsigned int                           INTEN : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_P2CMSG_INTSTS {
	struct {
		unsigned int                         INTSTS0 : 1;
		unsigned int                         INTSTS1 : 1;
		unsigned int                         INTSTS2 : 1;
		unsigned int                         INTSTS3 : 1;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_P2SMSG_0 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_P2SMSG_1 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_P2SMSG_2 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_P2SMSG_3 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_P2SMSG_INTSTS {
	struct {
		unsigned int                         INTSTS0 : 1;
		unsigned int                         INTSTS1 : 1;
		unsigned int                         INTSTS2 : 1;
		unsigned int                         INTSTS3 : 1;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_PUB_SCRATCH0 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_PUB_SCRATCH1 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_PUB_SCRATCH2 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_PUB_SCRATCH3 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_RLC2MP_RESP {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_S2PMSG_0 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_ACP2MP_RESP {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_ACTIVE_FCN_ID__GFX09 {
	struct {
		unsigned int                            VFID : 4;
		unsigned int                                 : 27;
		unsigned int                              VF : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_100__GFX09 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_101__GFX09 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_102__GFX09 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_103__GFX09 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_32 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_33 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_34 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_35 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_36 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_37 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_38 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_39 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_40 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_41 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_42 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_43 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_44 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_45 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_46 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_47 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_48 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_49 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_50 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_51 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_52 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_53 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_54 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_55 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_56 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_57 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_58 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_59 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_60 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_61 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_62 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_63 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_64 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_65 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_66 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_67 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_68 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_69 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_70 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_71 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_72 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_73 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_74 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_75 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_76 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_77 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_78 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_79 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_80 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_81 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_82 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_83 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_84 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_85 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_86 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_87 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_88 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_89 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_90 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_91 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_92 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_93 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_94 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_95 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_96__GFX09 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_97__GFX09 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_98__GFX09 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_C2PMSG_99__GFX09 {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_DC2MP_RESP {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_EXT_SCRATCH0__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_EXT_SCRATCH1__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_EXT_SCRATCH2__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_EXT_SCRATCH3__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_EXT_SCRATCH4__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_EXT_SCRATCH5__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_EXT_SCRATCH6__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_EXT_SCRATCH7__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_EXT_SCRATCH8__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_FPS_CNT {
	struct {
		unsigned int                           COUNT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_IH_CREDIT__GFX09 {
	struct {
		unsigned int                    CREDIT_VALUE : 2;
		unsigned int                                 : 14;
		unsigned int                       CLIENT_ID : 8;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_IH_SW_INT__GFX09 {
	struct {
		unsigned int                           VALID : 1;
		unsigned int                              ID : 8;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_IH_SW_INT_CTRL__GFX09 {
	struct {
		unsigned int                    SW_TRIG_MASK : 1;
		unsigned int                                 : 7;
		unsigned int                      SW_INT_ACK : 1;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_RLC2MP_RESP {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_UVD2MP_RESP {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_SMN_VCE2MP_RESP {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_UVD2MP_RESP {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union MP1_VCE2MP_RESP {
	struct {
		unsigned int                         CONTENT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_CLIP_CNTL {
	struct {
		unsigned int                       UCP_ENA_0 : 1;
		unsigned int                       UCP_ENA_1 : 1;
		unsigned int                       UCP_ENA_2 : 1;
		unsigned int                       UCP_ENA_3 : 1;
		unsigned int                       UCP_ENA_4 : 1;
		unsigned int                       UCP_ENA_5 : 1;
		unsigned int                                 : 7;
		unsigned int              PS_UCP_Y_SCALE_NEG : 1;
		unsigned int                     PS_UCP_MODE : 2;
		unsigned int                    CLIP_DISABLE : 1;
		unsigned int               UCP_CULL_ONLY_ENA : 1;
		unsigned int          BOUNDARY_EDGE_FLAG_ENA : 1;
		unsigned int               DX_CLIP_SPACE_DEF : 1;
		unsigned int             DIS_CLIP_ERR_DETECT : 1;
		unsigned int                     VTX_KILL_OR : 1;
		unsigned int           DX_RASTERIZATION_KILL : 1;
		unsigned int                                 : 1;
		unsigned int         DX_LINEAR_ATTR_CLIP_ENA : 1;
		unsigned int       VTE_VPORT_PROVOKE_DISABLE : 1;
		unsigned int              ZCLIP_NEAR_DISABLE : 1;
		unsigned int               ZCLIP_FAR_DISABLE : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_CNTL_STATUS {
	struct {
		unsigned int              UTC_FAULT_DETECTED : 1;
		unsigned int              UTC_RETRY_DETECTED : 1;
		unsigned int                UTC_PRT_DETECTED : 1;
		unsigned int                                 : 28;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_ENHANCE__GFX09 {
	struct {
		unsigned int            CLIP_VTX_REORDER_ENA : 1;
		unsigned int                    NUM_CLIP_SEQ : 2;
		unsigned int          CLIPPED_PRIM_SEQ_STALL : 1;
		unsigned int             VE_NAN_PROC_DISABLE : 1;
		unsigned int              XTRA_DEBUG_REG_SEL : 1;
		unsigned int           IGNORE_PIPELINE_RESET : 1;
		unsigned int           KILL_INNER_EDGE_FLAGS : 1;
		unsigned int                NGG_PA_TO_ALL_SC : 1;
		unsigned int TC_LATENCY_TIME_STAMP_RESOLUTION : 2;
		unsigned int          NGG_BYPASS_PRIM_FILTER : 1;
		unsigned int       NGG_SIDEBAND_MEMORY_DEPTH : 2;
		unsigned int     NGG_PRIM_INDICES_FIFO_DEPTH : 3;
		unsigned int                                 : 11;
		unsigned int                      ECO_SPARE3 : 1;
		unsigned int                      ECO_SPARE2 : 1;
		unsigned int                      ECO_SPARE1 : 1;
		unsigned int                      ECO_SPARE0 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_GB_HORZ_CLIP_ADJ {
	struct {
		unsigned int                   DATA_REGISTER : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_GB_HORZ_DISC_ADJ {
	struct {
		unsigned int                   DATA_REGISTER : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_GB_VERT_CLIP_ADJ {
	struct {
		unsigned int                   DATA_REGISTER : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_GB_VERT_DISC_ADJ {
	struct {
		unsigned int                   DATA_REGISTER : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_NANINF_CNTL {
	struct {
		unsigned int              VTE_XY_INF_DISCARD : 1;
		unsigned int               VTE_Z_INF_DISCARD : 1;
		unsigned int               VTE_W_INF_DISCARD : 1;
		unsigned int               VTE_0XNANINF_IS_0 : 1;
		unsigned int               VTE_XY_NAN_RETAIN : 1;
		unsigned int                VTE_Z_NAN_RETAIN : 1;
		unsigned int                VTE_W_NAN_RETAIN : 1;
		unsigned int            VTE_W_RECIP_NAN_IS_0 : 1;
		unsigned int                VS_XY_NAN_TO_INF : 1;
		unsigned int                VS_XY_INF_RETAIN : 1;
		unsigned int                 VS_Z_NAN_TO_INF : 1;
		unsigned int                 VS_Z_INF_RETAIN : 1;
		unsigned int                 VS_W_NAN_TO_INF : 1;
		unsigned int                 VS_W_INF_RETAIN : 1;
		unsigned int        VS_CLIP_DIST_INF_DISCARD : 1;
		unsigned int                                 : 5;
		unsigned int             VTE_NO_OUTPUT_NEG_0 : 1;
		unsigned int                                 : 11;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_NGG_CNTL {
	struct {
		unsigned int                VERTEX_REUSE_OFF : 1;
		unsigned int         INDEX_BUF_EDGE_FLAG_ENA : 1;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_POINT_CULL_RAD {
	struct {
		unsigned int                   DATA_REGISTER : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_POINT_SIZE {
	struct {
		unsigned int                   DATA_REGISTER : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_POINT_X_RAD {
	struct {
		unsigned int                   DATA_REGISTER : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_POINT_Y_RAD {
	struct {
		unsigned int                   DATA_REGISTER : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_RESET_DEBUG {
	struct {
		unsigned int            CL_TRIV_DISC_DISABLE : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_UCP_0_W {
	struct {
		unsigned int                   DATA_REGISTER : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_UCP_0_X {
	struct {
		unsigned int                   DATA_REGISTER : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_UCP_0_Y {
	struct {
		unsigned int                   DATA_REGISTER : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_UCP_0_Z {
	struct {
		unsigned int                   DATA_REGISTER : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_UCP_1_W {
	struct {
		unsigned int                   DATA_REGISTER : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_UCP_1_X {
	struct {
		unsigned int                   DATA_REGISTER : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_UCP_1_Y {
	struct {
		unsigned int                   DATA_REGISTER : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_UCP_1_Z {
	struct {
		unsigned int                   DATA_REGISTER : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_UCP_2_W {
	struct {
		unsigned int                   DATA_REGISTER : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_UCP_2_X {
	struct {
		unsigned int                   DATA_REGISTER : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_UCP_2_Y {
	struct {
		unsigned int                   DATA_REGISTER : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_UCP_2_Z {
	struct {
		unsigned int                   DATA_REGISTER : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_UCP_3_W {
	struct {
		unsigned int                   DATA_REGISTER : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_UCP_3_X {
	struct {
		unsigned int                   DATA_REGISTER : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_UCP_3_Y {
	struct {
		unsigned int                   DATA_REGISTER : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_UCP_3_Z {
	struct {
		unsigned int                   DATA_REGISTER : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_UCP_4_W {
	struct {
		unsigned int                   DATA_REGISTER : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_UCP_4_X {
	struct {
		unsigned int                   DATA_REGISTER : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_UCP_4_Y {
	struct {
		unsigned int                   DATA_REGISTER : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_UCP_4_Z {
	struct {
		unsigned int                   DATA_REGISTER : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_UCP_5_W {
	struct {
		unsigned int                   DATA_REGISTER : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_UCP_5_X {
	struct {
		unsigned int                   DATA_REGISTER : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_UCP_5_Y {
	struct {
		unsigned int                   DATA_REGISTER : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_UCP_5_Z {
	struct {
		unsigned int                   DATA_REGISTER : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_XOFFSET {
	struct {
		unsigned int                   VPORT_XOFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_XOFFSET_1 {
	struct {
		unsigned int                   VPORT_XOFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_XOFFSET_10 {
	struct {
		unsigned int                   VPORT_XOFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_XOFFSET_11 {
	struct {
		unsigned int                   VPORT_XOFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_XOFFSET_12 {
	struct {
		unsigned int                   VPORT_XOFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_XOFFSET_13 {
	struct {
		unsigned int                   VPORT_XOFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_XOFFSET_14 {
	struct {
		unsigned int                   VPORT_XOFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_XOFFSET_15 {
	struct {
		unsigned int                   VPORT_XOFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_XOFFSET_2 {
	struct {
		unsigned int                   VPORT_XOFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_XOFFSET_3 {
	struct {
		unsigned int                   VPORT_XOFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_XOFFSET_4 {
	struct {
		unsigned int                   VPORT_XOFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_XOFFSET_5 {
	struct {
		unsigned int                   VPORT_XOFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_XOFFSET_6 {
	struct {
		unsigned int                   VPORT_XOFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_XOFFSET_7 {
	struct {
		unsigned int                   VPORT_XOFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_XOFFSET_8 {
	struct {
		unsigned int                   VPORT_XOFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_XOFFSET_9 {
	struct {
		unsigned int                   VPORT_XOFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_XSCALE {
	struct {
		unsigned int                    VPORT_XSCALE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_XSCALE_1 {
	struct {
		unsigned int                    VPORT_XSCALE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_XSCALE_10 {
	struct {
		unsigned int                    VPORT_XSCALE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_XSCALE_11 {
	struct {
		unsigned int                    VPORT_XSCALE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_XSCALE_12 {
	struct {
		unsigned int                    VPORT_XSCALE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_XSCALE_13 {
	struct {
		unsigned int                    VPORT_XSCALE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_XSCALE_14 {
	struct {
		unsigned int                    VPORT_XSCALE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_XSCALE_15 {
	struct {
		unsigned int                    VPORT_XSCALE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_XSCALE_2 {
	struct {
		unsigned int                    VPORT_XSCALE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_XSCALE_3 {
	struct {
		unsigned int                    VPORT_XSCALE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_XSCALE_4 {
	struct {
		unsigned int                    VPORT_XSCALE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_XSCALE_5 {
	struct {
		unsigned int                    VPORT_XSCALE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_XSCALE_6 {
	struct {
		unsigned int                    VPORT_XSCALE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_XSCALE_7 {
	struct {
		unsigned int                    VPORT_XSCALE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_XSCALE_8 {
	struct {
		unsigned int                    VPORT_XSCALE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_XSCALE_9 {
	struct {
		unsigned int                    VPORT_XSCALE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_YOFFSET {
	struct {
		unsigned int                   VPORT_YOFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_YOFFSET_1 {
	struct {
		unsigned int                   VPORT_YOFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_YOFFSET_10 {
	struct {
		unsigned int                   VPORT_YOFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_YOFFSET_11 {
	struct {
		unsigned int                   VPORT_YOFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_YOFFSET_12 {
	struct {
		unsigned int                   VPORT_YOFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_YOFFSET_13 {
	struct {
		unsigned int                   VPORT_YOFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_YOFFSET_14 {
	struct {
		unsigned int                   VPORT_YOFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_YOFFSET_15 {
	struct {
		unsigned int                   VPORT_YOFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_YOFFSET_2 {
	struct {
		unsigned int                   VPORT_YOFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_YOFFSET_3 {
	struct {
		unsigned int                   VPORT_YOFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_YOFFSET_4 {
	struct {
		unsigned int                   VPORT_YOFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_YOFFSET_5 {
	struct {
		unsigned int                   VPORT_YOFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_YOFFSET_6 {
	struct {
		unsigned int                   VPORT_YOFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_YOFFSET_7 {
	struct {
		unsigned int                   VPORT_YOFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_YOFFSET_8 {
	struct {
		unsigned int                   VPORT_YOFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_YOFFSET_9 {
	struct {
		unsigned int                   VPORT_YOFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_YSCALE {
	struct {
		unsigned int                    VPORT_YSCALE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_YSCALE_1 {
	struct {
		unsigned int                    VPORT_YSCALE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_YSCALE_10 {
	struct {
		unsigned int                    VPORT_YSCALE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_YSCALE_11 {
	struct {
		unsigned int                    VPORT_YSCALE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_YSCALE_12 {
	struct {
		unsigned int                    VPORT_YSCALE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_YSCALE_13 {
	struct {
		unsigned int                    VPORT_YSCALE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_YSCALE_14 {
	struct {
		unsigned int                    VPORT_YSCALE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_YSCALE_15 {
	struct {
		unsigned int                    VPORT_YSCALE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_YSCALE_2 {
	struct {
		unsigned int                    VPORT_YSCALE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_YSCALE_3 {
	struct {
		unsigned int                    VPORT_YSCALE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_YSCALE_4 {
	struct {
		unsigned int                    VPORT_YSCALE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_YSCALE_5 {
	struct {
		unsigned int                    VPORT_YSCALE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_YSCALE_6 {
	struct {
		unsigned int                    VPORT_YSCALE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_YSCALE_7 {
	struct {
		unsigned int                    VPORT_YSCALE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_YSCALE_8 {
	struct {
		unsigned int                    VPORT_YSCALE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_YSCALE_9 {
	struct {
		unsigned int                    VPORT_YSCALE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_ZOFFSET {
	struct {
		unsigned int                   VPORT_ZOFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_ZOFFSET_1 {
	struct {
		unsigned int                   VPORT_ZOFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_ZOFFSET_10 {
	struct {
		unsigned int                   VPORT_ZOFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_ZOFFSET_11 {
	struct {
		unsigned int                   VPORT_ZOFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_ZOFFSET_12 {
	struct {
		unsigned int                   VPORT_ZOFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_ZOFFSET_13 {
	struct {
		unsigned int                   VPORT_ZOFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_ZOFFSET_14 {
	struct {
		unsigned int                   VPORT_ZOFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_ZOFFSET_15 {
	struct {
		unsigned int                   VPORT_ZOFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_ZOFFSET_2 {
	struct {
		unsigned int                   VPORT_ZOFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_ZOFFSET_3 {
	struct {
		unsigned int                   VPORT_ZOFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_ZOFFSET_4 {
	struct {
		unsigned int                   VPORT_ZOFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_ZOFFSET_5 {
	struct {
		unsigned int                   VPORT_ZOFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_ZOFFSET_6 {
	struct {
		unsigned int                   VPORT_ZOFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_ZOFFSET_7 {
	struct {
		unsigned int                   VPORT_ZOFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_ZOFFSET_8 {
	struct {
		unsigned int                   VPORT_ZOFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_ZOFFSET_9 {
	struct {
		unsigned int                   VPORT_ZOFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_ZSCALE {
	struct {
		unsigned int                    VPORT_ZSCALE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_ZSCALE_1 {
	struct {
		unsigned int                    VPORT_ZSCALE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_ZSCALE_10 {
	struct {
		unsigned int                    VPORT_ZSCALE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_ZSCALE_11 {
	struct {
		unsigned int                    VPORT_ZSCALE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_ZSCALE_12 {
	struct {
		unsigned int                    VPORT_ZSCALE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_ZSCALE_13 {
	struct {
		unsigned int                    VPORT_ZSCALE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_ZSCALE_14 {
	struct {
		unsigned int                    VPORT_ZSCALE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_ZSCALE_15 {
	struct {
		unsigned int                    VPORT_ZSCALE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_ZSCALE_2 {
	struct {
		unsigned int                    VPORT_ZSCALE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_ZSCALE_3 {
	struct {
		unsigned int                    VPORT_ZSCALE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_ZSCALE_4 {
	struct {
		unsigned int                    VPORT_ZSCALE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_ZSCALE_5 {
	struct {
		unsigned int                    VPORT_ZSCALE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_ZSCALE_6 {
	struct {
		unsigned int                    VPORT_ZSCALE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_ZSCALE_7 {
	struct {
		unsigned int                    VPORT_ZSCALE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_ZSCALE_8 {
	struct {
		unsigned int                    VPORT_ZSCALE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VPORT_ZSCALE_9 {
	struct {
		unsigned int                    VPORT_ZSCALE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VS_OUT_CNTL__GFX09 {
	struct {
		unsigned int                 CLIP_DIST_ENA_0 : 1;
		unsigned int                 CLIP_DIST_ENA_1 : 1;
		unsigned int                 CLIP_DIST_ENA_2 : 1;
		unsigned int                 CLIP_DIST_ENA_3 : 1;
		unsigned int                 CLIP_DIST_ENA_4 : 1;
		unsigned int                 CLIP_DIST_ENA_5 : 1;
		unsigned int                 CLIP_DIST_ENA_6 : 1;
		unsigned int                 CLIP_DIST_ENA_7 : 1;
		unsigned int                 CULL_DIST_ENA_0 : 1;
		unsigned int                 CULL_DIST_ENA_1 : 1;
		unsigned int                 CULL_DIST_ENA_2 : 1;
		unsigned int                 CULL_DIST_ENA_3 : 1;
		unsigned int                 CULL_DIST_ENA_4 : 1;
		unsigned int                 CULL_DIST_ENA_5 : 1;
		unsigned int                 CULL_DIST_ENA_6 : 1;
		unsigned int                 CULL_DIST_ENA_7 : 1;
		unsigned int              USE_VTX_POINT_SIZE : 1;
		unsigned int               USE_VTX_EDGE_FLAG : 1;
		unsigned int      USE_VTX_RENDER_TARGET_INDX : 1;
		unsigned int           USE_VTX_VIEWPORT_INDX : 1;
		unsigned int               USE_VTX_KILL_FLAG : 1;
		unsigned int             VS_OUT_MISC_VEC_ENA : 1;
		unsigned int          VS_OUT_CCDIST0_VEC_ENA : 1;
		unsigned int          VS_OUT_CCDIST1_VEC_ENA : 1;
		unsigned int        VS_OUT_MISC_SIDE_BUS_ENA : 1;
		unsigned int             USE_VTX_GS_CUT_FLAG : 1;
		unsigned int              USE_VTX_LINE_WIDTH : 1;
		unsigned int          USE_VTX_SHD_OBJPRIM_ID : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_CL_VTE_CNTL {
	struct {
		unsigned int               VPORT_X_SCALE_ENA : 1;
		unsigned int              VPORT_X_OFFSET_ENA : 1;
		unsigned int               VPORT_Y_SCALE_ENA : 1;
		unsigned int              VPORT_Y_OFFSET_ENA : 1;
		unsigned int               VPORT_Z_SCALE_ENA : 1;
		unsigned int              VPORT_Z_OFFSET_ENA : 1;
		unsigned int                                 : 2;
		unsigned int                      VTX_XY_FMT : 1;
		unsigned int                       VTX_Z_FMT : 1;
		unsigned int                      VTX_W0_FMT : 1;
		unsigned int                 PERFCOUNTER_REF : 1;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_AA_CONFIG {
	struct {
		unsigned int                MSAA_NUM_SAMPLES : 3;
		unsigned int                                 : 1;
		unsigned int           AA_MASK_CENTROID_DTMN : 1;
		unsigned int                                 : 8;
		unsigned int                 MAX_SAMPLE_DIST : 4;
		unsigned int                                 : 3;
		unsigned int            MSAA_EXPOSED_SAMPLES : 3;
		unsigned int                                 : 1;
		unsigned int          DETAIL_TO_EXPOSED_MODE : 2;
		unsigned int       COVERAGE_TO_SHADER_SELECT : 2;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_AA_MASK_X0Y0_X1Y0 {
	struct {
		unsigned int                    AA_MASK_X0Y0 : 16;
		unsigned int                    AA_MASK_X1Y0 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_AA_MASK_X0Y1_X1Y1 {
	struct {
		unsigned int                    AA_MASK_X0Y1 : 16;
		unsigned int                    AA_MASK_X1Y1 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0 {
	struct {
		unsigned int                            S0_X : 4;
		unsigned int                            S0_Y : 4;
		unsigned int                            S1_X : 4;
		unsigned int                            S1_Y : 4;
		unsigned int                            S2_X : 4;
		unsigned int                            S2_Y : 4;
		unsigned int                            S3_X : 4;
		unsigned int                            S3_Y : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1 {
	struct {
		unsigned int                            S4_X : 4;
		unsigned int                            S4_Y : 4;
		unsigned int                            S5_X : 4;
		unsigned int                            S5_Y : 4;
		unsigned int                            S6_X : 4;
		unsigned int                            S6_Y : 4;
		unsigned int                            S7_X : 4;
		unsigned int                            S7_Y : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2 {
	struct {
		unsigned int                            S8_X : 4;
		unsigned int                            S8_Y : 4;
		unsigned int                            S9_X : 4;
		unsigned int                            S9_Y : 4;
		unsigned int                           S10_X : 4;
		unsigned int                           S10_Y : 4;
		unsigned int                           S11_X : 4;
		unsigned int                           S11_Y : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3 {
	struct {
		unsigned int                           S12_X : 4;
		unsigned int                           S12_Y : 4;
		unsigned int                           S13_X : 4;
		unsigned int                           S13_Y : 4;
		unsigned int                           S14_X : 4;
		unsigned int                           S14_Y : 4;
		unsigned int                           S15_X : 4;
		unsigned int                           S15_Y : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0 {
	struct {
		unsigned int                            S0_X : 4;
		unsigned int                            S0_Y : 4;
		unsigned int                            S1_X : 4;
		unsigned int                            S1_Y : 4;
		unsigned int                            S2_X : 4;
		unsigned int                            S2_Y : 4;
		unsigned int                            S3_X : 4;
		unsigned int                            S3_Y : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1 {
	struct {
		unsigned int                            S4_X : 4;
		unsigned int                            S4_Y : 4;
		unsigned int                            S5_X : 4;
		unsigned int                            S5_Y : 4;
		unsigned int                            S6_X : 4;
		unsigned int                            S6_Y : 4;
		unsigned int                            S7_X : 4;
		unsigned int                            S7_Y : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2 {
	struct {
		unsigned int                            S8_X : 4;
		unsigned int                            S8_Y : 4;
		unsigned int                            S9_X : 4;
		unsigned int                            S9_Y : 4;
		unsigned int                           S10_X : 4;
		unsigned int                           S10_Y : 4;
		unsigned int                           S11_X : 4;
		unsigned int                           S11_Y : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3 {
	struct {
		unsigned int                           S12_X : 4;
		unsigned int                           S12_Y : 4;
		unsigned int                           S13_X : 4;
		unsigned int                           S13_Y : 4;
		unsigned int                           S14_X : 4;
		unsigned int                           S14_Y : 4;
		unsigned int                           S15_X : 4;
		unsigned int                           S15_Y : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0 {
	struct {
		unsigned int                            S0_X : 4;
		unsigned int                            S0_Y : 4;
		unsigned int                            S1_X : 4;
		unsigned int                            S1_Y : 4;
		unsigned int                            S2_X : 4;
		unsigned int                            S2_Y : 4;
		unsigned int                            S3_X : 4;
		unsigned int                            S3_Y : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1 {
	struct {
		unsigned int                            S4_X : 4;
		unsigned int                            S4_Y : 4;
		unsigned int                            S5_X : 4;
		unsigned int                            S5_Y : 4;
		unsigned int                            S6_X : 4;
		unsigned int                            S6_Y : 4;
		unsigned int                            S7_X : 4;
		unsigned int                            S7_Y : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2 {
	struct {
		unsigned int                            S8_X : 4;
		unsigned int                            S8_Y : 4;
		unsigned int                            S9_X : 4;
		unsigned int                            S9_Y : 4;
		unsigned int                           S10_X : 4;
		unsigned int                           S10_Y : 4;
		unsigned int                           S11_X : 4;
		unsigned int                           S11_Y : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3 {
	struct {
		unsigned int                           S12_X : 4;
		unsigned int                           S12_Y : 4;
		unsigned int                           S13_X : 4;
		unsigned int                           S13_Y : 4;
		unsigned int                           S14_X : 4;
		unsigned int                           S14_Y : 4;
		unsigned int                           S15_X : 4;
		unsigned int                           S15_Y : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0 {
	struct {
		unsigned int                            S0_X : 4;
		unsigned int                            S0_Y : 4;
		unsigned int                            S1_X : 4;
		unsigned int                            S1_Y : 4;
		unsigned int                            S2_X : 4;
		unsigned int                            S2_Y : 4;
		unsigned int                            S3_X : 4;
		unsigned int                            S3_Y : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1 {
	struct {
		unsigned int                            S4_X : 4;
		unsigned int                            S4_Y : 4;
		unsigned int                            S5_X : 4;
		unsigned int                            S5_Y : 4;
		unsigned int                            S6_X : 4;
		unsigned int                            S6_Y : 4;
		unsigned int                            S7_X : 4;
		unsigned int                            S7_Y : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2 {
	struct {
		unsigned int                            S8_X : 4;
		unsigned int                            S8_Y : 4;
		unsigned int                            S9_X : 4;
		unsigned int                            S9_Y : 4;
		unsigned int                           S10_X : 4;
		unsigned int                           S10_Y : 4;
		unsigned int                           S11_X : 4;
		unsigned int                           S11_Y : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3 {
	struct {
		unsigned int                           S12_X : 4;
		unsigned int                           S12_Y : 4;
		unsigned int                           S13_X : 4;
		unsigned int                           S13_Y : 4;
		unsigned int                           S14_X : 4;
		unsigned int                           S14_Y : 4;
		unsigned int                           S15_X : 4;
		unsigned int                           S15_Y : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_BINNER_CNTL_0 {
	struct {
		unsigned int                    BINNING_MODE : 2;
		unsigned int                      BIN_SIZE_X : 1;
		unsigned int                      BIN_SIZE_Y : 1;
		unsigned int               BIN_SIZE_X_EXTEND : 3;
		unsigned int               BIN_SIZE_Y_EXTEND : 3;
		unsigned int          CONTEXT_STATES_PER_BIN : 3;
		unsigned int       PERSISTENT_STATES_PER_BIN : 5;
		unsigned int           DISABLE_START_OF_PRIM : 1;
		unsigned int                 FPOVS_PER_BATCH : 8;
		unsigned int           OPTIMAL_BIN_SELECTION : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_BINNER_CNTL_1 {
	struct {
		unsigned int                 MAX_ALLOC_COUNT : 16;
		unsigned int              MAX_PRIM_PER_BATCH : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_BINNER_EVENT_CNTL_0 {
	struct {
		unsigned int                                 : 2;
		unsigned int          SAMPLE_STREAMOUTSTATS1 : 2;
		unsigned int          SAMPLE_STREAMOUTSTATS2 : 2;
		unsigned int          SAMPLE_STREAMOUTSTATS3 : 2;
		unsigned int                  CACHE_FLUSH_TS : 2;
		unsigned int                    CONTEXT_DONE : 2;
		unsigned int                     CACHE_FLUSH : 2;
		unsigned int                CS_PARTIAL_FLUSH : 2;
		unsigned int              VGT_STREAMOUT_SYNC : 2;
		unsigned int                                 : 2;
		unsigned int             VGT_STREAMOUT_RESET : 2;
		unsigned int             END_OF_PIPE_INCR_DE : 2;
		unsigned int              END_OF_PIPE_IB_END : 2;
		unsigned int                     RST_PIX_CNT : 2;
		unsigned int                     BREAK_BATCH : 2;
		unsigned int                VS_PARTIAL_FLUSH : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_BINNER_EVENT_CNTL_1__GFX09 {
	struct {
		unsigned int                PS_PARTIAL_FLUSH : 2;
		unsigned int                 FLUSH_HS_OUTPUT : 2;
		unsigned int                      FLUSH_DFSM : 2;
		unsigned int             RESET_TO_LOWEST_VGT : 2;
		unsigned int    CACHE_FLUSH_AND_INV_TS_EVENT : 2;
		unsigned int                      ZPASS_DONE : 2;
		unsigned int       CACHE_FLUSH_AND_INV_EVENT : 2;
		unsigned int               PERFCOUNTER_START : 2;
		unsigned int                PERFCOUNTER_STOP : 2;
		unsigned int              PIPELINESTAT_START : 2;
		unsigned int               PIPELINESTAT_STOP : 2;
		unsigned int              PERFCOUNTER_SAMPLE : 2;
		unsigned int                 FLUSH_ES_OUTPUT : 2;
		unsigned int                 FLUSH_GS_OUTPUT : 2;
		unsigned int             SAMPLE_PIPELINESTAT : 2;
		unsigned int           SO_VGTSTREAMOUT_FLUSH : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_BINNER_EVENT_CNTL_2 {
	struct {
		unsigned int           SAMPLE_STREAMOUTSTATS : 2;
		unsigned int                   RESET_VTX_CNT : 2;
		unsigned int              BLOCK_CONTEXT_DONE : 2;
		unsigned int          CS_CONTEXT_DONE__GFX09 : 2;
		unsigned int                       VGT_FLUSH : 2;
		unsigned int                   TGID_ROLLOVER : 2;
		unsigned int                    SQ_NON_EVENT : 2;
		unsigned int                  SC_SEND_DB_VPZ : 2;
		unsigned int               BOTTOM_OF_PIPE_TS : 2;
		unsigned int              FLUSH_SX_TS__GFX09 : 2;
		unsigned int          DB_CACHE_FLUSH_AND_INV : 2;
		unsigned int        FLUSH_AND_INV_DB_DATA_TS : 2;
		unsigned int           FLUSH_AND_INV_DB_META : 2;
		unsigned int        FLUSH_AND_INV_CB_DATA_TS : 2;
		unsigned int           FLUSH_AND_INV_CB_META : 2;
		unsigned int                         CS_DONE : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_BINNER_EVENT_CNTL_3__GFX09 {
	struct {
		unsigned int                         PS_DONE : 2;
		unsigned int     FLUSH_AND_INV_CB_PIXEL_DATA : 2;
		unsigned int           SX_CB_RAT_ACK_REQUEST : 2;
		unsigned int              THREAD_TRACE_START : 2;
		unsigned int               THREAD_TRACE_STOP : 2;
		unsigned int             THREAD_TRACE_MARKER : 2;
		unsigned int              THREAD_TRACE_FLUSH : 2;
		unsigned int             THREAD_TRACE_FINISH : 2;
		unsigned int         PIXEL_PIPE_STAT_CONTROL : 2;
		unsigned int            PIXEL_PIPE_STAT_DUMP : 2;
		unsigned int           PIXEL_PIPE_STAT_RESET : 2;
		unsigned int                 CONTEXT_SUSPEND : 2;
		unsigned int              OFFCHIP_HS_DEALLOC : 2;
		unsigned int             ENABLE_NGG_PIPELINE : 2;
		unsigned int          ENABLE_LEGACY_PIPELINE : 2;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_BINNER_PERF_CNTL_0 {
	struct {
		unsigned int    BIN_HIST_NUM_PRIMS_THRESHOLD : 10;
		unsigned int  BATCH_HIST_NUM_PRIMS_THRESHOLD : 10;
		unsigned int  BIN_HIST_NUM_CONTEXT_THRESHOLD : 3;
		unsigned int BATCH_HIST_NUM_CONTEXT_THRESHOLD : 3;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_BINNER_PERF_CNTL_1 {
	struct {
		unsigned int BIN_HIST_NUM_PERSISTENT_STATE_THRESHOLD : 5;
		unsigned int BATCH_HIST_NUM_PERSISTENT_STATE_THRESHOLD : 5;
		unsigned int BATCH_HIST_NUM_TRIV_REJECTED_PRIMS_THRESHOLD : 16;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_BINNER_PERF_CNTL_2 {
	struct {
		unsigned int BATCH_HIST_NUM_ROWS_PER_PRIM_THRESHOLD : 11;
		unsigned int BATCH_HIST_NUM_COLUMNS_PER_ROW_THRESHOLD : 11;
		unsigned int                                 : 10;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_BINNER_PERF_CNTL_3 {
	struct {
		unsigned int BATCH_HIST_NUM_PS_WAVE_BREAKS_THRESHOLD : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_BINNER_TIMEOUT_COUNTER {
	struct {
		unsigned int                       THRESHOLD : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_CENTROID_PRIORITY_0 {
	struct {
		unsigned int                      DISTANCE_0 : 4;
		unsigned int                      DISTANCE_1 : 4;
		unsigned int                      DISTANCE_2 : 4;
		unsigned int                      DISTANCE_3 : 4;
		unsigned int                      DISTANCE_4 : 4;
		unsigned int                      DISTANCE_5 : 4;
		unsigned int                      DISTANCE_6 : 4;
		unsigned int                      DISTANCE_7 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_CENTROID_PRIORITY_1 {
	struct {
		unsigned int                      DISTANCE_8 : 4;
		unsigned int                      DISTANCE_9 : 4;
		unsigned int                     DISTANCE_10 : 4;
		unsigned int                     DISTANCE_11 : 4;
		unsigned int                     DISTANCE_12 : 4;
		unsigned int                     DISTANCE_13 : 4;
		unsigned int                     DISTANCE_14 : 4;
		unsigned int                     DISTANCE_15 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_CLIPRECT_0_BR {
	struct {
		unsigned int                            BR_X : 15;
		unsigned int                                 : 1;
		unsigned int                            BR_Y : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_CLIPRECT_0_TL {
	struct {
		unsigned int                            TL_X : 15;
		unsigned int                                 : 1;
		unsigned int                            TL_Y : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_CLIPRECT_1_BR {
	struct {
		unsigned int                            BR_X : 15;
		unsigned int                                 : 1;
		unsigned int                            BR_Y : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_CLIPRECT_1_TL {
	struct {
		unsigned int                            TL_X : 15;
		unsigned int                                 : 1;
		unsigned int                            TL_Y : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_CLIPRECT_2_BR {
	struct {
		unsigned int                            BR_X : 15;
		unsigned int                                 : 1;
		unsigned int                            BR_Y : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_CLIPRECT_2_TL {
	struct {
		unsigned int                            TL_X : 15;
		unsigned int                                 : 1;
		unsigned int                            TL_Y : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_CLIPRECT_3_BR {
	struct {
		unsigned int                            BR_X : 15;
		unsigned int                                 : 1;
		unsigned int                            BR_Y : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_CLIPRECT_3_TL {
	struct {
		unsigned int                            TL_X : 15;
		unsigned int                                 : 1;
		unsigned int                            TL_Y : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_CLIPRECT_RULE {
	struct {
		unsigned int                       CLIP_RULE : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_CONSERVATIVE_RASTERIZATION_CNTL {
	struct {
		unsigned int                OVER_RAST_ENABLE : 1;
		unsigned int         OVER_RAST_SAMPLE_SELECT : 4;
		unsigned int               UNDER_RAST_ENABLE : 1;
		unsigned int        UNDER_RAST_SAMPLE_SELECT : 4;
		unsigned int   PBB_UNCERTAINTY_REGION_ENABLE : 1;
		unsigned int                  ZMM_TRI_EXTENT : 1;
		unsigned int                  ZMM_TRI_OFFSET : 1;
		unsigned int OVERRIDE_OVER_RAST_INNER_TO_NORMAL : 1;
		unsigned int OVERRIDE_UNDER_RAST_INNER_TO_NORMAL : 1;
		unsigned int DEGENERATE_OVERRIDE_INNER_TO_NORMAL_DISABLE : 1;
		unsigned int         UNCERTAINTY_REGION_MODE : 2;
		unsigned int OUTER_UNCERTAINTY_EDGERULE_OVERRIDE : 1;
		unsigned int INNER_UNCERTAINTY_EDGERULE_OVERRIDE : 1;
		unsigned int       NULL_SQUAD_AA_MASK_ENABLE : 1;
		unsigned int         COVERAGE_AA_MASK_ENABLE : 1;
		unsigned int             PREZ_AA_MASK_ENABLE : 1;
		unsigned int            POSTZ_AA_MASK_ENABLE : 1;
		unsigned int        CENTROID_SAMPLE_OVERRIDE : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_DEBUG_DATA {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_DSM_CNTL {
	struct {
		unsigned int                 FORCE_EOV_REZ_0 : 1;
		unsigned int                 FORCE_EOV_REZ_1 : 1;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_EDGERULE {
	struct {
		unsigned int                          ER_TRI : 4;
		unsigned int                        ER_POINT : 4;
		unsigned int                         ER_RECT : 4;
		unsigned int                      ER_LINE_LR : 6;
		unsigned int                      ER_LINE_RL : 6;
		unsigned int                      ER_LINE_TB : 4;
		unsigned int                      ER_LINE_BT : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_ENHANCE {
	struct {
		unsigned int       ENABLE_PA_SC_OUT_OF_ORDER : 1;
		unsigned int          DISABLE_SC_DB_TILE_FIX : 1;
		unsigned int        DISABLE_AA_MASK_FULL_FIX : 1;
		unsigned int  ENABLE_1XMSAA_SAMPLE_LOCATIONS : 1;
		unsigned int ENABLE_1XMSAA_SAMPLE_LOC_CENTROID : 1;
		unsigned int             DISABLE_SCISSOR_FIX : 1;
		unsigned int     SEND_UNLIT_STILES_TO_PACKER : 1;
		unsigned int DISABLE_DUALGRAD_PERF_OPTIMIZATION : 1;
		unsigned int   DISABLE_SC_PROCESS_RESET_PRIM : 1;
		unsigned int DISABLE_SC_PROCESS_RESET_SUPERTILE : 1;
		unsigned int   DISABLE_SC_PROCESS_RESET_TILE : 1;
		unsigned int          DISABLE_PA_SC_GUIDANCE : 1;
		unsigned int DISABLE_EOV_ALL_CTRL_ONLY_COMBINATIONS : 1;
		unsigned int ENABLE_MULTICYCLE_BUBBLE_FREEZE : 1;
		unsigned int DISABLE_OUT_OF_ORDER_PA_SC_GUIDANCE : 1;
		unsigned int   ENABLE_OUT_OF_ORDER_POLY_MODE : 1;
		unsigned int DISABLE_OUT_OF_ORDER_EOP_SYNC_NULL_PRIMS_LAST : 1;
		unsigned int DISABLE_OUT_OF_ORDER_THRESHOLD_SWITCHING : 1;
		unsigned int ENABLE_OUT_OF_ORDER_THRESHOLD_SWITCH_AT_EOPG_ONLY : 1;
		unsigned int DISABLE_OUT_OF_ORDER_DESIRED_FIFO_EMPTY_SWITCHING : 1;
		unsigned int DISABLE_OUT_OF_ORDER_SELECTED_FIFO_EMPTY_SWITCHING : 1;
		unsigned int DISABLE_OUT_OF_ORDER_EMPTY_SWITCHING_HYSTERYSIS : 1;
		unsigned int ENABLE_OUT_OF_ORDER_DESIRED_FIFO_IS_NEXT_FEID : 1;
		unsigned int DISABLE_OOO_NO_EOPG_SKEW_DESIRED_FIFO_IS_CURRENT_FIFO : 1;
		unsigned int OOO_DISABLE_EOP_ON_FIRST_LIVE_PRIM_HIT : 1;
		unsigned int OOO_DISABLE_EOPG_SKEW_THRESHOLD_SWITCHING : 1;
		unsigned int  DISABLE_EOP_LINE_STIPPLE_RESET : 1;
		unsigned int DISABLE_VPZ_EOP_LINE_STIPPLE_RESET : 1;
		unsigned int IOO_DISABLE_SCAN_UNSELECTED_FIFOS_FOR_DUAL_GFX_RING_CHANGE : 1;
		unsigned int OOO_USE_ABSOLUTE_FIFO_COUNT_IN_THRESHOLD_SWITCHING : 1;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_ENHANCE_1__GFX09 {
	struct {
		unsigned int  REALIGN_DQUADS_OVERRIDE_ENABLE : 1;
		unsigned int         REALIGN_DQUADS_OVERRIDE : 2;
		unsigned int              DISABLE_SC_BINNING : 1;
		unsigned int                      BYPASS_PBB : 1;
		unsigned int                      ECO_SPARE0 : 1;
		unsigned int                      ECO_SPARE1 : 1;
		unsigned int                      ECO_SPARE2 : 1;
		unsigned int                      ECO_SPARE3 : 1;
		unsigned int    DISABLE_SC_PROCESS_RESET_PBB : 1;
		unsigned int         DISABLE_PBB_SCISSOR_OPT : 1;
		unsigned int ENABLE_DFSM_FLUSH_EVENT_TO_FLUSH_POPS_CAM : 1;
		unsigned int    DEBUG_PIXEL_PICKER_XY_UNPACK : 1;
		unsigned int DISABLE_PACKER_GRAD_FDCE_ENHANCE : 1;
		unsigned int DISABLE_SC_DB_TILE_INTF_FINE_CLOCK_GATE : 1;
		unsigned int DISABLE_SC_PIPELINE_RESET_LEGACY_MODE_TRANSITION : 1;
		unsigned int      DISABLE_PACKER_ODC_ENHANCE : 1;
		unsigned int ALLOW_SCALE_LINE_WIDTH_PAD_WITH_BINNING : 1;
		unsigned int           OPTIMAL_BIN_SELECTION : 1;
		unsigned int    DISABLE_FORCE_SOP_ALL_EVENTS : 1;
		unsigned int    DISABLE_PBB_CLK_OPTIMIZATION : 1;
		unsigned int DISABLE_PBB_SCISSOR_CLK_OPTIMIZATION : 1;
		unsigned int DISABLE_PBB_BINNING_CLK_OPTIMIZATION : 1;
		unsigned int                            RSVD : 9;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_FIFO_DEPTH_CNTL {
	struct {
		unsigned int                           DEPTH : 10;
		unsigned int                                 : 22;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_FIFO_SIZE {
	struct {
		unsigned int      SC_FRONTEND_PRIM_FIFO_SIZE : 6;
		unsigned int       SC_BACKEND_PRIM_FIFO_SIZE : 9;
		unsigned int           SC_HIZ_TILE_FIFO_SIZE : 6;
		unsigned int        SC_EARLYZ_TILE_FIFO_SIZE : 11;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_FORCE_EOV_MAX_CNTS {
	struct {
		unsigned int           FORCE_EOV_MAX_CLK_CNT : 16;
		unsigned int           FORCE_EOV_MAX_REZ_CNT : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_GENERIC_SCISSOR_BR {
	struct {
		unsigned int                            BR_X : 15;
		unsigned int                                 : 1;
		unsigned int                            BR_Y : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_GENERIC_SCISSOR_TL {
	struct {
		unsigned int                            TL_X : 15;
		unsigned int                                 : 1;
		unsigned int                            TL_Y : 15;
		unsigned int           WINDOW_OFFSET_DISABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_HORIZ_GRID {
	struct {
		unsigned int                         TOP_QTR : 8;
		unsigned int                        TOP_HALF : 8;
		unsigned int                        BOT_HALF : 8;
		unsigned int                         BOT_QTR : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_HP3D_TRAP_SCREEN_COUNT {
	struct {
		unsigned int                           COUNT : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_HP3D_TRAP_SCREEN_H {
	struct {
		unsigned int                         X_COORD : 14;
		unsigned int                                 : 18;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_HP3D_TRAP_SCREEN_HV_EN {
	struct {
		unsigned int            ENABLE_HV_PRE_SHADER : 1;
		unsigned int     FORCE_PRE_SHADER_ALL_PIXELS : 1;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_HP3D_TRAP_SCREEN_HV_LOCK {
	struct {
		unsigned int         DISABLE_NON_PRIV_WRITES : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_HP3D_TRAP_SCREEN_OCCURRENCE {
	struct {
		unsigned int                           COUNT : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_HP3D_TRAP_SCREEN_V {
	struct {
		unsigned int                         Y_COORD : 14;
		unsigned int                                 : 18;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_IF_FIFO_SIZE {
	struct {
		unsigned int         SC_DB_TILE_IF_FIFO_SIZE : 6;
		unsigned int         SC_DB_QUAD_IF_FIFO_SIZE : 6;
		unsigned int             SC_SPI_IF_FIFO_SIZE : 6;
		unsigned int             SC_BCI_IF_FIFO_SIZE : 6;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_LEFT_VERT_GRID {
	struct {
		unsigned int                        LEFT_QTR : 8;
		unsigned int                       LEFT_HALF : 8;
		unsigned int                      RIGHT_HALF : 8;
		unsigned int                       RIGHT_QTR : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_LINE_CNTL {
	struct {
		unsigned int                                 : 9;
		unsigned int               EXPAND_LINE_WIDTH : 1;
		unsigned int                      LAST_PIXEL : 1;
		unsigned int        PERPENDICULAR_ENDCAP_ENA : 1;
		unsigned int           DX10_DIAMOND_TEST_ENA : 1;
		unsigned int                                 : 19;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_LINE_STIPPLE {
	struct {
		unsigned int                    LINE_PATTERN : 16;
		unsigned int                    REPEAT_COUNT : 8;
		unsigned int                                 : 4;
		unsigned int               PATTERN_BIT_ORDER : 1;
		unsigned int                 AUTO_RESET_CNTL : 2;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_LINE_STIPPLE_STATE {
	struct {
		unsigned int                     CURRENT_PTR : 4;
		unsigned int                                 : 4;
		unsigned int                   CURRENT_COUNT : 8;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_MODE_CNTL_0 {
	struct {
		unsigned int                     MSAA_ENABLE : 1;
		unsigned int            VPORT_SCISSOR_ENABLE : 1;
		unsigned int             LINE_STIPPLE_ENABLE : 1;
		unsigned int        SEND_UNLIT_STILES_TO_PKR : 1;
		unsigned int            SCALE_LINE_WIDTH_PAD : 1;
		unsigned int          ALTERNATE_RBS_PER_TILE : 1;
		unsigned int   COARSE_TILE_STARTS_ON_EVEN_RB : 1;
		unsigned int                                 : 25;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_MODE_CNTL_1 {
	struct {
		unsigned int                       WALK_SIZE : 1;
		unsigned int                  WALK_ALIGNMENT : 1;
		unsigned int        WALK_ALIGN8_PRIM_FITS_ST : 1;
		unsigned int               WALK_FENCE_ENABLE : 1;
		unsigned int                 WALK_FENCE_SIZE : 3;
		unsigned int     SUPERTILE_WALK_ORDER_ENABLE : 1;
		unsigned int          TILE_WALK_ORDER_ENABLE : 1;
		unsigned int              TILE_COVER_DISABLE : 1;
		unsigned int           TILE_COVER_NO_SCISSOR : 1;
		unsigned int                 ZMM_LINE_EXTENT : 1;
		unsigned int                 ZMM_LINE_OFFSET : 1;
		unsigned int                 ZMM_RECT_EXTENT : 1;
		unsigned int              KILL_PIX_POST_HI_Z : 1;
		unsigned int       KILL_PIX_POST_DETAIL_MASK : 1;
		unsigned int                  PS_ITER_SAMPLE : 1;
		unsigned int MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE : 1;
		unsigned int      MULTI_GPU_SUPERTILE_ENABLE : 1;
		unsigned int          GPU_ID_OVERRIDE_ENABLE : 1;
		unsigned int                 GPU_ID_OVERRIDE : 4;
		unsigned int   MULTI_GPU_PRIM_DISCARD_ENABLE : 1;
		unsigned int         FORCE_EOV_CNTDWN_ENABLE : 1;
		unsigned int            FORCE_EOV_REZ_ENABLE : 1;
		unsigned int   OUT_OF_ORDER_PRIMITIVE_ENABLE : 1;
		unsigned int         OUT_OF_ORDER_WATER_MARK : 3;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_NGG_MODE_CNTL {
	struct {
		unsigned int            MAX_DEALLOCS_IN_WAVE : 11;
		unsigned int                                 : 5;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_P3D_TRAP_SCREEN_COUNT {
	struct {
		unsigned int                           COUNT : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_P3D_TRAP_SCREEN_H {
	struct {
		unsigned int                         X_COORD : 14;
		unsigned int                                 : 18;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_P3D_TRAP_SCREEN_HV_EN {
	struct {
		unsigned int            ENABLE_HV_PRE_SHADER : 1;
		unsigned int     FORCE_PRE_SHADER_ALL_PIXELS : 1;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_P3D_TRAP_SCREEN_HV_LOCK {
	struct {
		unsigned int         DISABLE_NON_PRIV_WRITES : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_P3D_TRAP_SCREEN_OCCURRENCE {
	struct {
		unsigned int                           COUNT : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_P3D_TRAP_SCREEN_V {
	struct {
		unsigned int                         Y_COORD : 14;
		unsigned int                                 : 18;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_PERFCOUNTER0_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_PERFCOUNTER0_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_PERFCOUNTER0_SELECT {
	struct {
		unsigned int                        PERF_SEL : 10;
		unsigned int                       PERF_SEL1 : 10;
		unsigned int                       CNTR_MODE : 4;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_PERFCOUNTER0_SELECT1 {
	struct {
		unsigned int                       PERF_SEL2 : 10;
		unsigned int                       PERF_SEL3 : 10;
		unsigned int                                 : 4;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_PERFCOUNTER1_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_PERFCOUNTER1_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_PERFCOUNTER1_SELECT {
	struct {
		unsigned int                        PERF_SEL : 10;
		unsigned int                                 : 22;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_PERFCOUNTER2_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_PERFCOUNTER2_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_PERFCOUNTER2_SELECT {
	struct {
		unsigned int                        PERF_SEL : 10;
		unsigned int                                 : 22;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_PERFCOUNTER3_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_PERFCOUNTER3_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_PERFCOUNTER3_SELECT {
	struct {
		unsigned int                        PERF_SEL : 10;
		unsigned int                                 : 22;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_PERFCOUNTER4_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_PERFCOUNTER4_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_PERFCOUNTER4_SELECT {
	struct {
		unsigned int                        PERF_SEL : 10;
		unsigned int                                 : 22;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_PERFCOUNTER5_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_PERFCOUNTER5_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_PERFCOUNTER5_SELECT {
	struct {
		unsigned int                        PERF_SEL : 10;
		unsigned int                                 : 22;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_PERFCOUNTER6_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_PERFCOUNTER6_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_PERFCOUNTER6_SELECT {
	struct {
		unsigned int                        PERF_SEL : 10;
		unsigned int                                 : 22;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_PERFCOUNTER7_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_PERFCOUNTER7_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_PERFCOUNTER7_SELECT {
	struct {
		unsigned int                        PERF_SEL : 10;
		unsigned int                                 : 22;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_PKR_WAVE_TABLE_CNTL {
	struct {
		unsigned int                            SIZE : 6;
		unsigned int                                 : 26;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_RASTER_CONFIG__GFX09 {
	struct {
		unsigned int                     RB_MAP_PKR0 : 2;
		unsigned int                     RB_MAP_PKR1 : 2;
		unsigned int                        RB_XSEL2 : 2;
		unsigned int                         RB_XSEL : 1;
		unsigned int                         RB_YSEL : 1;
		unsigned int                         PKR_MAP : 2;
		unsigned int                        PKR_XSEL : 2;
		unsigned int                        PKR_YSEL : 2;
		unsigned int                       PKR_XSEL2 : 2;
		unsigned int                          SC_MAP : 2;
		unsigned int                         SC_XSEL : 2;
		unsigned int                         SC_YSEL : 2;
		unsigned int                                 : 2;
		unsigned int                          SE_MAP : 2;
		unsigned int                         SE_XSEL : 3;
		unsigned int                         SE_YSEL : 3;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_RASTER_CONFIG_1__GFX09 {
	struct {
		unsigned int                     SE_PAIR_MAP : 2;
		unsigned int                    SE_PAIR_XSEL : 3;
		unsigned int                    SE_PAIR_YSEL : 3;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_RIGHT_VERT_GRID {
	struct {
		unsigned int                        LEFT_QTR : 8;
		unsigned int                       LEFT_HALF : 8;
		unsigned int                      RIGHT_HALF : 8;
		unsigned int                       RIGHT_QTR : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_SCREEN_EXTENT_CONTROL {
	struct {
		unsigned int               SLICE_EVEN_ENABLE : 2;
		unsigned int                SLICE_ODD_ENABLE : 2;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_SCREEN_EXTENT_MAX_0 {
	struct {
		unsigned int                               X : 16;
		unsigned int                               Y : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_SCREEN_EXTENT_MAX_1 {
	struct {
		unsigned int                               X : 16;
		unsigned int                               Y : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_SCREEN_EXTENT_MIN_0 {
	struct {
		unsigned int                               X : 16;
		unsigned int                               Y : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_SCREEN_EXTENT_MIN_1 {
	struct {
		unsigned int                               X : 16;
		unsigned int                               Y : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_SCREEN_SCISSOR_BR {
	struct {
		unsigned int                            BR_X : 16;
		unsigned int                            BR_Y : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_SCREEN_SCISSOR_TL {
	struct {
		unsigned int                            TL_X : 16;
		unsigned int                            TL_Y : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_SHADER_CONTROL {
	struct {
		unsigned int    REALIGN_DQUADS_AFTER_N_WAVES : 2;
		unsigned int           LOAD_COLLISION_WAVEID : 1;
		unsigned int        LOAD_INTRAWAVE_COLLISION : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 27;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_TILE_STEERING_CREST_OVERRIDE {
	struct {
		unsigned int              ONE_RB_MODE_ENABLE : 1;
		unsigned int                       SE_SELECT : 2;
		unsigned int                                 : 2;
		unsigned int                       RB_SELECT : 2;
		unsigned int                                 : 1;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_TILE_STEERING_OVERRIDE {
	struct {
		unsigned int                          ENABLE : 1;
		unsigned int                          NUM_SE : 2;
		unsigned int                                 : 2;
		unsigned int                   NUM_RB_PER_SE : 2;
		unsigned int                                 : 1;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_TRAP_SCREEN_COUNT {
	struct {
		unsigned int                           COUNT : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_TRAP_SCREEN_H {
	struct {
		unsigned int                         X_COORD : 14;
		unsigned int                                 : 18;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_TRAP_SCREEN_HV_EN {
	struct {
		unsigned int            ENABLE_HV_PRE_SHADER : 1;
		unsigned int     FORCE_PRE_SHADER_ALL_PIXELS : 1;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_TRAP_SCREEN_HV_LOCK {
	struct {
		unsigned int         DISABLE_NON_PRIV_WRITES : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_TRAP_SCREEN_OCCURRENCE {
	struct {
		unsigned int                           COUNT : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_TRAP_SCREEN_V {
	struct {
		unsigned int                         Y_COORD : 14;
		unsigned int                                 : 18;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_SCISSOR_0_BR {
	struct {
		unsigned int                            BR_X : 15;
		unsigned int                                 : 1;
		unsigned int                            BR_Y : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_SCISSOR_0_TL {
	struct {
		unsigned int                            TL_X : 15;
		unsigned int                                 : 1;
		unsigned int                            TL_Y : 15;
		unsigned int           WINDOW_OFFSET_DISABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_SCISSOR_10_BR {
	struct {
		unsigned int                            BR_X : 15;
		unsigned int                                 : 1;
		unsigned int                            BR_Y : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_SCISSOR_10_TL {
	struct {
		unsigned int                            TL_X : 15;
		unsigned int                                 : 1;
		unsigned int                            TL_Y : 15;
		unsigned int           WINDOW_OFFSET_DISABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_SCISSOR_11_BR {
	struct {
		unsigned int                            BR_X : 15;
		unsigned int                                 : 1;
		unsigned int                            BR_Y : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_SCISSOR_11_TL {
	struct {
		unsigned int                            TL_X : 15;
		unsigned int                                 : 1;
		unsigned int                            TL_Y : 15;
		unsigned int           WINDOW_OFFSET_DISABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_SCISSOR_12_BR {
	struct {
		unsigned int                            BR_X : 15;
		unsigned int                                 : 1;
		unsigned int                            BR_Y : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_SCISSOR_12_TL {
	struct {
		unsigned int                            TL_X : 15;
		unsigned int                                 : 1;
		unsigned int                            TL_Y : 15;
		unsigned int           WINDOW_OFFSET_DISABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_SCISSOR_13_BR {
	struct {
		unsigned int                            BR_X : 15;
		unsigned int                                 : 1;
		unsigned int                            BR_Y : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_SCISSOR_13_TL {
	struct {
		unsigned int                            TL_X : 15;
		unsigned int                                 : 1;
		unsigned int                            TL_Y : 15;
		unsigned int           WINDOW_OFFSET_DISABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_SCISSOR_14_BR {
	struct {
		unsigned int                            BR_X : 15;
		unsigned int                                 : 1;
		unsigned int                            BR_Y : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_SCISSOR_14_TL {
	struct {
		unsigned int                            TL_X : 15;
		unsigned int                                 : 1;
		unsigned int                            TL_Y : 15;
		unsigned int           WINDOW_OFFSET_DISABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_SCISSOR_15_BR {
	struct {
		unsigned int                            BR_X : 15;
		unsigned int                                 : 1;
		unsigned int                            BR_Y : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_SCISSOR_15_TL {
	struct {
		unsigned int                            TL_X : 15;
		unsigned int                                 : 1;
		unsigned int                            TL_Y : 15;
		unsigned int           WINDOW_OFFSET_DISABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_SCISSOR_1_BR {
	struct {
		unsigned int                            BR_X : 15;
		unsigned int                                 : 1;
		unsigned int                            BR_Y : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_SCISSOR_1_TL {
	struct {
		unsigned int                            TL_X : 15;
		unsigned int                                 : 1;
		unsigned int                            TL_Y : 15;
		unsigned int           WINDOW_OFFSET_DISABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_SCISSOR_2_BR {
	struct {
		unsigned int                            BR_X : 15;
		unsigned int                                 : 1;
		unsigned int                            BR_Y : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_SCISSOR_2_TL {
	struct {
		unsigned int                            TL_X : 15;
		unsigned int                                 : 1;
		unsigned int                            TL_Y : 15;
		unsigned int           WINDOW_OFFSET_DISABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_SCISSOR_3_BR {
	struct {
		unsigned int                            BR_X : 15;
		unsigned int                                 : 1;
		unsigned int                            BR_Y : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_SCISSOR_3_TL {
	struct {
		unsigned int                            TL_X : 15;
		unsigned int                                 : 1;
		unsigned int                            TL_Y : 15;
		unsigned int           WINDOW_OFFSET_DISABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_SCISSOR_4_BR {
	struct {
		unsigned int                            BR_X : 15;
		unsigned int                                 : 1;
		unsigned int                            BR_Y : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_SCISSOR_4_TL {
	struct {
		unsigned int                            TL_X : 15;
		unsigned int                                 : 1;
		unsigned int                            TL_Y : 15;
		unsigned int           WINDOW_OFFSET_DISABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_SCISSOR_5_BR {
	struct {
		unsigned int                            BR_X : 15;
		unsigned int                                 : 1;
		unsigned int                            BR_Y : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_SCISSOR_5_TL {
	struct {
		unsigned int                            TL_X : 15;
		unsigned int                                 : 1;
		unsigned int                            TL_Y : 15;
		unsigned int           WINDOW_OFFSET_DISABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_SCISSOR_6_BR {
	struct {
		unsigned int                            BR_X : 15;
		unsigned int                                 : 1;
		unsigned int                            BR_Y : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_SCISSOR_6_TL {
	struct {
		unsigned int                            TL_X : 15;
		unsigned int                                 : 1;
		unsigned int                            TL_Y : 15;
		unsigned int           WINDOW_OFFSET_DISABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_SCISSOR_7_BR {
	struct {
		unsigned int                            BR_X : 15;
		unsigned int                                 : 1;
		unsigned int                            BR_Y : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_SCISSOR_7_TL {
	struct {
		unsigned int                            TL_X : 15;
		unsigned int                                 : 1;
		unsigned int                            TL_Y : 15;
		unsigned int           WINDOW_OFFSET_DISABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_SCISSOR_8_BR {
	struct {
		unsigned int                            BR_X : 15;
		unsigned int                                 : 1;
		unsigned int                            BR_Y : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_SCISSOR_8_TL {
	struct {
		unsigned int                            TL_X : 15;
		unsigned int                                 : 1;
		unsigned int                            TL_Y : 15;
		unsigned int           WINDOW_OFFSET_DISABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_SCISSOR_9_BR {
	struct {
		unsigned int                            BR_X : 15;
		unsigned int                                 : 1;
		unsigned int                            BR_Y : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_SCISSOR_9_TL {
	struct {
		unsigned int                            TL_X : 15;
		unsigned int                                 : 1;
		unsigned int                            TL_Y : 15;
		unsigned int           WINDOW_OFFSET_DISABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_ZMAX_0 {
	struct {
		unsigned int                      VPORT_ZMAX : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_ZMAX_1 {
	struct {
		unsigned int                      VPORT_ZMAX : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_ZMAX_10 {
	struct {
		unsigned int                      VPORT_ZMAX : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_ZMAX_11 {
	struct {
		unsigned int                      VPORT_ZMAX : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_ZMAX_12 {
	struct {
		unsigned int                      VPORT_ZMAX : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_ZMAX_13 {
	struct {
		unsigned int                      VPORT_ZMAX : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_ZMAX_14 {
	struct {
		unsigned int                      VPORT_ZMAX : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_ZMAX_15 {
	struct {
		unsigned int                      VPORT_ZMAX : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_ZMAX_2 {
	struct {
		unsigned int                      VPORT_ZMAX : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_ZMAX_3 {
	struct {
		unsigned int                      VPORT_ZMAX : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_ZMAX_4 {
	struct {
		unsigned int                      VPORT_ZMAX : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_ZMAX_5 {
	struct {
		unsigned int                      VPORT_ZMAX : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_ZMAX_6 {
	struct {
		unsigned int                      VPORT_ZMAX : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_ZMAX_7 {
	struct {
		unsigned int                      VPORT_ZMAX : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_ZMAX_8 {
	struct {
		unsigned int                      VPORT_ZMAX : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_ZMAX_9 {
	struct {
		unsigned int                      VPORT_ZMAX : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_ZMIN_0 {
	struct {
		unsigned int                      VPORT_ZMIN : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_ZMIN_1 {
	struct {
		unsigned int                      VPORT_ZMIN : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_ZMIN_10 {
	struct {
		unsigned int                      VPORT_ZMIN : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_ZMIN_11 {
	struct {
		unsigned int                      VPORT_ZMIN : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_ZMIN_12 {
	struct {
		unsigned int                      VPORT_ZMIN : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_ZMIN_13 {
	struct {
		unsigned int                      VPORT_ZMIN : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_ZMIN_14 {
	struct {
		unsigned int                      VPORT_ZMIN : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_ZMIN_15 {
	struct {
		unsigned int                      VPORT_ZMIN : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_ZMIN_2 {
	struct {
		unsigned int                      VPORT_ZMIN : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_ZMIN_3 {
	struct {
		unsigned int                      VPORT_ZMIN : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_ZMIN_4 {
	struct {
		unsigned int                      VPORT_ZMIN : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_ZMIN_5 {
	struct {
		unsigned int                      VPORT_ZMIN : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_ZMIN_6 {
	struct {
		unsigned int                      VPORT_ZMIN : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_ZMIN_7 {
	struct {
		unsigned int                      VPORT_ZMIN : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_ZMIN_8 {
	struct {
		unsigned int                      VPORT_ZMIN : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_VPORT_ZMIN_9 {
	struct {
		unsigned int                      VPORT_ZMIN : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_WINDOW_OFFSET {
	struct {
		unsigned int                 WINDOW_X_OFFSET : 16;
		unsigned int                 WINDOW_Y_OFFSET : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_WINDOW_SCISSOR_BR {
	struct {
		unsigned int                            BR_X : 15;
		unsigned int                                 : 1;
		unsigned int                            BR_Y : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SC_WINDOW_SCISSOR_TL {
	struct {
		unsigned int                            TL_X : 15;
		unsigned int                                 : 1;
		unsigned int                            TL_Y : 15;
		unsigned int           WINDOW_OFFSET_DISABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SIDEBAND_REQUEST_DELAYS {
	struct {
		unsigned int                     RETRY_DELAY : 16;
		unsigned int                   INITIAL_DELAY : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SU_CNTL_STATUS {
	struct {
		unsigned int                                 : 31;
		unsigned int                         SU_BUSY : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SU_DEBUG_DATA {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SU_HARDWARE_SCREEN_OFFSET {
	struct {
		unsigned int              HW_SCREEN_OFFSET_X : 9;
		unsigned int                                 : 7;
		unsigned int              HW_SCREEN_OFFSET_Y : 9;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SU_LINE_CNTL {
	struct {
		unsigned int                           WIDTH : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SU_LINE_STIPPLE_CNTL {
	struct {
		unsigned int              LINE_STIPPLE_RESET : 2;
		unsigned int              EXPAND_FULL_LENGTH : 1;
		unsigned int                FRACTIONAL_ACCUM : 1;
		unsigned int                  DIAMOND_ADJUST : 1;
		unsigned int                                 : 27;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SU_LINE_STIPPLE_SCALE {
	struct {
		unsigned int              LINE_STIPPLE_SCALE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SU_LINE_STIPPLE_VALUE {
	struct {
		unsigned int              LINE_STIPPLE_VALUE : 24;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SU_OVER_RASTERIZATION_CNTL {
	struct {
		unsigned int        DISCARD_0_AREA_TRIANGLES : 1;
		unsigned int            DISCARD_0_AREA_LINES : 1;
		unsigned int           DISCARD_0_AREA_POINTS : 1;
		unsigned int       DISCARD_0_AREA_RECTANGLES : 1;
		unsigned int                USE_PROVOKING_ZW : 1;
		unsigned int                                 : 27;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SU_PERFCOUNTER0_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SU_PERFCOUNTER0_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SU_PERFCOUNTER0_SELECT {
	struct {
		unsigned int                        PERF_SEL : 10;
		unsigned int                       PERF_SEL1 : 10;
		unsigned int                       CNTR_MODE : 4;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SU_PERFCOUNTER0_SELECT1 {
	struct {
		unsigned int                       PERF_SEL2 : 10;
		unsigned int                       PERF_SEL3 : 10;
		unsigned int                                 : 4;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SU_PERFCOUNTER1_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SU_PERFCOUNTER1_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SU_PERFCOUNTER1_SELECT {
	struct {
		unsigned int                        PERF_SEL : 10;
		unsigned int                       PERF_SEL1 : 10;
		unsigned int                       CNTR_MODE : 4;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SU_PERFCOUNTER1_SELECT1 {
	struct {
		unsigned int                       PERF_SEL2 : 10;
		unsigned int                       PERF_SEL3 : 10;
		unsigned int                                 : 4;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SU_PERFCOUNTER2_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SU_PERFCOUNTER2_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SU_PERFCOUNTER2_SELECT {
	struct {
		unsigned int                        PERF_SEL : 10;
		unsigned int                                 : 10;
		unsigned int                       CNTR_MODE : 4;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SU_PERFCOUNTER3_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SU_PERFCOUNTER3_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SU_PERFCOUNTER3_SELECT {
	struct {
		unsigned int                        PERF_SEL : 10;
		unsigned int                                 : 10;
		unsigned int                       CNTR_MODE : 4;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SU_POINT_MINMAX {
	struct {
		unsigned int                        MIN_SIZE : 16;
		unsigned int                        MAX_SIZE : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SU_POINT_SIZE {
	struct {
		unsigned int                          HEIGHT : 16;
		unsigned int                           WIDTH : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SU_POLY_OFFSET_BACK_OFFSET {
	struct {
		unsigned int                          OFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SU_POLY_OFFSET_BACK_SCALE {
	struct {
		unsigned int                           SCALE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SU_POLY_OFFSET_CLAMP {
	struct {
		unsigned int                           CLAMP : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SU_POLY_OFFSET_DB_FMT_CNTL {
	struct {
		unsigned int     POLY_OFFSET_NEG_NUM_DB_BITS : 8;
		unsigned int     POLY_OFFSET_DB_IS_FLOAT_FMT : 1;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SU_POLY_OFFSET_FRONT_OFFSET {
	struct {
		unsigned int                          OFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SU_POLY_OFFSET_FRONT_SCALE {
	struct {
		unsigned int                           SCALE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SU_PRIM_FILTER_CNTL {
	struct {
		unsigned int         TRIANGLE_FILTER_DISABLE : 1;
		unsigned int             LINE_FILTER_DISABLE : 1;
		unsigned int            POINT_FILTER_DISABLE : 1;
		unsigned int        RECTANGLE_FILTER_DISABLE : 1;
		unsigned int             TRIANGLE_EXPAND_ENA : 1;
		unsigned int                 LINE_EXPAND_ENA : 1;
		unsigned int                POINT_EXPAND_ENA : 1;
		unsigned int            RECTANGLE_EXPAND_ENA : 1;
		unsigned int            PRIM_EXPAND_CONSTANT : 8;
		unsigned int                                 : 14;
		unsigned int            XMAX_RIGHT_EXCLUSION : 1;
		unsigned int           YMAX_BOTTOM_EXCLUSION : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SU_SC_MODE_CNTL {
	struct {
		unsigned int                      CULL_FRONT : 1;
		unsigned int                       CULL_BACK : 1;
		unsigned int                            FACE : 1;
		unsigned int                       POLY_MODE : 2;
		unsigned int            POLYMODE_FRONT_PTYPE : 3;
		unsigned int             POLYMODE_BACK_PTYPE : 3;
		unsigned int        POLY_OFFSET_FRONT_ENABLE : 1;
		unsigned int         POLY_OFFSET_BACK_ENABLE : 1;
		unsigned int         POLY_OFFSET_PARA_ENABLE : 1;
		unsigned int                                 : 2;
		unsigned int        VTX_WINDOW_OFFSET_ENABLE : 1;
		unsigned int                                 : 2;
		unsigned int              PROVOKING_VTX_LAST : 1;
		unsigned int                  PERSP_CORR_DIS : 1;
		unsigned int               MULTI_PRIM_IB_ENA : 1;
		unsigned int RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF : 1;
		unsigned int          NEW_QUAD_DECOMPOSITION : 1;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SU_SMALL_PRIM_FILTER_CNTL {
	struct {
		unsigned int        SMALL_PRIM_FILTER_ENABLE : 1;
		unsigned int         TRIANGLE_FILTER_DISABLE : 1;
		unsigned int             LINE_FILTER_DISABLE : 1;
		unsigned int            POINT_FILTER_DISABLE : 1;
		unsigned int        RECTANGLE_FILTER_DISABLE : 1;
		unsigned int                                 : 27;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_SU_VTX_CNTL {
	struct {
		unsigned int                      PIX_CENTER : 1;
		unsigned int                      ROUND_MODE : 2;
		unsigned int                      QUANT_MODE : 3;
		unsigned int                                 : 26;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_UTCL1_CNTL1__GFX09 {
	struct {
		unsigned int                FORCE_4K_L2_RESP : 1;
		unsigned int               GPUVM_64K_DEFAULT : 1;
		unsigned int                 GPUVM_PERM_MODE : 1;
		unsigned int                       RESP_MODE : 2;
		unsigned int                 RESP_FAULT_MODE : 2;
		unsigned int                        CLIENTID : 9;
		unsigned int                           SPARE : 1;
		unsigned int               ENABLE_PUSH_LFIFO : 1;
		unsigned int            ENABLE_LFIFO_PRI_ARB : 1;
		unsigned int                    REG_INV_VMID : 4;
		unsigned int                REG_INV_ALL_VMID : 1;
		unsigned int                  REG_INV_TOGGLE : 1;
		unsigned int             INVALIDATE_ALL_VMID : 1;
		unsigned int                      FORCE_MISS : 1;
		unsigned int                  FORCE_IN_ORDER : 1;
		unsigned int          REDUCE_FIFO_DEPTH_BY_2 : 2;
		unsigned int          REDUCE_CACHE_SIZE_BY_2 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union PA_UTCL1_CNTL2__GFX09 {
	struct {
		unsigned int                          SPARE1 : 8;
		unsigned int                          SPARE2 : 1;
		unsigned int                  MTYPE_OVRD_DIS : 1;
		unsigned int                      LINE_VALID : 1;
		unsigned int                          SPARE3 : 1;
		unsigned int                  GPUVM_INV_MODE : 1;
		unsigned int            ENABLE_SHOOTDOWN_OPT : 1;
		unsigned int                     FORCE_SNOOP : 1;
		unsigned int             FORCE_GPUVM_INV_ACK : 1;
		unsigned int                          SPARE4 : 2;
		unsigned int         ENABLE_PERF_EVENT_RD_WR : 1;
		unsigned int                PERF_EVENT_RD_WR : 1;
		unsigned int          ENABLE_PERF_EVENT_VMID : 1;
		unsigned int                 PERF_EVENT_VMID : 4;
		unsigned int                          SPARE5 : 1;
		unsigned int            FORCE_FRAG_2M_TO_64K : 1;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RAS_BCI_SIGNATURE0 {
	struct {
		unsigned int                       SIGNATURE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RAS_BCI_SIGNATURE1 {
	struct {
		unsigned int                       SIGNATURE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RAS_CB_SIGNATURE0 {
	struct {
		unsigned int                       SIGNATURE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RAS_DB_SIGNATURE0 {
	struct {
		unsigned int                       SIGNATURE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RAS_IA_SIGNATURE0 {
	struct {
		unsigned int                       SIGNATURE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RAS_IA_SIGNATURE1 {
	struct {
		unsigned int                       SIGNATURE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RAS_PA_SIGNATURE0 {
	struct {
		unsigned int                       SIGNATURE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RAS_SC_SIGNATURE0 {
	struct {
		unsigned int                       SIGNATURE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RAS_SC_SIGNATURE1 {
	struct {
		unsigned int                       SIGNATURE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RAS_SC_SIGNATURE2 {
	struct {
		unsigned int                       SIGNATURE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RAS_SC_SIGNATURE3 {
	struct {
		unsigned int                       SIGNATURE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RAS_SC_SIGNATURE4 {
	struct {
		unsigned int                       SIGNATURE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RAS_SC_SIGNATURE5 {
	struct {
		unsigned int                       SIGNATURE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RAS_SC_SIGNATURE6 {
	struct {
		unsigned int                       SIGNATURE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RAS_SC_SIGNATURE7 {
	struct {
		unsigned int                       SIGNATURE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RAS_SIGNATURE_CONTROL {
	struct {
		unsigned int                          ENABLE : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RAS_SIGNATURE_MASK {
	struct {
		unsigned int                  INPUT_BUS_MASK : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RAS_SPI_SIGNATURE0 {
	struct {
		unsigned int                       SIGNATURE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RAS_SPI_SIGNATURE1 {
	struct {
		unsigned int                       SIGNATURE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RAS_SQ_SIGNATURE0 {
	struct {
		unsigned int                       SIGNATURE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RAS_SX_SIGNATURE0 {
	struct {
		unsigned int                       SIGNATURE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RAS_SX_SIGNATURE1 {
	struct {
		unsigned int                       SIGNATURE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RAS_SX_SIGNATURE2 {
	struct {
		unsigned int                       SIGNATURE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RAS_SX_SIGNATURE3 {
	struct {
		unsigned int                       SIGNATURE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RAS_TA_SIGNATURE0 {
	struct {
		unsigned int                       SIGNATURE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RAS_TA_SIGNATURE1 {
	struct {
		unsigned int                       SIGNATURE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RAS_TD_SIGNATURE0 {
	struct {
		unsigned int                       SIGNATURE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RAS_VGT_SIGNATURE0 {
	struct {
		unsigned int                       SIGNATURE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_AUTO_PG_CTRL {
	struct {
		unsigned int                      AUTO_PG_EN : 1;
		unsigned int   AUTO_GRBM_REG_SAVE_ON_IDLE_EN : 1;
		unsigned int                 AUTO_WAKE_UP_EN : 1;
		unsigned int GRBM_REG_SAVE_GFX_IDLE_THRESHOLD : 16;
		unsigned int PG_AFTER_GRBM_REG_SAVE_THRESHOLD : 13;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_CAPTURE_GPU_CLOCK_COUNT {
	struct {
		unsigned int                         CAPTURE : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_CGCG_CGLS_CTRL {
	struct {
		unsigned int                         CGCG_EN : 1;
		unsigned int                         CGLS_EN : 1;
		unsigned int        CGLS_REP_COMPANSAT_DELAY : 6;
		unsigned int         CGCG_GFX_IDLE_THRESHOLD : 19;
		unsigned int                 CGCG_CONTROLLER : 1;
		unsigned int                   CGCG_REG_CTRL : 1;
		unsigned int                      SLEEP_MODE : 2;
		unsigned int                  SIM_SILICON_EN : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_CGCG_CGLS_CTRL_3D {
	struct {
		unsigned int                         CGCG_EN : 1;
		unsigned int                         CGLS_EN : 1;
		unsigned int        CGLS_REP_COMPANSAT_DELAY : 6;
		unsigned int         CGCG_GFX_IDLE_THRESHOLD : 19;
		unsigned int                 CGCG_CONTROLLER : 1;
		unsigned int                   CGCG_REG_CTRL : 1;
		unsigned int                      SLEEP_MODE : 2;
		unsigned int                  SIM_SILICON_EN : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_CGCG_RAMP_CTRL {
	struct {
		unsigned int             DOWN_DIV_START_UNIT : 4;
		unsigned int              DOWN_DIV_STEP_UNIT : 4;
		unsigned int               UP_DIV_START_UNIT : 4;
		unsigned int                UP_DIV_STEP_UNIT : 4;
		unsigned int                  STEP_DELAY_CNT : 12;
		unsigned int                 STEP_DELAY_UNIT : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_CGCG_RAMP_CTRL_3D {
	struct {
		unsigned int             DOWN_DIV_START_UNIT : 4;
		unsigned int              DOWN_DIV_STEP_UNIT : 4;
		unsigned int               UP_DIV_START_UNIT : 4;
		unsigned int                UP_DIV_STEP_UNIT : 4;
		unsigned int                  STEP_DELAY_CNT : 12;
		unsigned int                 STEP_DELAY_UNIT : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_CGTT_MGCG_OVERRIDE {
	struct {
		unsigned int   CPF_CGTT_SCLK_OVERRIDE__GFX09 : 1;
		unsigned int          RLC_CGTT_SCLK_OVERRIDE : 1;
		unsigned int             GFXIP_MGCG_OVERRIDE : 1;
		unsigned int             GFXIP_CGCG_OVERRIDE : 1;
		unsigned int             GFXIP_CGLS_OVERRIDE : 1;
		unsigned int         GRBM_CGTT_SCLK_OVERRIDE : 1;
		unsigned int             GFXIP_MGLS_OVERRIDE : 1;
		unsigned int         GFXIP_GFX3D_CG_OVERRIDE : 1;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_CLK_CNTL__GFX09 {
	struct {
		unsigned int                RLC_SRM_CLK_CNTL : 1;
		unsigned int                RLC_SPM_CLK_CNTL : 1;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_CNTL {
	struct {
		unsigned int                  RLC_ENABLE_F32 : 1;
		unsigned int                     FORCE_RETRY : 1;
		unsigned int              READ_CACHE_DISABLE : 1;
		unsigned int                    RLC_STEP_F32 : 1;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_CP_EOF_INT {
	struct {
		unsigned int                       INTERRUPT : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_CP_EOF_INT_CNT {
	struct {
		unsigned int                             CNT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_CP_SCHEDULERS {
	struct {
		unsigned int                      scheduler0 : 8;
		unsigned int                      scheduler1 : 8;
		unsigned int                      scheduler2 : 8;
		unsigned int                      scheduler3 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_CSIB_ADDR_HI {
	struct {
		unsigned int                         ADDRESS : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_CSIB_ADDR_LO {
	struct {
		unsigned int                         ADDRESS : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_CSIB_LENGTH {
	struct {
		unsigned int                          LENGTH : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_CU_STATUS__GFX09 {
	struct {
		unsigned int                    WORK_PENDING : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_DEBUG {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_DEBUG_SELECT {
	struct {
		unsigned int                          SELECT : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_DSM_TRIG__GFX09 {
	struct {
		unsigned int                               S : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_DS_CNTL__GFX09 {
	struct {
		unsigned int        GFX_CLK_DS_RLC_BUSY_MASK : 1;
		unsigned int         GFX_CLK_DS_CP_BUSY_MASK : 1;
		unsigned int                         RESRVED : 14;
		unsigned int        SOC_CLK_DS_RLC_BUSY_MASK : 1;
		unsigned int         SOC_CLK_DS_CP_BUSY_MASK : 1;
		unsigned int                       RESRVED_1 : 14;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_DYN_PG_REQUEST__GFX09 {
	struct {
		unsigned int              PG_REQUEST_CU_MASK : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_DYN_PG_STATUS__GFX09 {
	struct {
		unsigned int               PG_STATUS_CU_MASK : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_FIREWALL_VIOLATION {
	struct {
		unsigned int                            ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GFX_RM_CNTL {
	struct {
		unsigned int                RLC_GFX_RM_VALID : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPM_CP_DMA_COMPLETE_T0 {
	struct {
		unsigned int                            DATA : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPM_CP_DMA_COMPLETE_T1 {
	struct {
		unsigned int                            DATA : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPM_DEBUG {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPM_DEBUG_INST_A {
	struct {
		unsigned int                          INST_A : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPM_DEBUG_INST_ADDR {
	struct {
		unsigned int                                 : 16;
		unsigned int                          ADDR_B : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPM_DEBUG_INST_B {
	struct {
		unsigned int                          INST_B : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPM_DEBUG_SELECT {
	struct {
		unsigned int                          SELECT : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPM_GENERAL_0 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPM_GENERAL_1 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPM_GENERAL_10 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPM_GENERAL_11 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPM_GENERAL_12 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPM_GENERAL_2 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPM_GENERAL_3 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPM_GENERAL_4 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPM_GENERAL_5 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPM_GENERAL_6 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPM_GENERAL_7 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPM_GENERAL_8 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPM_GENERAL_9 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPM_INT_DISABLE_TH0 {
	struct {
		unsigned int                         DISABLE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPM_INT_DISABLE_TH1__GFX09 {
	struct {
		unsigned int                         DISABLE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPM_INT_FORCE_TH0 {
	struct {
		unsigned int                           FORCE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPM_INT_FORCE_TH1__GFX09 {
	struct {
		unsigned int                           FORCE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPM_LOG_CONT {
	struct {
		unsigned int                            CONT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPM_LOG_SIZE {
	struct {
		unsigned int                            SIZE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPM_PERF_COUNT_0__GFX09 {
	struct {
		unsigned int                     FEATURE_SEL : 4;
		unsigned int                        SE_INDEX : 4;
		unsigned int                        SH_INDEX : 4;
		unsigned int                        CU_INDEX : 4;
		unsigned int                       EVENT_SEL : 2;
		unsigned int                                 : 2;
		unsigned int                          ENABLE : 1;
		unsigned int                                 : 11;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPM_PERF_COUNT_1__GFX09 {
	struct {
		unsigned int                     FEATURE_SEL : 4;
		unsigned int                        SE_INDEX : 4;
		unsigned int                        SH_INDEX : 4;
		unsigned int                        CU_INDEX : 4;
		unsigned int                       EVENT_SEL : 2;
		unsigned int                                 : 2;
		unsigned int                          ENABLE : 1;
		unsigned int                                 : 11;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPM_SCRATCH_ADDR {
	struct {
		unsigned int                            ADDR : 9;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPM_SCRATCH_DATA {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPM_STAT__GFX09 {
	struct {
		unsigned int                        RLC_BUSY : 1;
		unsigned int                GFX_POWER_STATUS : 1;
		unsigned int                GFX_CLOCK_STATUS : 1;
		unsigned int                   GFX_LS_STATUS : 1;
		unsigned int       GFX_PIPELINE_POWER_STATUS : 1;
		unsigned int       CNTX_IDLE_BEING_PROCESSED : 1;
		unsigned int       CNTX_BUSY_BEING_PROCESSED : 1;
		unsigned int        GFX_IDLE_BEING_PROCESSED : 1;
		unsigned int        CMP_BUSY_BEING_PROCESSED : 1;
		unsigned int                SAVING_REGISTERS : 1;
		unsigned int             RESTORING_REGISTERS : 1;
		unsigned int GFX3D_BLOCKS_CHANGING_POWER_STATE : 1;
		unsigned int CMP_BLOCKS_CHANGING_POWER_STATE : 1;
		unsigned int           STATIC_CU_POWERING_UP : 1;
		unsigned int         STATIC_CU_POWERING_DOWN : 1;
		unsigned int              DYN_CU_POWERING_UP : 1;
		unsigned int            DYN_CU_POWERING_DOWN : 1;
		unsigned int             ABORTED_PD_SEQUENCE : 1;
		unsigned int                CMP_power_status : 1;
		unsigned int                GFX_LS_STATUS_3D : 1;
		unsigned int             GFX_CLOCK_STATUS_3D : 1;
		unsigned int            MGCG_OVERRIDE_STATUS : 1;
		unsigned int               RLC_EXEC_ROM_CODE : 1;
		unsigned int                                 : 1;
		unsigned int                 PG_ERROR_STATUS : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPM_THREAD_ENABLE {
	struct {
		unsigned int                  THREAD0_ENABLE : 1;
		unsigned int                  THREAD1_ENABLE : 1;
		unsigned int                  THREAD2_ENABLE : 1;
		unsigned int                  THREAD3_ENABLE : 1;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPM_THREAD_PRIORITY {
	struct {
		unsigned int                THREAD0_PRIORITY : 8;
		unsigned int                THREAD1_PRIORITY : 8;
		unsigned int                THREAD2_PRIORITY : 8;
		unsigned int                THREAD3_PRIORITY : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPM_THREAD_RESET {
	struct {
		unsigned int                   THREAD0_RESET : 1;
		unsigned int                   THREAD1_RESET : 1;
		unsigned int                   THREAD2_RESET : 1;
		unsigned int                   THREAD3_RESET : 1;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPM_TIMER_CTRL {
	struct {
		unsigned int                      TIMER_0_EN : 1;
		unsigned int                      TIMER_1_EN : 1;
		unsigned int                      TIMER_2_EN : 1;
		unsigned int                      TIMER_3_EN : 1;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPM_TIMER_INT_0 {
	struct {
		unsigned int                           TIMER : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPM_TIMER_INT_1 {
	struct {
		unsigned int                           TIMER : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPM_TIMER_INT_2 {
	struct {
		unsigned int                           TIMER : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPM_TIMER_INT_3 {
	struct {
		unsigned int                           TIMER : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPM_TIMER_STAT {
	struct {
		unsigned int                    TIMER_0_STAT : 1;
		unsigned int                    TIMER_1_STAT : 1;
		unsigned int                    TIMER_2_STAT : 1;
		unsigned int                    TIMER_3_STAT : 1;
		unsigned int                                 : 4;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPM_UCODE_ADDR {
	struct {
		unsigned int                      UCODE_ADDR : 14;
		unsigned int                                 : 18;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPM_UCODE_DATA {
	struct {
		unsigned int                      UCODE_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPM_UTCL1_CNTL_0 {
	struct {
		unsigned int            XNACK_REDO_TIMER_CNT : 20;
		unsigned int                                 : 4;
		unsigned int                       DROP_MODE : 1;
		unsigned int                          BYPASS : 1;
		unsigned int                      INVALIDATE : 1;
		unsigned int                 FRAG_LIMIT_MODE : 1;
		unsigned int                     FORCE_SNOOP : 1;
		unsigned int             FORCE_SD_VMID_DIRTY : 1;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPM_UTCL1_CNTL_1 {
	struct {
		unsigned int            XNACK_REDO_TIMER_CNT : 20;
		unsigned int                                 : 4;
		unsigned int                       DROP_MODE : 1;
		unsigned int                          BYPASS : 1;
		unsigned int                      INVALIDATE : 1;
		unsigned int                 FRAG_LIMIT_MODE : 1;
		unsigned int                     FORCE_SNOOP : 1;
		unsigned int             FORCE_SD_VMID_DIRTY : 1;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPM_UTCL1_CNTL_2 {
	struct {
		unsigned int            XNACK_REDO_TIMER_CNT : 20;
		unsigned int                                 : 4;
		unsigned int                       DROP_MODE : 1;
		unsigned int                          BYPASS : 1;
		unsigned int                      INVALIDATE : 1;
		unsigned int                 FRAG_LIMIT_MODE : 1;
		unsigned int                     FORCE_SNOOP : 1;
		unsigned int             FORCE_SD_VMID_DIRTY : 1;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPM_UTCL1_TH0_ERROR_1 {
	struct {
		unsigned int             Translated_ReqError : 2;
		unsigned int         Translated_ReqErrorVmid : 4;
		unsigned int     Translated_ReqErrorAddr_MSB : 4;
		unsigned int                                 : 22;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPM_UTCL1_TH0_ERROR_2 {
	struct {
		unsigned int     Translated_ReqErrorAddr_LSB : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPM_UTCL1_TH1_ERROR_1 {
	struct {
		unsigned int             Translated_ReqError : 2;
		unsigned int         Translated_ReqErrorVmid : 4;
		unsigned int     Translated_ReqErrorAddr_MSB : 4;
		unsigned int                                 : 22;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPM_UTCL1_TH1_ERROR_2 {
	struct {
		unsigned int     Translated_ReqErrorAddr_LSB : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPM_UTCL1_TH2_ERROR_1 {
	struct {
		unsigned int             Translated_ReqError : 2;
		unsigned int         Translated_ReqErrorVmid : 4;
		unsigned int     Translated_ReqErrorAddr_MSB : 4;
		unsigned int                                 : 22;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPM_UTCL1_TH2_ERROR_2 {
	struct {
		unsigned int     Translated_ReqErrorAddr_LSB : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPR_REG1 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPR_REG2 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPU_CLOCK_32 {
	struct {
		unsigned int                    GPU_CLOCK_32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPU_CLOCK_32_RES_SEL {
	struct {
		unsigned int                         RES_SEL : 6;
		unsigned int                                 : 26;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPU_CLOCK_COUNT_LSB {
	struct {
		unsigned int                  GPU_CLOCKS_LSB : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPU_CLOCK_COUNT_MSB {
	struct {
		unsigned int                  GPU_CLOCKS_MSB : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPU_IOV_ACTIVE_FCN_ID {
	struct {
		unsigned int                           VF_ID : 5;
		unsigned int                                 : 26;
		unsigned int                           PF_VF : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPU_IOV_CFG_REG1 {
	struct {
		unsigned int                        CMD_TYPE : 4;
		unsigned int                     CMD_EXECUTE : 1;
		unsigned int             CMD_EXECUTE_INTR_EN : 1;
		unsigned int                                 : 2;
		unsigned int                          FCN_ID : 8;
		unsigned int                     NEXT_FCN_ID : 8;
		unsigned int                       RESERVED1 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPU_IOV_CFG_REG2 {
	struct {
		unsigned int                      CMD_STATUS : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPU_IOV_CFG_REG6 {
	struct {
		unsigned int                      CNTXT_SIZE : 7;
		unsigned int                  CNTXT_LOCATION : 1;
		unsigned int                                 : 2;
		unsigned int                    CNTXT_OFFSET : 22;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPU_IOV_CFG_REG8 {
	struct {
		unsigned int                  VM_BUSY_STATUS : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPU_IOV_F32_CNTL {
	struct {
		unsigned int                          ENABLE : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPU_IOV_F32_RESET {
	struct {
		unsigned int                           RESET : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPU_IOV_INT_DISABLE {
	struct {
		unsigned int                         DISABLE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPU_IOV_INT_FORCE {
	struct {
		unsigned int                           FORCE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPU_IOV_PERF_CNT_CNTL {
	struct {
		unsigned int                          ENABLE : 1;
		unsigned int                     MODE_SELECT : 1;
		unsigned int                           RESET : 1;
		unsigned int                                 : 29;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPU_IOV_PERF_CNT_RD_ADDR {
	struct {
		unsigned int                            VFID : 4;
		unsigned int                          CNT_ID : 2;
		unsigned int                                 : 26;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPU_IOV_PERF_CNT_RD_DATA {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPU_IOV_PERF_CNT_WR_ADDR {
	struct {
		unsigned int                            VFID : 4;
		unsigned int                          CNT_ID : 2;
		unsigned int                                 : 26;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPU_IOV_PERF_CNT_WR_DATA {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPU_IOV_RLC_RESPONSE {
	struct {
		unsigned int                            RESP : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPU_IOV_SCH_0 {
	struct {
		unsigned int                ACTIVE_FUNCTIONS : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPU_IOV_SCH_1 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPU_IOV_SCH_2 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPU_IOV_SCH_3 {
	struct {
		unsigned int                 Time_Quanta_Def : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPU_IOV_SCH_BLOCK {
	struct {
		unsigned int                    Sch_Block_ID : 4;
		unsigned int                   Sch_Block_Ver : 4;
		unsigned int                  Sch_Block_Size : 7;
		unsigned int                                 : 1;
		unsigned int                                 : 15;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPU_IOV_SCRATCH_ADDR {
	struct {
		unsigned int                            ADDR : 9;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPU_IOV_SCRATCH_DATA {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPU_IOV_SDMA0_BUSY_STATUS {
	struct {
		unsigned int                  VM_BUSY_STATUS : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPU_IOV_SDMA0_STATUS {
	struct {
		unsigned int                       PREEMPTED : 1;
		unsigned int                                 : 7;
		unsigned int                           SAVED : 1;
		unsigned int                RESERVED1__GFX09 : 3;
		unsigned int                        RESTORED : 1;
		unsigned int                RESERVED2__GFX09 : 19;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPU_IOV_SDMA1_BUSY_STATUS {
	struct {
		unsigned int                  VM_BUSY_STATUS : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPU_IOV_SDMA1_STATUS {
	struct {
		unsigned int                       PREEMPTED : 1;
		unsigned int                                 : 7;
		unsigned int                           SAVED : 1;
		unsigned int                RESERVED1__GFX09 : 3;
		unsigned int                        RESTORED : 1;
		unsigned int                RESERVED2__GFX09 : 19;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPU_IOV_SMU_RESPONSE {
	struct {
		unsigned int                            RESP : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPU_IOV_UCODE_ADDR {
	struct {
		unsigned int                      UCODE_ADDR : 12;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPU_IOV_UCODE_DATA {
	struct {
		unsigned int                      UCODE_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPU_IOV_VF_DOORBELL_STATUS {
	struct {
		unsigned int              VF_DOORBELL_STATUS : 31;
		unsigned int              PF_DOORBELL_STATUS : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPU_IOV_VF_DOORBELL_STATUS_CLR {
	struct {
		unsigned int          VF_DOORBELL_STATUS_CLR : 31;
		unsigned int          PF_DOORBELL_STATUS_CLR : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPU_IOV_VF_DOORBELL_STATUS_SET {
	struct {
		unsigned int          VF_DOORBELL_STATUS_SET : 31;
		unsigned int          PF_DOORBELL_STATUS_SET : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPU_IOV_VF_ENABLE {
	struct {
		unsigned int                       VF_ENABLE : 1;
		unsigned int                                 : 15;
		unsigned int                          VF_NUM : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPU_IOV_VF_MASK {
	struct {
		unsigned int                         VF_MASK : 31;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPU_IOV_VIRT_RESET_REQ {
	struct {
		unsigned int                          VF_FLR : 16;
		unsigned int                                 : 15;
		unsigned int                     SOFT_PF_FLR : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_GPU_IOV_VM_BUSY_STATUS {
	struct {
		unsigned int                  VM_BUSY_STATUS : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_HYP_SEMAPHORE_2 {
	struct {
		unsigned int                       CLIENT_ID : 5;
		unsigned int                                 : 27;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_HYP_SEMAPHORE_3 {
	struct {
		unsigned int                       CLIENT_ID : 5;
		unsigned int                                 : 27;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_INT_STAT {
	struct {
		unsigned int              LAST_CP_RLC_INT_ID : 8;
		unsigned int              CP_RLC_INT_PENDING : 1;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_JUMP_TABLE_RESTORE {
	struct {
		unsigned int                            ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_LBPW_CU_STAT__GFX09 {
	struct {
		unsigned int                          MAX_CU : 16;
		unsigned int                           ON_CU : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_LB_ALWAYS_ACTIVE_CU_MASK__GFX09 {
	struct {
		unsigned int           ALWAYS_ACTIVE_CU_MASK : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_LB_CNTL {
	struct {
		unsigned int             LOAD_BALANCE_ENABLE : 1;
		unsigned int                  LB_CNT_CP_BUSY : 1;
		unsigned int              LB_CNT_SPIM_ACTIVE : 1;
		unsigned int                  LB_CNT_REG_INC : 1;
		unsigned int           CU_MASK_USED_OFF_HYST : 8;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_LB_CNTR_INIT__GFX09 {
	struct {
		unsigned int                    LB_CNTR_INIT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_LB_CNTR_MAX__GFX09 {
	struct {
		unsigned int                     LB_CNTR_MAX : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_LB_INIT_CU_MASK__GFX09 {
	struct {
		unsigned int                    INIT_CU_MASK : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_LB_PARAMS {
	struct {
		unsigned int                   SKIP_L2_CHECK : 1;
		unsigned int                    FIFO_SAMPLES : 7;
		unsigned int                 PG_IDLE_SAMPLES : 8;
		unsigned int         PG_IDLE_SAMPLE_INTERVAL : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_LB_THR_CONFIG_1__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_LB_THR_CONFIG_2__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_LB_THR_CONFIG_3__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_LB_THR_CONFIG_4__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_LOAD_BALANCE_CNTR__GFX09 {
	struct {
		unsigned int           RLC_LOAD_BALANCE_CNTR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_MAX_PG_CU__GFX09 {
	struct {
		unsigned int               MAX_POWERED_UP_CU : 8;
		unsigned int                           SPARE : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_MEM_SLP_CNTL {
	struct {
		unsigned int                   RLC_MEM_LS_EN : 1;
		unsigned int                   RLC_MEM_DS_EN : 1;
		unsigned int                                 : 5;
		unsigned int         RLC_LS_DS_BUSY_OVERRIDE : 1;
		unsigned int             RLC_MEM_LS_ON_DELAY : 8;
		unsigned int            RLC_MEM_LS_OFF_DELAY : 8;
		unsigned int                       RESERVED1 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_MGCG_CTRL {
	struct {
		unsigned int                         MGCG_EN : 1;
		unsigned int                      SILICON_EN : 1;
		unsigned int                   SIMULATION_EN : 1;
		unsigned int                        ON_DELAY : 4;
		unsigned int                  OFF_HYSTERESIS : 8;
		unsigned int            GC_CAC_MGCG_CLK_CNTL : 1;
		unsigned int            SE_CAC_MGCG_CLK_CNTL : 1;
		unsigned int                           SPARE : 15;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_PERFCOUNTER0_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_PERFCOUNTER0_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_PERFCOUNTER0_SELECT {
	struct {
		unsigned int              PERFCOUNTER_SELECT : 8;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_PERFCOUNTER1_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_PERFCOUNTER1_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_PERFCOUNTER1_SELECT {
	struct {
		unsigned int              PERFCOUNTER_SELECT : 8;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_PERFMON_CLK_CNTL {
	struct {
		unsigned int             PERFMON_CLOCK_STATE : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_PERFMON_CNTL {
	struct {
		unsigned int                   PERFMON_STATE : 3;
		unsigned int                                 : 7;
		unsigned int           PERFMON_SAMPLE_ENABLE : 1;
		unsigned int                                 : 21;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_PG_ALWAYS_ON_CU_MASK__GFX09 {
	struct {
		unsigned int                     AON_CU_MASK : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_PG_CNTL__GFX09 {
	struct {
		unsigned int         GFX_POWER_GATING_ENABLE : 1;
		unsigned int            GFX_POWER_GATING_SRC : 1;
		unsigned int            DYN_PER_CU_PG_ENABLE : 1;
		unsigned int         STATIC_PER_CU_PG_ENABLE : 1;
		unsigned int          GFX_PIPELINE_PG_ENABLE : 1;
		unsigned int                                 : 9;
		unsigned int                     PG_OVERRIDE : 1;
		unsigned int                   CP_PG_DISABLE : 1;
		unsigned int           CHUB_HANDSHAKE_ENABLE : 1;
		unsigned int   SMU_CLK_SLOWDOWN_ON_PU_ENABLE : 1;
		unsigned int   SMU_CLK_SLOWDOWN_ON_PD_ENABLE : 1;
		unsigned int            SMU_HANDSHAKE_ENABLE : 1;
		unsigned int                       RESERVED1 : 1;
		unsigned int                                 : 1;
		unsigned int                       RESERVED2 : 2;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_PG_DELAY {
	struct {
		unsigned int                  POWER_UP_DELAY : 8;
		unsigned int                POWER_DOWN_DELAY : 8;
		unsigned int             CMD_PROPAGATE_DELAY : 8;
		unsigned int                 MEM_SLEEP_DELAY : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_PG_DELAY_2__GFX09 {
	struct {
		unsigned int            SERDES_TIMEOUT_VALUE : 8;
		unsigned int                SERDES_CMD_DELAY : 8;
		unsigned int             PERCU_TIMEOUT_VALUE : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_PG_DELAY_3 {
	struct {
		unsigned int         CGCG_ACTIVE_BEFORE_CGPG : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_PREWALKER_UTCL1_ADDR_LSB {
	struct {
		unsigned int                        ADDR_LSB : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_PREWALKER_UTCL1_ADDR_MSB {
	struct {
		unsigned int                        ADDR_MSB : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_PREWALKER_UTCL1_CNTL {
	struct {
		unsigned int            XNACK_REDO_TIMER_CNT : 20;
		unsigned int                                 : 4;
		unsigned int                       DROP_MODE : 1;
		unsigned int                          BYPASS : 1;
		unsigned int                      INVALIDATE : 1;
		unsigned int                 FRAG_LIMIT_MODE : 1;
		unsigned int                     FORCE_SNOOP : 1;
		unsigned int             FORCE_SD_VMID_DIRTY : 1;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_PREWALKER_UTCL1_SIZE_LSB {
	struct {
		unsigned int                        SIZE_LSB : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_PREWALKER_UTCL1_SIZE_MSB {
	struct {
		unsigned int                        SIZE_MSB : 2;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_PREWALKER_UTCL1_TRIG {
	struct {
		unsigned int                           VALID : 1;
		unsigned int                            VMID : 4;
		unsigned int                      PRIME_MODE : 1;
		unsigned int                       READ_PERM : 1;
		unsigned int                      WRITE_PERM : 1;
		unsigned int                       EXEC_PERM : 1;
		unsigned int                                 : 22;
		unsigned int                           READY : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_R2I_CNTL_0 {
	struct {
		unsigned int                            Data : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_R2I_CNTL_1 {
	struct {
		unsigned int                            Data : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_R2I_CNTL_2 {
	struct {
		unsigned int                            Data : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_R2I_CNTL_3 {
	struct {
		unsigned int                            Data : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_REFCLOCK_TIMESTAMP_LSB {
	struct {
		unsigned int                   TIMESTAMP_LSB : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_REFCLOCK_TIMESTAMP_MSB {
	struct {
		unsigned int                   TIMESTAMP_MSB : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_RLCV_COMMAND {
	struct {
		unsigned int                             CMD : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_RLCV_SAFE_MODE {
	struct {
		unsigned int                             CMD : 1;
		unsigned int                         MESSAGE : 4;
		unsigned int                       RESERVED1 : 3;
		unsigned int                        RESPONSE : 4;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_RLCV_SPARE_INT {
	struct {
		unsigned int                       INTERRUPT : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_RLCV_TIMER_CTRL {
	struct {
		unsigned int                      TIMER_0_EN : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_RLCV_TIMER_INT_0 {
	struct {
		unsigned int                           TIMER : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_RLCV_TIMER_STAT {
	struct {
		unsigned int                    TIMER_0_STAT : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SAFE_MODE {
	struct {
		unsigned int                             CMD : 1;
		unsigned int                         MESSAGE : 4;
		unsigned int                       RESERVED1 : 3;
		unsigned int                        RESPONSE : 4;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SEMAPHORE_0 {
	struct {
		unsigned int                       CLIENT_ID : 5;
		unsigned int                                 : 27;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SEMAPHORE_1 {
	struct {
		unsigned int                       CLIENT_ID : 5;
		unsigned int                                 : 27;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SERDES_CU_MASTER_BUSY__GFX09 {
	struct {
		unsigned int                       BUSY_BUSY : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SERDES_NONCU_MASTER_BUSY__GFX09 {
	struct {
		unsigned int                  SE_MASTER_BUSY : 16;
		unsigned int                  GC_MASTER_BUSY : 1;
		unsigned int              GC_GFX_MASTER_BUSY : 1;
		unsigned int                 TC0_MASTER_BUSY : 1;
		unsigned int                 TC1_MASTER_BUSY : 1;
		unsigned int              SPARE0_MASTER_BUSY : 1;
		unsigned int              SPARE1_MASTER_BUSY : 1;
		unsigned int              SPARE2_MASTER_BUSY : 1;
		unsigned int              SPARE3_MASTER_BUSY : 1;
		unsigned int                EA_0_MASTER_BUSY : 1;
		unsigned int                 TC2_MASTER_BUSY : 1;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SERDES_NONCU_MASTER_BUSY_1__GFX09 {
	struct {
		unsigned int                SE_MASTER_BUSY_1 : 16;
		unsigned int                GC_MASTER_BUSY_1 : 1;
		unsigned int            GC_GFX_MASTER_BUSY_1 : 1;
		unsigned int               TC0_MASTER_BUSY_1 : 1;
		unsigned int                                 : 1;
		unsigned int              SPARE4_MASTER_BUSY : 1;
		unsigned int              SPARE5_MASTER_BUSY : 1;
		unsigned int              SPARE6_MASTER_BUSY : 1;
		unsigned int              SPARE7_MASTER_BUSY : 1;
		unsigned int                EA_1_MASTER_BUSY : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SERDES_RD_DATA_0 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SERDES_RD_DATA_1 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SERDES_RD_DATA_2 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SERDES_RD_MASTER_INDEX__GFX09 {
	struct {
		unsigned int                           CU_ID : 4;
		unsigned int                           SH_ID : 2;
		unsigned int                           SE_ID : 3;
		unsigned int                     SE_NONCU_ID : 3;
		unsigned int                        SE_NONCU : 1;
		unsigned int                          NON_SE : 4;
		unsigned int                     DATA_REG_ID : 2;
		unsigned int                           SPARE : 13;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SERDES_WR_CTRL__GFX09 {
	struct {
		unsigned int                        BPM_ADDR : 8;
		unsigned int                      POWER_DOWN : 1;
		unsigned int                        POWER_UP : 1;
		unsigned int                       P1_SELECT : 1;
		unsigned int                       P2_SELECT : 1;
		unsigned int                   WRITE_COMMAND : 1;
		unsigned int                    READ_COMMAND : 1;
		unsigned int                    RDDATA_RESET : 1;
		unsigned int                    SHORT_FORMAT : 1;
		unsigned int                        BPM_DATA : 10;
		unsigned int                   SRBM_OVERRIDE : 1;
		unsigned int                   RSVD_BPM_ADDR : 1;
		unsigned int                        REG_ADDR : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SERDES_WR_CU_MASTER_MASK__GFX09 {
	struct {
		unsigned int                     MASTER_MASK : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SERDES_WR_DATA__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SERDES_WR_NONCU_MASTER_MASK__GFX09 {
	struct {
		unsigned int                  SE_MASTER_MASK : 16;
		unsigned int                  GC_MASTER_MASK : 1;
		unsigned int              GC_GFX_MASTER_MASK : 1;
		unsigned int                 TC0_MASTER_MASK : 1;
		unsigned int                 TC1_MASTER_MASK : 1;
		unsigned int              SPARE0_MASTER_MASK : 1;
		unsigned int              SPARE1_MASTER_MASK : 1;
		unsigned int              SPARE2_MASTER_MASK : 1;
		unsigned int              SPARE3_MASTER_MASK : 1;
		unsigned int                EA_0_MASTER_MASK : 1;
		unsigned int                 TC2_MASTER_MASK : 1;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SERDES_WR_NONCU_MASTER_MASK_1__GFX09 {
	struct {
		unsigned int                SE_MASTER_MASK_1 : 16;
		unsigned int                GC_MASTER_MASK_1 : 1;
		unsigned int            GC_GFX_MASTER_MASK_1 : 1;
		unsigned int               TC0_1_MASTER_MASK : 1;
		unsigned int                                 : 1;
		unsigned int              SPARE4_MASTER_MASK : 1;
		unsigned int              SPARE5_MASTER_MASK : 1;
		unsigned int              SPARE6_MASTER_MASK : 1;
		unsigned int              SPARE7_MASTER_MASK : 1;
		unsigned int                EA_1_MASTER_MASK : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SMU_ARGUMENT_1 {
	struct {
		unsigned int                             ARG : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SMU_ARGUMENT_2 {
	struct {
		unsigned int                             ARG : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SMU_COMMAND {
	struct {
		unsigned int                             CMD : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SMU_GRBM_REG_SAVE_CTRL {
	struct {
		unsigned int             START_GRBM_REG_SAVE : 1;
		unsigned int                           SPARE : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SMU_MESSAGE {
	struct {
		unsigned int                             CMD : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SMU_SAFE_MODE {
	struct {
		unsigned int                             CMD : 1;
		unsigned int                         MESSAGE : 4;
		unsigned int                       RESERVED1 : 3;
		unsigned int                        RESPONSE : 4;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SPARE_INT {
	struct {
		unsigned int                       INTERRUPT : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SPM_CBR0_PERFMON_SAMPLE_DELAY__GFX09 {
	struct {
		unsigned int            PERFMON_SAMPLE_DELAY : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SPM_CBR1_PERFMON_SAMPLE_DELAY__GFX09 {
	struct {
		unsigned int            PERFMON_SAMPLE_DELAY : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SPM_CB_PERFMON_SAMPLE_DELAY__GFX09 {
	struct {
		unsigned int            PERFMON_SAMPLE_DELAY : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SPM_CPC_PERFMON_SAMPLE_DELAY__GFX09 {
	struct {
		unsigned int            PERFMON_SAMPLE_DELAY : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SPM_CPF_PERFMON_SAMPLE_DELAY__GFX09 {
	struct {
		unsigned int            PERFMON_SAMPLE_DELAY : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SPM_CPG_PERFMON_SAMPLE_DELAY__GFX09 {
	struct {
		unsigned int            PERFMON_SAMPLE_DELAY : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SPM_DBR0_PERFMON_SAMPLE_DELAY__GFX09 {
	struct {
		unsigned int            PERFMON_SAMPLE_DELAY : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SPM_DBR1_PERFMON_SAMPLE_DELAY__GFX09 {
	struct {
		unsigned int            PERFMON_SAMPLE_DELAY : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SPM_DB_PERFMON_SAMPLE_DELAY__GFX09 {
	struct {
		unsigned int            PERFMON_SAMPLE_DELAY : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SPM_DEBUG {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SPM_DEBUG_SELECT {
	struct {
		unsigned int                          SELECT : 8;
		unsigned int                                 : 7;
		unsigned int                                 : 17;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SPM_GDS_PERFMON_SAMPLE_DELAY__GFX09 {
	struct {
		unsigned int            PERFMON_SAMPLE_DELAY : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SPM_GLOBAL_MUXSEL_ADDR {
	struct {
		unsigned int                PERFMON_SEL_ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SPM_GLOBAL_MUXSEL_DATA {
	struct {
		unsigned int                PERFMON_SEL_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SPM_IA_PERFMON_SAMPLE_DELAY__GFX09 {
	struct {
		unsigned int            PERFMON_SAMPLE_DELAY : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SPM_INT_CNTL {
	struct {
		unsigned int                RLC_SPM_INT_CNTL : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SPM_INT_STATUS {
	struct {
		unsigned int              RLC_SPM_INT_STATUS : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SPM_MC_CNTL__GFX09 {
	struct {
		unsigned int                    RLC_SPM_VMID : 4;
		unsigned int                  RLC_SPM_POLICY : 1;
		unsigned int               RLC_SPM_PERF_CNTR : 1;
		unsigned int                     RLC_SPM_FED : 1;
		unsigned int              RLC_SPM_MTYPE_OVER : 1;
		unsigned int                   RLC_SPM_MTYPE : 2;
		unsigned int                                 : 22;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SPM_PA_PERFMON_SAMPLE_DELAY__GFX09 {
	struct {
		unsigned int            PERFMON_SAMPLE_DELAY : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SPM_PERFMON_CNTL {
	struct {
		unsigned int                       RESERVED1 : 12;
		unsigned int               PERFMON_RING_MODE : 2;
		unsigned int                                 : 2;
		unsigned int         PERFMON_SAMPLE_INTERVAL : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SPM_PERFMON_RING_BASE_HI {
	struct {
		unsigned int                    RING_BASE_HI : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SPM_PERFMON_RING_BASE_LO {
	struct {
		unsigned int                    RING_BASE_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SPM_PERFMON_RING_SIZE {
	struct {
		unsigned int                  RING_BASE_SIZE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SPM_PERFMON_SEGMENT_SIZE {
	struct {
		unsigned int            PERFMON_SEGMENT_SIZE : 8;
		unsigned int                       RESERVED1 : 3;
		unsigned int                 GLOBAL_NUM_LINE : 5;
		unsigned int                    SE0_NUM_LINE : 5;
		unsigned int                    SE1_NUM_LINE : 5;
		unsigned int                    SE2_NUM_LINE : 5;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SPM_RING_RDPTR {
	struct {
		unsigned int              PERFMON_RING_RDPTR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SPM_RMI_PERFMON_SAMPLE_DELAY__GFX09 {
	struct {
		unsigned int            PERFMON_SAMPLE_DELAY : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SPM_SC_PERFMON_SAMPLE_DELAY__GFX09 {
	struct {
		unsigned int            PERFMON_SAMPLE_DELAY : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SPM_SEGMENT_THRESHOLD {
	struct {
		unsigned int           NUM_SEGMENT_THRESHOLD : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SPM_SE_MUXSEL_ADDR {
	struct {
		unsigned int                PERFMON_SEL_ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SPM_SE_MUXSEL_DATA {
	struct {
		unsigned int                PERFMON_SEL_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SPM_SPI_PERFMON_SAMPLE_DELAY__GFX09 {
	struct {
		unsigned int            PERFMON_SAMPLE_DELAY : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SPM_SQG_PERFMON_SAMPLE_DELAY__GFX09 {
	struct {
		unsigned int            PERFMON_SAMPLE_DELAY : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SPM_SX_PERFMON_SAMPLE_DELAY__GFX09 {
	struct {
		unsigned int            PERFMON_SAMPLE_DELAY : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SPM_TA_PERFMON_SAMPLE_DELAY__GFX09 {
	struct {
		unsigned int            PERFMON_SAMPLE_DELAY : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SPM_TCA_PERFMON_SAMPLE_DELAY__GFX09 {
	struct {
		unsigned int            PERFMON_SAMPLE_DELAY : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SPM_TCC_PERFMON_SAMPLE_DELAY__GFX09 {
	struct {
		unsigned int            PERFMON_SAMPLE_DELAY : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SPM_TCP_PERFMON_SAMPLE_DELAY__GFX09 {
	struct {
		unsigned int            PERFMON_SAMPLE_DELAY : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SPM_TD_PERFMON_SAMPLE_DELAY__GFX09 {
	struct {
		unsigned int            PERFMON_SAMPLE_DELAY : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SPM_UTCL1_CNTL {
	struct {
		unsigned int            XNACK_REDO_TIMER_CNT : 20;
		unsigned int                                 : 4;
		unsigned int                       DROP_MODE : 1;
		unsigned int                          BYPASS : 1;
		unsigned int                      INVALIDATE : 1;
		unsigned int                 FRAG_LIMIT_MODE : 1;
		unsigned int                     FORCE_SNOOP : 1;
		unsigned int             FORCE_SD_VMID_DIRTY : 1;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SPM_UTCL1_ERROR_1 {
	struct {
		unsigned int             Translated_ReqError : 2;
		unsigned int         Translated_ReqErrorVmid : 4;
		unsigned int     Translated_ReqErrorAddr_MSB : 4;
		unsigned int                                 : 22;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SPM_UTCL1_ERROR_2 {
	struct {
		unsigned int     Translated_ReqErrorAddr_LSB : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SPM_VGT_PERFMON_SAMPLE_DELAY__GFX09 {
	struct {
		unsigned int            PERFMON_SAMPLE_DELAY : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SRM_ARAM_ADDR {
	struct {
		unsigned int                            ADDR : 12;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SRM_ARAM_DATA {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SRM_CNTL {
	struct {
		unsigned int                      SRM_ENABLE : 1;
		unsigned int                  AUTO_INCR_ADDR : 1;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SRM_DEBUG {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SRM_DEBUG_SELECT {
	struct {
		unsigned int                          SELECT : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SRM_DRAM_ADDR {
	struct {
		unsigned int                            ADDR : 12;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SRM_DRAM_DATA {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SRM_GPM_ABORT {
	struct {
		unsigned int                           ABORT : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SRM_GPM_COMMAND {
	struct {
		unsigned int                              OP : 1;
		unsigned int                      INDEX_CNTL : 1;
		unsigned int                  INDEX_CNTL_NUM : 3;
		unsigned int                            SIZE : 12;
		unsigned int                    START_OFFSET : 12;
		unsigned int                       RESERVED1 : 2;
		unsigned int                     DEST_MEMORY : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SRM_GPM_COMMAND_STATUS {
	struct {
		unsigned int                      FIFO_EMPTY : 1;
		unsigned int                       FIFO_FULL : 1;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SRM_INDEX_CNTL_ADDR_0 {
	struct {
		unsigned int                         ADDRESS : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SRM_INDEX_CNTL_ADDR_1 {
	struct {
		unsigned int                         ADDRESS : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SRM_INDEX_CNTL_ADDR_2 {
	struct {
		unsigned int                         ADDRESS : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SRM_INDEX_CNTL_ADDR_3 {
	struct {
		unsigned int                         ADDRESS : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SRM_INDEX_CNTL_ADDR_4 {
	struct {
		unsigned int                         ADDRESS : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SRM_INDEX_CNTL_ADDR_5 {
	struct {
		unsigned int                         ADDRESS : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SRM_INDEX_CNTL_ADDR_6 {
	struct {
		unsigned int                         ADDRESS : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SRM_INDEX_CNTL_ADDR_7 {
	struct {
		unsigned int                         ADDRESS : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SRM_INDEX_CNTL_DATA_0 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SRM_INDEX_CNTL_DATA_1 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SRM_INDEX_CNTL_DATA_2 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SRM_INDEX_CNTL_DATA_3 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SRM_INDEX_CNTL_DATA_4 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SRM_INDEX_CNTL_DATA_5 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SRM_INDEX_CNTL_DATA_6 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SRM_INDEX_CNTL_DATA_7 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SRM_RLCV_COMMAND {
	struct {
		unsigned int                              OP : 1;
		unsigned int                                 : 3;
		unsigned int                            SIZE : 12;
		unsigned int                    START_OFFSET : 12;
		unsigned int                       RESERVED1 : 3;
		unsigned int                     DEST_MEMORY : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SRM_RLCV_COMMAND_STATUS {
	struct {
		unsigned int                      FIFO_EMPTY : 1;
		unsigned int                       FIFO_FULL : 1;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_SRM_STAT {
	struct {
		unsigned int                        SRM_BUSY : 1;
		unsigned int                  SRM_BUSY_DELAY : 1;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_STAT__GFX09 {
	struct {
		unsigned int                        RLC_BUSY : 1;
		unsigned int                    RLC_GPM_BUSY : 1;
		unsigned int                    RLC_SPM_BUSY : 1;
		unsigned int                    RLC_SRM_BUSY : 1;
		unsigned int                         MC_BUSY : 1;
		unsigned int               RLC_THREAD_0_BUSY : 1;
		unsigned int               RLC_THREAD_1_BUSY : 1;
		unsigned int               RLC_THREAD_2_BUSY : 1;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_STATIC_PG_STATUS__GFX09 {
	struct {
		unsigned int               PG_STATUS_CU_MASK : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_THREAD1_DELAY__GFX09 {
	struct {
		unsigned int                   CU_IDEL_DELAY : 8;
		unsigned int           LBPW_INNER_LOOP_DELAY : 8;
		unsigned int           LBPW_OUTER_LOOP_DELAY : 8;
		unsigned int                           SPARE : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_UCODE_CNTL {
	struct {
		unsigned int                 RLC_UCODE_FLAGS : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_UTCL1_STATUS {
	struct {
		unsigned int                  FAULT_DETECTED : 1;
		unsigned int                  RETRY_DETECTED : 1;
		unsigned int                    PRT_DETECTED : 1;
		unsigned int                                 : 5;
		unsigned int                   FAULT_UTCL1ID : 6;
		unsigned int                                 : 2;
		unsigned int                   RETRY_UTCL1ID : 6;
		unsigned int                                 : 2;
		unsigned int                     PRT_UTCL1ID : 6;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_UTCL1_STATUS_2 {
	struct {
		unsigned int              GPM_TH0_UTCL1_BUSY : 1;
		unsigned int              GPM_TH1_UTCL1_BUSY : 1;
		unsigned int              GPM_TH2_UTCL1_BUSY : 1;
		unsigned int                  SPM_UTCL1_BUSY : 1;
		unsigned int            PREWALKER_UTCL1_BUSY : 1;
		unsigned int      GPM_TH0_UTCL1_StallOnTrans : 1;
		unsigned int      GPM_TH1_UTCL1_StallOnTrans : 1;
		unsigned int      GPM_TH2_UTCL1_StallOnTrans : 1;
		unsigned int          SPM_UTCL1_StallOnTrans : 1;
		unsigned int    PREWALKER_UTCL1_StallOnTrans : 1;
		unsigned int                                 : 22;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RLC_UTCL2_CNTL__GFX09 {
	struct {
		unsigned int               MTYPE_NO_PTE_MODE : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RMI_CGTT_SCLK_CTRL {
	struct {
		unsigned int                        ON_DELAY : 4;
		unsigned int                  OFF_HYSTERESIS : 8;
		unsigned int                                 : 4;
		unsigned int            SOFT_STALL_OVERRIDE7 : 1;
		unsigned int            SOFT_STALL_OVERRIDE6 : 1;
		unsigned int            SOFT_STALL_OVERRIDE5 : 1;
		unsigned int            SOFT_STALL_OVERRIDE4 : 1;
		unsigned int            SOFT_STALL_OVERRIDE3 : 1;
		unsigned int            SOFT_STALL_OVERRIDE2 : 1;
		unsigned int            SOFT_STALL_OVERRIDE1 : 1;
		unsigned int            SOFT_STALL_OVERRIDE0 : 1;
		unsigned int                                 : 1;
		unsigned int                  SOFT_OVERRIDE6 : 1;
		unsigned int                  SOFT_OVERRIDE5 : 1;
		unsigned int                  SOFT_OVERRIDE4 : 1;
		unsigned int                  SOFT_OVERRIDE3 : 1;
		unsigned int                  SOFT_OVERRIDE2 : 1;
		unsigned int                  SOFT_OVERRIDE1 : 1;
		unsigned int                  SOFT_OVERRIDE0 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RMI_CLOCK_CNTRL {
	struct {
		unsigned int           DYN_CLK_RB0_BUSY_MASK : 5;
		unsigned int           DYN_CLK_CMN_BUSY_MASK : 5;
		unsigned int         DYN_CLK_RB0_WAKEUP_MASK : 5;
		unsigned int         DYN_CLK_CMN_WAKEUP_MASK : 5;
		unsigned int           DYN_CLK_RB1_BUSY_MASK : 5;
		unsigned int         DYN_CLK_RB1_WAKEUP_MASK : 5;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RMI_DEMUX_CNTL {
	struct {
		unsigned int                DEMUX_ARB0_STALL : 1;
		unsigned int  DEMUX_ARB0_BREAK_LOB_ON_IDLEIN : 1;
		unsigned int                                 : 2;
		unsigned int DEMUX_ARB0_STALL_TIMER_OVERRIDE : 2;
		unsigned int DEMUX_ARB0_STALL_TIMER_START_VALUE : 8;
		unsigned int                 DEMUX_ARB0_MODE : 2;
		unsigned int                DEMUX_ARB1_STALL : 1;
		unsigned int  DEMUX_ARB1_BREAK_LOB_ON_IDLEIN : 1;
		unsigned int                                 : 2;
		unsigned int DEMUX_ARB1_STALL_TIMER_OVERRIDE : 2;
		unsigned int DEMUX_ARB1_STALL_TIMER_START_VALUE : 8;
		unsigned int                 DEMUX_ARB1_MODE : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RMI_GENERAL_CNTL {
	struct {
		unsigned int                   BURST_DISABLE : 1;
		unsigned int              VMID_BYPASS_ENABLE : 16;
		unsigned int                 XBAR_MUX_CONFIG : 2;
		unsigned int                  RB0_HARVEST_EN : 1;
		unsigned int                  RB1_HARVEST_EN : 1;
		unsigned int        LOOPBACK_DIS_BY_REQ_TYPE : 4;
		unsigned int          XBAR_MUX_CONFIG_UPDATE : 1;
		unsigned int SKID_FIFO_0_OVERFLOW_ERROR_MASK : 1;
		unsigned int SKID_FIFO_0_UNDERFLOW_ERROR_MASK : 1;
		unsigned int SKID_FIFO_1_OVERFLOW_ERROR_MASK : 1;
		unsigned int SKID_FIFO_1_UNDERFLOW_ERROR_MASK : 1;
		unsigned int SKID_FIFO_FREESPACE_IS_ZERO_ERROR_MASK : 1;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RMI_GENERAL_CNTL1__GFX09 {
	struct {
		unsigned int    EARLY_WRACK_ENABLE_PER_MTYPE : 4;
		unsigned int         TCIW0_64B_RD_STALL_MODE : 2;
		unsigned int         TCIW1_64B_RD_STALL_MODE : 2;
		unsigned int EARLY_WRACK_DISABLE_FOR_LOOPBACK : 1;
		unsigned int           POLICY_OVERRIDE_VALUE : 1;
		unsigned int                 POLICY_OVERRIDE : 1;
		unsigned int UTCL1_PROBE0_RR_ARB_BURST_HINT_EN : 1;
		unsigned int UTCL1_PROBE1_RR_ARB_BURST_HINT_EN : 1;
		unsigned int                                 : 19;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RMI_GENERAL_STATUS {
	struct {
		unsigned int     GENERAL_RMI_ERRORS_COMBINED : 1;
		unsigned int      SKID_FIFO_0_OVERFLOW_ERROR : 1;
		unsigned int     SKID_FIFO_0_UNDERFLOW_ERROR : 1;
		unsigned int      SKID_FIFO_1_OVERFLOW_ERROR : 1;
		unsigned int     SKID_FIFO_1_UNDERFLOW_ERROR : 1;
		unsigned int                   RMI_XBAR_BUSY : 1;
		unsigned int                  RMI_UTCL1_BUSY : 1;
		unsigned int             RMI_SCOREBOARD_BUSY : 1;
		unsigned int             TCIW0_PRT_FIFO_BUSY : 1;
		unsigned int                TCIW_FRMTR0_BUSY : 1;
		unsigned int            TCIW_RTN_FRMTR0_BUSY : 1;
		unsigned int      WRREQ_CONSUMER_FIFO_0_BUSY : 1;
		unsigned int      RDREQ_CONSUMER_FIFO_0_BUSY : 1;
		unsigned int             TCIW1_PRT_FIFO_BUSY : 1;
		unsigned int                TCIW_FRMTR1_BUSY : 1;
		unsigned int            TCIW_RTN_FRMTR1_BUSY : 1;
		unsigned int      WRREQ_CONSUMER_FIFO_1_BUSY : 1;
		unsigned int      RDREQ_CONSUMER_FIFO_1_BUSY : 1;
		unsigned int                 UTC_PROBE1_BUSY : 1;
		unsigned int                 UTC_PROBE0_BUSY : 1;
		unsigned int                  RMI_XNACK_BUSY : 1;
		unsigned int             XNACK_FIFO_NUM_USED : 8;
		unsigned int                XNACK_FIFO_EMPTY : 1;
		unsigned int                 XNACK_FIFO_FULL : 1;
		unsigned int SKID_FIFO_FREESPACE_IS_ZERO_ERROR : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RMI_PERFCOUNTER0_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RMI_PERFCOUNTER0_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RMI_PERFCOUNTER0_SELECT {
	struct {
		unsigned int                        PERF_SEL : 9;
		unsigned int                                 : 1;
		unsigned int                       PERF_SEL1 : 9;
		unsigned int                                 : 1;
		unsigned int                       CNTR_MODE : 4;
		unsigned int                      PERF_MODE1 : 4;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RMI_PERFCOUNTER0_SELECT1 {
	struct {
		unsigned int                       PERF_SEL2 : 9;
		unsigned int                                 : 1;
		unsigned int                       PERF_SEL3 : 9;
		unsigned int                                 : 5;
		unsigned int                      PERF_MODE3 : 4;
		unsigned int                      PERF_MODE2 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RMI_PERFCOUNTER1_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RMI_PERFCOUNTER1_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RMI_PERFCOUNTER1_SELECT {
	struct {
		unsigned int                        PERF_SEL : 9;
		unsigned int                                 : 19;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RMI_PERFCOUNTER2_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RMI_PERFCOUNTER2_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RMI_PERFCOUNTER2_SELECT {
	struct {
		unsigned int                        PERF_SEL : 9;
		unsigned int                                 : 1;
		unsigned int                       PERF_SEL1 : 9;
		unsigned int                                 : 1;
		unsigned int                       CNTR_MODE : 4;
		unsigned int                      PERF_MODE1 : 4;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RMI_PERFCOUNTER2_SELECT1 {
	struct {
		unsigned int                       PERF_SEL2 : 9;
		unsigned int                                 : 1;
		unsigned int                       PERF_SEL3 : 9;
		unsigned int                                 : 5;
		unsigned int                      PERF_MODE3 : 4;
		unsigned int                      PERF_MODE2 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RMI_PERFCOUNTER3_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RMI_PERFCOUNTER3_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RMI_PERFCOUNTER3_SELECT {
	struct {
		unsigned int                        PERF_SEL : 9;
		unsigned int                                 : 19;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RMI_PERF_COUNTER_CNTL {
	struct {
		unsigned int         TRANS_BASED_PERF_EN_SEL : 2;
		unsigned int         EVENT_BASED_PERF_EN_SEL : 2;
		unsigned int                  TC_PERF_EN_SEL : 2;
		unsigned int         PERF_EVENT_WINDOW_MASK0 : 2;
		unsigned int         PERF_EVENT_WINDOW_MASK1 : 2;
		unsigned int                PERF_COUNTER_CID : 4;
		unsigned int               PERF_COUNTER_VMID : 5;
		unsigned int PERF_COUNTER_BURST_LENGTH_THRESHOLD : 6;
		unsigned int                 PERF_SOFT_RESET : 1;
		unsigned int               PERF_CNTR_SPM_SEL : 1;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RMI_PROBE_POP_LOGIC_CNTL {
	struct {
		unsigned int        EXT_LAT_FIFO_0_MAX_DEPTH : 7;
		unsigned int               XLAT_COMBINE0_DIS : 1;
		unsigned int REDUCE_MAX_XLAT_CHAIN_SIZE_BY_2 : 2;
		unsigned int        EXT_LAT_FIFO_1_MAX_DEPTH : 7;
		unsigned int               XLAT_COMBINE1_DIS : 1;
		unsigned int                                 : 14;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RMI_SCOREBOARD_CNTL {
	struct {
		unsigned int              COMPLETE_RB0_FLUSH : 1;
		unsigned int    REQ_IN_RE_EN_AFTER_FLUSH_RB0 : 1;
		unsigned int              COMPLETE_RB1_FLUSH : 1;
		unsigned int    REQ_IN_RE_EN_AFTER_FLUSH_RB1 : 1;
		unsigned int            TIME_STAMP_FLUSH_RB1 : 1;
		unsigned int VMID_INVAL_FLUSH_TYPE_OVERRIDE_EN : 1;
		unsigned int VMID_INVAL_FLUSH_TYPE_OVERRIDE_VALUE : 1;
		unsigned int            TIME_STAMP_FLUSH_RB0 : 1;
		unsigned int        FORCE_VMID_INVAL_DONE_EN : 1;
		unsigned int FORCE_VMID_INVAL_DONE_TIMER_START_VALUE : 12;
		unsigned int                                 : 11;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RMI_SCOREBOARD_STATUS0 {
	struct {
		unsigned int              CURRENT_SESSION_ID : 1;
		unsigned int             CP_VMID_INV_IN_PROG : 1;
		unsigned int            CP_VMID_INV_REQ_VMID : 16;
		unsigned int            CP_VMID_INV_UTC_DONE : 1;
		unsigned int                CP_VMID_INV_DONE : 1;
		unsigned int          CP_VMID_INV_FLUSH_TYPE : 1;
		unsigned int             FORCE_VMID_INV_DONE : 1;
		unsigned int                                 : 10;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RMI_SCOREBOARD_STATUS1 {
	struct {
		unsigned int                 RUNNING_CNT_RB0 : 12;
		unsigned int       RUNNING_CNT_UNDERFLOW_RB0 : 1;
		unsigned int        RUNNING_CNT_OVERFLOW_RB0 : 1;
		unsigned int MULTI_VMID_INVAL_FROM_CP_DETECTED : 1;
		unsigned int                 RUNNING_CNT_RB1 : 12;
		unsigned int       RUNNING_CNT_UNDERFLOW_RB1 : 1;
		unsigned int        RUNNING_CNT_OVERFLOW_RB1 : 1;
		unsigned int           COM_FLUSH_IN_PROG_RB1 : 1;
		unsigned int           COM_FLUSH_IN_PROG_RB0 : 1;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RMI_SCOREBOARD_STATUS2 {
	struct {
		unsigned int                SNAPSHOT_CNT_RB0 : 12;
		unsigned int      SNAPSHOT_CNT_UNDERFLOW_RB0 : 1;
		unsigned int                SNAPSHOT_CNT_RB1 : 12;
		unsigned int      SNAPSHOT_CNT_UNDERFLOW_RB1 : 1;
		unsigned int              COM_FLUSH_DONE_RB1 : 1;
		unsigned int              COM_FLUSH_DONE_RB0 : 1;
		unsigned int    TIME_STAMP_FLUSH_IN_PROG_RB0 : 1;
		unsigned int    TIME_STAMP_FLUSH_IN_PROG_RB1 : 1;
		unsigned int       TIME_STAMP_FLUSH_DONE_RB0 : 1;
		unsigned int       TIME_STAMP_FLUSH_DONE_RB1 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RMI_SPARE__GFX09 {
	struct {
		unsigned int RMI_ARBITER_STALL_TIMER_ENABLED_ALLOW_STREAMING : 1;
		unsigned int                     SPARE_BIT_1 : 1;
		unsigned int                     SPARE_BIT_2 : 1;
		unsigned int                     SPARE_BIT_3 : 1;
		unsigned int                     SPARE_BIT_4 : 1;
		unsigned int                     SPARE_BIT_5 : 1;
		unsigned int                     SPARE_BIT_6 : 1;
		unsigned int                     SPARE_BIT_7 : 1;
		unsigned int                   SPARE_BIT_8_0 : 8;
		unsigned int                  SPARE_BIT_16_0 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RMI_SPARE_1 {
	struct {
		unsigned int                     SPARE_BIT_8 : 1;
		unsigned int                     SPARE_BIT_9 : 1;
		unsigned int                    SPARE_BIT_10 : 1;
		unsigned int                    SPARE_BIT_11 : 1;
		unsigned int                    SPARE_BIT_12 : 1;
		unsigned int                    SPARE_BIT_13 : 1;
		unsigned int                    SPARE_BIT_14 : 1;
		unsigned int                    SPARE_BIT_15 : 1;
		unsigned int                   SPARE_BIT_8_1 : 8;
		unsigned int                  SPARE_BIT_16_1 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RMI_SPARE_2 {
	struct {
		unsigned int                    SPARE_BIT_16 : 1;
		unsigned int                    SPARE_BIT_17 : 1;
		unsigned int                    SPARE_BIT_18 : 1;
		unsigned int                    SPARE_BIT_19 : 1;
		unsigned int                    SPARE_BIT_20 : 1;
		unsigned int                    SPARE_BIT_21 : 1;
		unsigned int                    SPARE_BIT_22 : 1;
		unsigned int                    SPARE_BIT_23 : 1;
		unsigned int                   SPARE_BIT_4_0 : 4;
		unsigned int                   SPARE_BIT_4_1 : 4;
		unsigned int                   SPARE_BIT_8_2 : 8;
		unsigned int                   SPARE_BIT_8_3 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RMI_SUBBLOCK_STATUS0 {
	struct {
		unsigned int UTC_EXT_LAT_HID_FIFO_NUM_USED_PROBE0 : 7;
		unsigned int UTC_EXT_LAT_HID_FIFO_FULL_PROBE0 : 1;
		unsigned int UTC_EXT_LAT_HID_FIFO_EMPTY_PROBE0 : 1;
		unsigned int UTC_EXT_LAT_HID_FIFO_NUM_USED_PROBE1 : 7;
		unsigned int UTC_EXT_LAT_HID_FIFO_FULL_PROBE1 : 1;
		unsigned int UTC_EXT_LAT_HID_FIFO_EMPTY_PROBE1 : 1;
		unsigned int              TCIW0_INFLIGHT_CNT : 10;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RMI_SUBBLOCK_STATUS1 {
	struct {
		unsigned int          SKID_FIFO_0_FREE_SPACE : 10;
		unsigned int          SKID_FIFO_1_FREE_SPACE : 10;
		unsigned int              TCIW1_INFLIGHT_CNT : 10;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RMI_SUBBLOCK_STATUS2 {
	struct {
		unsigned int             PRT_FIFO_0_NUM_USED : 9;
		unsigned int             PRT_FIFO_1_NUM_USED : 9;
		unsigned int                                 : 14;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RMI_SUBBLOCK_STATUS3 {
	struct {
		unsigned int    SKID_FIFO_0_FREE_SPACE_TOTAL : 10;
		unsigned int    SKID_FIFO_1_FREE_SPACE_TOTAL : 10;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RMI_TCIW_FORMATTER0_CNTL {
	struct {
		unsigned int        WR_COMBINE0_DIS_OVERRIDE : 1;
		unsigned int     WR_COMBINE0_TIME_OUT_WINDOW : 8;
		unsigned int  TCIW0_MAX_ALLOWED_INFLIGHT_REQ : 10;
		unsigned int    SKID_FIFO_0_FREE_SPACE_DELTA : 8;
		unsigned int SKID_FIFO_0_FREE_SPACE_DELTA_UPDATE : 1;
		unsigned int             TCIW0_REQ_SAFE_MODE : 1;
		unsigned int             RMI_IN0_REORDER_DIS : 1;
		unsigned int WR_COMBINE0_DIS_AT_LAST_OF_BURST : 1;
		unsigned int             ALL_FAULT_RET0_DATA : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RMI_TCIW_FORMATTER1_CNTL {
	struct {
		unsigned int        WR_COMBINE1_DIS_OVERRIDE : 1;
		unsigned int     WR_COMBINE1_TIME_OUT_WINDOW : 8;
		unsigned int  TCIW1_MAX_ALLOWED_INFLIGHT_REQ : 10;
		unsigned int    SKID_FIFO_1_FREE_SPACE_DELTA : 8;
		unsigned int SKID_FIFO_1_FREE_SPACE_DELTA_UPDATE : 1;
		unsigned int             TCIW1_REQ_SAFE_MODE : 1;
		unsigned int             RMI_IN1_REORDER_DIS : 1;
		unsigned int WR_COMBINE1_DIS_AT_LAST_OF_BURST : 1;
		unsigned int             ALL_FAULT_RET1_DATA : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RMI_UTCL1_CNTL1 {
	struct {
		unsigned int                FORCE_4K_L2_RESP : 1;
		unsigned int                   GPUVM_64K_DEF : 1;
		unsigned int                 GPUVM_PERM_MODE : 1;
		unsigned int                       RESP_MODE : 2;
		unsigned int                 RESP_FAULT_MODE : 2;
		unsigned int                        CLIENTID : 9;
		unsigned int                      USERVM_DIS : 1;
		unsigned int               ENABLE_PUSH_LFIFO : 1;
		unsigned int            ENABLE_LFIFO_PRI_ARB : 1;
		unsigned int                    REG_INV_VMID : 4;
		unsigned int                REG_INV_ALL_VMID : 1;
		unsigned int                  REG_INV_TOGGLE : 1;
		unsigned int      CLIENT_INVALIDATE_ALL_VMID : 1;
		unsigned int                      FORCE_MISS : 1;
		unsigned int                  FORCE_IN_ORDER : 1;
		unsigned int          REDUCE_FIFO_DEPTH_BY_2 : 2;
		unsigned int          REDUCE_CACHE_SIZE_BY_2 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RMI_UTCL1_CNTL2 {
	struct {
		unsigned int                       UTC_SPARE : 8;
		unsigned int                                 : 1;
		unsigned int                  MTYPE_OVRD_DIS : 1;
		unsigned int                      LINE_VALID : 1;
		unsigned int                         DIS_EDC : 1;
		unsigned int                  GPUVM_INV_MODE : 1;
		unsigned int                   SHOOTDOWN_OPT : 1;
		unsigned int                     FORCE_SNOOP : 1;
		unsigned int             FORCE_GPUVM_INV_ACK : 1;
		unsigned int            UTCL1_ARB_BURST_MODE : 2;
		unsigned int   UTCL1_ENABLE_PERF_EVENT_RD_WR : 1;
		unsigned int          UTCL1_PERF_EVENT_RD_WR : 1;
		unsigned int    UTCL1_ENABLE_PERF_EVENT_VMID : 1;
		unsigned int           UTCL1_PERF_EVENT_VMID : 4;
		unsigned int           UTCL1_DIS_DUAL_L2_REQ : 1;
		unsigned int      UTCL1_FORCE_FRAG_2M_TO_64K : 1;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RMI_UTCL1_STATUS {
	struct {
		unsigned int                  FAULT_DETECTED : 1;
		unsigned int                  RETRY_DETECTED : 1;
		unsigned int                    PRT_DETECTED : 1;
		unsigned int                                 : 29;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RMI_UTC_XNACK_N_MISC_CNTL {
	struct {
		unsigned int          MASTER_XNACK_TIMER_INC : 8;
		unsigned int     IND_XNACK_TIMER_START_VALUE : 4;
		unsigned int                 UTCL1_PERM_MODE : 1;
		unsigned int   CP_VMID_RESET_REQUEST_DISABLE : 1;
		unsigned int                                 : 18;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RMI_XBAR_ARBITER_CONFIG {
	struct {
		unsigned int                  XBAR_ARB0_MODE : 2;
		unsigned int XBAR_ARB0_BREAK_LOB_ON_WEIGHTEDRR : 1;
		unsigned int                 XBAR_ARB0_STALL : 1;
		unsigned int   XBAR_ARB0_BREAK_LOB_ON_IDLEIN : 1;
		unsigned int                                 : 1;
		unsigned int  XBAR_ARB0_STALL_TIMER_OVERRIDE : 2;
		unsigned int XBAR_ARB0_STALL_TIMER_START_VALUE : 8;
		unsigned int                  XBAR_ARB1_MODE : 2;
		unsigned int XBAR_ARB1_BREAK_LOB_ON_WEIGHTEDRR : 1;
		unsigned int                 XBAR_ARB1_STALL : 1;
		unsigned int   XBAR_ARB1_BREAK_LOB_ON_IDLEIN : 1;
		unsigned int                                 : 1;
		unsigned int  XBAR_ARB1_STALL_TIMER_OVERRIDE : 2;
		unsigned int XBAR_ARB1_STALL_TIMER_START_VALUE : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RMI_XBAR_ARBITER_CONFIG_1 {
	struct {
		unsigned int XBAR_ARB_ROUND_ROBIN_WEIGHT_RB0_RD : 8;
		unsigned int XBAR_ARB_ROUND_ROBIN_WEIGHT_RB0_WR : 8;
		unsigned int XBAR_ARB_ROUND_ROBIN_WEIGHT_RB1_RD : 8;
		unsigned int XBAR_ARB_ROUND_ROBIN_WEIGHT_RB1_WR : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RMI_XBAR_CONFIG {
	struct {
		unsigned int        XBAR_MUX_CONFIG_OVERRIDE : 2;
		unsigned int XBAR_MUX_CONFIG_REQ_TYPE_OVERRIDE : 4;
		unsigned int  XBAR_MUX_CONFIG_CB_DB_OVERRIDE : 1;
		unsigned int                     ARBITER_DIS : 1;
		unsigned int                  XBAR_EN_IN_REQ : 4;
		unsigned int         XBAR_EN_IN_REQ_OVERRIDE : 1;
		unsigned int                  XBAR_EN_IN_RB0 : 1;
		unsigned int                  XBAR_EN_IN_RB1 : 1;
		unsigned int                                 : 17;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RMI_XNACK_DEBUG {
	struct {
		unsigned int                  XNACK_PER_VMID : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_CNTL {
	struct {
		unsigned int                 CLOCK_GATING_EN : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_DATA {
	struct {
		unsigned int                        ROM_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_INDEX {
	struct {
		unsigned int                       ROM_INDEX : 24;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_START {
	struct {
		unsigned int                       ROM_START : 24;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_STATUS {
	struct {
		unsigned int                        ROM_BUSY : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_CNTL {
	struct {
		unsigned int                       DATA_SIZE : 16;
		unsigned int                    COMMAND_SIZE : 2;
		unsigned int       ROM_SW_RETURN_DATA_ENABLE : 1;
		unsigned int                                 : 13;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_COMMAND {
	struct {
		unsigned int              ROM_SW_INSTRUCTION : 8;
		unsigned int                  ROM_SW_ADDRESS : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_1 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_10 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_11 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_12 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_13 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_14 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_15 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_16 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_17 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_18 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_19 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_2 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_20 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_21 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_22 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_23 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_24 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_25 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_26 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_27 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_28 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_29 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_3 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_30 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_31 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_32 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_33 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_34 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_35 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_36 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_37 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_38 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_39 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_4 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_40 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_41 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_42 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_43 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_44 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_45 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_46 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_47 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_48 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_49 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_5 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_50 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_51 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_52 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_53 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_54 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_55 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_56 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_57 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_58 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_59 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_6 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_60 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_61 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_62 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_63 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_64 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_7 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_8 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_DATA_9 {
	struct {
		unsigned int                     ROM_SW_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union ROM_SW_STATUS {
	struct {
		unsigned int                     ROM_SW_DONE : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RPB_ARB_CNTL {
	struct {
		unsigned int                   RD_SWITCH_NUM : 8;
		unsigned int                   WR_SWITCH_NUM : 8;
		unsigned int               ATC_TR_SWITCH_NUM : 8;
		unsigned int                        ARB_MODE : 1;
		unsigned int                 SWITCH_NUM_MODE : 1;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RPB_ARB_CNTL2 {
	struct {
		unsigned int                  P2P_SWITCH_NUM : 8;
		unsigned int               ATOMIC_SWITCH_NUM : 8;
		unsigned int             ATC_PAGE_SWITCH_NUM : 8;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RPB_ATS_CNTL {
	struct {
		unsigned int         PAGE_MIN_LATENCY_ENABLE : 1;
		unsigned int           TR_MIN_LATENCY_ENABLE : 1;
		unsigned int                SWITCH_THRESHOLD : 5;
		unsigned int                      TIME_SLICE : 8;
		unsigned int                ATCTR_SWITCH_NUM : 4;
		unsigned int              ATCPAGE_SWITCH_NUM : 4;
		unsigned int                           WR_AT : 2;
		unsigned int                   INVAL_COM_CMD : 6;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RPB_ATS_CNTL2 {
	struct {
		unsigned int                       TRANS_CMD : 6;
		unsigned int                    PAGE_REQ_CMD : 6;
		unsigned int               PAGE_ROUTING_CODE : 3;
		unsigned int          INVAL_COM_ROUTING_CODE : 3;
		unsigned int                       VENDOR_ID : 2;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RPB_BIF_CNTL {
	struct {
		unsigned int                  VC0_SWITCH_NUM : 8;
		unsigned int                  VC1_SWITCH_NUM : 8;
		unsigned int                        ARB_MODE : 1;
		unsigned int                    DRAIN_VC_NUM : 1;
		unsigned int                   SWITCH_ENABLE : 1;
		unsigned int                SWITCH_THRESHOLD : 8;
		unsigned int                     PAGE_PRI_EN : 1;
		unsigned int                       TR_PRI_EN : 1;
		unsigned int            VC0_CHAINED_OVERRIDE : 1;
		unsigned int                 PARITY_CHECK_EN : 1;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RPB_BLOCKLEVEL_CONF {
	struct {
		unsigned int         XPB_BLOCKLEVEL_OVERRIDE : 2;
		unsigned int               ATC_TR_BLOCKLEVEL : 2;
		unsigned int             ATC_PAGE_BLOCKLEVEL : 2;
		unsigned int              ATC_INV_BLOCKLEVEL : 2;
		unsigned int       IO_WR_BLOCKLEVEL_OVERRIDE : 2;
		unsigned int       IO_RD_BLOCKLEVEL_OVERRIDE : 2;
		unsigned int      ATOMIC_BLOCKLEVEL_OVERRIDE : 2;
		unsigned int      XPB_BLOCKLEVEL_OVERRIDE_EN : 1;
		unsigned int    IO_WR_BLOCKLEVEL_OVERRIDE_EN : 1;
		unsigned int    IO_RD_BLOCKLEVEL_OVERRIDE_EN : 1;
		unsigned int   ATOMIC_BLOCKLEVEL_OVERRIDE_EN : 1;
		unsigned int                                 : 14;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RPB_CID_QUEUE_EX {
	struct {
		unsigned int                           START : 1;
		unsigned int                          OFFSET : 8;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RPB_CID_QUEUE_EX_DATA {
	struct {
		unsigned int                   WRITE_ENTRIES : 16;
		unsigned int                    READ_ENTRIES : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RPB_CID_QUEUE_RD {
	struct {
		unsigned int                   CLIENT_ID_LOW : 5;
		unsigned int                  CLIENT_ID_HIGH : 6;
		unsigned int                     WRITE_QUEUE : 3;
		unsigned int                      READ_QUEUE : 3;
		unsigned int                                 : 15;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RPB_CID_QUEUE_WR {
	struct {
		unsigned int                   CLIENT_ID_LOW : 5;
		unsigned int                  CLIENT_ID_HIGH : 6;
		unsigned int                     UPDATE_MODE : 1;
		unsigned int                     WRITE_QUEUE : 3;
		unsigned int                      READ_QUEUE : 3;
		unsigned int                          UPDATE : 1;
		unsigned int                                 : 13;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RPB_DEINTRLV_COMBINE_CNTL {
	struct {
		unsigned int          WC_CHAINED_FLUSH_TIMER : 4;
		unsigned int             WC_CHAINED_BREAK_EN : 1;
		unsigned int         WC_HANDLE_CHECK_DISABLE : 1;
		unsigned int                                 : 26;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RPB_EA_QUEUE_WR {
	struct {
		unsigned int                       EA_NUMBER : 5;
		unsigned int                     WRITE_QUEUE : 3;
		unsigned int                      READ_QUEUE : 3;
		unsigned int                          UPDATE : 1;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RPB_EFF_CNTL {
	struct {
		unsigned int                   WR_LAZY_TIMER : 8;
		unsigned int                   RD_LAZY_TIMER : 8;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RPB_PASSPW_CONF {
	struct {
		unsigned int             XPB_PASSPW_OVERRIDE : 1;
		unsigned int          XPB_RSPPASSPW_OVERRIDE : 1;
		unsigned int          ATC_TR_PASSPW_OVERRIDE : 1;
		unsigned int        ATC_PAGE_PASSPW_OVERRIDE : 1;
		unsigned int              WR_PASSPW_OVERRIDE : 1;
		unsigned int              RD_PASSPW_OVERRIDE : 1;
		unsigned int           WR_RSPPASSPW_OVERRIDE : 1;
		unsigned int           RD_RSPPASSPW_OVERRIDE : 1;
		unsigned int          ATC_RSPPASSPW_OVERRIDE : 1;
		unsigned int          ATOMIC_PASSPW_OVERRIDE : 1;
		unsigned int       ATOMIC_RSPPASSPW_OVERRIDE : 1;
		unsigned int       ATC_TR_PASSPW_OVERRIDE_EN : 1;
		unsigned int     ATC_PAGE_PASSPW_OVERRIDE_EN : 1;
		unsigned int       ATC_RSPPASSPW_OVERRIDE_EN : 1;
		unsigned int           WRRSP_PASSPW_OVERRIDE : 1;
		unsigned int        WRRSP_PASSPW_OVERRIDE_EN : 1;
		unsigned int           RDRSP_PASSPW_OVERRIDE : 1;
		unsigned int        RDRSP_PASSPW_OVERRIDE_EN : 1;
		unsigned int                                 : 14;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RPB_PERFCOUNTER0_CFG {
	struct {
		unsigned int                        PERF_SEL : 8;
		unsigned int                    PERF_SEL_END : 8;
		unsigned int                                 : 8;
		unsigned int                       PERF_MODE : 4;
		unsigned int                          ENABLE : 1;
		unsigned int                           CLEAR : 1;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RPB_PERFCOUNTER1_CFG {
	struct {
		unsigned int                        PERF_SEL : 8;
		unsigned int                    PERF_SEL_END : 8;
		unsigned int                                 : 8;
		unsigned int                       PERF_MODE : 4;
		unsigned int                          ENABLE : 1;
		unsigned int                           CLEAR : 1;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RPB_PERFCOUNTER2_CFG {
	struct {
		unsigned int                        PERF_SEL : 8;
		unsigned int                    PERF_SEL_END : 8;
		unsigned int                                 : 8;
		unsigned int                       PERF_MODE : 4;
		unsigned int                          ENABLE : 1;
		unsigned int                           CLEAR : 1;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RPB_PERFCOUNTER3_CFG {
	struct {
		unsigned int                        PERF_SEL : 8;
		unsigned int                    PERF_SEL_END : 8;
		unsigned int                                 : 8;
		unsigned int                       PERF_MODE : 4;
		unsigned int                          ENABLE : 1;
		unsigned int                           CLEAR : 1;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RPB_PERFCOUNTER_HI {
	struct {
		unsigned int                      COUNTER_HI : 16;
		unsigned int                   COMPARE_VALUE : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RPB_PERFCOUNTER_LO {
	struct {
		unsigned int                      COUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RPB_PERFCOUNTER_RSLT_CNTL {
	struct {
		unsigned int             PERF_COUNTER_SELECT : 4;
		unsigned int                                 : 4;
		unsigned int                   START_TRIGGER : 8;
		unsigned int                    STOP_TRIGGER : 8;
		unsigned int                      ENABLE_ANY : 1;
		unsigned int                       CLEAR_ALL : 1;
		unsigned int            STOP_ALL_ON_SATURATE : 1;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RPB_PERF_COUNTER_CNTL {
	struct {
		unsigned int             PERF_COUNTER_SELECT : 2;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RPB_RD_QUEUE_CNTL {
	struct {
		unsigned int                        ARB_MODE : 1;
		unsigned int                       Q4_SHARED : 1;
		unsigned int                       Q5_SHARED : 1;
		unsigned int               Q4_UNITID_EA_MODE : 1;
		unsigned int               Q5_UNITID_EA_MODE : 1;
		unsigned int                  Q4_PATTERN_LOW : 5;
		unsigned int                 Q4_PATTERN_HIGH : 6;
		unsigned int                  Q5_PATTERN_LOW : 5;
		unsigned int                 Q5_PATTERN_HIGH : 6;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RPB_RD_QUEUE_CNTL2 {
	struct {
		unsigned int             Q4_PATTERN_MASK_LOW : 5;
		unsigned int            Q4_PATTERN_MASK_HIGH : 6;
		unsigned int             Q5_PATTERN_MASK_LOW : 5;
		unsigned int            Q5_PATTERN_MASK_HIGH : 6;
		unsigned int                                 : 10;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RPB_RD_SWITCH_CNTL {
	struct {
		unsigned int               QUEUE0_SWITCH_NUM : 7;
		unsigned int               QUEUE1_SWITCH_NUM : 7;
		unsigned int               QUEUE2_SWITCH_NUM : 7;
		unsigned int               QUEUE3_SWITCH_NUM : 7;
		unsigned int                 SWITCH_NUM_MODE : 1;
		unsigned int                                 : 3;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RPB_SDPPORT_CNTL {
	struct {
		unsigned int          NBIF_DMA_SELF_ACTIVATE : 1;
		unsigned int               NBIF_DMA_CFG_MODE : 2;
		unsigned int  NBIF_DMA_ENABLE_REISSUE_CREDIT : 1;
		unsigned int NBIF_DMA_ENABLE_SATURATE_COUNTER : 1;
		unsigned int NBIF_DMA_ENABLE_DISRUPT_FULLDIS : 1;
		unsigned int         NBIF_DMA_HALT_THRESHOLD : 4;
		unsigned int          NBIF_HST_SELF_ACTIVATE : 1;
		unsigned int               NBIF_HST_CFG_MODE : 2;
		unsigned int  NBIF_HST_ENABLE_REISSUE_CREDIT : 1;
		unsigned int NBIF_HST_ENABLE_SATURATE_COUNTER : 1;
		unsigned int NBIF_HST_ENABLE_DISRUPT_FULLDIS : 1;
		unsigned int         NBIF_HST_HALT_THRESHOLD : 4;
		unsigned int           NBIF_HST_PASSIVE_MODE : 1;
		unsigned int           NBIF_HST_QUICK_COMACK : 1;
		unsigned int            DF_SDPVDCI_RDRSPCKEN : 1;
		unsigned int         DF_SDPVDCI_RDRSPCKENRCV : 1;
		unsigned int        DF_SDPVDCI_RDRSPDATACKEN : 1;
		unsigned int     DF_SDPVDCI_RDRSPDATACKENRCV : 1;
		unsigned int            DF_SDPVDCI_WRRSPCKEN : 1;
		unsigned int         DF_SDPVDCI_WRRSPCKENRCV : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RPB_SWITCH_CNTL2 {
	struct {
		unsigned int            RD_QUEUE4_SWITCH_NUM : 7;
		unsigned int            RD_QUEUE5_SWITCH_NUM : 7;
		unsigned int            WR_QUEUE4_SWITCH_NUM : 7;
		unsigned int            WR_QUEUE5_SWITCH_NUM : 7;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RPB_TAG_CONF__GFX09 {
	struct {
		unsigned int                      RPB_ATS_TR : 8;
		unsigned int                       RPB_IO_WR : 8;
		unsigned int                      RPB_ATS_PR : 8;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RPB_VC_SWITCH_RDWR {
	struct {
		unsigned int                            MODE : 2;
		unsigned int                          NUM_RD : 8;
		unsigned int                          NUM_WR : 8;
		unsigned int                                 : 14;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RPB_WR_QUEUE_CNTL {
	struct {
		unsigned int                        ARB_MODE : 1;
		unsigned int                       Q4_SHARED : 1;
		unsigned int                       Q5_SHARED : 1;
		unsigned int               Q4_UNITID_EA_MODE : 1;
		unsigned int               Q5_UNITID_EA_MODE : 1;
		unsigned int                  Q4_PATTERN_LOW : 5;
		unsigned int                 Q4_PATTERN_HIGH : 6;
		unsigned int                  Q5_PATTERN_LOW : 5;
		unsigned int                 Q5_PATTERN_HIGH : 6;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RPB_WR_QUEUE_CNTL2 {
	struct {
		unsigned int             Q4_PATTERN_MASK_LOW : 5;
		unsigned int            Q4_PATTERN_MASK_HIGH : 6;
		unsigned int             Q5_PATTERN_MASK_LOW : 5;
		unsigned int            Q5_PATTERN_MASK_HIGH : 6;
		unsigned int                                 : 10;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union RPB_WR_SWITCH_CNTL {
	struct {
		unsigned int               QUEUE0_SWITCH_NUM : 7;
		unsigned int               QUEUE1_SWITCH_NUM : 7;
		unsigned int               QUEUE2_SWITCH_NUM : 7;
		unsigned int               QUEUE3_SWITCH_NUM : 7;
		unsigned int                 SWITCH_NUM_MODE : 1;
		unsigned int                                 : 3;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SCRATCH_ADDR {
	struct {
		unsigned int                   OBSOLETE_ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SCRATCH_REG0 {
	struct {
		unsigned int                    SCRATCH_REG0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SCRATCH_REG1 {
	struct {
		unsigned int                    SCRATCH_REG1 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SCRATCH_REG2 {
	struct {
		unsigned int                    SCRATCH_REG2 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SCRATCH_REG3 {
	struct {
		unsigned int                    SCRATCH_REG3 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SCRATCH_REG4 {
	struct {
		unsigned int                    SCRATCH_REG4 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SCRATCH_REG5 {
	struct {
		unsigned int                    SCRATCH_REG5 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SCRATCH_REG6 {
	struct {
		unsigned int                    SCRATCH_REG6 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SCRATCH_REG7 {
	struct {
		unsigned int                    SCRATCH_REG7 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SCRATCH_UMSK {
	struct {
		unsigned int                   OBSOLETE_UMSK : 8;
		unsigned int                                 : 8;
		unsigned int                   OBSOLETE_SWAP : 2;
		unsigned int                                 : 14;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_ACTIVE_FCN_ID {
	struct {
		unsigned int                            VFID : 5;
		unsigned int                                 : 26;
		unsigned int                              VF : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_ATOMIC_CNTL {
	struct {
		unsigned int                      LOOP_TIMER : 31;
		unsigned int           ATOMIC_RTN_INT_ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_ATOMIC_PREOP_HI {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_ATOMIC_PREOP_LO {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_BA_THRESHOLD {
	struct {
		unsigned int                      READ_THRES : 10;
		unsigned int                                 : 6;
		unsigned int                     WRITE_THRES : 10;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_CHICKEN_BITS {
	struct {
		unsigned int          COPY_EFFICIENCY_ENABLE : 1;
		unsigned int      STALL_ON_TRANS_FULL_ENABLE : 1;
		unsigned int STALL_ON_NO_FREE_DATA_BUFFER_ENABLE : 1;
		unsigned int                                 : 5;
		unsigned int              WRITE_BURST_LENGTH : 2;
		unsigned int          WRITE_BURST_WAIT_CYCLE : 3;
		unsigned int                                 : 3;
		unsigned int             COPY_OVERLAP_ENABLE : 1;
		unsigned int                RAW_CHECK_ENABLE : 1;
		unsigned int                                 : 2;
		unsigned int              SRBM_POLL_RETRYING : 1;
		unsigned int                                 : 2;
		unsigned int                CG_STATUS_OUTPUT : 1;
		unsigned int                                 : 1;
		unsigned int                  TIME_BASED_QOS : 1;
		unsigned int              CE_AFIFO_WATERMARK : 2;
		unsigned int              CE_DFIFO_WATERMARK : 2;
		unsigned int              CE_LFIFO_WATERMARK : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_CHICKEN_BITS_2 {
	struct {
		unsigned int              F32_CMD_PROC_DELAY : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_CLK_CTRL {
	struct {
		unsigned int                        ON_DELAY : 4;
		unsigned int                  OFF_HYSTERESIS : 8;
		unsigned int                                 : 12;
		unsigned int                  SOFT_OVERRIDE7 : 1;
		unsigned int                  SOFT_OVERRIDE6 : 1;
		unsigned int                  SOFT_OVERRIDE5 : 1;
		unsigned int                  SOFT_OVERRIDE4 : 1;
		unsigned int                  SOFT_OVERRIDE3 : 1;
		unsigned int                  SOFT_OVERRIDE2 : 1;
		unsigned int                  SOFT_OVERRIDE1 : 1;
		unsigned int                  SOFT_OVERRIDE0 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_CNTL {
	struct {
		unsigned int                     TRAP_ENABLE : 1;
		unsigned int                   UTC_L1_ENABLE : 1;
		unsigned int             SEM_WAIT_INT_ENABLE : 1;
		unsigned int                DATA_SWAP_ENABLE : 1;
		unsigned int               FENCE_SWAP_ENABLE : 1;
		unsigned int           MIDCMD_PREEMPT_ENABLE : 1;
		unsigned int                                 : 11;
		unsigned int       MIDCMD_WORLDSWITCH_ENABLE : 1;
		unsigned int               AUTO_CTXSW_ENABLE : 1;
		unsigned int                                 : 9;
		unsigned int             CTXEMPTY_INT_ENABLE : 1;
		unsigned int               FROZEN_INT_ENABLE : 1;
		unsigned int           IB_PREEMPT_INT_ENABLE : 1;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_CONTEXT_GROUP_BOUNDARY__GFX09 {
	struct {
		unsigned int                                 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_CONTEXT_REG_TYPE0 {
	struct {
		unsigned int               SDMA0_GFX_RB_CNTL : 1;
		unsigned int               SDMA0_GFX_RB_BASE : 1;
		unsigned int            SDMA0_GFX_RB_BASE_HI : 1;
		unsigned int               SDMA0_GFX_RB_RPTR : 1;
		unsigned int            SDMA0_GFX_RB_RPTR_HI : 1;
		unsigned int               SDMA0_GFX_RB_WPTR : 1;
		unsigned int            SDMA0_GFX_RB_WPTR_HI : 1;
		unsigned int     SDMA0_GFX_RB_WPTR_POLL_CNTL : 1;
		unsigned int       SDMA0_GFX_RB_RPTR_ADDR_HI : 1;
		unsigned int       SDMA0_GFX_RB_RPTR_ADDR_LO : 1;
		unsigned int               SDMA0_GFX_IB_CNTL : 1;
		unsigned int               SDMA0_GFX_IB_RPTR : 1;
		unsigned int             SDMA0_GFX_IB_OFFSET : 1;
		unsigned int            SDMA0_GFX_IB_BASE_LO : 1;
		unsigned int            SDMA0_GFX_IB_BASE_HI : 1;
		unsigned int               SDMA0_GFX_IB_SIZE : 1;
		unsigned int             SDMA0_GFX_SKIP_CNTL : 1;
		unsigned int        SDMA0_GFX_CONTEXT_STATUS : 1;
		unsigned int              SDMA0_GFX_DOORBELL : 1;
		unsigned int          SDMA0_GFX_CONTEXT_CNTL : 1;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_CONTEXT_REG_TYPE1 {
	struct {
		unsigned int                                 : 8;
		unsigned int                SDMA0_GFX_STATUS : 1;
		unsigned int          SDMA0_GFX_DOORBELL_LOG : 1;
		unsigned int             SDMA0_GFX_WATERMARK : 1;
		unsigned int       SDMA0_GFX_DOORBELL_OFFSET : 1;
		unsigned int           SDMA0_GFX_CSA_ADDR_LO : 1;
		unsigned int           SDMA0_GFX_CSA_ADDR_HI : 1;
		unsigned int                       VOID_REG2 : 1;
		unsigned int         SDMA0_GFX_IB_SUB_REMAIN : 1;
		unsigned int               SDMA0_GFX_PREEMPT : 1;
		unsigned int             SDMA0_GFX_DUMMY_REG : 1;
		unsigned int  SDMA0_GFX_RB_WPTR_POLL_ADDR_HI : 1;
		unsigned int  SDMA0_GFX_RB_WPTR_POLL_ADDR_LO : 1;
		unsigned int           SDMA0_GFX_RB_AQL_CNTL : 1;
		unsigned int      SDMA0_GFX_MINOR_PTR_UPDATE : 1;
		unsigned int                                 : 10;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_CONTEXT_REG_TYPE2 {
	struct {
		unsigned int          SDMA0_GFX_MIDCMD_DATA0 : 1;
		unsigned int          SDMA0_GFX_MIDCMD_DATA1 : 1;
		unsigned int          SDMA0_GFX_MIDCMD_DATA2 : 1;
		unsigned int          SDMA0_GFX_MIDCMD_DATA3 : 1;
		unsigned int          SDMA0_GFX_MIDCMD_DATA4 : 1;
		unsigned int          SDMA0_GFX_MIDCMD_DATA5 : 1;
		unsigned int          SDMA0_GFX_MIDCMD_DATA6 : 1;
		unsigned int          SDMA0_GFX_MIDCMD_DATA7 : 1;
		unsigned int          SDMA0_GFX_MIDCMD_DATA8 : 1;
		unsigned int           SDMA0_GFX_MIDCMD_CNTL : 1;
		unsigned int                                 : 22;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_CONTEXT_REG_TYPE3 {
	struct {
		unsigned int                                 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_CRD_CNTL {
	struct {
		unsigned int                                 : 7;
		unsigned int                 MC_WRREQ_CREDIT : 6;
		unsigned int                 MC_RDREQ_CREDIT : 6;
		unsigned int                                 : 13;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_EA_DBIT_ADDR_DATA {
	struct {
		unsigned int                           VALUE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_EA_DBIT_ADDR_INDEX {
	struct {
		unsigned int                           VALUE : 3;
		unsigned int                                 : 29;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_EDC_CONFIG {
	struct {
		unsigned int                       WRITE_DIS : 1;
		unsigned int                         DIS_EDC : 1;
		unsigned int                  ECC_INT_ENABLE : 1;
		unsigned int                                 : 29;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_EDC_COUNTER {
	struct {
		unsigned int              SDMA_UCODE_BUF_DED : 1;
		unsigned int              SDMA_UCODE_BUF_SEC : 1;
		unsigned int             SDMA_RB_CMD_BUF_SED : 1;
		unsigned int             SDMA_IB_CMD_BUF_SED : 1;
		unsigned int          SDMA_UTCL1_RD_FIFO_SED : 1;
		unsigned int       SDMA_UTCL1_RDBST_FIFO_SED : 1;
		unsigned int          SDMA_DATA_LUT_FIFO_SED : 1;
		unsigned int        SDMA_MBANK_DATA_BUF0_SED : 1;
		unsigned int        SDMA_MBANK_DATA_BUF1_SED : 1;
		unsigned int        SDMA_MBANK_DATA_BUF2_SED : 1;
		unsigned int        SDMA_MBANK_DATA_BUF3_SED : 1;
		unsigned int        SDMA_MBANK_DATA_BUF4_SED : 1;
		unsigned int        SDMA_MBANK_DATA_BUF5_SED : 1;
		unsigned int        SDMA_MBANK_DATA_BUF6_SED : 1;
		unsigned int        SDMA_MBANK_DATA_BUF7_SED : 1;
		unsigned int          SDMA_SPLIT_DAT_BUF_SED : 1;
		unsigned int        SDMA_MC_WR_ADDR_FIFO_SED : 1;
		unsigned int                                 : 15;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_EDC_COUNTER_CLEAR {
	struct {
		unsigned int                           DUMMY : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_ERROR_LOG {
	struct {
		unsigned int                        OVERRIDE : 16;
		unsigned int                          STATUS : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_F32_CNTL {
	struct {
		unsigned int                            HALT : 1;
		unsigned int                            STEP : 1;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_F32_COUNTER {
	struct {
		unsigned int                           VALUE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_FREEZE {
	struct {
		unsigned int                         PREEMPT : 1;
		unsigned int                                 : 3;
		unsigned int                          FREEZE : 1;
		unsigned int                          FROZEN : 1;
		unsigned int                      F32_FREEZE : 1;
		unsigned int                                 : 25;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_GB_ADDR_CONFIG {
	struct {
		unsigned int                       NUM_PIPES : 3;
		unsigned int            PIPE_INTERLEAVE_SIZE : 3;
		unsigned int                                 : 2;
		unsigned int            BANK_INTERLEAVE_SIZE : 3;
		unsigned int                                 : 1;
		unsigned int                       NUM_BANKS : 3;
		unsigned int                                 : 4;
		unsigned int              NUM_SHADER_ENGINES : 2;
		unsigned int                                 : 11;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_GB_ADDR_CONFIG_READ {
	struct {
		unsigned int                       NUM_PIPES : 3;
		unsigned int            PIPE_INTERLEAVE_SIZE : 3;
		unsigned int                                 : 2;
		unsigned int            BANK_INTERLEAVE_SIZE : 3;
		unsigned int                                 : 1;
		unsigned int                       NUM_BANKS : 3;
		unsigned int                                 : 4;
		unsigned int              NUM_SHADER_ENGINES : 2;
		unsigned int                                 : 11;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_GFX_CONTEXT_CNTL {
	struct {
		unsigned int                                 : 16;
		unsigned int                      RESUME_CTX : 1;
		unsigned int                                 : 7;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_GFX_CONTEXT_STATUS {
	struct {
		unsigned int                        SELECTED : 1;
		unsigned int                                 : 1;
		unsigned int                            IDLE : 1;
		unsigned int                         EXPIRED : 1;
		unsigned int                       EXCEPTION : 3;
		unsigned int                      CTXSW_ABLE : 1;
		unsigned int                     CTXSW_READY : 1;
		unsigned int                       PREEMPTED : 1;
		unsigned int                 PREEMPT_DISABLE : 1;
		unsigned int                                 : 21;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_GFX_CSA_ADDR_HI {
	struct {
		unsigned int                            ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_GFX_CSA_ADDR_LO {
	struct {
		unsigned int                                 : 2;
		unsigned int                            ADDR : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_GFX_DOORBELL {
	struct {
		unsigned int                                 : 28;
		unsigned int                          ENABLE : 1;
		unsigned int                                 : 1;
		unsigned int                        CAPTURED : 1;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_GFX_DOORBELL_LOG {
	struct {
		unsigned int                        BE_ERROR : 1;
		unsigned int                                 : 1;
		unsigned int                            DATA : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_GFX_DOORBELL_OFFSET {
	struct {
		unsigned int                                 : 2;
		unsigned int                          OFFSET : 26;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_GFX_DUMMY_REG {
	struct {
		unsigned int                           DUMMY : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_GFX_IB_BASE_HI {
	struct {
		unsigned int                            ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_GFX_IB_BASE_LO {
	struct {
		unsigned int                                 : 5;
		unsigned int                            ADDR : 27;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_GFX_IB_CNTL {
	struct {
		unsigned int                       IB_ENABLE : 1;
		unsigned int                                 : 3;
		unsigned int                  IB_SWAP_ENABLE : 1;
		unsigned int                                 : 3;
		unsigned int                SWITCH_INSIDE_IB : 1;
		unsigned int                                 : 7;
		unsigned int                        CMD_VMID : 4;
		unsigned int                                 : 11;
		unsigned int                         IB_PRIV : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_GFX_IB_OFFSET {
	struct {
		unsigned int                                 : 2;
		unsigned int                          OFFSET : 20;
		unsigned int                                 : 10;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_GFX_IB_RPTR {
	struct {
		unsigned int                                 : 2;
		unsigned int                          OFFSET : 20;
		unsigned int                                 : 10;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_GFX_IB_SIZE {
	struct {
		unsigned int                            SIZE : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_GFX_IB_SUB_REMAIN {
	struct {
		unsigned int                            SIZE : 14;
		unsigned int                                 : 18;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_GFX_MIDCMD_CNTL {
	struct {
		unsigned int                      DATA_VALID : 1;
		unsigned int                       COPY_MODE : 1;
		unsigned int                                 : 2;
		unsigned int                     SPLIT_STATE : 4;
		unsigned int                   ALLOW_PREEMPT : 1;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_GFX_MIDCMD_DATA0 {
	struct {
		unsigned int                           DATA0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_GFX_MIDCMD_DATA1 {
	struct {
		unsigned int                           DATA1 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_GFX_MIDCMD_DATA2 {
	struct {
		unsigned int                           DATA2 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_GFX_MIDCMD_DATA3 {
	struct {
		unsigned int                           DATA3 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_GFX_MIDCMD_DATA4 {
	struct {
		unsigned int                           DATA4 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_GFX_MIDCMD_DATA5 {
	struct {
		unsigned int                           DATA5 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_GFX_MIDCMD_DATA6 {
	struct {
		unsigned int                           DATA6 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_GFX_MIDCMD_DATA7 {
	struct {
		unsigned int                           DATA7 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_GFX_MIDCMD_DATA8 {
	struct {
		unsigned int                           DATA8 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_GFX_MINOR_PTR_UPDATE {
	struct {
		unsigned int                          ENABLE : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_GFX_PREEMPT {
	struct {
		unsigned int                      IB_PREEMPT : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_GFX_RB_AQL_CNTL {
	struct {
		unsigned int                      AQL_ENABLE : 1;
		unsigned int                 AQL_PACKET_SIZE : 7;
		unsigned int                     PACKET_STEP : 8;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_GFX_RB_BASE {
	struct {
		unsigned int                            ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_GFX_RB_BASE_HI {
	struct {
		unsigned int                            ADDR : 24;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_GFX_RB_CNTL {
	struct {
		unsigned int                       RB_ENABLE : 1;
		unsigned int                         RB_SIZE : 6;
		unsigned int                                 : 2;
		unsigned int                  RB_SWAP_ENABLE : 1;
		unsigned int                                 : 2;
		unsigned int           RPTR_WRITEBACK_ENABLE : 1;
		unsigned int      RPTR_WRITEBACK_SWAP_ENABLE : 1;
		unsigned int                                 : 2;
		unsigned int            RPTR_WRITEBACK_TIMER : 5;
		unsigned int                                 : 2;
		unsigned int                         RB_PRIV : 1;
		unsigned int                         RB_VMID : 4;
		unsigned int                                 : 3;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_GFX_RB_RPTR {
	struct {
		unsigned int                          OFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_GFX_RB_RPTR_ADDR_HI {
	struct {
		unsigned int                            ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_GFX_RB_RPTR_ADDR_LO {
	struct {
		unsigned int                                 : 2;
		unsigned int                            ADDR : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_GFX_RB_RPTR_HI {
	struct {
		unsigned int                          OFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_GFX_RB_WPTR {
	struct {
		unsigned int                          OFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_GFX_RB_WPTR_HI {
	struct {
		unsigned int                          OFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_GFX_RB_WPTR_POLL_ADDR_HI {
	struct {
		unsigned int                            ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_GFX_RB_WPTR_POLL_ADDR_LO {
	struct {
		unsigned int                                 : 2;
		unsigned int                            ADDR : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_GFX_RB_WPTR_POLL_CNTL {
	struct {
		unsigned int                          ENABLE : 1;
		unsigned int                     SWAP_ENABLE : 1;
		unsigned int                 F32_POLL_ENABLE : 1;
		unsigned int                                 : 1;
		unsigned int                       FREQUENCY : 12;
		unsigned int                 IDLE_POLL_COUNT : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_GFX_SKIP_CNTL {
	struct {
		unsigned int                      SKIP_COUNT : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_GFX_STATUS {
	struct {
		unsigned int          WPTR_UPDATE_FAIL_COUNT : 8;
		unsigned int             WPTR_UPDATE_PENDING : 1;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_GFX_WATERMARK {
	struct {
		unsigned int                  RD_OUTSTANDING : 12;
		unsigned int                                 : 4;
		unsigned int                  WR_OUTSTANDING : 10;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_GPU_IOV_VIOLATION_LOG__GFX09 {
	struct {
		unsigned int                VIOLATION_STATUS : 1;
		unsigned int       MULTIPLE_VIOLATION_STATUS : 1;
		unsigned int                         ADDRESS : 16;
		unsigned int                 WRITE_OPERATION : 1;
		unsigned int                              VF : 1;
		unsigned int                            VFID : 4;
		unsigned int                    INITIATOR_ID : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_HBM_PAGE_CONFIG {
	struct {
		unsigned int              PAGE_SIZE_EXPONENT : 2;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_IB_OFFSET_FETCH {
	struct {
		unsigned int                                 : 2;
		unsigned int                          OFFSET : 20;
		unsigned int                                 : 10;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_ID {
	struct {
		unsigned int                       DEVICE_ID : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_MMHUB_CNTL__GFX09 {
	struct {
		unsigned int                         UNIT_ID : 6;
		unsigned int                                 : 26;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_MMHUB_TRUSTLVL__GFX09 {
	struct {
		unsigned int                        SECFLAG0 : 3;
		unsigned int                        SECFLAG1 : 3;
		unsigned int                        SECFLAG2 : 3;
		unsigned int                        SECFLAG3 : 3;
		unsigned int                        SECFLAG4 : 3;
		unsigned int                        SECFLAG5 : 3;
		unsigned int                        SECFLAG6 : 3;
		unsigned int                        SECFLAG7 : 3;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PAGE_CONTEXT_STATUS {
	struct {
		unsigned int                        SELECTED : 1;
		unsigned int                                 : 1;
		unsigned int                            IDLE : 1;
		unsigned int                         EXPIRED : 1;
		unsigned int                       EXCEPTION : 3;
		unsigned int                      CTXSW_ABLE : 1;
		unsigned int                     CTXSW_READY : 1;
		unsigned int                       PREEMPTED : 1;
		unsigned int                 PREEMPT_DISABLE : 1;
		unsigned int                                 : 21;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PAGE_CSA_ADDR_HI {
	struct {
		unsigned int                            ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PAGE_CSA_ADDR_LO {
	struct {
		unsigned int                                 : 2;
		unsigned int                            ADDR : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PAGE_DOORBELL {
	struct {
		unsigned int                                 : 28;
		unsigned int                          ENABLE : 1;
		unsigned int                                 : 1;
		unsigned int                        CAPTURED : 1;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PAGE_DOORBELL_LOG {
	struct {
		unsigned int                        BE_ERROR : 1;
		unsigned int                                 : 1;
		unsigned int                            DATA : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PAGE_DOORBELL_OFFSET {
	struct {
		unsigned int                                 : 2;
		unsigned int                          OFFSET : 26;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PAGE_DUMMY_REG {
	struct {
		unsigned int                           DUMMY : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PAGE_IB_BASE_HI {
	struct {
		unsigned int                            ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PAGE_IB_BASE_LO {
	struct {
		unsigned int                                 : 5;
		unsigned int                            ADDR : 27;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PAGE_IB_CNTL {
	struct {
		unsigned int                       IB_ENABLE : 1;
		unsigned int                                 : 3;
		unsigned int                  IB_SWAP_ENABLE : 1;
		unsigned int                                 : 3;
		unsigned int                SWITCH_INSIDE_IB : 1;
		unsigned int                                 : 7;
		unsigned int                        CMD_VMID : 4;
		unsigned int                                 : 11;
		unsigned int                         IB_PRIV : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PAGE_IB_OFFSET {
	struct {
		unsigned int                                 : 2;
		unsigned int                          OFFSET : 20;
		unsigned int                                 : 10;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PAGE_IB_RPTR {
	struct {
		unsigned int                                 : 2;
		unsigned int                          OFFSET : 20;
		unsigned int                                 : 10;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PAGE_IB_SIZE {
	struct {
		unsigned int                            SIZE : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PAGE_IB_SUB_REMAIN {
	struct {
		unsigned int                            SIZE : 14;
		unsigned int                                 : 18;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PAGE_MIDCMD_CNTL {
	struct {
		unsigned int                      DATA_VALID : 1;
		unsigned int                       COPY_MODE : 1;
		unsigned int                                 : 2;
		unsigned int                     SPLIT_STATE : 4;
		unsigned int                   ALLOW_PREEMPT : 1;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PAGE_MIDCMD_DATA0 {
	struct {
		unsigned int                           DATA0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PAGE_MIDCMD_DATA1 {
	struct {
		unsigned int                           DATA1 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PAGE_MIDCMD_DATA2 {
	struct {
		unsigned int                           DATA2 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PAGE_MIDCMD_DATA3 {
	struct {
		unsigned int                           DATA3 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PAGE_MIDCMD_DATA4 {
	struct {
		unsigned int                           DATA4 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PAGE_MIDCMD_DATA5 {
	struct {
		unsigned int                           DATA5 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PAGE_MIDCMD_DATA6 {
	struct {
		unsigned int                           DATA6 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PAGE_MIDCMD_DATA7 {
	struct {
		unsigned int                           DATA7 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PAGE_MIDCMD_DATA8 {
	struct {
		unsigned int                           DATA8 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PAGE_MINOR_PTR_UPDATE {
	struct {
		unsigned int                          ENABLE : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PAGE_PREEMPT {
	struct {
		unsigned int                      IB_PREEMPT : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PAGE_RB_AQL_CNTL {
	struct {
		unsigned int                      AQL_ENABLE : 1;
		unsigned int                 AQL_PACKET_SIZE : 7;
		unsigned int                     PACKET_STEP : 8;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PAGE_RB_BASE {
	struct {
		unsigned int                            ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PAGE_RB_BASE_HI {
	struct {
		unsigned int                            ADDR : 24;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PAGE_RB_CNTL {
	struct {
		unsigned int                       RB_ENABLE : 1;
		unsigned int                         RB_SIZE : 6;
		unsigned int                                 : 2;
		unsigned int                  RB_SWAP_ENABLE : 1;
		unsigned int                                 : 2;
		unsigned int           RPTR_WRITEBACK_ENABLE : 1;
		unsigned int      RPTR_WRITEBACK_SWAP_ENABLE : 1;
		unsigned int                                 : 2;
		unsigned int            RPTR_WRITEBACK_TIMER : 5;
		unsigned int                                 : 2;
		unsigned int                         RB_PRIV : 1;
		unsigned int                         RB_VMID : 4;
		unsigned int                                 : 3;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PAGE_RB_RPTR {
	struct {
		unsigned int                          OFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PAGE_RB_RPTR_ADDR_HI {
	struct {
		unsigned int                            ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PAGE_RB_RPTR_ADDR_LO {
	struct {
		unsigned int                                 : 2;
		unsigned int                            ADDR : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PAGE_RB_RPTR_HI {
	struct {
		unsigned int                          OFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PAGE_RB_WPTR {
	struct {
		unsigned int                          OFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PAGE_RB_WPTR_HI {
	struct {
		unsigned int                          OFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PAGE_RB_WPTR_POLL_ADDR_HI {
	struct {
		unsigned int                            ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PAGE_RB_WPTR_POLL_ADDR_LO {
	struct {
		unsigned int                                 : 2;
		unsigned int                            ADDR : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PAGE_RB_WPTR_POLL_CNTL {
	struct {
		unsigned int                          ENABLE : 1;
		unsigned int                     SWAP_ENABLE : 1;
		unsigned int                 F32_POLL_ENABLE : 1;
		unsigned int                                 : 1;
		unsigned int                       FREQUENCY : 12;
		unsigned int                 IDLE_POLL_COUNT : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PAGE_SKIP_CNTL {
	struct {
		unsigned int                      SKIP_COUNT : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PAGE_STATUS {
	struct {
		unsigned int          WPTR_UPDATE_FAIL_COUNT : 8;
		unsigned int             WPTR_UPDATE_PENDING : 1;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PAGE_WATERMARK {
	struct {
		unsigned int                  RD_OUTSTANDING : 12;
		unsigned int                                 : 4;
		unsigned int                  WR_OUTSTANDING : 10;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PERFCOUNTER0_RESULT {
	struct {
		unsigned int                      PERF_COUNT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PERFCOUNTER1_RESULT {
	struct {
		unsigned int                      PERF_COUNT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PERFCOUNTER_TAG_DELAY_RANGE {
	struct {
		unsigned int                       RANGE_LOW : 14;
		unsigned int                      RANGE_HIGH : 14;
		unsigned int                       SELECT_RW : 1;
		unsigned int                                 : 3;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PERFMON_CNTL {
	struct {
		unsigned int                    PERF_ENABLE0 : 1;
		unsigned int                     PERF_CLEAR0 : 1;
		unsigned int                       PERF_SEL0 : 8;
		unsigned int                    PERF_ENABLE1 : 1;
		unsigned int                     PERF_CLEAR1 : 1;
		unsigned int                       PERF_SEL1 : 8;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PHASE0_QUANTUM {
	struct {
		unsigned int                            UNIT : 4;
		unsigned int                                 : 4;
		unsigned int                           VALUE : 16;
		unsigned int                                 : 6;
		unsigned int                          PREFER : 1;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PHASE1_QUANTUM {
	struct {
		unsigned int                            UNIT : 4;
		unsigned int                                 : 4;
		unsigned int                           VALUE : 16;
		unsigned int                                 : 6;
		unsigned int                          PREFER : 1;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PHASE2_QUANTUM {
	struct {
		unsigned int                            UNIT : 4;
		unsigned int                                 : 4;
		unsigned int                           VALUE : 16;
		unsigned int                                 : 6;
		unsigned int                          PREFER : 1;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PHYSICAL_ADDR_HI {
	struct {
		unsigned int                            ADDR : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PHYSICAL_ADDR_LO {
	struct {
		unsigned int                         D_VALID : 1;
		unsigned int                           DIRTY : 1;
		unsigned int                       PHY_VALID : 1;
		unsigned int                                 : 9;
		unsigned int                            ADDR : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_POWER_CNTL {
	struct {
		unsigned int                  PG_CNTL_ENABLE : 1;
		unsigned int             EXT_PG_POWER_ON_REQ : 1;
		unsigned int            EXT_PG_POWER_OFF_REQ : 1;
		unsigned int                                 : 5;
		unsigned int              MEM_POWER_OVERRIDE : 1;
		unsigned int                 MEM_POWER_LS_EN : 1;
		unsigned int                 MEM_POWER_DS_EN : 1;
		unsigned int                 MEM_POWER_SD_EN : 1;
		unsigned int                 MEM_POWER_DELAY : 10;
		unsigned int                                 : 4;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_POWER_CNTL_IDLE {
	struct {
		unsigned int                          DELAY0 : 16;
		unsigned int                          DELAY1 : 8;
		unsigned int                          DELAY2 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PROGRAM {
	struct {
		unsigned int                          STREAM : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PUB_DUMMY_REG0 {
	struct {
		unsigned int                           VALUE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PUB_DUMMY_REG1 {
	struct {
		unsigned int                           VALUE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PUB_DUMMY_REG2 {
	struct {
		unsigned int                           VALUE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PUB_DUMMY_REG3 {
	struct {
		unsigned int                           VALUE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PUB_REG_TYPE0__GFX09 {
	struct {
		unsigned int                SDMA0_UCODE_ADDR : 1;
		unsigned int                SDMA0_UCODE_DATA : 1;
		unsigned int                                 : 1;
		unsigned int                       RESERVED3 : 1;
		unsigned int                   SDMA0_VM_CNTL : 1;
		unsigned int                 SDMA0_VM_CTX_LO : 1;
		unsigned int                 SDMA0_VM_CTX_HI : 1;
		unsigned int             SDMA0_ACTIVE_FCN_ID : 1;
		unsigned int               SDMA0_VM_CTX_CNTL : 1;
		unsigned int            SDMA0_VIRT_RESET_REQ : 1;
		unsigned int                      RESERVED10 : 1;
		unsigned int         SDMA0_CONTEXT_REG_TYPE0 : 1;
		unsigned int         SDMA0_CONTEXT_REG_TYPE1 : 1;
		unsigned int         SDMA0_CONTEXT_REG_TYPE2 : 1;
		unsigned int         SDMA0_CONTEXT_REG_TYPE3 : 1;
		unsigned int             SDMA0_PUB_REG_TYPE0 : 1;
		unsigned int             SDMA0_PUB_REG_TYPE1 : 1;
		unsigned int             SDMA0_PUB_REG_TYPE2 : 1;
		unsigned int             SDMA0_PUB_REG_TYPE3 : 1;
		unsigned int                SDMA0_MMHUB_CNTL : 1;
		unsigned int RESERVED_FOR_PSPSMU_ACCESS_ONLY : 5;
		unsigned int    SDMA0_CONTEXT_GROUP_BOUNDARY : 1;
		unsigned int                SDMA0_POWER_CNTL : 1;
		unsigned int                  SDMA0_CLK_CTRL : 1;
		unsigned int                      SDMA0_CNTL : 1;
		unsigned int              SDMA0_CHICKEN_BITS : 1;
		unsigned int            SDMA0_GB_ADDR_CONFIG : 1;
		unsigned int       SDMA0_GB_ADDR_CONFIG_READ : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PUB_REG_TYPE1 {
	struct {
		unsigned int          SDMA0_RB_RPTR_FETCH_HI : 1;
		unsigned int  SDMA0_SEM_WAIT_FAIL_TIMER_CNTL : 1;
		unsigned int             SDMA0_RB_RPTR_FETCH : 1;
		unsigned int           SDMA0_IB_OFFSET_FETCH : 1;
		unsigned int                   SDMA0_PROGRAM : 1;
		unsigned int                SDMA0_STATUS_REG : 1;
		unsigned int               SDMA0_STATUS1_REG : 1;
		unsigned int             SDMA0_RD_BURST_CNTL : 1;
		unsigned int           SDMA0_HBM_PAGE_CONFIG : 1;
		unsigned int            SDMA0_UCODE_CHECKSUM : 1;
		unsigned int                  SDMA0_F32_CNTL : 1;
		unsigned int                    SDMA0_FREEZE : 1;
		unsigned int            SDMA0_PHASE0_QUANTUM : 1;
		unsigned int            SDMA0_PHASE1_QUANTUM : 1;
		unsigned int               SDMA_POWER_GATING : 1;
		unsigned int               SDMA_PGFSM_CONFIG : 1;
		unsigned int                SDMA_PGFSM_WRITE : 1;
		unsigned int                 SDMA_PGFSM_READ : 1;
		unsigned int                SDMA0_EDC_CONFIG : 1;
		unsigned int              SDMA0_BA_THRESHOLD : 1;
		unsigned int                        SDMA0_ID : 1;
		unsigned int                   SDMA0_VERSION : 1;
		unsigned int               SDMA0_EDC_COUNTER : 1;
		unsigned int         SDMA0_EDC_COUNTER_CLEAR : 1;
		unsigned int               SDMA0_STATUS2_REG : 1;
		unsigned int               SDMA0_ATOMIC_CNTL : 1;
		unsigned int           SDMA0_ATOMIC_PREOP_LO : 1;
		unsigned int           SDMA0_ATOMIC_PREOP_HI : 1;
		unsigned int                SDMA0_UTCL1_CNTL : 1;
		unsigned int             SDMA0_UTCL1_WATERMK : 1;
		unsigned int           SDMA0_UTCL1_RD_STATUS : 1;
		unsigned int           SDMA0_UTCL1_WR_STATUS : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PUB_REG_TYPE2__GFX09 {
	struct {
		unsigned int                SDMA0_UTCL1_INV0 : 1;
		unsigned int                SDMA0_UTCL1_INV1 : 1;
		unsigned int                SDMA0_UTCL1_INV2 : 1;
		unsigned int           SDMA0_UTCL1_RD_XNACK0 : 1;
		unsigned int           SDMA0_UTCL1_RD_XNACK1 : 1;
		unsigned int           SDMA0_UTCL1_WR_XNACK0 : 1;
		unsigned int           SDMA0_UTCL1_WR_XNACK1 : 1;
		unsigned int             SDMA0_UTCL1_TIMEOUT : 1;
		unsigned int                SDMA0_UTCL1_PAGE : 1;
		unsigned int           SDMA0_POWER_CNTL_IDLE : 1;
		unsigned int        SDMA0_RELAX_ORDERING_LUT : 1;
		unsigned int            SDMA0_CHICKEN_BITS_2 : 1;
		unsigned int               SDMA0_STATUS3_REG : 1;
		unsigned int          SDMA0_PHYSICAL_ADDR_LO : 1;
		unsigned int          SDMA0_PHYSICAL_ADDR_HI : 1;
		unsigned int            SDMA0_PHASE2_QUANTUM : 1;
		unsigned int                 SDMA0_ERROR_LOG : 1;
		unsigned int            SDMA0_PUB_DUMMY_REG0 : 1;
		unsigned int            SDMA0_PUB_DUMMY_REG1 : 1;
		unsigned int            SDMA0_PUB_DUMMY_REG2 : 1;
		unsigned int            SDMA0_PUB_DUMMY_REG3 : 1;
		unsigned int               SDMA0_F32_COUNTER : 1;
		unsigned int               SDMA0_UNBREAKABLE : 1;
		unsigned int              SDMA0_PERFMON_CNTL : 1;
		unsigned int       SDMA0_PERFCOUNTER0_RESULT : 1;
		unsigned int       SDMA0_PERFCOUNTER1_RESULT : 1;
		unsigned int SDMA0_PERFCOUNTER_TAG_DELAY_RANGE : 1;
		unsigned int                  SDMA0_CRD_CNTL : 1;
		unsigned int            SDMA0_MMHUB_TRUSTLVL : 1;
		unsigned int     SDMA0_GPU_IOV_VIOLATION_LOG : 1;
		unsigned int                  SDMA0_ULV_CNTL : 1;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_PUB_REG_TYPE3 {
	struct {
		unsigned int         SDMA0_EA_DBIT_ADDR_DATA : 1;
		unsigned int        SDMA0_EA_DBIT_ADDR_INDEX : 1;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RB_RPTR_FETCH {
	struct {
		unsigned int                                 : 2;
		unsigned int                          OFFSET : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RB_RPTR_FETCH_HI {
	struct {
		unsigned int                          OFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RD_BURST_CNTL {
	struct {
		unsigned int                        RD_BURST : 2;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RELAX_ORDERING_LUT {
	struct {
		unsigned int                       RESERVED0 : 1;
		unsigned int                            COPY : 1;
		unsigned int                           WRITE : 1;
		unsigned int                       RESERVED3 : 1;
		unsigned int                       RESERVED4 : 1;
		unsigned int                           FENCE : 1;
		unsigned int                      RESERVED76 : 2;
		unsigned int                        POLL_MEM : 1;
		unsigned int                        COND_EXE : 1;
		unsigned int                          ATOMIC : 1;
		unsigned int                      CONST_FILL : 1;
		unsigned int                          PTEPDE : 1;
		unsigned int                       TIMESTAMP : 1;
		unsigned int                                 : 13;
		unsigned int                    WORLD_SWITCH : 1;
		unsigned int                        RPTR_WRB : 1;
		unsigned int                       WPTR_POLL : 1;
		unsigned int                        IB_FETCH : 1;
		unsigned int                        RB_FETCH : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC0_CONTEXT_STATUS {
	struct {
		unsigned int                        SELECTED : 1;
		unsigned int                                 : 1;
		unsigned int                            IDLE : 1;
		unsigned int                         EXPIRED : 1;
		unsigned int                       EXCEPTION : 3;
		unsigned int                      CTXSW_ABLE : 1;
		unsigned int                     CTXSW_READY : 1;
		unsigned int                       PREEMPTED : 1;
		unsigned int                 PREEMPT_DISABLE : 1;
		unsigned int                                 : 21;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC0_CSA_ADDR_HI {
	struct {
		unsigned int                            ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC0_CSA_ADDR_LO {
	struct {
		unsigned int                                 : 2;
		unsigned int                            ADDR : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC0_DOORBELL {
	struct {
		unsigned int                                 : 28;
		unsigned int                          ENABLE : 1;
		unsigned int                                 : 1;
		unsigned int                        CAPTURED : 1;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC0_DOORBELL_LOG {
	struct {
		unsigned int                        BE_ERROR : 1;
		unsigned int                                 : 1;
		unsigned int                            DATA : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC0_DOORBELL_OFFSET {
	struct {
		unsigned int                                 : 2;
		unsigned int                          OFFSET : 26;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC0_DUMMY_REG {
	struct {
		unsigned int                           DUMMY : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC0_IB_BASE_HI {
	struct {
		unsigned int                            ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC0_IB_BASE_LO {
	struct {
		unsigned int                                 : 5;
		unsigned int                            ADDR : 27;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC0_IB_CNTL {
	struct {
		unsigned int                       IB_ENABLE : 1;
		unsigned int                                 : 3;
		unsigned int                  IB_SWAP_ENABLE : 1;
		unsigned int                                 : 3;
		unsigned int                SWITCH_INSIDE_IB : 1;
		unsigned int                                 : 7;
		unsigned int                        CMD_VMID : 4;
		unsigned int                                 : 11;
		unsigned int                         IB_PRIV : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC0_IB_OFFSET {
	struct {
		unsigned int                                 : 2;
		unsigned int                          OFFSET : 20;
		unsigned int                                 : 10;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC0_IB_RPTR {
	struct {
		unsigned int                                 : 2;
		unsigned int                          OFFSET : 20;
		unsigned int                                 : 10;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC0_IB_SIZE {
	struct {
		unsigned int                            SIZE : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC0_IB_SUB_REMAIN {
	struct {
		unsigned int                            SIZE : 14;
		unsigned int                                 : 18;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC0_MIDCMD_CNTL {
	struct {
		unsigned int                      DATA_VALID : 1;
		unsigned int                       COPY_MODE : 1;
		unsigned int                                 : 2;
		unsigned int                     SPLIT_STATE : 4;
		unsigned int                   ALLOW_PREEMPT : 1;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC0_MIDCMD_DATA0 {
	struct {
		unsigned int                           DATA0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC0_MIDCMD_DATA1 {
	struct {
		unsigned int                           DATA1 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC0_MIDCMD_DATA2 {
	struct {
		unsigned int                           DATA2 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC0_MIDCMD_DATA3 {
	struct {
		unsigned int                           DATA3 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC0_MIDCMD_DATA4 {
	struct {
		unsigned int                           DATA4 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC0_MIDCMD_DATA5 {
	struct {
		unsigned int                           DATA5 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC0_MIDCMD_DATA6 {
	struct {
		unsigned int                           DATA6 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC0_MIDCMD_DATA7 {
	struct {
		unsigned int                           DATA7 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC0_MIDCMD_DATA8 {
	struct {
		unsigned int                           DATA8 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC0_MINOR_PTR_UPDATE {
	struct {
		unsigned int                          ENABLE : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC0_PREEMPT {
	struct {
		unsigned int                      IB_PREEMPT : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC0_RB_AQL_CNTL {
	struct {
		unsigned int                      AQL_ENABLE : 1;
		unsigned int                 AQL_PACKET_SIZE : 7;
		unsigned int                     PACKET_STEP : 8;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC0_RB_BASE {
	struct {
		unsigned int                            ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC0_RB_BASE_HI {
	struct {
		unsigned int                            ADDR : 24;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC0_RB_CNTL {
	struct {
		unsigned int                       RB_ENABLE : 1;
		unsigned int                         RB_SIZE : 6;
		unsigned int                                 : 2;
		unsigned int                  RB_SWAP_ENABLE : 1;
		unsigned int                                 : 2;
		unsigned int           RPTR_WRITEBACK_ENABLE : 1;
		unsigned int      RPTR_WRITEBACK_SWAP_ENABLE : 1;
		unsigned int                                 : 2;
		unsigned int            RPTR_WRITEBACK_TIMER : 5;
		unsigned int                                 : 2;
		unsigned int                         RB_PRIV : 1;
		unsigned int                         RB_VMID : 4;
		unsigned int                                 : 3;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC0_RB_RPTR {
	struct {
		unsigned int                          OFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC0_RB_RPTR_ADDR_HI {
	struct {
		unsigned int                            ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC0_RB_RPTR_ADDR_LO {
	struct {
		unsigned int                                 : 2;
		unsigned int                            ADDR : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC0_RB_RPTR_HI {
	struct {
		unsigned int                          OFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC0_RB_WPTR {
	struct {
		unsigned int                          OFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC0_RB_WPTR_HI {
	struct {
		unsigned int                          OFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC0_RB_WPTR_POLL_ADDR_HI {
	struct {
		unsigned int                            ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC0_RB_WPTR_POLL_ADDR_LO {
	struct {
		unsigned int                                 : 2;
		unsigned int                            ADDR : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC0_RB_WPTR_POLL_CNTL {
	struct {
		unsigned int                          ENABLE : 1;
		unsigned int                     SWAP_ENABLE : 1;
		unsigned int                 F32_POLL_ENABLE : 1;
		unsigned int                                 : 1;
		unsigned int                       FREQUENCY : 12;
		unsigned int                 IDLE_POLL_COUNT : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC0_SKIP_CNTL {
	struct {
		unsigned int                      SKIP_COUNT : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC0_STATUS {
	struct {
		unsigned int          WPTR_UPDATE_FAIL_COUNT : 8;
		unsigned int             WPTR_UPDATE_PENDING : 1;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC0_WATERMARK {
	struct {
		unsigned int                  RD_OUTSTANDING : 12;
		unsigned int                                 : 4;
		unsigned int                  WR_OUTSTANDING : 10;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC1_CONTEXT_STATUS {
	struct {
		unsigned int                        SELECTED : 1;
		unsigned int                                 : 1;
		unsigned int                            IDLE : 1;
		unsigned int                         EXPIRED : 1;
		unsigned int                       EXCEPTION : 3;
		unsigned int                      CTXSW_ABLE : 1;
		unsigned int                     CTXSW_READY : 1;
		unsigned int                       PREEMPTED : 1;
		unsigned int                 PREEMPT_DISABLE : 1;
		unsigned int                                 : 21;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC1_CSA_ADDR_HI {
	struct {
		unsigned int                            ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC1_CSA_ADDR_LO {
	struct {
		unsigned int                                 : 2;
		unsigned int                            ADDR : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC1_DOORBELL {
	struct {
		unsigned int                                 : 28;
		unsigned int                          ENABLE : 1;
		unsigned int                                 : 1;
		unsigned int                        CAPTURED : 1;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC1_DOORBELL_LOG {
	struct {
		unsigned int                        BE_ERROR : 1;
		unsigned int                                 : 1;
		unsigned int                            DATA : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC1_DOORBELL_OFFSET {
	struct {
		unsigned int                                 : 2;
		unsigned int                          OFFSET : 26;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC1_DUMMY_REG {
	struct {
		unsigned int                           DUMMY : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC1_IB_BASE_HI {
	struct {
		unsigned int                            ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC1_IB_BASE_LO {
	struct {
		unsigned int                                 : 5;
		unsigned int                            ADDR : 27;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC1_IB_CNTL {
	struct {
		unsigned int                       IB_ENABLE : 1;
		unsigned int                                 : 3;
		unsigned int                  IB_SWAP_ENABLE : 1;
		unsigned int                                 : 3;
		unsigned int                SWITCH_INSIDE_IB : 1;
		unsigned int                                 : 7;
		unsigned int                        CMD_VMID : 4;
		unsigned int                                 : 11;
		unsigned int                         IB_PRIV : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC1_IB_OFFSET {
	struct {
		unsigned int                                 : 2;
		unsigned int                          OFFSET : 20;
		unsigned int                                 : 10;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC1_IB_RPTR {
	struct {
		unsigned int                                 : 2;
		unsigned int                          OFFSET : 20;
		unsigned int                                 : 10;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC1_IB_SIZE {
	struct {
		unsigned int                            SIZE : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC1_IB_SUB_REMAIN {
	struct {
		unsigned int                            SIZE : 14;
		unsigned int                                 : 18;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC1_MIDCMD_CNTL {
	struct {
		unsigned int                      DATA_VALID : 1;
		unsigned int                       COPY_MODE : 1;
		unsigned int                                 : 2;
		unsigned int                     SPLIT_STATE : 4;
		unsigned int                   ALLOW_PREEMPT : 1;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC1_MIDCMD_DATA0 {
	struct {
		unsigned int                           DATA0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC1_MIDCMD_DATA1 {
	struct {
		unsigned int                           DATA1 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC1_MIDCMD_DATA2 {
	struct {
		unsigned int                           DATA2 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC1_MIDCMD_DATA3 {
	struct {
		unsigned int                           DATA3 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC1_MIDCMD_DATA4 {
	struct {
		unsigned int                           DATA4 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC1_MIDCMD_DATA5 {
	struct {
		unsigned int                           DATA5 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC1_MIDCMD_DATA6 {
	struct {
		unsigned int                           DATA6 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC1_MIDCMD_DATA7 {
	struct {
		unsigned int                           DATA7 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC1_MIDCMD_DATA8 {
	struct {
		unsigned int                           DATA8 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC1_MINOR_PTR_UPDATE {
	struct {
		unsigned int                          ENABLE : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC1_PREEMPT {
	struct {
		unsigned int                      IB_PREEMPT : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC1_RB_AQL_CNTL {
	struct {
		unsigned int                      AQL_ENABLE : 1;
		unsigned int                 AQL_PACKET_SIZE : 7;
		unsigned int                     PACKET_STEP : 8;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC1_RB_BASE {
	struct {
		unsigned int                            ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC1_RB_BASE_HI {
	struct {
		unsigned int                            ADDR : 24;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC1_RB_CNTL {
	struct {
		unsigned int                       RB_ENABLE : 1;
		unsigned int                         RB_SIZE : 6;
		unsigned int                                 : 2;
		unsigned int                  RB_SWAP_ENABLE : 1;
		unsigned int                                 : 2;
		unsigned int           RPTR_WRITEBACK_ENABLE : 1;
		unsigned int      RPTR_WRITEBACK_SWAP_ENABLE : 1;
		unsigned int                                 : 2;
		unsigned int            RPTR_WRITEBACK_TIMER : 5;
		unsigned int                                 : 2;
		unsigned int                         RB_PRIV : 1;
		unsigned int                         RB_VMID : 4;
		unsigned int                                 : 3;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC1_RB_RPTR {
	struct {
		unsigned int                          OFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC1_RB_RPTR_ADDR_HI {
	struct {
		unsigned int                            ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC1_RB_RPTR_ADDR_LO {
	struct {
		unsigned int                                 : 2;
		unsigned int                            ADDR : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC1_RB_RPTR_HI {
	struct {
		unsigned int                          OFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC1_RB_WPTR {
	struct {
		unsigned int                          OFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC1_RB_WPTR_HI {
	struct {
		unsigned int                          OFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC1_RB_WPTR_POLL_ADDR_HI {
	struct {
		unsigned int                            ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC1_RB_WPTR_POLL_ADDR_LO {
	struct {
		unsigned int                                 : 2;
		unsigned int                            ADDR : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC1_RB_WPTR_POLL_CNTL {
	struct {
		unsigned int                          ENABLE : 1;
		unsigned int                     SWAP_ENABLE : 1;
		unsigned int                 F32_POLL_ENABLE : 1;
		unsigned int                                 : 1;
		unsigned int                       FREQUENCY : 12;
		unsigned int                 IDLE_POLL_COUNT : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC1_SKIP_CNTL {
	struct {
		unsigned int                      SKIP_COUNT : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC1_STATUS {
	struct {
		unsigned int          WPTR_UPDATE_FAIL_COUNT : 8;
		unsigned int             WPTR_UPDATE_PENDING : 1;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_RLC1_WATERMARK {
	struct {
		unsigned int                  RD_OUTSTANDING : 12;
		unsigned int                                 : 4;
		unsigned int                  WR_OUTSTANDING : 10;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_SEM_WAIT_FAIL_TIMER_CNTL {
	struct {
		unsigned int                           TIMER : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_STATUS1_REG {
	struct {
		unsigned int                    CE_WREQ_IDLE : 1;
		unsigned int                      CE_WR_IDLE : 1;
		unsigned int                   CE_SPLIT_IDLE : 1;
		unsigned int                    CE_RREQ_IDLE : 1;
		unsigned int                     CE_OUT_IDLE : 1;
		unsigned int                      CE_IN_IDLE : 1;
		unsigned int                     CE_DST_IDLE : 1;
		unsigned int                     CE_DRM_IDLE : 1;
		unsigned int                    CE_DRM1_IDLE : 1;
		unsigned int                     CE_CMD_IDLE : 1;
		unsigned int                   CE_AFIFO_FULL : 1;
		unsigned int                     CE_DRM_FULL : 1;
		unsigned int                    CE_DRM1_FULL : 1;
		unsigned int                    CE_INFO_FULL : 1;
		unsigned int                   CE_INFO1_FULL : 1;
		unsigned int                        EX_START : 1;
		unsigned int                                 : 1;
		unsigned int                     CE_RD_STALL : 1;
		unsigned int                     CE_WR_STALL : 1;
		unsigned int                                 : 13;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_STATUS2_REG {
	struct {
		unsigned int                              ID : 2;
		unsigned int                   F32_INSTR_PTR : 10;
		unsigned int                                 : 4;
		unsigned int                          CMD_OP : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_STATUS3_REG {
	struct {
		unsigned int                   CMD_OP_STATUS : 16;
		unsigned int                     PREV_VM_CMD : 4;
		unsigned int                  EXCEPTION_IDLE : 1;
		unsigned int                                 : 11;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_STATUS_REG {
	struct {
		unsigned int                            IDLE : 1;
		unsigned int                        REG_IDLE : 1;
		unsigned int                        RB_EMPTY : 1;
		unsigned int                         RB_FULL : 1;
		unsigned int                     RB_CMD_IDLE : 1;
		unsigned int                     RB_CMD_FULL : 1;
		unsigned int                     IB_CMD_IDLE : 1;
		unsigned int                     IB_CMD_FULL : 1;
		unsigned int                      BLOCK_IDLE : 1;
		unsigned int                       INSIDE_IB : 1;
		unsigned int                         EX_IDLE : 1;
		unsigned int       EX_IDLE_POLL_TIMER_EXPIRE : 1;
		unsigned int                    PACKET_READY : 1;
		unsigned int                      MC_WR_IDLE : 1;
		unsigned int                       SRBM_IDLE : 1;
		unsigned int                   CONTEXT_EMPTY : 1;
		unsigned int                 DELTA_RPTR_FULL : 1;
		unsigned int                 RB_MC_RREQ_IDLE : 1;
		unsigned int                 IB_MC_RREQ_IDLE : 1;
		unsigned int                      MC_RD_IDLE : 1;
		unsigned int                DELTA_RPTR_EMPTY : 1;
		unsigned int                 MC_RD_RET_STALL : 1;
		unsigned int              MC_RD_NO_POLL_IDLE : 1;
		unsigned int                        DRM_IDLE : 1;
		unsigned int                   DRM_MASK_FULL : 1;
		unsigned int                   PREV_CMD_IDLE : 1;
		unsigned int                        SEM_IDLE : 1;
		unsigned int                   SEM_REQ_STALL : 1;
		unsigned int                  SEM_RESP_STATE : 2;
		unsigned int                        INT_IDLE : 1;
		unsigned int                   INT_REQ_STALL : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_UCODE_ADDR {
	struct {
		unsigned int                           VALUE : 14;
		unsigned int                                 : 18;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_UCODE_CHECKSUM {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_UCODE_DATA {
	struct {
		unsigned int                           VALUE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_ULV_CNTL__GFX09 {
	struct {
		unsigned int                      HYSTERESIS : 5;
		unsigned int                                 : 24;
		unsigned int                   ENTER_ULV_INT : 1;
		unsigned int                    EXIT_ULV_INT : 1;
		unsigned int                      ULV_STATUS : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_UNBREAKABLE {
	struct {
		unsigned int                           VALUE : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_UTCL1_CNTL__GFX09 {
	struct {
		unsigned int                     REDO_ENABLE : 1;
		unsigned int                      REDO_DELAY : 10;
		unsigned int                    REDO_WATERMK : 3;
		unsigned int                    INVACK_DELAY : 10;
		unsigned int                    REQL2_CREDIT : 5;
		unsigned int                   VADDR_WATERMK : 3;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_UTCL1_INV0__GFX09 {
	struct {
		unsigned int                      INV_MIDDLE : 1;
		unsigned int                      RD_TIMEOUT : 1;
		unsigned int                      WR_TIMEOUT : 1;
		unsigned int                    RD_IN_INVADR : 1;
		unsigned int                    WR_IN_INVADR : 1;
		unsigned int                    PAGE_NULL_SW : 1;
		unsigned int                 XNACK_IS_INVADR : 1;
		unsigned int                   INVREQ_ENABLE : 1;
		unsigned int                 NACK_TIMEOUT_SW : 1;
		unsigned int                 NFLUSH_INV_IDLE : 1;
		unsigned int                  FLUSH_INV_IDLE : 1;
		unsigned int                   INV_FLUSHTYPE : 1;
		unsigned int                    INV_VMID_VEC : 16;
		unsigned int                     INV_ADDR_HI : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_UTCL1_INV1 {
	struct {
		unsigned int                     INV_ADDR_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_UTCL1_INV2__GFX09 {
	struct {
		unsigned int             INV_NFLUSH_VMID_VEC : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_UTCL1_PAGE__GFX09 {
	struct {
		unsigned int                         VM_HOLE : 1;
		unsigned int                        REQ_TYPE : 4;
		unsigned int                                 : 1;
		unsigned int                       USE_MTYPE : 3;
		unsigned int                    USE_PT_SNOOP : 1;
		unsigned int                                 : 22;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_UTCL1_RD_STATUS__GFX09 {
	struct {
		unsigned int        RQMC_RET_ADDR_FIFO_EMPTY : 1;
		unsigned int             RQMC_REQ_FIFO_EMPTY : 1;
		unsigned int              RTPG_RET_BUF_EMPTY : 1;
		unsigned int           RTPG_VADDR_FIFO_EMPTY : 1;
		unsigned int       RQPG_HEAD_VIRT_FIFO_EMPTY : 1;
		unsigned int            RQPG_REDO_FIFO_EMPTY : 1;
		unsigned int         RQPG_REQPAGE_FIFO_EMPTY : 1;
		unsigned int           RQPG_XNACK_FIFO_EMPTY : 1;
		unsigned int          RQPG_INVREQ_FIFO_EMPTY : 1;
		unsigned int         RQMC_RET_ADDR_FIFO_FULL : 1;
		unsigned int              RQMC_REQ_FIFO_FULL : 1;
		unsigned int               RTPG_RET_BUF_FULL : 1;
		unsigned int            RTPG_VADDR_FIFO_FULL : 1;
		unsigned int        RQPG_HEAD_VIRT_FIFO_FULL : 1;
		unsigned int             RQPG_REDO_FIFO_FULL : 1;
		unsigned int          RQPG_REQPAGE_FIFO_FULL : 1;
		unsigned int            RQPG_XNACK_FIFO_FULL : 1;
		unsigned int           RQPG_INVREQ_FIFO_FULL : 1;
		unsigned int                      PAGE_FAULT : 1;
		unsigned int                       PAGE_NULL : 1;
		unsigned int                      REQL2_IDLE : 1;
		unsigned int                     CE_L1_STALL : 1;
		unsigned int                  NEXT_RD_VECTOR : 4;
		unsigned int                     MERGE_STATE : 3;
		unsigned int                     ADDR_RD_RTR : 1;
		unsigned int                    WPTR_POLLING : 1;
		unsigned int                     INVREQ_SIZE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_UTCL1_RD_XNACK0 {
	struct {
		unsigned int                   XNACK_ADDR_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_UTCL1_RD_XNACK1 {
	struct {
		unsigned int                   XNACK_ADDR_HI : 4;
		unsigned int                      XNACK_VMID : 4;
		unsigned int                    XNACK_VECTOR : 18;
		unsigned int                        IS_XNACK : 2;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_UTCL1_TIMEOUT {
	struct {
		unsigned int                  RD_XNACK_LIMIT : 16;
		unsigned int                  WR_XNACK_LIMIT : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_UTCL1_WATERMK {
	struct {
		unsigned int                   REQMC_WATERMK : 10;
		unsigned int                   REQPG_WATERMK : 8;
		unsigned int                  INVREQ_WATERMK : 8;
		unsigned int                   XNACK_WATERMK : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_UTCL1_WR_STATUS__GFX09 {
	struct {
		unsigned int        RQMC_RET_ADDR_FIFO_EMPTY : 1;
		unsigned int             RQMC_REQ_FIFO_EMPTY : 1;
		unsigned int              RTPG_RET_BUF_EMPTY : 1;
		unsigned int           RTPG_VADDR_FIFO_EMPTY : 1;
		unsigned int       RQPG_HEAD_VIRT_FIFO_EMPTY : 1;
		unsigned int            RQPG_REDO_FIFO_EMPTY : 1;
		unsigned int         RQPG_REQPAGE_FIFO_EMPTY : 1;
		unsigned int           RQPG_XNACK_FIFO_EMPTY : 1;
		unsigned int          RQPG_INVREQ_FIFO_EMPTY : 1;
		unsigned int         RQMC_RET_ADDR_FIFO_FULL : 1;
		unsigned int              RQMC_REQ_FIFO_FULL : 1;
		unsigned int               RTPG_RET_BUF_FULL : 1;
		unsigned int            RTPG_VADDR_FIFO_FULL : 1;
		unsigned int        RQPG_HEAD_VIRT_FIFO_FULL : 1;
		unsigned int             RQPG_REDO_FIFO_FULL : 1;
		unsigned int          RQPG_REQPAGE_FIFO_FULL : 1;
		unsigned int            RQPG_XNACK_FIFO_FULL : 1;
		unsigned int           RQPG_INVREQ_FIFO_FULL : 1;
		unsigned int                      PAGE_FAULT : 1;
		unsigned int                       PAGE_NULL : 1;
		unsigned int                      REQL2_IDLE : 1;
		unsigned int                      F32_WR_RTR : 1;
		unsigned int                  NEXT_WR_VECTOR : 3;
		unsigned int                     MERGE_STATE : 3;
		unsigned int            RPTR_DATA_FIFO_EMPTY : 1;
		unsigned int             RPTR_DATA_FIFO_FULL : 1;
		unsigned int           WRREQ_DATA_FIFO_EMPTY : 1;
		unsigned int            WRREQ_DATA_FIFO_FULL : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_UTCL1_WR_XNACK0 {
	struct {
		unsigned int                   XNACK_ADDR_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_UTCL1_WR_XNACK1 {
	struct {
		unsigned int                   XNACK_ADDR_HI : 4;
		unsigned int                      XNACK_VMID : 4;
		unsigned int                    XNACK_VECTOR : 18;
		unsigned int                        IS_XNACK : 2;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_VERSION {
	struct {
		unsigned int                          MINVER : 7;
		unsigned int                                 : 1;
		unsigned int                          MAJVER : 7;
		unsigned int                                 : 1;
		unsigned int                             REV : 6;
		unsigned int                                 : 10;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_VF_ENABLE {
	struct {
		unsigned int                       VF_ENABLE : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_VIRT_RESET_REQ {
	struct {
		unsigned int                              VF : 31;
		unsigned int                              PF : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_VM_CNTL {
	struct {
		unsigned int                             CMD : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_VM_CTX_CNTL {
	struct {
		unsigned int                            PRIV : 1;
		unsigned int                                 : 3;
		unsigned int                            VMID : 4;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_VM_CTX_HI {
	struct {
		unsigned int                            ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA0_VM_CTX_LO {
	struct {
		unsigned int                                 : 2;
		unsigned int                            ADDR : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_ACTIVE_FCN_ID {
	struct {
		unsigned int                            VFID : 5;
		unsigned int                                 : 26;
		unsigned int                              VF : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_ATOMIC_CNTL {
	struct {
		unsigned int                      LOOP_TIMER : 31;
		unsigned int           ATOMIC_RTN_INT_ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_ATOMIC_PREOP_HI {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_ATOMIC_PREOP_LO {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_BA_THRESHOLD {
	struct {
		unsigned int                      READ_THRES : 10;
		unsigned int                                 : 6;
		unsigned int                     WRITE_THRES : 10;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_CHICKEN_BITS {
	struct {
		unsigned int          COPY_EFFICIENCY_ENABLE : 1;
		unsigned int      STALL_ON_TRANS_FULL_ENABLE : 1;
		unsigned int STALL_ON_NO_FREE_DATA_BUFFER_ENABLE : 1;
		unsigned int                                 : 5;
		unsigned int              WRITE_BURST_LENGTH : 2;
		unsigned int          WRITE_BURST_WAIT_CYCLE : 3;
		unsigned int                                 : 3;
		unsigned int             COPY_OVERLAP_ENABLE : 1;
		unsigned int                RAW_CHECK_ENABLE : 1;
		unsigned int                                 : 2;
		unsigned int              SRBM_POLL_RETRYING : 1;
		unsigned int                                 : 2;
		unsigned int                CG_STATUS_OUTPUT : 1;
		unsigned int                                 : 1;
		unsigned int                  TIME_BASED_QOS : 1;
		unsigned int              CE_AFIFO_WATERMARK : 2;
		unsigned int              CE_DFIFO_WATERMARK : 2;
		unsigned int              CE_LFIFO_WATERMARK : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_CHICKEN_BITS_2 {
	struct {
		unsigned int              F32_CMD_PROC_DELAY : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_CLK_CTRL {
	struct {
		unsigned int                        ON_DELAY : 4;
		unsigned int                  OFF_HYSTERESIS : 8;
		unsigned int                                 : 12;
		unsigned int                  SOFT_OVERRIDE7 : 1;
		unsigned int                  SOFT_OVERRIDE6 : 1;
		unsigned int                  SOFT_OVERRIDE5 : 1;
		unsigned int                  SOFT_OVERRIDE4 : 1;
		unsigned int                  SOFT_OVERRIDE3 : 1;
		unsigned int                  SOFT_OVERRIDE2 : 1;
		unsigned int                  SOFT_OVERRIDE1 : 1;
		unsigned int                  SOFT_OVERRIDE0 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_CNTL {
	struct {
		unsigned int                     TRAP_ENABLE : 1;
		unsigned int                   UTC_L1_ENABLE : 1;
		unsigned int             SEM_WAIT_INT_ENABLE : 1;
		unsigned int                DATA_SWAP_ENABLE : 1;
		unsigned int               FENCE_SWAP_ENABLE : 1;
		unsigned int           MIDCMD_PREEMPT_ENABLE : 1;
		unsigned int                                 : 11;
		unsigned int       MIDCMD_WORLDSWITCH_ENABLE : 1;
		unsigned int               AUTO_CTXSW_ENABLE : 1;
		unsigned int                                 : 9;
		unsigned int             CTXEMPTY_INT_ENABLE : 1;
		unsigned int               FROZEN_INT_ENABLE : 1;
		unsigned int           IB_PREEMPT_INT_ENABLE : 1;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_CONTEXT_GROUP_BOUNDARY__GFX09 {
	struct {
		unsigned int                                 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_CONTEXT_REG_TYPE0 {
	struct {
		unsigned int               SDMA1_GFX_RB_CNTL : 1;
		unsigned int               SDMA1_GFX_RB_BASE : 1;
		unsigned int            SDMA1_GFX_RB_BASE_HI : 1;
		unsigned int               SDMA1_GFX_RB_RPTR : 1;
		unsigned int            SDMA1_GFX_RB_RPTR_HI : 1;
		unsigned int               SDMA1_GFX_RB_WPTR : 1;
		unsigned int            SDMA1_GFX_RB_WPTR_HI : 1;
		unsigned int     SDMA1_GFX_RB_WPTR_POLL_CNTL : 1;
		unsigned int       SDMA1_GFX_RB_RPTR_ADDR_HI : 1;
		unsigned int       SDMA1_GFX_RB_RPTR_ADDR_LO : 1;
		unsigned int               SDMA1_GFX_IB_CNTL : 1;
		unsigned int               SDMA1_GFX_IB_RPTR : 1;
		unsigned int             SDMA1_GFX_IB_OFFSET : 1;
		unsigned int            SDMA1_GFX_IB_BASE_LO : 1;
		unsigned int            SDMA1_GFX_IB_BASE_HI : 1;
		unsigned int               SDMA1_GFX_IB_SIZE : 1;
		unsigned int             SDMA1_GFX_SKIP_CNTL : 1;
		unsigned int        SDMA1_GFX_CONTEXT_STATUS : 1;
		unsigned int              SDMA1_GFX_DOORBELL : 1;
		unsigned int          SDMA1_GFX_CONTEXT_CNTL : 1;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_CONTEXT_REG_TYPE1 {
	struct {
		unsigned int                                 : 8;
		unsigned int                SDMA1_GFX_STATUS : 1;
		unsigned int          SDMA1_GFX_DOORBELL_LOG : 1;
		unsigned int             SDMA1_GFX_WATERMARK : 1;
		unsigned int       SDMA1_GFX_DOORBELL_OFFSET : 1;
		unsigned int           SDMA1_GFX_CSA_ADDR_LO : 1;
		unsigned int           SDMA1_GFX_CSA_ADDR_HI : 1;
		unsigned int                       VOID_REG2 : 1;
		unsigned int         SDMA1_GFX_IB_SUB_REMAIN : 1;
		unsigned int               SDMA1_GFX_PREEMPT : 1;
		unsigned int             SDMA1_GFX_DUMMY_REG : 1;
		unsigned int  SDMA1_GFX_RB_WPTR_POLL_ADDR_HI : 1;
		unsigned int  SDMA1_GFX_RB_WPTR_POLL_ADDR_LO : 1;
		unsigned int           SDMA1_GFX_RB_AQL_CNTL : 1;
		unsigned int      SDMA1_GFX_MINOR_PTR_UPDATE : 1;
		unsigned int                                 : 10;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_CONTEXT_REG_TYPE2 {
	struct {
		unsigned int          SDMA1_GFX_MIDCMD_DATA0 : 1;
		unsigned int          SDMA1_GFX_MIDCMD_DATA1 : 1;
		unsigned int          SDMA1_GFX_MIDCMD_DATA2 : 1;
		unsigned int          SDMA1_GFX_MIDCMD_DATA3 : 1;
		unsigned int          SDMA1_GFX_MIDCMD_DATA4 : 1;
		unsigned int          SDMA1_GFX_MIDCMD_DATA5 : 1;
		unsigned int          SDMA1_GFX_MIDCMD_DATA6 : 1;
		unsigned int          SDMA1_GFX_MIDCMD_DATA7 : 1;
		unsigned int          SDMA1_GFX_MIDCMD_DATA8 : 1;
		unsigned int           SDMA1_GFX_MIDCMD_CNTL : 1;
		unsigned int                                 : 22;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_CONTEXT_REG_TYPE3 {
	struct {
		unsigned int                                 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_CRD_CNTL {
	struct {
		unsigned int                                 : 7;
		unsigned int                 MC_WRREQ_CREDIT : 6;
		unsigned int                 MC_RDREQ_CREDIT : 6;
		unsigned int                                 : 13;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_EA_DBIT_ADDR_DATA {
	struct {
		unsigned int                           VALUE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_EA_DBIT_ADDR_INDEX {
	struct {
		unsigned int                           VALUE : 3;
		unsigned int                                 : 29;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_EDC_CONFIG {
	struct {
		unsigned int                       WRITE_DIS : 1;
		unsigned int                         DIS_EDC : 1;
		unsigned int                  ECC_INT_ENABLE : 1;
		unsigned int                                 : 29;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_EDC_COUNTER {
	struct {
		unsigned int              SDMA_UCODE_BUF_DED : 1;
		unsigned int              SDMA_UCODE_BUF_SEC : 1;
		unsigned int             SDMA_RB_CMD_BUF_SED : 1;
		unsigned int             SDMA_IB_CMD_BUF_SED : 1;
		unsigned int          SDMA_UTCL1_RD_FIFO_SED : 1;
		unsigned int       SDMA_UTCL1_RDBST_FIFO_SED : 1;
		unsigned int          SDMA_DATA_LUT_FIFO_SED : 1;
		unsigned int        SDMA_MBANK_DATA_BUF0_SED : 1;
		unsigned int        SDMA_MBANK_DATA_BUF1_SED : 1;
		unsigned int        SDMA_MBANK_DATA_BUF2_SED : 1;
		unsigned int        SDMA_MBANK_DATA_BUF3_SED : 1;
		unsigned int        SDMA_MBANK_DATA_BUF4_SED : 1;
		unsigned int        SDMA_MBANK_DATA_BUF5_SED : 1;
		unsigned int        SDMA_MBANK_DATA_BUF6_SED : 1;
		unsigned int        SDMA_MBANK_DATA_BUF7_SED : 1;
		unsigned int          SDMA_SPLIT_DAT_BUF_SED : 1;
		unsigned int        SDMA_MC_WR_ADDR_FIFO_SED : 1;
		unsigned int                                 : 15;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_EDC_COUNTER_CLEAR {
	struct {
		unsigned int                           DUMMY : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_ERROR_LOG {
	struct {
		unsigned int                        OVERRIDE : 16;
		unsigned int                          STATUS : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_F32_CNTL {
	struct {
		unsigned int                            HALT : 1;
		unsigned int                            STEP : 1;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_F32_COUNTER {
	struct {
		unsigned int                           VALUE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_FREEZE {
	struct {
		unsigned int                         PREEMPT : 1;
		unsigned int                                 : 3;
		unsigned int                          FREEZE : 1;
		unsigned int                          FROZEN : 1;
		unsigned int                      F32_FREEZE : 1;
		unsigned int                                 : 25;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_GB_ADDR_CONFIG {
	struct {
		unsigned int                       NUM_PIPES : 3;
		unsigned int            PIPE_INTERLEAVE_SIZE : 3;
		unsigned int                                 : 2;
		unsigned int            BANK_INTERLEAVE_SIZE : 3;
		unsigned int                                 : 1;
		unsigned int                       NUM_BANKS : 3;
		unsigned int                                 : 4;
		unsigned int              NUM_SHADER_ENGINES : 2;
		unsigned int                                 : 11;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_GB_ADDR_CONFIG_READ {
	struct {
		unsigned int                       NUM_PIPES : 3;
		unsigned int            PIPE_INTERLEAVE_SIZE : 3;
		unsigned int                                 : 2;
		unsigned int            BANK_INTERLEAVE_SIZE : 3;
		unsigned int                                 : 1;
		unsigned int                       NUM_BANKS : 3;
		unsigned int                                 : 4;
		unsigned int              NUM_SHADER_ENGINES : 2;
		unsigned int                                 : 11;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_GFX_CONTEXT_CNTL {
	struct {
		unsigned int                                 : 16;
		unsigned int                      RESUME_CTX : 1;
		unsigned int                                 : 7;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_GFX_CONTEXT_STATUS {
	struct {
		unsigned int                        SELECTED : 1;
		unsigned int                                 : 1;
		unsigned int                            IDLE : 1;
		unsigned int                         EXPIRED : 1;
		unsigned int                       EXCEPTION : 3;
		unsigned int                      CTXSW_ABLE : 1;
		unsigned int                     CTXSW_READY : 1;
		unsigned int                       PREEMPTED : 1;
		unsigned int                 PREEMPT_DISABLE : 1;
		unsigned int                                 : 21;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_GFX_CSA_ADDR_HI {
	struct {
		unsigned int                            ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_GFX_CSA_ADDR_LO {
	struct {
		unsigned int                                 : 2;
		unsigned int                            ADDR : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_GFX_DOORBELL {
	struct {
		unsigned int                                 : 28;
		unsigned int                          ENABLE : 1;
		unsigned int                                 : 1;
		unsigned int                        CAPTURED : 1;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_GFX_DOORBELL_LOG {
	struct {
		unsigned int                        BE_ERROR : 1;
		unsigned int                                 : 1;
		unsigned int                            DATA : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_GFX_DOORBELL_OFFSET {
	struct {
		unsigned int                                 : 2;
		unsigned int                          OFFSET : 26;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_GFX_DUMMY_REG {
	struct {
		unsigned int                           DUMMY : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_GFX_IB_BASE_HI {
	struct {
		unsigned int                            ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_GFX_IB_BASE_LO {
	struct {
		unsigned int                                 : 5;
		unsigned int                            ADDR : 27;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_GFX_IB_CNTL {
	struct {
		unsigned int                       IB_ENABLE : 1;
		unsigned int                                 : 3;
		unsigned int                  IB_SWAP_ENABLE : 1;
		unsigned int                                 : 3;
		unsigned int                SWITCH_INSIDE_IB : 1;
		unsigned int                                 : 7;
		unsigned int                        CMD_VMID : 4;
		unsigned int                                 : 11;
		unsigned int                         IB_PRIV : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_GFX_IB_OFFSET {
	struct {
		unsigned int                                 : 2;
		unsigned int                          OFFSET : 20;
		unsigned int                                 : 10;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_GFX_IB_RPTR {
	struct {
		unsigned int                                 : 2;
		unsigned int                          OFFSET : 20;
		unsigned int                                 : 10;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_GFX_IB_SIZE {
	struct {
		unsigned int                            SIZE : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_GFX_IB_SUB_REMAIN {
	struct {
		unsigned int                            SIZE : 14;
		unsigned int                                 : 18;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_GFX_MIDCMD_CNTL {
	struct {
		unsigned int                      DATA_VALID : 1;
		unsigned int                       COPY_MODE : 1;
		unsigned int                                 : 2;
		unsigned int                     SPLIT_STATE : 4;
		unsigned int                   ALLOW_PREEMPT : 1;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_GFX_MIDCMD_DATA0 {
	struct {
		unsigned int                           DATA0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_GFX_MIDCMD_DATA1 {
	struct {
		unsigned int                           DATA1 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_GFX_MIDCMD_DATA2 {
	struct {
		unsigned int                           DATA2 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_GFX_MIDCMD_DATA3 {
	struct {
		unsigned int                           DATA3 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_GFX_MIDCMD_DATA4 {
	struct {
		unsigned int                           DATA4 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_GFX_MIDCMD_DATA5 {
	struct {
		unsigned int                           DATA5 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_GFX_MIDCMD_DATA6 {
	struct {
		unsigned int                           DATA6 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_GFX_MIDCMD_DATA7 {
	struct {
		unsigned int                           DATA7 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_GFX_MIDCMD_DATA8 {
	struct {
		unsigned int                           DATA8 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_GFX_MINOR_PTR_UPDATE {
	struct {
		unsigned int                          ENABLE : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_GFX_PREEMPT {
	struct {
		unsigned int                      IB_PREEMPT : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_GFX_RB_AQL_CNTL {
	struct {
		unsigned int                      AQL_ENABLE : 1;
		unsigned int                 AQL_PACKET_SIZE : 7;
		unsigned int                     PACKET_STEP : 8;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_GFX_RB_BASE {
	struct {
		unsigned int                            ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_GFX_RB_BASE_HI {
	struct {
		unsigned int                            ADDR : 24;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_GFX_RB_CNTL {
	struct {
		unsigned int                       RB_ENABLE : 1;
		unsigned int                         RB_SIZE : 6;
		unsigned int                                 : 2;
		unsigned int                  RB_SWAP_ENABLE : 1;
		unsigned int                                 : 2;
		unsigned int           RPTR_WRITEBACK_ENABLE : 1;
		unsigned int      RPTR_WRITEBACK_SWAP_ENABLE : 1;
		unsigned int                                 : 2;
		unsigned int            RPTR_WRITEBACK_TIMER : 5;
		unsigned int                                 : 2;
		unsigned int                         RB_PRIV : 1;
		unsigned int                         RB_VMID : 4;
		unsigned int                                 : 3;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_GFX_RB_RPTR {
	struct {
		unsigned int                          OFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_GFX_RB_RPTR_ADDR_HI {
	struct {
		unsigned int                            ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_GFX_RB_RPTR_ADDR_LO {
	struct {
		unsigned int                                 : 2;
		unsigned int                            ADDR : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_GFX_RB_RPTR_HI {
	struct {
		unsigned int                          OFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_GFX_RB_WPTR {
	struct {
		unsigned int                          OFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_GFX_RB_WPTR_HI {
	struct {
		unsigned int                          OFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_GFX_RB_WPTR_POLL_ADDR_HI {
	struct {
		unsigned int                            ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_GFX_RB_WPTR_POLL_ADDR_LO {
	struct {
		unsigned int                                 : 2;
		unsigned int                            ADDR : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_GFX_RB_WPTR_POLL_CNTL {
	struct {
		unsigned int                          ENABLE : 1;
		unsigned int                     SWAP_ENABLE : 1;
		unsigned int                 F32_POLL_ENABLE : 1;
		unsigned int                                 : 1;
		unsigned int                       FREQUENCY : 12;
		unsigned int                 IDLE_POLL_COUNT : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_GFX_SKIP_CNTL {
	struct {
		unsigned int                      SKIP_COUNT : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_GFX_STATUS {
	struct {
		unsigned int          WPTR_UPDATE_FAIL_COUNT : 8;
		unsigned int             WPTR_UPDATE_PENDING : 1;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_GFX_WATERMARK {
	struct {
		unsigned int                  RD_OUTSTANDING : 12;
		unsigned int                                 : 4;
		unsigned int                  WR_OUTSTANDING : 10;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_GPU_IOV_VIOLATION_LOG__GFX09 {
	struct {
		unsigned int                VIOLATION_STATUS : 1;
		unsigned int       MULTIPLE_VIOLATION_STATUS : 1;
		unsigned int                         ADDRESS : 16;
		unsigned int                 WRITE_OPERATION : 1;
		unsigned int                              VF : 1;
		unsigned int                            VFID : 4;
		unsigned int                    INITIATOR_ID : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_HBM_PAGE_CONFIG {
	struct {
		unsigned int              PAGE_SIZE_EXPONENT : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_IB_OFFSET_FETCH {
	struct {
		unsigned int                                 : 2;
		unsigned int                          OFFSET : 20;
		unsigned int                                 : 10;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_ID {
	struct {
		unsigned int                       DEVICE_ID : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_MMHUB_CNTL__GFX09 {
	struct {
		unsigned int                         UNIT_ID : 6;
		unsigned int                                 : 26;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_MMHUB_TRUSTLVL__GFX09 {
	struct {
		unsigned int                        SECFLAG0 : 3;
		unsigned int                        SECFLAG1 : 3;
		unsigned int                        SECFLAG2 : 3;
		unsigned int                        SECFLAG3 : 3;
		unsigned int                        SECFLAG4 : 3;
		unsigned int                        SECFLAG5 : 3;
		unsigned int                        SECFLAG6 : 3;
		unsigned int                        SECFLAG7 : 3;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PAGE_CONTEXT_STATUS {
	struct {
		unsigned int                        SELECTED : 1;
		unsigned int                                 : 1;
		unsigned int                            IDLE : 1;
		unsigned int                         EXPIRED : 1;
		unsigned int                       EXCEPTION : 3;
		unsigned int                      CTXSW_ABLE : 1;
		unsigned int                     CTXSW_READY : 1;
		unsigned int                       PREEMPTED : 1;
		unsigned int                 PREEMPT_DISABLE : 1;
		unsigned int                                 : 21;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PAGE_CSA_ADDR_HI {
	struct {
		unsigned int                            ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PAGE_CSA_ADDR_LO {
	struct {
		unsigned int                                 : 2;
		unsigned int                            ADDR : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PAGE_DOORBELL {
	struct {
		unsigned int                                 : 28;
		unsigned int                          ENABLE : 1;
		unsigned int                                 : 1;
		unsigned int                        CAPTURED : 1;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PAGE_DOORBELL_LOG {
	struct {
		unsigned int                        BE_ERROR : 1;
		unsigned int                                 : 1;
		unsigned int                            DATA : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PAGE_DOORBELL_OFFSET {
	struct {
		unsigned int                                 : 2;
		unsigned int                          OFFSET : 26;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PAGE_DUMMY_REG {
	struct {
		unsigned int                           DUMMY : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PAGE_IB_BASE_HI {
	struct {
		unsigned int                            ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PAGE_IB_BASE_LO {
	struct {
		unsigned int                                 : 5;
		unsigned int                            ADDR : 27;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PAGE_IB_CNTL {
	struct {
		unsigned int                       IB_ENABLE : 1;
		unsigned int                                 : 3;
		unsigned int                  IB_SWAP_ENABLE : 1;
		unsigned int                                 : 3;
		unsigned int                SWITCH_INSIDE_IB : 1;
		unsigned int                                 : 7;
		unsigned int                        CMD_VMID : 4;
		unsigned int                                 : 11;
		unsigned int                         IB_PRIV : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PAGE_IB_OFFSET {
	struct {
		unsigned int                                 : 2;
		unsigned int                          OFFSET : 20;
		unsigned int                                 : 10;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PAGE_IB_RPTR {
	struct {
		unsigned int                                 : 2;
		unsigned int                          OFFSET : 20;
		unsigned int                                 : 10;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PAGE_IB_SIZE {
	struct {
		unsigned int                            SIZE : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PAGE_IB_SUB_REMAIN {
	struct {
		unsigned int                            SIZE : 14;
		unsigned int                                 : 18;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PAGE_MIDCMD_CNTL {
	struct {
		unsigned int                      DATA_VALID : 1;
		unsigned int                       COPY_MODE : 1;
		unsigned int                                 : 2;
		unsigned int                     SPLIT_STATE : 4;
		unsigned int                   ALLOW_PREEMPT : 1;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PAGE_MIDCMD_DATA0 {
	struct {
		unsigned int                           DATA0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PAGE_MIDCMD_DATA1 {
	struct {
		unsigned int                           DATA1 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PAGE_MIDCMD_DATA2 {
	struct {
		unsigned int                           DATA2 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PAGE_MIDCMD_DATA3 {
	struct {
		unsigned int                           DATA3 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PAGE_MIDCMD_DATA4 {
	struct {
		unsigned int                           DATA4 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PAGE_MIDCMD_DATA5 {
	struct {
		unsigned int                           DATA5 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PAGE_MIDCMD_DATA6 {
	struct {
		unsigned int                           DATA6 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PAGE_MIDCMD_DATA7 {
	struct {
		unsigned int                           DATA7 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PAGE_MIDCMD_DATA8 {
	struct {
		unsigned int                           DATA8 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PAGE_MINOR_PTR_UPDATE {
	struct {
		unsigned int                          ENABLE : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PAGE_PREEMPT {
	struct {
		unsigned int                      IB_PREEMPT : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PAGE_RB_AQL_CNTL {
	struct {
		unsigned int                      AQL_ENABLE : 1;
		unsigned int                 AQL_PACKET_SIZE : 7;
		unsigned int                     PACKET_STEP : 8;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PAGE_RB_BASE {
	struct {
		unsigned int                            ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PAGE_RB_BASE_HI {
	struct {
		unsigned int                            ADDR : 24;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PAGE_RB_CNTL {
	struct {
		unsigned int                       RB_ENABLE : 1;
		unsigned int                         RB_SIZE : 6;
		unsigned int                                 : 2;
		unsigned int                  RB_SWAP_ENABLE : 1;
		unsigned int                                 : 2;
		unsigned int           RPTR_WRITEBACK_ENABLE : 1;
		unsigned int      RPTR_WRITEBACK_SWAP_ENABLE : 1;
		unsigned int                                 : 2;
		unsigned int            RPTR_WRITEBACK_TIMER : 5;
		unsigned int                                 : 2;
		unsigned int                         RB_PRIV : 1;
		unsigned int                         RB_VMID : 4;
		unsigned int                                 : 3;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PAGE_RB_RPTR {
	struct {
		unsigned int                          OFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PAGE_RB_RPTR_ADDR_HI {
	struct {
		unsigned int                            ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PAGE_RB_RPTR_ADDR_LO {
	struct {
		unsigned int                                 : 2;
		unsigned int                            ADDR : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PAGE_RB_RPTR_HI {
	struct {
		unsigned int                          OFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PAGE_RB_WPTR {
	struct {
		unsigned int                          OFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PAGE_RB_WPTR_HI {
	struct {
		unsigned int                          OFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PAGE_RB_WPTR_POLL_ADDR_HI {
	struct {
		unsigned int                            ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PAGE_RB_WPTR_POLL_ADDR_LO {
	struct {
		unsigned int                                 : 2;
		unsigned int                            ADDR : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PAGE_RB_WPTR_POLL_CNTL {
	struct {
		unsigned int                          ENABLE : 1;
		unsigned int                     SWAP_ENABLE : 1;
		unsigned int                 F32_POLL_ENABLE : 1;
		unsigned int                                 : 1;
		unsigned int                       FREQUENCY : 12;
		unsigned int                 IDLE_POLL_COUNT : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PAGE_SKIP_CNTL {
	struct {
		unsigned int                      SKIP_COUNT : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PAGE_STATUS {
	struct {
		unsigned int          WPTR_UPDATE_FAIL_COUNT : 8;
		unsigned int             WPTR_UPDATE_PENDING : 1;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PAGE_WATERMARK {
	struct {
		unsigned int                  RD_OUTSTANDING : 12;
		unsigned int                                 : 4;
		unsigned int                  WR_OUTSTANDING : 10;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PERFCOUNTER0_RESULT {
	struct {
		unsigned int                      PERF_COUNT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PERFCOUNTER1_RESULT {
	struct {
		unsigned int                      PERF_COUNT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PERFCOUNTER_TAG_DELAY_RANGE {
	struct {
		unsigned int                       RANGE_LOW : 14;
		unsigned int                      RANGE_HIGH : 14;
		unsigned int                       SELECT_RW : 1;
		unsigned int                                 : 3;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PERFMON_CNTL {
	struct {
		unsigned int                    PERF_ENABLE0 : 1;
		unsigned int                     PERF_CLEAR0 : 1;
		unsigned int                       PERF_SEL0 : 8;
		unsigned int                    PERF_ENABLE1 : 1;
		unsigned int                     PERF_CLEAR1 : 1;
		unsigned int                       PERF_SEL1 : 8;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PHASE0_QUANTUM {
	struct {
		unsigned int                            UNIT : 4;
		unsigned int                                 : 4;
		unsigned int                           VALUE : 16;
		unsigned int                                 : 6;
		unsigned int                          PREFER : 1;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PHASE1_QUANTUM {
	struct {
		unsigned int                            UNIT : 4;
		unsigned int                                 : 4;
		unsigned int                           VALUE : 16;
		unsigned int                                 : 6;
		unsigned int                          PREFER : 1;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PHASE2_QUANTUM {
	struct {
		unsigned int                            UNIT : 4;
		unsigned int                                 : 4;
		unsigned int                           VALUE : 16;
		unsigned int                                 : 6;
		unsigned int                          PREFER : 1;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PHYSICAL_ADDR_HI {
	struct {
		unsigned int                            ADDR : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PHYSICAL_ADDR_LO {
	struct {
		unsigned int                         D_VALID : 1;
		unsigned int                           DIRTY : 1;
		unsigned int                       PHY_VALID : 1;
		unsigned int                                 : 9;
		unsigned int                            ADDR : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_POWER_CNTL {
	struct {
		unsigned int                                 : 8;
		unsigned int              MEM_POWER_OVERRIDE : 1;
		unsigned int                 MEM_POWER_LS_EN : 1;
		unsigned int                 MEM_POWER_DS_EN : 1;
		unsigned int                 MEM_POWER_SD_EN : 1;
		unsigned int                 MEM_POWER_DELAY : 10;
		unsigned int                                 : 4;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_POWER_CNTL_IDLE {
	struct {
		unsigned int                          DELAY0 : 16;
		unsigned int                          DELAY1 : 8;
		unsigned int                          DELAY2 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PROGRAM {
	struct {
		unsigned int                          STREAM : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PUB_DUMMY_REG0 {
	struct {
		unsigned int                           VALUE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PUB_DUMMY_REG1 {
	struct {
		unsigned int                           VALUE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PUB_DUMMY_REG2 {
	struct {
		unsigned int                           VALUE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PUB_DUMMY_REG3 {
	struct {
		unsigned int                           VALUE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PUB_REG_TYPE0__GFX09 {
	struct {
		unsigned int                SDMA1_UCODE_ADDR : 1;
		unsigned int                SDMA1_UCODE_DATA : 1;
		unsigned int                                 : 1;
		unsigned int                       RESERVED3 : 1;
		unsigned int                   SDMA1_VM_CNTL : 1;
		unsigned int                 SDMA1_VM_CTX_LO : 1;
		unsigned int                 SDMA1_VM_CTX_HI : 1;
		unsigned int             SDMA1_ACTIVE_FCN_ID : 1;
		unsigned int               SDMA1_VM_CTX_CNTL : 1;
		unsigned int            SDMA1_VIRT_RESET_REQ : 1;
		unsigned int                      RESERVED10 : 1;
		unsigned int         SDMA1_CONTEXT_REG_TYPE0 : 1;
		unsigned int         SDMA1_CONTEXT_REG_TYPE1 : 1;
		unsigned int         SDMA1_CONTEXT_REG_TYPE2 : 1;
		unsigned int         SDMA1_CONTEXT_REG_TYPE3 : 1;
		unsigned int             SDMA1_PUB_REG_TYPE0 : 1;
		unsigned int             SDMA1_PUB_REG_TYPE1 : 1;
		unsigned int             SDMA1_PUB_REG_TYPE2 : 1;
		unsigned int             SDMA1_PUB_REG_TYPE3 : 1;
		unsigned int                SDMA1_MMHUB_CNTL : 1;
		unsigned int RESERVED_FOR_PSPSMU_ACCESS_ONLY : 5;
		unsigned int    SDMA1_CONTEXT_GROUP_BOUNDARY : 1;
		unsigned int                SDMA1_POWER_CNTL : 1;
		unsigned int                  SDMA1_CLK_CTRL : 1;
		unsigned int                      SDMA1_CNTL : 1;
		unsigned int              SDMA1_CHICKEN_BITS : 1;
		unsigned int            SDMA1_GB_ADDR_CONFIG : 1;
		unsigned int       SDMA1_GB_ADDR_CONFIG_READ : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PUB_REG_TYPE1 {
	struct {
		unsigned int          SDMA1_RB_RPTR_FETCH_HI : 1;
		unsigned int  SDMA1_SEM_WAIT_FAIL_TIMER_CNTL : 1;
		unsigned int             SDMA1_RB_RPTR_FETCH : 1;
		unsigned int           SDMA1_IB_OFFSET_FETCH : 1;
		unsigned int                   SDMA1_PROGRAM : 1;
		unsigned int                SDMA1_STATUS_REG : 1;
		unsigned int               SDMA1_STATUS1_REG : 1;
		unsigned int             SDMA1_RD_BURST_CNTL : 1;
		unsigned int           SDMA1_HBM_PAGE_CONFIG : 1;
		unsigned int            SDMA1_UCODE_CHECKSUM : 1;
		unsigned int                  SDMA1_F32_CNTL : 1;
		unsigned int                    SDMA1_FREEZE : 1;
		unsigned int            SDMA1_PHASE0_QUANTUM : 1;
		unsigned int            SDMA1_PHASE1_QUANTUM : 1;
		unsigned int               SDMA_POWER_GATING : 1;
		unsigned int               SDMA_PGFSM_CONFIG : 1;
		unsigned int                SDMA_PGFSM_WRITE : 1;
		unsigned int                 SDMA_PGFSM_READ : 1;
		unsigned int                SDMA1_EDC_CONFIG : 1;
		unsigned int              SDMA1_BA_THRESHOLD : 1;
		unsigned int                        SDMA1_ID : 1;
		unsigned int                   SDMA1_VERSION : 1;
		unsigned int               SDMA1_EDC_COUNTER : 1;
		unsigned int         SDMA1_EDC_COUNTER_CLEAR : 1;
		unsigned int               SDMA1_STATUS2_REG : 1;
		unsigned int               SDMA1_ATOMIC_CNTL : 1;
		unsigned int           SDMA1_ATOMIC_PREOP_LO : 1;
		unsigned int           SDMA1_ATOMIC_PREOP_HI : 1;
		unsigned int                SDMA1_UTCL1_CNTL : 1;
		unsigned int             SDMA1_UTCL1_WATERMK : 1;
		unsigned int           SDMA1_UTCL1_RD_STATUS : 1;
		unsigned int           SDMA1_UTCL1_WR_STATUS : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PUB_REG_TYPE2__GFX09 {
	struct {
		unsigned int                SDMA1_UTCL1_INV0 : 1;
		unsigned int                SDMA1_UTCL1_INV1 : 1;
		unsigned int                SDMA1_UTCL1_INV2 : 1;
		unsigned int           SDMA1_UTCL1_RD_XNACK0 : 1;
		unsigned int           SDMA1_UTCL1_RD_XNACK1 : 1;
		unsigned int           SDMA1_UTCL1_WR_XNACK0 : 1;
		unsigned int           SDMA1_UTCL1_WR_XNACK1 : 1;
		unsigned int             SDMA1_UTCL1_TIMEOUT : 1;
		unsigned int                SDMA1_UTCL1_PAGE : 1;
		unsigned int           SDMA1_POWER_CNTL_IDLE : 1;
		unsigned int        SDMA1_RELAX_ORDERING_LUT : 1;
		unsigned int            SDMA1_CHICKEN_BITS_2 : 1;
		unsigned int               SDMA1_STATUS3_REG : 1;
		unsigned int          SDMA1_PHYSICAL_ADDR_LO : 1;
		unsigned int          SDMA1_PHYSICAL_ADDR_HI : 1;
		unsigned int            SDMA1_PHASE2_QUANTUM : 1;
		unsigned int                 SDMA1_ERROR_LOG : 1;
		unsigned int            SDMA1_PUB_DUMMY_REG0 : 1;
		unsigned int            SDMA1_PUB_DUMMY_REG1 : 1;
		unsigned int            SDMA1_PUB_DUMMY_REG2 : 1;
		unsigned int            SDMA1_PUB_DUMMY_REG3 : 1;
		unsigned int               SDMA1_F32_COUNTER : 1;
		unsigned int               SDMA1_UNBREAKABLE : 1;
		unsigned int              SDMA1_PERFMON_CNTL : 1;
		unsigned int       SDMA1_PERFCOUNTER0_RESULT : 1;
		unsigned int       SDMA1_PERFCOUNTER1_RESULT : 1;
		unsigned int SDMA1_PERFCOUNTER_TAG_DELAY_RANGE : 1;
		unsigned int                  SDMA1_CRD_CNTL : 1;
		unsigned int            SDMA1_MMHUB_TRUSTLVL : 1;
		unsigned int     SDMA1_GPU_IOV_VIOLATION_LOG : 1;
		unsigned int                  SDMA1_ULV_CNTL : 1;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_PUB_REG_TYPE3 {
	struct {
		unsigned int         SDMA1_EA_DBIT_ADDR_DATA : 1;
		unsigned int        SDMA1_EA_DBIT_ADDR_INDEX : 1;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RB_RPTR_FETCH {
	struct {
		unsigned int                                 : 2;
		unsigned int                          OFFSET : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RB_RPTR_FETCH_HI {
	struct {
		unsigned int                          OFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RD_BURST_CNTL {
	struct {
		unsigned int                        RD_BURST : 2;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RELAX_ORDERING_LUT {
	struct {
		unsigned int                       RESERVED0 : 1;
		unsigned int                            COPY : 1;
		unsigned int                           WRITE : 1;
		unsigned int                       RESERVED3 : 1;
		unsigned int                       RESERVED4 : 1;
		unsigned int                           FENCE : 1;
		unsigned int                      RESERVED76 : 2;
		unsigned int                        POLL_MEM : 1;
		unsigned int                        COND_EXE : 1;
		unsigned int                          ATOMIC : 1;
		unsigned int                      CONST_FILL : 1;
		unsigned int                          PTEPDE : 1;
		unsigned int                       TIMESTAMP : 1;
		unsigned int                                 : 13;
		unsigned int                    WORLD_SWITCH : 1;
		unsigned int                        RPTR_WRB : 1;
		unsigned int                       WPTR_POLL : 1;
		unsigned int                        IB_FETCH : 1;
		unsigned int                        RB_FETCH : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC0_CONTEXT_STATUS {
	struct {
		unsigned int                        SELECTED : 1;
		unsigned int                                 : 1;
		unsigned int                            IDLE : 1;
		unsigned int                         EXPIRED : 1;
		unsigned int                       EXCEPTION : 3;
		unsigned int                      CTXSW_ABLE : 1;
		unsigned int                     CTXSW_READY : 1;
		unsigned int                       PREEMPTED : 1;
		unsigned int                 PREEMPT_DISABLE : 1;
		unsigned int                                 : 21;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC0_CSA_ADDR_HI {
	struct {
		unsigned int                            ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC0_CSA_ADDR_LO {
	struct {
		unsigned int                                 : 2;
		unsigned int                            ADDR : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC0_DOORBELL {
	struct {
		unsigned int                                 : 28;
		unsigned int                          ENABLE : 1;
		unsigned int                                 : 1;
		unsigned int                        CAPTURED : 1;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC0_DOORBELL_LOG {
	struct {
		unsigned int                        BE_ERROR : 1;
		unsigned int                                 : 1;
		unsigned int                            DATA : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC0_DOORBELL_OFFSET {
	struct {
		unsigned int                                 : 2;
		unsigned int                          OFFSET : 26;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC0_DUMMY_REG {
	struct {
		unsigned int                           DUMMY : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC0_IB_BASE_HI {
	struct {
		unsigned int                            ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC0_IB_BASE_LO {
	struct {
		unsigned int                                 : 5;
		unsigned int                            ADDR : 27;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC0_IB_CNTL {
	struct {
		unsigned int                       IB_ENABLE : 1;
		unsigned int                                 : 3;
		unsigned int                  IB_SWAP_ENABLE : 1;
		unsigned int                                 : 3;
		unsigned int                SWITCH_INSIDE_IB : 1;
		unsigned int                                 : 7;
		unsigned int                        CMD_VMID : 4;
		unsigned int                                 : 11;
		unsigned int                         IB_PRIV : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC0_IB_OFFSET {
	struct {
		unsigned int                                 : 2;
		unsigned int                          OFFSET : 20;
		unsigned int                                 : 10;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC0_IB_RPTR {
	struct {
		unsigned int                                 : 2;
		unsigned int                          OFFSET : 20;
		unsigned int                                 : 10;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC0_IB_SIZE {
	struct {
		unsigned int                            SIZE : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC0_IB_SUB_REMAIN {
	struct {
		unsigned int                            SIZE : 14;
		unsigned int                                 : 18;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC0_MIDCMD_CNTL {
	struct {
		unsigned int                      DATA_VALID : 1;
		unsigned int                       COPY_MODE : 1;
		unsigned int                                 : 2;
		unsigned int                     SPLIT_STATE : 4;
		unsigned int                   ALLOW_PREEMPT : 1;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC0_MIDCMD_DATA0 {
	struct {
		unsigned int                           DATA0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC0_MIDCMD_DATA1 {
	struct {
		unsigned int                           DATA1 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC0_MIDCMD_DATA2 {
	struct {
		unsigned int                           DATA2 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC0_MIDCMD_DATA3 {
	struct {
		unsigned int                           DATA3 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC0_MIDCMD_DATA4 {
	struct {
		unsigned int                           DATA4 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC0_MIDCMD_DATA5 {
	struct {
		unsigned int                           DATA5 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC0_MIDCMD_DATA6 {
	struct {
		unsigned int                           DATA6 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC0_MIDCMD_DATA7 {
	struct {
		unsigned int                           DATA7 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC0_MIDCMD_DATA8 {
	struct {
		unsigned int                           DATA8 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC0_MINOR_PTR_UPDATE {
	struct {
		unsigned int                          ENABLE : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC0_PREEMPT {
	struct {
		unsigned int                      IB_PREEMPT : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC0_RB_AQL_CNTL {
	struct {
		unsigned int                      AQL_ENABLE : 1;
		unsigned int                 AQL_PACKET_SIZE : 7;
		unsigned int                     PACKET_STEP : 8;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC0_RB_BASE {
	struct {
		unsigned int                            ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC0_RB_BASE_HI {
	struct {
		unsigned int                            ADDR : 24;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC0_RB_CNTL {
	struct {
		unsigned int                       RB_ENABLE : 1;
		unsigned int                         RB_SIZE : 6;
		unsigned int                                 : 2;
		unsigned int                  RB_SWAP_ENABLE : 1;
		unsigned int                                 : 2;
		unsigned int           RPTR_WRITEBACK_ENABLE : 1;
		unsigned int      RPTR_WRITEBACK_SWAP_ENABLE : 1;
		unsigned int                                 : 2;
		unsigned int            RPTR_WRITEBACK_TIMER : 5;
		unsigned int                                 : 2;
		unsigned int                         RB_PRIV : 1;
		unsigned int                         RB_VMID : 4;
		unsigned int                                 : 3;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC0_RB_RPTR {
	struct {
		unsigned int                          OFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC0_RB_RPTR_ADDR_HI {
	struct {
		unsigned int                            ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC0_RB_RPTR_ADDR_LO {
	struct {
		unsigned int                                 : 2;
		unsigned int                            ADDR : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC0_RB_RPTR_HI {
	struct {
		unsigned int                          OFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC0_RB_WPTR {
	struct {
		unsigned int                          OFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC0_RB_WPTR_HI {
	struct {
		unsigned int                          OFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC0_RB_WPTR_POLL_ADDR_HI {
	struct {
		unsigned int                            ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC0_RB_WPTR_POLL_ADDR_LO {
	struct {
		unsigned int                                 : 2;
		unsigned int                            ADDR : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC0_RB_WPTR_POLL_CNTL {
	struct {
		unsigned int                          ENABLE : 1;
		unsigned int                     SWAP_ENABLE : 1;
		unsigned int                 F32_POLL_ENABLE : 1;
		unsigned int                                 : 1;
		unsigned int                       FREQUENCY : 12;
		unsigned int                 IDLE_POLL_COUNT : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC0_SKIP_CNTL {
	struct {
		unsigned int                      SKIP_COUNT : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC0_STATUS {
	struct {
		unsigned int          WPTR_UPDATE_FAIL_COUNT : 8;
		unsigned int             WPTR_UPDATE_PENDING : 1;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC0_WATERMARK {
	struct {
		unsigned int                  RD_OUTSTANDING : 12;
		unsigned int                                 : 4;
		unsigned int                  WR_OUTSTANDING : 10;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC1_CONTEXT_STATUS {
	struct {
		unsigned int                        SELECTED : 1;
		unsigned int                                 : 1;
		unsigned int                            IDLE : 1;
		unsigned int                         EXPIRED : 1;
		unsigned int                       EXCEPTION : 3;
		unsigned int                      CTXSW_ABLE : 1;
		unsigned int                     CTXSW_READY : 1;
		unsigned int                       PREEMPTED : 1;
		unsigned int                 PREEMPT_DISABLE : 1;
		unsigned int                                 : 21;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC1_CSA_ADDR_HI {
	struct {
		unsigned int                            ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC1_CSA_ADDR_LO {
	struct {
		unsigned int                                 : 2;
		unsigned int                            ADDR : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC1_DOORBELL {
	struct {
		unsigned int                                 : 28;
		unsigned int                          ENABLE : 1;
		unsigned int                                 : 1;
		unsigned int                        CAPTURED : 1;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC1_DOORBELL_LOG {
	struct {
		unsigned int                        BE_ERROR : 1;
		unsigned int                                 : 1;
		unsigned int                            DATA : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC1_DOORBELL_OFFSET {
	struct {
		unsigned int                                 : 2;
		unsigned int                          OFFSET : 26;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC1_DUMMY_REG {
	struct {
		unsigned int                           DUMMY : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC1_IB_BASE_HI {
	struct {
		unsigned int                            ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC1_IB_BASE_LO {
	struct {
		unsigned int                                 : 5;
		unsigned int                            ADDR : 27;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC1_IB_CNTL {
	struct {
		unsigned int                       IB_ENABLE : 1;
		unsigned int                                 : 3;
		unsigned int                  IB_SWAP_ENABLE : 1;
		unsigned int                                 : 3;
		unsigned int                SWITCH_INSIDE_IB : 1;
		unsigned int                                 : 7;
		unsigned int                        CMD_VMID : 4;
		unsigned int                                 : 11;
		unsigned int                         IB_PRIV : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC1_IB_OFFSET {
	struct {
		unsigned int                                 : 2;
		unsigned int                          OFFSET : 20;
		unsigned int                                 : 10;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC1_IB_RPTR {
	struct {
		unsigned int                                 : 2;
		unsigned int                          OFFSET : 20;
		unsigned int                                 : 10;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC1_IB_SIZE {
	struct {
		unsigned int                            SIZE : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC1_IB_SUB_REMAIN {
	struct {
		unsigned int                            SIZE : 14;
		unsigned int                                 : 18;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC1_MIDCMD_CNTL {
	struct {
		unsigned int                      DATA_VALID : 1;
		unsigned int                       COPY_MODE : 1;
		unsigned int                                 : 2;
		unsigned int                     SPLIT_STATE : 4;
		unsigned int                   ALLOW_PREEMPT : 1;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC1_MIDCMD_DATA0 {
	struct {
		unsigned int                           DATA0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC1_MIDCMD_DATA1 {
	struct {
		unsigned int                           DATA1 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC1_MIDCMD_DATA2 {
	struct {
		unsigned int                           DATA2 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC1_MIDCMD_DATA3 {
	struct {
		unsigned int                           DATA3 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC1_MIDCMD_DATA4 {
	struct {
		unsigned int                           DATA4 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC1_MIDCMD_DATA5 {
	struct {
		unsigned int                           DATA5 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC1_MIDCMD_DATA6 {
	struct {
		unsigned int                           DATA6 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC1_MIDCMD_DATA7 {
	struct {
		unsigned int                           DATA7 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC1_MIDCMD_DATA8 {
	struct {
		unsigned int                           DATA8 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC1_MINOR_PTR_UPDATE {
	struct {
		unsigned int                          ENABLE : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC1_PREEMPT {
	struct {
		unsigned int                      IB_PREEMPT : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC1_RB_AQL_CNTL {
	struct {
		unsigned int                      AQL_ENABLE : 1;
		unsigned int                 AQL_PACKET_SIZE : 7;
		unsigned int                     PACKET_STEP : 8;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC1_RB_BASE {
	struct {
		unsigned int                            ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC1_RB_BASE_HI {
	struct {
		unsigned int                            ADDR : 24;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC1_RB_CNTL {
	struct {
		unsigned int                       RB_ENABLE : 1;
		unsigned int                         RB_SIZE : 6;
		unsigned int                                 : 2;
		unsigned int                  RB_SWAP_ENABLE : 1;
		unsigned int                                 : 2;
		unsigned int           RPTR_WRITEBACK_ENABLE : 1;
		unsigned int      RPTR_WRITEBACK_SWAP_ENABLE : 1;
		unsigned int                                 : 2;
		unsigned int            RPTR_WRITEBACK_TIMER : 5;
		unsigned int                                 : 2;
		unsigned int                         RB_PRIV : 1;
		unsigned int                         RB_VMID : 4;
		unsigned int                                 : 3;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC1_RB_RPTR {
	struct {
		unsigned int                          OFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC1_RB_RPTR_ADDR_HI {
	struct {
		unsigned int                            ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC1_RB_RPTR_ADDR_LO {
	struct {
		unsigned int                                 : 2;
		unsigned int                            ADDR : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC1_RB_RPTR_HI {
	struct {
		unsigned int                          OFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC1_RB_WPTR {
	struct {
		unsigned int                          OFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC1_RB_WPTR_HI {
	struct {
		unsigned int                          OFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC1_RB_WPTR_POLL_ADDR_HI {
	struct {
		unsigned int                            ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC1_RB_WPTR_POLL_ADDR_LO {
	struct {
		unsigned int                                 : 2;
		unsigned int                            ADDR : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC1_RB_WPTR_POLL_CNTL {
	struct {
		unsigned int                          ENABLE : 1;
		unsigned int                     SWAP_ENABLE : 1;
		unsigned int                 F32_POLL_ENABLE : 1;
		unsigned int                                 : 1;
		unsigned int                       FREQUENCY : 12;
		unsigned int                 IDLE_POLL_COUNT : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC1_SKIP_CNTL {
	struct {
		unsigned int                      SKIP_COUNT : 20;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC1_STATUS {
	struct {
		unsigned int          WPTR_UPDATE_FAIL_COUNT : 8;
		unsigned int             WPTR_UPDATE_PENDING : 1;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_RLC1_WATERMARK {
	struct {
		unsigned int                  RD_OUTSTANDING : 12;
		unsigned int                                 : 4;
		unsigned int                  WR_OUTSTANDING : 10;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_SEM_WAIT_FAIL_TIMER_CNTL {
	struct {
		unsigned int                           TIMER : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_STATUS1_REG {
	struct {
		unsigned int                    CE_WREQ_IDLE : 1;
		unsigned int                      CE_WR_IDLE : 1;
		unsigned int                   CE_SPLIT_IDLE : 1;
		unsigned int                    CE_RREQ_IDLE : 1;
		unsigned int                     CE_OUT_IDLE : 1;
		unsigned int                      CE_IN_IDLE : 1;
		unsigned int                     CE_DST_IDLE : 1;
		unsigned int                     CE_DRM_IDLE : 1;
		unsigned int                    CE_DRM1_IDLE : 1;
		unsigned int                     CE_CMD_IDLE : 1;
		unsigned int                   CE_AFIFO_FULL : 1;
		unsigned int                     CE_DRM_FULL : 1;
		unsigned int                    CE_DRM1_FULL : 1;
		unsigned int                    CE_INFO_FULL : 1;
		unsigned int                   CE_INFO1_FULL : 1;
		unsigned int                        EX_START : 1;
		unsigned int                                 : 1;
		unsigned int                     CE_RD_STALL : 1;
		unsigned int                     CE_WR_STALL : 1;
		unsigned int                                 : 13;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_STATUS2_REG {
	struct {
		unsigned int                              ID : 2;
		unsigned int                   F32_INSTR_PTR : 10;
		unsigned int                                 : 4;
		unsigned int                          CMD_OP : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_STATUS3_REG {
	struct {
		unsigned int                   CMD_OP_STATUS : 16;
		unsigned int                     PREV_VM_CMD : 4;
		unsigned int                  EXCEPTION_IDLE : 1;
		unsigned int                                 : 11;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_STATUS_REG {
	struct {
		unsigned int                            IDLE : 1;
		unsigned int                        REG_IDLE : 1;
		unsigned int                        RB_EMPTY : 1;
		unsigned int                         RB_FULL : 1;
		unsigned int                     RB_CMD_IDLE : 1;
		unsigned int                     RB_CMD_FULL : 1;
		unsigned int                     IB_CMD_IDLE : 1;
		unsigned int                     IB_CMD_FULL : 1;
		unsigned int                      BLOCK_IDLE : 1;
		unsigned int                       INSIDE_IB : 1;
		unsigned int                         EX_IDLE : 1;
		unsigned int       EX_IDLE_POLL_TIMER_EXPIRE : 1;
		unsigned int                    PACKET_READY : 1;
		unsigned int                      MC_WR_IDLE : 1;
		unsigned int                       SRBM_IDLE : 1;
		unsigned int                   CONTEXT_EMPTY : 1;
		unsigned int                 DELTA_RPTR_FULL : 1;
		unsigned int                 RB_MC_RREQ_IDLE : 1;
		unsigned int                 IB_MC_RREQ_IDLE : 1;
		unsigned int                      MC_RD_IDLE : 1;
		unsigned int                DELTA_RPTR_EMPTY : 1;
		unsigned int                 MC_RD_RET_STALL : 1;
		unsigned int              MC_RD_NO_POLL_IDLE : 1;
		unsigned int                        DRM_IDLE : 1;
		unsigned int                   DRM_MASK_FULL : 1;
		unsigned int                   PREV_CMD_IDLE : 1;
		unsigned int                        SEM_IDLE : 1;
		unsigned int                   SEM_REQ_STALL : 1;
		unsigned int                  SEM_RESP_STATE : 2;
		unsigned int                        INT_IDLE : 1;
		unsigned int                   INT_REQ_STALL : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_UCODE_ADDR {
	struct {
		unsigned int                           VALUE : 14;
		unsigned int                                 : 18;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_UCODE_CHECKSUM {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_UCODE_DATA {
	struct {
		unsigned int                           VALUE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_ULV_CNTL__GFX09 {
	struct {
		unsigned int                      HYSTERESIS : 5;
		unsigned int                                 : 24;
		unsigned int                   ENTER_ULV_INT : 1;
		unsigned int                    EXIT_ULV_INT : 1;
		unsigned int                      ULV_STATUS : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_UNBREAKABLE {
	struct {
		unsigned int                           VALUE : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_UTCL1_CNTL__GFX09 {
	struct {
		unsigned int                     REDO_ENABLE : 1;
		unsigned int                      REDO_DELAY : 10;
		unsigned int                    REDO_WATERMK : 3;
		unsigned int                    INVACK_DELAY : 10;
		unsigned int                    REQL2_CREDIT : 5;
		unsigned int                   VADDR_WATERMK : 3;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_UTCL1_INV0__GFX09 {
	struct {
		unsigned int                      INV_MIDDLE : 1;
		unsigned int                      RD_TIMEOUT : 1;
		unsigned int                      WR_TIMEOUT : 1;
		unsigned int                    RD_IN_INVADR : 1;
		unsigned int                    WR_IN_INVADR : 1;
		unsigned int                    PAGE_NULL_SW : 1;
		unsigned int                 XNACK_IS_INVADR : 1;
		unsigned int                   INVREQ_ENABLE : 1;
		unsigned int                 NACK_TIMEOUT_SW : 1;
		unsigned int                 NFLUSH_INV_IDLE : 1;
		unsigned int                  FLUSH_INV_IDLE : 1;
		unsigned int                   INV_FLUSHTYPE : 1;
		unsigned int                    INV_VMID_VEC : 16;
		unsigned int                     INV_ADDR_HI : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_UTCL1_INV1 {
	struct {
		unsigned int                     INV_ADDR_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_UTCL1_INV2__GFX09 {
	struct {
		unsigned int             INV_NFLUSH_VMID_VEC : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_UTCL1_PAGE__GFX09 {
	struct {
		unsigned int                         VM_HOLE : 1;
		unsigned int                        REQ_TYPE : 4;
		unsigned int                                 : 1;
		unsigned int                       USE_MTYPE : 3;
		unsigned int                    USE_PT_SNOOP : 1;
		unsigned int                                 : 22;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_UTCL1_RD_STATUS__GFX09 {
	struct {
		unsigned int        RQMC_RET_ADDR_FIFO_EMPTY : 1;
		unsigned int             RQMC_REQ_FIFO_EMPTY : 1;
		unsigned int              RTPG_RET_BUF_EMPTY : 1;
		unsigned int           RTPG_VADDR_FIFO_EMPTY : 1;
		unsigned int       RQPG_HEAD_VIRT_FIFO_EMPTY : 1;
		unsigned int            RQPG_REDO_FIFO_EMPTY : 1;
		unsigned int         RQPG_REQPAGE_FIFO_EMPTY : 1;
		unsigned int           RQPG_XNACK_FIFO_EMPTY : 1;
		unsigned int          RQPG_INVREQ_FIFO_EMPTY : 1;
		unsigned int         RQMC_RET_ADDR_FIFO_FULL : 1;
		unsigned int              RQMC_REQ_FIFO_FULL : 1;
		unsigned int               RTPG_RET_BUF_FULL : 1;
		unsigned int            RTPG_VADDR_FIFO_FULL : 1;
		unsigned int        RQPG_HEAD_VIRT_FIFO_FULL : 1;
		unsigned int             RQPG_REDO_FIFO_FULL : 1;
		unsigned int          RQPG_REQPAGE_FIFO_FULL : 1;
		unsigned int            RQPG_XNACK_FIFO_FULL : 1;
		unsigned int           RQPG_INVREQ_FIFO_FULL : 1;
		unsigned int                      PAGE_FAULT : 1;
		unsigned int                       PAGE_NULL : 1;
		unsigned int                      REQL2_IDLE : 1;
		unsigned int                     CE_L1_STALL : 1;
		unsigned int                  NEXT_RD_VECTOR : 4;
		unsigned int                     MERGE_STATE : 3;
		unsigned int                     ADDR_RD_RTR : 1;
		unsigned int                    WPTR_POLLING : 1;
		unsigned int                     INVREQ_SIZE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_UTCL1_RD_XNACK0 {
	struct {
		unsigned int                   XNACK_ADDR_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_UTCL1_RD_XNACK1 {
	struct {
		unsigned int                   XNACK_ADDR_HI : 4;
		unsigned int                      XNACK_VMID : 4;
		unsigned int                    XNACK_VECTOR : 18;
		unsigned int                        IS_XNACK : 2;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_UTCL1_TIMEOUT {
	struct {
		unsigned int                  RD_XNACK_LIMIT : 16;
		unsigned int                  WR_XNACK_LIMIT : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_UTCL1_WATERMK {
	struct {
		unsigned int                   REQMC_WATERMK : 10;
		unsigned int                   REQPG_WATERMK : 8;
		unsigned int                  INVREQ_WATERMK : 8;
		unsigned int                   XNACK_WATERMK : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_UTCL1_WR_STATUS__GFX09 {
	struct {
		unsigned int        RQMC_RET_ADDR_FIFO_EMPTY : 1;
		unsigned int             RQMC_REQ_FIFO_EMPTY : 1;
		unsigned int              RTPG_RET_BUF_EMPTY : 1;
		unsigned int           RTPG_VADDR_FIFO_EMPTY : 1;
		unsigned int       RQPG_HEAD_VIRT_FIFO_EMPTY : 1;
		unsigned int            RQPG_REDO_FIFO_EMPTY : 1;
		unsigned int         RQPG_REQPAGE_FIFO_EMPTY : 1;
		unsigned int           RQPG_XNACK_FIFO_EMPTY : 1;
		unsigned int          RQPG_INVREQ_FIFO_EMPTY : 1;
		unsigned int         RQMC_RET_ADDR_FIFO_FULL : 1;
		unsigned int              RQMC_REQ_FIFO_FULL : 1;
		unsigned int               RTPG_RET_BUF_FULL : 1;
		unsigned int            RTPG_VADDR_FIFO_FULL : 1;
		unsigned int        RQPG_HEAD_VIRT_FIFO_FULL : 1;
		unsigned int             RQPG_REDO_FIFO_FULL : 1;
		unsigned int          RQPG_REQPAGE_FIFO_FULL : 1;
		unsigned int            RQPG_XNACK_FIFO_FULL : 1;
		unsigned int           RQPG_INVREQ_FIFO_FULL : 1;
		unsigned int                      PAGE_FAULT : 1;
		unsigned int                       PAGE_NULL : 1;
		unsigned int                      REQL2_IDLE : 1;
		unsigned int                      F32_WR_RTR : 1;
		unsigned int                  NEXT_WR_VECTOR : 3;
		unsigned int                     MERGE_STATE : 3;
		unsigned int            RPTR_DATA_FIFO_EMPTY : 1;
		unsigned int             RPTR_DATA_FIFO_FULL : 1;
		unsigned int           WRREQ_DATA_FIFO_EMPTY : 1;
		unsigned int            WRREQ_DATA_FIFO_FULL : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_UTCL1_WR_XNACK0 {
	struct {
		unsigned int                   XNACK_ADDR_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_UTCL1_WR_XNACK1 {
	struct {
		unsigned int                   XNACK_ADDR_HI : 4;
		unsigned int                      XNACK_VMID : 4;
		unsigned int                    XNACK_VECTOR : 18;
		unsigned int                        IS_XNACK : 2;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_VERSION {
	struct {
		unsigned int                          MINVER : 7;
		unsigned int                                 : 1;
		unsigned int                          MAJVER : 7;
		unsigned int                                 : 1;
		unsigned int                             REV : 6;
		unsigned int                                 : 10;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_VF_ENABLE {
	struct {
		unsigned int                       VF_ENABLE : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_VIRT_RESET_REQ {
	struct {
		unsigned int                              VF : 31;
		unsigned int                              PF : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_VM_CNTL {
	struct {
		unsigned int                             CMD : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_VM_CTX_CNTL {
	struct {
		unsigned int                            PRIV : 1;
		unsigned int                                 : 3;
		unsigned int                            VMID : 4;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_VM_CTX_HI {
	struct {
		unsigned int                            ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA1_VM_CTX_LO {
	struct {
		unsigned int                                 : 2;
		unsigned int                            ADDR : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA_PGFSM_CONFIG {
	struct {
		unsigned int                        FSM_ADDR : 8;
		unsigned int                      POWER_DOWN : 1;
		unsigned int                        POWER_UP : 1;
		unsigned int                       P1_SELECT : 1;
		unsigned int                       P2_SELECT : 1;
		unsigned int                           WRITE : 1;
		unsigned int                            READ : 1;
		unsigned int                                 : 13;
		unsigned int                   SRBM_OVERRIDE : 1;
		unsigned int                        REG_ADDR : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA_PGFSM_READ {
	struct {
		unsigned int                           VALUE : 24;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA_PGFSM_WRITE {
	struct {
		unsigned int                           VALUE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SDMA_POWER_GATING {
	struct {
		unsigned int       SDMA0_POWER_OFF_CONDITION : 1;
		unsigned int        SDMA0_POWER_ON_CONDITION : 1;
		unsigned int             SDMA0_POWER_OFF_REQ : 1;
		unsigned int              SDMA0_POWER_ON_REQ : 1;
		unsigned int                  PG_CNTL_STATUS : 2;
		unsigned int                                 : 26;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SEM_ACTIVE_FCN_ID {
	struct {
		unsigned int                            VFID : 5;
		unsigned int                                 : 26;
		unsigned int                              VF : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SEM_ATOMIC_OP_LUT {
	struct {
		unsigned int                   SIGNAL_NORMAL : 7;
		unsigned int                   SIGNAL_WRITE1 : 7;
		unsigned int                     WAIT_NORMAL : 7;
		unsigned int                     WAIT_CHECK0 : 7;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SEM_CHICKEN_BITS {
	struct {
		unsigned int                VMID_PIPELINE_EN : 1;
		unsigned int               ENTRY_PIPELINE_EN : 1;
		unsigned int                CHECK_COUNTER_EN : 1;
		unsigned int                    ECC_BEHAVIOR : 2;
		unsigned int                                 : 1;
		unsigned int                     PHY_TRAN_EN : 1;
		unsigned int              ADDR_CMP_UNTRAN_EN : 1;
		unsigned int              IDLE_COUNTER_INDEX : 2;
		unsigned int OUTSTANDING_CLEAN_COUNTER_INDEX : 2;
		unsigned int                    ATCL2_BUS_ID : 2;
		unsigned int                       ATOMIC_EN : 1;
		unsigned int           EXTERNAL_ATOMIC_CHECK : 1;
		unsigned int                   CLEAR_MAILBOX : 2;
		unsigned int  INVACK_AFTER_OUTSTANDING_CLEAN : 1;
		unsigned int          UTC_TAG_CONFLICT_CHECK : 1;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SEM_CHICKEN_BITS2 {
	struct {
		unsigned int       ACTIVE_FCN_ID_PROT_ENABLE : 1;
		unsigned int       MM_CLIENT_USE_CONFIG_VFID : 1;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SEM_CID_REMAP_DATA__GFX09 {
	struct {
		unsigned int                       CLIENT_ID : 8;
		unsigned int                    INITIATOR_ID : 8;
		unsigned int                 CLIENT_ID_REMAP : 8;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SEM_CID_REMAP_INDEX {
	struct {
		unsigned int                           INDEX : 2;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SEM_CLK_CTRL__GFX09 {
	struct {
		unsigned int                        ON_DELAY : 4;
		unsigned int                  OFF_HYSTERESIS : 8;
		unsigned int                                 : 12;
		unsigned int                  SOFT_OVERRIDE7 : 1;
		unsigned int                  SOFT_OVERRIDE6 : 1;
		unsigned int                  SOFT_OVERRIDE5 : 1;
		unsigned int                  SOFT_OVERRIDE4 : 1;
		unsigned int                  SOFT_OVERRIDE3 : 1;
		unsigned int                  SOFT_OVERRIDE2 : 1;
		unsigned int                  SOFT_OVERRIDE1 : 1;
		unsigned int                  SOFT_OVERRIDE0 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SEM_EDC_CONFIG {
	struct {
		unsigned int                       WRITE_DIS : 1;
		unsigned int                         DIS_EDC : 1;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SEM_GPU_IOV_VIOLATION_LOG__GFX09 {
	struct {
		unsigned int                VIOLATION_STATUS : 1;
		unsigned int       MULTIPLE_VIOLATION_STATUS : 1;
		unsigned int                         ADDRESS : 16;
		unsigned int                          OPCODE : 1;
		unsigned int                              VF : 1;
		unsigned int                           VF_ID : 4;
		unsigned int                    INITIATOR_ID : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SEM_MAILBOX {
	struct {
		unsigned int                        HOSTPORT : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SEM_MAILBOX_CLIENTCONFIG {
	struct {
		unsigned int                      CP_CLIENT0 : 3;
		unsigned int                      CP_CLIENT1 : 3;
		unsigned int                      CP_CLIENT2 : 3;
		unsigned int                      CP_CLIENT3 : 3;
		unsigned int                    SDMA_CLIENT0 : 3;
		unsigned int                     UVD_CLIENT0 : 3;
		unsigned int                   SDMA1_CLIENT0 : 3;
		unsigned int                     VCE_CLIENT0 : 3;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SEM_MAILBOX_CLIENTCONFIG_EXTRA {
	struct {
		unsigned int                    VCE1_CLIENT0 : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SEM_MAILBOX_CONTROL {
	struct {
		unsigned int                 HOSTPORT_ENABLE : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SEM_MCIF_CONFIG {
	struct {
		unsigned int                     MC_REQ_SWAP : 2;
		unsigned int                 MC_WRREQ_CREDIT : 6;
		unsigned int                 MC_RDREQ_CREDIT : 6;
		unsigned int                                 : 18;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SEM_MMHUB_CNTL {
	struct {
		unsigned int                         UNIT_ID : 6;
		unsigned int                                 : 2;
		unsigned int                      TLVL_VALUE : 3;
		unsigned int                                 : 21;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SEM_OUTSTANDING_THRESHOLD {
	struct {
		unsigned int                           VALUE : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SEM_PERFCOUNTER0_RESULT {
	struct {
		unsigned int                      PERF_COUNT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SEM_PERFCOUNTER1_RESULT {
	struct {
		unsigned int                      PERF_COUNT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SEM_PERFMON_CNTL {
	struct {
		unsigned int                    PERF_ENABLE0 : 1;
		unsigned int                     PERF_CLEAR0 : 1;
		unsigned int                       PERF_SEL0 : 8;
		unsigned int                    PERF_ENABLE1 : 1;
		unsigned int                     PERF_CLEAR1 : 1;
		unsigned int                       PERF_SEL1 : 8;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SEM_REGISTER_LAST_PART0 {
	struct {
		unsigned int                                 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SEM_REGISTER_LAST_PART1 {
	struct {
		unsigned int                                 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SEM_REGISTER_LAST_PART2 {
	struct {
		unsigned int                                 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SEM_REQ_INPUT_0 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SEM_REQ_INPUT_1 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SEM_REQ_INPUT_2 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SEM_REQ_INPUT_3 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SEM_RESP_ACP__GFX09 {
	struct {
		unsigned int                                 : 2;
		unsigned int                            ADDR : 18;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SEM_RESP_GC__GFX09 {
	struct {
		unsigned int                                 : 2;
		unsigned int                            ADDR : 18;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SEM_RESP_ISP__GFX09 {
	struct {
		unsigned int                                 : 2;
		unsigned int                            ADDR : 18;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SEM_RESP_SDMA0__GFX09 {
	struct {
		unsigned int                                 : 2;
		unsigned int                            ADDR : 18;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SEM_RESP_SDMA1__GFX09 {
	struct {
		unsigned int                                 : 2;
		unsigned int                            ADDR : 18;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SEM_RESP_UVD__GFX09 {
	struct {
		unsigned int                                 : 2;
		unsigned int                            ADDR : 18;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SEM_RESP_VCE_0__GFX09 {
	struct {
		unsigned int                                 : 2;
		unsigned int                            ADDR : 18;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SEM_RESP_VCE_1__GFX09 {
	struct {
		unsigned int                                 : 2;
		unsigned int                            ADDR : 18;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SEM_RESP_VP8__GFX09 {
	struct {
		unsigned int                                 : 2;
		unsigned int                            ADDR : 18;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SEM_STATUS {
	struct {
		unsigned int                        SEM_IDLE : 1;
		unsigned int               SEM_INTERNAL_IDLE : 1;
		unsigned int              MC_RDREQ_FIFO_FULL : 1;
		unsigned int              MC_WRREQ_FIFO_FULL : 1;
		unsigned int                WRITE1_FIFO_FULL : 1;
		unsigned int                CHECK0_FIFO_FULL : 1;
		unsigned int                MC_RDREQ_PENDING : 1;
		unsigned int                MC_WRREQ_PENDING : 1;
		unsigned int           SDMA0_MAILBOX_PENDING : 1;
		unsigned int           SDMA1_MAILBOX_PENDING : 1;
		unsigned int             UVD_MAILBOX_PENDING : 1;
		unsigned int             VCE_MAILBOX_PENDING : 1;
		unsigned int            CPG1_MAILBOX_PENDING : 1;
		unsigned int            CPG2_MAILBOX_PENDING : 1;
		unsigned int            VCE1_MAILBOX_PENDING : 1;
		unsigned int                 ATC_REQ_PENDING : 1;
		unsigned int               OUTSTANDING_CLEAN : 1;
		unsigned int        INVREQ_FLUSH_VF_MISMATCH : 1;
		unsigned int     INVREQ_NONFLUSH_VF_MISMATCH : 1;
		unsigned int                 INVREQ_CNT_IDLE : 1;
		unsigned int                  ENTRYLIST_IDLE : 1;
		unsigned int                        MIF_IDLE : 1;
		unsigned int                   REGISTER_IDLE : 1;
		unsigned int               ATCL2_INVREQ_IDLE : 1;
		unsigned int                                 : 7;
		unsigned int                    SWITCH_READY : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SEM_UTCL2_TRAN_EN_LUT {
	struct {
		unsigned int                  SDMA0_UTCL2_EN : 1;
		unsigned int                  SDMA1_UTCL2_EN : 1;
		unsigned int                    UVD_UTCL2_EN : 1;
		unsigned int                   VCE0_UTCL2_EN : 1;
		unsigned int                    ACP_UTCL2_EN : 1;
		unsigned int                    ISP_UTCL2_EN : 1;
		unsigned int                   VCE1_UTCL2_EN : 1;
		unsigned int                    VP8_UTCL2_EN : 1;
		unsigned int                                 : 23;
		unsigned int                     CP_UTCL2_EN : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SEM_UTC_CONFIG {
	struct {
		unsigned int                       USE_MTYPE : 3;
		unsigned int                     FORCE_SNOOP : 1;
		unsigned int                       FORCE_GCC : 1;
		unsigned int                    USE_PT_SNOOP : 1;
		unsigned int                                 : 26;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SEM_UTC_CREDIT {
	struct {
		unsigned int                    UTCL2_CREDIT : 5;
		unsigned int                                 : 3;
		unsigned int                       WATERMARK : 4;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SEM_VIRT_RESET_REQ {
	struct {
		unsigned int                              VF : 31;
		unsigned int                              PF : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SE_CAC_CGTT_CLK_CTRL {
	struct {
		unsigned int                        ON_DELAY : 4;
		unsigned int                  OFF_HYSTERESIS : 8;
		unsigned int                                 : 18;
		unsigned int               SOFT_OVERRIDE_DYN : 1;
		unsigned int               SOFT_OVERRIDE_REG : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SE_CAC_CNTL__GFX09 {
	struct {
		unsigned int                      CAC_ENABLE : 1;
		unsigned int                   CAC_THRESHOLD : 16;
		unsigned int                    CAC_BLOCK_ID : 6;
		unsigned int                   CAC_SIGNAL_ID : 8;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SE_CAC_IND_DATA {
	struct {
		unsigned int                 SE_CAC_IND_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SE_CAC_IND_INDEX {
	struct {
		unsigned int                 SE_CAC_IND_ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SE_CAC_OVR_SEL {
	struct {
		unsigned int                     CAC_OVR_SEL : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SE_CAC_OVR_VAL {
	struct {
		unsigned int                     CAC_OVR_VAL : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SH_MEM_BASES {
	struct {
		unsigned int                    PRIVATE_BASE : 16;
		unsigned int                     SHARED_BASE : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SH_MEM_CONFIG__GFX09 {
	struct {
		unsigned int                    ADDRESS_MODE : 1;
		unsigned int                                 : 2;
		unsigned int                  ALIGNMENT_MODE : 2;
		unsigned int                                 : 7;
		unsigned int                   RETRY_DISABLE : 1;
		unsigned int                      PRIVATE_NV : 1;
		unsigned int                                 : 18;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SMU_RLC_RESPONSE {
	struct {
		unsigned int                            RESP : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPIS_DEBUG_READ {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_ARB_CNTL_0 {
	struct {
		unsigned int                  EXP_ARB_COL_WT : 4;
		unsigned int                  EXP_ARB_POS_WT : 4;
		unsigned int                  EXP_ARB_GDS_WT : 4;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_ARB_CYCLES_0 {
	struct {
		unsigned int                    TS0_DURATION : 16;
		unsigned int                    TS1_DURATION : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_ARB_CYCLES_1 {
	struct {
		unsigned int                    TS2_DURATION : 16;
		unsigned int                    TS3_DURATION : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_ARB_PRIORITY {
	struct {
		unsigned int                  PIPE_ORDER_TS0 : 3;
		unsigned int                  PIPE_ORDER_TS1 : 3;
		unsigned int                  PIPE_ORDER_TS2 : 3;
		unsigned int                  PIPE_ORDER_TS3 : 3;
		unsigned int                    TS0_DUR_MULT : 2;
		unsigned int                    TS1_DUR_MULT : 2;
		unsigned int                    TS2_DUR_MULT : 2;
		unsigned int                    TS3_DUR_MULT : 2;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_BARYC_CNTL {
	struct {
		unsigned int               PERSP_CENTER_CNTL : 1;
		unsigned int                                 : 3;
		unsigned int             PERSP_CENTROID_CNTL : 1;
		unsigned int                                 : 3;
		unsigned int              LINEAR_CENTER_CNTL : 1;
		unsigned int                                 : 3;
		unsigned int            LINEAR_CENTROID_CNTL : 1;
		unsigned int                                 : 3;
		unsigned int              POS_FLOAT_LOCATION : 2;
		unsigned int                                 : 2;
		unsigned int                   POS_FLOAT_ULC : 1;
		unsigned int                                 : 3;
		unsigned int             FRONT_FACE_ALL_BITS : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_CDBG_SYS_CS0 {
	struct {
		unsigned int                           PIPE0 : 8;
		unsigned int                           PIPE1 : 8;
		unsigned int                           PIPE2 : 8;
		unsigned int                           PIPE3 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_CDBG_SYS_CS1 {
	struct {
		unsigned int                           PIPE0 : 8;
		unsigned int                           PIPE1 : 8;
		unsigned int                           PIPE2 : 8;
		unsigned int                           PIPE3 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_CDBG_SYS_GFX {
	struct {
		unsigned int                           PS_EN : 1;
		unsigned int                           VS_EN : 1;
		unsigned int                           GS_EN : 1;
		unsigned int                           ES_EN : 1;
		unsigned int                           HS_EN : 1;
		unsigned int                           LS_EN : 1;
		unsigned int                           CS_EN : 1;
		unsigned int                                 : 9;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_CDBG_SYS_HP3D {
	struct {
		unsigned int                           PS_EN : 1;
		unsigned int                           VS_EN : 1;
		unsigned int                           GS_EN : 1;
		unsigned int                           ES_EN : 1;
		unsigned int                           HS_EN : 1;
		unsigned int                           LS_EN : 1;
		unsigned int                                 : 10;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_COMPUTE_QUEUE_RESET {
	struct {
		unsigned int                           RESET : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_COMPUTE_WF_CTX_SAVE {
	struct {
		unsigned int                        INITIATE : 1;
		unsigned int                GDS_INTERRUPT_EN : 1;
		unsigned int               DONE_INTERRUPT_EN : 1;
		unsigned int                                 : 27;
		unsigned int                    GDS_REQ_BUSY : 1;
		unsigned int                       SAVE_BUSY : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_CONFIG_CNTL {
	struct {
		unsigned int              GPR_WRITE_PRIORITY : 21;
		unsigned int              EXP_PRIORITY_ORDER : 3;
		unsigned int           ENABLE_SQG_TOP_EVENTS : 1;
		unsigned int           ENABLE_SQG_BOP_EVENTS : 1;
		unsigned int                 RSRC_MGMT_RESET : 1;
		unsigned int                TTRACE_STALL_ALL : 1;
		unsigned int               ALLOC_ARB_LRU_ENA : 1;
		unsigned int                 EXP_ARB_LRU_ENA : 1;
		unsigned int            PS_PKR_PRIORITY_CNTL : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_CONFIG_CNTL_1__GFX09 {
	struct {
		unsigned int                  VTX_DONE_DELAY : 4;
		unsigned int         INTERP_ONE_PRIM_PER_ROW : 1;
		unsigned int             BATON_RESET_DISABLE : 1;
		unsigned int                 PC_LIMIT_ENABLE : 1;
		unsigned int                 PC_LIMIT_STRICT : 1;
		unsigned int       CRC_SIMD_ID_WADDR_DISABLE : 1;
		unsigned int                LBPW_CU_CHK_MODE : 1;
		unsigned int                 LBPW_CU_CHK_CNT : 4;
		unsigned int            CSC_PWR_SAVE_DISABLE : 1;
		unsigned int            CSG_PWR_SAVE_DISABLE : 1;
		unsigned int                   PC_LIMIT_SIZE : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_CONFIG_CNTL_2 {
	struct {
		unsigned int CONTEXT_SAVE_WAIT_GDS_REQUEST_CYCLE_OVHD : 4;
		unsigned int CONTEXT_SAVE_WAIT_GDS_GRANT_CYCLE_OVHD : 4;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_CONFIG_PS_CU_EN__GFX09 {
	struct {
		unsigned int                          ENABLE : 1;
		unsigned int                      PKR0_CU_EN : 15;
		unsigned int                      PKR1_CU_EN : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_CSQ_WF_ACTIVE_COUNT_0 {
	struct {
		unsigned int                           COUNT : 11;
		unsigned int                                 : 5;
		unsigned int                          EVENTS : 11;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_CSQ_WF_ACTIVE_COUNT_1 {
	struct {
		unsigned int                           COUNT : 11;
		unsigned int                                 : 5;
		unsigned int                          EVENTS : 11;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_CSQ_WF_ACTIVE_COUNT_2 {
	struct {
		unsigned int                           COUNT : 11;
		unsigned int                                 : 5;
		unsigned int                          EVENTS : 11;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_CSQ_WF_ACTIVE_COUNT_3 {
	struct {
		unsigned int                           COUNT : 11;
		unsigned int                                 : 5;
		unsigned int                          EVENTS : 11;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_CSQ_WF_ACTIVE_COUNT_4 {
	struct {
		unsigned int                           COUNT : 11;
		unsigned int                                 : 5;
		unsigned int                          EVENTS : 11;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_CSQ_WF_ACTIVE_COUNT_5 {
	struct {
		unsigned int                           COUNT : 11;
		unsigned int                                 : 5;
		unsigned int                          EVENTS : 11;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_CSQ_WF_ACTIVE_COUNT_6 {
	struct {
		unsigned int                           COUNT : 11;
		unsigned int                                 : 5;
		unsigned int                          EVENTS : 11;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_CSQ_WF_ACTIVE_COUNT_7 {
	struct {
		unsigned int                           COUNT : 11;
		unsigned int                                 : 5;
		unsigned int                          EVENTS : 11;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_CSQ_WF_ACTIVE_STATUS {
	struct {
		unsigned int                          ACTIVE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_DEBUG_BUSY__GFX09 {
	struct {
		unsigned int                         HS_BUSY : 1;
		unsigned int                         GS_BUSY : 1;
		unsigned int                         VS_BUSY : 1;
		unsigned int                        PS0_BUSY : 1;
		unsigned int                        PS1_BUSY : 1;
		unsigned int                        CSG_BUSY : 1;
		unsigned int                        CS0_BUSY : 1;
		unsigned int                        CS1_BUSY : 1;
		unsigned int                        CS2_BUSY : 1;
		unsigned int                        CS3_BUSY : 1;
		unsigned int                        CS4_BUSY : 1;
		unsigned int                        CS5_BUSY : 1;
		unsigned int                        CS6_BUSY : 1;
		unsigned int                        CS7_BUSY : 1;
		unsigned int                LDS_WR_CTL0_BUSY : 1;
		unsigned int                LDS_WR_CTL1_BUSY : 1;
		unsigned int                RSRC_ALLOC0_BUSY : 1;
		unsigned int                RSRC_ALLOC1_BUSY : 1;
		unsigned int                 PC_DEALLOC_BUSY : 1;
		unsigned int                EVENT_CLCTR_BUSY : 1;
		unsigned int                       GRBM_BUSY : 1;
		unsigned int                       SPIS_BUSY : 1;
		unsigned int                                 : 10;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_DEBUG_READ {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_DSM_CNTL {
	struct {
		unsigned int   SPI_SR_MEM_DSM_IRRITATOR_DATA : 2;
		unsigned int  SPI_SR_MEM_ENABLE_SINGLE_WRITE : 1;
		unsigned int                                 : 29;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_DSM_CNTL2__GFX09 {
	struct {
		unsigned int  SPI_SR_MEM_ENABLE_ERROR_INJECT : 2;
		unsigned int  SPI_SR_MEM_SELECT_INJECT_DELAY : 1;
		unsigned int                                 : 1;
		unsigned int         SPI_SR_MEM_INJECT_DELAY : 6;
		unsigned int                                 : 22;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_EDC_CNT {
	struct {
		unsigned int            SPI_SR_MEM_SED_COUNT : 2;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_GDBG_TRAP_CONFIG {
	struct {
		unsigned int                          ME_SEL : 2;
		unsigned int                        PIPE_SEL : 2;
		unsigned int                       QUEUE_SEL : 3;
		unsigned int                        ME_MATCH : 1;
		unsigned int                      PIPE_MATCH : 1;
		unsigned int                     QUEUE_MATCH : 1;
		unsigned int                                 : 5;
		unsigned int                         TRAP_EN : 1;
		unsigned int                        VMID_SEL : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_GDBG_TRAP_DATA0 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_GDBG_TRAP_DATA1 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_GDBG_TRAP_MASK {
	struct {
		unsigned int                         EXCP_EN : 9;
		unsigned int                         REPLACE : 1;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_GDBG_WAVE_CNTL {
	struct {
		unsigned int                        STALL_RA : 1;
		unsigned int                      STALL_VMID : 16;
		unsigned int                                 : 15;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_GDBG_WAVE_CNTL2 {
	struct {
		unsigned int                       VMID_MASK : 16;
		unsigned int                            MODE : 2;
		unsigned int                                 : 14;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_GDBG_WAVE_CNTL3 {
	struct {
		unsigned int                        STALL_PS : 1;
		unsigned int                        STALL_VS : 1;
		unsigned int                        STALL_GS : 1;
		unsigned int                        STALL_HS : 1;
		unsigned int                       STALL_CSG : 1;
		unsigned int                       STALL_CS0 : 1;
		unsigned int                       STALL_CS1 : 1;
		unsigned int                       STALL_CS2 : 1;
		unsigned int                       STALL_CS3 : 1;
		unsigned int                       STALL_CS4 : 1;
		unsigned int                       STALL_CS5 : 1;
		unsigned int                       STALL_CS6 : 1;
		unsigned int                       STALL_CS7 : 1;
		unsigned int                  STALL_DURATION : 15;
		unsigned int                      STALL_MULT : 1;
		unsigned int                                 : 3;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_GDS_CREDITS {
	struct {
		unsigned int                 DS_DATA_CREDITS : 8;
		unsigned int                  DS_CMD_CREDITS : 8;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_GFX_CNTL {
	struct {
		unsigned int                    RESET_COUNTS : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_INTERP_CONTROL_0 {
	struct {
		unsigned int                  FLAT_SHADE_ENA : 1;
		unsigned int                  PNT_SPRITE_ENA : 1;
		unsigned int               PNT_SPRITE_OVRD_X : 3;
		unsigned int               PNT_SPRITE_OVRD_Y : 3;
		unsigned int               PNT_SPRITE_OVRD_Z : 3;
		unsigned int               PNT_SPRITE_OVRD_W : 3;
		unsigned int                PNT_SPRITE_TOP_1 : 1;
		unsigned int                                 : 17;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_LB_CTR_CTRL {
	struct {
		unsigned int                            LOAD : 1;
		unsigned int                    WAVES_SELECT : 2;
		unsigned int                   CLEAR_ON_READ : 1;
		unsigned int                    RESET_COUNTS : 1;
		unsigned int                                 : 27;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_LB_CU_MASK__GFX09 {
	struct {
		unsigned int                         CU_MASK : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_LB_DATA_PERCU_WAVE_CS__GFX09 {
	struct {
		unsigned int                          ACTIVE : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_LB_DATA_PERCU_WAVE_HSGS__GFX09 {
	struct {
		unsigned int                      CU_USED_HS : 16;
		unsigned int                      CU_USED_GS : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_LB_DATA_PERCU_WAVE_VSPS__GFX09 {
	struct {
		unsigned int                      CU_USED_VS : 16;
		unsigned int                      CU_USED_PS : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_LB_DATA_REG {
	struct {
		unsigned int                        CNT_DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_LB_DATA_WAVES {
	struct {
		unsigned int                          COUNT0 : 16;
		unsigned int                          COUNT1 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_P0_TRAP_SCREEN_GPR_MIN {
	struct {
		unsigned int                        VGPR_MIN : 6;
		unsigned int                        SGPR_MIN : 4;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_P0_TRAP_SCREEN_PSBA_HI {
	struct {
		unsigned int                        MEM_BASE : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_P0_TRAP_SCREEN_PSBA_LO {
	struct {
		unsigned int                        MEM_BASE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_P0_TRAP_SCREEN_PSMA_HI {
	struct {
		unsigned int                        MEM_BASE : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_P0_TRAP_SCREEN_PSMA_LO {
	struct {
		unsigned int                        MEM_BASE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_P1_TRAP_SCREEN_GPR_MIN {
	struct {
		unsigned int                        VGPR_MIN : 6;
		unsigned int                        SGPR_MIN : 4;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_P1_TRAP_SCREEN_PSBA_HI {
	struct {
		unsigned int                        MEM_BASE : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_P1_TRAP_SCREEN_PSBA_LO {
	struct {
		unsigned int                        MEM_BASE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_P1_TRAP_SCREEN_PSMA_HI {
	struct {
		unsigned int                        MEM_BASE : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_P1_TRAP_SCREEN_PSMA_LO {
	struct {
		unsigned int                        MEM_BASE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PERFCOUNTER0_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PERFCOUNTER0_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PERFCOUNTER0_SELECT {
	struct {
		unsigned int                        PERF_SEL : 10;
		unsigned int                       PERF_SEL1 : 10;
		unsigned int                       CNTR_MODE : 4;
		unsigned int                      PERF_MODE1 : 4;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PERFCOUNTER0_SELECT1 {
	struct {
		unsigned int                       PERF_SEL2 : 10;
		unsigned int                       PERF_SEL3 : 10;
		unsigned int                                 : 4;
		unsigned int                      PERF_MODE3 : 4;
		unsigned int                      PERF_MODE2 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PERFCOUNTER1_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PERFCOUNTER1_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PERFCOUNTER1_SELECT {
	struct {
		unsigned int                        PERF_SEL : 10;
		unsigned int                       PERF_SEL1 : 10;
		unsigned int                       CNTR_MODE : 4;
		unsigned int                      PERF_MODE1 : 4;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PERFCOUNTER1_SELECT1 {
	struct {
		unsigned int                       PERF_SEL2 : 10;
		unsigned int                       PERF_SEL3 : 10;
		unsigned int                                 : 4;
		unsigned int                      PERF_MODE3 : 4;
		unsigned int                      PERF_MODE2 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PERFCOUNTER2_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PERFCOUNTER2_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PERFCOUNTER2_SELECT {
	struct {
		unsigned int                        PERF_SEL : 10;
		unsigned int                       PERF_SEL1 : 10;
		unsigned int                       CNTR_MODE : 4;
		unsigned int                      PERF_MODE1 : 4;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PERFCOUNTER2_SELECT1 {
	struct {
		unsigned int                       PERF_SEL2 : 10;
		unsigned int                       PERF_SEL3 : 10;
		unsigned int                                 : 4;
		unsigned int                      PERF_MODE3 : 4;
		unsigned int                      PERF_MODE2 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PERFCOUNTER3_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PERFCOUNTER3_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PERFCOUNTER3_SELECT {
	struct {
		unsigned int                        PERF_SEL : 10;
		unsigned int                       PERF_SEL1 : 10;
		unsigned int                       CNTR_MODE : 4;
		unsigned int                      PERF_MODE1 : 4;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PERFCOUNTER3_SELECT1 {
	struct {
		unsigned int                       PERF_SEL2 : 10;
		unsigned int                       PERF_SEL3 : 10;
		unsigned int                                 : 4;
		unsigned int                      PERF_MODE3 : 4;
		unsigned int                      PERF_MODE2 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PERFCOUNTER4_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PERFCOUNTER4_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PERFCOUNTER4_SELECT {
	struct {
		unsigned int                        PERF_SEL : 10;
		unsigned int                                 : 22;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PERFCOUNTER5_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PERFCOUNTER5_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PERFCOUNTER5_SELECT {
	struct {
		unsigned int                        PERF_SEL : 10;
		unsigned int                                 : 22;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PERFCOUNTER_BINS {
	struct {
		unsigned int                        BIN0_MIN : 4;
		unsigned int                        BIN0_MAX : 4;
		unsigned int                        BIN1_MIN : 4;
		unsigned int                        BIN1_MAX : 4;
		unsigned int                        BIN2_MIN : 4;
		unsigned int                        BIN2_MAX : 4;
		unsigned int                        BIN3_MIN : 4;
		unsigned int                        BIN3_MAX : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PG_ENABLE_STATIC_CU_MASK__GFX09 {
	struct {
		unsigned int                         CU_MASK : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PS_INPUT_ADDR {
	struct {
		unsigned int                PERSP_SAMPLE_ENA : 1;
		unsigned int                PERSP_CENTER_ENA : 1;
		unsigned int              PERSP_CENTROID_ENA : 1;
		unsigned int            PERSP_PULL_MODEL_ENA : 1;
		unsigned int               LINEAR_SAMPLE_ENA : 1;
		unsigned int               LINEAR_CENTER_ENA : 1;
		unsigned int             LINEAR_CENTROID_ENA : 1;
		unsigned int            LINE_STIPPLE_TEX_ENA : 1;
		unsigned int                 POS_X_FLOAT_ENA : 1;
		unsigned int                 POS_Y_FLOAT_ENA : 1;
		unsigned int                 POS_Z_FLOAT_ENA : 1;
		unsigned int                 POS_W_FLOAT_ENA : 1;
		unsigned int                  FRONT_FACE_ENA : 1;
		unsigned int                   ANCILLARY_ENA : 1;
		unsigned int             SAMPLE_COVERAGE_ENA : 1;
		unsigned int                POS_FIXED_PT_ENA : 1;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PS_INPUT_CNTL_0 {
	struct {
		unsigned int                          OFFSET : 6;
		unsigned int                                 : 2;
		unsigned int                     DEFAULT_VAL : 2;
		unsigned int                      FLAT_SHADE : 1;
		unsigned int                                 : 2;
		unsigned int                        CYL_WRAP : 4;
		unsigned int                   PT_SPRITE_TEX : 1;
		unsigned int                             DUP : 1;
		unsigned int                FP16_INTERP_MODE : 1;
		unsigned int               USE_DEFAULT_ATTR1 : 1;
		unsigned int               DEFAULT_VAL_ATTR1 : 2;
		unsigned int             PT_SPRITE_TEX_ATTR1 : 1;
		unsigned int                     ATTR0_VALID : 1;
		unsigned int                     ATTR1_VALID : 1;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PS_INPUT_CNTL_1 {
	struct {
		unsigned int                          OFFSET : 6;
		unsigned int                                 : 2;
		unsigned int                     DEFAULT_VAL : 2;
		unsigned int                      FLAT_SHADE : 1;
		unsigned int                                 : 2;
		unsigned int                        CYL_WRAP : 4;
		unsigned int                   PT_SPRITE_TEX : 1;
		unsigned int                             DUP : 1;
		unsigned int                FP16_INTERP_MODE : 1;
		unsigned int               USE_DEFAULT_ATTR1 : 1;
		unsigned int               DEFAULT_VAL_ATTR1 : 2;
		unsigned int             PT_SPRITE_TEX_ATTR1 : 1;
		unsigned int                     ATTR0_VALID : 1;
		unsigned int                     ATTR1_VALID : 1;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PS_INPUT_CNTL_10 {
	struct {
		unsigned int                          OFFSET : 6;
		unsigned int                                 : 2;
		unsigned int                     DEFAULT_VAL : 2;
		unsigned int                      FLAT_SHADE : 1;
		unsigned int                                 : 2;
		unsigned int                        CYL_WRAP : 4;
		unsigned int                   PT_SPRITE_TEX : 1;
		unsigned int                             DUP : 1;
		unsigned int                FP16_INTERP_MODE : 1;
		unsigned int               USE_DEFAULT_ATTR1 : 1;
		unsigned int               DEFAULT_VAL_ATTR1 : 2;
		unsigned int             PT_SPRITE_TEX_ATTR1 : 1;
		unsigned int                     ATTR0_VALID : 1;
		unsigned int                     ATTR1_VALID : 1;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PS_INPUT_CNTL_11 {
	struct {
		unsigned int                          OFFSET : 6;
		unsigned int                                 : 2;
		unsigned int                     DEFAULT_VAL : 2;
		unsigned int                      FLAT_SHADE : 1;
		unsigned int                                 : 2;
		unsigned int                        CYL_WRAP : 4;
		unsigned int                   PT_SPRITE_TEX : 1;
		unsigned int                             DUP : 1;
		unsigned int                FP16_INTERP_MODE : 1;
		unsigned int               USE_DEFAULT_ATTR1 : 1;
		unsigned int               DEFAULT_VAL_ATTR1 : 2;
		unsigned int             PT_SPRITE_TEX_ATTR1 : 1;
		unsigned int                     ATTR0_VALID : 1;
		unsigned int                     ATTR1_VALID : 1;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PS_INPUT_CNTL_12 {
	struct {
		unsigned int                          OFFSET : 6;
		unsigned int                                 : 2;
		unsigned int                     DEFAULT_VAL : 2;
		unsigned int                      FLAT_SHADE : 1;
		unsigned int                                 : 2;
		unsigned int                        CYL_WRAP : 4;
		unsigned int                   PT_SPRITE_TEX : 1;
		unsigned int                             DUP : 1;
		unsigned int                FP16_INTERP_MODE : 1;
		unsigned int               USE_DEFAULT_ATTR1 : 1;
		unsigned int               DEFAULT_VAL_ATTR1 : 2;
		unsigned int             PT_SPRITE_TEX_ATTR1 : 1;
		unsigned int                     ATTR0_VALID : 1;
		unsigned int                     ATTR1_VALID : 1;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PS_INPUT_CNTL_13 {
	struct {
		unsigned int                          OFFSET : 6;
		unsigned int                                 : 2;
		unsigned int                     DEFAULT_VAL : 2;
		unsigned int                      FLAT_SHADE : 1;
		unsigned int                                 : 2;
		unsigned int                        CYL_WRAP : 4;
		unsigned int                   PT_SPRITE_TEX : 1;
		unsigned int                             DUP : 1;
		unsigned int                FP16_INTERP_MODE : 1;
		unsigned int               USE_DEFAULT_ATTR1 : 1;
		unsigned int               DEFAULT_VAL_ATTR1 : 2;
		unsigned int             PT_SPRITE_TEX_ATTR1 : 1;
		unsigned int                     ATTR0_VALID : 1;
		unsigned int                     ATTR1_VALID : 1;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PS_INPUT_CNTL_14 {
	struct {
		unsigned int                          OFFSET : 6;
		unsigned int                                 : 2;
		unsigned int                     DEFAULT_VAL : 2;
		unsigned int                      FLAT_SHADE : 1;
		unsigned int                                 : 2;
		unsigned int                        CYL_WRAP : 4;
		unsigned int                   PT_SPRITE_TEX : 1;
		unsigned int                             DUP : 1;
		unsigned int                FP16_INTERP_MODE : 1;
		unsigned int               USE_DEFAULT_ATTR1 : 1;
		unsigned int               DEFAULT_VAL_ATTR1 : 2;
		unsigned int             PT_SPRITE_TEX_ATTR1 : 1;
		unsigned int                     ATTR0_VALID : 1;
		unsigned int                     ATTR1_VALID : 1;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PS_INPUT_CNTL_15 {
	struct {
		unsigned int                          OFFSET : 6;
		unsigned int                                 : 2;
		unsigned int                     DEFAULT_VAL : 2;
		unsigned int                      FLAT_SHADE : 1;
		unsigned int                                 : 2;
		unsigned int                        CYL_WRAP : 4;
		unsigned int                   PT_SPRITE_TEX : 1;
		unsigned int                             DUP : 1;
		unsigned int                FP16_INTERP_MODE : 1;
		unsigned int               USE_DEFAULT_ATTR1 : 1;
		unsigned int               DEFAULT_VAL_ATTR1 : 2;
		unsigned int             PT_SPRITE_TEX_ATTR1 : 1;
		unsigned int                     ATTR0_VALID : 1;
		unsigned int                     ATTR1_VALID : 1;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PS_INPUT_CNTL_16 {
	struct {
		unsigned int                          OFFSET : 6;
		unsigned int                                 : 2;
		unsigned int                     DEFAULT_VAL : 2;
		unsigned int                      FLAT_SHADE : 1;
		unsigned int                                 : 2;
		unsigned int                        CYL_WRAP : 4;
		unsigned int                   PT_SPRITE_TEX : 1;
		unsigned int                             DUP : 1;
		unsigned int                FP16_INTERP_MODE : 1;
		unsigned int               USE_DEFAULT_ATTR1 : 1;
		unsigned int               DEFAULT_VAL_ATTR1 : 2;
		unsigned int             PT_SPRITE_TEX_ATTR1 : 1;
		unsigned int                     ATTR0_VALID : 1;
		unsigned int                     ATTR1_VALID : 1;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PS_INPUT_CNTL_17 {
	struct {
		unsigned int                          OFFSET : 6;
		unsigned int                                 : 2;
		unsigned int                     DEFAULT_VAL : 2;
		unsigned int                      FLAT_SHADE : 1;
		unsigned int                                 : 2;
		unsigned int                        CYL_WRAP : 4;
		unsigned int                   PT_SPRITE_TEX : 1;
		unsigned int                             DUP : 1;
		unsigned int                FP16_INTERP_MODE : 1;
		unsigned int               USE_DEFAULT_ATTR1 : 1;
		unsigned int               DEFAULT_VAL_ATTR1 : 2;
		unsigned int             PT_SPRITE_TEX_ATTR1 : 1;
		unsigned int                     ATTR0_VALID : 1;
		unsigned int                     ATTR1_VALID : 1;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PS_INPUT_CNTL_18 {
	struct {
		unsigned int                          OFFSET : 6;
		unsigned int                                 : 2;
		unsigned int                     DEFAULT_VAL : 2;
		unsigned int                      FLAT_SHADE : 1;
		unsigned int                                 : 2;
		unsigned int                        CYL_WRAP : 4;
		unsigned int                   PT_SPRITE_TEX : 1;
		unsigned int                             DUP : 1;
		unsigned int                FP16_INTERP_MODE : 1;
		unsigned int               USE_DEFAULT_ATTR1 : 1;
		unsigned int               DEFAULT_VAL_ATTR1 : 2;
		unsigned int             PT_SPRITE_TEX_ATTR1 : 1;
		unsigned int                     ATTR0_VALID : 1;
		unsigned int                     ATTR1_VALID : 1;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PS_INPUT_CNTL_19 {
	struct {
		unsigned int                          OFFSET : 6;
		unsigned int                                 : 2;
		unsigned int                     DEFAULT_VAL : 2;
		unsigned int                      FLAT_SHADE : 1;
		unsigned int                                 : 2;
		unsigned int                        CYL_WRAP : 4;
		unsigned int                   PT_SPRITE_TEX : 1;
		unsigned int                             DUP : 1;
		unsigned int                FP16_INTERP_MODE : 1;
		unsigned int               USE_DEFAULT_ATTR1 : 1;
		unsigned int               DEFAULT_VAL_ATTR1 : 2;
		unsigned int             PT_SPRITE_TEX_ATTR1 : 1;
		unsigned int                     ATTR0_VALID : 1;
		unsigned int                     ATTR1_VALID : 1;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PS_INPUT_CNTL_2 {
	struct {
		unsigned int                          OFFSET : 6;
		unsigned int                                 : 2;
		unsigned int                     DEFAULT_VAL : 2;
		unsigned int                      FLAT_SHADE : 1;
		unsigned int                                 : 2;
		unsigned int                        CYL_WRAP : 4;
		unsigned int                   PT_SPRITE_TEX : 1;
		unsigned int                             DUP : 1;
		unsigned int                FP16_INTERP_MODE : 1;
		unsigned int               USE_DEFAULT_ATTR1 : 1;
		unsigned int               DEFAULT_VAL_ATTR1 : 2;
		unsigned int             PT_SPRITE_TEX_ATTR1 : 1;
		unsigned int                     ATTR0_VALID : 1;
		unsigned int                     ATTR1_VALID : 1;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PS_INPUT_CNTL_20 {
	struct {
		unsigned int                          OFFSET : 6;
		unsigned int                                 : 2;
		unsigned int                     DEFAULT_VAL : 2;
		unsigned int                      FLAT_SHADE : 1;
		unsigned int                                 : 7;
		unsigned int                             DUP : 1;
		unsigned int                FP16_INTERP_MODE : 1;
		unsigned int               USE_DEFAULT_ATTR1 : 1;
		unsigned int               DEFAULT_VAL_ATTR1 : 2;
		unsigned int                                 : 1;
		unsigned int                     ATTR0_VALID : 1;
		unsigned int                     ATTR1_VALID : 1;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PS_INPUT_CNTL_21 {
	struct {
		unsigned int                          OFFSET : 6;
		unsigned int                                 : 2;
		unsigned int                     DEFAULT_VAL : 2;
		unsigned int                      FLAT_SHADE : 1;
		unsigned int                                 : 7;
		unsigned int                             DUP : 1;
		unsigned int                FP16_INTERP_MODE : 1;
		unsigned int               USE_DEFAULT_ATTR1 : 1;
		unsigned int               DEFAULT_VAL_ATTR1 : 2;
		unsigned int                                 : 1;
		unsigned int                     ATTR0_VALID : 1;
		unsigned int                     ATTR1_VALID : 1;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PS_INPUT_CNTL_22 {
	struct {
		unsigned int                          OFFSET : 6;
		unsigned int                                 : 2;
		unsigned int                     DEFAULT_VAL : 2;
		unsigned int                      FLAT_SHADE : 1;
		unsigned int                                 : 7;
		unsigned int                             DUP : 1;
		unsigned int                FP16_INTERP_MODE : 1;
		unsigned int               USE_DEFAULT_ATTR1 : 1;
		unsigned int               DEFAULT_VAL_ATTR1 : 2;
		unsigned int                                 : 1;
		unsigned int                     ATTR0_VALID : 1;
		unsigned int                     ATTR1_VALID : 1;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PS_INPUT_CNTL_23 {
	struct {
		unsigned int                          OFFSET : 6;
		unsigned int                                 : 2;
		unsigned int                     DEFAULT_VAL : 2;
		unsigned int                      FLAT_SHADE : 1;
		unsigned int                                 : 7;
		unsigned int                             DUP : 1;
		unsigned int                FP16_INTERP_MODE : 1;
		unsigned int               USE_DEFAULT_ATTR1 : 1;
		unsigned int               DEFAULT_VAL_ATTR1 : 2;
		unsigned int                                 : 1;
		unsigned int                     ATTR0_VALID : 1;
		unsigned int                     ATTR1_VALID : 1;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PS_INPUT_CNTL_24 {
	struct {
		unsigned int                          OFFSET : 6;
		unsigned int                                 : 2;
		unsigned int                     DEFAULT_VAL : 2;
		unsigned int                      FLAT_SHADE : 1;
		unsigned int                                 : 7;
		unsigned int                             DUP : 1;
		unsigned int                FP16_INTERP_MODE : 1;
		unsigned int               USE_DEFAULT_ATTR1 : 1;
		unsigned int               DEFAULT_VAL_ATTR1 : 2;
		unsigned int                                 : 1;
		unsigned int                     ATTR0_VALID : 1;
		unsigned int                     ATTR1_VALID : 1;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PS_INPUT_CNTL_25 {
	struct {
		unsigned int                          OFFSET : 6;
		unsigned int                                 : 2;
		unsigned int                     DEFAULT_VAL : 2;
		unsigned int                      FLAT_SHADE : 1;
		unsigned int                                 : 7;
		unsigned int                             DUP : 1;
		unsigned int                FP16_INTERP_MODE : 1;
		unsigned int               USE_DEFAULT_ATTR1 : 1;
		unsigned int               DEFAULT_VAL_ATTR1 : 2;
		unsigned int                                 : 1;
		unsigned int                     ATTR0_VALID : 1;
		unsigned int                     ATTR1_VALID : 1;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PS_INPUT_CNTL_26 {
	struct {
		unsigned int                          OFFSET : 6;
		unsigned int                                 : 2;
		unsigned int                     DEFAULT_VAL : 2;
		unsigned int                      FLAT_SHADE : 1;
		unsigned int                                 : 7;
		unsigned int                             DUP : 1;
		unsigned int                FP16_INTERP_MODE : 1;
		unsigned int               USE_DEFAULT_ATTR1 : 1;
		unsigned int               DEFAULT_VAL_ATTR1 : 2;
		unsigned int                                 : 1;
		unsigned int                     ATTR0_VALID : 1;
		unsigned int                     ATTR1_VALID : 1;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PS_INPUT_CNTL_27 {
	struct {
		unsigned int                          OFFSET : 6;
		unsigned int                                 : 2;
		unsigned int                     DEFAULT_VAL : 2;
		unsigned int                      FLAT_SHADE : 1;
		unsigned int                                 : 7;
		unsigned int                             DUP : 1;
		unsigned int                FP16_INTERP_MODE : 1;
		unsigned int               USE_DEFAULT_ATTR1 : 1;
		unsigned int               DEFAULT_VAL_ATTR1 : 2;
		unsigned int                                 : 1;
		unsigned int                     ATTR0_VALID : 1;
		unsigned int                     ATTR1_VALID : 1;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PS_INPUT_CNTL_28 {
	struct {
		unsigned int                          OFFSET : 6;
		unsigned int                                 : 2;
		unsigned int                     DEFAULT_VAL : 2;
		unsigned int                      FLAT_SHADE : 1;
		unsigned int                                 : 7;
		unsigned int                             DUP : 1;
		unsigned int                FP16_INTERP_MODE : 1;
		unsigned int               USE_DEFAULT_ATTR1 : 1;
		unsigned int               DEFAULT_VAL_ATTR1 : 2;
		unsigned int                                 : 1;
		unsigned int                     ATTR0_VALID : 1;
		unsigned int                     ATTR1_VALID : 1;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PS_INPUT_CNTL_29 {
	struct {
		unsigned int                          OFFSET : 6;
		unsigned int                                 : 2;
		unsigned int                     DEFAULT_VAL : 2;
		unsigned int                      FLAT_SHADE : 1;
		unsigned int                                 : 7;
		unsigned int                             DUP : 1;
		unsigned int                FP16_INTERP_MODE : 1;
		unsigned int               USE_DEFAULT_ATTR1 : 1;
		unsigned int               DEFAULT_VAL_ATTR1 : 2;
		unsigned int                                 : 1;
		unsigned int                     ATTR0_VALID : 1;
		unsigned int                     ATTR1_VALID : 1;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PS_INPUT_CNTL_3 {
	struct {
		unsigned int                          OFFSET : 6;
		unsigned int                                 : 2;
		unsigned int                     DEFAULT_VAL : 2;
		unsigned int                      FLAT_SHADE : 1;
		unsigned int                                 : 2;
		unsigned int                        CYL_WRAP : 4;
		unsigned int                   PT_SPRITE_TEX : 1;
		unsigned int                             DUP : 1;
		unsigned int                FP16_INTERP_MODE : 1;
		unsigned int               USE_DEFAULT_ATTR1 : 1;
		unsigned int               DEFAULT_VAL_ATTR1 : 2;
		unsigned int             PT_SPRITE_TEX_ATTR1 : 1;
		unsigned int                     ATTR0_VALID : 1;
		unsigned int                     ATTR1_VALID : 1;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PS_INPUT_CNTL_30 {
	struct {
		unsigned int                          OFFSET : 6;
		unsigned int                                 : 2;
		unsigned int                     DEFAULT_VAL : 2;
		unsigned int                      FLAT_SHADE : 1;
		unsigned int                                 : 7;
		unsigned int                             DUP : 1;
		unsigned int                FP16_INTERP_MODE : 1;
		unsigned int               USE_DEFAULT_ATTR1 : 1;
		unsigned int               DEFAULT_VAL_ATTR1 : 2;
		unsigned int                                 : 1;
		unsigned int                     ATTR0_VALID : 1;
		unsigned int                     ATTR1_VALID : 1;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PS_INPUT_CNTL_31 {
	struct {
		unsigned int                          OFFSET : 6;
		unsigned int                                 : 2;
		unsigned int                     DEFAULT_VAL : 2;
		unsigned int                      FLAT_SHADE : 1;
		unsigned int                                 : 7;
		unsigned int                             DUP : 1;
		unsigned int                FP16_INTERP_MODE : 1;
		unsigned int               USE_DEFAULT_ATTR1 : 1;
		unsigned int               DEFAULT_VAL_ATTR1 : 2;
		unsigned int                                 : 1;
		unsigned int                     ATTR0_VALID : 1;
		unsigned int                     ATTR1_VALID : 1;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PS_INPUT_CNTL_4 {
	struct {
		unsigned int                          OFFSET : 6;
		unsigned int                                 : 2;
		unsigned int                     DEFAULT_VAL : 2;
		unsigned int                      FLAT_SHADE : 1;
		unsigned int                                 : 2;
		unsigned int                        CYL_WRAP : 4;
		unsigned int                   PT_SPRITE_TEX : 1;
		unsigned int                             DUP : 1;
		unsigned int                FP16_INTERP_MODE : 1;
		unsigned int               USE_DEFAULT_ATTR1 : 1;
		unsigned int               DEFAULT_VAL_ATTR1 : 2;
		unsigned int             PT_SPRITE_TEX_ATTR1 : 1;
		unsigned int                     ATTR0_VALID : 1;
		unsigned int                     ATTR1_VALID : 1;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PS_INPUT_CNTL_5 {
	struct {
		unsigned int                          OFFSET : 6;
		unsigned int                                 : 2;
		unsigned int                     DEFAULT_VAL : 2;
		unsigned int                      FLAT_SHADE : 1;
		unsigned int                                 : 2;
		unsigned int                        CYL_WRAP : 4;
		unsigned int                   PT_SPRITE_TEX : 1;
		unsigned int                             DUP : 1;
		unsigned int                FP16_INTERP_MODE : 1;
		unsigned int               USE_DEFAULT_ATTR1 : 1;
		unsigned int               DEFAULT_VAL_ATTR1 : 2;
		unsigned int             PT_SPRITE_TEX_ATTR1 : 1;
		unsigned int                     ATTR0_VALID : 1;
		unsigned int                     ATTR1_VALID : 1;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PS_INPUT_CNTL_6 {
	struct {
		unsigned int                          OFFSET : 6;
		unsigned int                                 : 2;
		unsigned int                     DEFAULT_VAL : 2;
		unsigned int                      FLAT_SHADE : 1;
		unsigned int                                 : 2;
		unsigned int                        CYL_WRAP : 4;
		unsigned int                   PT_SPRITE_TEX : 1;
		unsigned int                             DUP : 1;
		unsigned int                FP16_INTERP_MODE : 1;
		unsigned int               USE_DEFAULT_ATTR1 : 1;
		unsigned int               DEFAULT_VAL_ATTR1 : 2;
		unsigned int             PT_SPRITE_TEX_ATTR1 : 1;
		unsigned int                     ATTR0_VALID : 1;
		unsigned int                     ATTR1_VALID : 1;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PS_INPUT_CNTL_7 {
	struct {
		unsigned int                          OFFSET : 6;
		unsigned int                                 : 2;
		unsigned int                     DEFAULT_VAL : 2;
		unsigned int                      FLAT_SHADE : 1;
		unsigned int                                 : 2;
		unsigned int                        CYL_WRAP : 4;
		unsigned int                   PT_SPRITE_TEX : 1;
		unsigned int                             DUP : 1;
		unsigned int                FP16_INTERP_MODE : 1;
		unsigned int               USE_DEFAULT_ATTR1 : 1;
		unsigned int               DEFAULT_VAL_ATTR1 : 2;
		unsigned int             PT_SPRITE_TEX_ATTR1 : 1;
		unsigned int                     ATTR0_VALID : 1;
		unsigned int                     ATTR1_VALID : 1;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PS_INPUT_CNTL_8 {
	struct {
		unsigned int                          OFFSET : 6;
		unsigned int                                 : 2;
		unsigned int                     DEFAULT_VAL : 2;
		unsigned int                      FLAT_SHADE : 1;
		unsigned int                                 : 2;
		unsigned int                        CYL_WRAP : 4;
		unsigned int                   PT_SPRITE_TEX : 1;
		unsigned int                             DUP : 1;
		unsigned int                FP16_INTERP_MODE : 1;
		unsigned int               USE_DEFAULT_ATTR1 : 1;
		unsigned int               DEFAULT_VAL_ATTR1 : 2;
		unsigned int             PT_SPRITE_TEX_ATTR1 : 1;
		unsigned int                     ATTR0_VALID : 1;
		unsigned int                     ATTR1_VALID : 1;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PS_INPUT_CNTL_9 {
	struct {
		unsigned int                          OFFSET : 6;
		unsigned int                                 : 2;
		unsigned int                     DEFAULT_VAL : 2;
		unsigned int                      FLAT_SHADE : 1;
		unsigned int                                 : 2;
		unsigned int                        CYL_WRAP : 4;
		unsigned int                   PT_SPRITE_TEX : 1;
		unsigned int                             DUP : 1;
		unsigned int                FP16_INTERP_MODE : 1;
		unsigned int               USE_DEFAULT_ATTR1 : 1;
		unsigned int               DEFAULT_VAL_ATTR1 : 2;
		unsigned int             PT_SPRITE_TEX_ATTR1 : 1;
		unsigned int                     ATTR0_VALID : 1;
		unsigned int                     ATTR1_VALID : 1;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PS_INPUT_ENA {
	struct {
		unsigned int                PERSP_SAMPLE_ENA : 1;
		unsigned int                PERSP_CENTER_ENA : 1;
		unsigned int              PERSP_CENTROID_ENA : 1;
		unsigned int            PERSP_PULL_MODEL_ENA : 1;
		unsigned int               LINEAR_SAMPLE_ENA : 1;
		unsigned int               LINEAR_CENTER_ENA : 1;
		unsigned int             LINEAR_CENTROID_ENA : 1;
		unsigned int            LINE_STIPPLE_TEX_ENA : 1;
		unsigned int                 POS_X_FLOAT_ENA : 1;
		unsigned int                 POS_Y_FLOAT_ENA : 1;
		unsigned int                 POS_Z_FLOAT_ENA : 1;
		unsigned int                 POS_W_FLOAT_ENA : 1;
		unsigned int                  FRONT_FACE_ENA : 1;
		unsigned int                   ANCILLARY_ENA : 1;
		unsigned int             SAMPLE_COVERAGE_ENA : 1;
		unsigned int                POS_FIXED_PT_ENA : 1;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PS_IN_CONTROL {
	struct {
		unsigned int                      NUM_INTERP : 6;
		unsigned int                       PARAM_GEN : 1;
		unsigned int                OFFCHIP_PARAM_EN : 1;
		unsigned int                 LATE_PC_DEALLOC : 1;
		unsigned int                                 : 5;
		unsigned int             BC_OPTIMIZE_DISABLE : 1;
		unsigned int                                 : 17;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_PS_MAX_WAVE_ID {
	struct {
		unsigned int                     MAX_WAVE_ID : 12;
		unsigned int                                 : 4;
		unsigned int           MAX_COLLISION_WAVE_ID : 10;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_RESET_DEBUG {
	struct {
		unsigned int               DISABLE_GFX_RESET : 1;
		unsigned int      DISABLE_GFX_RESET_PER_VMID : 1;
		unsigned int      DISABLE_GFX_RESET_ALL_VMID : 1;
		unsigned int      DISABLE_GFX_RESET_RESOURCE : 1;
		unsigned int      DISABLE_GFX_RESET_PRIORITY : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_RESOURCE_RESERVE_CU_0 {
	struct {
		unsigned int                            VGPR : 4;
		unsigned int                            SGPR : 4;
		unsigned int                             LDS : 4;
		unsigned int                           WAVES : 3;
		unsigned int                        BARRIERS : 4;
		unsigned int                                 : 13;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_RESOURCE_RESERVE_CU_1 {
	struct {
		unsigned int                            VGPR : 4;
		unsigned int                            SGPR : 4;
		unsigned int                             LDS : 4;
		unsigned int                           WAVES : 3;
		unsigned int                        BARRIERS : 4;
		unsigned int                                 : 13;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_RESOURCE_RESERVE_CU_10 {
	struct {
		unsigned int                            VGPR : 4;
		unsigned int                            SGPR : 4;
		unsigned int                             LDS : 4;
		unsigned int                           WAVES : 3;
		unsigned int                        BARRIERS : 4;
		unsigned int                                 : 13;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_RESOURCE_RESERVE_CU_11 {
	struct {
		unsigned int                            VGPR : 4;
		unsigned int                            SGPR : 4;
		unsigned int                             LDS : 4;
		unsigned int                           WAVES : 3;
		unsigned int                        BARRIERS : 4;
		unsigned int                                 : 13;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_RESOURCE_RESERVE_CU_12 {
	struct {
		unsigned int                            VGPR : 4;
		unsigned int                            SGPR : 4;
		unsigned int                             LDS : 4;
		unsigned int                           WAVES : 3;
		unsigned int                        BARRIERS : 4;
		unsigned int                                 : 13;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_RESOURCE_RESERVE_CU_13 {
	struct {
		unsigned int                            VGPR : 4;
		unsigned int                            SGPR : 4;
		unsigned int                             LDS : 4;
		unsigned int                           WAVES : 3;
		unsigned int                        BARRIERS : 4;
		unsigned int                                 : 13;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_RESOURCE_RESERVE_CU_14 {
	struct {
		unsigned int                            VGPR : 4;
		unsigned int                            SGPR : 4;
		unsigned int                             LDS : 4;
		unsigned int                           WAVES : 3;
		unsigned int                        BARRIERS : 4;
		unsigned int                                 : 13;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_RESOURCE_RESERVE_CU_15 {
	struct {
		unsigned int                            VGPR : 4;
		unsigned int                            SGPR : 4;
		unsigned int                             LDS : 4;
		unsigned int                           WAVES : 3;
		unsigned int                        BARRIERS : 4;
		unsigned int                                 : 13;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_RESOURCE_RESERVE_CU_2 {
	struct {
		unsigned int                            VGPR : 4;
		unsigned int                            SGPR : 4;
		unsigned int                             LDS : 4;
		unsigned int                           WAVES : 3;
		unsigned int                        BARRIERS : 4;
		unsigned int                                 : 13;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_RESOURCE_RESERVE_CU_3 {
	struct {
		unsigned int                            VGPR : 4;
		unsigned int                            SGPR : 4;
		unsigned int                             LDS : 4;
		unsigned int                           WAVES : 3;
		unsigned int                        BARRIERS : 4;
		unsigned int                                 : 13;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_RESOURCE_RESERVE_CU_4 {
	struct {
		unsigned int                            VGPR : 4;
		unsigned int                            SGPR : 4;
		unsigned int                             LDS : 4;
		unsigned int                           WAVES : 3;
		unsigned int                        BARRIERS : 4;
		unsigned int                                 : 13;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_RESOURCE_RESERVE_CU_5 {
	struct {
		unsigned int                            VGPR : 4;
		unsigned int                            SGPR : 4;
		unsigned int                             LDS : 4;
		unsigned int                           WAVES : 3;
		unsigned int                        BARRIERS : 4;
		unsigned int                                 : 13;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_RESOURCE_RESERVE_CU_6 {
	struct {
		unsigned int                            VGPR : 4;
		unsigned int                            SGPR : 4;
		unsigned int                             LDS : 4;
		unsigned int                           WAVES : 3;
		unsigned int                        BARRIERS : 4;
		unsigned int                                 : 13;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_RESOURCE_RESERVE_CU_7 {
	struct {
		unsigned int                            VGPR : 4;
		unsigned int                            SGPR : 4;
		unsigned int                             LDS : 4;
		unsigned int                           WAVES : 3;
		unsigned int                        BARRIERS : 4;
		unsigned int                                 : 13;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_RESOURCE_RESERVE_CU_8 {
	struct {
		unsigned int                            VGPR : 4;
		unsigned int                            SGPR : 4;
		unsigned int                             LDS : 4;
		unsigned int                           WAVES : 3;
		unsigned int                        BARRIERS : 4;
		unsigned int                                 : 13;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_RESOURCE_RESERVE_CU_9 {
	struct {
		unsigned int                            VGPR : 4;
		unsigned int                            SGPR : 4;
		unsigned int                             LDS : 4;
		unsigned int                           WAVES : 3;
		unsigned int                        BARRIERS : 4;
		unsigned int                                 : 13;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_RESOURCE_RESERVE_EN_CU_0 {
	struct {
		unsigned int                              EN : 1;
		unsigned int                       TYPE_MASK : 15;
		unsigned int                      QUEUE_MASK : 8;
		unsigned int              RESERVE_SPACE_ONLY : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_RESOURCE_RESERVE_EN_CU_1 {
	struct {
		unsigned int                              EN : 1;
		unsigned int                       TYPE_MASK : 15;
		unsigned int                      QUEUE_MASK : 8;
		unsigned int              RESERVE_SPACE_ONLY : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_RESOURCE_RESERVE_EN_CU_10 {
	struct {
		unsigned int                              EN : 1;
		unsigned int                       TYPE_MASK : 15;
		unsigned int                      QUEUE_MASK : 8;
		unsigned int              RESERVE_SPACE_ONLY : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_RESOURCE_RESERVE_EN_CU_11 {
	struct {
		unsigned int                              EN : 1;
		unsigned int                       TYPE_MASK : 15;
		unsigned int                      QUEUE_MASK : 8;
		unsigned int              RESERVE_SPACE_ONLY : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_RESOURCE_RESERVE_EN_CU_12 {
	struct {
		unsigned int                              EN : 1;
		unsigned int                       TYPE_MASK : 15;
		unsigned int                      QUEUE_MASK : 8;
		unsigned int              RESERVE_SPACE_ONLY : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_RESOURCE_RESERVE_EN_CU_13 {
	struct {
		unsigned int                              EN : 1;
		unsigned int                       TYPE_MASK : 15;
		unsigned int                      QUEUE_MASK : 8;
		unsigned int              RESERVE_SPACE_ONLY : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_RESOURCE_RESERVE_EN_CU_14 {
	struct {
		unsigned int                              EN : 1;
		unsigned int                       TYPE_MASK : 15;
		unsigned int                      QUEUE_MASK : 8;
		unsigned int              RESERVE_SPACE_ONLY : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_RESOURCE_RESERVE_EN_CU_15 {
	struct {
		unsigned int                              EN : 1;
		unsigned int                       TYPE_MASK : 15;
		unsigned int                      QUEUE_MASK : 8;
		unsigned int              RESERVE_SPACE_ONLY : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_RESOURCE_RESERVE_EN_CU_2 {
	struct {
		unsigned int                              EN : 1;
		unsigned int                       TYPE_MASK : 15;
		unsigned int                      QUEUE_MASK : 8;
		unsigned int              RESERVE_SPACE_ONLY : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_RESOURCE_RESERVE_EN_CU_3 {
	struct {
		unsigned int                              EN : 1;
		unsigned int                       TYPE_MASK : 15;
		unsigned int                      QUEUE_MASK : 8;
		unsigned int              RESERVE_SPACE_ONLY : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_RESOURCE_RESERVE_EN_CU_4 {
	struct {
		unsigned int                              EN : 1;
		unsigned int                       TYPE_MASK : 15;
		unsigned int                      QUEUE_MASK : 8;
		unsigned int              RESERVE_SPACE_ONLY : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_RESOURCE_RESERVE_EN_CU_5 {
	struct {
		unsigned int                              EN : 1;
		unsigned int                       TYPE_MASK : 15;
		unsigned int                      QUEUE_MASK : 8;
		unsigned int              RESERVE_SPACE_ONLY : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_RESOURCE_RESERVE_EN_CU_6 {
	struct {
		unsigned int                              EN : 1;
		unsigned int                       TYPE_MASK : 15;
		unsigned int                      QUEUE_MASK : 8;
		unsigned int              RESERVE_SPACE_ONLY : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_RESOURCE_RESERVE_EN_CU_7 {
	struct {
		unsigned int                              EN : 1;
		unsigned int                       TYPE_MASK : 15;
		unsigned int                      QUEUE_MASK : 8;
		unsigned int              RESERVE_SPACE_ONLY : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_RESOURCE_RESERVE_EN_CU_8 {
	struct {
		unsigned int                              EN : 1;
		unsigned int                       TYPE_MASK : 15;
		unsigned int                      QUEUE_MASK : 8;
		unsigned int              RESERVE_SPACE_ONLY : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_RESOURCE_RESERVE_EN_CU_9 {
	struct {
		unsigned int                              EN : 1;
		unsigned int                       TYPE_MASK : 15;
		unsigned int                      QUEUE_MASK : 8;
		unsigned int              RESERVE_SPACE_ONLY : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_COL_FORMAT {
	struct {
		unsigned int              COL0_EXPORT_FORMAT : 4;
		unsigned int              COL1_EXPORT_FORMAT : 4;
		unsigned int              COL2_EXPORT_FORMAT : 4;
		unsigned int              COL3_EXPORT_FORMAT : 4;
		unsigned int              COL4_EXPORT_FORMAT : 4;
		unsigned int              COL5_EXPORT_FORMAT : 4;
		unsigned int              COL6_EXPORT_FORMAT : 4;
		unsigned int              COL7_EXPORT_FORMAT : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_LATE_ALLOC_VS {
	struct {
		unsigned int                           LIMIT : 6;
		unsigned int                                 : 26;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_PGM_CHKSUM_GS {
	struct {
		unsigned int                        CHECKSUM : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_PGM_CHKSUM_HS {
	struct {
		unsigned int                        CHECKSUM : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_PGM_CHKSUM_PS {
	struct {
		unsigned int                        CHECKSUM : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_PGM_CHKSUM_VS {
	struct {
		unsigned int                        CHECKSUM : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_PGM_HI_ES {
	struct {
		unsigned int                        MEM_BASE : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_PGM_HI_GS {
	struct {
		unsigned int                        MEM_BASE : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_PGM_HI_HS {
	struct {
		unsigned int                        MEM_BASE : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_PGM_HI_LS {
	struct {
		unsigned int                        MEM_BASE : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_PGM_HI_PS {
	struct {
		unsigned int                        MEM_BASE : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_PGM_HI_VS {
	struct {
		unsigned int                        MEM_BASE : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_PGM_LO_ES {
	struct {
		unsigned int                        MEM_BASE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_PGM_LO_GS {
	struct {
		unsigned int                        MEM_BASE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_PGM_LO_HS {
	struct {
		unsigned int                        MEM_BASE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_PGM_LO_LS {
	struct {
		unsigned int                        MEM_BASE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_PGM_LO_PS {
	struct {
		unsigned int                        MEM_BASE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_PGM_LO_VS {
	struct {
		unsigned int                        MEM_BASE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_PGM_RSRC1_GS {
	struct {
		unsigned int                           VGPRS : 6;
		unsigned int                           SGPRS : 4;
		unsigned int                        PRIORITY : 2;
		unsigned int                      FLOAT_MODE : 8;
		unsigned int                            PRIV : 1;
		unsigned int                      DX10_CLAMP : 1;
		unsigned int                      DEBUG_MODE : 1;
		unsigned int                       IEEE_MODE : 1;
		unsigned int                 CU_GROUP_ENABLE : 1;
		unsigned int                                 : 3;
		unsigned int                       CDBG_USER : 1;
		unsigned int                GS_VGPR_COMP_CNT : 2;
		unsigned int                       FP16_OVFL : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_PGM_RSRC1_HS {
	struct {
		unsigned int                           VGPRS : 6;
		unsigned int                           SGPRS : 4;
		unsigned int                        PRIORITY : 2;
		unsigned int                      FLOAT_MODE : 8;
		unsigned int                            PRIV : 1;
		unsigned int                      DX10_CLAMP : 1;
		unsigned int                      DEBUG_MODE : 1;
		unsigned int                       IEEE_MODE : 1;
		unsigned int                                 : 3;
		unsigned int                       CDBG_USER : 1;
		unsigned int                LS_VGPR_COMP_CNT : 2;
		unsigned int                       FP16_OVFL : 1;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_PGM_RSRC1_PS {
	struct {
		unsigned int                           VGPRS : 6;
		unsigned int                           SGPRS : 4;
		unsigned int                        PRIORITY : 2;
		unsigned int                      FLOAT_MODE : 8;
		unsigned int                            PRIV : 1;
		unsigned int                      DX10_CLAMP : 1;
		unsigned int                      DEBUG_MODE : 1;
		unsigned int                       IEEE_MODE : 1;
		unsigned int                CU_GROUP_DISABLE : 1;
		unsigned int                                 : 3;
		unsigned int                       CDBG_USER : 1;
		unsigned int                       FP16_OVFL : 1;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_PGM_RSRC1_VS {
	struct {
		unsigned int                           VGPRS : 6;
		unsigned int                           SGPRS : 4;
		unsigned int                        PRIORITY : 2;
		unsigned int                      FLOAT_MODE : 8;
		unsigned int                            PRIV : 1;
		unsigned int                      DX10_CLAMP : 1;
		unsigned int                      DEBUG_MODE : 1;
		unsigned int                       IEEE_MODE : 1;
		unsigned int                   VGPR_COMP_CNT : 2;
		unsigned int                 CU_GROUP_ENABLE : 1;
		unsigned int                                 : 3;
		unsigned int                       CDBG_USER : 1;
		unsigned int                       FP16_OVFL : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_PGM_RSRC2_GS__GFX09 {
	struct {
		unsigned int                      SCRATCH_EN : 1;
		unsigned int                       USER_SGPR : 5;
		unsigned int                    TRAP_PRESENT : 1;
		unsigned int                         EXCP_EN : 9;
		unsigned int                ES_VGPR_COMP_CNT : 2;
		unsigned int                       OC_LDS_EN : 1;
		unsigned int                        LDS_SIZE : 8;
		unsigned int                     SKIP_USGPR0 : 1;
		unsigned int                   USER_SGPR_MSB : 1;
		unsigned int                                 : 3;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_PGM_RSRC2_GS_VS {
	struct {
		unsigned int                      SCRATCH_EN : 1;
		unsigned int                       USER_SGPR : 5;
		unsigned int                    TRAP_PRESENT : 1;
		unsigned int                         EXCP_EN : 9;
		unsigned int                   VGPR_COMP_CNT : 2;
		unsigned int                       OC_LDS_EN : 1;
		unsigned int                        LDS_SIZE : 8;
		unsigned int                     SKIP_USGPR0 : 1;
		unsigned int                   USER_SGPR_MSB : 1;
		unsigned int                                 : 3;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_PGM_RSRC2_HS__GFX09 {
	struct {
		unsigned int                      SCRATCH_EN : 1;
		unsigned int                       USER_SGPR : 5;
		unsigned int                    TRAP_PRESENT : 1;
		unsigned int                         EXCP_EN : 9;
		unsigned int                        LDS_SIZE : 9;
		unsigned int                                 : 2;
		unsigned int                     SKIP_USGPR0 : 1;
		unsigned int                   USER_SGPR_MSB : 1;
		unsigned int                                 : 3;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_PGM_RSRC2_PS__GFX09 {
	struct {
		unsigned int                      SCRATCH_EN : 1;
		unsigned int                       USER_SGPR : 5;
		unsigned int                    TRAP_PRESENT : 1;
		unsigned int                     WAVE_CNT_EN : 1;
		unsigned int                  EXTRA_LDS_SIZE : 8;
		unsigned int                         EXCP_EN : 9;
		unsigned int           LOAD_COLLISION_WAVEID : 1;
		unsigned int        LOAD_INTRAWAVE_COLLISION : 1;
		unsigned int                     SKIP_USGPR0 : 1;
		unsigned int                   USER_SGPR_MSB : 1;
		unsigned int                                 : 3;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_PGM_RSRC2_VS__GFX09 {
	struct {
		unsigned int                      SCRATCH_EN : 1;
		unsigned int                       USER_SGPR : 5;
		unsigned int                    TRAP_PRESENT : 1;
		unsigned int                       OC_LDS_EN : 1;
		unsigned int                     SO_BASE0_EN : 1;
		unsigned int                     SO_BASE1_EN : 1;
		unsigned int                     SO_BASE2_EN : 1;
		unsigned int                     SO_BASE3_EN : 1;
		unsigned int                           SO_EN : 1;
		unsigned int                         EXCP_EN : 9;
		unsigned int                      PC_BASE_EN : 1;
		unsigned int                                 : 1;
		unsigned int                DISPATCH_DRAW_EN : 1;
		unsigned int                                 : 2;
		unsigned int                     SKIP_USGPR0 : 1;
		unsigned int                   USER_SGPR_MSB : 1;
		unsigned int                                 : 3;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_PGM_RSRC3_GS__GFX09 {
	struct {
		unsigned int                           CU_EN : 16;
		unsigned int                      WAVE_LIMIT : 6;
		unsigned int              LOCK_LOW_THRESHOLD : 4;
		unsigned int                    SIMD_DISABLE : 4;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_PGM_RSRC3_HS__GFX09 {
	struct {
		unsigned int                      WAVE_LIMIT : 6;
		unsigned int              LOCK_LOW_THRESHOLD : 4;
		unsigned int                    SIMD_DISABLE : 4;
		unsigned int                                 : 2;
		unsigned int                           CU_EN : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_PGM_RSRC3_PS {
	struct {
		unsigned int                           CU_EN : 16;
		unsigned int                      WAVE_LIMIT : 6;
		unsigned int              LOCK_LOW_THRESHOLD : 4;
		unsigned int                    SIMD_DISABLE : 4;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_PGM_RSRC3_VS {
	struct {
		unsigned int                           CU_EN : 16;
		unsigned int                      WAVE_LIMIT : 6;
		unsigned int              LOCK_LOW_THRESHOLD : 4;
		unsigned int                    SIMD_DISABLE : 4;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_PGM_RSRC4_GS__GFX09 {
	struct {
		unsigned int                GROUP_FIFO_DEPTH : 7;
		unsigned int        SPI_SHADER_LATE_ALLOC_GS : 7;
		unsigned int                                 : 18;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_PGM_RSRC4_HS__GFX09 {
	struct {
		unsigned int                GROUP_FIFO_DEPTH : 7;
		unsigned int                                 : 25;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_POS_FORMAT {
	struct {
		unsigned int              POS0_EXPORT_FORMAT : 4;
		unsigned int              POS1_EXPORT_FORMAT : 4;
		unsigned int              POS2_EXPORT_FORMAT : 4;
		unsigned int              POS3_EXPORT_FORMAT : 4;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_ADDR_HI_GS {
	struct {
		unsigned int                        MEM_BASE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_ADDR_HI_HS {
	struct {
		unsigned int                        MEM_BASE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_ADDR_LO_GS {
	struct {
		unsigned int                        MEM_BASE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_ADDR_LO_HS {
	struct {
		unsigned int                        MEM_BASE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_0__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_1__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_10__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_11__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_12__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_13__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_14__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_15__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_16__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_17__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_18__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_19__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_2__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_20__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_21__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_22__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_23__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_24__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_25__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_26__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_27__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_28__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_29__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_3__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_30__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_31__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_4__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_5__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_6__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_7__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_8__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_COMMON_9__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_ES_0 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_ES_1 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_ES_10 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_ES_11 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_ES_12 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_ES_13 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_ES_14 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_ES_15 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_ES_16__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_ES_17__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_ES_18__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_ES_19__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_ES_2 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_ES_20__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_ES_21__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_ES_22__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_ES_23__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_ES_24__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_ES_25__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_ES_26__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_ES_27__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_ES_28__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_ES_29__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_ES_3 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_ES_30__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_ES_31__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_ES_4 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_ES_5 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_ES_6 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_ES_7 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_ES_8 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_ES_9 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_LS_0 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_LS_1 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_LS_10 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_LS_11 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_LS_12 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_LS_13 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_LS_14 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_LS_15 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_LS_16__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_LS_17__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_LS_18__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_LS_19__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_LS_2 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_LS_20__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_LS_21__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_LS_22__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_LS_23__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_LS_24__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_LS_25__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_LS_26__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_LS_27__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_LS_28__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_LS_29__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_LS_3 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_LS_30__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_LS_31__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_LS_4 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_LS_5 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_LS_6 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_LS_7 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_LS_8 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_LS_9 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_PS_0 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_PS_1 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_PS_10 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_PS_11 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_PS_12 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_PS_13 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_PS_14 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_PS_15 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_PS_16 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_PS_17 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_PS_18 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_PS_19 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_PS_2 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_PS_20 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_PS_21 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_PS_22 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_PS_23 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_PS_24 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_PS_25 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_PS_26 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_PS_27 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_PS_28 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_PS_29 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_PS_3 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_PS_30 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_PS_31 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_PS_4 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_PS_5 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_PS_6 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_PS_7 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_PS_8 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_PS_9 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_VS_0 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_VS_1 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_VS_10 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_VS_11 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_VS_12 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_VS_13 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_VS_14 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_VS_15 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_VS_16 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_VS_17 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_VS_18 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_VS_19 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_VS_2 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_VS_20 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_VS_21 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_VS_22 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_VS_23 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_VS_24 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_VS_25 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_VS_26 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_VS_27 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_VS_28 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_VS_29 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_VS_3 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_VS_30 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_VS_31 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_VS_4 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_VS_5 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_VS_6 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_VS_7 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_VS_8 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_USER_DATA_VS_9 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SHADER_Z_FORMAT {
	struct {
		unsigned int                 Z_EXPORT_FORMAT : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_START_PHASE__GFX09 {
	struct {
		unsigned int                VGPR_START_PHASE : 2;
		unsigned int                SGPR_START_PHASE : 2;
		unsigned int                WAVE_START_PHASE : 2;
		unsigned int                                 : 26;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SX_EXPORT_BUFFER_SIZES {
	struct {
		unsigned int               COLOR_BUFFER_SIZE : 16;
		unsigned int            POSITION_BUFFER_SIZE : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_SX_SCOREBOARD_BUFFER_SIZES {
	struct {
		unsigned int           COLOR_SCOREBOARD_SIZE : 16;
		unsigned int        POSITION_SCOREBOARD_SIZE : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_TMPRING_SIZE {
	struct {
		unsigned int                           WAVES : 12;
		unsigned int                        WAVESIZE : 13;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_VS_OUT_CONFIG {
	struct {
		unsigned int                                 : 1;
		unsigned int                 VS_EXPORT_COUNT : 5;
		unsigned int                    VS_HALF_PACK : 1;
		unsigned int                                 : 25;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_WCL_PIPE_PERCENT_CS0 {
	struct {
		unsigned int                           VALUE : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_WCL_PIPE_PERCENT_CS1 {
	struct {
		unsigned int                           VALUE : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_WCL_PIPE_PERCENT_CS2 {
	struct {
		unsigned int                           VALUE : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_WCL_PIPE_PERCENT_CS3 {
	struct {
		unsigned int                           VALUE : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_WCL_PIPE_PERCENT_CS4 {
	struct {
		unsigned int                           VALUE : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_WCL_PIPE_PERCENT_CS5 {
	struct {
		unsigned int                           VALUE : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_WCL_PIPE_PERCENT_CS6 {
	struct {
		unsigned int                           VALUE : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_WCL_PIPE_PERCENT_CS7 {
	struct {
		unsigned int                           VALUE : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_WCL_PIPE_PERCENT_GFX {
	struct {
		unsigned int                           VALUE : 7;
		unsigned int                    LS_GRP_VALUE : 5;
		unsigned int                    HS_GRP_VALUE : 5;
		unsigned int                    ES_GRP_VALUE : 5;
		unsigned int                    GS_GRP_VALUE : 5;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_WCL_PIPE_PERCENT_HP3D {
	struct {
		unsigned int                           VALUE : 7;
		unsigned int                                 : 5;
		unsigned int                    HS_GRP_VALUE : 5;
		unsigned int                                 : 5;
		unsigned int                    GS_GRP_VALUE : 5;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_WF_LIFETIME_CNTL {
	struct {
		unsigned int                   SAMPLE_PERIOD : 4;
		unsigned int                              EN : 1;
		unsigned int                                 : 27;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_WF_LIFETIME_DEBUG {
	struct {
		unsigned int                     START_VALUE : 31;
		unsigned int                     OVERRIDE_EN : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_WF_LIFETIME_LIMIT_0 {
	struct {
		unsigned int                         MAX_CNT : 31;
		unsigned int                         EN_WARN : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_WF_LIFETIME_LIMIT_1 {
	struct {
		unsigned int                         MAX_CNT : 31;
		unsigned int                         EN_WARN : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_WF_LIFETIME_LIMIT_2 {
	struct {
		unsigned int                         MAX_CNT : 31;
		unsigned int                         EN_WARN : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_WF_LIFETIME_LIMIT_3 {
	struct {
		unsigned int                         MAX_CNT : 31;
		unsigned int                         EN_WARN : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_WF_LIFETIME_LIMIT_4 {
	struct {
		unsigned int                         MAX_CNT : 31;
		unsigned int                         EN_WARN : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_WF_LIFETIME_LIMIT_5 {
	struct {
		unsigned int                         MAX_CNT : 31;
		unsigned int                         EN_WARN : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_WF_LIFETIME_LIMIT_6 {
	struct {
		unsigned int                         MAX_CNT : 31;
		unsigned int                         EN_WARN : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_WF_LIFETIME_LIMIT_7 {
	struct {
		unsigned int                         MAX_CNT : 31;
		unsigned int                         EN_WARN : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_WF_LIFETIME_LIMIT_8 {
	struct {
		unsigned int                         MAX_CNT : 31;
		unsigned int                         EN_WARN : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_WF_LIFETIME_LIMIT_9 {
	struct {
		unsigned int                         MAX_CNT : 31;
		unsigned int                         EN_WARN : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_WF_LIFETIME_STATUS_0 {
	struct {
		unsigned int                         MAX_CNT : 31;
		unsigned int                        INT_SENT : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_WF_LIFETIME_STATUS_1 {
	struct {
		unsigned int                         MAX_CNT : 31;
		unsigned int                        INT_SENT : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_WF_LIFETIME_STATUS_10 {
	struct {
		unsigned int                         MAX_CNT : 31;
		unsigned int                        INT_SENT : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_WF_LIFETIME_STATUS_11 {
	struct {
		unsigned int                         MAX_CNT : 31;
		unsigned int                        INT_SENT : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_WF_LIFETIME_STATUS_12 {
	struct {
		unsigned int                         MAX_CNT : 31;
		unsigned int                        INT_SENT : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_WF_LIFETIME_STATUS_13 {
	struct {
		unsigned int                         MAX_CNT : 31;
		unsigned int                        INT_SENT : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_WF_LIFETIME_STATUS_14 {
	struct {
		unsigned int                         MAX_CNT : 31;
		unsigned int                        INT_SENT : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_WF_LIFETIME_STATUS_15 {
	struct {
		unsigned int                         MAX_CNT : 31;
		unsigned int                        INT_SENT : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_WF_LIFETIME_STATUS_16 {
	struct {
		unsigned int                         MAX_CNT : 31;
		unsigned int                        INT_SENT : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_WF_LIFETIME_STATUS_17 {
	struct {
		unsigned int                         MAX_CNT : 31;
		unsigned int                        INT_SENT : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_WF_LIFETIME_STATUS_18 {
	struct {
		unsigned int                         MAX_CNT : 31;
		unsigned int                        INT_SENT : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_WF_LIFETIME_STATUS_19 {
	struct {
		unsigned int                         MAX_CNT : 31;
		unsigned int                        INT_SENT : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_WF_LIFETIME_STATUS_2 {
	struct {
		unsigned int                         MAX_CNT : 31;
		unsigned int                        INT_SENT : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_WF_LIFETIME_STATUS_20 {
	struct {
		unsigned int                         MAX_CNT : 31;
		unsigned int                        INT_SENT : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_WF_LIFETIME_STATUS_3 {
	struct {
		unsigned int                         MAX_CNT : 31;
		unsigned int                        INT_SENT : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_WF_LIFETIME_STATUS_4 {
	struct {
		unsigned int                         MAX_CNT : 31;
		unsigned int                        INT_SENT : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_WF_LIFETIME_STATUS_5 {
	struct {
		unsigned int                         MAX_CNT : 31;
		unsigned int                        INT_SENT : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_WF_LIFETIME_STATUS_6 {
	struct {
		unsigned int                         MAX_CNT : 31;
		unsigned int                        INT_SENT : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_WF_LIFETIME_STATUS_7 {
	struct {
		unsigned int                         MAX_CNT : 31;
		unsigned int                        INT_SENT : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_WF_LIFETIME_STATUS_8 {
	struct {
		unsigned int                         MAX_CNT : 31;
		unsigned int                        INT_SENT : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SPI_WF_LIFETIME_STATUS_9 {
	struct {
		unsigned int                         MAX_CNT : 31;
		unsigned int                        INT_SENT : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQC_CACHES {
	struct {
		unsigned int                     TARGET_INST : 1;
		unsigned int                     TARGET_DATA : 1;
		unsigned int                      INVALIDATE : 1;
		unsigned int                       WRITEBACK : 1;
		unsigned int                             VOL : 1;
		unsigned int                                 : 11;
		unsigned int                        COMPLETE : 1;
		unsigned int                                 : 15;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQC_CONFIG {
	struct {
		unsigned int                 INST_CACHE_SIZE : 2;
		unsigned int                 DATA_CACHE_SIZE : 2;
		unsigned int                 MISS_FIFO_DEPTH : 2;
		unsigned int                  HIT_FIFO_DEPTH : 1;
		unsigned int               FORCE_ALWAYS_MISS : 1;
		unsigned int                  FORCE_IN_ORDER : 1;
		unsigned int              IDENTITY_HASH_BANK : 1;
		unsigned int               IDENTITY_HASH_SET : 1;
		unsigned int            PER_VMID_INV_DISABLE : 1;
		unsigned int                       EVICT_LRU : 2;
		unsigned int                    FORCE_2_BANK : 1;
		unsigned int                    FORCE_1_BANK : 1;
		unsigned int               LS_DISABLE_CLOCKS : 8;
		unsigned int                  INST_PRF_COUNT : 2;
		unsigned int             INST_PRF_FILTER_DIS : 1;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQC_DCACHE_UTCL1_CNTL1__GFX09 {
	struct {
		unsigned int                FORCE_4K_L2_RESP : 1;
		unsigned int                   GPUVM_64K_DEF : 1;
		unsigned int                 GPUVM_PERM_MODE : 1;
		unsigned int                       RESP_MODE : 2;
		unsigned int                 RESP_FAULT_MODE : 2;
		unsigned int                        CLIENTID : 9;
		unsigned int                                 : 1;
		unsigned int               ENABLE_PUSH_LFIFO : 1;
		unsigned int            ENABLE_LFIFO_PRI_ARB : 1;
		unsigned int             REG_INVALIDATE_VMID : 4;
		unsigned int         REG_INVALIDATE_ALL_VMID : 1;
		unsigned int           REG_INVALIDATE_TOGGLE : 1;
		unsigned int      CLIENT_INVALIDATE_ALL_VMID : 1;
		unsigned int                      FORCE_MISS : 1;
		unsigned int                  FORCE_IN_ORDER : 1;
		unsigned int          REDUCE_FIFO_DEPTH_BY_2 : 2;
		unsigned int          REDUCE_CACHE_SIZE_BY_2 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQC_DCACHE_UTCL1_CNTL2__GFX09 {
	struct {
		unsigned int                           SPARE : 8;
		unsigned int              LFIFO_SCAN_DISABLE : 1;
		unsigned int                  MTYPE_OVRD_DIS : 1;
		unsigned int                      LINE_VALID : 1;
		unsigned int                         DIS_EDC : 1;
		unsigned int                  GPUVM_INV_MODE : 1;
		unsigned int                   SHOOTDOWN_OPT : 1;
		unsigned int                     FORCE_SNOOP : 1;
		unsigned int             FORCE_GPUVM_INV_ACK : 1;
		unsigned int                  ARB_BURST_MODE : 2;
		unsigned int         ENABLE_PERF_EVENT_RD_WR : 1;
		unsigned int                PERF_EVENT_RD_WR : 1;
		unsigned int          ENABLE_PERF_EVENT_VMID : 1;
		unsigned int                 PERF_EVENT_VMID : 4;
		unsigned int                                 : 1;
		unsigned int            FORCE_FRAG_2M_TO_64K : 1;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQC_DCACHE_UTCL1_STATUS__GFX09 {
	struct {
		unsigned int                  FAULT_DETECTED : 1;
		unsigned int                  RETRY_DETECTED : 1;
		unsigned int                    PRT_DETECTED : 1;
		unsigned int                                 : 29;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQC_DSM_CNTL__GFX09 {
	struct {
		unsigned int INST_UTCL1_LFIFO_DSM_IRRITATOR_DATA : 2;
		unsigned int INST_UTCL1_LFIFO_ENABLE_SINGLE_WRITE : 1;
		unsigned int DATA_CU0_WRITE_DATA_BUF_DSM_IRRITATOR_DATA : 2;
		unsigned int DATA_CU0_WRITE_DATA_BUF_ENABLE_SINGLE_WRITE : 1;
		unsigned int DATA_CU0_UTCL1_LFIFO_DSM_IRRITATOR_DATA : 2;
		unsigned int DATA_CU0_UTCL1_LFIFO_ENABLE_SINGLE_WRITE : 1;
		unsigned int DATA_CU1_WRITE_DATA_BUF_DSM_IRRITATOR_DATA : 2;
		unsigned int DATA_CU1_WRITE_DATA_BUF_ENABLE_SINGLE_WRITE : 1;
		unsigned int DATA_CU1_UTCL1_LFIFO_DSM_IRRITATOR_DATA : 2;
		unsigned int DATA_CU1_UTCL1_LFIFO_ENABLE_SINGLE_WRITE : 1;
		unsigned int DATA_CU2_WRITE_DATA_BUF_DSM_IRRITATOR_DATA : 2;
		unsigned int DATA_CU2_WRITE_DATA_BUF_ENABLE_SINGLE_WRITE : 1;
		unsigned int DATA_CU2_UTCL1_LFIFO_DSM_IRRITATOR_DATA : 2;
		unsigned int DATA_CU2_UTCL1_LFIFO_ENABLE_SINGLE_WRITE : 1;
		unsigned int                                 : 11;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQC_DSM_CNTL2__GFX09 {
	struct {
		unsigned int INST_UTCL1_LFIFO_ENABLE_ERROR_INJECT : 2;
		unsigned int INST_UTCL1_LFIFO_SELECT_INJECT_DELAY : 1;
		unsigned int DATA_CU0_WRITE_DATA_BUF_ENABLE_ERROR_INJECT : 2;
		unsigned int DATA_CU0_WRITE_DATA_BUF_SELECT_INJECT_DELAY : 1;
		unsigned int DATA_CU0_UTCL1_LFIFO_ENABLE_ERROR_INJECT : 2;
		unsigned int DATA_CU0_UTCL1_LFIFO_SELECT_INJECT_DELAY : 1;
		unsigned int DATA_CU1_WRITE_DATA_BUF_ENABLE_ERROR_INJECT : 2;
		unsigned int DATA_CU1_WRITE_DATA_BUF_SELECT_INJECT_DELAY : 1;
		unsigned int DATA_CU1_UTCL1_LFIFO_ENABLE_ERROR_INJECT : 2;
		unsigned int DATA_CU1_UTCL1_LFIFO_SELECT_INJECT_DELAY : 1;
		unsigned int DATA_CU2_WRITE_DATA_BUF_ENABLE_ERROR_INJECT : 2;
		unsigned int DATA_CU2_WRITE_DATA_BUF_SELECT_INJECT_DELAY : 1;
		unsigned int DATA_CU2_UTCL1_LFIFO_ENABLE_ERROR_INJECT : 2;
		unsigned int DATA_CU2_UTCL1_LFIFO_SELECT_INJECT_DELAY : 1;
		unsigned int                                 : 5;
		unsigned int                    INJECT_DELAY : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQC_DSM_CNTL2A__GFX09 {
	struct {
		unsigned int INST_TAG_RAM_ENABLE_ERROR_INJECT : 2;
		unsigned int INST_TAG_RAM_SELECT_INJECT_DELAY : 1;
		unsigned int INST_UTCL1_MISS_FIFO_ENABLE_ERROR_INJECT : 2;
		unsigned int INST_UTCL1_MISS_FIFO_SELECT_INJECT_DELAY : 1;
		unsigned int INST_MISS_FIFO_ENABLE_ERROR_INJECT : 2;
		unsigned int INST_MISS_FIFO_SELECT_INJECT_DELAY : 1;
		unsigned int INST_BANK_RAM_ENABLE_ERROR_INJECT : 2;
		unsigned int INST_BANK_RAM_SELECT_INJECT_DELAY : 1;
		unsigned int DATA_TAG_RAM_ENABLE_ERROR_INJECT : 2;
		unsigned int DATA_TAG_RAM_SELECT_INJECT_DELAY : 1;
		unsigned int DATA_HIT_FIFO_ENABLE_ERROR_INJECT : 2;
		unsigned int DATA_HIT_FIFO_SELECT_INJECT_DELAY : 1;
		unsigned int DATA_MISS_FIFO_ENABLE_ERROR_INJECT : 2;
		unsigned int DATA_MISS_FIFO_SELECT_INJECT_DELAY : 1;
		unsigned int DATA_DIRTY_BIT_RAM_ENABLE_ERROR_INJECT : 2;
		unsigned int DATA_DIRTY_BIT_RAM_SELECT_INJECT_DELAY : 1;
		unsigned int DATA_BANK_RAM_ENABLE_ERROR_INJECT : 2;
		unsigned int DATA_BANK_RAM_SELECT_INJECT_DELAY : 1;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQC_DSM_CNTL2B__GFX09 {
	struct {
		unsigned int INST_TAG_RAM_ENABLE_ERROR_INJECT : 2;
		unsigned int INST_TAG_RAM_SELECT_INJECT_DELAY : 1;
		unsigned int INST_UTCL1_MISS_FIFO_ENABLE_ERROR_INJECT : 2;
		unsigned int INST_UTCL1_MISS_FIFO_SELECT_INJECT_DELAY : 1;
		unsigned int INST_MISS_FIFO_ENABLE_ERROR_INJECT : 2;
		unsigned int INST_MISS_FIFO_SELECT_INJECT_DELAY : 1;
		unsigned int INST_BANK_RAM_ENABLE_ERROR_INJECT : 2;
		unsigned int INST_BANK_RAM_SELECT_INJECT_DELAY : 1;
		unsigned int DATA_TAG_RAM_ENABLE_ERROR_INJECT : 2;
		unsigned int DATA_TAG_RAM_SELECT_INJECT_DELAY : 1;
		unsigned int DATA_HIT_FIFO_ENABLE_ERROR_INJECT : 2;
		unsigned int DATA_HIT_FIFO_SELECT_INJECT_DELAY : 1;
		unsigned int DATA_MISS_FIFO_ENABLE_ERROR_INJECT : 2;
		unsigned int DATA_MISS_FIFO_SELECT_INJECT_DELAY : 1;
		unsigned int DATA_DIRTY_BIT_RAM_ENABLE_ERROR_INJECT : 2;
		unsigned int DATA_DIRTY_BIT_RAM_SELECT_INJECT_DELAY : 1;
		unsigned int DATA_BANK_RAM_ENABLE_ERROR_INJECT : 2;
		unsigned int DATA_BANK_RAM_SELECT_INJECT_DELAY : 1;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQC_DSM_CNTLA__GFX09 {
	struct {
		unsigned int INST_TAG_RAM_DSM_IRRITATOR_DATA : 2;
		unsigned int INST_TAG_RAM_ENABLE_SINGLE_WRITE : 1;
		unsigned int INST_UTCL1_MISS_FIFO_DSM_IRRITATOR_DATA : 2;
		unsigned int INST_UTCL1_MISS_FIFO_ENABLE_SINGLE_WRITE : 1;
		unsigned int INST_MISS_FIFO_DSM_IRRITATOR_DATA : 2;
		unsigned int INST_MISS_FIFO_ENABLE_SINGLE_WRITE : 1;
		unsigned int INST_BANK_RAM_DSM_IRRITATOR_DATA : 2;
		unsigned int INST_BANK_RAM_ENABLE_SINGLE_WRITE : 1;
		unsigned int DATA_TAG_RAM_DSM_IRRITATOR_DATA : 2;
		unsigned int DATA_TAG_RAM_ENABLE_SINGLE_WRITE : 1;
		unsigned int DATA_HIT_FIFO_DSM_IRRITATOR_DATA : 2;
		unsigned int DATA_HIT_FIFO_ENABLE_SINGLE_WRITE : 1;
		unsigned int DATA_MISS_FIFO_DSM_IRRITATOR_DATA : 2;
		unsigned int DATA_MISS_FIFO_ENABLE_SINGLE_WRITE : 1;
		unsigned int DATA_DIRTY_BIT_RAM_DSM_IRRITATOR_DATA : 2;
		unsigned int DATA_DIRTY_BIT_RAM_ENABLE_SINGLE_WRITE : 1;
		unsigned int DATA_BANK_RAM_DSM_IRRITATOR_DATA : 2;
		unsigned int DATA_BANK_RAM_ENABLE_SINGLE_WRITE : 1;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQC_DSM_CNTLB__GFX09 {
	struct {
		unsigned int INST_TAG_RAM_DSM_IRRITATOR_DATA : 2;
		unsigned int INST_TAG_RAM_ENABLE_SINGLE_WRITE : 1;
		unsigned int INST_UTCL1_MISS_FIFO_DSM_IRRITATOR_DATA : 2;
		unsigned int INST_UTCL1_MISS_FIFO_ENABLE_SINGLE_WRITE : 1;
		unsigned int INST_MISS_FIFO_DSM_IRRITATOR_DATA : 2;
		unsigned int INST_MISS_FIFO_ENABLE_SINGLE_WRITE : 1;
		unsigned int INST_BANK_RAM_DSM_IRRITATOR_DATA : 2;
		unsigned int INST_BANK_RAM_ENABLE_SINGLE_WRITE : 1;
		unsigned int DATA_TAG_RAM_DSM_IRRITATOR_DATA : 2;
		unsigned int DATA_TAG_RAM_ENABLE_SINGLE_WRITE : 1;
		unsigned int DATA_HIT_FIFO_DSM_IRRITATOR_DATA : 2;
		unsigned int DATA_HIT_FIFO_ENABLE_SINGLE_WRITE : 1;
		unsigned int DATA_MISS_FIFO_DSM_IRRITATOR_DATA : 2;
		unsigned int DATA_MISS_FIFO_ENABLE_SINGLE_WRITE : 1;
		unsigned int DATA_DIRTY_BIT_RAM_DSM_IRRITATOR_DATA : 2;
		unsigned int DATA_DIRTY_BIT_RAM_ENABLE_SINGLE_WRITE : 1;
		unsigned int DATA_BANK_RAM_DSM_IRRITATOR_DATA : 2;
		unsigned int DATA_BANK_RAM_ENABLE_SINGLE_WRITE : 1;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQC_EDC_CNT__GFX09 {
	struct {
		unsigned int DATA_CU0_WRITE_DATA_BUF_SEC_COUNT : 2;
		unsigned int DATA_CU0_WRITE_DATA_BUF_DED_COUNT : 2;
		unsigned int  DATA_CU0_UTCL1_LFIFO_SEC_COUNT : 2;
		unsigned int  DATA_CU0_UTCL1_LFIFO_DED_COUNT : 2;
		unsigned int DATA_CU1_WRITE_DATA_BUF_SEC_COUNT : 2;
		unsigned int DATA_CU1_WRITE_DATA_BUF_DED_COUNT : 2;
		unsigned int  DATA_CU1_UTCL1_LFIFO_SEC_COUNT : 2;
		unsigned int  DATA_CU1_UTCL1_LFIFO_DED_COUNT : 2;
		unsigned int DATA_CU2_WRITE_DATA_BUF_SEC_COUNT : 2;
		unsigned int DATA_CU2_WRITE_DATA_BUF_DED_COUNT : 2;
		unsigned int  DATA_CU2_UTCL1_LFIFO_SEC_COUNT : 2;
		unsigned int  DATA_CU2_UTCL1_LFIFO_DED_COUNT : 2;
		unsigned int DATA_CU3_WRITE_DATA_BUF_SEC_COUNT : 2;
		unsigned int DATA_CU3_WRITE_DATA_BUF_DED_COUNT : 2;
		unsigned int  DATA_CU3_UTCL1_LFIFO_SEC_COUNT : 2;
		unsigned int  DATA_CU3_UTCL1_LFIFO_DED_COUNT : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQC_EDC_CNT2__GFX09 {
	struct {
		unsigned int    INST_BANKA_TAG_RAM_SEC_COUNT : 2;
		unsigned int    INST_BANKA_TAG_RAM_DED_COUNT : 2;
		unsigned int   INST_BANKA_BANK_RAM_SEC_COUNT : 2;
		unsigned int   INST_BANKA_BANK_RAM_DED_COUNT : 2;
		unsigned int    DATA_BANKA_TAG_RAM_SEC_COUNT : 2;
		unsigned int    DATA_BANKA_TAG_RAM_DED_COUNT : 2;
		unsigned int   DATA_BANKA_BANK_RAM_SEC_COUNT : 2;
		unsigned int   DATA_BANKA_BANK_RAM_DED_COUNT : 2;
		unsigned int INST_BANKA_UTCL1_MISS_FIFO_SED_COUNT : 2;
		unsigned int  INST_BANKA_MISS_FIFO_SED_COUNT : 2;
		unsigned int   DATA_BANKA_HIT_FIFO_SED_COUNT : 2;
		unsigned int  DATA_BANKA_MISS_FIFO_SED_COUNT : 2;
		unsigned int DATA_BANKA_DIRTY_BIT_RAM_SED_COUNT : 2;
		unsigned int      INST_UTCL1_LFIFO_SEC_COUNT : 2;
		unsigned int      INST_UTCL1_LFIFO_DED_COUNT : 2;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQC_EDC_CNT3__GFX09 {
	struct {
		unsigned int    INST_BANKB_TAG_RAM_SEC_COUNT : 2;
		unsigned int    INST_BANKB_TAG_RAM_DED_COUNT : 2;
		unsigned int   INST_BANKB_BANK_RAM_SEC_COUNT : 2;
		unsigned int   INST_BANKB_BANK_RAM_DED_COUNT : 2;
		unsigned int    DATA_BANKB_TAG_RAM_SEC_COUNT : 2;
		unsigned int    DATA_BANKB_TAG_RAM_DED_COUNT : 2;
		unsigned int   DATA_BANKB_BANK_RAM_SEC_COUNT : 2;
		unsigned int   DATA_BANKB_BANK_RAM_DED_COUNT : 2;
		unsigned int INST_BANKB_UTCL1_MISS_FIFO_SED_COUNT : 2;
		unsigned int  INST_BANKB_MISS_FIFO_SED_COUNT : 2;
		unsigned int   DATA_BANKB_HIT_FIFO_SED_COUNT : 2;
		unsigned int  DATA_BANKB_MISS_FIFO_SED_COUNT : 2;
		unsigned int DATA_BANKB_DIRTY_BIT_RAM_SED_COUNT : 2;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQC_EDC_FUE_CNTL__GFX09 {
	struct {
		unsigned int                 BLOCK_FUE_FLAGS : 16;
		unsigned int           FUE_INTERRUPT_ENABLES : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQC_ICACHE_UTCL1_CNTL1__GFX09 {
	struct {
		unsigned int                FORCE_4K_L2_RESP : 1;
		unsigned int                   GPUVM_64K_DEF : 1;
		unsigned int                 GPUVM_PERM_MODE : 1;
		unsigned int                       RESP_MODE : 2;
		unsigned int                 RESP_FAULT_MODE : 2;
		unsigned int                        CLIENTID : 9;
		unsigned int                                 : 1;
		unsigned int               ENABLE_PUSH_LFIFO : 1;
		unsigned int            ENABLE_LFIFO_PRI_ARB : 1;
		unsigned int             REG_INVALIDATE_VMID : 4;
		unsigned int         REG_INVALIDATE_ALL_VMID : 1;
		unsigned int           REG_INVALIDATE_TOGGLE : 1;
		unsigned int      CLIENT_INVALIDATE_ALL_VMID : 1;
		unsigned int                      FORCE_MISS : 1;
		unsigned int                  FORCE_IN_ORDER : 1;
		unsigned int          REDUCE_FIFO_DEPTH_BY_2 : 2;
		unsigned int          REDUCE_CACHE_SIZE_BY_2 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQC_ICACHE_UTCL1_CNTL2__GFX09 {
	struct {
		unsigned int                           SPARE : 8;
		unsigned int              LFIFO_SCAN_DISABLE : 1;
		unsigned int                  MTYPE_OVRD_DIS : 1;
		unsigned int                      LINE_VALID : 1;
		unsigned int                         DIS_EDC : 1;
		unsigned int                  GPUVM_INV_MODE : 1;
		unsigned int                   SHOOTDOWN_OPT : 1;
		unsigned int                     FORCE_SNOOP : 1;
		unsigned int             FORCE_GPUVM_INV_ACK : 1;
		unsigned int                  ARB_BURST_MODE : 2;
		unsigned int         ENABLE_PERF_EVENT_RD_WR : 1;
		unsigned int                PERF_EVENT_RD_WR : 1;
		unsigned int          ENABLE_PERF_EVENT_VMID : 1;
		unsigned int                 PERF_EVENT_VMID : 4;
		unsigned int                                 : 1;
		unsigned int            FORCE_FRAG_2M_TO_64K : 1;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQC_ICACHE_UTCL1_STATUS__GFX09 {
	struct {
		unsigned int                  FAULT_DETECTED : 1;
		unsigned int                  RETRY_DETECTED : 1;
		unsigned int                    PRT_DETECTED : 1;
		unsigned int                                 : 29;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQC_WRITEBACK {
	struct {
		unsigned int                             DWB : 1;
		unsigned int                           DIRTY : 1;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_ALU_CLK_CTRL__GFX09 {
	struct {
		unsigned int                 FORCE_CU_ON_SH0 : 16;
		unsigned int                 FORCE_CU_ON_SH1 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_BUF_RSRC_WORD0__GFX09 {
	struct {
		unsigned int                    BASE_ADDRESS : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_BUF_RSRC_WORD1__GFX09 {
	struct {
		unsigned int                 BASE_ADDRESS_HI : 16;
		unsigned int                          STRIDE : 14;
		unsigned int                   CACHE_SWIZZLE : 1;
		unsigned int                  SWIZZLE_ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_BUF_RSRC_WORD2__GFX09 {
	struct {
		unsigned int                     NUM_RECORDS : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_BUF_RSRC_WORD3__GFX09 {
	struct {
		unsigned int                       DST_SEL_X : 3;
		unsigned int                       DST_SEL_Y : 3;
		unsigned int                       DST_SEL_Z : 3;
		unsigned int                       DST_SEL_W : 3;
		unsigned int                      NUM_FORMAT : 3;
		unsigned int                     DATA_FORMAT : 4;
		unsigned int                  USER_VM_ENABLE : 1;
		unsigned int                    USER_VM_MODE : 1;
		unsigned int                    INDEX_STRIDE : 2;
		unsigned int                  ADD_TID_ENABLE : 1;
		unsigned int                                 : 3;
		unsigned int                              NV : 1;
		unsigned int                                 : 2;
		unsigned int                            TYPE : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_CMD__GFX09 {
	struct {
		unsigned int                             CMD : 3;
		unsigned int                                 : 1;
		unsigned int                            MODE : 3;
		unsigned int                      CHECK_VMID : 1;
		unsigned int                            DATA : 4;
		unsigned int                                 : 4;
		unsigned int                         WAVE_ID : 4;
		unsigned int                         SIMD_ID : 2;
		unsigned int                                 : 2;
		unsigned int                        QUEUE_ID : 3;
		unsigned int                                 : 1;
		unsigned int                           VM_ID : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_CMD_TIMESTAMP__GFX09 {
	struct {
		unsigned int                       TIMESTAMP : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_CONFIG__GFX09 {
	struct {
		unsigned int                                 : 7;
		unsigned int               OVERRIDE_ALU_BUSY : 1;
		unsigned int                        DEBUG_EN : 1;
		unsigned int              DEBUG_SINGLE_MEMOP : 1;
		unsigned int           DEBUG_ONE_INST_CLAUSE : 1;
		unsigned int           OVERRIDE_LDS_IDX_BUSY : 1;
		unsigned int           EARLY_TA_DONE_DISABLE : 1;
		unsigned int            DUA_FLAT_LOCK_ENABLE : 1;
		unsigned int          DUA_LDS_BYPASS_DISABLE : 1;
		unsigned int   DUA_FLAT_LDS_PINGPONG_DISABLE : 1;
		unsigned int        DISABLE_VMEM_SOFT_CLAUSE : 1;
		unsigned int        DISABLE_SMEM_SOFT_CLAUSE : 1;
		unsigned int     ENABLE_HIPRIO_ON_EXP_RDY_VS : 1;
		unsigned int          PRIO_VAL_ON_EXP_RDY_VS : 2;
		unsigned int                REPLAY_SLEEP_CNT : 7;
		unsigned int      DISABLE_SP_VGPR_WRITE_SKIP : 1;
		unsigned int DISABLE_SP_REDUNDANT_THREAD_GATING : 1;
		unsigned int        DISABLE_FLAT_SOFT_CLAUSE : 1;
		unsigned int        DISABLE_MIMG_SOFT_CLAUSE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_DEBUG_CTRL_LOCAL {
	struct {
		unsigned int                                 : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_DEBUG_STS_GLOBAL {
	struct {
		unsigned int                            BUSY : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_DEBUG_STS_LOCAL {
	struct {
		unsigned int                            BUSY : 1;
		unsigned int                                 : 3;
		unsigned int                      WAVE_LEVEL : 6;
		unsigned int                                 : 2;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_DSM_CNTL {
	struct {
		unsigned int               WAVEFRONT_STALL_0 : 1;
		unsigned int               WAVEFRONT_STALL_1 : 1;
		unsigned int              SPI_BACKPRESSURE_0 : 1;
		unsigned int              SPI_BACKPRESSURE_1 : 1;
		unsigned int                                 : 4;
		unsigned int    SEL_DSM_SGPR_IRRITATOR_DATA0 : 1;
		unsigned int    SEL_DSM_SGPR_IRRITATOR_DATA1 : 1;
		unsigned int        SGPR_ENABLE_SINGLE_WRITE : 1;
		unsigned int                                 : 5;
		unsigned int     SEL_DSM_LDS_IRRITATOR_DATA0 : 1;
		unsigned int     SEL_DSM_LDS_IRRITATOR_DATA1 : 1;
		unsigned int       LDS_ENABLE_SINGLE_WRITE01 : 1;
		unsigned int     SEL_DSM_LDS_IRRITATOR_DATA2 : 1;
		unsigned int     SEL_DSM_LDS_IRRITATOR_DATA3 : 1;
		unsigned int       LDS_ENABLE_SINGLE_WRITE23 : 1;
		unsigned int                                 : 2;
		unsigned int      SEL_DSM_SP_IRRITATOR_DATA0 : 1;
		unsigned int      SEL_DSM_SP_IRRITATOR_DATA1 : 1;
		unsigned int          SP_ENABLE_SINGLE_WRITE : 1;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_DSM_CNTL2 {
	struct {
		unsigned int        SGPR_ENABLE_ERROR_INJECT : 2;
		unsigned int        SGPR_SELECT_INJECT_DELAY : 1;
		unsigned int       LDS_D_ENABLE_ERROR_INJECT : 2;
		unsigned int       LDS_D_SELECT_INJECT_DELAY : 1;
		unsigned int       LDS_I_ENABLE_ERROR_INJECT : 2;
		unsigned int       LDS_I_SELECT_INJECT_DELAY : 1;
		unsigned int          SP_ENABLE_ERROR_INJECT : 2;
		unsigned int          SP_SELECT_INJECT_DELAY : 1;
		unsigned int                                 : 2;
		unsigned int                LDS_INJECT_DELAY : 6;
		unsigned int                 SP_INJECT_DELAY : 6;
		unsigned int                 SQ_INJECT_DELAY : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_DS_0__GFX09 {
	struct {
		unsigned int                         OFFSET0 : 8;
		unsigned int                         OFFSET1 : 8;
		unsigned int                             GDS : 1;
		unsigned int                              OP : 8;
		unsigned int                                 : 1;
		unsigned int                        ENCODING : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_DS_1__GFX09 {
	struct {
		unsigned int                            ADDR : 8;
		unsigned int                           DATA0 : 8;
		unsigned int                           DATA1 : 8;
		unsigned int                            VDST : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_EDC_CNT {
	struct {
		unsigned int                 LDS_D_SEC_COUNT : 2;
		unsigned int                 LDS_D_DED_COUNT : 2;
		unsigned int                 LDS_I_SEC_COUNT : 2;
		unsigned int                 LDS_I_DED_COUNT : 2;
		unsigned int                  SGPR_SEC_COUNT : 2;
		unsigned int                  SGPR_DED_COUNT : 2;
		unsigned int                 VGPR0_SEC_COUNT : 2;
		unsigned int                 VGPR0_DED_COUNT : 2;
		unsigned int                 VGPR1_SEC_COUNT : 2;
		unsigned int                 VGPR1_DED_COUNT : 2;
		unsigned int                 VGPR2_SEC_COUNT : 2;
		unsigned int                 VGPR2_DED_COUNT : 2;
		unsigned int                 VGPR3_SEC_COUNT : 2;
		unsigned int                 VGPR3_DED_COUNT : 2;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_EDC_DED_CNT__GFX09 {
	struct {
		unsigned int                         LDS_DED : 8;
		unsigned int                        SGPR_DED : 8;
		unsigned int                        VGPR_DED : 8;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_EDC_FUE_CNTL {
	struct {
		unsigned int                 BLOCK_FUE_FLAGS : 16;
		unsigned int           FUE_INTERRUPT_ENABLES : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_EDC_INFO__GFX09 {
	struct {
		unsigned int                         WAVE_ID : 4;
		unsigned int                         SIMD_ID : 2;
		unsigned int                          SOURCE : 3;
		unsigned int                           VM_ID : 4;
		unsigned int                                 : 19;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_EDC_SEC_CNT__GFX09 {
	struct {
		unsigned int                         LDS_SEC : 8;
		unsigned int                        SGPR_SEC : 8;
		unsigned int                        VGPR_SEC : 8;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_EXP_0__GFX09 {
	struct {
		unsigned int                              EN : 4;
		unsigned int                             TGT : 6;
		unsigned int                           COMPR : 1;
		unsigned int                            DONE : 1;
		unsigned int                              VM : 1;
		unsigned int                                 : 13;
		unsigned int                        ENCODING : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_EXP_1__GFX09 {
	struct {
		unsigned int                           VSRC0 : 8;
		unsigned int                           VSRC1 : 8;
		unsigned int                           VSRC2 : 8;
		unsigned int                           VSRC3 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_FIFO_SIZES__GFX09 {
	struct {
		unsigned int             INTERRUPT_FIFO_SIZE : 4;
		unsigned int                                 : 4;
		unsigned int                TTRACE_FIFO_SIZE : 4;
		unsigned int                                 : 4;
		unsigned int                 EXPORT_BUF_SIZE : 2;
		unsigned int             VMEM_DATA_FIFO_SIZE : 2;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_FLAT_0__GFX09 {
	struct {
		unsigned int                          OFFSET : 12;
		unsigned int                                 : 1;
		unsigned int                             LDS : 1;
		unsigned int                             SEG : 2;
		unsigned int                             GLC : 1;
		unsigned int                             SLC : 1;
		unsigned int                              OP : 7;
		unsigned int                                 : 1;
		unsigned int                        ENCODING : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_FLAT_1__GFX09 {
	struct {
		unsigned int                            ADDR : 8;
		unsigned int                            DATA : 8;
		unsigned int                           SADDR : 7;
		unsigned int                              NV : 1;
		unsigned int                            VDST : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_FLAT_SCRATCH_WORD0__GFX09 {
	struct {
		unsigned int                            SIZE : 19;
		unsigned int                                 : 13;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_FLAT_SCRATCH_WORD1__GFX09 {
	struct {
		unsigned int                          OFFSET : 24;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_GLBL_0__GFX09 {
	struct {
		unsigned int                          OFFSET : 13;
		unsigned int                             LDS : 1;
		unsigned int                             SEG : 2;
		unsigned int                             GLC : 1;
		unsigned int                             SLC : 1;
		unsigned int                              OP : 7;
		unsigned int                                 : 1;
		unsigned int                        ENCODING : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_GLBL_1__GFX09 {
	struct {
		unsigned int                            ADDR : 8;
		unsigned int                            DATA : 8;
		unsigned int                           SADDR : 7;
		unsigned int                              NV : 1;
		unsigned int                            VDST : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_IMG_RSRC_WORD0__GFX09 {
	struct {
		unsigned int                    BASE_ADDRESS : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_IMG_RSRC_WORD1__GFX09 {
	struct {
		unsigned int                 BASE_ADDRESS_HI : 8;
		unsigned int                         MIN_LOD : 12;
		unsigned int                     DATA_FORMAT : 6;
		unsigned int                      NUM_FORMAT : 4;
		unsigned int                              NV : 1;
		unsigned int                     META_DIRECT : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_IMG_RSRC_WORD2__GFX09 {
	struct {
		unsigned int                           WIDTH : 14;
		unsigned int                          HEIGHT : 14;
		unsigned int                        PERF_MOD : 3;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_IMG_RSRC_WORD3__GFX09 {
	struct {
		unsigned int                       DST_SEL_X : 3;
		unsigned int                       DST_SEL_Y : 3;
		unsigned int                       DST_SEL_Z : 3;
		unsigned int                       DST_SEL_W : 3;
		unsigned int                      BASE_LEVEL : 4;
		unsigned int                      LAST_LEVEL : 4;
		unsigned int                         SW_MODE : 5;
		unsigned int                                 : 3;
		unsigned int                            TYPE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_IMG_RSRC_WORD4__GFX09 {
	struct {
		unsigned int                           DEPTH : 13;
		unsigned int                           PITCH : 16;
		unsigned int                      BC_SWIZZLE : 3;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_IMG_RSRC_WORD5__GFX09 {
	struct {
		unsigned int                      BASE_ARRAY : 13;
		unsigned int                     ARRAY_PITCH : 4;
		unsigned int               META_DATA_ADDRESS : 8;
		unsigned int                     META_LINEAR : 1;
		unsigned int               META_PIPE_ALIGNED : 1;
		unsigned int                 META_RB_ALIGNED : 1;
		unsigned int                         MAX_MIP : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_IMG_RSRC_WORD6__GFX09 {
	struct {
		unsigned int                    MIN_LOD_WARN : 12;
		unsigned int                 COUNTER_BANK_ID : 8;
		unsigned int                  LOD_HDW_CNT_EN : 1;
		unsigned int                  COMPRESSION_EN : 1;
		unsigned int                 ALPHA_IS_ON_MSB : 1;
		unsigned int                 COLOR_TRANSFORM : 1;
		unsigned int                 LOST_ALPHA_BITS : 4;
		unsigned int                 LOST_COLOR_BITS : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_IMG_RSRC_WORD7__GFX09 {
	struct {
		unsigned int               META_DATA_ADDRESS : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_IMG_SAMP_WORD0__GFX09 {
	struct {
		unsigned int                         CLAMP_X : 3;
		unsigned int                         CLAMP_Y : 3;
		unsigned int                         CLAMP_Z : 3;
		unsigned int                 MAX_ANISO_RATIO : 3;
		unsigned int              DEPTH_COMPARE_FUNC : 3;
		unsigned int              FORCE_UNNORMALIZED : 1;
		unsigned int                 ANISO_THRESHOLD : 3;
		unsigned int                  MC_COORD_TRUNC : 1;
		unsigned int                   FORCE_DEGAMMA : 1;
		unsigned int                      ANISO_BIAS : 6;
		unsigned int                     TRUNC_COORD : 1;
		unsigned int               DISABLE_CUBE_WRAP : 1;
		unsigned int                     FILTER_MODE : 2;
		unsigned int                     COMPAT_MODE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_IMG_SAMP_WORD1__GFX09 {
	struct {
		unsigned int                         MIN_LOD : 12;
		unsigned int                         MAX_LOD : 12;
		unsigned int                        PERF_MIP : 4;
		unsigned int                          PERF_Z : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_IMG_SAMP_WORD2__GFX09 {
	struct {
		unsigned int                        LOD_BIAS : 14;
		unsigned int                    LOD_BIAS_SEC : 6;
		unsigned int                   XY_MAG_FILTER : 2;
		unsigned int                   XY_MIN_FILTER : 2;
		unsigned int                        Z_FILTER : 2;
		unsigned int                      MIP_FILTER : 2;
		unsigned int              MIP_POINT_PRECLAMP : 1;
		unsigned int                  BLEND_ZERO_PRT : 1;
		unsigned int                 FILTER_PREC_FIX : 1;
		unsigned int                  ANISO_OVERRIDE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_IMG_SAMP_WORD3__GFX09 {
	struct {
		unsigned int                BORDER_COLOR_PTR : 12;
		unsigned int                    SKIP_DEGAMMA : 1;
		unsigned int                                 : 17;
		unsigned int               BORDER_COLOR_TYPE : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_IND_DATA {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_IND_INDEX__GFX09 {
	struct {
		unsigned int                         WAVE_ID : 4;
		unsigned int                         SIMD_ID : 2;
		unsigned int                       THREAD_ID : 6;
		unsigned int                       AUTO_INCR : 1;
		unsigned int                      FORCE_READ : 1;
		unsigned int                    READ_TIMEOUT : 1;
		unsigned int                       UNINDEXED : 1;
		unsigned int                           INDEX : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_INST__GFX09 {
	struct {
		unsigned int                        ENCODING : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_INTERRUPT_AUTO_MASK {
	struct {
		unsigned int                            MASK : 24;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_INTERRUPT_MSG_CTRL {
	struct {
		unsigned int                           STALL : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_INTERRUPT_WORD_AUTO_CTXID__GFX09 {
	struct {
		unsigned int                    THREAD_TRACE : 1;
		unsigned int                             WLT : 1;
		unsigned int           THREAD_TRACE_BUF_FULL : 1;
		unsigned int                   REG_TIMESTAMP : 1;
		unsigned int                   CMD_TIMESTAMP : 1;
		unsigned int               HOST_CMD_OVERFLOW : 1;
		unsigned int               HOST_REG_OVERFLOW : 1;
		unsigned int                  IMMED_OVERFLOW : 1;
		unsigned int          THREAD_TRACE_UTC_ERROR : 1;
		unsigned int                                 : 15;
		unsigned int                           SE_ID : 2;
		unsigned int                        ENCODING : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_INTERRUPT_WORD_AUTO_HI__GFX09 {
	struct {
		unsigned int                                 : 8;
		unsigned int                           SE_ID : 2;
		unsigned int                        ENCODING : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_INTERRUPT_WORD_AUTO_LO__GFX09 {
	struct {
		unsigned int                    THREAD_TRACE : 1;
		unsigned int                             WLT : 1;
		unsigned int           THREAD_TRACE_BUF_FULL : 1;
		unsigned int                   REG_TIMESTAMP : 1;
		unsigned int                   CMD_TIMESTAMP : 1;
		unsigned int               HOST_CMD_OVERFLOW : 1;
		unsigned int               HOST_REG_OVERFLOW : 1;
		unsigned int                  IMMED_OVERFLOW : 1;
		unsigned int          THREAD_TRACE_UTC_ERROR : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_INTERRUPT_WORD_CMN_CTXID__GFX09 {
	struct {
		unsigned int                                 : 24;
		unsigned int                           SE_ID : 2;
		unsigned int                        ENCODING : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_INTERRUPT_WORD_CMN_HI__GFX09 {
	struct {
		unsigned int                                 : 8;
		unsigned int                           SE_ID : 2;
		unsigned int                        ENCODING : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_INTERRUPT_WORD_WAVE_CTXID__GFX09 {
	struct {
		unsigned int                            DATA : 12;
		unsigned int                           SH_ID : 1;
		unsigned int                            PRIV : 1;
		unsigned int                         WAVE_ID : 4;
		unsigned int                         SIMD_ID : 2;
		unsigned int                           CU_ID : 4;
		unsigned int                           SE_ID : 2;
		unsigned int                        ENCODING : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_INTERRUPT_WORD_WAVE_HI__GFX09 {
	struct {
		unsigned int                           CU_ID : 4;
		unsigned int                           VM_ID : 4;
		unsigned int                           SE_ID : 2;
		unsigned int                        ENCODING : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_INTERRUPT_WORD_WAVE_LO__GFX09 {
	struct {
		unsigned int                            DATA : 24;
		unsigned int                           SH_ID : 1;
		unsigned int                            PRIV : 1;
		unsigned int                         WAVE_ID : 4;
		unsigned int                         SIMD_ID : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_LB_CTR0_CU__GFX09 {
	struct {
		unsigned int                        SH0_MASK : 16;
		unsigned int                        SH1_MASK : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_LB_CTR1_CU__GFX09 {
	struct {
		unsigned int                        SH0_MASK : 16;
		unsigned int                        SH1_MASK : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_LB_CTR2_CU__GFX09 {
	struct {
		unsigned int                        SH0_MASK : 16;
		unsigned int                        SH1_MASK : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_LB_CTR3_CU__GFX09 {
	struct {
		unsigned int                        SH0_MASK : 16;
		unsigned int                        SH1_MASK : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_LB_CTR_CTRL {
	struct {
		unsigned int                           START : 1;
		unsigned int                            LOAD : 1;
		unsigned int                           CLEAR : 1;
		unsigned int                                 : 29;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_LB_CTR_SEL__GFX09 {
	struct {
		unsigned int                            SEL0 : 4;
		unsigned int                            SEL1 : 4;
		unsigned int                            SEL2 : 4;
		unsigned int                            SEL3 : 4;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_LB_DATA0 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_LB_DATA1 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_LB_DATA2 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_LB_DATA3 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_LDS_CLK_CTRL__GFX09 {
	struct {
		unsigned int                 FORCE_CU_ON_SH0 : 16;
		unsigned int                 FORCE_CU_ON_SH1 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_M0_GPR_IDX_WORD__GFX09 {
	struct {
		unsigned int                           INDEX : 8;
		unsigned int                                 : 4;
		unsigned int                       VSRC0_REL : 1;
		unsigned int                       VSRC1_REL : 1;
		unsigned int                       VSRC2_REL : 1;
		unsigned int                        VDST_REL : 1;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_MIMG_0__GFX09 {
	struct {
		unsigned int                             OPM : 1;
		unsigned int                                 : 7;
		unsigned int                           DMASK : 4;
		unsigned int                           UNORM : 1;
		unsigned int                             GLC : 1;
		unsigned int                              DA : 1;
		unsigned int                             A16 : 1;
		unsigned int                             TFE : 1;
		unsigned int                             LWE : 1;
		unsigned int                              OP : 7;
		unsigned int                             SLC : 1;
		unsigned int                        ENCODING : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_MIMG_1__GFX09 {
	struct {
		unsigned int                           VADDR : 8;
		unsigned int                           VDATA : 8;
		unsigned int                           SRSRC : 5;
		unsigned int                           SSAMP : 5;
		unsigned int                                 : 5;
		unsigned int                             D16 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_MTBUF_0__GFX09 {
	struct {
		unsigned int                          OFFSET : 12;
		unsigned int                           OFFEN : 1;
		unsigned int                           IDXEN : 1;
		unsigned int                             GLC : 1;
		unsigned int                              OP : 4;
		unsigned int                            DFMT : 4;
		unsigned int                            NFMT : 3;
		unsigned int                        ENCODING : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_MTBUF_1__GFX09 {
	struct {
		unsigned int                           VADDR : 8;
		unsigned int                           VDATA : 8;
		unsigned int                           SRSRC : 5;
		unsigned int                                 : 1;
		unsigned int                             SLC : 1;
		unsigned int                             TFE : 1;
		unsigned int                         SOFFSET : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_MUBUF_0__GFX09 {
	struct {
		unsigned int                          OFFSET : 12;
		unsigned int                           OFFEN : 1;
		unsigned int                           IDXEN : 1;
		unsigned int                             GLC : 1;
		unsigned int                                 : 1;
		unsigned int                             LDS : 1;
		unsigned int                             SLC : 1;
		unsigned int                              OP : 7;
		unsigned int                                 : 1;
		unsigned int                        ENCODING : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_MUBUF_1__GFX09 {
	struct {
		unsigned int                           VADDR : 8;
		unsigned int                           VDATA : 8;
		unsigned int                           SRSRC : 5;
		unsigned int                                 : 2;
		unsigned int                             TFE : 1;
		unsigned int                         SOFFSET : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_PERFCOUNTER0_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_PERFCOUNTER0_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_PERFCOUNTER0_SELECT {
	struct {
		unsigned int                        PERF_SEL : 9;
		unsigned int                                 : 3;
		unsigned int                   SQC_BANK_MASK : 4;
		unsigned int          SQC_CLIENT_MASK__GFX09 : 4;
		unsigned int                        SPM_MODE : 4;
		unsigned int                SIMD_MASK__GFX09 : 4;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_PERFCOUNTER10_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_PERFCOUNTER10_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_PERFCOUNTER10_SELECT {
	struct {
		unsigned int                        PERF_SEL : 9;
		unsigned int                                 : 3;
		unsigned int                   SQC_BANK_MASK : 4;
		unsigned int          SQC_CLIENT_MASK__GFX09 : 4;
		unsigned int                        SPM_MODE : 4;
		unsigned int                SIMD_MASK__GFX09 : 4;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_PERFCOUNTER11_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_PERFCOUNTER11_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_PERFCOUNTER11_SELECT {
	struct {
		unsigned int                        PERF_SEL : 9;
		unsigned int                                 : 3;
		unsigned int                   SQC_BANK_MASK : 4;
		unsigned int          SQC_CLIENT_MASK__GFX09 : 4;
		unsigned int                        SPM_MODE : 4;
		unsigned int                SIMD_MASK__GFX09 : 4;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_PERFCOUNTER12_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_PERFCOUNTER12_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_PERFCOUNTER12_SELECT {
	struct {
		unsigned int                        PERF_SEL : 9;
		unsigned int                                 : 3;
		unsigned int                   SQC_BANK_MASK : 4;
		unsigned int          SQC_CLIENT_MASK__GFX09 : 4;
		unsigned int                        SPM_MODE : 4;
		unsigned int                SIMD_MASK__GFX09 : 4;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_PERFCOUNTER13_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_PERFCOUNTER13_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_PERFCOUNTER13_SELECT {
	struct {
		unsigned int                        PERF_SEL : 9;
		unsigned int                                 : 3;
		unsigned int                   SQC_BANK_MASK : 4;
		unsigned int          SQC_CLIENT_MASK__GFX09 : 4;
		unsigned int                        SPM_MODE : 4;
		unsigned int                SIMD_MASK__GFX09 : 4;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_PERFCOUNTER14_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_PERFCOUNTER14_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_PERFCOUNTER14_SELECT {
	struct {
		unsigned int                        PERF_SEL : 9;
		unsigned int                                 : 3;
		unsigned int                   SQC_BANK_MASK : 4;
		unsigned int          SQC_CLIENT_MASK__GFX09 : 4;
		unsigned int                        SPM_MODE : 4;
		unsigned int                SIMD_MASK__GFX09 : 4;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_PERFCOUNTER15_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_PERFCOUNTER15_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_PERFCOUNTER15_SELECT {
	struct {
		unsigned int                        PERF_SEL : 9;
		unsigned int                                 : 3;
		unsigned int                   SQC_BANK_MASK : 4;
		unsigned int          SQC_CLIENT_MASK__GFX09 : 4;
		unsigned int                        SPM_MODE : 4;
		unsigned int                SIMD_MASK__GFX09 : 4;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_PERFCOUNTER1_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_PERFCOUNTER1_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_PERFCOUNTER1_SELECT {
	struct {
		unsigned int                        PERF_SEL : 9;
		unsigned int                                 : 3;
		unsigned int                   SQC_BANK_MASK : 4;
		unsigned int          SQC_CLIENT_MASK__GFX09 : 4;
		unsigned int                        SPM_MODE : 4;
		unsigned int                SIMD_MASK__GFX09 : 4;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_PERFCOUNTER2_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_PERFCOUNTER2_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_PERFCOUNTER2_SELECT {
	struct {
		unsigned int                        PERF_SEL : 9;
		unsigned int                                 : 3;
		unsigned int                   SQC_BANK_MASK : 4;
		unsigned int          SQC_CLIENT_MASK__GFX09 : 4;
		unsigned int                        SPM_MODE : 4;
		unsigned int                SIMD_MASK__GFX09 : 4;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_PERFCOUNTER3_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_PERFCOUNTER3_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_PERFCOUNTER3_SELECT {
	struct {
		unsigned int                        PERF_SEL : 9;
		unsigned int                                 : 3;
		unsigned int                   SQC_BANK_MASK : 4;
		unsigned int          SQC_CLIENT_MASK__GFX09 : 4;
		unsigned int                        SPM_MODE : 4;
		unsigned int                SIMD_MASK__GFX09 : 4;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_PERFCOUNTER4_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_PERFCOUNTER4_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_PERFCOUNTER4_SELECT {
	struct {
		unsigned int                        PERF_SEL : 9;
		unsigned int                                 : 3;
		unsigned int                   SQC_BANK_MASK : 4;
		unsigned int          SQC_CLIENT_MASK__GFX09 : 4;
		unsigned int                        SPM_MODE : 4;
		unsigned int                SIMD_MASK__GFX09 : 4;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_PERFCOUNTER5_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_PERFCOUNTER5_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_PERFCOUNTER5_SELECT {
	struct {
		unsigned int                        PERF_SEL : 9;
		unsigned int                                 : 3;
		unsigned int                   SQC_BANK_MASK : 4;
		unsigned int          SQC_CLIENT_MASK__GFX09 : 4;
		unsigned int                        SPM_MODE : 4;
		unsigned int                SIMD_MASK__GFX09 : 4;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_PERFCOUNTER6_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_PERFCOUNTER6_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_PERFCOUNTER6_SELECT {
	struct {
		unsigned int                        PERF_SEL : 9;
		unsigned int                                 : 3;
		unsigned int                   SQC_BANK_MASK : 4;
		unsigned int          SQC_CLIENT_MASK__GFX09 : 4;
		unsigned int                        SPM_MODE : 4;
		unsigned int                SIMD_MASK__GFX09 : 4;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_PERFCOUNTER7_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_PERFCOUNTER7_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_PERFCOUNTER7_SELECT {
	struct {
		unsigned int                        PERF_SEL : 9;
		unsigned int                                 : 3;
		unsigned int                   SQC_BANK_MASK : 4;
		unsigned int          SQC_CLIENT_MASK__GFX09 : 4;
		unsigned int                        SPM_MODE : 4;
		unsigned int                SIMD_MASK__GFX09 : 4;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_PERFCOUNTER8_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_PERFCOUNTER8_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_PERFCOUNTER8_SELECT {
	struct {
		unsigned int                        PERF_SEL : 9;
		unsigned int                                 : 3;
		unsigned int                   SQC_BANK_MASK : 4;
		unsigned int          SQC_CLIENT_MASK__GFX09 : 4;
		unsigned int                        SPM_MODE : 4;
		unsigned int                SIMD_MASK__GFX09 : 4;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_PERFCOUNTER9_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_PERFCOUNTER9_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_PERFCOUNTER9_SELECT {
	struct {
		unsigned int                        PERF_SEL : 9;
		unsigned int                                 : 3;
		unsigned int                   SQC_BANK_MASK : 4;
		unsigned int          SQC_CLIENT_MASK__GFX09 : 4;
		unsigned int                        SPM_MODE : 4;
		unsigned int                SIMD_MASK__GFX09 : 4;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_PERFCOUNTER_CTRL {
	struct {
		unsigned int                           PS_EN : 1;
		unsigned int                           VS_EN : 1;
		unsigned int                           GS_EN : 1;
		unsigned int                           ES_EN : 1;
		unsigned int                           HS_EN : 1;
		unsigned int                           LS_EN : 1;
		unsigned int                           CS_EN : 1;
		unsigned int                                 : 1;
		unsigned int                       CNTR_RATE : 5;
		unsigned int                   DISABLE_FLUSH : 1;
		unsigned int                                 : 18;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_PERFCOUNTER_CTRL2 {
	struct {
		unsigned int                        FORCE_EN : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_PERFCOUNTER_MASK__GFX09 {
	struct {
		unsigned int                        SH0_MASK : 16;
		unsigned int                        SH1_MASK : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_POWER_THROTTLE__GFX09 {
	struct {
		unsigned int                       MIN_POWER : 14;
		unsigned int                                 : 2;
		unsigned int                       MAX_POWER : 14;
		unsigned int                    PHASE_OFFSET : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_POWER_THROTTLE2__GFX09 {
	struct {
		unsigned int                 MAX_POWER_DELTA : 14;
		unsigned int                                 : 2;
		unsigned int        SHORT_TERM_INTERVAL_SIZE : 10;
		unsigned int                                 : 1;
		unsigned int        LONG_TERM_INTERVAL_RATIO : 4;
		unsigned int                   USE_REF_CLOCK : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_RANDOM_WAVE_PRI {
	struct {
		unsigned int                             RET : 7;
		unsigned int                             RUI : 3;
		unsigned int                             RNG : 14;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_REG_CREDITS__GFX09 {
	struct {
		unsigned int                    SRBM_CREDITS : 6;
		unsigned int                                 : 2;
		unsigned int                     CMD_CREDITS : 4;
		unsigned int                                 : 16;
		unsigned int                        REG_BUSY : 1;
		unsigned int                   SRBM_OVERFLOW : 1;
		unsigned int                  IMMED_OVERFLOW : 1;
		unsigned int                    CMD_OVERFLOW : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_REG_TIMESTAMP__GFX09 {
	struct {
		unsigned int                       TIMESTAMP : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_RUNTIME_CONFIG {
	struct {
		unsigned int    ENABLE_TEX_ARB_OLDEST__GFX09 : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_SCRATCH_0__GFX09 {
	struct {
		unsigned int                          OFFSET : 13;
		unsigned int                             LDS : 1;
		unsigned int                             SEG : 2;
		unsigned int                             GLC : 1;
		unsigned int                             SLC : 1;
		unsigned int                              OP : 7;
		unsigned int                                 : 1;
		unsigned int                        ENCODING : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_SCRATCH_1__GFX09 {
	struct {
		unsigned int                            ADDR : 8;
		unsigned int                            DATA : 8;
		unsigned int                           SADDR : 7;
		unsigned int                              NV : 1;
		unsigned int                            VDST : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_SHADER_TBA_HI {
	struct {
		unsigned int                         ADDR_HI : 8;
		unsigned int                                 : 23;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_SHADER_TBA_LO {
	struct {
		unsigned int                         ADDR_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_SHADER_TMA_HI {
	struct {
		unsigned int                         ADDR_HI : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_SHADER_TMA_LO {
	struct {
		unsigned int                         ADDR_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_SMEM_0__GFX09 {
	struct {
		unsigned int                           SBASE : 6;
		unsigned int                           SDATA : 7;
		unsigned int                                 : 1;
		unsigned int                      SOFFSET_EN : 1;
		unsigned int                              NV : 1;
		unsigned int                             GLC : 1;
		unsigned int                             IMM : 1;
		unsigned int                              OP : 8;
		unsigned int                        ENCODING : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_SMEM_1__GFX09 {
	struct {
		unsigned int                          OFFSET : 21;
		unsigned int                                 : 4;
		unsigned int                         SOFFSET : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_SOP1__GFX09 {
	struct {
		unsigned int                           SSRC0 : 8;
		unsigned int                              OP : 8;
		unsigned int                            SDST : 7;
		unsigned int                        ENCODING : 9;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_SOP2__GFX09 {
	struct {
		unsigned int                           SSRC0 : 8;
		unsigned int                           SSRC1 : 8;
		unsigned int                            SDST : 7;
		unsigned int                              OP : 7;
		unsigned int                        ENCODING : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_SOPC__GFX09 {
	struct {
		unsigned int                           SSRC0 : 8;
		unsigned int                           SSRC1 : 8;
		unsigned int                              OP : 7;
		unsigned int                        ENCODING : 9;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_SOPK__GFX09 {
	struct {
		unsigned int                          SIMM16 : 16;
		unsigned int                            SDST : 7;
		unsigned int                              OP : 5;
		unsigned int                        ENCODING : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_SOPP__GFX09 {
	struct {
		unsigned int                          SIMM16 : 16;
		unsigned int                              OP : 7;
		unsigned int                        ENCODING : 9;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_TEX_CLK_CTRL__GFX09 {
	struct {
		unsigned int                 FORCE_CU_ON_SH0 : 16;
		unsigned int                 FORCE_CU_ON_SH1 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_THREAD_TRACE_BASE__GFX09 {
	struct {
		unsigned int                            ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_THREAD_TRACE_BASE2__GFX09 {
	struct {
		unsigned int                         ADDR_HI : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_THREAD_TRACE_CNTR__GFX09 {
	struct {
		unsigned int                            CNTR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_THREAD_TRACE_CTRL__GFX09 {
	struct {
		unsigned int                                 : 31;
		unsigned int                    RESET_BUFFER : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_THREAD_TRACE_HIWATER__GFX09 {
	struct {
		unsigned int                         HIWATER : 3;
		unsigned int                                 : 29;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_THREAD_TRACE_MASK__GFX09 {
	struct {
		unsigned int                          CU_SEL : 5;
		unsigned int                          SH_SEL : 1;
		unsigned int                                 : 1;
		unsigned int                    REG_STALL_EN : 1;
		unsigned int                         SIMD_EN : 4;
		unsigned int                      VM_ID_MASK : 2;
		unsigned int                    SPI_STALL_EN : 1;
		unsigned int                     SQ_STALL_EN : 1;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_THREAD_TRACE_MODE__GFX09 {
	struct {
		unsigned int                         MASK_PS : 3;
		unsigned int                         MASK_VS : 3;
		unsigned int                         MASK_GS : 3;
		unsigned int                         MASK_ES : 3;
		unsigned int                         MASK_HS : 3;
		unsigned int                         MASK_LS : 3;
		unsigned int                         MASK_CS : 3;
		unsigned int                            MODE : 2;
		unsigned int                    CAPTURE_MODE : 2;
		unsigned int                    AUTOFLUSH_EN : 1;
		unsigned int                      TC_PERF_EN : 1;
		unsigned int                      ISSUE_MASK : 2;
		unsigned int                       TEST_MODE : 1;
		unsigned int                    INTERRUPT_EN : 1;
		unsigned int                            WRAP : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_THREAD_TRACE_PERF_MASK__GFX09 {
	struct {
		unsigned int                        SH0_MASK : 16;
		unsigned int                        SH1_MASK : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_THREAD_TRACE_SIZE__GFX09 {
	struct {
		unsigned int                            SIZE : 22;
		unsigned int                                 : 10;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_THREAD_TRACE_STATUS__GFX09 {
	struct {
		unsigned int                  FINISH_PENDING : 10;
		unsigned int                                 : 6;
		unsigned int                     FINISH_DONE : 10;
		unsigned int                                 : 2;
		unsigned int                       UTC_ERROR : 1;
		unsigned int                         NEW_BUF : 1;
		unsigned int                            BUSY : 1;
		unsigned int                            FULL : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_THREAD_TRACE_TOKEN_MASK__GFX09 {
	struct {
		unsigned int                      TOKEN_MASK : 16;
		unsigned int                        REG_MASK : 8;
		unsigned int               REG_DROP_ON_STALL : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_THREAD_TRACE_TOKEN_MASK2__GFX09 {
	struct {
		unsigned int                       INST_MASK : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_THREAD_TRACE_USERDATA_0 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_THREAD_TRACE_USERDATA_1 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_THREAD_TRACE_USERDATA_2 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_THREAD_TRACE_USERDATA_3 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_THREAD_TRACE_WORD_CMN__GFX09 {
	struct {
		unsigned int                      TOKEN_TYPE : 4;
		unsigned int                      TIME_DELTA : 1;
		unsigned int                                 : 11;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_THREAD_TRACE_WORD_EVENT__GFX09 {
	struct {
		unsigned int                      TOKEN_TYPE : 4;
		unsigned int                      TIME_DELTA : 1;
		unsigned int                           SH_ID : 1;
		unsigned int                           STAGE : 3;
		unsigned int                                 : 1;
		unsigned int                      EVENT_TYPE : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_THREAD_TRACE_WORD_INST__GFX09 {
	struct {
		unsigned int                      TOKEN_TYPE : 4;
		unsigned int                      TIME_DELTA : 1;
		unsigned int                         WAVE_ID : 4;
		unsigned int                         SIMD_ID : 2;
		unsigned int                       INST_TYPE : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__GFX09 {
	struct {
		unsigned int                      TOKEN_TYPE : 4;
		unsigned int                      TIME_DELTA : 1;
		unsigned int                         WAVE_ID : 4;
		unsigned int                         SIMD_ID : 2;
		unsigned int                                 : 4;
		unsigned int                      TRAP_ERROR : 1;
		unsigned int                           PC_LO : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_THREAD_TRACE_WORD_INST_PC_2_OF_2__GFX09 {
	struct {
		unsigned int                           PC_HI : 24;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__GFX09 {
	struct {
		unsigned int                      TOKEN_TYPE : 4;
		unsigned int                      TIME_DELTA : 1;
		unsigned int                           SH_ID : 1;
		unsigned int                           CU_ID : 4;
		unsigned int                         WAVE_ID : 4;
		unsigned int                         SIMD_ID : 2;
		unsigned int                         DATA_LO : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_THREAD_TRACE_WORD_INST_USERDATA_2_OF_2__GFX09 {
	struct {
		unsigned int                         DATA_HI : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_THREAD_TRACE_WORD_ISSUE__GFX09 {
	struct {
		unsigned int                      TOKEN_TYPE : 4;
		unsigned int                      TIME_DELTA : 1;
		unsigned int                         SIMD_ID : 2;
		unsigned int                                 : 1;
		unsigned int                           INST0 : 2;
		unsigned int                           INST1 : 2;
		unsigned int                           INST2 : 2;
		unsigned int                           INST3 : 2;
		unsigned int                           INST4 : 2;
		unsigned int                           INST5 : 2;
		unsigned int                           INST6 : 2;
		unsigned int                           INST7 : 2;
		unsigned int                           INST8 : 2;
		unsigned int                           INST9 : 2;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_THREAD_TRACE_WORD_MISC__GFX09 {
	struct {
		unsigned int                      TOKEN_TYPE : 4;
		unsigned int                      TIME_DELTA : 8;
		unsigned int                           SH_ID : 1;
		unsigned int                 MISC_TOKEN_TYPE : 3;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_THREAD_TRACE_WORD_PERF_1_OF_2__GFX09 {
	struct {
		unsigned int                      TOKEN_TYPE : 4;
		unsigned int                      TIME_DELTA : 1;
		unsigned int                           SH_ID : 1;
		unsigned int                           CU_ID : 4;
		unsigned int                       CNTR_BANK : 2;
		unsigned int                           CNTR0 : 13;
		unsigned int                        CNTR1_LO : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_THREAD_TRACE_WORD_PERF_2_OF_2__GFX09 {
	struct {
		unsigned int                        CNTR1_HI : 6;
		unsigned int                           CNTR2 : 13;
		unsigned int                           CNTR3 : 13;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_THREAD_TRACE_WORD_REG_1_OF_2__GFX09 {
	struct {
		unsigned int                      TOKEN_TYPE : 4;
		unsigned int                      TIME_DELTA : 1;
		unsigned int                         PIPE_ID : 2;
		unsigned int                           ME_ID : 2;
		unsigned int                REG_DROPPED_PREV : 1;
		unsigned int                        REG_TYPE : 3;
		unsigned int                                 : 1;
		unsigned int                        REG_PRIV : 1;
		unsigned int                          REG_OP : 1;
		unsigned int                        REG_ADDR : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_THREAD_TRACE_WORD_REG_2_OF_2__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__GFX09 {
	struct {
		unsigned int                      TOKEN_TYPE : 4;
		unsigned int                      TIME_DELTA : 1;
		unsigned int                         PIPE_ID : 2;
		unsigned int                           ME_ID : 2;
		unsigned int                        REG_ADDR : 7;
		unsigned int                         DATA_LO : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_THREAD_TRACE_WORD_REG_CS_2_OF_2__GFX09 {
	struct {
		unsigned int                         DATA_HI : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_THREAD_TRACE_WORD_TIMESTAMP_1_OF_2__GFX09 {
	struct {
		unsigned int                      TOKEN_TYPE : 4;
		unsigned int                                 : 12;
		unsigned int                         TIME_LO : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_THREAD_TRACE_WORD_TIMESTAMP_2_OF_2__GFX09 {
	struct {
		unsigned int                         TIME_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_THREAD_TRACE_WORD_WAVE__GFX09 {
	struct {
		unsigned int                      TOKEN_TYPE : 4;
		unsigned int                      TIME_DELTA : 1;
		unsigned int                           SH_ID : 1;
		unsigned int                           CU_ID : 4;
		unsigned int                         WAVE_ID : 4;
		unsigned int                         SIMD_ID : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_THREAD_TRACE_WORD_WAVE_START__GFX09 {
	struct {
		unsigned int                      TOKEN_TYPE : 4;
		unsigned int                      TIME_DELTA : 1;
		unsigned int                           SH_ID : 1;
		unsigned int                           CU_ID : 4;
		unsigned int                         WAVE_ID : 4;
		unsigned int                         SIMD_ID : 2;
		unsigned int                      DISPATCHER : 5;
		unsigned int          VS_NO_ALLOC_OR_GROUPED : 1;
		unsigned int                           COUNT : 7;
		unsigned int                           TG_ID : 3;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_THREAD_TRACE_WPTR__GFX09 {
	struct {
		unsigned int                            WPTR : 30;
		unsigned int                     READ_OFFSET : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_TIME_HI {
	struct {
		unsigned int                            TIME : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_TIME_LO {
	struct {
		unsigned int                            TIME : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_UTCL1_CNTL1__GFX09 {
	struct {
		unsigned int                FORCE_4K_L2_RESP : 1;
		unsigned int                   GPUVM_64K_DEF : 1;
		unsigned int                 GPUVM_PERM_MODE : 1;
		unsigned int                       RESP_MODE : 2;
		unsigned int                 RESP_FAULT_MODE : 2;
		unsigned int                        CLIENTID : 9;
		unsigned int                      USERVM_DIS : 1;
		unsigned int               ENABLE_PUSH_LFIFO : 1;
		unsigned int            ENABLE_LFIFO_PRI_ARB : 1;
		unsigned int             REG_INVALIDATE_VMID : 4;
		unsigned int         REG_INVALIDATE_ALL_VMID : 1;
		unsigned int           REG_INVALIDATE_TOGGLE : 1;
		unsigned int              REG_INVALIDATE_ALL : 1;
		unsigned int                      FORCE_MISS : 1;
		unsigned int                  FORCE_IN_ORDER : 1;
		unsigned int          REDUCE_FIFO_DEPTH_BY_2 : 2;
		unsigned int          REDUCE_CACHE_SIZE_BY_2 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_UTCL1_CNTL2__GFX09 {
	struct {
		unsigned int                           SPARE : 8;
		unsigned int              LFIFO_SCAN_DISABLE : 1;
		unsigned int                  MTYPE_OVRD_DIS : 1;
		unsigned int                      LINE_VALID : 1;
		unsigned int                         DIS_EDC : 1;
		unsigned int                  GPUVM_INV_MODE : 1;
		unsigned int                   SHOOTDOWN_OPT : 1;
		unsigned int                     FORCE_SNOOP : 1;
		unsigned int             FORCE_GPUVM_INV_ACK : 1;
		unsigned int                     RETRY_TIMER : 7;
		unsigned int                                 : 3;
		unsigned int            FORCE_FRAG_2M_TO_64K : 1;
		unsigned int                                 : 1;
		unsigned int                   PREFETCH_PAGE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_UTCL1_STATUS__GFX09 {
	struct {
		unsigned int                  FAULT_DETECTED : 1;
		unsigned int                  RETRY_DETECTED : 1;
		unsigned int                    PRT_DETECTED : 1;
		unsigned int                                 : 13;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_VINTRP__GFX09 {
	struct {
		unsigned int                            VSRC : 8;
		unsigned int                        ATTRCHAN : 2;
		unsigned int                            ATTR : 6;
		unsigned int                              OP : 2;
		unsigned int                            VDST : 8;
		unsigned int                        ENCODING : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_VOP1__GFX09 {
	struct {
		unsigned int                            SRC0 : 9;
		unsigned int                              OP : 8;
		unsigned int                            VDST : 8;
		unsigned int                        ENCODING : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_VOP2__GFX09 {
	struct {
		unsigned int                            SRC0 : 9;
		unsigned int                           VSRC1 : 8;
		unsigned int                            VDST : 8;
		unsigned int                              OP : 6;
		unsigned int                        ENCODING : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_VOP3P_0__GFX09 {
	struct {
		unsigned int                            VDST : 8;
		unsigned int                          NEG_HI : 3;
		unsigned int                          OP_SEL : 3;
		unsigned int                     OP_SEL_HI_2 : 1;
		unsigned int                           CLAMP : 1;
		unsigned int                              OP : 7;
		unsigned int                        ENCODING : 9;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_VOP3P_1__GFX09 {
	struct {
		unsigned int                            SRC0 : 9;
		unsigned int                            SRC1 : 9;
		unsigned int                            SRC2 : 9;
		unsigned int                       OP_SEL_HI : 2;
		unsigned int                             NEG : 3;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_VOP3_0__GFX09 {
	struct {
		unsigned int                            VDST : 8;
		unsigned int                             ABS : 3;
		unsigned int                          OP_SEL : 4;
		unsigned int                           CLAMP : 1;
		unsigned int                              OP : 10;
		unsigned int                        ENCODING : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_VOP3_0_SDST_ENC__GFX09 {
	struct {
		unsigned int                            VDST : 8;
		unsigned int                            SDST : 7;
		unsigned int                           CLAMP : 1;
		unsigned int                              OP : 10;
		unsigned int                        ENCODING : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_VOP3_1__GFX09 {
	struct {
		unsigned int                            SRC0 : 9;
		unsigned int                            SRC1 : 9;
		unsigned int                            SRC2 : 9;
		unsigned int                            OMOD : 2;
		unsigned int                             NEG : 3;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_VOPC__GFX09 {
	struct {
		unsigned int                            SRC0 : 9;
		unsigned int                           VSRC1 : 8;
		unsigned int                              OP : 8;
		unsigned int                        ENCODING : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_VOP_DPP__GFX09 {
	struct {
		unsigned int                            SRC0 : 8;
		unsigned int                        DPP_CTRL : 9;
		unsigned int                                 : 2;
		unsigned int                      BOUND_CTRL : 1;
		unsigned int                        SRC0_NEG : 1;
		unsigned int                        SRC0_ABS : 1;
		unsigned int                        SRC1_NEG : 1;
		unsigned int                        SRC1_ABS : 1;
		unsigned int                       BANK_MASK : 4;
		unsigned int                        ROW_MASK : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_VOP_SDWA__GFX09 {
	struct {
		unsigned int                            SRC0 : 8;
		unsigned int                         DST_SEL : 3;
		unsigned int                      DST_UNUSED : 2;
		unsigned int                           CLAMP : 1;
		unsigned int                            OMOD : 2;
		unsigned int                        SRC0_SEL : 3;
		unsigned int                       SRC0_SEXT : 1;
		unsigned int                        SRC0_NEG : 1;
		unsigned int                        SRC0_ABS : 1;
		unsigned int                                 : 1;
		unsigned int                              S0 : 1;
		unsigned int                        SRC1_SEL : 3;
		unsigned int                       SRC1_SEXT : 1;
		unsigned int                        SRC1_NEG : 1;
		unsigned int                        SRC1_ABS : 1;
		unsigned int                                 : 1;
		unsigned int                              S1 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_VOP_SDWA_SDST_ENC__GFX09 {
	struct {
		unsigned int                            SRC0 : 8;
		unsigned int                            SDST : 7;
		unsigned int                              SD : 1;
		unsigned int                        SRC0_SEL : 3;
		unsigned int                       SRC0_SEXT : 1;
		unsigned int                        SRC0_NEG : 1;
		unsigned int                        SRC0_ABS : 1;
		unsigned int                                 : 1;
		unsigned int                              S0 : 1;
		unsigned int                        SRC1_SEL : 3;
		unsigned int                       SRC1_SEXT : 1;
		unsigned int                        SRC1_NEG : 1;
		unsigned int                        SRC1_ABS : 1;
		unsigned int                                 : 1;
		unsigned int                              S1 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_WAVE_EXEC_HI {
	struct {
		unsigned int                         EXEC_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_WAVE_EXEC_LO {
	struct {
		unsigned int                         EXEC_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_WAVE_FLUSH_IB {
	struct {
		unsigned int                                 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_WAVE_GPR_ALLOC {
	struct {
		unsigned int                       VGPR_BASE : 8;
		unsigned int                       VGPR_SIZE : 8;
		unsigned int                       SGPR_BASE : 8;
		unsigned int                       SGPR_SIZE : 4;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_WAVE_HW_ID__GFX09 {
	struct {
		unsigned int                         WAVE_ID : 4;
		unsigned int                         SIMD_ID : 2;
		unsigned int                         PIPE_ID : 2;
		unsigned int                           CU_ID : 4;
		unsigned int                           SH_ID : 1;
		unsigned int                           SE_ID : 2;
		unsigned int                                 : 1;
		unsigned int                           TG_ID : 4;
		unsigned int                           VM_ID : 4;
		unsigned int                        QUEUE_ID : 3;
		unsigned int                        STATE_ID : 3;
		unsigned int                           ME_ID : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_WAVE_IB_DBG0__GFX09 {
	struct {
		unsigned int                         IBUF_ST : 3;
		unsigned int                      PC_INVALID : 1;
		unsigned int                    NEED_NEXT_DW : 1;
		unsigned int                 NO_PREFETCH_CNT : 3;
		unsigned int                       IBUF_RPTR : 2;
		unsigned int                       IBUF_WPTR : 2;
		unsigned int                                 : 4;
		unsigned int                     INST_STR_ST : 4;
		unsigned int                                 : 4;
		unsigned int                          ECC_ST : 2;
		unsigned int                          IS_HYB : 1;
		unsigned int                         HYB_CNT : 2;
		unsigned int                            KILL : 1;
		unsigned int                NEED_KILL_IFETCH : 1;
		unsigned int              NO_PREFETCH_CNT_HI : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_WAVE_IB_DBG1__GFX09 {
	struct {
		unsigned int                          IXNACK : 1;
		unsigned int                           XNACK : 1;
		unsigned int                   TA_NEED_RESET : 1;
		unsigned int                                 : 1;
		unsigned int                            XCNT : 5;
		unsigned int                                 : 2;
		unsigned int                            QCNT : 5;
		unsigned int                                 : 2;
		unsigned int                            RCNT : 5;
		unsigned int                                 : 2;
		unsigned int                        MISC_CNT : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_WAVE_IB_STS {
	struct {
		unsigned int                          VM_CNT : 4;
		unsigned int                         EXP_CNT : 3;
		unsigned int                                 : 1;
		unsigned int                        LGKM_CNT : 4;
		unsigned int                        VALU_CNT : 3;
		unsigned int                    FIRST_REPLAY : 1;
		unsigned int                            RCNT : 6;
		unsigned int                       VM_CNT_HI : 2;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_WAVE_INST_DW0 {
	struct {
		unsigned int                        INST_DW0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_WAVE_INST_DW1__GFX09 {
	struct {
		unsigned int                        INST_DW1 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_WAVE_LDS_ALLOC {
	struct {
		unsigned int                        LDS_BASE : 9;
		unsigned int                                 : 3;
		unsigned int                        LDS_SIZE : 9;
		unsigned int                                 : 3;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_WAVE_M0 {
	struct {
		unsigned int                              M0 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_WAVE_MODE__GFX09 {
	struct {
		unsigned int                        FP_ROUND : 4;
		unsigned int                       FP_DENORM : 4;
		unsigned int                      DX10_CLAMP : 1;
		unsigned int                            IEEE : 1;
		unsigned int                     LOD_CLAMPED : 1;
		unsigned int                        DEBUG_EN : 1;
		unsigned int                         EXCP_EN : 9;
		unsigned int                                 : 2;
		unsigned int                       FP16_OVFL : 1;
		unsigned int                    POPS_PACKER0 : 1;
		unsigned int                    POPS_PACKER1 : 1;
		unsigned int                    DISABLE_PERF : 1;
		unsigned int                      GPR_IDX_EN : 1;
		unsigned int                           VSKIP : 1;
		unsigned int                             CSP : 3;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_WAVE_PC_HI {
	struct {
		unsigned int                           PC_HI : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_WAVE_PC_LO {
	struct {
		unsigned int                           PC_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_WAVE_STATUS__GFX09 {
	struct {
		unsigned int                             SCC : 1;
		unsigned int                        SPI_PRIO : 2;
		unsigned int                       USER_PRIO : 2;
		unsigned int                            PRIV : 1;
		unsigned int                         TRAP_EN : 1;
		unsigned int                       TTRACE_EN : 1;
		unsigned int                      EXPORT_RDY : 1;
		unsigned int                           EXECZ : 1;
		unsigned int                            VCCZ : 1;
		unsigned int                           IN_TG : 1;
		unsigned int                      IN_BARRIER : 1;
		unsigned int                            HALT : 1;
		unsigned int                            TRAP : 1;
		unsigned int                    TTRACE_CU_EN : 1;
		unsigned int                           VALID : 1;
		unsigned int                         ECC_ERR : 1;
		unsigned int                     SKIP_EXPORT : 1;
		unsigned int                         PERF_EN : 1;
		unsigned int                   COND_DBG_USER : 1;
		unsigned int                    COND_DBG_SYS : 1;
		unsigned int                    ALLOW_REPLAY : 1;
		unsigned int                      FATAL_HALT : 1;
		unsigned int                                 : 3;
		unsigned int                     MUST_EXPORT : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_WAVE_TRAPSTS__GFX09 {
	struct {
		unsigned int                            EXCP : 9;
		unsigned int                                 : 1;
		unsigned int                         SAVECTX : 1;
		unsigned int                    ILLEGAL_INST : 1;
		unsigned int                         EXCP_HI : 3;
		unsigned int                                 : 1;
		unsigned int                      EXCP_CYCLE : 6;
		unsigned int                                 : 6;
		unsigned int                     XNACK_ERROR : 1;
		unsigned int                         DP_RATE : 3;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_WAVE_TTMP0 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_WAVE_TTMP1 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_WAVE_TTMP10 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_WAVE_TTMP11 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_WAVE_TTMP12 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_WAVE_TTMP13 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_WAVE_TTMP14 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_WAVE_TTMP15 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_WAVE_TTMP2 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_WAVE_TTMP3 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_WAVE_TTMP4 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_WAVE_TTMP5 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_WAVE_TTMP6 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_WAVE_TTMP7 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_WAVE_TTMP8 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_WAVE_TTMP9 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_WREXEC_EXEC_HI {
	struct {
		unsigned int                         ADDR_HI : 16;
		unsigned int                                 : 10;
		unsigned int                      FIRST_WAVE : 1;
		unsigned int                      ATC__GFX09 : 1;
		unsigned int                           MTYPE : 3;
		unsigned int                             MSB : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SQ_WREXEC_EXEC_LO {
	struct {
		unsigned int                         ADDR_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SX_BLEND_OPT_CONTROL {
	struct {
		unsigned int          MRT0_COLOR_OPT_DISABLE : 1;
		unsigned int          MRT0_ALPHA_OPT_DISABLE : 1;
		unsigned int                                 : 2;
		unsigned int          MRT1_COLOR_OPT_DISABLE : 1;
		unsigned int          MRT1_ALPHA_OPT_DISABLE : 1;
		unsigned int                                 : 2;
		unsigned int          MRT2_COLOR_OPT_DISABLE : 1;
		unsigned int          MRT2_ALPHA_OPT_DISABLE : 1;
		unsigned int                                 : 2;
		unsigned int          MRT3_COLOR_OPT_DISABLE : 1;
		unsigned int          MRT3_ALPHA_OPT_DISABLE : 1;
		unsigned int                                 : 2;
		unsigned int          MRT4_COLOR_OPT_DISABLE : 1;
		unsigned int          MRT4_ALPHA_OPT_DISABLE : 1;
		unsigned int                                 : 2;
		unsigned int          MRT5_COLOR_OPT_DISABLE : 1;
		unsigned int          MRT5_ALPHA_OPT_DISABLE : 1;
		unsigned int                                 : 2;
		unsigned int          MRT6_COLOR_OPT_DISABLE : 1;
		unsigned int          MRT6_ALPHA_OPT_DISABLE : 1;
		unsigned int                                 : 2;
		unsigned int          MRT7_COLOR_OPT_DISABLE : 1;
		unsigned int          MRT7_ALPHA_OPT_DISABLE : 1;
		unsigned int                                 : 1;
		unsigned int          PIXEN_ZERO_OPT_DISABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SX_BLEND_OPT_EPSILON {
	struct {
		unsigned int                    MRT0_EPSILON : 4;
		unsigned int                    MRT1_EPSILON : 4;
		unsigned int                    MRT2_EPSILON : 4;
		unsigned int                    MRT3_EPSILON : 4;
		unsigned int                    MRT4_EPSILON : 4;
		unsigned int                    MRT5_EPSILON : 4;
		unsigned int                    MRT6_EPSILON : 4;
		unsigned int                    MRT7_EPSILON : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SX_DEBUG_1__GFX09 {
	struct {
		unsigned int               SX_DB_QUAD_CREDIT : 7;
		unsigned int                                 : 1;
		unsigned int   DISABLE_BLEND_OPT_DONT_RD_DST : 1;
		unsigned int        DISABLE_BLEND_OPT_BYPASS : 1;
		unsigned int DISABLE_BLEND_OPT_DISCARD_PIXEL : 1;
		unsigned int           DISABLE_QUAD_PAIR_OPT : 1;
		unsigned int         DISABLE_PIX_EN_ZERO_OPT : 1;
		unsigned int                          PC_CFG : 1;
		unsigned int                      DEBUG_DATA : 18;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SX_DEBUG_BUSY__GFX09 {
	struct {
		unsigned int              POS_FREE_OR_VALIDS : 1;
		unsigned int              POS_REQUESTER_BUSY : 1;
		unsigned int                      PA_SX_BUSY : 1;
		unsigned int                   POS_SCBD_BUSY : 1;
		unsigned int              POS_BANK3VAL3_BUSY : 1;
		unsigned int              POS_BANK3VAL2_BUSY : 1;
		unsigned int              POS_BANK3VAL1_BUSY : 1;
		unsigned int              POS_BANK3VAL0_BUSY : 1;
		unsigned int              POS_BANK2VAL3_BUSY : 1;
		unsigned int              POS_BANK2VAL2_BUSY : 1;
		unsigned int              POS_BANK2VAL1_BUSY : 1;
		unsigned int              POS_BANK2VAL0_BUSY : 1;
		unsigned int              POS_BANK1VAL3_BUSY : 1;
		unsigned int              POS_BANK1VAL2_BUSY : 1;
		unsigned int              POS_BANK1VAL1_BUSY : 1;
		unsigned int              POS_BANK1VAL0_BUSY : 1;
		unsigned int              POS_BANK0VAL3_BUSY : 1;
		unsigned int              POS_BANK0VAL2_BUSY : 1;
		unsigned int              POS_BANK0VAL1_BUSY : 1;
		unsigned int              POS_BANK0VAL0_BUSY : 1;
		unsigned int                 POS_INMUX_VALID : 1;
		unsigned int                 WRCTRL1_VALIDQ3 : 1;
		unsigned int                 WRCTRL1_VALIDQ2 : 1;
		unsigned int                 WRCTRL1_VALIDQ1 : 1;
		unsigned int                 WRCTRL0_VALIDQ3 : 1;
		unsigned int                 WRCTRL0_VALIDQ2 : 1;
		unsigned int                 WRCTRL0_VALIDQ1 : 1;
		unsigned int                     PCCMD_VALID : 1;
		unsigned int                    VDATA1_VALID : 1;
		unsigned int                    VDATA0_VALID : 1;
		unsigned int                   CMD_BUSYORVAL : 1;
		unsigned int                  ADDR_BUSYORVAL : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SX_DEBUG_BUSY_2__GFX09 {
	struct {
		unsigned int       COL_BUFF3_BANK3_VAL3_BUSY : 1;
		unsigned int       COL_BUFF3_BANK3_VAL2_BUSY : 1;
		unsigned int       COL_BUFF3_BANK3_VAL1_BUSY : 1;
		unsigned int       COL_BUFF3_BANK3_VAL0_BUSY : 1;
		unsigned int       COL_BUFF3_BANK2_VAL3_BUSY : 1;
		unsigned int       COL_BUFF3_BANK2_VAL2_BUSY : 1;
		unsigned int       COL_BUFF3_BANK2_VAL1_BUSY : 1;
		unsigned int       COL_BUFF3_BANK2_VAL0_BUSY : 1;
		unsigned int       COL_BUFF3_BANK1_VAL3_BUSY : 1;
		unsigned int       COL_BUFF3_BANK1_VAL2_BUSY : 1;
		unsigned int       COL_BUFF3_BANK1_VAL1_BUSY : 1;
		unsigned int       COL_BUFF3_BANK1_VAL0_BUSY : 1;
		unsigned int       COL_BUFF3_BANK0_VAL3_BUSY : 1;
		unsigned int       COL_BUFF3_BANK0_VAL2_BUSY : 1;
		unsigned int       COL_BUFF3_BANK0_VAL1_BUSY : 1;
		unsigned int       COL_BUFF3_BANK0_VAL0_BUSY : 1;
		unsigned int       COL_BUFF2_BANK3_VAL3_BUSY : 1;
		unsigned int       COL_BUFF2_BANK3_VAL2_BUSY : 1;
		unsigned int       COL_BUFF2_BANK3_VAL1_BUSY : 1;
		unsigned int       COL_BUFF2_BANK3_VAL0_BUSY : 1;
		unsigned int       COL_BUFF2_BANK2_VAL3_BUSY : 1;
		unsigned int       COL_BUFF2_BANK2_VAL2_BUSY : 1;
		unsigned int       COL_BUFF2_BANK2_VAL1_BUSY : 1;
		unsigned int       COL_BUFF2_BANK2_VAL0_BUSY : 1;
		unsigned int       COL_BUFF2_BANK1_VAL3_BUSY : 1;
		unsigned int       COL_BUFF2_BANK1_VAL2_BUSY : 1;
		unsigned int       COL_BUFF2_BANK1_VAL1_BUSY : 1;
		unsigned int       COL_BUFF2_BANK1_VAL0_BUSY : 1;
		unsigned int       COL_BUFF2_BANK0_VAL3_BUSY : 1;
		unsigned int       COL_BUFF2_BANK0_VAL2_BUSY : 1;
		unsigned int       COL_BUFF2_BANK0_VAL1_BUSY : 1;
		unsigned int       COL_BUFF2_BANK0_VAL0_BUSY : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SX_DEBUG_BUSY_3__GFX09 {
	struct {
		unsigned int       COL_BUFF1_BANK3_VAL3_BUSY : 1;
		unsigned int       COL_BUFF1_BANK3_VAL2_BUSY : 1;
		unsigned int       COL_BUFF1_BANK3_VAL1_BUSY : 1;
		unsigned int       COL_BUFF1_BANK3_VAL0_BUSY : 1;
		unsigned int       COL_BUFF1_BANK2_VAL3_BUSY : 1;
		unsigned int       COL_BUFF1_BANK2_VAL2_BUSY : 1;
		unsigned int       COL_BUFF1_BANK2_VAL1_BUSY : 1;
		unsigned int       COL_BUFF1_BANK2_VAL0_BUSY : 1;
		unsigned int       COL_BUFF1_BANK1_VAL3_BUSY : 1;
		unsigned int       COL_BUFF1_BANK1_VAL2_BUSY : 1;
		unsigned int       COL_BUFF1_BANK1_VAL1_BUSY : 1;
		unsigned int       COL_BUFF1_BANK1_VAL0_BUSY : 1;
		unsigned int       COL_BUFF1_BANK0_VAL3_BUSY : 1;
		unsigned int       COL_BUFF1_BANK0_VAL2_BUSY : 1;
		unsigned int       COL_BUFF1_BANK0_VAL1_BUSY : 1;
		unsigned int       COL_BUFF1_BANK0_VAL0_BUSY : 1;
		unsigned int       COL_BUFF0_BANK3_VAL3_BUSY : 1;
		unsigned int       COL_BUFF0_BANK3_VAL2_BUSY : 1;
		unsigned int       COL_BUFF0_BANK3_VAL1_BUSY : 1;
		unsigned int       COL_BUFF0_BANK3_VAL0_BUSY : 1;
		unsigned int       COL_BUFF0_BANK2_VAL3_BUSY : 1;
		unsigned int       COL_BUFF0_BANK2_VAL2_BUSY : 1;
		unsigned int       COL_BUFF0_BANK2_VAL1_BUSY : 1;
		unsigned int       COL_BUFF0_BANK2_VAL0_BUSY : 1;
		unsigned int       COL_BUFF0_BANK1_VAL3_BUSY : 1;
		unsigned int       COL_BUFF0_BANK1_VAL2_BUSY : 1;
		unsigned int       COL_BUFF0_BANK1_VAL1_BUSY : 1;
		unsigned int       COL_BUFF0_BANK1_VAL0_BUSY : 1;
		unsigned int       COL_BUFF0_BANK0_VAL3_BUSY : 1;
		unsigned int       COL_BUFF0_BANK0_VAL2_BUSY : 1;
		unsigned int       COL_BUFF0_BANK0_VAL1_BUSY : 1;
		unsigned int       COL_BUFF0_BANK0_VAL0_BUSY : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SX_DEBUG_BUSY_4__GFX09 {
	struct {
		unsigned int                   COL_SCBD_BUSY : 1;
		unsigned int            COL_REQ3_FREECNT_NE0 : 1;
		unsigned int                   COL_REQ3_IDLE : 1;
		unsigned int                   COL_REQ3_BUSY : 1;
		unsigned int            COL_REQ3_CREDIT_BUSY : 1;
		unsigned int            COL_REQ2_FREECNT_NE0 : 1;
		unsigned int                   COL_REQ2_IDLE : 1;
		unsigned int                   COL_REQ2_BUSY : 1;
		unsigned int            COL_REQ2_CREDIT_BUSY : 1;
		unsigned int            COL_REQ1_FREECNT_NE0 : 1;
		unsigned int                   COL_REQ1_IDLE : 1;
		unsigned int                   COL_REQ1_BUSY : 1;
		unsigned int            COL_REQ1_CREDIT_BUSY : 1;
		unsigned int            COL_REQ0_FREECNT_NE0 : 1;
		unsigned int                   COL_REQ0_IDLE : 1;
		unsigned int                   COL_REQ0_BUSY : 1;
		unsigned int            COL_REQ0_CREDIT_BUSY : 1;
		unsigned int         COL_DBIF3_SENDFREE_BUSY : 1;
		unsigned int             COL_DBIF3_FIFO_BUSY : 1;
		unsigned int             COL_DBIF3_QUAD_FREE : 1;
		unsigned int         COL_DBIF2_SENDFREE_BUSY : 1;
		unsigned int             COL_DBIF2_FIFO_BUSY : 1;
		unsigned int             COL_DBIF2_QUAD_FREE : 1;
		unsigned int         COL_DBIF1_SENDFREE_BUSY : 1;
		unsigned int             COL_DBIF1_FIFO_BUSY : 1;
		unsigned int             COL_DBIF1_QUAD_FREE : 1;
		unsigned int         COL_DBIF0_SENDFREE_BUSY : 1;
		unsigned int             COL_DBIF0_FIFO_BUSY : 1;
		unsigned int             COL_DBIF0_QUAD_FREE : 1;
		unsigned int         COL_BLEND3_DATA_VALIDQ1 : 1;
		unsigned int     COL_BLEND3_DATA_VALIDQ1_ADJ : 1;
		unsigned int         COL_BLEND3_DATA_VALIDQ2 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SX_DEBUG_BUSY_5__GFX09 {
	struct {
		unsigned int         COL_BLEND3_DATA_VALIDQ3 : 1;
		unsigned int         COL_BLEND3_DATA_VALIDQ4 : 1;
		unsigned int         COL_BLEND3_DATA_VALIDQ5 : 1;
		unsigned int         COL_BLEND3_DATA_VALID_O : 1;
		unsigned int         COL_BLEND2_DATA_VALIDQ1 : 1;
		unsigned int     COL_BLEND2_DATA_VALIDQ1_ADJ : 1;
		unsigned int         COL_BLEND2_DATA_VALIDQ2 : 1;
		unsigned int         COL_BLEND2_DATA_VALIDQ3 : 1;
		unsigned int         COL_BLEND2_DATA_VALIDQ4 : 1;
		unsigned int         COL_BLEND2_DATA_VALIDQ5 : 1;
		unsigned int         COL_BLEND2_DATA_VALID_O : 1;
		unsigned int         COL_BLEND1_DATA_VALIDQ1 : 1;
		unsigned int     COL_BLEND1_DATA_VALIDQ1_ADJ : 1;
		unsigned int         COL_BLEND1_DATA_VALIDQ2 : 1;
		unsigned int         COL_BLEND1_DATA_VALIDQ3 : 1;
		unsigned int         COL_BLEND1_DATA_VALIDQ4 : 1;
		unsigned int         COL_BLEND1_DATA_VALIDQ5 : 1;
		unsigned int         COL_BLEND1_DATA_VALID_O : 1;
		unsigned int         COL_BLEND0_DATA_VALIDQ1 : 1;
		unsigned int     COL_BLEND0_DATA_VALIDQ1_ADJ : 1;
		unsigned int         COL_BLEND0_DATA_VALIDQ2 : 1;
		unsigned int         COL_BLEND0_DATA_VALIDQ3 : 1;
		unsigned int         COL_BLEND0_DATA_VALIDQ4 : 1;
		unsigned int         COL_BLEND0_DATA_VALIDQ5 : 1;
		unsigned int         COL_BLEND0_DATA_VALID_O : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SX_MRT0_BLEND_OPT {
	struct {
		unsigned int                   COLOR_SRC_OPT : 3;
		unsigned int                                 : 1;
		unsigned int                   COLOR_DST_OPT : 3;
		unsigned int                                 : 1;
		unsigned int                  COLOR_COMB_FCN : 3;
		unsigned int                                 : 5;
		unsigned int                   ALPHA_SRC_OPT : 3;
		unsigned int                                 : 1;
		unsigned int                   ALPHA_DST_OPT : 3;
		unsigned int                                 : 1;
		unsigned int                  ALPHA_COMB_FCN : 3;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SX_MRT1_BLEND_OPT {
	struct {
		unsigned int                   COLOR_SRC_OPT : 3;
		unsigned int                                 : 1;
		unsigned int                   COLOR_DST_OPT : 3;
		unsigned int                                 : 1;
		unsigned int                  COLOR_COMB_FCN : 3;
		unsigned int                                 : 5;
		unsigned int                   ALPHA_SRC_OPT : 3;
		unsigned int                                 : 1;
		unsigned int                   ALPHA_DST_OPT : 3;
		unsigned int                                 : 1;
		unsigned int                  ALPHA_COMB_FCN : 3;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SX_MRT2_BLEND_OPT {
	struct {
		unsigned int                   COLOR_SRC_OPT : 3;
		unsigned int                                 : 1;
		unsigned int                   COLOR_DST_OPT : 3;
		unsigned int                                 : 1;
		unsigned int                  COLOR_COMB_FCN : 3;
		unsigned int                                 : 5;
		unsigned int                   ALPHA_SRC_OPT : 3;
		unsigned int                                 : 1;
		unsigned int                   ALPHA_DST_OPT : 3;
		unsigned int                                 : 1;
		unsigned int                  ALPHA_COMB_FCN : 3;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SX_MRT3_BLEND_OPT {
	struct {
		unsigned int                   COLOR_SRC_OPT : 3;
		unsigned int                                 : 1;
		unsigned int                   COLOR_DST_OPT : 3;
		unsigned int                                 : 1;
		unsigned int                  COLOR_COMB_FCN : 3;
		unsigned int                                 : 5;
		unsigned int                   ALPHA_SRC_OPT : 3;
		unsigned int                                 : 1;
		unsigned int                   ALPHA_DST_OPT : 3;
		unsigned int                                 : 1;
		unsigned int                  ALPHA_COMB_FCN : 3;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SX_MRT4_BLEND_OPT {
	struct {
		unsigned int                   COLOR_SRC_OPT : 3;
		unsigned int                                 : 1;
		unsigned int                   COLOR_DST_OPT : 3;
		unsigned int                                 : 1;
		unsigned int                  COLOR_COMB_FCN : 3;
		unsigned int                                 : 5;
		unsigned int                   ALPHA_SRC_OPT : 3;
		unsigned int                                 : 1;
		unsigned int                   ALPHA_DST_OPT : 3;
		unsigned int                                 : 1;
		unsigned int                  ALPHA_COMB_FCN : 3;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SX_MRT5_BLEND_OPT {
	struct {
		unsigned int                   COLOR_SRC_OPT : 3;
		unsigned int                                 : 1;
		unsigned int                   COLOR_DST_OPT : 3;
		unsigned int                                 : 1;
		unsigned int                  COLOR_COMB_FCN : 3;
		unsigned int                                 : 5;
		unsigned int                   ALPHA_SRC_OPT : 3;
		unsigned int                                 : 1;
		unsigned int                   ALPHA_DST_OPT : 3;
		unsigned int                                 : 1;
		unsigned int                  ALPHA_COMB_FCN : 3;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SX_MRT6_BLEND_OPT {
	struct {
		unsigned int                   COLOR_SRC_OPT : 3;
		unsigned int                                 : 1;
		unsigned int                   COLOR_DST_OPT : 3;
		unsigned int                                 : 1;
		unsigned int                  COLOR_COMB_FCN : 3;
		unsigned int                                 : 5;
		unsigned int                   ALPHA_SRC_OPT : 3;
		unsigned int                                 : 1;
		unsigned int                   ALPHA_DST_OPT : 3;
		unsigned int                                 : 1;
		unsigned int                  ALPHA_COMB_FCN : 3;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SX_MRT7_BLEND_OPT {
	struct {
		unsigned int                   COLOR_SRC_OPT : 3;
		unsigned int                                 : 1;
		unsigned int                   COLOR_DST_OPT : 3;
		unsigned int                                 : 1;
		unsigned int                  COLOR_COMB_FCN : 3;
		unsigned int                                 : 5;
		unsigned int                   ALPHA_SRC_OPT : 3;
		unsigned int                                 : 1;
		unsigned int                   ALPHA_DST_OPT : 3;
		unsigned int                                 : 1;
		unsigned int                  ALPHA_COMB_FCN : 3;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SX_PERFCOUNTER0_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SX_PERFCOUNTER0_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SX_PERFCOUNTER0_SELECT {
	struct {
		unsigned int              PERFCOUNTER_SELECT : 10;
		unsigned int             PERFCOUNTER_SELECT1 : 10;
		unsigned int                       CNTR_MODE : 4;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SX_PERFCOUNTER0_SELECT1 {
	struct {
		unsigned int             PERFCOUNTER_SELECT2 : 10;
		unsigned int             PERFCOUNTER_SELECT3 : 10;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SX_PERFCOUNTER1_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SX_PERFCOUNTER1_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SX_PERFCOUNTER1_SELECT {
	struct {
		unsigned int              PERFCOUNTER_SELECT : 10;
		unsigned int             PERFCOUNTER_SELECT1 : 10;
		unsigned int                       CNTR_MODE : 4;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SX_PERFCOUNTER1_SELECT1 {
	struct {
		unsigned int             PERFCOUNTER_SELECT2 : 10;
		unsigned int             PERFCOUNTER_SELECT3 : 10;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SX_PERFCOUNTER2_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SX_PERFCOUNTER2_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SX_PERFCOUNTER2_SELECT {
	struct {
		unsigned int              PERFCOUNTER_SELECT : 10;
		unsigned int             PERFCOUNTER_SELECT1 : 10;
		unsigned int                       CNTR_MODE : 4;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SX_PERFCOUNTER3_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SX_PERFCOUNTER3_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SX_PERFCOUNTER3_SELECT {
	struct {
		unsigned int              PERFCOUNTER_SELECT : 10;
		unsigned int             PERFCOUNTER_SELECT1 : 10;
		unsigned int                       CNTR_MODE : 4;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union SX_PS_DOWNCONVERT {
	struct {
		unsigned int                            MRT0 : 4;
		unsigned int                            MRT1 : 4;
		unsigned int                            MRT2 : 4;
		unsigned int                            MRT3 : 4;
		unsigned int                            MRT4 : 4;
		unsigned int                            MRT5 : 4;
		unsigned int                            MRT6 : 4;
		unsigned int                            MRT7 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TA_BC_BASE_ADDR {
	struct {
		unsigned int                         ADDRESS : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TA_BC_BASE_ADDR_HI {
	struct {
		unsigned int                         ADDRESS : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TA_CGTT_CTRL {
	struct {
		unsigned int                        ON_DELAY : 4;
		unsigned int                  OFF_HYSTERESIS : 8;
		unsigned int                                 : 4;
		unsigned int            SOFT_STALL_OVERRIDE7 : 1;
		unsigned int            SOFT_STALL_OVERRIDE6 : 1;
		unsigned int            SOFT_STALL_OVERRIDE5 : 1;
		unsigned int            SOFT_STALL_OVERRIDE4 : 1;
		unsigned int            SOFT_STALL_OVERRIDE3 : 1;
		unsigned int            SOFT_STALL_OVERRIDE2 : 1;
		unsigned int            SOFT_STALL_OVERRIDE1 : 1;
		unsigned int            SOFT_STALL_OVERRIDE0 : 1;
		unsigned int                  SOFT_OVERRIDE7 : 1;
		unsigned int                  SOFT_OVERRIDE6 : 1;
		unsigned int                  SOFT_OVERRIDE5 : 1;
		unsigned int                  SOFT_OVERRIDE4 : 1;
		unsigned int                  SOFT_OVERRIDE3 : 1;
		unsigned int                  SOFT_OVERRIDE2 : 1;
		unsigned int                  SOFT_OVERRIDE1 : 1;
		unsigned int                  SOFT_OVERRIDE0 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TA_CNTL__GFX09 {
	struct {
		unsigned int                 FX_XNACK_CREDIT : 7;
		unsigned int                                 : 2;
		unsigned int                 SQ_XNACK_CREDIT : 4;
		unsigned int                  TC_DATA_CREDIT : 3;
		unsigned int                  ALIGNER_CREDIT : 5;
		unsigned int                                 : 1;
		unsigned int                  TD_FIFO_CREDIT : 10;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TA_CNTL_AUX__GFX09 {
	struct {
		unsigned int                SCOAL_DSWIZZLE_N : 1;
		unsigned int                                 : 3;
		unsigned int                                 : 1;
		unsigned int              TFAULT_EN_OVERRIDE : 1;
		unsigned int                 GATHERH_DST_SEL : 1;
		unsigned int      DISABLE_GATHER4_BC_SWIZZLE : 1;
		unsigned int                                 : 1;
		unsigned int             NONIMG_ANISO_BYPASS : 1;
		unsigned int               ANISO_HALF_THRESH : 2;
		unsigned int            ANISO_ERROR_FP_VBIAS : 1;
		unsigned int                ANISO_STEP_ORDER : 1;
		unsigned int                      ANISO_STEP : 1;
		unsigned int                   MINMAG_UNNORM : 1;
		unsigned int               ANISO_WEIGHT_MODE : 1;
		unsigned int                 ANISO_RATIO_LUT : 1;
		unsigned int                       ANISO_TAP : 1;
		unsigned int              ANISO_MIP_ADJ_MODE : 1;
		unsigned int    DETERMINISM_RESERVED_DISABLE : 1;
		unsigned int DETERMINISM_OPCODE_STRICT_DISABLE : 1;
		unsigned int        DETERMINISM_MISC_DISABLE : 1;
		unsigned int DETERMINISM_SAMPLE_C_DFMT_DISABLE : 1;
		unsigned int DETERMINISM_SAMPLER_MSAA_DISABLE : 1;
		unsigned int DETERMINISM_WRITEOP_READFMT_DISABLE : 1;
		unsigned int   DETERMINISM_DFMT_NFMT_DISABLE : 1;
		unsigned int       DISABLE_DWORD_X2_COALESCE : 1;
		unsigned int             CUBEMAP_SLICE_CLAMP : 1;
		unsigned int                 TRUNC_SMALL_NEG : 1;
		unsigned int                ARRAY_ROUND_MODE : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TA_CS_BC_BASE_ADDR {
	struct {
		unsigned int                         ADDRESS : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TA_CS_BC_BASE_ADDR_HI {
	struct {
		unsigned int                         ADDRESS : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TA_DEBUG_DATA {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TA_DEBUG_INDEX {
	struct {
		unsigned int                           INDEX : 5;
		unsigned int                                 : 27;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TA_PERFCOUNTER0_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TA_PERFCOUNTER0_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TA_PERFCOUNTER0_SELECT {
	struct {
		unsigned int                        PERF_SEL : 8;
		unsigned int                                 : 2;
		unsigned int                       PERF_SEL1 : 8;
		unsigned int                                 : 2;
		unsigned int                       CNTR_MODE : 4;
		unsigned int                      PERF_MODE1 : 4;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TA_PERFCOUNTER0_SELECT1 {
	struct {
		unsigned int                       PERF_SEL2 : 8;
		unsigned int                                 : 2;
		unsigned int                       PERF_SEL3 : 8;
		unsigned int                                 : 6;
		unsigned int                      PERF_MODE3 : 4;
		unsigned int                      PERF_MODE2 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TA_PERFCOUNTER1_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TA_PERFCOUNTER1_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TA_PERFCOUNTER1_SELECT__GFX09 {
	struct {
		unsigned int                        PERF_SEL : 8;
		unsigned int                                 : 2;
		unsigned int                       PERF_SEL1 : 8;
		unsigned int                                 : 2;
		unsigned int                       CNTR_MODE : 4;
		unsigned int                      PERF_MODE1 : 4;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TA_RESERVED_010C {
	struct {
		unsigned int                          Unused : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TA_SCRATCH {
	struct {
		unsigned int                         SCRATCH : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TA_STATUS {
	struct {
		unsigned int                                 : 12;
		unsigned int                 FG_PFIFO_EMPTYB : 1;
		unsigned int                 FG_LFIFO_EMPTYB : 1;
		unsigned int                 FG_SFIFO_EMPTYB : 1;
		unsigned int                                 : 1;
		unsigned int                 FL_PFIFO_EMPTYB : 1;
		unsigned int                 FL_LFIFO_EMPTYB : 1;
		unsigned int                 FL_SFIFO_EMPTYB : 1;
		unsigned int                                 : 1;
		unsigned int                 FA_PFIFO_EMPTYB : 1;
		unsigned int                 FA_LFIFO_EMPTYB : 1;
		unsigned int                 FA_SFIFO_EMPTYB : 1;
		unsigned int                                 : 1;
		unsigned int                         IN_BUSY : 1;
		unsigned int                         FG_BUSY : 1;
		unsigned int                         LA_BUSY : 1;
		unsigned int                         FL_BUSY : 1;
		unsigned int                         TA_BUSY : 1;
		unsigned int                         FA_BUSY : 1;
		unsigned int                         AL_BUSY : 1;
		unsigned int                            BUSY : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCA_BURST_CTRL__GFX09 {
	struct {
		unsigned int                       MAX_BURST : 3;
		unsigned int                      RB_DISABLE : 1;
		unsigned int                     TCP_DISABLE : 1;
		unsigned int                     SQC_DISABLE : 1;
		unsigned int                     CPF_DISABLE : 1;
		unsigned int                     CPG_DISABLE : 1;
		unsigned int                      IA_DISABLE : 1;
		unsigned int                      WD_DISABLE : 1;
		unsigned int                     SQG_DISABLE : 1;
		unsigned int                   UTCL2_DISABLE : 1;
		unsigned int                     TPI_DISABLE : 1;
		unsigned int                     RLC_DISABLE : 1;
		unsigned int                      PA_DISABLE : 1;
		unsigned int                                 : 17;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCA_BURST_MASK__GFX09 {
	struct {
		unsigned int                       ADDR_MASK : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCA_CGTT_SCLK_CTRL__GFX09 {
	struct {
		unsigned int                        ON_DELAY : 4;
		unsigned int                  OFF_HYSTERESIS : 8;
		unsigned int                                 : 4;
		unsigned int            SOFT_STALL_OVERRIDE7 : 1;
		unsigned int            SOFT_STALL_OVERRIDE6 : 1;
		unsigned int            SOFT_STALL_OVERRIDE5 : 1;
		unsigned int            SOFT_STALL_OVERRIDE4 : 1;
		unsigned int            SOFT_STALL_OVERRIDE3 : 1;
		unsigned int            SOFT_STALL_OVERRIDE2 : 1;
		unsigned int            SOFT_STALL_OVERRIDE1 : 1;
		unsigned int            SOFT_STALL_OVERRIDE0 : 1;
		unsigned int                  SOFT_OVERRIDE7 : 1;
		unsigned int                  SOFT_OVERRIDE6 : 1;
		unsigned int                  SOFT_OVERRIDE5 : 1;
		unsigned int                  SOFT_OVERRIDE4 : 1;
		unsigned int                  SOFT_OVERRIDE3 : 1;
		unsigned int                  SOFT_OVERRIDE2 : 1;
		unsigned int                  SOFT_OVERRIDE1 : 1;
		unsigned int                  SOFT_OVERRIDE0 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCA_CTRL__GFX09 {
	struct {
		unsigned int                    HOLE_TIMEOUT : 4;
		unsigned int                RB_STILL_4_PHASE : 1;
		unsigned int                       RB_AS_TCI : 1;
		unsigned int          DISABLE_UTCL2_PRIORITY : 1;
		unsigned int     DISABLE_RB_ONLY_TCA_ARBITER : 1;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCA_DSM_CNTL__GFX09 {
	struct {
		unsigned int HOLE_FIFO_SED_IRRITATOR_DATA_SEL : 2;
		unsigned int HOLE_FIFO_SED_IRRITATOR_SINGLE_WRITE : 1;
		unsigned int REQ_FIFO_SED_IRRITATOR_DATA_SEL : 2;
		unsigned int REQ_FIFO_SED_IRRITATOR_SINGLE_WRITE : 1;
		unsigned int                                 : 26;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCA_DSM_CNTL2__GFX09 {
	struct {
		unsigned int HOLE_FIFO_SED_ENABLE_ERROR_INJECT : 2;
		unsigned int HOLE_FIFO_SED_SELECT_INJECT_DELAY : 1;
		unsigned int REQ_FIFO_SED_ENABLE_ERROR_INJECT : 2;
		unsigned int REQ_FIFO_SED_SELECT_INJECT_DELAY : 1;
		unsigned int                                 : 20;
		unsigned int                    INJECT_DELAY : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCA_EDC_CNT__GFX09 {
	struct {
		unsigned int             HOLE_FIFO_SED_COUNT : 2;
		unsigned int              REQ_FIFO_SED_COUNT : 2;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCA_PERFCOUNTER0_HI__GFX09 {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCA_PERFCOUNTER0_LO__GFX09 {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCA_PERFCOUNTER0_SELECT__GFX09 {
	struct {
		unsigned int                        PERF_SEL : 10;
		unsigned int                       PERF_SEL1 : 10;
		unsigned int                       CNTR_MODE : 4;
		unsigned int                      PERF_MODE1 : 4;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCA_PERFCOUNTER0_SELECT1__GFX09 {
	struct {
		unsigned int                       PERF_SEL2 : 10;
		unsigned int                       PERF_SEL3 : 10;
		unsigned int                                 : 4;
		unsigned int                      PERF_MODE2 : 4;
		unsigned int                      PERF_MODE3 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCA_PERFCOUNTER1_HI__GFX09 {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCA_PERFCOUNTER1_LO__GFX09 {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCA_PERFCOUNTER1_SELECT__GFX09 {
	struct {
		unsigned int                        PERF_SEL : 10;
		unsigned int                       PERF_SEL1 : 10;
		unsigned int                       CNTR_MODE : 4;
		unsigned int                      PERF_MODE1 : 4;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCA_PERFCOUNTER1_SELECT1__GFX09 {
	struct {
		unsigned int                       PERF_SEL2 : 10;
		unsigned int                       PERF_SEL3 : 10;
		unsigned int                                 : 4;
		unsigned int                      PERF_MODE2 : 4;
		unsigned int                      PERF_MODE3 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCA_PERFCOUNTER2_HI__GFX09 {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCA_PERFCOUNTER2_LO__GFX09 {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCA_PERFCOUNTER2_SELECT__GFX09 {
	struct {
		unsigned int                        PERF_SEL : 10;
		unsigned int                                 : 10;
		unsigned int                       CNTR_MODE : 4;
		unsigned int                                 : 4;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCA_PERFCOUNTER3_HI__GFX09 {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCA_PERFCOUNTER3_LO__GFX09 {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCA_PERFCOUNTER3_SELECT__GFX09 {
	struct {
		unsigned int                        PERF_SEL : 10;
		unsigned int                                 : 10;
		unsigned int                       CNTR_MODE : 4;
		unsigned int                                 : 4;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCC_CGTT_SCLK_CTRL__GFX09 {
	struct {
		unsigned int                        ON_DELAY : 4;
		unsigned int                  OFF_HYSTERESIS : 8;
		unsigned int                                 : 4;
		unsigned int            SOFT_STALL_OVERRIDE7 : 1;
		unsigned int            SOFT_STALL_OVERRIDE6 : 1;
		unsigned int            SOFT_STALL_OVERRIDE5 : 1;
		unsigned int            SOFT_STALL_OVERRIDE4 : 1;
		unsigned int            SOFT_STALL_OVERRIDE3 : 1;
		unsigned int            SOFT_STALL_OVERRIDE2 : 1;
		unsigned int            SOFT_STALL_OVERRIDE1 : 1;
		unsigned int            SOFT_STALL_OVERRIDE0 : 1;
		unsigned int                  SOFT_OVERRIDE7 : 1;
		unsigned int                  SOFT_OVERRIDE6 : 1;
		unsigned int                  SOFT_OVERRIDE5 : 1;
		unsigned int                  SOFT_OVERRIDE4 : 1;
		unsigned int                  SOFT_OVERRIDE3 : 1;
		unsigned int                  SOFT_OVERRIDE2 : 1;
		unsigned int                  SOFT_OVERRIDE1 : 1;
		unsigned int                  SOFT_OVERRIDE0 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCC_CTRL__GFX09 {
	struct {
		unsigned int                      CACHE_SIZE : 2;
		unsigned int                            RATE : 2;
		unsigned int                WRITEBACK_MARGIN : 4;
		unsigned int      METADATA_LATENCY_FIFO_SIZE : 4;
		unsigned int                   SRC_FIFO_SIZE : 4;
		unsigned int               LATENCY_FIFO_SIZE : 4;
		unsigned int                                 : 1;
		unsigned int                 LINEAR_SET_HASH : 1;
		unsigned int                                 : 2;
		unsigned int                        MDC_SIZE : 2;
		unsigned int                 MDC_SECTOR_SIZE : 2;
		unsigned int          MDC_SIDEBAND_FIFO_SIZE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCC_CTRL2__GFX09 {
	struct {
		unsigned int                 PROBE_FIFO_SIZE : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCC_DSM_CNTL__GFX09 {
	struct {
		unsigned int   CACHE_DATA_IRRITATOR_DATA_SEL : 2;
		unsigned int CACHE_DATA_IRRITATOR_SINGLE_WRITE : 1;
		unsigned int CACHE_DATA_BANK_0_1_IRRITATOR_DATA_SEL : 2;
		unsigned int CACHE_DATA_BANK_0_1_IRRITATOR_SINGLE_WRITE : 1;
		unsigned int CACHE_DATA_BANK_1_0_IRRITATOR_DATA_SEL : 2;
		unsigned int CACHE_DATA_BANK_1_0_IRRITATOR_SINGLE_WRITE : 1;
		unsigned int CACHE_DATA_BANK_1_1_IRRITATOR_DATA_SEL : 2;
		unsigned int CACHE_DATA_BANK_1_1_IRRITATOR_SINGLE_WRITE : 1;
		unsigned int CACHE_DIRTY_BANK_0_IRRITATOR_DATA_SEL : 2;
		unsigned int CACHE_DIRTY_BANK_0_IRRITATOR_SINGLE_WRITE : 1;
		unsigned int CACHE_DIRTY_BANK_1_IRRITATOR_DATA_SEL : 2;
		unsigned int CACHE_DIRTY_BANK_1_IRRITATOR_SINGLE_WRITE : 1;
		unsigned int HIGH_RATE_TAG_IRRITATOR_DATA_SEL : 2;
		unsigned int HIGH_RATE_TAG_IRRITATOR_SINGLE_WRITE : 1;
		unsigned int LOW_RATE_TAG_IRRITATOR_DATA_SEL : 2;
		unsigned int LOW_RATE_TAG_IRRITATOR_SINGLE_WRITE : 1;
		unsigned int   IN_USE_DEC_IRRITATOR_DATA_SEL : 2;
		unsigned int IN_USE_DEC_IRRITATOR_SINGLE_WRITE : 1;
		unsigned int IN_USE_TRANSFER_IRRITATOR_DATA_SEL : 2;
		unsigned int IN_USE_TRANSFER_IRRITATOR_SINGLE_WRITE : 1;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCC_DSM_CNTL2__GFX09 {
	struct {
		unsigned int  CACHE_DATA_ENABLE_ERROR_INJECT : 2;
		unsigned int  CACHE_DATA_SELECT_INJECT_DELAY : 1;
		unsigned int CACHE_DATA_BANK_0_1_ENABLE_ERROR_INJECT : 2;
		unsigned int CACHE_DATA_BANK_0_1_SELECT_INJECT_DELAY : 1;
		unsigned int CACHE_DATA_BANK_1_0_ENABLE_ERROR_INJECT : 2;
		unsigned int CACHE_DATA_BANK_1_0_SELECT_INJECT_DELAY : 1;
		unsigned int CACHE_DATA_BANK_1_1_ENABLE_ERROR_INJECT : 2;
		unsigned int CACHE_DATA_BANK_1_1_SELECT_INJECT_DELAY : 1;
		unsigned int CACHE_DIRTY_BANK_0_ENABLE_ERROR_INJECT : 2;
		unsigned int CACHE_DIRTY_BANK_0_SELECT_INJECT_DELAY : 1;
		unsigned int CACHE_DIRTY_BANK_1_ENABLE_ERROR_INJECT : 2;
		unsigned int CACHE_DIRTY_BANK_1_SELECT_INJECT_DELAY : 1;
		unsigned int HIGH_RATE_TAG_ENABLE_ERROR_INJECT : 2;
		unsigned int HIGH_RATE_TAG_SELECT_INJECT_DELAY : 1;
		unsigned int LOW_RATE_TAG_ENABLE_ERROR_INJECT : 2;
		unsigned int LOW_RATE_TAG_SELECT_INJECT_DELAY : 1;
		unsigned int                                 : 2;
		unsigned int                    INJECT_DELAY : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCC_DSM_CNTL2A__GFX09 {
	struct {
		unsigned int  IN_USE_DEC_ENABLE_ERROR_INJECT : 2;
		unsigned int  IN_USE_DEC_SELECT_INJECT_DELAY : 1;
		unsigned int IN_USE_TRANSFER_ENABLE_ERROR_INJECT : 2;
		unsigned int IN_USE_TRANSFER_SELECT_INJECT_DELAY : 1;
		unsigned int RETURN_DATA_ENABLE_ERROR_INJECT : 2;
		unsigned int RETURN_DATA_SELECT_INJECT_DELAY : 1;
		unsigned int RETURN_CONTROL_ENABLE_ERROR_INJECT : 2;
		unsigned int RETURN_CONTROL_SELECT_INJECT_DELAY : 1;
		unsigned int UC_ATOMIC_FIFO_ENABLE_ERROR_INJECT : 2;
		unsigned int UC_ATOMIC_FIFO_SELECT_INJECT_DELAY : 1;
		unsigned int WRITE_RETURN_ENABLE_ERROR_INJECT : 2;
		unsigned int WRITE_RETURN_SELECT_INJECT_DELAY : 1;
		unsigned int WRITE_CACHE_READ_ENABLE_ERROR_INJECT : 2;
		unsigned int WRITE_CACHE_READ_SELECT_INJECT_DELAY : 1;
		unsigned int    SRC_FIFO_ENABLE_ERROR_INJECT : 2;
		unsigned int    SRC_FIFO_SELECT_INJECT_DELAY : 1;
		unsigned int SRC_FIFO_NEXT_RAM_ENABLE_ERROR_INJECT : 2;
		unsigned int SRC_FIFO_NEXT_RAM_SELECT_INJECT_DELAY : 1;
		unsigned int CACHE_TAG_PROBE_FIFO_ENABLE_ERROR_INJECT : 2;
		unsigned int CACHE_TAG_PROBE_FIFO_SELECT_INJECT_DELAY : 1;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCC_DSM_CNTL2B__GFX09 {
	struct {
		unsigned int LATENCY_FIFO_ENABLE_ERROR_INJECT : 2;
		unsigned int LATENCY_FIFO_SELECT_INJECT_DELAY : 1;
		unsigned int LATENCY_FIFO_NEXT_RAM_ENABLE_ERROR_INJECT : 2;
		unsigned int LATENCY_FIFO_NEXT_RAM_SELECT_INJECT_DELAY : 1;
		unsigned int                                 : 26;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCC_DSM_CNTLA__GFX09 {
	struct {
		unsigned int     SRC_FIFO_IRRITATOR_DATA_SEL : 2;
		unsigned int SRC_FIFO_IRRITATOR_SINGLE_WRITE : 1;
		unsigned int UC_ATOMIC_FIFO_IRRITATOR_DATA_SEL : 2;
		unsigned int UC_ATOMIC_FIFO_IRRITATOR_SINGLE_WRITE : 1;
		unsigned int WRITE_RETURN_IRRITATOR_DATA_SEL : 2;
		unsigned int WRITE_RETURN_IRRITATOR_SINGLE_WRITE : 1;
		unsigned int WRITE_CACHE_READ_IRRITATOR_DATA_SEL : 2;
		unsigned int WRITE_CACHE_READ_IRRITATOR_SINGLE_WRITE : 1;
		unsigned int SRC_FIFO_NEXT_RAM_IRRITATOR_DATA_SEL : 2;
		unsigned int SRC_FIFO_NEXT_RAM_IRRITATOR_SINGLE_WRITE : 1;
		unsigned int LATENCY_FIFO_NEXT_RAM_IRRITATOR_DATA_SEL : 2;
		unsigned int LATENCY_FIFO_NEXT_RAM_IRRITATOR_SINGLE_WRITE : 1;
		unsigned int CACHE_TAG_PROBE_FIFO_IRRITATOR_DATA_SEL : 2;
		unsigned int CACHE_TAG_PROBE_FIFO_IRRITATOR_SINGLE_WRITE : 1;
		unsigned int LATENCY_FIFO_IRRITATOR_DATA_SEL : 2;
		unsigned int LATENCY_FIFO_IRRITATOR_SINGLE_WRITE : 1;
		unsigned int  RETURN_DATA_IRRITATOR_DATA_SEL : 2;
		unsigned int RETURN_DATA_IRRITATOR_SINGLE_WRITE : 1;
		unsigned int RETURN_CONTROL_IRRITATOR_DATA_SEL : 2;
		unsigned int RETURN_CONTROL_IRRITATOR_SINGLE_WRITE : 1;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCC_EDC_CNT__GFX09 {
	struct {
		unsigned int            CACHE_DATA_SEC_COUNT : 2;
		unsigned int            CACHE_DATA_DED_COUNT : 2;
		unsigned int           CACHE_DIRTY_SEC_COUNT : 2;
		unsigned int           CACHE_DIRTY_DED_COUNT : 2;
		unsigned int         HIGH_RATE_TAG_SEC_COUNT : 2;
		unsigned int         HIGH_RATE_TAG_DED_COUNT : 2;
		unsigned int          LOW_RATE_TAG_SEC_COUNT : 2;
		unsigned int          LOW_RATE_TAG_DED_COUNT : 2;
		unsigned int              SRC_FIFO_SEC_COUNT : 2;
		unsigned int              SRC_FIFO_DED_COUNT : 2;
		unsigned int            IN_USE_DEC_SED_COUNT : 2;
		unsigned int       IN_USE_TRANSFER_SED_COUNT : 2;
		unsigned int          LATENCY_FIFO_SED_COUNT : 2;
		unsigned int           RETURN_DATA_SED_COUNT : 2;
		unsigned int        RETURN_CONTROL_SED_COUNT : 2;
		unsigned int        UC_ATOMIC_FIFO_SED_COUNT : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCC_EDC_CNT2__GFX09 {
	struct {
		unsigned int          WRITE_RETURN_SED_COUNT : 2;
		unsigned int      WRITE_CACHE_READ_SED_COUNT : 2;
		unsigned int     SRC_FIFO_NEXT_RAM_SED_COUNT : 2;
		unsigned int LATENCY_FIFO_NEXT_RAM_SED_COUNT : 2;
		unsigned int  CACHE_TAG_PROBE_FIFO_SED_COUNT : 2;
		unsigned int                                 : 22;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCC_EXE_DISABLE__GFX09 {
	struct {
		unsigned int                       WRITE_DIS : 1;
		unsigned int                     EXE_DISABLE : 1;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCC_PERFCOUNTER0_HI__GFX09 {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCC_PERFCOUNTER0_LO__GFX09 {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCC_PERFCOUNTER0_SELECT__GFX09 {
	struct {
		unsigned int                        PERF_SEL : 10;
		unsigned int                       PERF_SEL1 : 10;
		unsigned int                       CNTR_MODE : 4;
		unsigned int                      PERF_MODE1 : 4;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCC_PERFCOUNTER0_SELECT1__GFX09 {
	struct {
		unsigned int                       PERF_SEL2 : 10;
		unsigned int                       PERF_SEL3 : 10;
		unsigned int                                 : 4;
		unsigned int                      PERF_MODE2 : 4;
		unsigned int                      PERF_MODE3 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCC_PERFCOUNTER1_HI__GFX09 {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCC_PERFCOUNTER1_LO__GFX09 {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCC_PERFCOUNTER1_SELECT__GFX09 {
	struct {
		unsigned int                        PERF_SEL : 10;
		unsigned int                       PERF_SEL1 : 10;
		unsigned int                       CNTR_MODE : 4;
		unsigned int                      PERF_MODE1 : 4;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCC_PERFCOUNTER1_SELECT1__GFX09 {
	struct {
		unsigned int                       PERF_SEL2 : 10;
		unsigned int                       PERF_SEL3 : 10;
		unsigned int                                 : 4;
		unsigned int                      PERF_MODE2 : 4;
		unsigned int                      PERF_MODE3 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCC_PERFCOUNTER2_HI__GFX09 {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCC_PERFCOUNTER2_LO__GFX09 {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCC_PERFCOUNTER2_SELECT__GFX09 {
	struct {
		unsigned int                        PERF_SEL : 10;
		unsigned int                                 : 10;
		unsigned int                       CNTR_MODE : 4;
		unsigned int                                 : 4;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCC_PERFCOUNTER3_HI__GFX09 {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCC_PERFCOUNTER3_LO__GFX09 {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCC_PERFCOUNTER3_SELECT__GFX09 {
	struct {
		unsigned int                        PERF_SEL : 10;
		unsigned int                                 : 10;
		unsigned int                       CNTR_MODE : 4;
		unsigned int                                 : 4;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCC_REDUNDANCY__GFX09 {
	struct {
		unsigned int                         MC_SEL0 : 1;
		unsigned int                         MC_SEL1 : 1;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCC_SOFT_RESET__GFX09 {
	struct {
		unsigned int                  HALT_FOR_RESET : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCC_WBINVL2__GFX09 {
	struct {
		unsigned int                                 : 4;
		unsigned int                            DONE : 1;
		unsigned int                                 : 27;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCI_CNTL_1 {
	struct {
		unsigned int              WBINVL1_NUM_CYCLES : 16;
		unsigned int                  REQ_FIFO_DEPTH : 8;
		unsigned int                 WDATA_RAM_DEPTH : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCI_CNTL_2 {
	struct {
		unsigned int             L1_INVAL_ON_WBINVL2 : 1;
		unsigned int                  TCA_MAX_CREDIT : 8;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCI_STATUS {
	struct {
		unsigned int                        TCI_BUSY : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCP_ADDR_CONFIG__GFX09 {
	struct {
		unsigned int                   NUM_TCC_BANKS : 4;
		unsigned int                       NUM_BANKS : 2;
		unsigned int                     COLHI_WIDTH : 3;
		unsigned int                  RB_SPLIT_COLHI : 1;
		unsigned int                                 : 22;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCP_ATC_EDC_GATCL1_CNT__GFX09 {
	struct {
		unsigned int                        DATA_SEC : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCP_BUFFER_ADDR_HASH_CNTL {
	struct {
		unsigned int                    CHANNEL_BITS : 3;
		unsigned int                                 : 5;
		unsigned int                       BANK_BITS : 3;
		unsigned int                                 : 5;
		unsigned int               CHANNEL_XOR_COUNT : 3;
		unsigned int                                 : 5;
		unsigned int                  BANK_XOR_COUNT : 3;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCP_CHAN_STEER_HI__GFX09 {
	struct {
		unsigned int                           CHAN8 : 4;
		unsigned int                           CHAN9 : 4;
		unsigned int                           CHANA : 4;
		unsigned int                           CHANB : 4;
		unsigned int                           CHANC : 4;
		unsigned int                           CHAND : 4;
		unsigned int                           CHANE : 4;
		unsigned int                           CHANF : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCP_CHAN_STEER_LO__GFX09 {
	struct {
		unsigned int                           CHAN0 : 4;
		unsigned int                           CHAN1 : 4;
		unsigned int                           CHAN2 : 4;
		unsigned int                           CHAN3 : 4;
		unsigned int                           CHAN4 : 4;
		unsigned int                           CHAN5 : 4;
		unsigned int                           CHAN6 : 4;
		unsigned int                           CHAN7 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCP_CNTL__GFX09 {
	struct {
		unsigned int                       FORCE_HIT : 1;
		unsigned int                      FORCE_MISS : 1;
		unsigned int                         L1_SIZE : 2;
		unsigned int            FLAT_BUF_HASH_ENABLE : 1;
		unsigned int          FLAT_BUF_CACHE_SWIZZLE : 1;
		unsigned int                                 : 9;
		unsigned int             FORCE_EOW_TOTAL_CNT : 6;
		unsigned int                                 : 1;
		unsigned int            FORCE_EOW_TAGRAM_CNT : 6;
		unsigned int                   DISABLE_Z_MAP : 1;
		unsigned int                   INV_ALL_VMIDS : 1;
		unsigned int            ASTC_VE_MSB_TOLERANT : 1;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCP_CNTL2 {
	struct {
		unsigned int               LS_DISABLE_CLOCKS : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCP_CREDIT {
	struct {
		unsigned int             LFIFO_CREDIT__GFX09 : 10;
		unsigned int                                 : 6;
		unsigned int                 REQ_FIFO_CREDIT : 7;
		unsigned int                                 : 6;
		unsigned int                       TD_CREDIT : 3;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCP_EDC_CNT {
	struct {
		unsigned int                       SEC_COUNT : 8;
		unsigned int                 LFIFO_SED_COUNT : 8;
		unsigned int                       DED_COUNT : 8;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCP_GATCL1_CNTL__GFX09 {
	struct {
		unsigned int                                 : 25;
		unsigned int             INVALIDATE_ALL_VMID : 1;
		unsigned int                      FORCE_MISS : 1;
		unsigned int                  FORCE_IN_ORDER : 1;
		unsigned int          REDUCE_FIFO_DEPTH_BY_2 : 2;
		unsigned int          REDUCE_CACHE_SIZE_BY_2 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCP_GATCL1_DSM_CNTL__GFX09 {
	struct {
		unsigned int SEL_DSM_TCP_GATCL1_IRRITATOR_DATA_A0 : 1;
		unsigned int SEL_DSM_TCP_GATCL1_IRRITATOR_DATA_A1 : 1;
		unsigned int TCP_GATCL1_ENABLE_SINGLE_WRITE_A : 1;
		unsigned int                                 : 29;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCP_INVALIDATE {
	struct {
		unsigned int                           START : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCP_PERFCOUNTER0_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCP_PERFCOUNTER0_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCP_PERFCOUNTER0_SELECT {
	struct {
		unsigned int                        PERF_SEL : 10;
		unsigned int                       PERF_SEL1 : 10;
		unsigned int                       CNTR_MODE : 4;
		unsigned int                      PERF_MODE1 : 4;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCP_PERFCOUNTER0_SELECT1 {
	struct {
		unsigned int                       PERF_SEL2 : 10;
		unsigned int                       PERF_SEL3 : 10;
		unsigned int                                 : 4;
		unsigned int                      PERF_MODE3 : 4;
		unsigned int                      PERF_MODE2 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCP_PERFCOUNTER1_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCP_PERFCOUNTER1_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCP_PERFCOUNTER1_SELECT {
	struct {
		unsigned int                        PERF_SEL : 10;
		unsigned int                       PERF_SEL1 : 10;
		unsigned int                       CNTR_MODE : 4;
		unsigned int                      PERF_MODE1 : 4;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCP_PERFCOUNTER1_SELECT1 {
	struct {
		unsigned int                       PERF_SEL2 : 10;
		unsigned int                       PERF_SEL3 : 10;
		unsigned int                                 : 4;
		unsigned int                      PERF_MODE3 : 4;
		unsigned int                      PERF_MODE2 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCP_PERFCOUNTER2_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCP_PERFCOUNTER2_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCP_PERFCOUNTER2_SELECT {
	struct {
		unsigned int                        PERF_SEL : 10;
		unsigned int                                 : 10;
		unsigned int                       CNTR_MODE : 4;
		unsigned int                                 : 4;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCP_PERFCOUNTER3_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCP_PERFCOUNTER3_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCP_PERFCOUNTER3_SELECT {
	struct {
		unsigned int                        PERF_SEL : 10;
		unsigned int                                 : 10;
		unsigned int                       CNTR_MODE : 4;
		unsigned int                                 : 4;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCP_PERFCOUNTER_FILTER__GFX09 {
	struct {
		unsigned int                          BUFFER : 1;
		unsigned int                            FLAT : 1;
		unsigned int                             DIM : 3;
		unsigned int                     DATA_FORMAT : 6;
		unsigned int                      NUM_FORMAT : 4;
		unsigned int                         SW_MODE : 5;
		unsigned int                     NUM_SAMPLES : 2;
		unsigned int                     OPCODE_TYPE : 3;
		unsigned int                             GLC : 1;
		unsigned int                             SLC : 1;
		unsigned int              COMPRESSION_ENABLE : 1;
		unsigned int                       ADDR_MODE : 3;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCP_PERFCOUNTER_FILTER_EN__GFX09 {
	struct {
		unsigned int                          BUFFER : 1;
		unsigned int                            FLAT : 1;
		unsigned int                             DIM : 1;
		unsigned int                     DATA_FORMAT : 1;
		unsigned int                      NUM_FORMAT : 1;
		unsigned int                         SW_MODE : 1;
		unsigned int                     NUM_SAMPLES : 1;
		unsigned int                     OPCODE_TYPE : 1;
		unsigned int                             GLC : 1;
		unsigned int                             SLC : 1;
		unsigned int              COMPRESSION_ENABLE : 1;
		unsigned int                       ADDR_MODE : 1;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCP_STATUS {
	struct {
		unsigned int                        TCP_BUSY : 1;
		unsigned int                      INPUT_BUSY : 1;
		unsigned int                       ADRS_BUSY : 1;
		unsigned int                    TAGRAMS_BUSY : 1;
		unsigned int                      CNTRL_BUSY : 1;
		unsigned int                      LFIFO_BUSY : 1;
		unsigned int                       READ_BUSY : 1;
		unsigned int                     FORMAT_BUSY : 1;
		unsigned int                         VM_BUSY : 1;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCP_UTCL1_CNTL1__GFX09 {
	struct {
		unsigned int                FORCE_4K_L2_RESP : 1;
		unsigned int               GPUVM_64K_DEFAULT : 1;
		unsigned int                 GPUVM_PERM_MODE : 1;
		unsigned int                       RESP_MODE : 2;
		unsigned int                 RESP_FAULT_MODE : 2;
		unsigned int                        CLIENTID : 9;
		unsigned int                                 : 3;
		unsigned int                    REG_INV_VMID : 4;
		unsigned int                REG_INV_ALL_VMID : 1;
		unsigned int                  REG_INV_TOGGLE : 1;
		unsigned int      CLIENT_INVALIDATE_ALL_VMID : 1;
		unsigned int                      FORCE_MISS : 1;
		unsigned int                                 : 1;
		unsigned int          REDUCE_FIFO_DEPTH_BY_2 : 2;
		unsigned int          REDUCE_CACHE_SIZE_BY_2 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCP_UTCL1_CNTL2__GFX09 {
	struct {
		unsigned int                           SPARE : 8;
		unsigned int                                 : 1;
		unsigned int                  MTYPE_OVRD_DIS : 1;
		unsigned int                  ANY_LINE_VALID : 1;
		unsigned int                                 : 1;
		unsigned int                  GPUVM_INV_MODE : 1;
		unsigned int                                 : 1;
		unsigned int                     FORCE_SNOOP : 1;
		unsigned int             FORCE_GPUVM_INV_ACK : 1;
		unsigned int                                 : 10;
		unsigned int            FORCE_FRAG_2M_TO_64K : 1;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCP_UTCL1_STATUS__GFX09 {
	struct {
		unsigned int                  FAULT_DETECTED : 1;
		unsigned int                  RETRY_DETECTED : 1;
		unsigned int                    PRT_DETECTED : 1;
		unsigned int                                 : 29;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCP_WATCH0_ADDR_H {
	struct {
		unsigned int                            ADDR : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCP_WATCH0_ADDR_L__GFX09 {
	struct {
		unsigned int                                 : 6;
		unsigned int                            ADDR : 26;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCP_WATCH0_CNTL__GFX09 {
	struct {
		unsigned int                            MASK : 24;
		unsigned int                            VMID : 4;
		unsigned int                             ATC : 1;
		unsigned int                            MODE : 2;
		unsigned int                           VALID : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCP_WATCH1_ADDR_H {
	struct {
		unsigned int                            ADDR : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCP_WATCH1_ADDR_L__GFX09 {
	struct {
		unsigned int                                 : 6;
		unsigned int                            ADDR : 26;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCP_WATCH1_CNTL__GFX09 {
	struct {
		unsigned int                            MASK : 24;
		unsigned int                            VMID : 4;
		unsigned int                             ATC : 1;
		unsigned int                            MODE : 2;
		unsigned int                           VALID : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCP_WATCH2_ADDR_H {
	struct {
		unsigned int                            ADDR : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCP_WATCH2_ADDR_L__GFX09 {
	struct {
		unsigned int                                 : 6;
		unsigned int                            ADDR : 26;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCP_WATCH2_CNTL__GFX09 {
	struct {
		unsigned int                            MASK : 24;
		unsigned int                            VMID : 4;
		unsigned int                             ATC : 1;
		unsigned int                            MODE : 2;
		unsigned int                           VALID : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCP_WATCH3_ADDR_H {
	struct {
		unsigned int                            ADDR : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCP_WATCH3_ADDR_L__GFX09 {
	struct {
		unsigned int                                 : 6;
		unsigned int                            ADDR : 26;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TCP_WATCH3_CNTL__GFX09 {
	struct {
		unsigned int                            MASK : 24;
		unsigned int                            VMID : 4;
		unsigned int                             ATC : 1;
		unsigned int                            MODE : 2;
		unsigned int                           VALID : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TC_CFG_L1_LOAD_POLICY0__GFX09 {
	struct {
		unsigned int                        POLICY_0 : 2;
		unsigned int                        POLICY_1 : 2;
		unsigned int                        POLICY_2 : 2;
		unsigned int                        POLICY_3 : 2;
		unsigned int                        POLICY_4 : 2;
		unsigned int                        POLICY_5 : 2;
		unsigned int                        POLICY_6 : 2;
		unsigned int                        POLICY_7 : 2;
		unsigned int                        POLICY_8 : 2;
		unsigned int                        POLICY_9 : 2;
		unsigned int                       POLICY_10 : 2;
		unsigned int                       POLICY_11 : 2;
		unsigned int                       POLICY_12 : 2;
		unsigned int                       POLICY_13 : 2;
		unsigned int                       POLICY_14 : 2;
		unsigned int                       POLICY_15 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TC_CFG_L1_LOAD_POLICY1__GFX09 {
	struct {
		unsigned int                       POLICY_16 : 2;
		unsigned int                       POLICY_17 : 2;
		unsigned int                       POLICY_18 : 2;
		unsigned int                       POLICY_19 : 2;
		unsigned int                       POLICY_20 : 2;
		unsigned int                       POLICY_21 : 2;
		unsigned int                       POLICY_22 : 2;
		unsigned int                       POLICY_23 : 2;
		unsigned int                       POLICY_24 : 2;
		unsigned int                       POLICY_25 : 2;
		unsigned int                       POLICY_26 : 2;
		unsigned int                       POLICY_27 : 2;
		unsigned int                       POLICY_28 : 2;
		unsigned int                       POLICY_29 : 2;
		unsigned int                       POLICY_30 : 2;
		unsigned int                       POLICY_31 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TC_CFG_L1_STORE_POLICY__GFX09 {
	struct {
		unsigned int                        POLICY_0 : 1;
		unsigned int                        POLICY_1 : 1;
		unsigned int                        POLICY_2 : 1;
		unsigned int                        POLICY_3 : 1;
		unsigned int                        POLICY_4 : 1;
		unsigned int                        POLICY_5 : 1;
		unsigned int                        POLICY_6 : 1;
		unsigned int                        POLICY_7 : 1;
		unsigned int                        POLICY_8 : 1;
		unsigned int                        POLICY_9 : 1;
		unsigned int                       POLICY_10 : 1;
		unsigned int                       POLICY_11 : 1;
		unsigned int                       POLICY_12 : 1;
		unsigned int                       POLICY_13 : 1;
		unsigned int                       POLICY_14 : 1;
		unsigned int                       POLICY_15 : 1;
		unsigned int                       POLICY_16 : 1;
		unsigned int                       POLICY_17 : 1;
		unsigned int                       POLICY_18 : 1;
		unsigned int                       POLICY_19 : 1;
		unsigned int                       POLICY_20 : 1;
		unsigned int                       POLICY_21 : 1;
		unsigned int                       POLICY_22 : 1;
		unsigned int                       POLICY_23 : 1;
		unsigned int                       POLICY_24 : 1;
		unsigned int                       POLICY_25 : 1;
		unsigned int                       POLICY_26 : 1;
		unsigned int                       POLICY_27 : 1;
		unsigned int                       POLICY_28 : 1;
		unsigned int                       POLICY_29 : 1;
		unsigned int                       POLICY_30 : 1;
		unsigned int                       POLICY_31 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TC_CFG_L1_VOLATILE__GFX09 {
	struct {
		unsigned int                             VOL : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TC_CFG_L2_ATOMIC_POLICY__GFX09 {
	struct {
		unsigned int                        POLICY_0 : 2;
		unsigned int                        POLICY_1 : 2;
		unsigned int                        POLICY_2 : 2;
		unsigned int                        POLICY_3 : 2;
		unsigned int                        POLICY_4 : 2;
		unsigned int                        POLICY_5 : 2;
		unsigned int                        POLICY_6 : 2;
		unsigned int                        POLICY_7 : 2;
		unsigned int                        POLICY_8 : 2;
		unsigned int                        POLICY_9 : 2;
		unsigned int                       POLICY_10 : 2;
		unsigned int                       POLICY_11 : 2;
		unsigned int                       POLICY_12 : 2;
		unsigned int                       POLICY_13 : 2;
		unsigned int                       POLICY_14 : 2;
		unsigned int                       POLICY_15 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TC_CFG_L2_LOAD_POLICY0__GFX09 {
	struct {
		unsigned int                        POLICY_0 : 2;
		unsigned int                        POLICY_1 : 2;
		unsigned int                        POLICY_2 : 2;
		unsigned int                        POLICY_3 : 2;
		unsigned int                        POLICY_4 : 2;
		unsigned int                        POLICY_5 : 2;
		unsigned int                        POLICY_6 : 2;
		unsigned int                        POLICY_7 : 2;
		unsigned int                        POLICY_8 : 2;
		unsigned int                        POLICY_9 : 2;
		unsigned int                       POLICY_10 : 2;
		unsigned int                       POLICY_11 : 2;
		unsigned int                       POLICY_12 : 2;
		unsigned int                       POLICY_13 : 2;
		unsigned int                       POLICY_14 : 2;
		unsigned int                       POLICY_15 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TC_CFG_L2_LOAD_POLICY1__GFX09 {
	struct {
		unsigned int                       POLICY_16 : 2;
		unsigned int                       POLICY_17 : 2;
		unsigned int                       POLICY_18 : 2;
		unsigned int                       POLICY_19 : 2;
		unsigned int                       POLICY_20 : 2;
		unsigned int                       POLICY_21 : 2;
		unsigned int                       POLICY_22 : 2;
		unsigned int                       POLICY_23 : 2;
		unsigned int                       POLICY_24 : 2;
		unsigned int                       POLICY_25 : 2;
		unsigned int                       POLICY_26 : 2;
		unsigned int                       POLICY_27 : 2;
		unsigned int                       POLICY_28 : 2;
		unsigned int                       POLICY_29 : 2;
		unsigned int                       POLICY_30 : 2;
		unsigned int                       POLICY_31 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TC_CFG_L2_STORE_POLICY0__GFX09 {
	struct {
		unsigned int                        POLICY_0 : 2;
		unsigned int                        POLICY_1 : 2;
		unsigned int                        POLICY_2 : 2;
		unsigned int                        POLICY_3 : 2;
		unsigned int                        POLICY_4 : 2;
		unsigned int                        POLICY_5 : 2;
		unsigned int                        POLICY_6 : 2;
		unsigned int                        POLICY_7 : 2;
		unsigned int                        POLICY_8 : 2;
		unsigned int                        POLICY_9 : 2;
		unsigned int                       POLICY_10 : 2;
		unsigned int                       POLICY_11 : 2;
		unsigned int                       POLICY_12 : 2;
		unsigned int                       POLICY_13 : 2;
		unsigned int                       POLICY_14 : 2;
		unsigned int                       POLICY_15 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TC_CFG_L2_STORE_POLICY1__GFX09 {
	struct {
		unsigned int                       POLICY_16 : 2;
		unsigned int                       POLICY_17 : 2;
		unsigned int                       POLICY_18 : 2;
		unsigned int                       POLICY_19 : 2;
		unsigned int                       POLICY_20 : 2;
		unsigned int                       POLICY_21 : 2;
		unsigned int                       POLICY_22 : 2;
		unsigned int                       POLICY_23 : 2;
		unsigned int                       POLICY_24 : 2;
		unsigned int                       POLICY_25 : 2;
		unsigned int                       POLICY_26 : 2;
		unsigned int                       POLICY_27 : 2;
		unsigned int                       POLICY_28 : 2;
		unsigned int                       POLICY_29 : 2;
		unsigned int                       POLICY_30 : 2;
		unsigned int                       POLICY_31 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TC_CFG_L2_VOLATILE__GFX09 {
	struct {
		unsigned int                             VOL : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TD_CGTT_CTRL {
	struct {
		unsigned int                        ON_DELAY : 4;
		unsigned int                  OFF_HYSTERESIS : 8;
		unsigned int                                 : 4;
		unsigned int            SOFT_STALL_OVERRIDE7 : 1;
		unsigned int            SOFT_STALL_OVERRIDE6 : 1;
		unsigned int            SOFT_STALL_OVERRIDE5 : 1;
		unsigned int            SOFT_STALL_OVERRIDE4 : 1;
		unsigned int            SOFT_STALL_OVERRIDE3 : 1;
		unsigned int            SOFT_STALL_OVERRIDE2 : 1;
		unsigned int            SOFT_STALL_OVERRIDE1 : 1;
		unsigned int            SOFT_STALL_OVERRIDE0 : 1;
		unsigned int                  SOFT_OVERRIDE7 : 1;
		unsigned int                  SOFT_OVERRIDE6 : 1;
		unsigned int                  SOFT_OVERRIDE5 : 1;
		unsigned int                  SOFT_OVERRIDE4 : 1;
		unsigned int                  SOFT_OVERRIDE3 : 1;
		unsigned int                  SOFT_OVERRIDE2 : 1;
		unsigned int                  SOFT_OVERRIDE1 : 1;
		unsigned int                  SOFT_OVERRIDE0 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TD_CNTL {
	struct {
		unsigned int                   SYNC_PHASE_SH : 2;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int               SYNC_PHASE_VC_SMX : 2;
		unsigned int                                 : 2;
		unsigned int                    PAD_STALL_EN : 1;
		unsigned int                EXTEND_LDS_STALL : 2;
		unsigned int          LDS_STALL_PHASE_ADJUST : 2;
		unsigned int                                 : 2;
		unsigned int         PRECISION_COMPATIBILITY : 1;
		unsigned int              GATHER4_FLOAT_MODE : 1;
		unsigned int                                 : 1;
		unsigned int                   LD_FLOAT_MODE : 1;
		unsigned int                GATHER4_DX9_MODE : 1;
		unsigned int          DISABLE_POWER_THROTTLE : 1;
		unsigned int            ENABLE_ROUND_TO_ZERO : 1;
		unsigned int                                 : 1;
		unsigned int      DISABLE_2BIT_SIGNED_FORMAT : 1;
		unsigned int DISABLE_MM_QNAN_COMPARE_RESULT__GFX09 : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TD_DEBUG_DATA {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TD_DEBUG_INDEX {
	struct {
		unsigned int                           INDEX : 5;
		unsigned int                                 : 27;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TD_DSM_CNTL {
	struct {
		unsigned int TD_SS_FIFO_LO_DSM_IRRITATOR_DATA : 2;
		unsigned int TD_SS_FIFO_LO_ENABLE_SINGLE_WRITE : 1;
		unsigned int TD_SS_FIFO_HI_DSM_IRRITATOR_DATA : 2;
		unsigned int TD_SS_FIFO_HI_ENABLE_SINGLE_WRITE : 1;
		unsigned int   TD_CS_FIFO_DSM_IRRITATOR_DATA : 2;
		unsigned int  TD_CS_FIFO_ENABLE_SINGLE_WRITE : 1;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TD_DSM_CNTL2 {
	struct {
		unsigned int TD_SS_FIFO_LO_ENABLE_ERROR_INJECT : 2;
		unsigned int TD_SS_FIFO_LO_SELECT_INJECT_DELAY : 1;
		unsigned int TD_SS_FIFO_HI_ENABLE_ERROR_INJECT : 2;
		unsigned int TD_SS_FIFO_HI_SELECT_INJECT_DELAY : 1;
		unsigned int  TD_CS_FIFO_ENABLE_ERROR_INJECT : 2;
		unsigned int  TD_CS_FIFO_SELECT_INJECT_DELAY : 1;
		unsigned int                                 : 17;
		unsigned int                 TD_INJECT_DELAY : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TD_PERFCOUNTER0_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TD_PERFCOUNTER0_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TD_PERFCOUNTER0_SELECT {
	struct {
		unsigned int                        PERF_SEL : 8;
		unsigned int                                 : 2;
		unsigned int                       PERF_SEL1 : 8;
		unsigned int                                 : 2;
		unsigned int                       CNTR_MODE : 4;
		unsigned int                      PERF_MODE1 : 4;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TD_PERFCOUNTER0_SELECT1 {
	struct {
		unsigned int                       PERF_SEL2 : 8;
		unsigned int                                 : 2;
		unsigned int                       PERF_SEL3 : 8;
		unsigned int                                 : 6;
		unsigned int                      PERF_MODE3 : 4;
		unsigned int                      PERF_MODE2 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TD_PERFCOUNTER1_HI {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TD_PERFCOUNTER1_LO {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TD_PERFCOUNTER1_SELECT__GFX09 {
	struct {
		unsigned int                        PERF_SEL : 8;
		unsigned int                                 : 2;
		unsigned int                       PERF_SEL1 : 8;
		unsigned int                                 : 2;
		unsigned int                       CNTR_MODE : 4;
		unsigned int                      PERF_MODE1 : 4;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TD_SCRATCH {
	struct {
		unsigned int                         SCRATCH : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union TD_STATUS {
	struct {
		unsigned int                                 : 31;
		unsigned int                            BUSY : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union UTCL2_CGTT_CLK_CTRL__GFX09 {
	struct {
		unsigned int                        ON_DELAY : 4;
		unsigned int                  OFF_HYSTERESIS : 8;
		unsigned int             SOFT_OVERRIDE_EXTRA : 3;
		unsigned int                   MGLS_OVERRIDE : 1;
		unsigned int             SOFT_STALL_OVERRIDE : 8;
		unsigned int                   SOFT_OVERRIDE : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_CACHE_INVALIDATION {
	struct {
		unsigned int              CACHE_INVALIDATION : 2;
		unsigned int                                 : 2;
		unsigned int              DIS_INSTANCING_OPT : 1;
		unsigned int              VS_NO_EXTRA_BUFFER : 1;
		unsigned int                   AUTO_INVLD_EN : 2;
		unsigned int                                 : 1;
		unsigned int                     USE_GS_DONE : 1;
		unsigned int                                 : 1;
		unsigned int            DIS_RANGE_FULL_INVLD : 1;
		unsigned int                GS_LATE_ALLOC_EN : 1;
		unsigned int            STREAMOUT_FULL_FLUSH : 1;
		unsigned int                                 : 2;
		unsigned int                        ES_LIMIT : 5;
		unsigned int                ENABLE_PING_PONG : 1;
		unsigned int                 OPT_FLOW_CNTL_1 : 3;
		unsigned int                 OPT_FLOW_CNTL_2 : 3;
		unsigned int                   EN_WAVE_MERGE : 1;
		unsigned int            ENABLE_PING_PONG_EOI : 1;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_CNTL_STATUS {
	struct {
		unsigned int                        VGT_BUSY : 1;
		unsigned int               VGT_OUT_INDX_BUSY : 1;
		unsigned int                    VGT_OUT_BUSY : 1;
		unsigned int                     VGT_PT_BUSY : 1;
		unsigned int                     VGT_TE_BUSY : 1;
		unsigned int                     VGT_VR_BUSY : 1;
		unsigned int                     VGT_PI_BUSY : 1;
		unsigned int                     VGT_GS_BUSY : 1;
		unsigned int                     VGT_HS_BUSY : 1;
		unsigned int                   VGT_TE11_BUSY : 1;
		unsigned int                VGT_PRIMGEN_BUSY : 1;
		unsigned int                                 : 21;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_DEBUG_DATA__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_DEBUG_REG0__GFX09 {
	struct {
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                        vgt_busy : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                          SPARE5 : 1;
		unsigned int                          SPARE4 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                         gs_busy : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                        gog_busy : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                          SPARE3 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                          SPARE2 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                          SPARE1 : 1;
		unsigned int                   sclk_core_vld : 1;
		unsigned int                     sclk_gs_vld : 1;
		unsigned int                          SPARE0 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_DEBUG_REG1__GFX09 {
	struct {
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                          SPARE5 : 1;
		unsigned int                          SPARE4 : 1;
		unsigned int                          SPARE3 : 1;
		unsigned int                          SPARE2 : 1;
		unsigned int                          SPARE1 : 1;
		unsigned int                          SPARE0 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_DEBUG_REG10__GFX09 {
	struct {
		unsigned int                                 : 5;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 2;
		unsigned int                          SPARE2 : 2;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 10;
		unsigned int                                 : 9;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_DEBUG_REG11__GFX09 {
	struct {
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                          SPARE1 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                    gs_issue_rtr : 1;
		unsigned int                                 : 1;
		unsigned int                          SPARE0 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_DEBUG_REG12__GFX09 {
	struct {
		unsigned int                                 : 3;
		unsigned int                                 : 3;
		unsigned int                                 : 3;
		unsigned int                                 : 3;
		unsigned int                                 : 3;
		unsigned int                                 : 3;
		unsigned int                                 : 3;
		unsigned int                                 : 3;
		unsigned int                                 : 3;
		unsigned int                                 : 3;
		unsigned int                                 : 1;
		unsigned int                          SPARE0 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_DEBUG_REG13__GFX09 {
	struct {
		unsigned int                                 : 3;
		unsigned int                                 : 3;
		unsigned int                                 : 3;
		unsigned int                                 : 3;
		unsigned int                                 : 3;
		unsigned int                                 : 3;
		unsigned int                                 : 4;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                          SPARE1 : 1;
		unsigned int                          SPARE0 : 1;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_DEBUG_REG14__GFX09 {
	struct {
		unsigned int                          SPARE3 : 4;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 2;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                          SPARE2 : 9;
		unsigned int                                 : 1;
		unsigned int                           SPARE : 3;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                          SPARE1 : 1;
		unsigned int                                 : 1;
		unsigned int                          SPARE0 : 1;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_DEBUG_REG15__GFX09 {
	struct {
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                output_fifo_full : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 5;
		unsigned int                                 : 5;
		unsigned int                                 : 5;
		unsigned int                                 : 6;
		unsigned int                                 : 2;
		unsigned int                                 : 1;
		unsigned int                                 : 3;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_DEBUG_REG16__GFX09 {
	struct {
		unsigned int                        gog_busy : 1;
		unsigned int                                 : 3;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 3;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_DEBUG_REG2__GFX09 {
	struct {
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                           SPARE : 3;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_DEBUG_REG23__GFX09 {
	struct {
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 2;
		unsigned int                                 : 4;
		unsigned int                                 : 3;
		unsigned int                           SPARE : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_DEBUG_REG30__GFX09 {
	struct {
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 2;
		unsigned int                                 : 1;
		unsigned int                           SPARE : 13;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_DEBUG_REG32__GFX09 {
	struct {
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 2;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                           SPARE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_DEBUG_REG4__GFX09 {
	struct {
		unsigned int                                 : 8;
		unsigned int                                 : 16;
		unsigned int                                 : 5;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                           SPARE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_DEBUG_REG5__GFX09 {
	struct {
		unsigned int                          SPARE4 : 3;
		unsigned int                                 : 5;
		unsigned int                          SPARE3 : 3;
		unsigned int                                 : 5;
		unsigned int                          SPARE2 : 3;
		unsigned int                                 : 5;
		unsigned int                          SPARE1 : 3;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_DEBUG_REG7__GFX09 {
	struct {
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                           SPARE : 11;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_DEBUG_REG9__GFX09 {
	struct {
		unsigned int                                 : 2;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 7;
		unsigned int                                 : 1;
		unsigned int                                 : 3;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                          SPARE0 : 1;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_DISPATCH_DRAW_INDEX {
	struct {
		unsigned int                     MATCH_INDEX : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_DMA_BASE {
	struct {
		unsigned int                       BASE_ADDR : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_DMA_BASE_HI {
	struct {
		unsigned int                       BASE_ADDR : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_DMA_CONTROL {
	struct {
		unsigned int                  PRIMGROUP_SIZE : 16;
		unsigned int                                 : 1;
		unsigned int                IA_SWITCH_ON_EOP : 1;
		unsigned int                                 : 1;
		unsigned int                   SWITCH_ON_EOI : 1;
		unsigned int                WD_SWITCH_ON_EOP : 1;
		unsigned int               EN_INST_OPT_BASIC : 1;
		unsigned int                 EN_INST_OPT_ADV : 1;
		unsigned int                     HW_USE_ONLY : 1;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_DMA_DATA_FIFO_DEPTH__GFX09 {
	struct {
		unsigned int             DMA_DATA_FIFO_DEPTH : 9;
		unsigned int             DMA2DRAW_FIFO_DEPTH : 10;
		unsigned int                                 : 13;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_DMA_EVENT_INITIATOR {
	struct {
		unsigned int                      EVENT_TYPE : 6;
		unsigned int                                 : 4;
		unsigned int                      ADDRESS_HI : 17;
		unsigned int                  EXTENDED_EVENT : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_DMA_INDEX_TYPE__GFX09 {
	struct {
		unsigned int                      INDEX_TYPE : 2;
		unsigned int                       SWAP_MODE : 2;
		unsigned int                        BUF_TYPE : 2;
		unsigned int                    RDREQ_POLICY : 1;
		unsigned int                                 : 1;
		unsigned int                      PRIMGEN_EN : 1;
		unsigned int                         NOT_EOP : 1;
		unsigned int                        REQ_PATH : 1;
		unsigned int                                 : 21;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_DMA_LS_HS_CONFIG {
	struct {
		unsigned int                                 : 8;
		unsigned int                 HS_NUM_INPUT_CP : 6;
		unsigned int                                 : 18;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_DMA_MAX_SIZE {
	struct {
		unsigned int                        MAX_SIZE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_DMA_NUM_INSTANCES {
	struct {
		unsigned int                   NUM_INSTANCES : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_DMA_PRIMITIVE_TYPE {
	struct {
		unsigned int                       PRIM_TYPE : 6;
		unsigned int                                 : 26;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_DMA_REQ_FIFO_DEPTH {
	struct {
		unsigned int              DMA_REQ_FIFO_DEPTH : 6;
		unsigned int                                 : 26;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_DMA_SIZE {
	struct {
		unsigned int                     NUM_INDICES : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_DRAW_INITIATOR {
	struct {
		unsigned int                   SOURCE_SELECT : 2;
		unsigned int                      MAJOR_MODE : 2;
		unsigned int                  SPRITE_EN_R6XX : 1;
		unsigned int                         NOT_EOP : 1;
		unsigned int                      USE_OPAQUE : 1;
		unsigned int                   UNROLLED_INST : 1;
		unsigned int                GRBM_SKEW_NO_DEC : 1;
		unsigned int                                 : 20;
		unsigned int                    REG_RT_INDEX : 3;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_DRAW_INIT_FIFO_DEPTH {
	struct {
		unsigned int            DRAW_INIT_FIFO_DEPTH : 6;
		unsigned int                                 : 26;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_ENHANCE {
	struct {
		unsigned int                            MISC : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_ESGS_RING_ITEMSIZE {
	struct {
		unsigned int                        ITEMSIZE : 15;
		unsigned int                                 : 17;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_ES_PER_GS {
	struct {
		unsigned int                       ES_PER_GS : 11;
		unsigned int                                 : 21;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_EVENT_ADDRESS_REG {
	struct {
		unsigned int                     ADDRESS_LOW : 28;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_EVENT_INITIATOR {
	struct {
		unsigned int                      EVENT_TYPE : 6;
		unsigned int                                 : 4;
		unsigned int                      ADDRESS_HI : 17;
		unsigned int                  EXTENDED_EVENT : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_FIFO_DEPTHS__GFX09 {
	struct {
		unsigned int            VS_DEALLOC_TBL_DEPTH : 7;
		unsigned int                                 : 1;
		unsigned int                CLIPP_FIFO_DEPTH : 14;
		unsigned int              HSINPUT_FIFO_DEPTH : 6;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_GROUP_DECR {
	struct {
		unsigned int                            DECR : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_GROUP_FIRST_DECR {
	struct {
		unsigned int                      FIRST_DECR : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_GROUP_PRIM_TYPE {
	struct {
		unsigned int                       PRIM_TYPE : 5;
		unsigned int                                 : 9;
		unsigned int                    RETAIN_ORDER : 1;
		unsigned int                    RETAIN_QUADS : 1;
		unsigned int                      PRIM_ORDER : 3;
		unsigned int                                 : 13;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_GROUP_VECT_0_CNTL {
	struct {
		unsigned int                       COMP_X_EN : 1;
		unsigned int                       COMP_Y_EN : 1;
		unsigned int                       COMP_Z_EN : 1;
		unsigned int                       COMP_W_EN : 1;
		unsigned int                                 : 4;
		unsigned int                          STRIDE : 8;
		unsigned int                           SHIFT : 8;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_GROUP_VECT_0_FMT_CNTL {
	struct {
		unsigned int                          X_CONV : 4;
		unsigned int                        X_OFFSET : 4;
		unsigned int                          Y_CONV : 4;
		unsigned int                        Y_OFFSET : 4;
		unsigned int                          Z_CONV : 4;
		unsigned int                        Z_OFFSET : 4;
		unsigned int                          W_CONV : 4;
		unsigned int                        W_OFFSET : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_GROUP_VECT_1_CNTL {
	struct {
		unsigned int                       COMP_X_EN : 1;
		unsigned int                       COMP_Y_EN : 1;
		unsigned int                       COMP_Z_EN : 1;
		unsigned int                       COMP_W_EN : 1;
		unsigned int                                 : 4;
		unsigned int                          STRIDE : 8;
		unsigned int                           SHIFT : 8;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_GROUP_VECT_1_FMT_CNTL {
	struct {
		unsigned int                          X_CONV : 4;
		unsigned int                        X_OFFSET : 4;
		unsigned int                          Y_CONV : 4;
		unsigned int                        Y_OFFSET : 4;
		unsigned int                          Z_CONV : 4;
		unsigned int                        Z_OFFSET : 4;
		unsigned int                          W_CONV : 4;
		unsigned int                        W_OFFSET : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_GSVS_RING_ITEMSIZE {
	struct {
		unsigned int                        ITEMSIZE : 15;
		unsigned int                                 : 17;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_GSVS_RING_OFFSET_1 {
	struct {
		unsigned int                          OFFSET : 15;
		unsigned int                                 : 17;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_GSVS_RING_OFFSET_2 {
	struct {
		unsigned int                          OFFSET : 15;
		unsigned int                                 : 17;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_GSVS_RING_OFFSET_3 {
	struct {
		unsigned int                          OFFSET : 15;
		unsigned int                                 : 17;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_GSVS_RING_SIZE {
	struct {
		unsigned int                        MEM_SIZE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_GS_INSTANCE_CNT {
	struct {
		unsigned int                          ENABLE : 1;
		unsigned int                                 : 1;
		unsigned int                             CNT : 7;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_GS_MAX_PRIMS_PER_SUBGROUP__GFX09 {
	struct {
		unsigned int          MAX_PRIMS_PER_SUBGROUP : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_GS_MAX_VERT_OUT {
	struct {
		unsigned int                    MAX_VERT_OUT : 11;
		unsigned int                                 : 21;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_GS_MAX_WAVE_ID {
	struct {
		unsigned int                     MAX_WAVE_ID : 12;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_GS_MODE {
	struct {
		unsigned int                            MODE : 3;
		unsigned int                                 : 1;
		unsigned int                        CUT_MODE : 2;
		unsigned int                                 : 5;
		unsigned int                    GS_C_PACK_EN : 1;
		unsigned int                                 : 1;
		unsigned int                     ES_PASSTHRU : 1;
		unsigned int                                 : 3;
		unsigned int              PARTIAL_THD_AT_EOI : 1;
		unsigned int                   SUPPRESS_CUTS : 1;
		unsigned int               ES_WRITE_OPTIMIZE : 1;
		unsigned int               GS_WRITE_OPTIMIZE : 1;
		unsigned int                          ONCHIP : 2;
		unsigned int                                 : 9;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_GS_ONCHIP_CNTL {
	struct {
		unsigned int             ES_VERTS_PER_SUBGRP : 11;
		unsigned int             GS_PRIMS_PER_SUBGRP : 11;
		unsigned int         GS_INST_PRIMS_IN_SUBGRP : 10;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_GS_OUT_PRIM_TYPE {
	struct {
		unsigned int                    OUTPRIM_TYPE : 6;
		unsigned int                                 : 2;
		unsigned int                  OUTPRIM_TYPE_1 : 6;
		unsigned int                                 : 2;
		unsigned int                  OUTPRIM_TYPE_2 : 6;
		unsigned int                  OUTPRIM_TYPE_3 : 6;
		unsigned int                                 : 3;
		unsigned int          UNIQUE_TYPE_PER_STREAM : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_GS_PER_ES {
	struct {
		unsigned int                       GS_PER_ES : 11;
		unsigned int                                 : 21;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_GS_PER_VS {
	struct {
		unsigned int                       GS_PER_VS : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_GS_VERTEX_REUSE {
	struct {
		unsigned int                      VERT_REUSE : 5;
		unsigned int                                 : 27;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_GS_VERT_ITEMSIZE {
	struct {
		unsigned int                        ITEMSIZE : 15;
		unsigned int                                 : 17;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_GS_VERT_ITEMSIZE_1 {
	struct {
		unsigned int                        ITEMSIZE : 15;
		unsigned int                                 : 17;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_GS_VERT_ITEMSIZE_2 {
	struct {
		unsigned int                        ITEMSIZE : 15;
		unsigned int                                 : 17;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_GS_VERT_ITEMSIZE_3 {
	struct {
		unsigned int                        ITEMSIZE : 15;
		unsigned int                                 : 17;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_HOS_CNTL {
	struct {
		unsigned int                       TESS_MODE : 2;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_HOS_MAX_TESS_LEVEL {
	struct {
		unsigned int                        MAX_TESS : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_HOS_MIN_TESS_LEVEL {
	struct {
		unsigned int                        MIN_TESS : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_HOS_REUSE_DEPTH {
	struct {
		unsigned int                     REUSE_DEPTH : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_HS_OFFCHIP_PARAM {
	struct {
		unsigned int               OFFCHIP_BUFFERING : 9;
		unsigned int             OFFCHIP_GRANULARITY : 2;
		unsigned int                                 : 21;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_IMMED_DATA {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_INDEX_TYPE {
	struct {
		unsigned int                      INDEX_TYPE : 2;
		unsigned int                                 : 6;
		unsigned int                      PRIMGEN_EN : 1;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_INDX_OFFSET {
	struct {
		unsigned int                     INDX_OFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_INSTANCE_BASE_ID {
	struct {
		unsigned int                INSTANCE_BASE_ID : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_INSTANCE_STEP_RATE_0 {
	struct {
		unsigned int                       STEP_RATE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_INSTANCE_STEP_RATE_1 {
	struct {
		unsigned int                       STEP_RATE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_LAST_COPY_STATE {
	struct {
		unsigned int                    SRC_STATE_ID : 3;
		unsigned int                                 : 13;
		unsigned int                    DST_STATE_ID : 3;
		unsigned int                                 : 13;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_LS_HS_CONFIG {
	struct {
		unsigned int                     NUM_PATCHES : 8;
		unsigned int                 HS_NUM_INPUT_CP : 6;
		unsigned int                HS_NUM_OUTPUT_CP : 6;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_MAX_VTX_INDX {
	struct {
		unsigned int                        MAX_INDX : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_MC_LAT_CNTL {
	struct {
		unsigned int               MC_TIME_STAMP_RES : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_MIN_VTX_INDX {
	struct {
		unsigned int                        MIN_INDX : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_MULTI_PRIM_IB_RESET_EN {
	struct {
		unsigned int                        RESET_EN : 1;
		unsigned int                  MATCH_ALL_BITS : 1;
		unsigned int                                 : 30;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_MULTI_PRIM_IB_RESET_INDX {
	struct {
		unsigned int                      RESET_INDX : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_NUM_INDICES {
	struct {
		unsigned int                     NUM_INDICES : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_NUM_INSTANCES {
	struct {
		unsigned int                   NUM_INSTANCES : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_OUTPUT_PATH_CNTL {
	struct {
		unsigned int                     PATH_SELECT : 3;
		unsigned int                                 : 29;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_OUT_DEALLOC_CNTL {
	struct {
		unsigned int                    DEALLOC_DIST : 7;
		unsigned int                                 : 25;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_PERFCOUNTER0_HI__GFX09 {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_PERFCOUNTER0_LO__GFX09 {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_PERFCOUNTER0_SELECT__GFX09 {
	struct {
		unsigned int                        PERF_SEL : 10;
		unsigned int                       PERF_SEL1 : 10;
		unsigned int                       CNTR_MODE : 4;
		unsigned int                      PERF_MODE1 : 4;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_PERFCOUNTER0_SELECT1__GFX09 {
	struct {
		unsigned int                       PERF_SEL2 : 10;
		unsigned int                       PERF_SEL3 : 10;
		unsigned int                                 : 4;
		unsigned int                      PERF_MODE3 : 4;
		unsigned int                      PERF_MODE2 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_PERFCOUNTER1_HI__GFX09 {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_PERFCOUNTER1_LO__GFX09 {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_PERFCOUNTER1_SELECT__GFX09 {
	struct {
		unsigned int                        PERF_SEL : 10;
		unsigned int                       PERF_SEL1 : 10;
		unsigned int                       CNTR_MODE : 4;
		unsigned int                      PERF_MODE1 : 4;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_PERFCOUNTER1_SELECT1__GFX09 {
	struct {
		unsigned int                       PERF_SEL2 : 10;
		unsigned int                       PERF_SEL3 : 10;
		unsigned int                                 : 4;
		unsigned int                      PERF_MODE3 : 4;
		unsigned int                      PERF_MODE2 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_PERFCOUNTER2_HI__GFX09 {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_PERFCOUNTER2_LO__GFX09 {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_PERFCOUNTER2_SELECT__GFX09 {
	struct {
		unsigned int                        PERF_SEL : 8;
		unsigned int                                 : 20;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_PERFCOUNTER3_HI__GFX09 {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_PERFCOUNTER3_LO__GFX09 {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_PERFCOUNTER3_SELECT__GFX09 {
	struct {
		unsigned int                        PERF_SEL : 8;
		unsigned int                                 : 20;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_PERFCOUNTER_SEID_MASK__GFX09 {
	struct {
		unsigned int           PERF_SEID_IGNORE_MASK : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_PRIMITIVEID_EN {
	struct {
		unsigned int                  PRIMITIVEID_EN : 1;
		unsigned int            DISABLE_RESET_ON_EOI : 1;
		unsigned int        NGG_DISABLE_PROVOK_REUSE : 1;
		unsigned int                                 : 29;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_PRIMITIVEID_RESET {
	struct {
		unsigned int                           VALUE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_PRIMITIVE_TYPE {
	struct {
		unsigned int                       PRIM_TYPE : 6;
		unsigned int                                 : 26;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_RESET_DEBUG {
	struct {
		unsigned int                      GS_DISABLE : 1;
		unsigned int                    TESS_DISABLE : 1;
		unsigned int                      WD_DISABLE : 1;
		unsigned int                                 : 29;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_REUSE_OFF {
	struct {
		unsigned int                       REUSE_OFF : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_SHADER_STAGES_EN {
	struct {
		unsigned int                           LS_EN : 2;
		unsigned int                           HS_EN : 1;
		unsigned int                           ES_EN : 2;
		unsigned int                           GS_EN : 1;
		unsigned int                           VS_EN : 2;
		unsigned int                                 : 1;
		unsigned int                DISPATCH_DRAW_EN : 1;
		unsigned int             DIS_DEALLOC_ACCUM_0 : 1;
		unsigned int             DIS_DEALLOC_ACCUM_1 : 1;
		unsigned int                   VS_WAVE_ID_EN : 1;
		unsigned int                      PRIMGEN_EN : 1;
		unsigned int                 ORDERED_ID_MODE : 1;
		unsigned int             MAX_PRIMGRP_IN_WAVE : 4;
		unsigned int                  GS_FAST_LAUNCH : 2;
		unsigned int                                 : 11;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_STRMOUT_BUFFER_CONFIG {
	struct {
		unsigned int              STREAM_0_BUFFER_EN : 4;
		unsigned int              STREAM_1_BUFFER_EN : 4;
		unsigned int              STREAM_2_BUFFER_EN : 4;
		unsigned int              STREAM_3_BUFFER_EN : 4;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_STRMOUT_BUFFER_FILLED_SIZE_0 {
	struct {
		unsigned int                            SIZE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_STRMOUT_BUFFER_FILLED_SIZE_1 {
	struct {
		unsigned int                            SIZE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_STRMOUT_BUFFER_FILLED_SIZE_2 {
	struct {
		unsigned int                            SIZE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_STRMOUT_BUFFER_FILLED_SIZE_3 {
	struct {
		unsigned int                            SIZE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_STRMOUT_BUFFER_OFFSET_0 {
	struct {
		unsigned int                          OFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_STRMOUT_BUFFER_OFFSET_1 {
	struct {
		unsigned int                          OFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_STRMOUT_BUFFER_OFFSET_2 {
	struct {
		unsigned int                          OFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_STRMOUT_BUFFER_OFFSET_3 {
	struct {
		unsigned int                          OFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_STRMOUT_BUFFER_SIZE_0 {
	struct {
		unsigned int                            SIZE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_STRMOUT_BUFFER_SIZE_1 {
	struct {
		unsigned int                            SIZE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_STRMOUT_BUFFER_SIZE_2 {
	struct {
		unsigned int                            SIZE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_STRMOUT_BUFFER_SIZE_3 {
	struct {
		unsigned int                            SIZE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_STRMOUT_CONFIG {
	struct {
		unsigned int                  STREAMOUT_0_EN : 1;
		unsigned int                  STREAMOUT_1_EN : 1;
		unsigned int                  STREAMOUT_2_EN : 1;
		unsigned int                  STREAMOUT_3_EN : 1;
		unsigned int                     RAST_STREAM : 3;
		unsigned int             EN_PRIMS_NEEDED_CNT : 1;
		unsigned int                RAST_STREAM_MASK : 4;
		unsigned int                                 : 19;
		unsigned int            USE_RAST_STREAM_MASK : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_STRMOUT_DELAY {
	struct {
		unsigned int                      SKIP_DELAY : 8;
		unsigned int                    SE0_WD_DELAY : 3;
		unsigned int                    SE1_WD_DELAY : 3;
		unsigned int                    SE2_WD_DELAY : 3;
		unsigned int                    SE3_WD_DELAY : 3;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE {
	struct {
		unsigned int                            SIZE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_STRMOUT_DRAW_OPAQUE_OFFSET {
	struct {
		unsigned int                          OFFSET : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE {
	struct {
		unsigned int                   VERTEX_STRIDE : 9;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_STRMOUT_VTX_STRIDE_0 {
	struct {
		unsigned int                          STRIDE : 10;
		unsigned int                                 : 22;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_STRMOUT_VTX_STRIDE_1 {
	struct {
		unsigned int                          STRIDE : 10;
		unsigned int                                 : 22;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_STRMOUT_VTX_STRIDE_2 {
	struct {
		unsigned int                          STRIDE : 10;
		unsigned int                                 : 22;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_STRMOUT_VTX_STRIDE_3 {
	struct {
		unsigned int                          STRIDE : 10;
		unsigned int                                 : 22;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_SYS_CONFIG {
	struct {
		unsigned int                    DUAL_CORE_EN : 1;
		unsigned int                MAX_LS_HS_THDGRP : 6;
		unsigned int        ADC_EVENT_FILTER_DISABLE : 1;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_TESS_DISTRIBUTION {
	struct {
		unsigned int                   ACCUM_ISOLINE : 8;
		unsigned int                       ACCUM_TRI : 8;
		unsigned int                      ACCUM_QUAD : 8;
		unsigned int                     DONUT_SPLIT : 5;
		unsigned int                      TRAP_SPLIT : 3;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_TF_MEMORY_BASE {
	struct {
		unsigned int                            BASE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_TF_MEMORY_BASE_HI {
	struct {
		unsigned int                         BASE_HI : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_TF_PARAM {
	struct {
		unsigned int                            TYPE : 2;
		unsigned int                    PARTITIONING : 3;
		unsigned int                        TOPOLOGY : 3;
		unsigned int             RESERVED_REDUC_AXIS : 1;
		unsigned int                      DEPRECATED : 1;
		unsigned int                                 : 4;
		unsigned int                  DISABLE_DONUTS : 1;
		unsigned int                    RDREQ_POLICY : 2;
		unsigned int               DISTRIBUTION_MODE : 2;
		unsigned int                                 : 13;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_TF_RING_SIZE {
	struct {
		unsigned int                            SIZE : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_VERTEX_REUSE_BLOCK_CNTL {
	struct {
		unsigned int                 VTX_REUSE_DEPTH : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_VS_MAX_WAVE_ID {
	struct {
		unsigned int                     MAX_WAVE_ID : 12;
		unsigned int                                 : 20;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_VTX_CNT_EN {
	struct {
		unsigned int                      VTX_CNT_EN : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VGT_VTX_VECT_EJECT_REG {
	struct {
		unsigned int                      PRIM_COUNT : 10;
		unsigned int                                 : 22;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT0_CNTL__GFX09 {
	struct {
		unsigned int                  ENABLE_CONTEXT : 1;
		unsigned int                PAGE_TABLE_DEPTH : 2;
		unsigned int           PAGE_TABLE_BLOCK_SIZE : 4;
		unsigned int RETRY_PERMISSION_OR_INVALID_PAGE_FAULT : 1;
		unsigned int               RETRY_OTHER_FAULT : 1;
		unsigned int RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int RANGE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int PDE0_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int VALID_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int VALID_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int READ_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int READ_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int WRITE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32__GFX09 {
	struct {
		unsigned int       PAGE_DIRECTORY_ENTRY_HI32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32__GFX09 {
	struct {
		unsigned int       PAGE_DIRECTORY_ENTRY_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32__GFX09 {
	struct {
		unsigned int         LOGICAL_PAGE_NUMBER_HI4 : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32__GFX09 {
	struct {
		unsigned int        LOGICAL_PAGE_NUMBER_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32__GFX09 {
	struct {
		unsigned int         LOGICAL_PAGE_NUMBER_HI4 : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32__GFX09 {
	struct {
		unsigned int        LOGICAL_PAGE_NUMBER_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT10_CNTL__GFX09 {
	struct {
		unsigned int                  ENABLE_CONTEXT : 1;
		unsigned int                PAGE_TABLE_DEPTH : 2;
		unsigned int           PAGE_TABLE_BLOCK_SIZE : 4;
		unsigned int RETRY_PERMISSION_OR_INVALID_PAGE_FAULT : 1;
		unsigned int               RETRY_OTHER_FAULT : 1;
		unsigned int RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int RANGE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int PDE0_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int VALID_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int VALID_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int READ_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int READ_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int WRITE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32__GFX09 {
	struct {
		unsigned int       PAGE_DIRECTORY_ENTRY_HI32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32__GFX09 {
	struct {
		unsigned int       PAGE_DIRECTORY_ENTRY_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32__GFX09 {
	struct {
		unsigned int         LOGICAL_PAGE_NUMBER_HI4 : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32__GFX09 {
	struct {
		unsigned int        LOGICAL_PAGE_NUMBER_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32__GFX09 {
	struct {
		unsigned int         LOGICAL_PAGE_NUMBER_HI4 : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32__GFX09 {
	struct {
		unsigned int        LOGICAL_PAGE_NUMBER_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT11_CNTL__GFX09 {
	struct {
		unsigned int                  ENABLE_CONTEXT : 1;
		unsigned int                PAGE_TABLE_DEPTH : 2;
		unsigned int           PAGE_TABLE_BLOCK_SIZE : 4;
		unsigned int RETRY_PERMISSION_OR_INVALID_PAGE_FAULT : 1;
		unsigned int               RETRY_OTHER_FAULT : 1;
		unsigned int RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int RANGE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int PDE0_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int VALID_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int VALID_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int READ_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int READ_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int WRITE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32__GFX09 {
	struct {
		unsigned int       PAGE_DIRECTORY_ENTRY_HI32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32__GFX09 {
	struct {
		unsigned int       PAGE_DIRECTORY_ENTRY_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32__GFX09 {
	struct {
		unsigned int         LOGICAL_PAGE_NUMBER_HI4 : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32__GFX09 {
	struct {
		unsigned int        LOGICAL_PAGE_NUMBER_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32__GFX09 {
	struct {
		unsigned int         LOGICAL_PAGE_NUMBER_HI4 : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32__GFX09 {
	struct {
		unsigned int        LOGICAL_PAGE_NUMBER_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT12_CNTL__GFX09 {
	struct {
		unsigned int                  ENABLE_CONTEXT : 1;
		unsigned int                PAGE_TABLE_DEPTH : 2;
		unsigned int           PAGE_TABLE_BLOCK_SIZE : 4;
		unsigned int RETRY_PERMISSION_OR_INVALID_PAGE_FAULT : 1;
		unsigned int               RETRY_OTHER_FAULT : 1;
		unsigned int RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int RANGE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int PDE0_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int VALID_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int VALID_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int READ_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int READ_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int WRITE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32__GFX09 {
	struct {
		unsigned int       PAGE_DIRECTORY_ENTRY_HI32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32__GFX09 {
	struct {
		unsigned int       PAGE_DIRECTORY_ENTRY_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32__GFX09 {
	struct {
		unsigned int         LOGICAL_PAGE_NUMBER_HI4 : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32__GFX09 {
	struct {
		unsigned int        LOGICAL_PAGE_NUMBER_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32__GFX09 {
	struct {
		unsigned int         LOGICAL_PAGE_NUMBER_HI4 : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32__GFX09 {
	struct {
		unsigned int        LOGICAL_PAGE_NUMBER_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT13_CNTL__GFX09 {
	struct {
		unsigned int                  ENABLE_CONTEXT : 1;
		unsigned int                PAGE_TABLE_DEPTH : 2;
		unsigned int           PAGE_TABLE_BLOCK_SIZE : 4;
		unsigned int RETRY_PERMISSION_OR_INVALID_PAGE_FAULT : 1;
		unsigned int               RETRY_OTHER_FAULT : 1;
		unsigned int RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int RANGE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int PDE0_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int VALID_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int VALID_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int READ_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int READ_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int WRITE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32__GFX09 {
	struct {
		unsigned int       PAGE_DIRECTORY_ENTRY_HI32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32__GFX09 {
	struct {
		unsigned int       PAGE_DIRECTORY_ENTRY_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32__GFX09 {
	struct {
		unsigned int         LOGICAL_PAGE_NUMBER_HI4 : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32__GFX09 {
	struct {
		unsigned int        LOGICAL_PAGE_NUMBER_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32__GFX09 {
	struct {
		unsigned int         LOGICAL_PAGE_NUMBER_HI4 : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32__GFX09 {
	struct {
		unsigned int        LOGICAL_PAGE_NUMBER_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT14_CNTL__GFX09 {
	struct {
		unsigned int                  ENABLE_CONTEXT : 1;
		unsigned int                PAGE_TABLE_DEPTH : 2;
		unsigned int           PAGE_TABLE_BLOCK_SIZE : 4;
		unsigned int RETRY_PERMISSION_OR_INVALID_PAGE_FAULT : 1;
		unsigned int               RETRY_OTHER_FAULT : 1;
		unsigned int RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int RANGE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int PDE0_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int VALID_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int VALID_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int READ_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int READ_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int WRITE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32__GFX09 {
	struct {
		unsigned int       PAGE_DIRECTORY_ENTRY_HI32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32__GFX09 {
	struct {
		unsigned int       PAGE_DIRECTORY_ENTRY_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32__GFX09 {
	struct {
		unsigned int         LOGICAL_PAGE_NUMBER_HI4 : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32__GFX09 {
	struct {
		unsigned int        LOGICAL_PAGE_NUMBER_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32__GFX09 {
	struct {
		unsigned int         LOGICAL_PAGE_NUMBER_HI4 : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32__GFX09 {
	struct {
		unsigned int        LOGICAL_PAGE_NUMBER_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT15_CNTL__GFX09 {
	struct {
		unsigned int                  ENABLE_CONTEXT : 1;
		unsigned int                PAGE_TABLE_DEPTH : 2;
		unsigned int           PAGE_TABLE_BLOCK_SIZE : 4;
		unsigned int RETRY_PERMISSION_OR_INVALID_PAGE_FAULT : 1;
		unsigned int               RETRY_OTHER_FAULT : 1;
		unsigned int RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int RANGE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int PDE0_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int VALID_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int VALID_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int READ_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int READ_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int WRITE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32__GFX09 {
	struct {
		unsigned int       PAGE_DIRECTORY_ENTRY_HI32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32__GFX09 {
	struct {
		unsigned int       PAGE_DIRECTORY_ENTRY_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32__GFX09 {
	struct {
		unsigned int         LOGICAL_PAGE_NUMBER_HI4 : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32__GFX09 {
	struct {
		unsigned int        LOGICAL_PAGE_NUMBER_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32__GFX09 {
	struct {
		unsigned int         LOGICAL_PAGE_NUMBER_HI4 : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32__GFX09 {
	struct {
		unsigned int        LOGICAL_PAGE_NUMBER_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT1_CNTL__GFX09 {
	struct {
		unsigned int                  ENABLE_CONTEXT : 1;
		unsigned int                PAGE_TABLE_DEPTH : 2;
		unsigned int           PAGE_TABLE_BLOCK_SIZE : 4;
		unsigned int RETRY_PERMISSION_OR_INVALID_PAGE_FAULT : 1;
		unsigned int               RETRY_OTHER_FAULT : 1;
		unsigned int RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int RANGE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int PDE0_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int VALID_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int VALID_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int READ_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int READ_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int WRITE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32__GFX09 {
	struct {
		unsigned int       PAGE_DIRECTORY_ENTRY_HI32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32__GFX09 {
	struct {
		unsigned int       PAGE_DIRECTORY_ENTRY_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32__GFX09 {
	struct {
		unsigned int         LOGICAL_PAGE_NUMBER_HI4 : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32__GFX09 {
	struct {
		unsigned int        LOGICAL_PAGE_NUMBER_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32__GFX09 {
	struct {
		unsigned int         LOGICAL_PAGE_NUMBER_HI4 : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32__GFX09 {
	struct {
		unsigned int        LOGICAL_PAGE_NUMBER_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT2_CNTL__GFX09 {
	struct {
		unsigned int                  ENABLE_CONTEXT : 1;
		unsigned int                PAGE_TABLE_DEPTH : 2;
		unsigned int           PAGE_TABLE_BLOCK_SIZE : 4;
		unsigned int RETRY_PERMISSION_OR_INVALID_PAGE_FAULT : 1;
		unsigned int               RETRY_OTHER_FAULT : 1;
		unsigned int RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int RANGE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int PDE0_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int VALID_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int VALID_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int READ_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int READ_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int WRITE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32__GFX09 {
	struct {
		unsigned int       PAGE_DIRECTORY_ENTRY_HI32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32__GFX09 {
	struct {
		unsigned int       PAGE_DIRECTORY_ENTRY_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32__GFX09 {
	struct {
		unsigned int         LOGICAL_PAGE_NUMBER_HI4 : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32__GFX09 {
	struct {
		unsigned int        LOGICAL_PAGE_NUMBER_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32__GFX09 {
	struct {
		unsigned int         LOGICAL_PAGE_NUMBER_HI4 : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32__GFX09 {
	struct {
		unsigned int        LOGICAL_PAGE_NUMBER_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT3_CNTL__GFX09 {
	struct {
		unsigned int                  ENABLE_CONTEXT : 1;
		unsigned int                PAGE_TABLE_DEPTH : 2;
		unsigned int           PAGE_TABLE_BLOCK_SIZE : 4;
		unsigned int RETRY_PERMISSION_OR_INVALID_PAGE_FAULT : 1;
		unsigned int               RETRY_OTHER_FAULT : 1;
		unsigned int RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int RANGE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int PDE0_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int VALID_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int VALID_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int READ_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int READ_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int WRITE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32__GFX09 {
	struct {
		unsigned int       PAGE_DIRECTORY_ENTRY_HI32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32__GFX09 {
	struct {
		unsigned int       PAGE_DIRECTORY_ENTRY_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32__GFX09 {
	struct {
		unsigned int         LOGICAL_PAGE_NUMBER_HI4 : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32__GFX09 {
	struct {
		unsigned int        LOGICAL_PAGE_NUMBER_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32__GFX09 {
	struct {
		unsigned int         LOGICAL_PAGE_NUMBER_HI4 : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32__GFX09 {
	struct {
		unsigned int        LOGICAL_PAGE_NUMBER_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT4_CNTL__GFX09 {
	struct {
		unsigned int                  ENABLE_CONTEXT : 1;
		unsigned int                PAGE_TABLE_DEPTH : 2;
		unsigned int           PAGE_TABLE_BLOCK_SIZE : 4;
		unsigned int RETRY_PERMISSION_OR_INVALID_PAGE_FAULT : 1;
		unsigned int               RETRY_OTHER_FAULT : 1;
		unsigned int RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int RANGE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int PDE0_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int VALID_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int VALID_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int READ_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int READ_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int WRITE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32__GFX09 {
	struct {
		unsigned int       PAGE_DIRECTORY_ENTRY_HI32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32__GFX09 {
	struct {
		unsigned int       PAGE_DIRECTORY_ENTRY_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32__GFX09 {
	struct {
		unsigned int         LOGICAL_PAGE_NUMBER_HI4 : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32__GFX09 {
	struct {
		unsigned int        LOGICAL_PAGE_NUMBER_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32__GFX09 {
	struct {
		unsigned int         LOGICAL_PAGE_NUMBER_HI4 : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32__GFX09 {
	struct {
		unsigned int        LOGICAL_PAGE_NUMBER_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT5_CNTL__GFX09 {
	struct {
		unsigned int                  ENABLE_CONTEXT : 1;
		unsigned int                PAGE_TABLE_DEPTH : 2;
		unsigned int           PAGE_TABLE_BLOCK_SIZE : 4;
		unsigned int RETRY_PERMISSION_OR_INVALID_PAGE_FAULT : 1;
		unsigned int               RETRY_OTHER_FAULT : 1;
		unsigned int RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int RANGE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int PDE0_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int VALID_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int VALID_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int READ_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int READ_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int WRITE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32__GFX09 {
	struct {
		unsigned int       PAGE_DIRECTORY_ENTRY_HI32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32__GFX09 {
	struct {
		unsigned int       PAGE_DIRECTORY_ENTRY_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32__GFX09 {
	struct {
		unsigned int         LOGICAL_PAGE_NUMBER_HI4 : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32__GFX09 {
	struct {
		unsigned int        LOGICAL_PAGE_NUMBER_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32__GFX09 {
	struct {
		unsigned int         LOGICAL_PAGE_NUMBER_HI4 : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32__GFX09 {
	struct {
		unsigned int        LOGICAL_PAGE_NUMBER_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT6_CNTL__GFX09 {
	struct {
		unsigned int                  ENABLE_CONTEXT : 1;
		unsigned int                PAGE_TABLE_DEPTH : 2;
		unsigned int           PAGE_TABLE_BLOCK_SIZE : 4;
		unsigned int RETRY_PERMISSION_OR_INVALID_PAGE_FAULT : 1;
		unsigned int               RETRY_OTHER_FAULT : 1;
		unsigned int RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int RANGE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int PDE0_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int VALID_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int VALID_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int READ_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int READ_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int WRITE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32__GFX09 {
	struct {
		unsigned int       PAGE_DIRECTORY_ENTRY_HI32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32__GFX09 {
	struct {
		unsigned int       PAGE_DIRECTORY_ENTRY_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32__GFX09 {
	struct {
		unsigned int         LOGICAL_PAGE_NUMBER_HI4 : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32__GFX09 {
	struct {
		unsigned int        LOGICAL_PAGE_NUMBER_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32__GFX09 {
	struct {
		unsigned int         LOGICAL_PAGE_NUMBER_HI4 : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32__GFX09 {
	struct {
		unsigned int        LOGICAL_PAGE_NUMBER_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT7_CNTL__GFX09 {
	struct {
		unsigned int                  ENABLE_CONTEXT : 1;
		unsigned int                PAGE_TABLE_DEPTH : 2;
		unsigned int           PAGE_TABLE_BLOCK_SIZE : 4;
		unsigned int RETRY_PERMISSION_OR_INVALID_PAGE_FAULT : 1;
		unsigned int               RETRY_OTHER_FAULT : 1;
		unsigned int RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int RANGE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int PDE0_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int VALID_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int VALID_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int READ_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int READ_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int WRITE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32__GFX09 {
	struct {
		unsigned int       PAGE_DIRECTORY_ENTRY_HI32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32__GFX09 {
	struct {
		unsigned int       PAGE_DIRECTORY_ENTRY_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32__GFX09 {
	struct {
		unsigned int         LOGICAL_PAGE_NUMBER_HI4 : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32__GFX09 {
	struct {
		unsigned int        LOGICAL_PAGE_NUMBER_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32__GFX09 {
	struct {
		unsigned int         LOGICAL_PAGE_NUMBER_HI4 : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32__GFX09 {
	struct {
		unsigned int        LOGICAL_PAGE_NUMBER_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT8_CNTL__GFX09 {
	struct {
		unsigned int                  ENABLE_CONTEXT : 1;
		unsigned int                PAGE_TABLE_DEPTH : 2;
		unsigned int           PAGE_TABLE_BLOCK_SIZE : 4;
		unsigned int RETRY_PERMISSION_OR_INVALID_PAGE_FAULT : 1;
		unsigned int               RETRY_OTHER_FAULT : 1;
		unsigned int RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int RANGE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int PDE0_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int VALID_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int VALID_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int READ_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int READ_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int WRITE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32__GFX09 {
	struct {
		unsigned int       PAGE_DIRECTORY_ENTRY_HI32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32__GFX09 {
	struct {
		unsigned int       PAGE_DIRECTORY_ENTRY_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32__GFX09 {
	struct {
		unsigned int         LOGICAL_PAGE_NUMBER_HI4 : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32__GFX09 {
	struct {
		unsigned int        LOGICAL_PAGE_NUMBER_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32__GFX09 {
	struct {
		unsigned int         LOGICAL_PAGE_NUMBER_HI4 : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32__GFX09 {
	struct {
		unsigned int        LOGICAL_PAGE_NUMBER_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT9_CNTL__GFX09 {
	struct {
		unsigned int                  ENABLE_CONTEXT : 1;
		unsigned int                PAGE_TABLE_DEPTH : 2;
		unsigned int           PAGE_TABLE_BLOCK_SIZE : 4;
		unsigned int RETRY_PERMISSION_OR_INVALID_PAGE_FAULT : 1;
		unsigned int               RETRY_OTHER_FAULT : 1;
		unsigned int RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int RANGE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int PDE0_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int VALID_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int VALID_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int READ_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int READ_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int WRITE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT : 1;
		unsigned int EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32__GFX09 {
	struct {
		unsigned int       PAGE_DIRECTORY_ENTRY_HI32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32__GFX09 {
	struct {
		unsigned int       PAGE_DIRECTORY_ENTRY_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32__GFX09 {
	struct {
		unsigned int         LOGICAL_PAGE_NUMBER_HI4 : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32__GFX09 {
	struct {
		unsigned int        LOGICAL_PAGE_NUMBER_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32__GFX09 {
	struct {
		unsigned int         LOGICAL_PAGE_NUMBER_HI4 : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32__GFX09 {
	struct {
		unsigned int        LOGICAL_PAGE_NUMBER_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_CONTEXTS_DISABLE__GFX09 {
	struct {
		unsigned int               DISABLE_CONTEXT_0 : 1;
		unsigned int               DISABLE_CONTEXT_1 : 1;
		unsigned int               DISABLE_CONTEXT_2 : 1;
		unsigned int               DISABLE_CONTEXT_3 : 1;
		unsigned int               DISABLE_CONTEXT_4 : 1;
		unsigned int               DISABLE_CONTEXT_5 : 1;
		unsigned int               DISABLE_CONTEXT_6 : 1;
		unsigned int               DISABLE_CONTEXT_7 : 1;
		unsigned int               DISABLE_CONTEXT_8 : 1;
		unsigned int               DISABLE_CONTEXT_9 : 1;
		unsigned int              DISABLE_CONTEXT_10 : 1;
		unsigned int              DISABLE_CONTEXT_11 : 1;
		unsigned int              DISABLE_CONTEXT_12 : 1;
		unsigned int              DISABLE_CONTEXT_13 : 1;
		unsigned int              DISABLE_CONTEXT_14 : 1;
		unsigned int              DISABLE_CONTEXT_15 : 1;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_DEBUG__GFX09 {
	struct {
		unsigned int                           FLAGS : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_DUMMY_PAGE_FAULT_ADDR_HI32__GFX09 {
	struct {
		unsigned int             DUMMY_PAGE_ADDR_HI4 : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_DUMMY_PAGE_FAULT_ADDR_LO32__GFX09 {
	struct {
		unsigned int            DUMMY_PAGE_ADDR_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_DUMMY_PAGE_FAULT_CNTL__GFX09 {
	struct {
		unsigned int         DUMMY_PAGE_FAULT_ENABLE : 1;
		unsigned int      DUMMY_PAGE_ADDRESS_LOGICAL : 1;
		unsigned int         DUMMY_PAGE_COMPARE_MSBS : 6;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG0_ACK__GFX09 {
	struct {
		unsigned int         PER_VMID_INVALIDATE_ACK : 16;
		unsigned int                       SEMAPHORE : 1;
		unsigned int                                 : 15;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG0_ADDR_RANGE_HI32__GFX09 {
	struct {
		unsigned int        LOGI_PAGE_ADDR_RANGE_HI5 : 5;
		unsigned int                                 : 27;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG0_ADDR_RANGE_LO32__GFX09 {
	struct {
		unsigned int                           S_BIT : 1;
		unsigned int       LOGI_PAGE_ADDR_RANGE_LO31 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG0_REQ__GFX09 {
	struct {
		unsigned int         PER_VMID_INVALIDATE_REQ : 16;
		unsigned int                      FLUSH_TYPE : 2;
		unsigned int              INVALIDATE_L2_PTES : 1;
		unsigned int              INVALIDATE_L2_PDE0 : 1;
		unsigned int              INVALIDATE_L2_PDE1 : 1;
		unsigned int              INVALIDATE_L2_PDE2 : 1;
		unsigned int              INVALIDATE_L1_PTES : 1;
		unsigned int CLEAR_PROTECTION_FAULT_STATUS_ADDR : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG0_SEM__GFX09 {
	struct {
		unsigned int                       SEMAPHORE : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG10_ACK__GFX09 {
	struct {
		unsigned int         PER_VMID_INVALIDATE_ACK : 16;
		unsigned int                       SEMAPHORE : 1;
		unsigned int                                 : 15;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG10_ADDR_RANGE_HI32__GFX09 {
	struct {
		unsigned int        LOGI_PAGE_ADDR_RANGE_HI5 : 5;
		unsigned int                                 : 27;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG10_ADDR_RANGE_LO32__GFX09 {
	struct {
		unsigned int                           S_BIT : 1;
		unsigned int       LOGI_PAGE_ADDR_RANGE_LO31 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG10_REQ__GFX09 {
	struct {
		unsigned int         PER_VMID_INVALIDATE_REQ : 16;
		unsigned int                      FLUSH_TYPE : 2;
		unsigned int              INVALIDATE_L2_PTES : 1;
		unsigned int              INVALIDATE_L2_PDE0 : 1;
		unsigned int              INVALIDATE_L2_PDE1 : 1;
		unsigned int              INVALIDATE_L2_PDE2 : 1;
		unsigned int              INVALIDATE_L1_PTES : 1;
		unsigned int CLEAR_PROTECTION_FAULT_STATUS_ADDR : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG10_SEM__GFX09 {
	struct {
		unsigned int                       SEMAPHORE : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG11_ACK__GFX09 {
	struct {
		unsigned int         PER_VMID_INVALIDATE_ACK : 16;
		unsigned int                       SEMAPHORE : 1;
		unsigned int                                 : 15;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG11_ADDR_RANGE_HI32__GFX09 {
	struct {
		unsigned int        LOGI_PAGE_ADDR_RANGE_HI5 : 5;
		unsigned int                                 : 27;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG11_ADDR_RANGE_LO32__GFX09 {
	struct {
		unsigned int                           S_BIT : 1;
		unsigned int       LOGI_PAGE_ADDR_RANGE_LO31 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG11_REQ__GFX09 {
	struct {
		unsigned int         PER_VMID_INVALIDATE_REQ : 16;
		unsigned int                      FLUSH_TYPE : 2;
		unsigned int              INVALIDATE_L2_PTES : 1;
		unsigned int              INVALIDATE_L2_PDE0 : 1;
		unsigned int              INVALIDATE_L2_PDE1 : 1;
		unsigned int              INVALIDATE_L2_PDE2 : 1;
		unsigned int              INVALIDATE_L1_PTES : 1;
		unsigned int CLEAR_PROTECTION_FAULT_STATUS_ADDR : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG11_SEM__GFX09 {
	struct {
		unsigned int                       SEMAPHORE : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG12_ACK__GFX09 {
	struct {
		unsigned int         PER_VMID_INVALIDATE_ACK : 16;
		unsigned int                       SEMAPHORE : 1;
		unsigned int                                 : 15;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG12_ADDR_RANGE_HI32__GFX09 {
	struct {
		unsigned int        LOGI_PAGE_ADDR_RANGE_HI5 : 5;
		unsigned int                                 : 27;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG12_ADDR_RANGE_LO32__GFX09 {
	struct {
		unsigned int                           S_BIT : 1;
		unsigned int       LOGI_PAGE_ADDR_RANGE_LO31 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG12_REQ__GFX09 {
	struct {
		unsigned int         PER_VMID_INVALIDATE_REQ : 16;
		unsigned int                      FLUSH_TYPE : 2;
		unsigned int              INVALIDATE_L2_PTES : 1;
		unsigned int              INVALIDATE_L2_PDE0 : 1;
		unsigned int              INVALIDATE_L2_PDE1 : 1;
		unsigned int              INVALIDATE_L2_PDE2 : 1;
		unsigned int              INVALIDATE_L1_PTES : 1;
		unsigned int CLEAR_PROTECTION_FAULT_STATUS_ADDR : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG12_SEM__GFX09 {
	struct {
		unsigned int                       SEMAPHORE : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG13_ACK__GFX09 {
	struct {
		unsigned int         PER_VMID_INVALIDATE_ACK : 16;
		unsigned int                       SEMAPHORE : 1;
		unsigned int                                 : 15;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG13_ADDR_RANGE_HI32__GFX09 {
	struct {
		unsigned int        LOGI_PAGE_ADDR_RANGE_HI5 : 5;
		unsigned int                                 : 27;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG13_ADDR_RANGE_LO32__GFX09 {
	struct {
		unsigned int                           S_BIT : 1;
		unsigned int       LOGI_PAGE_ADDR_RANGE_LO31 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG13_REQ__GFX09 {
	struct {
		unsigned int         PER_VMID_INVALIDATE_REQ : 16;
		unsigned int                      FLUSH_TYPE : 2;
		unsigned int              INVALIDATE_L2_PTES : 1;
		unsigned int              INVALIDATE_L2_PDE0 : 1;
		unsigned int              INVALIDATE_L2_PDE1 : 1;
		unsigned int              INVALIDATE_L2_PDE2 : 1;
		unsigned int              INVALIDATE_L1_PTES : 1;
		unsigned int CLEAR_PROTECTION_FAULT_STATUS_ADDR : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG13_SEM__GFX09 {
	struct {
		unsigned int                       SEMAPHORE : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG14_ACK__GFX09 {
	struct {
		unsigned int         PER_VMID_INVALIDATE_ACK : 16;
		unsigned int                       SEMAPHORE : 1;
		unsigned int                                 : 15;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG14_ADDR_RANGE_HI32__GFX09 {
	struct {
		unsigned int        LOGI_PAGE_ADDR_RANGE_HI5 : 5;
		unsigned int                                 : 27;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG14_ADDR_RANGE_LO32__GFX09 {
	struct {
		unsigned int                           S_BIT : 1;
		unsigned int       LOGI_PAGE_ADDR_RANGE_LO31 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG14_REQ__GFX09 {
	struct {
		unsigned int         PER_VMID_INVALIDATE_REQ : 16;
		unsigned int                      FLUSH_TYPE : 2;
		unsigned int              INVALIDATE_L2_PTES : 1;
		unsigned int              INVALIDATE_L2_PDE0 : 1;
		unsigned int              INVALIDATE_L2_PDE1 : 1;
		unsigned int              INVALIDATE_L2_PDE2 : 1;
		unsigned int              INVALIDATE_L1_PTES : 1;
		unsigned int CLEAR_PROTECTION_FAULT_STATUS_ADDR : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG14_SEM__GFX09 {
	struct {
		unsigned int                       SEMAPHORE : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG15_ACK__GFX09 {
	struct {
		unsigned int         PER_VMID_INVALIDATE_ACK : 16;
		unsigned int                       SEMAPHORE : 1;
		unsigned int                                 : 15;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG15_ADDR_RANGE_HI32__GFX09 {
	struct {
		unsigned int        LOGI_PAGE_ADDR_RANGE_HI5 : 5;
		unsigned int                                 : 27;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG15_ADDR_RANGE_LO32__GFX09 {
	struct {
		unsigned int                           S_BIT : 1;
		unsigned int       LOGI_PAGE_ADDR_RANGE_LO31 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG15_REQ__GFX09 {
	struct {
		unsigned int         PER_VMID_INVALIDATE_REQ : 16;
		unsigned int                      FLUSH_TYPE : 2;
		unsigned int              INVALIDATE_L2_PTES : 1;
		unsigned int              INVALIDATE_L2_PDE0 : 1;
		unsigned int              INVALIDATE_L2_PDE1 : 1;
		unsigned int              INVALIDATE_L2_PDE2 : 1;
		unsigned int              INVALIDATE_L1_PTES : 1;
		unsigned int CLEAR_PROTECTION_FAULT_STATUS_ADDR : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG15_SEM__GFX09 {
	struct {
		unsigned int                       SEMAPHORE : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG16_ACK__GFX09 {
	struct {
		unsigned int         PER_VMID_INVALIDATE_ACK : 16;
		unsigned int                       SEMAPHORE : 1;
		unsigned int                                 : 15;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG16_ADDR_RANGE_HI32__GFX09 {
	struct {
		unsigned int        LOGI_PAGE_ADDR_RANGE_HI5 : 5;
		unsigned int                                 : 27;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG16_ADDR_RANGE_LO32__GFX09 {
	struct {
		unsigned int                           S_BIT : 1;
		unsigned int       LOGI_PAGE_ADDR_RANGE_LO31 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG16_REQ__GFX09 {
	struct {
		unsigned int         PER_VMID_INVALIDATE_REQ : 16;
		unsigned int                      FLUSH_TYPE : 2;
		unsigned int              INVALIDATE_L2_PTES : 1;
		unsigned int              INVALIDATE_L2_PDE0 : 1;
		unsigned int              INVALIDATE_L2_PDE1 : 1;
		unsigned int              INVALIDATE_L2_PDE2 : 1;
		unsigned int              INVALIDATE_L1_PTES : 1;
		unsigned int CLEAR_PROTECTION_FAULT_STATUS_ADDR : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG16_SEM__GFX09 {
	struct {
		unsigned int                       SEMAPHORE : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG17_ACK__GFX09 {
	struct {
		unsigned int         PER_VMID_INVALIDATE_ACK : 16;
		unsigned int                       SEMAPHORE : 1;
		unsigned int                                 : 15;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG17_ADDR_RANGE_HI32__GFX09 {
	struct {
		unsigned int        LOGI_PAGE_ADDR_RANGE_HI5 : 5;
		unsigned int                                 : 27;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG17_ADDR_RANGE_LO32__GFX09 {
	struct {
		unsigned int                           S_BIT : 1;
		unsigned int       LOGI_PAGE_ADDR_RANGE_LO31 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG17_REQ__GFX09 {
	struct {
		unsigned int         PER_VMID_INVALIDATE_REQ : 16;
		unsigned int                      FLUSH_TYPE : 2;
		unsigned int              INVALIDATE_L2_PTES : 1;
		unsigned int              INVALIDATE_L2_PDE0 : 1;
		unsigned int              INVALIDATE_L2_PDE1 : 1;
		unsigned int              INVALIDATE_L2_PDE2 : 1;
		unsigned int              INVALIDATE_L1_PTES : 1;
		unsigned int CLEAR_PROTECTION_FAULT_STATUS_ADDR : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG17_SEM__GFX09 {
	struct {
		unsigned int                       SEMAPHORE : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG1_ACK__GFX09 {
	struct {
		unsigned int         PER_VMID_INVALIDATE_ACK : 16;
		unsigned int                       SEMAPHORE : 1;
		unsigned int                                 : 15;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG1_ADDR_RANGE_HI32__GFX09 {
	struct {
		unsigned int        LOGI_PAGE_ADDR_RANGE_HI5 : 5;
		unsigned int                                 : 27;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG1_ADDR_RANGE_LO32__GFX09 {
	struct {
		unsigned int                           S_BIT : 1;
		unsigned int       LOGI_PAGE_ADDR_RANGE_LO31 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG1_REQ__GFX09 {
	struct {
		unsigned int         PER_VMID_INVALIDATE_REQ : 16;
		unsigned int                      FLUSH_TYPE : 2;
		unsigned int              INVALIDATE_L2_PTES : 1;
		unsigned int              INVALIDATE_L2_PDE0 : 1;
		unsigned int              INVALIDATE_L2_PDE1 : 1;
		unsigned int              INVALIDATE_L2_PDE2 : 1;
		unsigned int              INVALIDATE_L1_PTES : 1;
		unsigned int CLEAR_PROTECTION_FAULT_STATUS_ADDR : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG1_SEM__GFX09 {
	struct {
		unsigned int                       SEMAPHORE : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG2_ACK__GFX09 {
	struct {
		unsigned int         PER_VMID_INVALIDATE_ACK : 16;
		unsigned int                       SEMAPHORE : 1;
		unsigned int                                 : 15;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG2_ADDR_RANGE_HI32__GFX09 {
	struct {
		unsigned int        LOGI_PAGE_ADDR_RANGE_HI5 : 5;
		unsigned int                                 : 27;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG2_ADDR_RANGE_LO32__GFX09 {
	struct {
		unsigned int                           S_BIT : 1;
		unsigned int       LOGI_PAGE_ADDR_RANGE_LO31 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG2_REQ__GFX09 {
	struct {
		unsigned int         PER_VMID_INVALIDATE_REQ : 16;
		unsigned int                      FLUSH_TYPE : 2;
		unsigned int              INVALIDATE_L2_PTES : 1;
		unsigned int              INVALIDATE_L2_PDE0 : 1;
		unsigned int              INVALIDATE_L2_PDE1 : 1;
		unsigned int              INVALIDATE_L2_PDE2 : 1;
		unsigned int              INVALIDATE_L1_PTES : 1;
		unsigned int CLEAR_PROTECTION_FAULT_STATUS_ADDR : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG2_SEM__GFX09 {
	struct {
		unsigned int                       SEMAPHORE : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG3_ACK__GFX09 {
	struct {
		unsigned int         PER_VMID_INVALIDATE_ACK : 16;
		unsigned int                       SEMAPHORE : 1;
		unsigned int                                 : 15;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG3_ADDR_RANGE_HI32__GFX09 {
	struct {
		unsigned int        LOGI_PAGE_ADDR_RANGE_HI5 : 5;
		unsigned int                                 : 27;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG3_ADDR_RANGE_LO32__GFX09 {
	struct {
		unsigned int                           S_BIT : 1;
		unsigned int       LOGI_PAGE_ADDR_RANGE_LO31 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG3_REQ__GFX09 {
	struct {
		unsigned int         PER_VMID_INVALIDATE_REQ : 16;
		unsigned int                      FLUSH_TYPE : 2;
		unsigned int              INVALIDATE_L2_PTES : 1;
		unsigned int              INVALIDATE_L2_PDE0 : 1;
		unsigned int              INVALIDATE_L2_PDE1 : 1;
		unsigned int              INVALIDATE_L2_PDE2 : 1;
		unsigned int              INVALIDATE_L1_PTES : 1;
		unsigned int CLEAR_PROTECTION_FAULT_STATUS_ADDR : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG3_SEM__GFX09 {
	struct {
		unsigned int                       SEMAPHORE : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG4_ACK__GFX09 {
	struct {
		unsigned int         PER_VMID_INVALIDATE_ACK : 16;
		unsigned int                       SEMAPHORE : 1;
		unsigned int                                 : 15;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG4_ADDR_RANGE_HI32__GFX09 {
	struct {
		unsigned int        LOGI_PAGE_ADDR_RANGE_HI5 : 5;
		unsigned int                                 : 27;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG4_ADDR_RANGE_LO32__GFX09 {
	struct {
		unsigned int                           S_BIT : 1;
		unsigned int       LOGI_PAGE_ADDR_RANGE_LO31 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG4_REQ__GFX09 {
	struct {
		unsigned int         PER_VMID_INVALIDATE_REQ : 16;
		unsigned int                      FLUSH_TYPE : 2;
		unsigned int              INVALIDATE_L2_PTES : 1;
		unsigned int              INVALIDATE_L2_PDE0 : 1;
		unsigned int              INVALIDATE_L2_PDE1 : 1;
		unsigned int              INVALIDATE_L2_PDE2 : 1;
		unsigned int              INVALIDATE_L1_PTES : 1;
		unsigned int CLEAR_PROTECTION_FAULT_STATUS_ADDR : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG4_SEM__GFX09 {
	struct {
		unsigned int                       SEMAPHORE : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG5_ACK__GFX09 {
	struct {
		unsigned int         PER_VMID_INVALIDATE_ACK : 16;
		unsigned int                       SEMAPHORE : 1;
		unsigned int                                 : 15;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG5_ADDR_RANGE_HI32__GFX09 {
	struct {
		unsigned int        LOGI_PAGE_ADDR_RANGE_HI5 : 5;
		unsigned int                                 : 27;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG5_ADDR_RANGE_LO32__GFX09 {
	struct {
		unsigned int                           S_BIT : 1;
		unsigned int       LOGI_PAGE_ADDR_RANGE_LO31 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG5_REQ__GFX09 {
	struct {
		unsigned int         PER_VMID_INVALIDATE_REQ : 16;
		unsigned int                      FLUSH_TYPE : 2;
		unsigned int              INVALIDATE_L2_PTES : 1;
		unsigned int              INVALIDATE_L2_PDE0 : 1;
		unsigned int              INVALIDATE_L2_PDE1 : 1;
		unsigned int              INVALIDATE_L2_PDE2 : 1;
		unsigned int              INVALIDATE_L1_PTES : 1;
		unsigned int CLEAR_PROTECTION_FAULT_STATUS_ADDR : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG5_SEM__GFX09 {
	struct {
		unsigned int                       SEMAPHORE : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG6_ACK__GFX09 {
	struct {
		unsigned int         PER_VMID_INVALIDATE_ACK : 16;
		unsigned int                       SEMAPHORE : 1;
		unsigned int                                 : 15;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG6_ADDR_RANGE_HI32__GFX09 {
	struct {
		unsigned int        LOGI_PAGE_ADDR_RANGE_HI5 : 5;
		unsigned int                                 : 27;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG6_ADDR_RANGE_LO32__GFX09 {
	struct {
		unsigned int                           S_BIT : 1;
		unsigned int       LOGI_PAGE_ADDR_RANGE_LO31 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG6_REQ__GFX09 {
	struct {
		unsigned int         PER_VMID_INVALIDATE_REQ : 16;
		unsigned int                      FLUSH_TYPE : 2;
		unsigned int              INVALIDATE_L2_PTES : 1;
		unsigned int              INVALIDATE_L2_PDE0 : 1;
		unsigned int              INVALIDATE_L2_PDE1 : 1;
		unsigned int              INVALIDATE_L2_PDE2 : 1;
		unsigned int              INVALIDATE_L1_PTES : 1;
		unsigned int CLEAR_PROTECTION_FAULT_STATUS_ADDR : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG6_SEM__GFX09 {
	struct {
		unsigned int                       SEMAPHORE : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG7_ACK__GFX09 {
	struct {
		unsigned int         PER_VMID_INVALIDATE_ACK : 16;
		unsigned int                       SEMAPHORE : 1;
		unsigned int                                 : 15;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG7_ADDR_RANGE_HI32__GFX09 {
	struct {
		unsigned int        LOGI_PAGE_ADDR_RANGE_HI5 : 5;
		unsigned int                                 : 27;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG7_ADDR_RANGE_LO32__GFX09 {
	struct {
		unsigned int                           S_BIT : 1;
		unsigned int       LOGI_PAGE_ADDR_RANGE_LO31 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG7_REQ__GFX09 {
	struct {
		unsigned int         PER_VMID_INVALIDATE_REQ : 16;
		unsigned int                      FLUSH_TYPE : 2;
		unsigned int              INVALIDATE_L2_PTES : 1;
		unsigned int              INVALIDATE_L2_PDE0 : 1;
		unsigned int              INVALIDATE_L2_PDE1 : 1;
		unsigned int              INVALIDATE_L2_PDE2 : 1;
		unsigned int              INVALIDATE_L1_PTES : 1;
		unsigned int CLEAR_PROTECTION_FAULT_STATUS_ADDR : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG7_SEM__GFX09 {
	struct {
		unsigned int                       SEMAPHORE : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG8_ACK__GFX09 {
	struct {
		unsigned int         PER_VMID_INVALIDATE_ACK : 16;
		unsigned int                       SEMAPHORE : 1;
		unsigned int                                 : 15;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG8_ADDR_RANGE_HI32__GFX09 {
	struct {
		unsigned int        LOGI_PAGE_ADDR_RANGE_HI5 : 5;
		unsigned int                                 : 27;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG8_ADDR_RANGE_LO32__GFX09 {
	struct {
		unsigned int                           S_BIT : 1;
		unsigned int       LOGI_PAGE_ADDR_RANGE_LO31 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG8_REQ__GFX09 {
	struct {
		unsigned int         PER_VMID_INVALIDATE_REQ : 16;
		unsigned int                      FLUSH_TYPE : 2;
		unsigned int              INVALIDATE_L2_PTES : 1;
		unsigned int              INVALIDATE_L2_PDE0 : 1;
		unsigned int              INVALIDATE_L2_PDE1 : 1;
		unsigned int              INVALIDATE_L2_PDE2 : 1;
		unsigned int              INVALIDATE_L1_PTES : 1;
		unsigned int CLEAR_PROTECTION_FAULT_STATUS_ADDR : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG8_SEM__GFX09 {
	struct {
		unsigned int                       SEMAPHORE : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG9_ACK__GFX09 {
	struct {
		unsigned int         PER_VMID_INVALIDATE_ACK : 16;
		unsigned int                       SEMAPHORE : 1;
		unsigned int                                 : 15;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG9_ADDR_RANGE_HI32__GFX09 {
	struct {
		unsigned int        LOGI_PAGE_ADDR_RANGE_HI5 : 5;
		unsigned int                                 : 27;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG9_ADDR_RANGE_LO32__GFX09 {
	struct {
		unsigned int                           S_BIT : 1;
		unsigned int       LOGI_PAGE_ADDR_RANGE_LO31 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG9_REQ__GFX09 {
	struct {
		unsigned int         PER_VMID_INVALIDATE_REQ : 16;
		unsigned int                      FLUSH_TYPE : 2;
		unsigned int              INVALIDATE_L2_PTES : 1;
		unsigned int              INVALIDATE_L2_PDE0 : 1;
		unsigned int              INVALIDATE_L2_PDE1 : 1;
		unsigned int              INVALIDATE_L2_PDE2 : 1;
		unsigned int              INVALIDATE_L1_PTES : 1;
		unsigned int CLEAR_PROTECTION_FAULT_STATUS_ADDR : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 7;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_INVALIDATE_ENG9_SEM__GFX09 {
	struct {
		unsigned int                       SEMAPHORE : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_IOMMU_CONTROL_REGISTER__GFX09 {
	struct {
		unsigned int                         IOMMUEN : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_IOMMU_MMIO_CNTRL_1__GFX09 {
	struct {
		unsigned int                                 : 8;
		unsigned int                         MARC_EN : 1;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_IOMMU_PERFORMANCE_OPTIMIZATION_CONTROL_REGISTER__GFX09 {
	struct {
		unsigned int                                 : 13;
		unsigned int                       PERFOPTEN : 1;
		unsigned int                                 : 18;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_L2_BANK_SELECT_RESERVED_CID__GFX09 {
	struct {
		unsigned int         RESERVED_READ_CLIENT_ID : 9;
		unsigned int                                 : 1;
		unsigned int        RESERVED_WRITE_CLIENT_ID : 9;
		unsigned int                                 : 1;
		unsigned int                          ENABLE : 1;
		unsigned int                                 : 3;
		unsigned int RESERVED_CACHE_INVALIDATION_MODE : 1;
		unsigned int RESERVED_CACHE_PRIVATE_INVALIDATION : 1;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_L2_BANK_SELECT_RESERVED_CID2__GFX09 {
	struct {
		unsigned int         RESERVED_READ_CLIENT_ID : 9;
		unsigned int                                 : 1;
		unsigned int        RESERVED_WRITE_CLIENT_ID : 9;
		unsigned int                                 : 1;
		unsigned int                          ENABLE : 1;
		unsigned int                                 : 3;
		unsigned int RESERVED_CACHE_INVALIDATION_MODE : 1;
		unsigned int RESERVED_CACHE_PRIVATE_INVALIDATION : 1;
		unsigned int                                 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_L2_CACHE_PARITY_CNTL__GFX09 {
	struct {
		unsigned int ENABLE_PARITY_CHECKS_IN_4K_PTE_CACHES : 1;
		unsigned int ENABLE_PARITY_CHECKS_IN_BIGK_PTE_CACHES : 1;
		unsigned int ENABLE_PARITY_CHECKS_IN_PDE_CACHES : 1;
		unsigned int FORCE_PARITY_MISMATCH_IN_4K_PTE_CACHE : 1;
		unsigned int FORCE_PARITY_MISMATCH_IN_BIGK_PTE_CACHE : 1;
		unsigned int FORCE_PARITY_MISMATCH_IN_PDE_CACHE : 1;
		unsigned int                FORCE_CACHE_BANK : 3;
		unsigned int              FORCE_CACHE_NUMBER : 3;
		unsigned int               FORCE_CACHE_ASSOC : 4;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_L2_CGTT_CLK_CTRL__GFX09 {
	struct {
		unsigned int                        ON_DELAY : 4;
		unsigned int                  OFF_HYSTERESIS : 8;
		unsigned int                                 : 3;
		unsigned int                   MGLS_OVERRIDE : 1;
		unsigned int             SOFT_STALL_OVERRIDE : 8;
		unsigned int                   SOFT_OVERRIDE : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_L2_CNTL__GFX09 {
	struct {
		unsigned int                 ENABLE_L2_CACHE : 1;
		unsigned int   ENABLE_L2_FRAGMENT_PROCESSING : 1;
		unsigned int   L2_CACHE_PTE_ENDIAN_SWAP_MODE : 2;
		unsigned int   L2_CACHE_PDE_ENDIAN_SWAP_MODE : 2;
		unsigned int                                 : 2;
		unsigned int L2_PDE0_CACHE_TAG_GENERATION_MODE : 1;
		unsigned int ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE : 1;
		unsigned int ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE : 1;
		unsigned int ENABLE_DEFAULT_PAGE_OUT_TO_SYSTEM_MEMORY : 1;
		unsigned int        L2_PDE0_CACHE_SPLIT_MODE : 3;
		unsigned int         EFFECTIVE_L2_QUEUE_SIZE : 3;
		unsigned int        PDE_FAULT_CLASSIFICATION : 1;
		unsigned int   CONTEXT1_IDENTITY_ACCESS_MODE : 2;
		unsigned int     IDENTITY_MODE_FRAGMENT_SIZE : 5;
		unsigned int          L2_PTE_CACHE_ADDR_MODE : 2;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_L2_CNTL2__GFX09 {
	struct {
		unsigned int          INVALIDATE_ALL_L1_TLBS : 1;
		unsigned int             INVALIDATE_L2_CACHE : 1;
		unsigned int                                 : 19;
		unsigned int   DISABLE_INVALIDATE_PER_DOMAIN : 1;
		unsigned int DISABLE_BIGK_CACHE_OPTIMIZATION : 1;
		unsigned int          L2_PTE_CACHE_VMID_MODE : 3;
		unsigned int           INVALIDATE_CACHE_MODE : 2;
		unsigned int        PDE_CACHE_EFFECTIVE_SIZE : 3;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_L2_CNTL3__GFX09 {
	struct {
		unsigned int                     BANK_SELECT : 6;
		unsigned int            L2_CACHE_UPDATE_MODE : 2;
		unsigned int L2_CACHE_UPDATE_WILDCARD_REFERENCE_VALUE : 5;
		unsigned int                                 : 2;
		unsigned int     L2_CACHE_BIGK_FRAGMENT_SIZE : 5;
		unsigned int     L2_CACHE_BIGK_ASSOCIATIVITY : 1;
		unsigned int      L2_CACHE_4K_EFFECTIVE_SIZE : 3;
		unsigned int    L2_CACHE_BIGK_EFFECTIVE_SIZE : 4;
		unsigned int          L2_CACHE_4K_FORCE_MISS : 1;
		unsigned int        L2_CACHE_BIGK_FORCE_MISS : 1;
		unsigned int            PDE_CACHE_FORCE_MISS : 1;
		unsigned int       L2_CACHE_4K_ASSOCIATIVITY : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_L2_CNTL4__GFX09 {
	struct {
		unsigned int     L2_CACHE_4K_PARTITION_COUNT : 6;
		unsigned int    VMC_TAP_PDE_REQUEST_PHYSICAL : 1;
		unsigned int    VMC_TAP_PTE_REQUEST_PHYSICAL : 1;
		unsigned int MM_NONRT_IFIFO_ACTIVE_TRANSACTION_LIMIT : 10;
		unsigned int MM_SOFTRT_IFIFO_ACTIVE_TRANSACTION_LIMIT : 10;
		unsigned int             BPM_CGCGLS_OVERRIDE : 1;
		unsigned int                                 : 3;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32__GFX09 {
	struct {
		unsigned int         LOGICAL_PAGE_NUMBER_HI4 : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32__GFX09 {
	struct {
		unsigned int        LOGICAL_PAGE_NUMBER_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32__GFX09 {
	struct {
		unsigned int         LOGICAL_PAGE_NUMBER_HI4 : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32__GFX09 {
	struct {
		unsigned int        LOGICAL_PAGE_NUMBER_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32__GFX09 {
	struct {
		unsigned int        PHYSICAL_PAGE_OFFSET_HI4 : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32__GFX09 {
	struct {
		unsigned int       PHYSICAL_PAGE_OFFSET_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_L2_MM_GROUP_RT_CLASSES__GFX09 {
	struct {
		unsigned int                GROUP_0_RT_CLASS : 1;
		unsigned int                GROUP_1_RT_CLASS : 1;
		unsigned int                GROUP_2_RT_CLASS : 1;
		unsigned int                GROUP_3_RT_CLASS : 1;
		unsigned int                GROUP_4_RT_CLASS : 1;
		unsigned int                GROUP_5_RT_CLASS : 1;
		unsigned int                GROUP_6_RT_CLASS : 1;
		unsigned int                GROUP_7_RT_CLASS : 1;
		unsigned int                GROUP_8_RT_CLASS : 1;
		unsigned int                GROUP_9_RT_CLASS : 1;
		unsigned int               GROUP_10_RT_CLASS : 1;
		unsigned int               GROUP_11_RT_CLASS : 1;
		unsigned int               GROUP_12_RT_CLASS : 1;
		unsigned int               GROUP_13_RT_CLASS : 1;
		unsigned int               GROUP_14_RT_CLASS : 1;
		unsigned int               GROUP_15_RT_CLASS : 1;
		unsigned int               GROUP_16_RT_CLASS : 1;
		unsigned int               GROUP_17_RT_CLASS : 1;
		unsigned int               GROUP_18_RT_CLASS : 1;
		unsigned int               GROUP_19_RT_CLASS : 1;
		unsigned int               GROUP_20_RT_CLASS : 1;
		unsigned int               GROUP_21_RT_CLASS : 1;
		unsigned int               GROUP_22_RT_CLASS : 1;
		unsigned int               GROUP_23_RT_CLASS : 1;
		unsigned int               GROUP_24_RT_CLASS : 1;
		unsigned int               GROUP_25_RT_CLASS : 1;
		unsigned int               GROUP_26_RT_CLASS : 1;
		unsigned int               GROUP_27_RT_CLASS : 1;
		unsigned int               GROUP_28_RT_CLASS : 1;
		unsigned int               GROUP_29_RT_CLASS : 1;
		unsigned int               GROUP_30_RT_CLASS : 1;
		unsigned int               GROUP_31_RT_CLASS : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_L2_PROTECTION_FAULT_ADDR_HI32__GFX09 {
	struct {
		unsigned int           LOGICAL_PAGE_ADDR_HI4 : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_L2_PROTECTION_FAULT_ADDR_LO32__GFX09 {
	struct {
		unsigned int          LOGICAL_PAGE_ADDR_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_L2_PROTECTION_FAULT_CNTL__GFX09 {
	struct {
		unsigned int CLEAR_PROTECTION_FAULT_STATUS_ADDR : 1;
		unsigned int ALLOW_SUBSEQUENT_PROTECTION_FAULT_STATUS_ADDR_UPDATES : 1;
		unsigned int RANGE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int PDE0_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int PDE1_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int PDE2_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int TRANSLATE_FURTHER_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int NACK_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int VALID_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int READ_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int WRITE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT : 1;
		unsigned int CLIENT_ID_NO_RETRY_FAULT_INTERRUPT : 16;
		unsigned int OTHER_CLIENT_ID_NO_RETRY_FAULT_INTERRUPT : 1;
		unsigned int         CRASH_ON_NO_RETRY_FAULT : 1;
		unsigned int            CRASH_ON_RETRY_FAULT : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_L2_PROTECTION_FAULT_CNTL2__GFX09 {
	struct {
		unsigned int   CLIENT_ID_PRT_FAULT_INTERRUPT : 16;
		unsigned int OTHER_CLIENT_ID_PRT_FAULT_INTERRUPT : 1;
		unsigned int       ACTIVE_PAGE_MIGRATION_PTE : 1;
		unsigned int ACTIVE_PAGE_MIGRATION_PTE_READ_RETRY : 1;
		unsigned int    ENABLE_RETRY_FAULT_INTERRUPT : 1;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32__GFX09 {
	struct {
		unsigned int          PHYSICAL_PAGE_ADDR_HI4 : 4;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32__GFX09 {
	struct {
		unsigned int         PHYSICAL_PAGE_ADDR_LO32 : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_L2_PROTECTION_FAULT_MM_CNTL3__GFX09 {
	struct {
		unsigned int VML1_READ_CLIENT_ID_NO_RETRY_FAULT_INTERRUPT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_L2_PROTECTION_FAULT_MM_CNTL4__GFX09 {
	struct {
		unsigned int VML1_WRITE_CLIENT_ID_NO_RETRY_FAULT_INTERRUPT : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_L2_PROTECTION_FAULT_STATUS__GFX09 {
	struct {
		unsigned int                     MORE_FAULTS : 1;
		unsigned int                    WALKER_ERROR : 3;
		unsigned int               PERMISSION_FAULTS : 4;
		unsigned int                   MAPPING_ERROR : 1;
		unsigned int                             CID : 9;
		unsigned int                              RW : 1;
		unsigned int                          ATOMIC : 1;
		unsigned int                            VMID : 4;
		unsigned int                              VF : 1;
		unsigned int                            VFID : 4;
		unsigned int                                 : 3;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_L2_STATUS__GFX09 {
	struct {
		unsigned int                         L2_BUSY : 1;
		unsigned int             CONTEXT_DOMAIN_BUSY : 16;
		unsigned int FOUND_4K_PTE_CACHE_PARITY_ERRORS : 1;
		unsigned int FOUND_BIGK_PTE_CACHE_PARITY_ERRORS : 1;
		unsigned int  FOUND_PDE0_CACHE_PARITY_ERRORS : 1;
		unsigned int  FOUND_PDE1_CACHE_PARITY_ERRORS : 1;
		unsigned int  FOUND_PDE2_CACHE_PARITY_ERRORS : 1;
		unsigned int                                 : 10;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_PCIE_ATS_CNTL__GFX09 {
	struct {
		unsigned int                                 : 16;
		unsigned int                             STU : 5;
		unsigned int                                 : 10;
		unsigned int                      ATC_ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_PCIE_ATS_CNTL_VF_0__GFX09 {
	struct {
		unsigned int                                 : 31;
		unsigned int                      ATC_ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_PCIE_ATS_CNTL_VF_1__GFX09 {
	struct {
		unsigned int                                 : 31;
		unsigned int                      ATC_ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_PCIE_ATS_CNTL_VF_10__GFX09 {
	struct {
		unsigned int                                 : 31;
		unsigned int                      ATC_ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_PCIE_ATS_CNTL_VF_11__GFX09 {
	struct {
		unsigned int                                 : 31;
		unsigned int                      ATC_ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_PCIE_ATS_CNTL_VF_12__GFX09 {
	struct {
		unsigned int                                 : 31;
		unsigned int                      ATC_ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_PCIE_ATS_CNTL_VF_13__GFX09 {
	struct {
		unsigned int                                 : 31;
		unsigned int                      ATC_ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_PCIE_ATS_CNTL_VF_14__GFX09 {
	struct {
		unsigned int                                 : 31;
		unsigned int                      ATC_ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_PCIE_ATS_CNTL_VF_15__GFX09 {
	struct {
		unsigned int                                 : 31;
		unsigned int                      ATC_ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_PCIE_ATS_CNTL_VF_2__GFX09 {
	struct {
		unsigned int                                 : 31;
		unsigned int                      ATC_ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_PCIE_ATS_CNTL_VF_3__GFX09 {
	struct {
		unsigned int                                 : 31;
		unsigned int                      ATC_ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_PCIE_ATS_CNTL_VF_4__GFX09 {
	struct {
		unsigned int                                 : 31;
		unsigned int                      ATC_ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_PCIE_ATS_CNTL_VF_5__GFX09 {
	struct {
		unsigned int                                 : 31;
		unsigned int                      ATC_ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_PCIE_ATS_CNTL_VF_6__GFX09 {
	struct {
		unsigned int                                 : 31;
		unsigned int                      ATC_ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_PCIE_ATS_CNTL_VF_7__GFX09 {
	struct {
		unsigned int                                 : 31;
		unsigned int                      ATC_ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_PCIE_ATS_CNTL_VF_8__GFX09 {
	struct {
		unsigned int                                 : 31;
		unsigned int                      ATC_ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union VM_PCIE_ATS_CNTL_VF_9__GFX09 {
	struct {
		unsigned int                                 : 31;
		unsigned int                      ATC_ENABLE : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union WD_BUF_RESOURCE_1 {
	struct {
		unsigned int                    POS_BUF_SIZE : 16;
		unsigned int                  INDEX_BUF_SIZE : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union WD_BUF_RESOURCE_2 {
	struct {
		unsigned int                  PARAM_BUF_SIZE : 13;
		unsigned int                                 : 2;
		unsigned int                       ADDR_MODE : 1;
		unsigned int                CNTL_SB_BUF_SIZE : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union WD_CNTL_SB_BUF_BASE {
	struct {
		unsigned int                            BASE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union WD_CNTL_SB_BUF_BASE_HI {
	struct {
		unsigned int                         BASE_HI : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union WD_CNTL_STATUS {
	struct {
		unsigned int                         WD_BUSY : 1;
		unsigned int                 WD_SPL_DMA_BUSY : 1;
		unsigned int                  WD_SPL_DI_BUSY : 1;
		unsigned int                     WD_ADC_BUSY : 1;
		unsigned int                                 : 28;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union WD_DEBUG_DATA__GFX09 {
	struct {
		unsigned int                            DATA : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union WD_DEBUG_REG0__GFX09 {
	struct {
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                         wd_busy : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                          SPARE2 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                          SPARE3 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                    sclk_reg_vld : 1;
		unsigned int                  sclk_input_vld : 1;
		unsigned int                   sclk_core_vld : 1;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union WD_DEBUG_REG1__GFX09 {
	struct {
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                          SPARE0 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 5;
		unsigned int                                 : 3;
		unsigned int                                 : 6;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union WD_DEBUG_REG2__GFX09 {
	struct {
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                          SPARE0 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 5;
		unsigned int                                 : 3;
		unsigned int                                 : 6;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union WD_DEBUG_REG3__GFX09 {
	struct {
		unsigned int                                 : 1;
		unsigned int                          SPARE0 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 2;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                          SPARE1 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union WD_DEBUG_REG5__GFX09 {
	struct {
		unsigned int                                 : 1;
		unsigned int                          SPARE0 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 2;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                          SPARE1 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union WD_DEBUG_REG7__GFX09 {
	struct {
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                          SPARE0 : 4;
		unsigned int                          SPARE1 : 4;
		unsigned int                          SPARE2 : 4;
		unsigned int                          SPARE3 : 4;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                          SPARE4 : 6;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union WD_DEBUG_REG9__GFX09 {
	struct {
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                          SPARE0 : 5;
		unsigned int                                 : 3;
		unsigned int                                 : 1;
		unsigned int                                 : 4;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
		unsigned int                          SPARE1 : 1;
		unsigned int                          SPARE2 : 2;
		unsigned int                                 : 1;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union WD_ENHANCE {
	struct {
		unsigned int                            MISC : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union WD_INDEX_BUF_BASE {
	struct {
		unsigned int                            BASE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union WD_INDEX_BUF_BASE_HI {
	struct {
		unsigned int                         BASE_HI : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union WD_PERFCOUNTER0_HI__GFX09 {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union WD_PERFCOUNTER0_LO__GFX09 {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union WD_PERFCOUNTER0_SELECT__GFX09 {
	struct {
		unsigned int                        PERF_SEL : 8;
		unsigned int                                 : 20;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union WD_PERFCOUNTER1_HI__GFX09 {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union WD_PERFCOUNTER1_LO__GFX09 {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union WD_PERFCOUNTER1_SELECT__GFX09 {
	struct {
		unsigned int                        PERF_SEL : 8;
		unsigned int                                 : 20;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union WD_PERFCOUNTER2_HI__GFX09 {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union WD_PERFCOUNTER2_LO__GFX09 {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union WD_PERFCOUNTER2_SELECT__GFX09 {
	struct {
		unsigned int                        PERF_SEL : 8;
		unsigned int                                 : 20;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union WD_PERFCOUNTER3_HI__GFX09 {
	struct {
		unsigned int                  PERFCOUNTER_HI : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union WD_PERFCOUNTER3_LO__GFX09 {
	struct {
		unsigned int                  PERFCOUNTER_LO : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union WD_PERFCOUNTER3_SELECT__GFX09 {
	struct {
		unsigned int                        PERF_SEL : 8;
		unsigned int                                 : 20;
		unsigned int                       PERF_MODE : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union WD_POS_BUF_BASE {
	struct {
		unsigned int                            BASE : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union WD_POS_BUF_BASE_HI {
	struct {
		unsigned int                         BASE_HI : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union WD_QOS {
	struct {
		unsigned int                      DRAW_STALL : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union WD_UTCL1_CNTL__GFX09 {
	struct {
		unsigned int            XNACK_REDO_TIMER_CNT : 20;
		unsigned int                                 : 3;
		unsigned int                 VMID_RESET_MODE : 1;
		unsigned int                       DROP_MODE : 1;
		unsigned int                          BYPASS : 1;
		unsigned int                      INVALIDATE : 1;
		unsigned int                 FRAG_LIMIT_MODE : 1;
		unsigned int                     FORCE_SNOOP : 1;
		unsigned int             FORCE_SD_VMID_DIRTY : 1;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union WD_UTCL1_STATUS {
	struct {
		unsigned int                  FAULT_DETECTED : 1;
		unsigned int                  RETRY_DETECTED : 1;
		unsigned int                    PRT_DETECTED : 1;
		unsigned int                                 : 5;
		unsigned int                   FAULT_UTCL1ID : 6;
		unsigned int                                 : 2;
		unsigned int                   RETRY_UTCL1ID : 6;
		unsigned int                                 : 2;
		unsigned int                     PRT_UTCL1ID : 6;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_CLG_CFG0 {
	struct {
		unsigned int                         WCB_NUM : 4;
		unsigned int                                 : 3;
		unsigned int                         P2P_BAR : 3;
		unsigned int                      HOST_FLUSH : 4;
		unsigned int                                 : 18;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_CLG_CFG1 {
	struct {
		unsigned int                         WCB_NUM : 4;
		unsigned int                                 : 3;
		unsigned int                         P2P_BAR : 3;
		unsigned int                      HOST_FLUSH : 4;
		unsigned int                                 : 18;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_CLG_CFG2 {
	struct {
		unsigned int                         WCB_NUM : 4;
		unsigned int                                 : 3;
		unsigned int                         P2P_BAR : 3;
		unsigned int                      HOST_FLUSH : 4;
		unsigned int                                 : 18;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_CLG_CFG3 {
	struct {
		unsigned int                         WCB_NUM : 4;
		unsigned int                                 : 3;
		unsigned int                         P2P_BAR : 3;
		unsigned int                      HOST_FLUSH : 4;
		unsigned int                                 : 18;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_CLG_CFG4 {
	struct {
		unsigned int                         WCB_NUM : 4;
		unsigned int                                 : 3;
		unsigned int                         P2P_BAR : 3;
		unsigned int                      HOST_FLUSH : 4;
		unsigned int                                 : 18;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_CLG_CFG5 {
	struct {
		unsigned int                         WCB_NUM : 4;
		unsigned int                                 : 3;
		unsigned int                         P2P_BAR : 3;
		unsigned int                      HOST_FLUSH : 4;
		unsigned int                                 : 18;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_CLG_CFG6 {
	struct {
		unsigned int                         WCB_NUM : 4;
		unsigned int                                 : 3;
		unsigned int                         P2P_BAR : 3;
		unsigned int                      HOST_FLUSH : 4;
		unsigned int                                 : 18;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_CLG_CFG7 {
	struct {
		unsigned int                         WCB_NUM : 4;
		unsigned int                                 : 3;
		unsigned int                         P2P_BAR : 3;
		unsigned int                      HOST_FLUSH : 4;
		unsigned int                                 : 18;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_CLG_EXTRA {
	struct {
		unsigned int                       CMP0_HIGH : 6;
		unsigned int                        CMP0_LOW : 5;
		unsigned int                            VLD0 : 1;
		unsigned int                        CLG0_NUM : 3;
		unsigned int                       CMP1_HIGH : 6;
		unsigned int                        CMP1_LOW : 5;
		unsigned int                            VLD1 : 1;
		unsigned int                        CLG1_NUM : 3;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_CLG_EXTRA_MSK {
	struct {
		unsigned int                       MSK0_HIGH : 6;
		unsigned int                        MSK0_LOW : 5;
		unsigned int                       MSK1_HIGH : 6;
		unsigned int                        MSK1_LOW : 5;
		unsigned int                                 : 10;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_CLG_EXTRA_MSK_RD {
	struct {
		unsigned int                       MSK0_HIGH : 6;
		unsigned int                        MSK0_LOW : 5;
		unsigned int                       MSK1_HIGH : 6;
		unsigned int                        MSK1_LOW : 5;
		unsigned int                                 : 10;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_CLG_EXTRA_RD {
	struct {
		unsigned int                       CMP0_HIGH : 6;
		unsigned int                        CMP0_LOW : 5;
		unsigned int                            VLD0 : 1;
		unsigned int                        CLG0_NUM : 3;
		unsigned int                       CMP1_HIGH : 6;
		unsigned int                        CMP1_LOW : 5;
		unsigned int                            VLD1 : 1;
		unsigned int                        CLG1_NUM : 3;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_CLG_GFX_MATCH {
	struct {
		unsigned int                     FARBIRC0_ID : 6;
		unsigned int                     FARBIRC1_ID : 6;
		unsigned int                     FARBIRC2_ID : 6;
		unsigned int                     FARBIRC3_ID : 6;
		unsigned int                    FARBIRC0_VLD : 1;
		unsigned int                    FARBIRC1_VLD : 1;
		unsigned int                    FARBIRC2_VLD : 1;
		unsigned int                    FARBIRC3_VLD : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_CLG_GFX_MATCH_MSK {
	struct {
		unsigned int                 FARBIRC0_ID_MSK : 6;
		unsigned int                 FARBIRC1_ID_MSK : 6;
		unsigned int                 FARBIRC2_ID_MSK : 6;
		unsigned int                 FARBIRC3_ID_MSK : 6;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_CLG_GFX_UNITID_MAPPING0 {
	struct {
		unsigned int                      UNITID_LOW : 5;
		unsigned int                      UNITID_VLD : 1;
		unsigned int                    DEST_CLG_NUM : 3;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_CLG_GFX_UNITID_MAPPING1 {
	struct {
		unsigned int                      UNITID_LOW : 5;
		unsigned int                      UNITID_VLD : 1;
		unsigned int                    DEST_CLG_NUM : 3;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_CLG_GFX_UNITID_MAPPING2 {
	struct {
		unsigned int                      UNITID_LOW : 5;
		unsigned int                      UNITID_VLD : 1;
		unsigned int                    DEST_CLG_NUM : 3;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_CLG_GFX_UNITID_MAPPING3 {
	struct {
		unsigned int                      UNITID_LOW : 5;
		unsigned int                      UNITID_VLD : 1;
		unsigned int                    DEST_CLG_NUM : 3;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_CLG_GFX_UNITID_MAPPING4 {
	struct {
		unsigned int                      UNITID_LOW : 5;
		unsigned int                      UNITID_VLD : 1;
		unsigned int                    DEST_CLG_NUM : 3;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_CLG_GFX_UNITID_MAPPING5 {
	struct {
		unsigned int                      UNITID_LOW : 5;
		unsigned int                      UNITID_VLD : 1;
		unsigned int                    DEST_CLG_NUM : 3;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_CLG_GFX_UNITID_MAPPING6 {
	struct {
		unsigned int                      UNITID_LOW : 5;
		unsigned int                      UNITID_VLD : 1;
		unsigned int                    DEST_CLG_NUM : 3;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_CLG_GFX_UNITID_MAPPING7 {
	struct {
		unsigned int                      UNITID_LOW : 5;
		unsigned int                      UNITID_VLD : 1;
		unsigned int                    DEST_CLG_NUM : 3;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_CLG_MM_MATCH__GFX09 {
	struct {
		unsigned int                     FARBIRC0_ID : 6;
		unsigned int                     FARBIRC1_ID : 6;
		unsigned int                     FARBIRC2_ID : 6;
		unsigned int                     FARBIRC3_ID : 6;
		unsigned int                    FARBIRC0_VLD : 1;
		unsigned int                    FARBIRC1_VLD : 1;
		unsigned int                    FARBIRC2_VLD : 1;
		unsigned int                    FARBIRC3_VLD : 1;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_CLG_MM_MATCH_MSK {
	struct {
		unsigned int                 FARBIRC0_ID_MSK : 6;
		unsigned int                 FARBIRC1_ID_MSK : 6;
		unsigned int                 FARBIRC2_ID_MSK : 6;
		unsigned int                 FARBIRC3_ID_MSK : 6;
		unsigned int                                 : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_CLG_MM_UNITID_MAPPING0 {
	struct {
		unsigned int                      UNITID_LOW : 5;
		unsigned int                      UNITID_VLD : 1;
		unsigned int                    DEST_CLG_NUM : 3;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_CLG_MM_UNITID_MAPPING1 {
	struct {
		unsigned int                      UNITID_LOW : 5;
		unsigned int                      UNITID_VLD : 1;
		unsigned int                    DEST_CLG_NUM : 3;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_CLG_MM_UNITID_MAPPING2 {
	struct {
		unsigned int                      UNITID_LOW : 5;
		unsigned int                      UNITID_VLD : 1;
		unsigned int                    DEST_CLG_NUM : 3;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_CLG_MM_UNITID_MAPPING3 {
	struct {
		unsigned int                      UNITID_LOW : 5;
		unsigned int                      UNITID_VLD : 1;
		unsigned int                    DEST_CLG_NUM : 3;
		unsigned int                                 : 23;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_CLK_GAT {
	struct {
		unsigned int                           ONDLY : 6;
		unsigned int                          OFFDLY : 6;
		unsigned int                          RDYDLY : 6;
		unsigned int                          ENABLE : 1;
		unsigned int                   MEM_LS_ENABLE : 1;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_HST_CFG {
	struct {
		unsigned int                   BAR_UP_WR_CMD : 1;
		unsigned int                                 : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_INTF_CFG {
	struct {
		unsigned int                   RPB_WRREQ_CRD : 8;
		unsigned int                    MC_WRRET_ASK : 8;
		unsigned int                     XSP_REQ_CRD : 7;
		unsigned int               BIF_REG_SNOOP_SEL : 1;
		unsigned int               BIF_REG_SNOOP_VAL : 1;
		unsigned int               BIF_MEM_SNOOP_SEL : 1;
		unsigned int               BIF_MEM_SNOOP_VAL : 1;
		unsigned int                   XSP_SNOOP_SEL : 2;
		unsigned int                   XSP_SNOOP_VAL : 1;
		unsigned int                XSP_ORDERING_SEL : 1;
		unsigned int                XSP_ORDERING_VAL : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_INTF_CFG2 {
	struct {
		unsigned int                   RPB_RDREQ_CRD : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_INTF_STS {
	struct {
		unsigned int                   RPB_WRREQ_CRD : 8;
		unsigned int                     XSP_REQ_CRD : 7;
		unsigned int               HOP_DATA_BUF_FULL : 1;
		unsigned int               HOP_ATTR_BUF_FULL : 1;
		unsigned int                    CNS_BUF_FULL : 1;
		unsigned int                    CNS_BUF_BUSY : 1;
		unsigned int                   RPB_RDREQ_CRD : 8;
		unsigned int                                 : 5;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_LB_ADDR {
	struct {
		unsigned int                            CMP0 : 10;
		unsigned int                           MASK0 : 10;
		unsigned int                            CMP1 : 6;
		unsigned int                           MASK1 : 6;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_MAP_INVERT_FLUSH_NUM_LSB {
	struct {
		unsigned int                 ALTER_FLUSH_NUM : 16;
		unsigned int                                 : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_MISC_CFG {
	struct {
		unsigned int                      FIELDNAME0 : 8;
		unsigned int                      FIELDNAME1 : 8;
		unsigned int                      FIELDNAME2 : 8;
		unsigned int                      FIELDNAME3 : 7;
		unsigned int                     TRIGGERNAME : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_P2P_BAR0 {
	struct {
		unsigned int                      HOST_FLUSH : 4;
		unsigned int                     REG_SYS_BAR : 4;
		unsigned int                     MEM_SYS_BAR : 4;
		unsigned int                           VALID : 1;
		unsigned int                        SEND_DIS : 1;
		unsigned int                    COMPRESS_DIS : 1;
		unsigned int                                 : 1;
		unsigned int                         ADDRESS : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_P2P_BAR1 {
	struct {
		unsigned int                      HOST_FLUSH : 4;
		unsigned int                     REG_SYS_BAR : 4;
		unsigned int                     MEM_SYS_BAR : 4;
		unsigned int                           VALID : 1;
		unsigned int                        SEND_DIS : 1;
		unsigned int                    COMPRESS_DIS : 1;
		unsigned int                                 : 1;
		unsigned int                         ADDRESS : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_P2P_BAR2 {
	struct {
		unsigned int                      HOST_FLUSH : 4;
		unsigned int                     REG_SYS_BAR : 4;
		unsigned int                     MEM_SYS_BAR : 4;
		unsigned int                           VALID : 1;
		unsigned int                        SEND_DIS : 1;
		unsigned int                    COMPRESS_DIS : 1;
		unsigned int                                 : 1;
		unsigned int                         ADDRESS : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_P2P_BAR3 {
	struct {
		unsigned int                      HOST_FLUSH : 4;
		unsigned int                     REG_SYS_BAR : 4;
		unsigned int                     MEM_SYS_BAR : 4;
		unsigned int                           VALID : 1;
		unsigned int                        SEND_DIS : 1;
		unsigned int                    COMPRESS_DIS : 1;
		unsigned int                                 : 1;
		unsigned int                         ADDRESS : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_P2P_BAR4 {
	struct {
		unsigned int                      HOST_FLUSH : 4;
		unsigned int                     REG_SYS_BAR : 4;
		unsigned int                     MEM_SYS_BAR : 4;
		unsigned int                           VALID : 1;
		unsigned int                        SEND_DIS : 1;
		unsigned int                    COMPRESS_DIS : 1;
		unsigned int                                 : 1;
		unsigned int                         ADDRESS : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_P2P_BAR5 {
	struct {
		unsigned int                      HOST_FLUSH : 4;
		unsigned int                     REG_SYS_BAR : 4;
		unsigned int                     MEM_SYS_BAR : 4;
		unsigned int                           VALID : 1;
		unsigned int                        SEND_DIS : 1;
		unsigned int                    COMPRESS_DIS : 1;
		unsigned int                                 : 1;
		unsigned int                         ADDRESS : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_P2P_BAR6 {
	struct {
		unsigned int                      HOST_FLUSH : 4;
		unsigned int                     REG_SYS_BAR : 4;
		unsigned int                     MEM_SYS_BAR : 4;
		unsigned int                           VALID : 1;
		unsigned int                        SEND_DIS : 1;
		unsigned int                    COMPRESS_DIS : 1;
		unsigned int                                 : 1;
		unsigned int                         ADDRESS : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_P2P_BAR7 {
	struct {
		unsigned int                      HOST_FLUSH : 4;
		unsigned int                     REG_SYS_BAR : 4;
		unsigned int                     MEM_SYS_BAR : 4;
		unsigned int                           VALID : 1;
		unsigned int                        SEND_DIS : 1;
		unsigned int                    COMPRESS_DIS : 1;
		unsigned int                                 : 1;
		unsigned int                         ADDRESS : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_P2P_BAR_CFG {
	struct {
		unsigned int                       ADDR_SIZE : 4;
		unsigned int                        SEND_BAR : 2;
		unsigned int                           SNOOP : 1;
		unsigned int                        SEND_DIS : 1;
		unsigned int                    COMPRESS_DIS : 1;
		unsigned int                      UPDATE_DIS : 1;
		unsigned int              REGBAR_FROM_SYSBAR : 1;
		unsigned int                           RD_EN : 1;
		unsigned int                  ATC_TRANSLATED : 1;
		unsigned int                                 : 19;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_P2P_BAR_DEBUG {
	struct {
		unsigned int                             SEL : 8;
		unsigned int                                 : 24;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_P2P_BAR_DELTA_ABOVE {
	struct {
		unsigned int                              EN : 8;
		unsigned int                           DELTA : 20;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_P2P_BAR_DELTA_BELOW {
	struct {
		unsigned int                              EN : 8;
		unsigned int                           DELTA : 20;
		unsigned int                                 : 4;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_P2P_BAR_SETUP {
	struct {
		unsigned int                             SEL : 8;
		unsigned int                     REG_SYS_BAR : 4;
		unsigned int                           VALID : 1;
		unsigned int                        SEND_DIS : 1;
		unsigned int                    COMPRESS_DIS : 1;
		unsigned int                                 : 1;
		unsigned int                         ADDRESS : 16;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_PEER_SYS_BAR0 {
	struct {
		unsigned int                           VALID : 1;
		unsigned int                            ADDR : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_PEER_SYS_BAR1 {
	struct {
		unsigned int                           VALID : 1;
		unsigned int                            ADDR : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_PEER_SYS_BAR2 {
	struct {
		unsigned int                           VALID : 1;
		unsigned int                            ADDR : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_PEER_SYS_BAR3 {
	struct {
		unsigned int                           VALID : 1;
		unsigned int                            ADDR : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_PEER_SYS_BAR4 {
	struct {
		unsigned int                           VALID : 1;
		unsigned int                            ADDR : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_PEER_SYS_BAR5 {
	struct {
		unsigned int                           VALID : 1;
		unsigned int                            ADDR : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_PEER_SYS_BAR6 {
	struct {
		unsigned int                           VALID : 1;
		unsigned int                            ADDR : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_PEER_SYS_BAR7 {
	struct {
		unsigned int                           VALID : 1;
		unsigned int                            ADDR : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_PEER_SYS_BAR8 {
	struct {
		unsigned int                           VALID : 1;
		unsigned int                            ADDR : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_PEER_SYS_BAR9 {
	struct {
		unsigned int                           VALID : 1;
		unsigned int                            ADDR : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_PERF_KNOBS {
	struct {
		unsigned int                  CNS_FIFO_DEPTH : 6;
		unsigned int              WCB_HST_FIFO_DEPTH : 6;
		unsigned int              WCB_SID_FIFO_DEPTH : 6;
		unsigned int                                 : 14;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_PIPE_STS {
	struct {
		unsigned int                    WCB_ANY_PBUF : 1;
		unsigned int            WCB_HST_DATA_BUF_CNT : 7;
		unsigned int            WCB_SID_DATA_BUF_CNT : 7;
		unsigned int         WCB_HST_RD_PTR_BUF_FULL : 1;
		unsigned int         WCB_SID_RD_PTR_BUF_FULL : 1;
		unsigned int           WCB_HST_REQ_FIFO_FULL : 1;
		unsigned int           WCB_SID_REQ_FIFO_FULL : 1;
		unsigned int           WCB_HST_REQ_OBUF_FULL : 1;
		unsigned int           WCB_SID_REQ_OBUF_FULL : 1;
		unsigned int          WCB_HST_DATA_OBUF_FULL : 1;
		unsigned int          WCB_SID_DATA_OBUF_FULL : 1;
		unsigned int                    RET_BUF_FULL : 1;
		unsigned int               XPB_CLK_BUSY_BITS : 8;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_RTR_DEST_MAP0 {
	struct {
		unsigned int                             NMR : 1;
		unsigned int                     DEST_OFFSET : 19;
		unsigned int                        DEST_SEL : 4;
		unsigned int                    DEST_SEL_RPB : 1;
		unsigned int                                 : 1;
		unsigned int                      APRTR_SIZE : 5;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_RTR_DEST_MAP1 {
	struct {
		unsigned int                             NMR : 1;
		unsigned int                     DEST_OFFSET : 19;
		unsigned int                        DEST_SEL : 4;
		unsigned int                    DEST_SEL_RPB : 1;
		unsigned int                                 : 1;
		unsigned int                      APRTR_SIZE : 5;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_RTR_DEST_MAP2 {
	struct {
		unsigned int                             NMR : 1;
		unsigned int                     DEST_OFFSET : 19;
		unsigned int                        DEST_SEL : 4;
		unsigned int                    DEST_SEL_RPB : 1;
		unsigned int                                 : 1;
		unsigned int                      APRTR_SIZE : 5;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_RTR_DEST_MAP3 {
	struct {
		unsigned int                             NMR : 1;
		unsigned int                     DEST_OFFSET : 19;
		unsigned int                        DEST_SEL : 4;
		unsigned int                    DEST_SEL_RPB : 1;
		unsigned int                                 : 1;
		unsigned int                      APRTR_SIZE : 5;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_RTR_DEST_MAP4 {
	struct {
		unsigned int                             NMR : 1;
		unsigned int                     DEST_OFFSET : 19;
		unsigned int                        DEST_SEL : 4;
		unsigned int                    DEST_SEL_RPB : 1;
		unsigned int                                 : 1;
		unsigned int                      APRTR_SIZE : 5;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_RTR_DEST_MAP5 {
	struct {
		unsigned int                             NMR : 1;
		unsigned int                     DEST_OFFSET : 19;
		unsigned int                        DEST_SEL : 4;
		unsigned int                    DEST_SEL_RPB : 1;
		unsigned int                                 : 1;
		unsigned int                      APRTR_SIZE : 5;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_RTR_DEST_MAP6 {
	struct {
		unsigned int                             NMR : 1;
		unsigned int                     DEST_OFFSET : 19;
		unsigned int                        DEST_SEL : 4;
		unsigned int                    DEST_SEL_RPB : 1;
		unsigned int                                 : 1;
		unsigned int                      APRTR_SIZE : 5;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_RTR_DEST_MAP7 {
	struct {
		unsigned int                             NMR : 1;
		unsigned int                     DEST_OFFSET : 19;
		unsigned int                        DEST_SEL : 4;
		unsigned int                    DEST_SEL_RPB : 1;
		unsigned int                                 : 1;
		unsigned int                      APRTR_SIZE : 5;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_RTR_DEST_MAP8 {
	struct {
		unsigned int                             NMR : 1;
		unsigned int                     DEST_OFFSET : 19;
		unsigned int                        DEST_SEL : 4;
		unsigned int                    DEST_SEL_RPB : 1;
		unsigned int                                 : 1;
		unsigned int                      APRTR_SIZE : 5;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_RTR_DEST_MAP9 {
	struct {
		unsigned int                             NMR : 1;
		unsigned int                     DEST_OFFSET : 19;
		unsigned int                        DEST_SEL : 4;
		unsigned int                    DEST_SEL_RPB : 1;
		unsigned int                                 : 1;
		unsigned int                      APRTR_SIZE : 5;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_RTR_SRC_APRTR0 {
	struct {
		unsigned int                       BASE_ADDR : 31;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_RTR_SRC_APRTR1 {
	struct {
		unsigned int                       BASE_ADDR : 31;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_RTR_SRC_APRTR2 {
	struct {
		unsigned int                       BASE_ADDR : 31;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_RTR_SRC_APRTR3 {
	struct {
		unsigned int                       BASE_ADDR : 31;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_RTR_SRC_APRTR4 {
	struct {
		unsigned int                       BASE_ADDR : 31;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_RTR_SRC_APRTR5 {
	struct {
		unsigned int                       BASE_ADDR : 31;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_RTR_SRC_APRTR6 {
	struct {
		unsigned int                       BASE_ADDR : 31;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_RTR_SRC_APRTR7 {
	struct {
		unsigned int                       BASE_ADDR : 31;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_RTR_SRC_APRTR8 {
	struct {
		unsigned int                       BASE_ADDR : 31;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_RTR_SRC_APRTR9 {
	struct {
		unsigned int                       BASE_ADDR : 31;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_STICKY {
	struct {
		unsigned int                            BITS : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_STICKY_W1C {
	struct {
		unsigned int                            BITS : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_SUB_CTRL {
	struct {
		unsigned int                WRREQ_BYPASS_XPB : 1;
		unsigned int               STALL_CNS_RTR_REQ : 1;
		unsigned int             STALL_RTR_RPB_WRREQ : 1;
		unsigned int               STALL_RTR_MAP_REQ : 1;
		unsigned int               STALL_MAP_WCB_REQ : 1;
		unsigned int               STALL_WCB_SID_REQ : 1;
		unsigned int           STALL_MC_XSP_REQ_SEND : 1;
		unsigned int               STALL_WCB_HST_REQ : 1;
		unsigned int               STALL_HST_HOP_REQ : 1;
		unsigned int          STALL_XPB_RPB_REQ_ATTR : 1;
		unsigned int                       RESET_CNS : 1;
		unsigned int                       RESET_RTR : 1;
		unsigned int                       RESET_RET : 1;
		unsigned int                       RESET_MAP : 1;
		unsigned int                       RESET_WCB : 1;
		unsigned int                       RESET_HST : 1;
		unsigned int                       RESET_HOP : 1;
		unsigned int                       RESET_SID : 1;
		unsigned int                       RESET_SRB : 1;
		unsigned int                       RESET_CGR : 1;
		unsigned int                                 : 12;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_WCB_STS {
	struct {
		unsigned int                        PBUF_VLD : 16;
		unsigned int            WCB_HST_DATA_BUF_CNT : 7;
		unsigned int            WCB_SID_DATA_BUF_CNT : 7;
		unsigned int                                 : 2;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_XDMA_PEER_SYS_BAR0 {
	struct {
		unsigned int                           VALID : 1;
		unsigned int                            ADDR : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_XDMA_PEER_SYS_BAR1 {
	struct {
		unsigned int                           VALID : 1;
		unsigned int                            ADDR : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_XDMA_PEER_SYS_BAR2 {
	struct {
		unsigned int                           VALID : 1;
		unsigned int                            ADDR : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_XDMA_PEER_SYS_BAR3 {
	struct {
		unsigned int                           VALID : 1;
		unsigned int                            ADDR : 31;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_XDMA_RTR_DEST_MAP0 {
	struct {
		unsigned int                             NMR : 1;
		unsigned int                     DEST_OFFSET : 19;
		unsigned int                        DEST_SEL : 4;
		unsigned int                    DEST_SEL_RPB : 1;
		unsigned int                                 : 1;
		unsigned int                      APRTR_SIZE : 5;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_XDMA_RTR_DEST_MAP1 {
	struct {
		unsigned int                             NMR : 1;
		unsigned int                     DEST_OFFSET : 19;
		unsigned int                        DEST_SEL : 4;
		unsigned int                    DEST_SEL_RPB : 1;
		unsigned int                                 : 1;
		unsigned int                      APRTR_SIZE : 5;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_XDMA_RTR_DEST_MAP2 {
	struct {
		unsigned int                             NMR : 1;
		unsigned int                     DEST_OFFSET : 19;
		unsigned int                        DEST_SEL : 4;
		unsigned int                    DEST_SEL_RPB : 1;
		unsigned int                                 : 1;
		unsigned int                      APRTR_SIZE : 5;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_XDMA_RTR_DEST_MAP3 {
	struct {
		unsigned int                             NMR : 1;
		unsigned int                     DEST_OFFSET : 19;
		unsigned int                        DEST_SEL : 4;
		unsigned int                    DEST_SEL_RPB : 1;
		unsigned int                                 : 1;
		unsigned int                      APRTR_SIZE : 5;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_XDMA_RTR_SRC_APRTR0 {
	struct {
		unsigned int                       BASE_ADDR : 31;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_XDMA_RTR_SRC_APRTR1 {
	struct {
		unsigned int                       BASE_ADDR : 31;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_XDMA_RTR_SRC_APRTR2 {
	struct {
		unsigned int                       BASE_ADDR : 31;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union XPB_XDMA_RTR_SRC_APRTR3 {
	struct {
		unsigned int                       BASE_ADDR : 31;
		unsigned int                                 : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union port_a_addr {
	struct {
		unsigned int                           Index : 8;
		unsigned int                        Reserved : 23;
		unsigned int                      ReadEnable : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union port_a_data_hi {
	struct {
		unsigned int                            Data : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union port_a_data_lo {
	struct {
		unsigned int                            Data : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union port_b_addr {
	struct {
		unsigned int                           Index : 8;
		unsigned int                        Reserved : 23;
		unsigned int                      ReadEnable : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union port_b_data_hi {
	struct {
		unsigned int                            Data : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union port_b_data_lo {
	struct {
		unsigned int                            Data : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union port_c_addr {
	struct {
		unsigned int                           Index : 8;
		unsigned int                        Reserved : 23;
		unsigned int                      ReadEnable : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union port_c_data_hi {
	struct {
		unsigned int                            Data : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union port_c_data_lo {
	struct {
		unsigned int                            Data : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union port_d_addr {
	struct {
		unsigned int                           Index : 8;
		unsigned int                        Reserved : 23;
		unsigned int                      ReadEnable : 1;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union port_d_data_hi {
	struct {
		unsigned int                            Data : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

union port_d_data_lo {
	struct {
		unsigned int                            Data : 32;
	} bitfields, bits;
	unsigned int u32All;
	signed int   i32All;
	float        f32All;
};

//Merged Registers

