#ifndef _RXANA_CMP_REFGEN_MSG_H_
#define _RXANA_CMP_REFGEN_MSG_H_

// ******************************************************************************
// ------------------------------------------------------------------------------
//                               INTEL CONFIDENTIAL
// ------------------------------------------------------------------------------
//    Copyright (c) 2018 - 2024 Intel Corporation
//
//    This software and the related documents are Intel copyrighted materials,
//    and your use of them is governed by the express license under which they
//    were provided to you ("License").
//    Unless the License provides otherwise, you may not use, modify, copy, publish,
//    distribute, disclose or transmit this software or the related documents
//    without Intel's prior written permission.
//
//    This software and the related documents are provided as is, with no express or
//    implied warranties, other than those that are expressly stated in the License.
// ------------------------------------------------------------------------------
//
//    DO NOT EDIT THIS FILE !!!
//
//    This file has been automatically generated by OneSource
//
// ******************************************************************************

#ifndef __KERNEL__
#include <stdint.h>
#endif // __KERNEL__
// ******************************************* Base address macros

#define DLNK_JESD0_PHY_PMA0_RXANA_CMP_REFGEN_GLOBAL_BASE  ( 0x06027800 )
#define DLNK_JESD0_PHY_PMA0_RXANA_CMP_REFGEN_Q0_BASE      ( 0x0602b800 )
#define DLNK_JESD0_PHY_PMA0_RXANA_CMP_REFGEN_Q1_BASE      ( 0x0602f800 )
#define DLNK_JESD0_PHY_PMA0_RXANA_CMP_REFGEN_Q2_BASE      ( 0x06033800 )
#define DLNK_JESD0_PHY_PMA0_RXANA_CMP_REFGEN_Q3_BASE      ( 0x06037800 )
#define DLNK_JESD1_PHY_PMA0_RXANA_CMP_REFGEN_GLOBAL_BASE  ( 0x06827800 )
#define DLNK_JESD1_PHY_PMA0_RXANA_CMP_REFGEN_Q0_BASE      ( 0x0682b800 )
#define DLNK_JESD1_PHY_PMA0_RXANA_CMP_REFGEN_Q1_BASE      ( 0x0682f800 )
#define DLNK_JESD1_PHY_PMA0_RXANA_CMP_REFGEN_Q2_BASE      ( 0x06833800 )
#define DLNK_JESD1_PHY_PMA0_RXANA_CMP_REFGEN_Q3_BASE      ( 0x06837800 )
#define DLNK_JESD2_PHY_PMA0_RXANA_CMP_REFGEN_GLOBAL_BASE  ( 0x07027800 )
#define DLNK_JESD2_PHY_PMA0_RXANA_CMP_REFGEN_Q0_BASE      ( 0x0702b800 )
#define DLNK_JESD2_PHY_PMA0_RXANA_CMP_REFGEN_Q1_BASE      ( 0x0702f800 )
#define DLNK_JESD2_PHY_PMA0_RXANA_CMP_REFGEN_Q2_BASE      ( 0x07033800 )
#define DLNK_JESD2_PHY_PMA0_RXANA_CMP_REFGEN_Q3_BASE      ( 0x07037800 )
#define DLNK_JESD3_PHY_PMA0_RXANA_CMP_REFGEN_GLOBAL_BASE  ( 0x07827800 )
#define DLNK_JESD3_PHY_PMA0_RXANA_CMP_REFGEN_Q0_BASE      ( 0x0782b800 )
#define DLNK_JESD3_PHY_PMA0_RXANA_CMP_REFGEN_Q1_BASE      ( 0x0782f800 )
#define DLNK_JESD3_PHY_PMA0_RXANA_CMP_REFGEN_Q2_BASE      ( 0x07833800 )
#define DLNK_JESD3_PHY_PMA0_RXANA_CMP_REFGEN_Q3_BASE      ( 0x07837800 )

// ******************************************* /Base address macros


// ******************************************* Register offset macros

#define RXANA_CMP_REFGEN_MSG_RXCOMP_CTRL0_OFFSET ( 0x00000000U )
#define RXANA_CMP_REFGEN_MSG_RXCOMP_CTRL1_OFFSET ( 0x00000004U )
#define RXANA_CMP_REFGEN_MSG_RXCH_CTRL0_OFFSET ( 0x00000008U )
#define RXANA_CMP_REFGEN_MSG_RXCOMP_SPARE0_OFFSET ( 0x0000000cU )

// ******************************************* /Register offset macros


// ******************************************* AddressSpace macros
#define RXANA_CMP_REFGEN_MSG_RXCOMP_CTRL0_ADR(_BASE) (( ( _BASE ) + ( RXANA_CMP_REFGEN_MSG_RXCOMP_CTRL0_OFFSET ) ))
#define RXANA_CMP_REFGEN_MSG_RXCOMP_CTRL1_ADR(_BASE) (( ( _BASE ) + ( RXANA_CMP_REFGEN_MSG_RXCOMP_CTRL1_OFFSET ) ))
#define RXANA_CMP_REFGEN_MSG_RXCH_CTRL0_ADR(_BASE) (( ( _BASE ) + ( RXANA_CMP_REFGEN_MSG_RXCH_CTRL0_OFFSET ) ))
#define RXANA_CMP_REFGEN_MSG_RXCOMP_SPARE0_ADR(_BASE) (( ( _BASE ) + ( RXANA_CMP_REFGEN_MSG_RXCOMP_SPARE0_OFFSET ) ))

// ******************************************* /Address Space

//************************************************ RegisterStructs


/** @brief RXANA_CMP_REFGEN_REGS_MSG_RXANA_CMP_REFGEN_REGS_RXCOMP_CTRL0 register description at address offset 0x0
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_CMP_REFGEN_regs_MSG/RXANA_CMP_REFGEN_regs/rxcomp_ctrl0
  * rxcomp_ctrl0
  */

typedef union {
  struct {
    uint32_t RXCMPREFGEN_DCMON_N_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t RXCMPREFGEN_DCMON_P_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="1" ResetValue="0x0"
    uint32_t RXCOMP_FILTER_BYPASS : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="2" ResetValue="0x0"
    uint32_t RXCOMP_SELP : 9;
    ///< chopper select p
    ///< AccessType="RW" BitOffset="3" ResetValue="0x0"
    uint32_t RXCOMP_SELN : 9;
    ///< chopper select n
    ///< AccessType="RW" BitOffset="12" ResetValue="0x0"
    uint32_t RXCOMP_DCMON_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="21" ResetValue="0x0"
    uint32_t RXCOMP_PD_B : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="22" ResetValue="0x0"
    uint32_t  : 9;
    ///< Reserved
    ///< AccessType="RO" BitOffset="23" ResetValue="None"
  } ;
  uint32_t value;
} rxana_cmp_refgen_msg_rxcomp_ctrl0_reg_t;

#define RXANA_CMP_REFGEN_MSG_RXCOMP_CTRL0_DEFAULT (0x00000000U)
#define RXANA_CMP_REFGEN_MSG_RXCOMP_CTRL0_RD_MASK (0x007fffffU)
#define RXANA_CMP_REFGEN_MSG_RXCOMP_CTRL0_WR_MASK (0x007fffffU)


#define RXANA_CMP_REFGEN_MSG_RXCOMP_CTRL0_RXCMPREFGEN_DCMON_N_EN_BF_OFF ( 0)
#define RXANA_CMP_REFGEN_MSG_RXCOMP_CTRL0_RXCMPREFGEN_DCMON_N_EN_BF_WID ( 1)
#define RXANA_CMP_REFGEN_MSG_RXCOMP_CTRL0_RXCMPREFGEN_DCMON_N_EN_BF_MSK (0x00000001)
#define RXANA_CMP_REFGEN_MSG_RXCOMP_CTRL0_RXCMPREFGEN_DCMON_N_EN_BF_DEF (0x00000000)

#define RXANA_CMP_REFGEN_MSG_RXCOMP_CTRL0_RXCMPREFGEN_DCMON_P_EN_BF_OFF ( 1)
#define RXANA_CMP_REFGEN_MSG_RXCOMP_CTRL0_RXCMPREFGEN_DCMON_P_EN_BF_WID ( 1)
#define RXANA_CMP_REFGEN_MSG_RXCOMP_CTRL0_RXCMPREFGEN_DCMON_P_EN_BF_MSK (0x00000002)
#define RXANA_CMP_REFGEN_MSG_RXCOMP_CTRL0_RXCMPREFGEN_DCMON_P_EN_BF_DEF (0x00000000)

#define RXANA_CMP_REFGEN_MSG_RXCOMP_CTRL0_RXCOMP_FILTER_BYP_BF_OFF ( 2)
#define RXANA_CMP_REFGEN_MSG_RXCOMP_CTRL0_RXCOMP_FILTER_BYP_BF_WID ( 1)
#define RXANA_CMP_REFGEN_MSG_RXCOMP_CTRL0_RXCOMP_FILTER_BYP_BF_MSK (0x00000004)
#define RXANA_CMP_REFGEN_MSG_RXCOMP_CTRL0_RXCOMP_FILTER_BYP_BF_DEF (0x00000000)

///< chopper select p
#define RXANA_CMP_REFGEN_MSG_RXCOMP_CTRL0_RXCOMP_SELP_BF_OFF ( 3)
#define RXANA_CMP_REFGEN_MSG_RXCOMP_CTRL0_RXCOMP_SELP_BF_WID ( 9)
#define RXANA_CMP_REFGEN_MSG_RXCOMP_CTRL0_RXCOMP_SELP_BF_MSK (0x00000FF8)
#define RXANA_CMP_REFGEN_MSG_RXCOMP_CTRL0_RXCOMP_SELP_BF_DEF (0x00000000)

///< chopper select n
#define RXANA_CMP_REFGEN_MSG_RXCOMP_CTRL0_RXCOMP_SELN_BF_OFF (12)
#define RXANA_CMP_REFGEN_MSG_RXCOMP_CTRL0_RXCOMP_SELN_BF_WID ( 9)
#define RXANA_CMP_REFGEN_MSG_RXCOMP_CTRL0_RXCOMP_SELN_BF_MSK (0x001FF000)
#define RXANA_CMP_REFGEN_MSG_RXCOMP_CTRL0_RXCOMP_SELN_BF_DEF (0x00000000)

#define RXANA_CMP_REFGEN_MSG_RXCOMP_CTRL0_RXCOMP_DCMON_EN_BF_OFF (21)
#define RXANA_CMP_REFGEN_MSG_RXCOMP_CTRL0_RXCOMP_DCMON_EN_BF_WID ( 1)
#define RXANA_CMP_REFGEN_MSG_RXCOMP_CTRL0_RXCOMP_DCMON_EN_BF_MSK (0x00200000)
#define RXANA_CMP_REFGEN_MSG_RXCOMP_CTRL0_RXCOMP_DCMON_EN_BF_DEF (0x00000000)

#define RXANA_CMP_REFGEN_MSG_RXCOMP_CTRL0_RXCOMP_PD_B_BF_OFF (22)
#define RXANA_CMP_REFGEN_MSG_RXCOMP_CTRL0_RXCOMP_PD_B_BF_WID ( 1)
#define RXANA_CMP_REFGEN_MSG_RXCOMP_CTRL0_RXCOMP_PD_B_BF_MSK (0x00400000)
#define RXANA_CMP_REFGEN_MSG_RXCOMP_CTRL0_RXCOMP_PD_B_BF_DEF (0x00000000)


/** @brief RXANA_CMP_REFGEN_REGS_MSG_RXANA_CMP_REFGEN_REGS_RXCOMP_CTRL1 register description at address offset 0x4
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_CMP_REFGEN_regs_MSG/RXANA_CMP_REFGEN_regs/rxcomp_ctrl1
  * rxcomp_ctrl1
  */

typedef union {
  struct {
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="0" ResetValue="None"
    uint32_t RXCMPREFGEN_VREFSEL : 10;
    ///< vref select control. reference voltage selector
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t  : 14;
    ///< Reserved
    ///< AccessType="RO" BitOffset="18" ResetValue="None"
  } ;
  uint32_t value;
} rxana_cmp_refgen_msg_rxcomp_ctrl1_reg_t;

#define RXANA_CMP_REFGEN_MSG_RXCOMP_CTRL1_DEFAULT (0x00000000U)
#define RXANA_CMP_REFGEN_MSG_RXCOMP_CTRL1_RD_MASK (0x0003ff00U)
#define RXANA_CMP_REFGEN_MSG_RXCOMP_CTRL1_WR_MASK (0x0003ff00U)


///< vref select control. reference voltage selector
#define RXANA_CMP_REFGEN_MSG_RXCOMP_CTRL1_RXCMPREFGEN_VREFSEL_BF_OFF ( 8)
#define RXANA_CMP_REFGEN_MSG_RXCOMP_CTRL1_RXCMPREFGEN_VREFSEL_BF_WID (10)
#define RXANA_CMP_REFGEN_MSG_RXCOMP_CTRL1_RXCMPREFGEN_VREFSEL_BF_MSK (0x0003FF00)
#define RXANA_CMP_REFGEN_MSG_RXCOMP_CTRL1_RXCMPREFGEN_VREFSEL_BF_DEF (0x00000000)


/** @brief RXANA_CMP_REFGEN_REGS_MSG_RXANA_CMP_REFGEN_REGS_RXCHANNEL_CTRL0 register description at address offset 0x8
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_CMP_REFGEN_regs_MSG/RXANA_CMP_REFGEN_regs/rxchannel_ctrl0
  * rxchannel_ctrl0
  */

typedef union {
  struct {
    uint32_t RXDCMON_SEL : 5;
    ///< ---
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t RXDCMON_OUT_SEL : 2;
    ///< ---
    ///< AccessType="RW" BitOffset="5" ResetValue="0x0"
    uint32_t  : 25;
    ///< Reserved
    ///< AccessType="RO" BitOffset="7" ResetValue="None"
  } ;
  uint32_t value;
} rxana_cmp_refgen_msg_rxch_ctrl0_reg_t;

#define RXANA_CMP_REFGEN_MSG_RXCH_CTRL0_DEFAULT (0x00000000U)
#define RXANA_CMP_REFGEN_MSG_RXCH_CTRL0_RD_MASK (0x0000007fU)
#define RXANA_CMP_REFGEN_MSG_RXCH_CTRL0_WR_MASK (0x0000007fU)


#define RXANA_CMP_REFGEN_MSG_RXCH_CTRL0_RXDCMON_SEL_BF_OFF ( 0)
#define RXANA_CMP_REFGEN_MSG_RXCH_CTRL0_RXDCMON_SEL_BF_WID ( 5)
#define RXANA_CMP_REFGEN_MSG_RXCH_CTRL0_RXDCMON_SEL_BF_MSK (0x0000001F)
#define RXANA_CMP_REFGEN_MSG_RXCH_CTRL0_RXDCMON_SEL_BF_DEF (0x00000000)

#define RXANA_CMP_REFGEN_MSG_RXCH_CTRL0_RXDCMON_OUT_SEL_BF_OFF ( 5)
#define RXANA_CMP_REFGEN_MSG_RXCH_CTRL0_RXDCMON_OUT_SEL_BF_WID ( 2)
#define RXANA_CMP_REFGEN_MSG_RXCH_CTRL0_RXDCMON_OUT_SEL_BF_MSK (0x00000060)
#define RXANA_CMP_REFGEN_MSG_RXCH_CTRL0_RXDCMON_OUT_SEL_BF_DEF (0x00000000)


/** @brief RXANA_CMP_REFGEN_REGS_MSG_RXANA_CMP_REFGEN_REGS_RXCOMP_SPARE0 register description at address offset 0xc
  *
  * Register default value:        0x00000080
  * Register full path in IP: RXANA_CMP_REFGEN_regs_MSG/RXANA_CMP_REFGEN_regs/rxcomp_spare0
  * rxcomp_spare0
  */

typedef union {
  struct {
    uint32_t RX_CMP_REFGEN_SPARE : 8;
    ///< ---
    ///< AccessType="RW" BitOffset="0" ResetValue="0x80"
    uint32_t  : 24;
    ///< Reserved
    ///< AccessType="RO" BitOffset="8" ResetValue="None"
  } ;
  uint32_t value;
} rxana_cmp_refgen_msg_rxcomp_spare0_reg_t;

#define RXANA_CMP_REFGEN_MSG_RXCOMP_SPARE0_DEFAULT (0x00000080U)
#define RXANA_CMP_REFGEN_MSG_RXCOMP_SPARE0_RD_MASK (0x000000ffU)
#define RXANA_CMP_REFGEN_MSG_RXCOMP_SPARE0_WR_MASK (0x000000ffU)


#define RXANA_CMP_REFGEN_MSG_RXCOMP_SPARE0_RX_CMP_REFGEN_SPARE_BF_OFF ( 0)
#define RXANA_CMP_REFGEN_MSG_RXCOMP_SPARE0_RX_CMP_REFGEN_SPARE_BF_WID ( 8)
#define RXANA_CMP_REFGEN_MSG_RXCOMP_SPARE0_RX_CMP_REFGEN_SPARE_BF_MSK (0x000000FF)
#define RXANA_CMP_REFGEN_MSG_RXCOMP_SPARE0_RX_CMP_REFGEN_SPARE_BF_DEF (0x00000080)

//************************************************ /RegisterStructs


// ******************************************* Register pointer macros

#define RXANA_CMP_REFGEN_MSG_RXCOMP_CTRL0_REG(_BASE) ((rxana_cmp_refgen_msg_rxcomp_ctrl0_reg_t*) RXANA_CMP_REFGEN_MSG_RXCOMP_CTRL0_ADR(_BASE))
#define RXANA_CMP_REFGEN_MSG_RXCOMP_CTRL1_REG(_BASE) ((rxana_cmp_refgen_msg_rxcomp_ctrl1_reg_t*) RXANA_CMP_REFGEN_MSG_RXCOMP_CTRL1_ADR(_BASE))
#define RXANA_CMP_REFGEN_MSG_RXCH_CTRL0_REG(_BASE) ((rxana_cmp_refgen_msg_rxch_ctrl0_reg_t*) RXANA_CMP_REFGEN_MSG_RXCH_CTRL0_ADR(_BASE))
#define RXANA_CMP_REFGEN_MSG_RXCOMP_SPARE0_REG(_BASE) ((rxana_cmp_refgen_msg_rxcomp_spare0_reg_t*) RXANA_CMP_REFGEN_MSG_RXCOMP_SPARE0_ADR(_BASE))

// ******************************************* /Register pointer macros


// ******************************************* AddressSpace struct
typedef struct
{
    rxana_cmp_refgen_msg_rxcomp_ctrl0_reg_t RXCOMP_CTRL0; /*< Address offset = 0x0 */
    rxana_cmp_refgen_msg_rxcomp_ctrl1_reg_t RXCOMP_CTRL1; /*< Address offset = 0x4 */
    rxana_cmp_refgen_msg_rxch_ctrl0_reg_t RXCH_CTRL0; /*< Address offset = 0x8 */
    rxana_cmp_refgen_msg_rxcomp_spare0_reg_t RXCOMP_SPARE0; /*< Address offset = 0xc */
} rxana_cmp_refgen_msg_t;     // size: 0x0010

// AddressSpace struct pointer
//
#define DLNK_JESD0_PHY_PMA0_RXANA_CMP_REFGEN_GLOBAL  ((rxana_cmp_refgen_msg_t*) DLNK_JESD0_PHY_PMA0_RXANA_CMP_REFGEN_GLOBAL_BASE)
#define DLNK_JESD0_PHY_PMA0_RXANA_CMP_REFGEN_Q0      ((rxana_cmp_refgen_msg_t*) DLNK_JESD0_PHY_PMA0_RXANA_CMP_REFGEN_Q0_BASE)
#define DLNK_JESD0_PHY_PMA0_RXANA_CMP_REFGEN_Q1      ((rxana_cmp_refgen_msg_t*) DLNK_JESD0_PHY_PMA0_RXANA_CMP_REFGEN_Q1_BASE)
#define DLNK_JESD0_PHY_PMA0_RXANA_CMP_REFGEN_Q2      ((rxana_cmp_refgen_msg_t*) DLNK_JESD0_PHY_PMA0_RXANA_CMP_REFGEN_Q2_BASE)
#define DLNK_JESD0_PHY_PMA0_RXANA_CMP_REFGEN_Q3      ((rxana_cmp_refgen_msg_t*) DLNK_JESD0_PHY_PMA0_RXANA_CMP_REFGEN_Q3_BASE)
#define DLNK_JESD1_PHY_PMA0_RXANA_CMP_REFGEN_GLOBAL  ((rxana_cmp_refgen_msg_t*) DLNK_JESD1_PHY_PMA0_RXANA_CMP_REFGEN_GLOBAL_BASE)
#define DLNK_JESD1_PHY_PMA0_RXANA_CMP_REFGEN_Q0      ((rxana_cmp_refgen_msg_t*) DLNK_JESD1_PHY_PMA0_RXANA_CMP_REFGEN_Q0_BASE)
#define DLNK_JESD1_PHY_PMA0_RXANA_CMP_REFGEN_Q1      ((rxana_cmp_refgen_msg_t*) DLNK_JESD1_PHY_PMA0_RXANA_CMP_REFGEN_Q1_BASE)
#define DLNK_JESD1_PHY_PMA0_RXANA_CMP_REFGEN_Q2      ((rxana_cmp_refgen_msg_t*) DLNK_JESD1_PHY_PMA0_RXANA_CMP_REFGEN_Q2_BASE)
#define DLNK_JESD1_PHY_PMA0_RXANA_CMP_REFGEN_Q3      ((rxana_cmp_refgen_msg_t*) DLNK_JESD1_PHY_PMA0_RXANA_CMP_REFGEN_Q3_BASE)
#define DLNK_JESD2_PHY_PMA0_RXANA_CMP_REFGEN_GLOBAL  ((rxana_cmp_refgen_msg_t*) DLNK_JESD2_PHY_PMA0_RXANA_CMP_REFGEN_GLOBAL_BASE)
#define DLNK_JESD2_PHY_PMA0_RXANA_CMP_REFGEN_Q0      ((rxana_cmp_refgen_msg_t*) DLNK_JESD2_PHY_PMA0_RXANA_CMP_REFGEN_Q0_BASE)
#define DLNK_JESD2_PHY_PMA0_RXANA_CMP_REFGEN_Q1      ((rxana_cmp_refgen_msg_t*) DLNK_JESD2_PHY_PMA0_RXANA_CMP_REFGEN_Q1_BASE)
#define DLNK_JESD2_PHY_PMA0_RXANA_CMP_REFGEN_Q2      ((rxana_cmp_refgen_msg_t*) DLNK_JESD2_PHY_PMA0_RXANA_CMP_REFGEN_Q2_BASE)
#define DLNK_JESD2_PHY_PMA0_RXANA_CMP_REFGEN_Q3      ((rxana_cmp_refgen_msg_t*) DLNK_JESD2_PHY_PMA0_RXANA_CMP_REFGEN_Q3_BASE)
#define DLNK_JESD3_PHY_PMA0_RXANA_CMP_REFGEN_GLOBAL  ((rxana_cmp_refgen_msg_t*) DLNK_JESD3_PHY_PMA0_RXANA_CMP_REFGEN_GLOBAL_BASE)
#define DLNK_JESD3_PHY_PMA0_RXANA_CMP_REFGEN_Q0      ((rxana_cmp_refgen_msg_t*) DLNK_JESD3_PHY_PMA0_RXANA_CMP_REFGEN_Q0_BASE)
#define DLNK_JESD3_PHY_PMA0_RXANA_CMP_REFGEN_Q1      ((rxana_cmp_refgen_msg_t*) DLNK_JESD3_PHY_PMA0_RXANA_CMP_REFGEN_Q1_BASE)
#define DLNK_JESD3_PHY_PMA0_RXANA_CMP_REFGEN_Q2      ((rxana_cmp_refgen_msg_t*) DLNK_JESD3_PHY_PMA0_RXANA_CMP_REFGEN_Q2_BASE)
#define DLNK_JESD3_PHY_PMA0_RXANA_CMP_REFGEN_Q3      ((rxana_cmp_refgen_msg_t*) DLNK_JESD3_PHY_PMA0_RXANA_CMP_REFGEN_Q3_BASE)

// ******************************************* /Address Space

#endif      // _RXANA_CMP_REFGEN_MSG_H_

