library IEEE;
use IEEE.numeric_bit.all;

architecture alu_test_bench of testbench is
	
	component alu_test IS
		port(Tcode_op : in  unsigned(2 downto 0);
			 Top1     : in  unsigned(15 downto 0);
			 Top2     : in  unsigned(15 downto 0);
			 Toutput  : out unsigned(15 downto 0));
	end component;
	
	 SIGNAL Tcode_op : unsigned(2 downto 0);
	 SIGNAL Top1     : unsigned(15 downto 0);
	 SIGNAL Top2     : unsigned(15 downto 0);
	 SIGNAL Toutput  : unsigned(15 downto 0);
	 
	FoR dut : alu_test USE ENTITY
		work.alu(archi_alu) PORT MAP
	
begin
	
end architecture alu_test_bench;
