<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_xcvr_reset_control_181/sim/altera_xcvr_functions.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_reset_control_181" />
 <file
   path="altera_xcvr_reset_control_181/sim/mentor/altera_xcvr_functions.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_xcvr_reset_control_181"
   simulator="modelsim" />
 <file
   path="altera_xcvr_reset_control_181/sim/alt_xcvr_resync.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_reset_control_181" />
 <file
   path="altera_xcvr_reset_control_181/sim/mentor/alt_xcvr_resync.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_xcvr_reset_control_181"
   simulator="modelsim" />
 <file
   path="altera_xcvr_reset_control_181/sim/altera_xcvr_reset_control.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_reset_control_181" />
 <file
   path="altera_xcvr_reset_control_181/sim/alt_xcvr_reset_counter.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_reset_control_181" />
 <file
   path="altera_xcvr_reset_control_181/sim/mentor/altera_xcvr_reset_control.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_xcvr_reset_control_181"
   simulator="modelsim" />
 <file
   path="altera_xcvr_reset_control_181/sim/mentor/alt_xcvr_reset_counter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_xcvr_reset_control_181"
   simulator="modelsim" />
 <file
   path="altera_xcvr_reset_control_181/sim/plain_files.txt"
   type="OTHER"
   library="altera_xcvr_reset_control_181" />
 <file
   path="altera_xcvr_reset_control_181/sim/mentor_files.txt"
   type="OTHER"
   library="altera_xcvr_reset_control_181" />
 <file
   path="altera_xcvr_reset_control_181/sim/cadence_files.txt"
   type="OTHER"
   library="altera_xcvr_reset_control_181" />
 <file
   path="altera_xcvr_reset_control_181/sim/synopsys_files.txt"
   type="OTHER"
   library="altera_xcvr_reset_control_181" />
 <file
   path="altera_xcvr_reset_control_181/sim/aldec_files.txt"
   type="OTHER"
   library="altera_xcvr_reset_control_181" />
 <file
   path="sim/phyreset.v"
   type="VERILOG"
   library="phyreset"
   hasInlineConfiguration="true" />
 <topLevel name="phyreset.phyreset" />
 <deviceFamily name="arria10" />
</simPackage>
