/********************************************************************
 * Copyright (C) 2013-2014 Texas Instruments Incorporated.
 * 
 *  Redistribution and use in source and binary forms, with or without 
 *  modification, are permitted provided that the following conditions 
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright 
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the 
 *    documentation and/or other materials provided with the   
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
*/
#ifndef CSLR_L3INIT_CM_CORE_H
#define CSLR_L3INIT_CM_CORE_H

#ifdef __cplusplus
extern "C"
{
#endif
#include <ti/csl/cslr.h>
#include <ti/csl/tistdtypes.h>


/**************************************************************************
* Register Overlay Structure for __ALL__
**************************************************************************/
typedef struct {
    volatile Uint32 CM_L3INIT_CLKSTCTRL_REG;
    volatile Uint32 CM_L3INIT_STATICDEP_REG;
    volatile Uint32 CM_L3INIT_DYNAMICDEP_REG;
    volatile Uint8  RSVD0[28];
    volatile Uint32 CM_L3INIT_MMC1_CLKCTRL_REG;
    volatile Uint8  RSVD1[4];
    volatile Uint32 CM_L3INIT_MMC2_CLKCTRL_REG;
    volatile Uint8  RSVD2[12];
    volatile Uint32 CM_L3INIT_USB_OTG_SS2_CLKCTRL_REG;
    volatile Uint8  RSVD3[4];
    volatile Uint32 CM_L3INIT_USB_OTG_SS3_CLKCTRL_REG;
    volatile Uint8  RSVD4[4];
    volatile Uint32 CM_L3INIT_USB_OTG_SS4_CLKCTRL_REG;
    volatile Uint8  RSVD5[4];
    volatile Uint32 CM_L3INIT_MLB_SS_CLKCTRL_REG;
    volatile Uint8  RSVD6[28];
    volatile Uint32 CM_L3INIT_IEEE1500_2_OCP_CLKCTRL_REG;
    volatile Uint8  RSVD7[12];
    volatile Uint32 CM_L3INIT_SATA_CLKCTRL_REG;
    volatile Uint8  RSVD8[20];
    volatile Uint32 CM_PCIE_CLKSTCTRL_REG;
    volatile Uint32 CM_PCIE_STATICDEP_REG;
    volatile Uint8  RSVD9[8];
    volatile Uint32 CM_PCIE_PCIESS1_CLKCTRL_REG;
    volatile Uint8  RSVD10[4];
    volatile Uint32 CM_PCIE_PCIESS2_CLKCTRL_REG;
    volatile Uint8  RSVD11[4];
    volatile Uint32 CM_GMAC_CLKSTCTRL_REG;
    volatile Uint32 CM_GMAC_STATICDEP_REG;
    volatile Uint32 CM_GMAC_DYNAMICDEP_REG;
    volatile Uint8  RSVD12[4];
    volatile Uint32 CM_GMAC_GMAC_CLKCTRL_REG;
    volatile Uint8  RSVD13[12];
    volatile Uint32 CM_L3INIT_OCP2SCP1_CLKCTRL_REG;
    volatile Uint8  RSVD14[4];
    volatile Uint32 CM_L3INIT_OCP2SCP3_CLKCTRL_REG;
    volatile Uint8  RSVD15[4];
    volatile Uint32 CM_L3INIT_USB_OTG_SS1_CLKCTRL_REG;
} CSL_l3init_cm_coreRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

/* This register enables the domain power state transition. It controls the HW
 * supervised domain power state transition between ON-ACTIVE and ON-INACTIVE
 * states. It also hold one status bit per clock input of the domain. */
#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG              (0x0U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG)


/* This register controls the static domain depedencies from L3INIT domain
 * towards 'target' domains. It is relevant only for domain having system
 * initiator(s). */
#define CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG              (0x4U)
/* Below define for backward compatibility */
#define CM_L3INIT_STATICDEP  (CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG)


/* This register controls the dynamic domain depedencies from L3INIT domain
 * towards 'target' domains. It is relevant only for domain having OCP master
 * port(s). */
#define CSL_L3INIT_CM_CORE_CM_L3INIT_DYNAMICDEP_REG             (0x8U)
/* Below define for backward compatibility */
#define CM_L3INIT_DYNAMICDEP  (CSL_L3INIT_CM_CORE_CM_L3INIT_DYNAMICDEP_REG)


/* This register manages the MMC1 clocks. */
#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG           (0x28U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC1_CLKCTRL  (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG)


/* This register manages the MMC2 clocks. */
#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG           (0x30U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC2_CLKCTRL  (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG)


/* This register manages the USB_OTG_SS2 clocks. */
#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS2_CLKCTRL_REG    (0x40U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS2_CLKCTRL  (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS2_CLKCTRL_REG)


/* This register manages the USB_OTG_SS3 clocks. */
#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS3_CLKCTRL_REG    (0x48U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS3_CLKCTRL  (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS3_CLKCTRL_REG)


/* This register manages the USB_OTG_SS4 clocks. */
#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS4_CLKCTRL_REG    (0x50U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS4_CLKCTRL  (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS4_CLKCTRL_REG)


/* This register manages the MLBSS clocks. */
#define CSL_L3INIT_CM_CORE_CM_L3INIT_MLB_SS_CLKCTRL_REG         (0x58U)
/* Below define for backward compatibility */
#define CM_L3INIT_MLB_SS_CLKCTRL  (CSL_L3INIT_CM_CORE_CM_L3INIT_MLB_SS_CLKCTRL_REG)


/* This register manages the IEE1500_2_OCP clocks. */
#define CSL_L3INIT_CM_CORE_CM_L3INIT_IEEE1500_2_OCP_CLKCTRL_REG  (0x78U)
/* Below define for backward compatibility */
#define CM_L3INIT_IEEE1500_2_OCP_CLKCTRL  (CSL_L3INIT_CM_CORE_CM_L3INIT_IEEE1500_2_OCP_CLKCTRL_REG)


/* This register manages the SATA clocks. */
#define CSL_L3INIT_CM_CORE_CM_L3INIT_SATA_CLKCTRL_REG           (0x88U)
/* Below define for backward compatibility */
#define CM_L3INIT_SATA_CLKCTRL  (CSL_L3INIT_CM_CORE_CM_L3INIT_SATA_CLKCTRL_REG)


/* This register enables the domain power state transition. It controls the HW
 * supervised domain power state transition between ON-ACTIVE and ON-INACTIVE
 * states. It also hold one status bit per clock input of the domain. */
#define CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG                (0xA0U)
/* Below define for backward compatibility */
#define CM_PCIE_CLKSTCTRL  (CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG)


/* This register controls the static domain depedencies from PCIE domain
 * towards 'target' domains. It is relevant only for domain having system
 * initiator(s). */
#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG                (0xA4U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP  (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG)


/* This register manages the PCESS1 clocks. */
#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG          (0xB0U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS1_CLKCTRL  (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG)


/* This register manages the PCESS2 clocks. */
#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG          (0xB8U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS2_CLKCTRL  (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG)


/* This register enables the domain power state transition. It controls the HW
 * supervised domain power state transition between ON-ACTIVE and ON-INACTIVE
 * states. It also hold one status bit per clock input of the domain. */
#define CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG                (0xC0U)
/* Below define for backward compatibility */
#define CM_GMAC_CLKSTCTRL  (CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG)


/* This register controls the static domain depedencies from GMAC domain
 * towards 'target' domains. It is relevant only for domain having system
 * initiator(s). */
#define CSL_L3INIT_CM_CORE_CM_GMAC_STATICDEP_REG                (0xC4U)
/* Below define for backward compatibility */
#define CM_GMAC_STATICDEP  (CSL_L3INIT_CM_CORE_CM_GMAC_STATICDEP_REG)


/* This register controls the dynamic domain depedencies from GMAC domain
 * towards 'target' domains. It is relevant only for domain having OCP master
 * port(s). */
#define CSL_L3INIT_CM_CORE_CM_GMAC_DYNAMICDEP_REG               (0xC8U)
/* Below define for backward compatibility */
#define CM_GMAC_DYNAMICDEP  (CSL_L3INIT_CM_CORE_CM_GMAC_DYNAMICDEP_REG)


/* This register manages the GMAC clocks. */
#define CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG             (0xD0U)
/* Below define for backward compatibility */
#define CM_GMAC_GMAC_CLKCTRL  (CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG)


/* This register manages the OCP2SCP1 clocks and the optional clock of USB
 * PHY. */
#define CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP1_CLKCTRL_REG       (0xE0U)
/* Below define for backward compatibility */
#define CM_L3INIT_OCP2SCP1_CLKCTRL  (CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP1_CLKCTRL_REG)


/* This register manages the OCP2SCP3 clocks and the optional clock of USB
 * PHY. */
#define CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP3_CLKCTRL_REG       (0xE8U)
/* Below define for backward compatibility */
#define CM_L3INIT_OCP2SCP3_CLKCTRL  (CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP3_CLKCTRL_REG)


/* This register manages the USB_OTG_SS1 clocks. */
#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS1_CLKCTRL_REG    (0xF0U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS1_CLKCTRL  (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS1_CLKCTRL_REG)



/**************************************************************************
* Field Definition Macros
**************************************************************************/

/* CM_L3INIT_CLKSTCTRL_REG */

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKTRCTRL_MASK  (0x00000003U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKTRCTRL_MASK            (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKTRCTRL_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKTRCTRL_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKTRCTRL_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKTRCTRL_SHIFT           (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKTRCTRL_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKTRCTRL_NO_SLEEP  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKTRCTRL_NO_SLEEP        (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKTRCTRL_NO_SLEEP)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKTRCTRL_SW_SLEEP  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKTRCTRL_SW_SLEEP        (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKTRCTRL_SW_SLEEP)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKTRCTRL_SW_WKUP  (0x00000002U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKTRCTRL_SW_WKUP         (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKTRCTRL_SW_WKUP)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKTRCTRL_HW_AUTO  (0x00000003U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKTRCTRL_HW_AUTO         (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKTRCTRL_HW_AUTO)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_L3_GICLK_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_L3INIT_L3_GICLK_MASK  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_L3_GICLK_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_L3_GICLK_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_L3_GICLK_SHIFT  (8U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_L3INIT_L3_GICLK_SHIFT  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_L3_GICLK_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_L3_GICLK_INACT  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_L3INIT_L3_GICLK_INACT  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_L3_GICLK_INACT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_L3_GICLK_ACT  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_L3INIT_L3_GICLK_ACT  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_L3_GICLK_ACT)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_L4_GICLK_MASK  (0x00000200U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_L3INIT_L4_GICLK_MASK  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_L4_GICLK_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_L4_GICLK_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_L4_GICLK_SHIFT  (9U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_L3INIT_L4_GICLK_SHIFT  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_L4_GICLK_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_L4_GICLK_INACT  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_L3INIT_L4_GICLK_INACT  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_L4_GICLK_INACT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_L4_GICLK_ACT  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_L3INIT_L4_GICLK_ACT  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_L4_GICLK_ACT)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_48M_GFCLK_MASK  (0x00000800U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_L3INIT_48M_GFCLK_MASK  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_48M_GFCLK_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_48M_GFCLK_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_48M_GFCLK_SHIFT  (11U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_L3INIT_48M_GFCLK_SHIFT  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_48M_GFCLK_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_48M_GFCLK_INACT  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_L3INIT_48M_GFCLK_INACT  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_48M_GFCLK_INACT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_48M_GFCLK_ACT  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_L3INIT_48M_GFCLK_ACT  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_48M_GFCLK_ACT)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_HSI_GFCLK_MASK  (0x00004000U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_HSI_GFCLK_MASK  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_HSI_GFCLK_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_HSI_GFCLK_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_HSI_GFCLK_SHIFT  (14U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_HSI_GFCLK_SHIFT  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_HSI_GFCLK_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_HSI_GFCLK_INACT  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_HSI_GFCLK_INACT  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_HSI_GFCLK_INACT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_HSI_GFCLK_ACT  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_HSI_GFCLK_ACT  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_HSI_GFCLK_ACT)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_MMC1_GFCLK_MASK  (0x00008000U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_MMC1_GFCLK_MASK  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_MMC1_GFCLK_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_MMC1_GFCLK_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_MMC1_GFCLK_SHIFT  (15U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_MMC1_GFCLK_SHIFT  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_MMC1_GFCLK_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_MMC1_GFCLK_INACT  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_MMC1_GFCLK_INACT  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_MMC1_GFCLK_INACT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_MMC1_GFCLK_ACT  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_MMC1_GFCLK_ACT  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_MMC1_GFCLK_ACT)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_MMC2_GFCLK_MASK  (0x00010000U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_MMC2_GFCLK_MASK  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_MMC2_GFCLK_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_MMC2_GFCLK_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_MMC2_GFCLK_SHIFT  (16U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_MMC2_GFCLK_SHIFT  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_MMC2_GFCLK_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_MMC2_GFCLK_INACT  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_MMC2_GFCLK_INACT  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_MMC2_GFCLK_INACT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_MMC2_GFCLK_ACT  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_MMC2_GFCLK_ACT  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_MMC2_GFCLK_ACT)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_USB_DPLL_CLK_MASK  (0x00001000U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_USB_DPLL_CLK_MASK  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_USB_DPLL_CLK_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_USB_DPLL_CLK_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_USB_DPLL_CLK_SHIFT  (12U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_USB_DPLL_CLK_SHIFT  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_USB_DPLL_CLK_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_USB_DPLL_CLK_INACT  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_USB_DPLL_CLK_INACT  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_USB_DPLL_CLK_INACT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_USB_DPLL_CLK_ACT  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_USB_DPLL_CLK_ACT  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_USB_DPLL_CLK_ACT)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_USB_DPLL_HS_CLK_MASK  (0x00002000U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_USB_DPLL_HS_CLK_MASK  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_USB_DPLL_HS_CLK_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_USB_DPLL_HS_CLK_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_USB_DPLL_HS_CLK_SHIFT  (13U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_USB_DPLL_HS_CLK_SHIFT  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_USB_DPLL_HS_CLK_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_USB_DPLL_HS_CLK_INACT  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_USB_DPLL_HS_CLK_INACT  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_USB_DPLL_HS_CLK_INACT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_USB_DPLL_HS_CLK_ACT  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_USB_DPLL_HS_CLK_ACT  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_USB_DPLL_HS_CLK_ACT)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_USB_OTG_SS_REF_CLK_MASK  (0x00100000U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_USB_OTG_SS_REF_CLK_MASK  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_USB_OTG_SS_REF_CLK_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_USB_OTG_SS_REF_CLK_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_USB_OTG_SS_REF_CLK_SHIFT  (20U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_USB_OTG_SS_REF_CLK_SHIFT  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_USB_OTG_SS_REF_CLK_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_USB_OTG_SS_REF_CLK_INACT  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_USB_OTG_SS_REF_CLK_INACT  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_USB_OTG_SS_REF_CLK_INACT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_USB_OTG_SS_REF_CLK_ACT  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_USB_OTG_SS_REF_CLK_ACT  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_USB_OTG_SS_REF_CLK_ACT)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_USB_LFPS_TX_GFCLK_MASK  (0x00000400U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_L3INIT_USB_LFPS_TX_GFCLK_MASK  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_USB_LFPS_TX_GFCLK_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_USB_LFPS_TX_GFCLK_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_USB_LFPS_TX_GFCLK_SHIFT  (10U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_L3INIT_USB_LFPS_TX_GFCLK_SHIFT  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_USB_LFPS_TX_GFCLK_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_USB_LFPS_TX_GFCLK_INACT  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_L3INIT_USB_LFPS_TX_GFCLK_INACT  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_USB_LFPS_TX_GFCLK_INACT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_USB_LFPS_TX_GFCLK_ACT  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_L3INIT_USB_LFPS_TX_GFCLK_ACT  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_USB_LFPS_TX_GFCLK_ACT)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_MLB_SHB_L3_GICLK_MASK  (0x00020000U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_MLB_SHB_L3_GICLK_MASK  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_MLB_SHB_L3_GICLK_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_MLB_SHB_L3_GICLK_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_MLB_SHB_L3_GICLK_SHIFT  (17U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_MLB_SHB_L3_GICLK_SHIFT  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_MLB_SHB_L3_GICLK_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_MLB_SHB_L3_GICLK_INACT  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_MLB_SHB_L3_GICLK_INACT  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_MLB_SHB_L3_GICLK_INACT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_MLB_SHB_L3_GICLK_ACT  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_MLB_SHB_L3_GICLK_ACT  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_MLB_SHB_L3_GICLK_ACT)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_MLB_SPB_L4_GICLK_MASK  (0x00040000U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_MLB_SPB_L4_GICLK_MASK  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_MLB_SPB_L4_GICLK_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_MLB_SPB_L4_GICLK_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_MLB_SPB_L4_GICLK_SHIFT  (18U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_MLB_SPB_L4_GICLK_SHIFT  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_MLB_SPB_L4_GICLK_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_MLB_SPB_L4_GICLK_INACT  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_MLB_SPB_L4_GICLK_INACT  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_MLB_SPB_L4_GICLK_INACT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_MLB_SPB_L4_GICLK_ACT  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_MLB_SPB_L4_GICLK_ACT  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_MLB_SPB_L4_GICLK_ACT)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_MLB_SYS_L3_GFCLK_MASK  (0x00080000U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_MLB_SYS_L3_GFCLK_MASK  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_MLB_SYS_L3_GFCLK_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_MLB_SYS_L3_GFCLK_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_MLB_SYS_L3_GFCLK_SHIFT  (19U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_MLB_SYS_L3_GFCLK_SHIFT  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_MLB_SYS_L3_GFCLK_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_MLB_SYS_L3_GFCLK_INACT  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_MLB_SYS_L3_GFCLK_INACT  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_MLB_SYS_L3_GFCLK_INACT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_MLB_SYS_L3_GFCLK_ACT  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_MLB_SYS_L3_GFCLK_ACT  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_MLB_SYS_L3_GFCLK_ACT)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_480M_GFCLK_MASK  (0x00200000U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_L3INIT_480M_GFCLK_MASK  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_480M_GFCLK_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_480M_GFCLK_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_480M_GFCLK_SHIFT  (21U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_L3INIT_480M_GFCLK_SHIFT  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_480M_GFCLK_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_480M_GFCLK_INACT  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_L3INIT_480M_GFCLK_INACT  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_480M_GFCLK_INACT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_480M_GFCLK_ACT  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_L3INIT_480M_GFCLK_ACT  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_480M_GFCLK_ACT)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_960M_GFCLK_MASK  (0x00400000U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_L3INIT_960M_GFCLK_MASK  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_960M_GFCLK_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_960M_GFCLK_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_960M_GFCLK_SHIFT  (22U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_L3INIT_960M_GFCLK_SHIFT  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_960M_GFCLK_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_960M_GFCLK_INACT  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_L3INIT_960M_GFCLK_INACT  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_960M_GFCLK_INACT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_960M_GFCLK_ACT  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_L3INIT_960M_GFCLK_ACT  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_960M_GFCLK_ACT)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_32K_GFCLK_MASK  (0x00800000U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_L3INIT_32K_GFCLK_MASK  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_32K_GFCLK_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_32K_GFCLK_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_32K_GFCLK_SHIFT  (23U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_L3INIT_32K_GFCLK_SHIFT  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_32K_GFCLK_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_32K_GFCLK_INACT  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_L3INIT_32K_GFCLK_INACT  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_32K_GFCLK_INACT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_32K_GFCLK_ACT  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_L3INIT_32K_GFCLK_ACT  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_L3INIT_32K_GFCLK_ACT)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_SATA_REF_GFCLK_MASK  (0x01000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_SATA_REF_GFCLK_MASK  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_SATA_REF_GFCLK_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_SATA_REF_GFCLK_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_SATA_REF_GFCLK_SHIFT  (24U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_SATA_REF_GFCLK_SHIFT  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_SATA_REF_GFCLK_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_SATA_REF_GFCLK_INACT  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_SATA_REF_GFCLK_INACT  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_SATA_REF_GFCLK_INACT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_SATA_REF_GFCLK_ACT  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_CLKSTCTRL_CLKACTIVITY_SATA_REF_GFCLK_ACT  (CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_CLKACTIVITY_SATA_REF_GFCLK_ACT)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_CLKSTCTRL_REG_RESETVAL     (0x00000000U)

/* CM_L3INIT_STATICDEP_REG */

#define CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_IVA_STATDEP_MASK  (0x00000004U)
/* Below define for backward compatibility */
#define CM_L3INIT_STATICDEP_IVA_STATDEP_MASK          (CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_IVA_STATDEP_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_IVA_STATDEP_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_IVA_STATDEP_SHIFT  (2U)
/* Below define for backward compatibility */
#define CM_L3INIT_STATICDEP_IVA_STATDEP_SHIFT         (CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_IVA_STATDEP_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_IVA_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_STATICDEP_IVA_STATDEP_ENABLED       (CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_IVA_STATDEP_ENABLED)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_IVA_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_STATICDEP_IVA_STATDEP_DISABLED      (CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_IVA_STATDEP_DISABLED)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_EMIF_STATDEP_MASK  (0x00000010U)
/* Below define for backward compatibility */
#define CM_L3INIT_STATICDEP_EMIF_STATDEP_MASK         (CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_EMIF_STATDEP_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_EMIF_STATDEP_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_EMIF_STATDEP_SHIFT  (4U)
/* Below define for backward compatibility */
#define CM_L3INIT_STATICDEP_EMIF_STATDEP_SHIFT        (CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_EMIF_STATDEP_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_EMIF_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_STATICDEP_EMIF_STATDEP_ENABLED      (CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_EMIF_STATDEP_ENABLED)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_EMIF_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_STATICDEP_EMIF_STATDEP_DISABLED     (CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_EMIF_STATDEP_DISABLED)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_L3MAIN1_STATDEP_MASK  (0x00000020U)
/* Below define for backward compatibility */
#define CM_L3INIT_STATICDEP_L3MAIN1_STATDEP_MASK      (CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_L3MAIN1_STATDEP_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_L3MAIN1_STATDEP_RESETVAL  (0x00000001U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_L3MAIN1_STATDEP_SHIFT  (5U)
/* Below define for backward compatibility */
#define CM_L3INIT_STATICDEP_L3MAIN1_STATDEP_SHIFT     (CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_L3MAIN1_STATDEP_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_L3MAIN1_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_STATICDEP_L3MAIN1_STATDEP_ENABLED   (CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_L3MAIN1_STATDEP_ENABLED)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_L4CFG_STATDEP_MASK  (0x00001000U)
/* Below define for backward compatibility */
#define CM_L3INIT_STATICDEP_L4CFG_STATDEP_MASK        (CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_L4CFG_STATDEP_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_L4CFG_STATDEP_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_L4CFG_STATDEP_SHIFT  (12U)
/* Below define for backward compatibility */
#define CM_L3INIT_STATICDEP_L4CFG_STATDEP_SHIFT       (CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_L4CFG_STATDEP_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_L4CFG_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_STATICDEP_L4CFG_STATDEP_ENABLED     (CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_L4CFG_STATDEP_ENABLED)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_L4CFG_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_STATICDEP_L4CFG_STATDEP_DISABLED    (CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_L4CFG_STATDEP_DISABLED)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_L4PER_STATDEP_MASK  (0x00002000U)
/* Below define for backward compatibility */
#define CM_L3INIT_STATICDEP_L4PER_STATDEP_MASK        (CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_L4PER_STATDEP_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_L4PER_STATDEP_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_L4PER_STATDEP_SHIFT  (13U)
/* Below define for backward compatibility */
#define CM_L3INIT_STATICDEP_L4PER_STATDEP_SHIFT       (CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_L4PER_STATDEP_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_L4PER_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_STATICDEP_L4PER_STATDEP_ENABLED     (CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_L4PER_STATDEP_ENABLED)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_L4PER_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_STATICDEP_L4PER_STATDEP_DISABLED    (CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_L4PER_STATDEP_DISABLED)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_L4SEC_STATDEP_MASK  (0x00004000U)
/* Below define for backward compatibility */
#define CM_L3INIT_STATICDEP_L4SEC_STATDEP_MASK        (CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_L4SEC_STATDEP_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_L4SEC_STATDEP_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_L4SEC_STATDEP_SHIFT  (14U)
/* Below define for backward compatibility */
#define CM_L3INIT_STATICDEP_L4SEC_STATDEP_SHIFT       (CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_L4SEC_STATDEP_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_L4SEC_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_STATICDEP_L4SEC_STATDEP_ENABLED     (CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_L4SEC_STATDEP_ENABLED)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_L4SEC_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_STATICDEP_L4SEC_STATDEP_DISABLED    (CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_L4SEC_STATDEP_DISABLED)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_WKUPAON_STATDEP_MASK  (0x00008000U)
/* Below define for backward compatibility */
#define CM_L3INIT_STATICDEP_WKUPAON_STATDEP_MASK      (CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_WKUPAON_STATDEP_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_WKUPAON_STATDEP_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_WKUPAON_STATDEP_SHIFT  (15U)
/* Below define for backward compatibility */
#define CM_L3INIT_STATICDEP_WKUPAON_STATDEP_SHIFT     (CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_WKUPAON_STATDEP_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_WKUPAON_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_STATICDEP_WKUPAON_STATDEP_ENABLED   (CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_WKUPAON_STATDEP_ENABLED)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_WKUPAON_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_STATICDEP_WKUPAON_STATDEP_DISABLED  (CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_WKUPAON_STATDEP_DISABLED)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_L4PER3_STATDEP_MASK  (0x08000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_STATICDEP_L4PER3_STATDEP_MASK       (CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_L4PER3_STATDEP_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_L4PER3_STATDEP_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_L4PER3_STATDEP_SHIFT  (27U)
/* Below define for backward compatibility */
#define CM_L3INIT_STATICDEP_L4PER3_STATDEP_SHIFT      (CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_L4PER3_STATDEP_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_L4PER3_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_STATICDEP_L4PER3_STATDEP_ENABLED    (CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_L4PER3_STATDEP_ENABLED)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_L4PER3_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_STATICDEP_L4PER3_STATDEP_DISABLED   (CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_L4PER3_STATDEP_DISABLED)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_STATICDEP_REG_RESETVAL     (0x00000020U)

/* CM_L3INIT_DYNAMICDEP_REG */

#define CSL_L3INIT_CM_CORE_CM_L3INIT_DYNAMICDEP_REG_L3MAIN1_DYNDEP_MASK  (0x00000020U)
/* Below define for backward compatibility */
#define CM_L3INIT_DYNAMICDEP_L3MAIN1_DYNDEP_MASK      (CSL_L3INIT_CM_CORE_CM_L3INIT_DYNAMICDEP_REG_L3MAIN1_DYNDEP_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_DYNAMICDEP_REG_L3MAIN1_DYNDEP_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_DYNAMICDEP_REG_L3MAIN1_DYNDEP_SHIFT  (5U)
/* Below define for backward compatibility */
#define CM_L3INIT_DYNAMICDEP_L3MAIN1_DYNDEP_SHIFT     (CSL_L3INIT_CM_CORE_CM_L3INIT_DYNAMICDEP_REG_L3MAIN1_DYNDEP_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_DYNAMICDEP_REG_L3MAIN1_DYNDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_DYNAMICDEP_L3MAIN1_DYNDEP_DISABLED  (CSL_L3INIT_CM_CORE_CM_L3INIT_DYNAMICDEP_REG_L3MAIN1_DYNDEP_DISABLED)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_DYNAMICDEP_REG_RESETVAL    (0x00000000U)

/* CM_L3INIT_MMC1_CLKCTRL_REG */

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_CLKSEL_SOURCE_MASK  (0x01000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC1_CLKCTRL_CLKSEL_SOURCE_MASK     (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_CLKSEL_SOURCE_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_CLKSEL_SOURCE_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_CLKSEL_SOURCE_SHIFT  (24U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC1_CLKCTRL_CLKSEL_SOURCE_SHIFT    (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_CLKSEL_SOURCE_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_CLKSEL_SOURCE_SEL_128M  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC1_CLKCTRL_CLKSEL_SOURCE_SEL_128M  (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_CLKSEL_SOURCE_SEL_128M)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_CLKSEL_SOURCE_SEL_192M  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC1_CLKCTRL_CLKSEL_SOURCE_SEL_192M  (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_CLKSEL_SOURCE_SEL_192M)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_IDLEST_MASK  (0x00030000U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC1_CLKCTRL_IDLEST_MASK            (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_IDLEST_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_IDLEST_RESETVAL  (0x00000003U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_IDLEST_SHIFT  (16U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC1_CLKCTRL_IDLEST_SHIFT           (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_IDLEST_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_IDLEST_DISABLE  (0x00000003U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC1_CLKCTRL_IDLEST_DISABLE         (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_IDLEST_DISABLE)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_IDLEST_IDLE  (0x00000002U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC1_CLKCTRL_IDLEST_IDLE            (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_IDLEST_IDLE)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_IDLEST_FUNC  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC1_CLKCTRL_IDLEST_FUNC            (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_IDLEST_FUNC)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_IDLEST_TRANS  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC1_CLKCTRL_IDLEST_TRANS           (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_IDLEST_TRANS)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_STBYST_MASK  (0x00040000U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC1_CLKCTRL_STBYST_MASK            (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_STBYST_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_STBYST_RESETVAL  (0x00000001U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_STBYST_SHIFT  (18U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC1_CLKCTRL_STBYST_SHIFT           (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_STBYST_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_STBYST_FUNC  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC1_CLKCTRL_STBYST_FUNC            (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_STBYST_FUNC)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_STBYST_STANDBY  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC1_CLKCTRL_STBYST_STANDBY         (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_STBYST_STANDBY)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_MODULEMODE_MASK  (0x00000003U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC1_CLKCTRL_MODULEMODE_MASK        (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_MODULEMODE_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_MODULEMODE_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_MODULEMODE_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC1_CLKCTRL_MODULEMODE_SHIFT       (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_MODULEMODE_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_MODULEMODE_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC1_CLKCTRL_MODULEMODE_DISABLED    (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_MODULEMODE_DISABLED)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_MODULEMODE_RESERVED_1  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC1_CLKCTRL_MODULEMODE_RESERVED_1  (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_MODULEMODE_RESERVED_1)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_MODULEMODE_ENABLED  (0x00000002U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC1_CLKCTRL_MODULEMODE_ENABLED     (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_MODULEMODE_ENABLED)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_MODULEMODE_RESERVED  (0x00000003U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC1_CLKCTRL_MODULEMODE_RESERVED    (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_MODULEMODE_RESERVED)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_CLKSEL_DIV_MASK  (0x06000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC1_CLKCTRL_CLKSEL_DIV_MASK        (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_CLKSEL_DIV_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_CLKSEL_DIV_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_CLKSEL_DIV_SHIFT  (25U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC1_CLKCTRL_CLKSEL_DIV_SHIFT       (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_CLKSEL_DIV_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_CLKSEL_DIV_DIV1  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC1_CLKCTRL_CLKSEL_DIV_DIV1        (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_CLKSEL_DIV_DIV1)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_CLKSEL_DIV_DIV2  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC1_CLKCTRL_CLKSEL_DIV_DIV2        (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_CLKSEL_DIV_DIV2)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_CLKSEL_DIV_DIV4  (0x00000002U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC1_CLKCTRL_CLKSEL_DIV_DIV4        (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_CLKSEL_DIV_DIV4)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_CLKSEL_DIV_RESERVED  (0x00000003U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC1_CLKCTRL_CLKSEL_DIV_RESERVED    (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_CLKSEL_DIV_RESERVED)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_OPTFCLKEN_CLK32K_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC1_CLKCTRL_OPTFCLKEN_CLK32K_MASK  (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_OPTFCLKEN_CLK32K_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_OPTFCLKEN_CLK32K_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_OPTFCLKEN_CLK32K_SHIFT  (8U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC1_CLKCTRL_OPTFCLKEN_CLK32K_SHIFT  (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_OPTFCLKEN_CLK32K_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_OPTFCLKEN_CLK32K_FCLK_EN  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC1_CLKCTRL_OPTFCLKEN_CLK32K_FCLK_EN  (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_OPTFCLKEN_CLK32K_FCLK_EN)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_OPTFCLKEN_CLK32K_FCLK_DIS  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC1_CLKCTRL_OPTFCLKEN_CLK32K_FCLK_DIS  (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_OPTFCLKEN_CLK32K_FCLK_DIS)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC1_CLKCTRL_REG_RESETVAL  (0x00070000U)

/* CM_L3INIT_MMC2_CLKCTRL_REG */

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_CLKSEL_SOURCE_MASK  (0x01000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC2_CLKCTRL_CLKSEL_SOURCE_MASK     (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_CLKSEL_SOURCE_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_CLKSEL_SOURCE_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_CLKSEL_SOURCE_SHIFT  (24U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC2_CLKCTRL_CLKSEL_SOURCE_SHIFT    (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_CLKSEL_SOURCE_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_CLKSEL_SOURCE_SEL_128M  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC2_CLKCTRL_CLKSEL_SOURCE_SEL_128M  (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_CLKSEL_SOURCE_SEL_128M)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_CLKSEL_SOURCE_SEL_192M  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC2_CLKCTRL_CLKSEL_SOURCE_SEL_192M  (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_CLKSEL_SOURCE_SEL_192M)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_IDLEST_MASK  (0x00030000U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC2_CLKCTRL_IDLEST_MASK            (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_IDLEST_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_IDLEST_RESETVAL  (0x00000003U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_IDLEST_SHIFT  (16U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC2_CLKCTRL_IDLEST_SHIFT           (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_IDLEST_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_IDLEST_DISABLE  (0x00000003U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC2_CLKCTRL_IDLEST_DISABLE         (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_IDLEST_DISABLE)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_IDLEST_IDLE  (0x00000002U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC2_CLKCTRL_IDLEST_IDLE            (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_IDLEST_IDLE)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_IDLEST_FUNC  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC2_CLKCTRL_IDLEST_FUNC            (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_IDLEST_FUNC)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_IDLEST_TRANS  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC2_CLKCTRL_IDLEST_TRANS           (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_IDLEST_TRANS)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_STBYST_MASK  (0x00040000U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC2_CLKCTRL_STBYST_MASK            (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_STBYST_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_STBYST_RESETVAL  (0x00000001U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_STBYST_SHIFT  (18U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC2_CLKCTRL_STBYST_SHIFT           (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_STBYST_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_STBYST_FUNC  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC2_CLKCTRL_STBYST_FUNC            (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_STBYST_FUNC)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_STBYST_STANDBY  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC2_CLKCTRL_STBYST_STANDBY         (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_STBYST_STANDBY)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_MODULEMODE_MASK  (0x00000003U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC2_CLKCTRL_MODULEMODE_MASK        (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_MODULEMODE_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_MODULEMODE_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_MODULEMODE_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC2_CLKCTRL_MODULEMODE_SHIFT       (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_MODULEMODE_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_MODULEMODE_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC2_CLKCTRL_MODULEMODE_DISABLED    (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_MODULEMODE_DISABLED)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_MODULEMODE_RESERVED_1  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC2_CLKCTRL_MODULEMODE_RESERVED_1  (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_MODULEMODE_RESERVED_1)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_MODULEMODE_ENABLED  (0x00000002U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC2_CLKCTRL_MODULEMODE_ENABLED     (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_MODULEMODE_ENABLED)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_MODULEMODE_RESERVED  (0x00000003U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC2_CLKCTRL_MODULEMODE_RESERVED    (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_MODULEMODE_RESERVED)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_CLKSEL_DIV_MASK  (0x06000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC2_CLKCTRL_CLKSEL_DIV_MASK        (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_CLKSEL_DIV_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_CLKSEL_DIV_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_CLKSEL_DIV_SHIFT  (25U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC2_CLKCTRL_CLKSEL_DIV_SHIFT       (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_CLKSEL_DIV_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_CLKSEL_DIV_DIV1  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC2_CLKCTRL_CLKSEL_DIV_DIV1        (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_CLKSEL_DIV_DIV1)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_CLKSEL_DIV_DIV2  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC2_CLKCTRL_CLKSEL_DIV_DIV2        (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_CLKSEL_DIV_DIV2)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_CLKSEL_DIV_DIV4  (0x00000002U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC2_CLKCTRL_CLKSEL_DIV_DIV4        (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_CLKSEL_DIV_DIV4)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_CLKSEL_DIV_RESERVED  (0x00000003U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC2_CLKCTRL_CLKSEL_DIV_RESERVED    (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_CLKSEL_DIV_RESERVED)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_OPTFCLKEN_CLK32K_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC2_CLKCTRL_OPTFCLKEN_CLK32K_MASK  (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_OPTFCLKEN_CLK32K_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_OPTFCLKEN_CLK32K_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_OPTFCLKEN_CLK32K_SHIFT  (8U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC2_CLKCTRL_OPTFCLKEN_CLK32K_SHIFT  (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_OPTFCLKEN_CLK32K_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_OPTFCLKEN_CLK32K_FCLK_EN  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC2_CLKCTRL_OPTFCLKEN_CLK32K_FCLK_EN  (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_OPTFCLKEN_CLK32K_FCLK_EN)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_OPTFCLKEN_CLK32K_FCLK_DIS  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_MMC2_CLKCTRL_OPTFCLKEN_CLK32K_FCLK_DIS  (CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_OPTFCLKEN_CLK32K_FCLK_DIS)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_MMC2_CLKCTRL_REG_RESETVAL  (0x00070000U)

/* CM_L3INIT_USB_OTG_SS2_CLKCTRL_REG */

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS2_CLKCTRL_REG_IDLEST_MASK  (0x00030000U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS2_CLKCTRL_IDLEST_MASK     (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS2_CLKCTRL_REG_IDLEST_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS2_CLKCTRL_REG_IDLEST_RESETVAL  (0x00000003U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS2_CLKCTRL_REG_IDLEST_SHIFT  (16U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS2_CLKCTRL_IDLEST_SHIFT    (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS2_CLKCTRL_REG_IDLEST_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS2_CLKCTRL_REG_IDLEST_DISABLE  (0x00000003U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS2_CLKCTRL_IDLEST_DISABLE  (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS2_CLKCTRL_REG_IDLEST_DISABLE)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS2_CLKCTRL_REG_IDLEST_IDLE  (0x00000002U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS2_CLKCTRL_IDLEST_IDLE     (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS2_CLKCTRL_REG_IDLEST_IDLE)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS2_CLKCTRL_REG_IDLEST_FUNC  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS2_CLKCTRL_IDLEST_FUNC     (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS2_CLKCTRL_REG_IDLEST_FUNC)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS2_CLKCTRL_REG_IDLEST_TRANS  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS2_CLKCTRL_IDLEST_TRANS    (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS2_CLKCTRL_REG_IDLEST_TRANS)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS2_CLKCTRL_REG_STBYST_MASK  (0x00040000U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS2_CLKCTRL_STBYST_MASK     (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS2_CLKCTRL_REG_STBYST_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS2_CLKCTRL_REG_STBYST_RESETVAL  (0x00000001U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS2_CLKCTRL_REG_STBYST_SHIFT  (18U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS2_CLKCTRL_STBYST_SHIFT    (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS2_CLKCTRL_REG_STBYST_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS2_CLKCTRL_REG_STBYST_FUNC  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS2_CLKCTRL_STBYST_FUNC     (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS2_CLKCTRL_REG_STBYST_FUNC)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS2_CLKCTRL_REG_STBYST_STANDBY  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS2_CLKCTRL_STBYST_STANDBY  (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS2_CLKCTRL_REG_STBYST_STANDBY)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS2_CLKCTRL_REG_MODULEMODE_MASK  (0x00000003U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS2_CLKCTRL_MODULEMODE_MASK  (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS2_CLKCTRL_REG_MODULEMODE_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS2_CLKCTRL_REG_MODULEMODE_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS2_CLKCTRL_REG_MODULEMODE_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS2_CLKCTRL_MODULEMODE_SHIFT  (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS2_CLKCTRL_REG_MODULEMODE_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS2_CLKCTRL_REG_MODULEMODE_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS2_CLKCTRL_MODULEMODE_DISABLED  (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS2_CLKCTRL_REG_MODULEMODE_DISABLED)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS2_CLKCTRL_REG_MODULEMODE_AUTO  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS2_CLKCTRL_MODULEMODE_AUTO  (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS2_CLKCTRL_REG_MODULEMODE_AUTO)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS2_CLKCTRL_REG_MODULEMODE_RESERVED_2  (0x00000002U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS2_CLKCTRL_MODULEMODE_RESERVED_2  (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS2_CLKCTRL_REG_MODULEMODE_RESERVED_2)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS2_CLKCTRL_REG_MODULEMODE_RESERVED  (0x00000003U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS2_CLKCTRL_MODULEMODE_RESERVED  (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS2_CLKCTRL_REG_MODULEMODE_RESERVED)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS2_CLKCTRL_REG_OPTFCLKEN_REFCLK960M_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS2_CLKCTRL_OPTFCLKEN_REFCLK960M_MASK  (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS2_CLKCTRL_REG_OPTFCLKEN_REFCLK960M_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS2_CLKCTRL_REG_OPTFCLKEN_REFCLK960M_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS2_CLKCTRL_REG_OPTFCLKEN_REFCLK960M_SHIFT  (8U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS2_CLKCTRL_OPTFCLKEN_REFCLK960M_SHIFT  (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS2_CLKCTRL_REG_OPTFCLKEN_REFCLK960M_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS2_CLKCTRL_REG_OPTFCLKEN_REFCLK960M_FCLK_EN  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS2_CLKCTRL_OPTFCLKEN_REFCLK960M_FCLK_EN  (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS2_CLKCTRL_REG_OPTFCLKEN_REFCLK960M_FCLK_EN)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS2_CLKCTRL_REG_OPTFCLKEN_REFCLK960M_FCLK_DIS  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS2_CLKCTRL_OPTFCLKEN_REFCLK960M_FCLK_DIS  (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS2_CLKCTRL_REG_OPTFCLKEN_REFCLK960M_FCLK_DIS)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS2_CLKCTRL_REG_RESETVAL  (0x00070000U)

/* CM_L3INIT_USB_OTG_SS3_CLKCTRL_REG */

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS3_CLKCTRL_REG_IDLEST_MASK  (0x00030000U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS3_CLKCTRL_IDLEST_MASK     (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS3_CLKCTRL_REG_IDLEST_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS3_CLKCTRL_REG_IDLEST_RESETVAL  (0x00000003U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS3_CLKCTRL_REG_IDLEST_SHIFT  (16U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS3_CLKCTRL_IDLEST_SHIFT    (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS3_CLKCTRL_REG_IDLEST_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS3_CLKCTRL_REG_IDLEST_DISABLE  (0x00000003U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS3_CLKCTRL_IDLEST_DISABLE  (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS3_CLKCTRL_REG_IDLEST_DISABLE)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS3_CLKCTRL_REG_IDLEST_IDLE  (0x00000002U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS3_CLKCTRL_IDLEST_IDLE     (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS3_CLKCTRL_REG_IDLEST_IDLE)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS3_CLKCTRL_REG_IDLEST_FUNC  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS3_CLKCTRL_IDLEST_FUNC     (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS3_CLKCTRL_REG_IDLEST_FUNC)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS3_CLKCTRL_REG_IDLEST_TRANS  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS3_CLKCTRL_IDLEST_TRANS    (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS3_CLKCTRL_REG_IDLEST_TRANS)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS3_CLKCTRL_REG_STBYST_MASK  (0x00040000U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS3_CLKCTRL_STBYST_MASK     (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS3_CLKCTRL_REG_STBYST_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS3_CLKCTRL_REG_STBYST_RESETVAL  (0x00000001U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS3_CLKCTRL_REG_STBYST_SHIFT  (18U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS3_CLKCTRL_STBYST_SHIFT    (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS3_CLKCTRL_REG_STBYST_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS3_CLKCTRL_REG_STBYST_FUNC  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS3_CLKCTRL_STBYST_FUNC     (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS3_CLKCTRL_REG_STBYST_FUNC)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS3_CLKCTRL_REG_STBYST_STANDBY  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS3_CLKCTRL_STBYST_STANDBY  (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS3_CLKCTRL_REG_STBYST_STANDBY)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS3_CLKCTRL_REG_MODULEMODE_MASK  (0x00000003U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS3_CLKCTRL_MODULEMODE_MASK  (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS3_CLKCTRL_REG_MODULEMODE_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS3_CLKCTRL_REG_MODULEMODE_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS3_CLKCTRL_REG_MODULEMODE_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS3_CLKCTRL_MODULEMODE_SHIFT  (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS3_CLKCTRL_REG_MODULEMODE_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS3_CLKCTRL_REG_MODULEMODE_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS3_CLKCTRL_MODULEMODE_DISABLED  (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS3_CLKCTRL_REG_MODULEMODE_DISABLED)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS3_CLKCTRL_REG_MODULEMODE_AUTO  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS3_CLKCTRL_MODULEMODE_AUTO  (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS3_CLKCTRL_REG_MODULEMODE_AUTO)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS3_CLKCTRL_REG_MODULEMODE_RESERVED_2  (0x00000002U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS3_CLKCTRL_MODULEMODE_RESERVED_2  (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS3_CLKCTRL_REG_MODULEMODE_RESERVED_2)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS3_CLKCTRL_REG_MODULEMODE_RESERVED  (0x00000003U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS3_CLKCTRL_MODULEMODE_RESERVED  (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS3_CLKCTRL_REG_MODULEMODE_RESERVED)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS3_CLKCTRL_REG_RESETVAL  (0x00070000U)

/* CM_L3INIT_USB_OTG_SS4_CLKCTRL_REG */

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS4_CLKCTRL_REG_IDLEST_MASK  (0x00030000U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS4_CLKCTRL_IDLEST_MASK     (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS4_CLKCTRL_REG_IDLEST_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS4_CLKCTRL_REG_IDLEST_RESETVAL  (0x00000003U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS4_CLKCTRL_REG_IDLEST_SHIFT  (16U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS4_CLKCTRL_IDLEST_SHIFT    (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS4_CLKCTRL_REG_IDLEST_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS4_CLKCTRL_REG_IDLEST_DISABLE  (0x00000003U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS4_CLKCTRL_IDLEST_DISABLE  (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS4_CLKCTRL_REG_IDLEST_DISABLE)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS4_CLKCTRL_REG_IDLEST_IDLE  (0x00000002U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS4_CLKCTRL_IDLEST_IDLE     (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS4_CLKCTRL_REG_IDLEST_IDLE)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS4_CLKCTRL_REG_IDLEST_FUNC  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS4_CLKCTRL_IDLEST_FUNC     (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS4_CLKCTRL_REG_IDLEST_FUNC)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS4_CLKCTRL_REG_IDLEST_TRANS  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS4_CLKCTRL_IDLEST_TRANS    (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS4_CLKCTRL_REG_IDLEST_TRANS)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS4_CLKCTRL_REG_STBYST_MASK  (0x00040000U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS4_CLKCTRL_STBYST_MASK     (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS4_CLKCTRL_REG_STBYST_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS4_CLKCTRL_REG_STBYST_RESETVAL  (0x00000001U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS4_CLKCTRL_REG_STBYST_SHIFT  (18U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS4_CLKCTRL_STBYST_SHIFT    (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS4_CLKCTRL_REG_STBYST_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS4_CLKCTRL_REG_STBYST_FUNC  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS4_CLKCTRL_STBYST_FUNC     (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS4_CLKCTRL_REG_STBYST_FUNC)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS4_CLKCTRL_REG_STBYST_STANDBY  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS4_CLKCTRL_STBYST_STANDBY  (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS4_CLKCTRL_REG_STBYST_STANDBY)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS4_CLKCTRL_REG_MODULEMODE_MASK  (0x00000003U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS4_CLKCTRL_MODULEMODE_MASK  (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS4_CLKCTRL_REG_MODULEMODE_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS4_CLKCTRL_REG_MODULEMODE_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS4_CLKCTRL_REG_MODULEMODE_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS4_CLKCTRL_MODULEMODE_SHIFT  (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS4_CLKCTRL_REG_MODULEMODE_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS4_CLKCTRL_REG_MODULEMODE_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS4_CLKCTRL_MODULEMODE_DISABLED  (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS4_CLKCTRL_REG_MODULEMODE_DISABLED)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS4_CLKCTRL_REG_MODULEMODE_AUTO  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS4_CLKCTRL_MODULEMODE_AUTO  (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS4_CLKCTRL_REG_MODULEMODE_AUTO)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS4_CLKCTRL_REG_MODULEMODE_RESERVED_2  (0x00000002U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS4_CLKCTRL_MODULEMODE_RESERVED_2  (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS4_CLKCTRL_REG_MODULEMODE_RESERVED_2)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS4_CLKCTRL_REG_MODULEMODE_RESERVED  (0x00000003U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS4_CLKCTRL_MODULEMODE_RESERVED  (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS4_CLKCTRL_REG_MODULEMODE_RESERVED)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS4_CLKCTRL_REG_RESETVAL  (0x00070000U)

/* CM_L3INIT_MLB_SS_CLKCTRL_REG */

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MLB_SS_CLKCTRL_REG_IDLEST_MASK  (0x00030000U)
/* Below define for backward compatibility */
#define CM_L3INIT_MLB_SS_CLKCTRL_IDLEST_MASK          (CSL_L3INIT_CM_CORE_CM_L3INIT_MLB_SS_CLKCTRL_REG_IDLEST_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MLB_SS_CLKCTRL_REG_IDLEST_RESETVAL  (0x00000003U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MLB_SS_CLKCTRL_REG_IDLEST_SHIFT  (16U)
/* Below define for backward compatibility */
#define CM_L3INIT_MLB_SS_CLKCTRL_IDLEST_SHIFT         (CSL_L3INIT_CM_CORE_CM_L3INIT_MLB_SS_CLKCTRL_REG_IDLEST_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MLB_SS_CLKCTRL_REG_IDLEST_DISABLE  (0x00000003U)
/* Below define for backward compatibility */
#define CM_L3INIT_MLB_SS_CLKCTRL_IDLEST_DISABLE       (CSL_L3INIT_CM_CORE_CM_L3INIT_MLB_SS_CLKCTRL_REG_IDLEST_DISABLE)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MLB_SS_CLKCTRL_REG_IDLEST_IDLE  (0x00000002U)
/* Below define for backward compatibility */
#define CM_L3INIT_MLB_SS_CLKCTRL_IDLEST_IDLE          (CSL_L3INIT_CM_CORE_CM_L3INIT_MLB_SS_CLKCTRL_REG_IDLEST_IDLE)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MLB_SS_CLKCTRL_REG_IDLEST_FUNC  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_MLB_SS_CLKCTRL_IDLEST_FUNC          (CSL_L3INIT_CM_CORE_CM_L3INIT_MLB_SS_CLKCTRL_REG_IDLEST_FUNC)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MLB_SS_CLKCTRL_REG_IDLEST_TRANS  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_MLB_SS_CLKCTRL_IDLEST_TRANS         (CSL_L3INIT_CM_CORE_CM_L3INIT_MLB_SS_CLKCTRL_REG_IDLEST_TRANS)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_MLB_SS_CLKCTRL_REG_STBYST_MASK  (0x00040000U)
/* Below define for backward compatibility */
#define CM_L3INIT_MLB_SS_CLKCTRL_STBYST_MASK          (CSL_L3INIT_CM_CORE_CM_L3INIT_MLB_SS_CLKCTRL_REG_STBYST_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MLB_SS_CLKCTRL_REG_STBYST_RESETVAL  (0x00000001U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MLB_SS_CLKCTRL_REG_STBYST_SHIFT  (18U)
/* Below define for backward compatibility */
#define CM_L3INIT_MLB_SS_CLKCTRL_STBYST_SHIFT         (CSL_L3INIT_CM_CORE_CM_L3INIT_MLB_SS_CLKCTRL_REG_STBYST_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MLB_SS_CLKCTRL_REG_STBYST_FUNC  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_MLB_SS_CLKCTRL_STBYST_FUNC          (CSL_L3INIT_CM_CORE_CM_L3INIT_MLB_SS_CLKCTRL_REG_STBYST_FUNC)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MLB_SS_CLKCTRL_REG_STBYST_STANDBY  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_MLB_SS_CLKCTRL_STBYST_STANDBY       (CSL_L3INIT_CM_CORE_CM_L3INIT_MLB_SS_CLKCTRL_REG_STBYST_STANDBY)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_MLB_SS_CLKCTRL_REG_MODULEMODE_MASK  (0x00000003U)
/* Below define for backward compatibility */
#define CM_L3INIT_MLB_SS_CLKCTRL_MODULEMODE_MASK      (CSL_L3INIT_CM_CORE_CM_L3INIT_MLB_SS_CLKCTRL_REG_MODULEMODE_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MLB_SS_CLKCTRL_REG_MODULEMODE_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MLB_SS_CLKCTRL_REG_MODULEMODE_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_L3INIT_MLB_SS_CLKCTRL_MODULEMODE_SHIFT     (CSL_L3INIT_CM_CORE_CM_L3INIT_MLB_SS_CLKCTRL_REG_MODULEMODE_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MLB_SS_CLKCTRL_REG_MODULEMODE_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_MLB_SS_CLKCTRL_MODULEMODE_DISABLED  (CSL_L3INIT_CM_CORE_CM_L3INIT_MLB_SS_CLKCTRL_REG_MODULEMODE_DISABLED)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MLB_SS_CLKCTRL_REG_MODULEMODE_RESERVED_1  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_MLB_SS_CLKCTRL_MODULEMODE_RESERVED_1  (CSL_L3INIT_CM_CORE_CM_L3INIT_MLB_SS_CLKCTRL_REG_MODULEMODE_RESERVED_1)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MLB_SS_CLKCTRL_REG_MODULEMODE_ENABLED  (0x00000002U)
/* Below define for backward compatibility */
#define CM_L3INIT_MLB_SS_CLKCTRL_MODULEMODE_ENABLED   (CSL_L3INIT_CM_CORE_CM_L3INIT_MLB_SS_CLKCTRL_REG_MODULEMODE_ENABLED)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_MLB_SS_CLKCTRL_REG_MODULEMODE_RESERVED  (0x00000003U)
/* Below define for backward compatibility */
#define CM_L3INIT_MLB_SS_CLKCTRL_MODULEMODE_RESERVED  (CSL_L3INIT_CM_CORE_CM_L3INIT_MLB_SS_CLKCTRL_REG_MODULEMODE_RESERVED)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_MLB_SS_CLKCTRL_REG_RESETVAL  (0x00070000U)

/* CM_L3INIT_IEEE1500_2_OCP_CLKCTRL_REG */

#define CSL_L3INIT_CM_CORE_CM_L3INIT_IEEE1500_2_OCP_CLKCTRL_REG_IDLEST_MASK  (0x00030000U)
/* Below define for backward compatibility */
#define CM_L3INIT_IEEE1500_2_OCP_CLKCTRL_IDLEST_MASK  (CSL_L3INIT_CM_CORE_CM_L3INIT_IEEE1500_2_OCP_CLKCTRL_REG_IDLEST_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_IEEE1500_2_OCP_CLKCTRL_REG_IDLEST_RESETVAL  (0x00000003U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_IEEE1500_2_OCP_CLKCTRL_REG_IDLEST_SHIFT  (16U)
/* Below define for backward compatibility */
#define CM_L3INIT_IEEE1500_2_OCP_CLKCTRL_IDLEST_SHIFT  (CSL_L3INIT_CM_CORE_CM_L3INIT_IEEE1500_2_OCP_CLKCTRL_REG_IDLEST_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_IEEE1500_2_OCP_CLKCTRL_REG_IDLEST_DISABLE  (0x00000003U)
/* Below define for backward compatibility */
#define CM_L3INIT_IEEE1500_2_OCP_CLKCTRL_IDLEST_DISABLE  (CSL_L3INIT_CM_CORE_CM_L3INIT_IEEE1500_2_OCP_CLKCTRL_REG_IDLEST_DISABLE)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_IEEE1500_2_OCP_CLKCTRL_REG_IDLEST_IDLE  (0x00000002U)
/* Below define for backward compatibility */
#define CM_L3INIT_IEEE1500_2_OCP_CLKCTRL_IDLEST_IDLE  (CSL_L3INIT_CM_CORE_CM_L3INIT_IEEE1500_2_OCP_CLKCTRL_REG_IDLEST_IDLE)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_IEEE1500_2_OCP_CLKCTRL_REG_IDLEST_FUNC  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_IEEE1500_2_OCP_CLKCTRL_IDLEST_FUNC  (CSL_L3INIT_CM_CORE_CM_L3INIT_IEEE1500_2_OCP_CLKCTRL_REG_IDLEST_FUNC)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_IEEE1500_2_OCP_CLKCTRL_REG_IDLEST_TRANS  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_IEEE1500_2_OCP_CLKCTRL_IDLEST_TRANS  (CSL_L3INIT_CM_CORE_CM_L3INIT_IEEE1500_2_OCP_CLKCTRL_REG_IDLEST_TRANS)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_IEEE1500_2_OCP_CLKCTRL_REG_STBYST_MASK  (0x00040000U)
/* Below define for backward compatibility */
#define CM_L3INIT_IEEE1500_2_OCP_CLKCTRL_STBYST_MASK  (CSL_L3INIT_CM_CORE_CM_L3INIT_IEEE1500_2_OCP_CLKCTRL_REG_STBYST_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_IEEE1500_2_OCP_CLKCTRL_REG_STBYST_RESETVAL  (0x00000001U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_IEEE1500_2_OCP_CLKCTRL_REG_STBYST_SHIFT  (18U)
/* Below define for backward compatibility */
#define CM_L3INIT_IEEE1500_2_OCP_CLKCTRL_STBYST_SHIFT  (CSL_L3INIT_CM_CORE_CM_L3INIT_IEEE1500_2_OCP_CLKCTRL_REG_STBYST_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_IEEE1500_2_OCP_CLKCTRL_REG_STBYST_FUNC  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_IEEE1500_2_OCP_CLKCTRL_STBYST_FUNC  (CSL_L3INIT_CM_CORE_CM_L3INIT_IEEE1500_2_OCP_CLKCTRL_REG_STBYST_FUNC)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_IEEE1500_2_OCP_CLKCTRL_REG_STBYST_STANDBY  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_IEEE1500_2_OCP_CLKCTRL_STBYST_STANDBY  (CSL_L3INIT_CM_CORE_CM_L3INIT_IEEE1500_2_OCP_CLKCTRL_REG_STBYST_STANDBY)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_IEEE1500_2_OCP_CLKCTRL_REG_MODULEMODE_MASK  (0x00000003U)
/* Below define for backward compatibility */
#define CM_L3INIT_IEEE1500_2_OCP_CLKCTRL_MODULEMODE_MASK  (CSL_L3INIT_CM_CORE_CM_L3INIT_IEEE1500_2_OCP_CLKCTRL_REG_MODULEMODE_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_IEEE1500_2_OCP_CLKCTRL_REG_MODULEMODE_RESETVAL  (0x00000001U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_IEEE1500_2_OCP_CLKCTRL_REG_MODULEMODE_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_L3INIT_IEEE1500_2_OCP_CLKCTRL_MODULEMODE_SHIFT  (CSL_L3INIT_CM_CORE_CM_L3INIT_IEEE1500_2_OCP_CLKCTRL_REG_MODULEMODE_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_IEEE1500_2_OCP_CLKCTRL_REG_MODULEMODE_AUTO  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_IEEE1500_2_OCP_CLKCTRL_MODULEMODE_AUTO  (CSL_L3INIT_CM_CORE_CM_L3INIT_IEEE1500_2_OCP_CLKCTRL_REG_MODULEMODE_AUTO)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_IEEE1500_2_OCP_CLKCTRL_REG_RESETVAL  (0x00070001U)

/* CM_L3INIT_SATA_CLKCTRL_REG */

#define CSL_L3INIT_CM_CORE_CM_L3INIT_SATA_CLKCTRL_REG_IDLEST_MASK  (0x00030000U)
/* Below define for backward compatibility */
#define CM_L3INIT_SATA_CLKCTRL_IDLEST_MASK            (CSL_L3INIT_CM_CORE_CM_L3INIT_SATA_CLKCTRL_REG_IDLEST_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_SATA_CLKCTRL_REG_IDLEST_RESETVAL  (0x00000003U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_SATA_CLKCTRL_REG_IDLEST_SHIFT  (16U)
/* Below define for backward compatibility */
#define CM_L3INIT_SATA_CLKCTRL_IDLEST_SHIFT           (CSL_L3INIT_CM_CORE_CM_L3INIT_SATA_CLKCTRL_REG_IDLEST_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_SATA_CLKCTRL_REG_IDLEST_DISABLE  (0x00000003U)
/* Below define for backward compatibility */
#define CM_L3INIT_SATA_CLKCTRL_IDLEST_DISABLE         (CSL_L3INIT_CM_CORE_CM_L3INIT_SATA_CLKCTRL_REG_IDLEST_DISABLE)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_SATA_CLKCTRL_REG_IDLEST_IDLE  (0x00000002U)
/* Below define for backward compatibility */
#define CM_L3INIT_SATA_CLKCTRL_IDLEST_IDLE            (CSL_L3INIT_CM_CORE_CM_L3INIT_SATA_CLKCTRL_REG_IDLEST_IDLE)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_SATA_CLKCTRL_REG_IDLEST_FUNC  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_SATA_CLKCTRL_IDLEST_FUNC            (CSL_L3INIT_CM_CORE_CM_L3INIT_SATA_CLKCTRL_REG_IDLEST_FUNC)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_SATA_CLKCTRL_REG_IDLEST_TRANS  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_SATA_CLKCTRL_IDLEST_TRANS           (CSL_L3INIT_CM_CORE_CM_L3INIT_SATA_CLKCTRL_REG_IDLEST_TRANS)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_SATA_CLKCTRL_REG_STBYST_MASK  (0x00040000U)
/* Below define for backward compatibility */
#define CM_L3INIT_SATA_CLKCTRL_STBYST_MASK            (CSL_L3INIT_CM_CORE_CM_L3INIT_SATA_CLKCTRL_REG_STBYST_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_SATA_CLKCTRL_REG_STBYST_RESETVAL  (0x00000001U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_SATA_CLKCTRL_REG_STBYST_SHIFT  (18U)
/* Below define for backward compatibility */
#define CM_L3INIT_SATA_CLKCTRL_STBYST_SHIFT           (CSL_L3INIT_CM_CORE_CM_L3INIT_SATA_CLKCTRL_REG_STBYST_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_SATA_CLKCTRL_REG_STBYST_FUNC  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_SATA_CLKCTRL_STBYST_FUNC            (CSL_L3INIT_CM_CORE_CM_L3INIT_SATA_CLKCTRL_REG_STBYST_FUNC)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_SATA_CLKCTRL_REG_STBYST_STANDBY  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_SATA_CLKCTRL_STBYST_STANDBY         (CSL_L3INIT_CM_CORE_CM_L3INIT_SATA_CLKCTRL_REG_STBYST_STANDBY)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_SATA_CLKCTRL_REG_OPTFCLKEN_REF_CLK_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define CM_L3INIT_SATA_CLKCTRL_OPTFCLKEN_REF_CLK_MASK  (CSL_L3INIT_CM_CORE_CM_L3INIT_SATA_CLKCTRL_REG_OPTFCLKEN_REF_CLK_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_SATA_CLKCTRL_REG_OPTFCLKEN_REF_CLK_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_SATA_CLKCTRL_REG_OPTFCLKEN_REF_CLK_SHIFT  (8U)
/* Below define for backward compatibility */
#define CM_L3INIT_SATA_CLKCTRL_OPTFCLKEN_REF_CLK_SHIFT  (CSL_L3INIT_CM_CORE_CM_L3INIT_SATA_CLKCTRL_REG_OPTFCLKEN_REF_CLK_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_SATA_CLKCTRL_REG_OPTFCLKEN_REF_CLK_FCLK_EN  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_SATA_CLKCTRL_OPTFCLKEN_REF_CLK_FCLK_EN  (CSL_L3INIT_CM_CORE_CM_L3INIT_SATA_CLKCTRL_REG_OPTFCLKEN_REF_CLK_FCLK_EN)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_SATA_CLKCTRL_REG_OPTFCLKEN_REF_CLK_FCLK_DIS  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_SATA_CLKCTRL_OPTFCLKEN_REF_CLK_FCLK_DIS  (CSL_L3INIT_CM_CORE_CM_L3INIT_SATA_CLKCTRL_REG_OPTFCLKEN_REF_CLK_FCLK_DIS)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_SATA_CLKCTRL_REG_MODULEMODE_MASK  (0x00000003U)
/* Below define for backward compatibility */
#define CM_L3INIT_SATA_CLKCTRL_MODULEMODE_MASK        (CSL_L3INIT_CM_CORE_CM_L3INIT_SATA_CLKCTRL_REG_MODULEMODE_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_SATA_CLKCTRL_REG_MODULEMODE_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_SATA_CLKCTRL_REG_MODULEMODE_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_L3INIT_SATA_CLKCTRL_MODULEMODE_SHIFT       (CSL_L3INIT_CM_CORE_CM_L3INIT_SATA_CLKCTRL_REG_MODULEMODE_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_SATA_CLKCTRL_REG_MODULEMODE_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_SATA_CLKCTRL_MODULEMODE_DISABLED    (CSL_L3INIT_CM_CORE_CM_L3INIT_SATA_CLKCTRL_REG_MODULEMODE_DISABLED)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_SATA_CLKCTRL_REG_MODULEMODE_RESERVED_1  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_SATA_CLKCTRL_MODULEMODE_RESERVED_1  (CSL_L3INIT_CM_CORE_CM_L3INIT_SATA_CLKCTRL_REG_MODULEMODE_RESERVED_1)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_SATA_CLKCTRL_REG_MODULEMODE_ENABLED  (0x00000002U)
/* Below define for backward compatibility */
#define CM_L3INIT_SATA_CLKCTRL_MODULEMODE_ENABLED     (CSL_L3INIT_CM_CORE_CM_L3INIT_SATA_CLKCTRL_REG_MODULEMODE_ENABLED)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_SATA_CLKCTRL_REG_MODULEMODE_RESERVED  (0x00000003U)
/* Below define for backward compatibility */
#define CM_L3INIT_SATA_CLKCTRL_MODULEMODE_RESERVED    (CSL_L3INIT_CM_CORE_CM_L3INIT_SATA_CLKCTRL_REG_MODULEMODE_RESERVED)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_SATA_CLKCTRL_REG_RESETVAL  (0x00070000U)

/* CM_PCIE_CLKSTCTRL_REG */

#define CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKTRCTRL_MASK  (0x00000003U)
/* Below define for backward compatibility */
#define CM_PCIE_CLKSTCTRL_CLKTRCTRL_MASK              (CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKTRCTRL_MASK)

#define CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKTRCTRL_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKTRCTRL_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_PCIE_CLKSTCTRL_CLKTRCTRL_SHIFT             (CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKTRCTRL_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKTRCTRL_NO_SLEEP  (0x00000000U)
/* Below define for backward compatibility */
#define CM_PCIE_CLKSTCTRL_CLKTRCTRL_NO_SLEEP          (CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKTRCTRL_NO_SLEEP)

#define CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKTRCTRL_SW_SLEEP  (0x00000001U)
/* Below define for backward compatibility */
#define CM_PCIE_CLKSTCTRL_CLKTRCTRL_SW_SLEEP          (CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKTRCTRL_SW_SLEEP)

#define CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKTRCTRL_SW_WKUP  (0x00000002U)
/* Below define for backward compatibility */
#define CM_PCIE_CLKSTCTRL_CLKTRCTRL_SW_WKUP           (CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKTRCTRL_SW_WKUP)

#define CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKTRCTRL_HW_AUTO  (0x00000003U)
/* Below define for backward compatibility */
#define CM_PCIE_CLKSTCTRL_CLKTRCTRL_HW_AUTO           (CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKTRCTRL_HW_AUTO)


#define CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_L3_GICLK_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define CM_PCIE_CLKSTCTRL_CLKACTIVITY_PCIE_L3_GICLK_MASK  (CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_L3_GICLK_MASK)

#define CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_L3_GICLK_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_L3_GICLK_SHIFT  (8U)
/* Below define for backward compatibility */
#define CM_PCIE_CLKSTCTRL_CLKACTIVITY_PCIE_L3_GICLK_SHIFT  (CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_L3_GICLK_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_L3_GICLK_INACT  (0x00000000U)
/* Below define for backward compatibility */
#define CM_PCIE_CLKSTCTRL_CLKACTIVITY_PCIE_L3_GICLK_INACT  (CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_L3_GICLK_INACT)

#define CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_L3_GICLK_ACT  (0x00000001U)
/* Below define for backward compatibility */
#define CM_PCIE_CLKSTCTRL_CLKACTIVITY_PCIE_L3_GICLK_ACT  (CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_L3_GICLK_ACT)


#define CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_PHY_GCLK_MASK  (0x00000200U)
/* Below define for backward compatibility */
#define CM_PCIE_CLKSTCTRL_CLKACTIVITY_PCIE_PHY_GCLK_MASK  (CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_PHY_GCLK_MASK)

#define CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_PHY_GCLK_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_PHY_GCLK_SHIFT  (9U)
/* Below define for backward compatibility */
#define CM_PCIE_CLKSTCTRL_CLKACTIVITY_PCIE_PHY_GCLK_SHIFT  (CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_PHY_GCLK_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_PHY_GCLK_INACT  (0x00000000U)
/* Below define for backward compatibility */
#define CM_PCIE_CLKSTCTRL_CLKACTIVITY_PCIE_PHY_GCLK_INACT  (CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_PHY_GCLK_INACT)

#define CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_PHY_GCLK_ACT  (0x00000001U)
/* Below define for backward compatibility */
#define CM_PCIE_CLKSTCTRL_CLKACTIVITY_PCIE_PHY_GCLK_ACT  (CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_PHY_GCLK_ACT)


#define CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_PHY_DIV_GCLK_MASK  (0x00000400U)
/* Below define for backward compatibility */
#define CM_PCIE_CLKSTCTRL_CLKACTIVITY_PCIE_PHY_DIV_GCLK_MASK  (CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_PHY_DIV_GCLK_MASK)

#define CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_PHY_DIV_GCLK_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_PHY_DIV_GCLK_SHIFT  (10U)
/* Below define for backward compatibility */
#define CM_PCIE_CLKSTCTRL_CLKACTIVITY_PCIE_PHY_DIV_GCLK_SHIFT  (CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_PHY_DIV_GCLK_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_PHY_DIV_GCLK_INACT  (0x00000000U)
/* Below define for backward compatibility */
#define CM_PCIE_CLKSTCTRL_CLKACTIVITY_PCIE_PHY_DIV_GCLK_INACT  (CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_PHY_DIV_GCLK_INACT)

#define CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_PHY_DIV_GCLK_ACT  (0x00000001U)
/* Below define for backward compatibility */
#define CM_PCIE_CLKSTCTRL_CLKACTIVITY_PCIE_PHY_DIV_GCLK_ACT  (CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_PHY_DIV_GCLK_ACT)


#define CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_REF_GFCLK_MASK  (0x00000800U)
/* Below define for backward compatibility */
#define CM_PCIE_CLKSTCTRL_CLKACTIVITY_PCIE_REF_GFCLK_MASK  (CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_REF_GFCLK_MASK)

#define CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_REF_GFCLK_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_REF_GFCLK_SHIFT  (11U)
/* Below define for backward compatibility */
#define CM_PCIE_CLKSTCTRL_CLKACTIVITY_PCIE_REF_GFCLK_SHIFT  (CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_REF_GFCLK_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_REF_GFCLK_INACT  (0x00000000U)
/* Below define for backward compatibility */
#define CM_PCIE_CLKSTCTRL_CLKACTIVITY_PCIE_REF_GFCLK_INACT  (CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_REF_GFCLK_INACT)

#define CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_REF_GFCLK_ACT  (0x00000001U)
/* Below define for backward compatibility */
#define CM_PCIE_CLKSTCTRL_CLKACTIVITY_PCIE_REF_GFCLK_ACT  (CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_REF_GFCLK_ACT)


#define CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_SYS_GFCLK_MASK  (0x00001000U)
/* Below define for backward compatibility */
#define CM_PCIE_CLKSTCTRL_CLKACTIVITY_PCIE_SYS_GFCLK_MASK  (CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_SYS_GFCLK_MASK)

#define CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_SYS_GFCLK_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_SYS_GFCLK_SHIFT  (12U)
/* Below define for backward compatibility */
#define CM_PCIE_CLKSTCTRL_CLKACTIVITY_PCIE_SYS_GFCLK_SHIFT  (CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_SYS_GFCLK_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_SYS_GFCLK_INACT  (0x00000000U)
/* Below define for backward compatibility */
#define CM_PCIE_CLKSTCTRL_CLKACTIVITY_PCIE_SYS_GFCLK_INACT  (CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_SYS_GFCLK_INACT)

#define CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_SYS_GFCLK_ACT  (0x00000001U)
/* Below define for backward compatibility */
#define CM_PCIE_CLKSTCTRL_CLKACTIVITY_PCIE_SYS_GFCLK_ACT  (CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_SYS_GFCLK_ACT)


#define CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_32K_GFCLK_MASK  (0x00002000U)
/* Below define for backward compatibility */
#define CM_PCIE_CLKSTCTRL_CLKACTIVITY_PCIE_32K_GFCLK_MASK  (CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_32K_GFCLK_MASK)

#define CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_32K_GFCLK_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_32K_GFCLK_SHIFT  (13U)
/* Below define for backward compatibility */
#define CM_PCIE_CLKSTCTRL_CLKACTIVITY_PCIE_32K_GFCLK_SHIFT  (CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_32K_GFCLK_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_32K_GFCLK_INACT  (0x00000000U)
/* Below define for backward compatibility */
#define CM_PCIE_CLKSTCTRL_CLKACTIVITY_PCIE_32K_GFCLK_INACT  (CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_32K_GFCLK_INACT)

#define CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_32K_GFCLK_ACT  (0x00000001U)
/* Below define for backward compatibility */
#define CM_PCIE_CLKSTCTRL_CLKACTIVITY_PCIE_32K_GFCLK_ACT  (CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_CLKACTIVITY_PCIE_32K_GFCLK_ACT)


#define CSL_L3INIT_CM_CORE_CM_PCIE_CLKSTCTRL_REG_RESETVAL       (0x00000000U)

/* CM_PCIE_STATICDEP_REG */

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_DSP1_STATDEP_MASK  (0x00000002U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_DSP1_STATDEP_MASK           (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_DSP1_STATDEP_MASK)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_DSP1_STATDEP_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_DSP1_STATDEP_SHIFT  (1U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_DSP1_STATDEP_SHIFT          (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_DSP1_STATDEP_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_DSP1_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_DSP1_STATDEP_ENABLED        (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_DSP1_STATDEP_ENABLED)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_DSP1_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_DSP1_STATDEP_DISABLED       (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_DSP1_STATDEP_DISABLED)


#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_IVA_STATDEP_MASK  (0x00000004U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_IVA_STATDEP_MASK            (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_IVA_STATDEP_MASK)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_IVA_STATDEP_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_IVA_STATDEP_SHIFT  (2U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_IVA_STATDEP_SHIFT           (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_IVA_STATDEP_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_IVA_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_IVA_STATDEP_ENABLED         (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_IVA_STATDEP_ENABLED)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_IVA_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_IVA_STATDEP_DISABLED        (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_IVA_STATDEP_DISABLED)


#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_EMIF_STATDEP_MASK  (0x00000010U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_EMIF_STATDEP_MASK           (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_EMIF_STATDEP_MASK)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_EMIF_STATDEP_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_EMIF_STATDEP_SHIFT  (4U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_EMIF_STATDEP_SHIFT          (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_EMIF_STATDEP_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_EMIF_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_EMIF_STATDEP_ENABLED        (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_EMIF_STATDEP_ENABLED)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_EMIF_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_EMIF_STATDEP_DISABLED       (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_EMIF_STATDEP_DISABLED)


#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L3INIT_STATDEP_MASK  (0x00000080U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_L3INIT_STATDEP_MASK         (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L3INIT_STATDEP_MASK)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L3INIT_STATDEP_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L3INIT_STATDEP_SHIFT  (7U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_L3INIT_STATDEP_SHIFT        (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L3INIT_STATDEP_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L3INIT_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_L3INIT_STATDEP_ENABLED      (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L3INIT_STATDEP_ENABLED)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L3INIT_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_L3INIT_STATDEP_DISABLED     (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L3INIT_STATDEP_DISABLED)


#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_DSS_STATDEP_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_DSS_STATDEP_MASK            (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_DSS_STATDEP_MASK)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_DSS_STATDEP_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_DSS_STATDEP_SHIFT  (8U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_DSS_STATDEP_SHIFT           (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_DSS_STATDEP_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_DSS_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_DSS_STATDEP_ENABLED         (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_DSS_STATDEP_ENABLED)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_DSS_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_DSS_STATDEP_DISABLED        (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_DSS_STATDEP_DISABLED)


#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_CAM_STATDEP_MASK  (0x00000200U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_CAM_STATDEP_MASK            (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_CAM_STATDEP_MASK)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_CAM_STATDEP_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_CAM_STATDEP_SHIFT  (9U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_CAM_STATDEP_SHIFT           (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_CAM_STATDEP_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_CAM_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_CAM_STATDEP_ENABLED         (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_CAM_STATDEP_ENABLED)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_CAM_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_CAM_STATDEP_DISABLED        (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_CAM_STATDEP_DISABLED)


#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_GPU_STATDEP_MASK  (0x00000400U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_GPU_STATDEP_MASK            (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_GPU_STATDEP_MASK)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_GPU_STATDEP_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_GPU_STATDEP_SHIFT  (10U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_GPU_STATDEP_SHIFT           (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_GPU_STATDEP_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_GPU_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_GPU_STATDEP_ENABLED         (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_GPU_STATDEP_ENABLED)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_GPU_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_GPU_STATDEP_DISABLED        (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_GPU_STATDEP_DISABLED)


#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_SDMA_STATDEP_MASK  (0x00000800U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_SDMA_STATDEP_MASK           (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_SDMA_STATDEP_MASK)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_SDMA_STATDEP_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_SDMA_STATDEP_SHIFT  (11U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_SDMA_STATDEP_SHIFT          (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_SDMA_STATDEP_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_SDMA_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_SDMA_STATDEP_DISABLED       (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_SDMA_STATDEP_DISABLED)


#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L4CFG_STATDEP_MASK  (0x00001000U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_L4CFG_STATDEP_MASK          (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L4CFG_STATDEP_MASK)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L4CFG_STATDEP_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L4CFG_STATDEP_SHIFT  (12U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_L4CFG_STATDEP_SHIFT         (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L4CFG_STATDEP_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L4CFG_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_L4CFG_STATDEP_ENABLED       (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L4CFG_STATDEP_ENABLED)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L4CFG_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_L4CFG_STATDEP_DISABLED      (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L4CFG_STATDEP_DISABLED)


#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L4PER_STATDEP_MASK  (0x00002000U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_L4PER_STATDEP_MASK          (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L4PER_STATDEP_MASK)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L4PER_STATDEP_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L4PER_STATDEP_SHIFT  (13U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_L4PER_STATDEP_SHIFT         (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L4PER_STATDEP_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L4PER_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_L4PER_STATDEP_ENABLED       (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L4PER_STATDEP_ENABLED)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L4PER_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_L4PER_STATDEP_DISABLED      (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L4PER_STATDEP_DISABLED)


#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L4SEC_STATDEP_MASK  (0x00004000U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_L4SEC_STATDEP_MASK          (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L4SEC_STATDEP_MASK)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L4SEC_STATDEP_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L4SEC_STATDEP_SHIFT  (14U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_L4SEC_STATDEP_SHIFT         (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L4SEC_STATDEP_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L4SEC_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_L4SEC_STATDEP_ENABLED       (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L4SEC_STATDEP_ENABLED)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L4SEC_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_L4SEC_STATDEP_DISABLED      (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L4SEC_STATDEP_DISABLED)


#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_COREAON_STATDEP_MASK  (0x00010000U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_COREAON_STATDEP_MASK        (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_COREAON_STATDEP_MASK)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_COREAON_STATDEP_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_COREAON_STATDEP_SHIFT  (16U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_COREAON_STATDEP_SHIFT       (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_COREAON_STATDEP_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_COREAON_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_COREAON_STATDEP_DISABLED    (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_COREAON_STATDEP_DISABLED)


#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_CUSTEFUSE_STATDEP_MASK  (0x00020000U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_CUSTEFUSE_STATDEP_MASK      (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_CUSTEFUSE_STATDEP_MASK)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_CUSTEFUSE_STATDEP_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_CUSTEFUSE_STATDEP_SHIFT  (17U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_CUSTEFUSE_STATDEP_SHIFT     (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_CUSTEFUSE_STATDEP_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_CUSTEFUSE_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_CUSTEFUSE_STATDEP_DISABLED  (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_CUSTEFUSE_STATDEP_DISABLED)


#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_DSP2_STATDEP_MASK  (0x00040000U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_DSP2_STATDEP_MASK           (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_DSP2_STATDEP_MASK)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_DSP2_STATDEP_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_DSP2_STATDEP_SHIFT  (18U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_DSP2_STATDEP_SHIFT          (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_DSP2_STATDEP_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_DSP2_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_DSP2_STATDEP_ENABLED        (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_DSP2_STATDEP_ENABLED)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_DSP2_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_DSP2_STATDEP_DISABLED       (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_DSP2_STATDEP_DISABLED)


#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_EVE1_STATDEP_MASK  (0x00080000U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_EVE1_STATDEP_MASK           (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_EVE1_STATDEP_MASK)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_EVE1_STATDEP_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_EVE1_STATDEP_SHIFT  (19U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_EVE1_STATDEP_SHIFT          (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_EVE1_STATDEP_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_EVE1_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_EVE1_STATDEP_ENABLED        (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_EVE1_STATDEP_ENABLED)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_EVE1_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_EVE1_STATDEP_DISABLED       (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_EVE1_STATDEP_DISABLED)


#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_EVE2_STATDEP_MASK  (0x00100000U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_EVE2_STATDEP_MASK           (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_EVE2_STATDEP_MASK)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_EVE2_STATDEP_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_EVE2_STATDEP_SHIFT  (20U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_EVE2_STATDEP_SHIFT          (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_EVE2_STATDEP_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_EVE2_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_EVE2_STATDEP_ENABLED        (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_EVE2_STATDEP_ENABLED)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_EVE2_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_EVE2_STATDEP_DISABLED       (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_EVE2_STATDEP_DISABLED)


#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_EVE3_STATDEP_MASK  (0x00200000U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_EVE3_STATDEP_MASK           (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_EVE3_STATDEP_MASK)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_EVE3_STATDEP_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_EVE3_STATDEP_SHIFT  (21U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_EVE3_STATDEP_SHIFT          (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_EVE3_STATDEP_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_EVE3_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_EVE3_STATDEP_ENABLED        (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_EVE3_STATDEP_ENABLED)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_EVE3_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_EVE3_STATDEP_DISABLED       (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_EVE3_STATDEP_DISABLED)


#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_EVE4_STATDEP_MASK  (0x00400000U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_EVE4_STATDEP_MASK           (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_EVE4_STATDEP_MASK)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_EVE4_STATDEP_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_EVE4_STATDEP_SHIFT  (22U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_EVE4_STATDEP_SHIFT          (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_EVE4_STATDEP_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_EVE4_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_EVE4_STATDEP_ENABLED        (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_EVE4_STATDEP_ENABLED)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_EVE4_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_EVE4_STATDEP_DISABLED       (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_EVE4_STATDEP_DISABLED)


#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_IPU1_STATDEP_MASK  (0x00800000U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_IPU1_STATDEP_MASK           (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_IPU1_STATDEP_MASK)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_IPU1_STATDEP_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_IPU1_STATDEP_SHIFT  (23U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_IPU1_STATDEP_SHIFT          (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_IPU1_STATDEP_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_IPU1_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_IPU1_STATDEP_ENABLED        (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_IPU1_STATDEP_ENABLED)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_IPU1_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_IPU1_STATDEP_DISABLED       (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_IPU1_STATDEP_DISABLED)


#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_IPU_STATDEP_MASK  (0x01000000U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_IPU_STATDEP_MASK            (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_IPU_STATDEP_MASK)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_IPU_STATDEP_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_IPU_STATDEP_SHIFT  (24U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_IPU_STATDEP_SHIFT           (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_IPU_STATDEP_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_IPU_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_IPU_STATDEP_ENABLED         (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_IPU_STATDEP_ENABLED)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_IPU_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_IPU_STATDEP_DISABLED        (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_IPU_STATDEP_DISABLED)


#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_GMAC_STATDEP_MASK  (0x02000000U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_GMAC_STATDEP_MASK           (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_GMAC_STATDEP_MASK)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_GMAC_STATDEP_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_GMAC_STATDEP_SHIFT  (25U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_GMAC_STATDEP_SHIFT          (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_GMAC_STATDEP_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_GMAC_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_GMAC_STATDEP_ENABLED        (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_GMAC_STATDEP_ENABLED)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_GMAC_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_GMAC_STATDEP_DISABLED       (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_GMAC_STATDEP_DISABLED)


#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L4PER2_STATDEP_MASK  (0x04000000U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_L4PER2_STATDEP_MASK         (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L4PER2_STATDEP_MASK)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L4PER2_STATDEP_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L4PER2_STATDEP_SHIFT  (26U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_L4PER2_STATDEP_SHIFT        (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L4PER2_STATDEP_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L4PER2_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_L4PER2_STATDEP_ENABLED      (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L4PER2_STATDEP_ENABLED)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L4PER2_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_L4PER2_STATDEP_DISABLED     (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L4PER2_STATDEP_DISABLED)


#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L4PER3_STATDEP_MASK  (0x08000000U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_L4PER3_STATDEP_MASK         (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L4PER3_STATDEP_MASK)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L4PER3_STATDEP_RESETVAL  (0x00000001U)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L4PER3_STATDEP_SHIFT  (27U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_L4PER3_STATDEP_SHIFT        (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L4PER3_STATDEP_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L4PER3_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_L4PER3_STATDEP_ENABLED      (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L4PER3_STATDEP_ENABLED)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L4PER3_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_L4PER3_STATDEP_DISABLED     (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_L4PER3_STATDEP_DISABLED)


#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_VPE_STATDEP_MASK  (0x10000000U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_VPE_STATDEP_MASK            (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_VPE_STATDEP_MASK)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_VPE_STATDEP_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_VPE_STATDEP_SHIFT  (28U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_VPE_STATDEP_SHIFT           (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_VPE_STATDEP_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_VPE_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_VPE_STATDEP_ENABLED         (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_VPE_STATDEP_ENABLED)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_VPE_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_VPE_STATDEP_DISABLED        (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_VPE_STATDEP_DISABLED)


#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_ATL_STATDEP_MASK  (0x40000000U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_ATL_STATDEP_MASK            (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_ATL_STATDEP_MASK)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_ATL_STATDEP_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_ATL_STATDEP_SHIFT  (30U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_ATL_STATDEP_SHIFT           (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_ATL_STATDEP_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_ATL_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_ATL_STATDEP_ENABLED         (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_ATL_STATDEP_ENABLED)

#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_ATL_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_PCIE_STATICDEP_ATL_STATDEP_DISABLED        (CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_ATL_STATDEP_DISABLED)


#define CSL_L3INIT_CM_CORE_CM_PCIE_STATICDEP_REG_RESETVAL       (0x08000000U)

/* CM_PCIE_PCIESS1_CLKCTRL_REG */

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_IDLEST_MASK  (0x00030000U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS1_CLKCTRL_IDLEST_MASK           (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_IDLEST_MASK)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_IDLEST_RESETVAL  (0x00000003U)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_IDLEST_SHIFT  (16U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS1_CLKCTRL_IDLEST_SHIFT          (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_IDLEST_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_IDLEST_DISABLE  (0x00000003U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS1_CLKCTRL_IDLEST_DISABLE        (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_IDLEST_DISABLE)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_IDLEST_IDLE  (0x00000002U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS1_CLKCTRL_IDLEST_IDLE           (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_IDLEST_IDLE)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_IDLEST_FUNC  (0x00000000U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS1_CLKCTRL_IDLEST_FUNC           (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_IDLEST_FUNC)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_IDLEST_TRANS  (0x00000001U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS1_CLKCTRL_IDLEST_TRANS          (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_IDLEST_TRANS)


#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_STBYST_MASK  (0x00040000U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS1_CLKCTRL_STBYST_MASK           (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_STBYST_MASK)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_STBYST_RESETVAL  (0x00000001U)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_STBYST_SHIFT  (18U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS1_CLKCTRL_STBYST_SHIFT          (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_STBYST_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_STBYST_FUNC  (0x00000000U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS1_CLKCTRL_STBYST_FUNC           (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_STBYST_FUNC)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_STBYST_STANDBY  (0x00000001U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS1_CLKCTRL_STBYST_STANDBY        (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_STBYST_STANDBY)


#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_OPTFCLKEN_32KHZ_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS1_CLKCTRL_OPTFCLKEN_32KHZ_MASK  (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_OPTFCLKEN_32KHZ_MASK)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_OPTFCLKEN_32KHZ_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_OPTFCLKEN_32KHZ_SHIFT  (8U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS1_CLKCTRL_OPTFCLKEN_32KHZ_SHIFT  (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_OPTFCLKEN_32KHZ_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_OPTFCLKEN_32KHZ_FCLK_EN  (0x00000001U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS1_CLKCTRL_OPTFCLKEN_32KHZ_FCLK_EN  (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_OPTFCLKEN_32KHZ_FCLK_EN)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_OPTFCLKEN_32KHZ_FCLK_DIS  (0x00000000U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS1_CLKCTRL_OPTFCLKEN_32KHZ_FCLK_DIS  (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_OPTFCLKEN_32KHZ_FCLK_DIS)


#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_OPTFCLKEN_PCIEPHY_CLK_MASK  (0x00000200U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS1_CLKCTRL_OPTFCLKEN_PCIEPHY_CLK_MASK  (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_OPTFCLKEN_PCIEPHY_CLK_MASK)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_OPTFCLKEN_PCIEPHY_CLK_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_OPTFCLKEN_PCIEPHY_CLK_SHIFT  (9U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS1_CLKCTRL_OPTFCLKEN_PCIEPHY_CLK_SHIFT  (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_OPTFCLKEN_PCIEPHY_CLK_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_OPTFCLKEN_PCIEPHY_CLK_FCLK_EN  (0x00000001U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS1_CLKCTRL_OPTFCLKEN_PCIEPHY_CLK_FCLK_EN  (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_OPTFCLKEN_PCIEPHY_CLK_FCLK_EN)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_OPTFCLKEN_PCIEPHY_CLK_FCLK_DIS  (0x00000000U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS1_CLKCTRL_OPTFCLKEN_PCIEPHY_CLK_FCLK_DIS  (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_OPTFCLKEN_PCIEPHY_CLK_FCLK_DIS)


#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_OPTFCLKEN_PCIEPHY_CLK_DIV_MASK  (0x00000400U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS1_CLKCTRL_OPTFCLKEN_PCIEPHY_CLK_DIV_MASK  (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_OPTFCLKEN_PCIEPHY_CLK_DIV_MASK)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_OPTFCLKEN_PCIEPHY_CLK_DIV_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_OPTFCLKEN_PCIEPHY_CLK_DIV_SHIFT  (10U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS1_CLKCTRL_OPTFCLKEN_PCIEPHY_CLK_DIV_SHIFT  (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_OPTFCLKEN_PCIEPHY_CLK_DIV_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_OPTFCLKEN_PCIEPHY_CLK_DIV_FCLK_EN  (0x00000001U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS1_CLKCTRL_OPTFCLKEN_PCIEPHY_CLK_DIV_FCLK_EN  (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_OPTFCLKEN_PCIEPHY_CLK_DIV_FCLK_EN)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_OPTFCLKEN_PCIEPHY_CLK_DIV_FCLK_DIS  (0x00000000U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS1_CLKCTRL_OPTFCLKEN_PCIEPHY_CLK_DIV_FCLK_DIS  (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_OPTFCLKEN_PCIEPHY_CLK_DIV_FCLK_DIS)


#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_MODULEMODE_MASK  (0x00000003U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS1_CLKCTRL_MODULEMODE_MASK       (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_MODULEMODE_MASK)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_MODULEMODE_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_MODULEMODE_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS1_CLKCTRL_MODULEMODE_SHIFT      (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_MODULEMODE_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_MODULEMODE_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS1_CLKCTRL_MODULEMODE_DISABLED   (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_MODULEMODE_DISABLED)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_MODULEMODE_RESERVED_1  (0x00000001U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS1_CLKCTRL_MODULEMODE_RESERVED_1  (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_MODULEMODE_RESERVED_1)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_MODULEMODE_ENABLED  (0x00000002U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS1_CLKCTRL_MODULEMODE_ENABLED    (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_MODULEMODE_ENABLED)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_MODULEMODE_RESERVED  (0x00000003U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS1_CLKCTRL_MODULEMODE_RESERVED   (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_MODULEMODE_RESERVED)


#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS1_CLKCTRL_REG_RESETVAL  (0x00070000U)

/* CM_PCIE_PCIESS2_CLKCTRL_REG */

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_IDLEST_MASK  (0x00030000U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS2_CLKCTRL_IDLEST_MASK           (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_IDLEST_MASK)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_IDLEST_RESETVAL  (0x00000003U)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_IDLEST_SHIFT  (16U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS2_CLKCTRL_IDLEST_SHIFT          (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_IDLEST_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_IDLEST_DISABLE  (0x00000003U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS2_CLKCTRL_IDLEST_DISABLE        (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_IDLEST_DISABLE)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_IDLEST_IDLE  (0x00000002U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS2_CLKCTRL_IDLEST_IDLE           (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_IDLEST_IDLE)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_IDLEST_FUNC  (0x00000000U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS2_CLKCTRL_IDLEST_FUNC           (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_IDLEST_FUNC)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_IDLEST_TRANS  (0x00000001U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS2_CLKCTRL_IDLEST_TRANS          (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_IDLEST_TRANS)


#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_STBYST_MASK  (0x00040000U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS2_CLKCTRL_STBYST_MASK           (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_STBYST_MASK)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_STBYST_RESETVAL  (0x00000001U)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_STBYST_SHIFT  (18U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS2_CLKCTRL_STBYST_SHIFT          (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_STBYST_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_STBYST_FUNC  (0x00000000U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS2_CLKCTRL_STBYST_FUNC           (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_STBYST_FUNC)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_STBYST_STANDBY  (0x00000001U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS2_CLKCTRL_STBYST_STANDBY        (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_STBYST_STANDBY)


#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_OPTFCLKEN_32KHZ_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS2_CLKCTRL_OPTFCLKEN_32KHZ_MASK  (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_OPTFCLKEN_32KHZ_MASK)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_OPTFCLKEN_32KHZ_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_OPTFCLKEN_32KHZ_SHIFT  (8U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS2_CLKCTRL_OPTFCLKEN_32KHZ_SHIFT  (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_OPTFCLKEN_32KHZ_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_OPTFCLKEN_32KHZ_FCLK_EN  (0x00000001U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS2_CLKCTRL_OPTFCLKEN_32KHZ_FCLK_EN  (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_OPTFCLKEN_32KHZ_FCLK_EN)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_OPTFCLKEN_32KHZ_FCLK_DIS  (0x00000000U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS2_CLKCTRL_OPTFCLKEN_32KHZ_FCLK_DIS  (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_OPTFCLKEN_32KHZ_FCLK_DIS)


#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_OPTFCLKEN_PCIEPHY_CLK_MASK  (0x00000200U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS2_CLKCTRL_OPTFCLKEN_PCIEPHY_CLK_MASK  (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_OPTFCLKEN_PCIEPHY_CLK_MASK)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_OPTFCLKEN_PCIEPHY_CLK_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_OPTFCLKEN_PCIEPHY_CLK_SHIFT  (9U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS2_CLKCTRL_OPTFCLKEN_PCIEPHY_CLK_SHIFT  (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_OPTFCLKEN_PCIEPHY_CLK_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_OPTFCLKEN_PCIEPHY_CLK_FCLK_EN  (0x00000001U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS2_CLKCTRL_OPTFCLKEN_PCIEPHY_CLK_FCLK_EN  (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_OPTFCLKEN_PCIEPHY_CLK_FCLK_EN)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_OPTFCLKEN_PCIEPHY_CLK_FCLK_DIS  (0x00000000U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS2_CLKCTRL_OPTFCLKEN_PCIEPHY_CLK_FCLK_DIS  (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_OPTFCLKEN_PCIEPHY_CLK_FCLK_DIS)


#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_OPTFCLKEN_PCIEPHY_CLK_DIV_MASK  (0x00000400U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS2_CLKCTRL_OPTFCLKEN_PCIEPHY_CLK_DIV_MASK  (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_OPTFCLKEN_PCIEPHY_CLK_DIV_MASK)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_OPTFCLKEN_PCIEPHY_CLK_DIV_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_OPTFCLKEN_PCIEPHY_CLK_DIV_SHIFT  (10U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS2_CLKCTRL_OPTFCLKEN_PCIEPHY_CLK_DIV_SHIFT  (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_OPTFCLKEN_PCIEPHY_CLK_DIV_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_OPTFCLKEN_PCIEPHY_CLK_DIV_FCLK_EN  (0x00000001U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS2_CLKCTRL_OPTFCLKEN_PCIEPHY_CLK_DIV_FCLK_EN  (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_OPTFCLKEN_PCIEPHY_CLK_DIV_FCLK_EN)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_OPTFCLKEN_PCIEPHY_CLK_DIV_FCLK_DIS  (0x00000000U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS2_CLKCTRL_OPTFCLKEN_PCIEPHY_CLK_DIV_FCLK_DIS  (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_OPTFCLKEN_PCIEPHY_CLK_DIV_FCLK_DIS)


#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_MODULEMODE_MASK  (0x00000003U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS2_CLKCTRL_MODULEMODE_MASK       (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_MODULEMODE_MASK)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_MODULEMODE_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_MODULEMODE_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS2_CLKCTRL_MODULEMODE_SHIFT      (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_MODULEMODE_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_MODULEMODE_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS2_CLKCTRL_MODULEMODE_DISABLED   (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_MODULEMODE_DISABLED)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_MODULEMODE_RESERVED_1  (0x00000001U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS2_CLKCTRL_MODULEMODE_RESERVED_1  (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_MODULEMODE_RESERVED_1)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_MODULEMODE_ENABLED  (0x00000002U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS2_CLKCTRL_MODULEMODE_ENABLED    (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_MODULEMODE_ENABLED)

#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_MODULEMODE_RESERVED  (0x00000003U)
/* Below define for backward compatibility */
#define CM_PCIE_PCIESS2_CLKCTRL_MODULEMODE_RESERVED   (CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_MODULEMODE_RESERVED)


#define CSL_L3INIT_CM_CORE_CM_PCIE_PCIESS2_CLKCTRL_REG_RESETVAL  (0x00070000U)

/* CM_GMAC_CLKSTCTRL_REG */

#define CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKTRCTRL_MASK  (0x00000003U)
/* Below define for backward compatibility */
#define CM_GMAC_CLKSTCTRL_CLKTRCTRL_MASK              (CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKTRCTRL_MASK)

#define CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKTRCTRL_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKTRCTRL_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_GMAC_CLKSTCTRL_CLKTRCTRL_SHIFT             (CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKTRCTRL_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKTRCTRL_NO_SLEEP  (0x00000000U)
/* Below define for backward compatibility */
#define CM_GMAC_CLKSTCTRL_CLKTRCTRL_NO_SLEEP          (CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKTRCTRL_NO_SLEEP)

#define CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKTRCTRL_SW_SLEEP  (0x00000001U)
/* Below define for backward compatibility */
#define CM_GMAC_CLKSTCTRL_CLKTRCTRL_SW_SLEEP          (CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKTRCTRL_SW_SLEEP)

#define CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKTRCTRL_SW_WKUP  (0x00000002U)
/* Below define for backward compatibility */
#define CM_GMAC_CLKSTCTRL_CLKTRCTRL_SW_WKUP           (CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKTRCTRL_SW_WKUP)

#define CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKTRCTRL_HW_AUTO  (0x00000003U)
/* Below define for backward compatibility */
#define CM_GMAC_CLKSTCTRL_CLKTRCTRL_HW_AUTO           (CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKTRCTRL_HW_AUTO)


#define CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKACTIVITY_GMII_250MHZ_CLK_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define CM_GMAC_CLKSTCTRL_CLKACTIVITY_GMII_250MHZ_CLK_MASK  (CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKACTIVITY_GMII_250MHZ_CLK_MASK)

#define CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKACTIVITY_GMII_250MHZ_CLK_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKACTIVITY_GMII_250MHZ_CLK_SHIFT  (8U)
/* Below define for backward compatibility */
#define CM_GMAC_CLKSTCTRL_CLKACTIVITY_GMII_250MHZ_CLK_SHIFT  (CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKACTIVITY_GMII_250MHZ_CLK_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKACTIVITY_GMII_250MHZ_CLK_INACT  (0x00000000U)
/* Below define for backward compatibility */
#define CM_GMAC_CLKSTCTRL_CLKACTIVITY_GMII_250MHZ_CLK_INACT  (CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKACTIVITY_GMII_250MHZ_CLK_INACT)

#define CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKACTIVITY_GMII_250MHZ_CLK_ACT  (0x00000001U)
/* Below define for backward compatibility */
#define CM_GMAC_CLKSTCTRL_CLKACTIVITY_GMII_250MHZ_CLK_ACT  (CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKACTIVITY_GMII_250MHZ_CLK_ACT)


#define CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKACTIVITY_RGMII_5MHZ_CLK_MASK  (0x00000200U)
/* Below define for backward compatibility */
#define CM_GMAC_CLKSTCTRL_CLKACTIVITY_RGMII_5MHZ_CLK_MASK  (CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKACTIVITY_RGMII_5MHZ_CLK_MASK)

#define CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKACTIVITY_RGMII_5MHZ_CLK_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKACTIVITY_RGMII_5MHZ_CLK_SHIFT  (9U)
/* Below define for backward compatibility */
#define CM_GMAC_CLKSTCTRL_CLKACTIVITY_RGMII_5MHZ_CLK_SHIFT  (CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKACTIVITY_RGMII_5MHZ_CLK_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKACTIVITY_RGMII_5MHZ_CLK_INACT  (0x00000000U)
/* Below define for backward compatibility */
#define CM_GMAC_CLKSTCTRL_CLKACTIVITY_RGMII_5MHZ_CLK_INACT  (CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKACTIVITY_RGMII_5MHZ_CLK_INACT)

#define CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKACTIVITY_RGMII_5MHZ_CLK_ACT  (0x00000001U)
/* Below define for backward compatibility */
#define CM_GMAC_CLKSTCTRL_CLKACTIVITY_RGMII_5MHZ_CLK_ACT  (CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKACTIVITY_RGMII_5MHZ_CLK_ACT)


#define CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKACTIVITY_GMAC_RFT_CLK_MASK  (0x00000800U)
/* Below define for backward compatibility */
#define CM_GMAC_CLKSTCTRL_CLKACTIVITY_GMAC_RFT_CLK_MASK  (CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKACTIVITY_GMAC_RFT_CLK_MASK)

#define CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKACTIVITY_GMAC_RFT_CLK_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKACTIVITY_GMAC_RFT_CLK_SHIFT  (11U)
/* Below define for backward compatibility */
#define CM_GMAC_CLKSTCTRL_CLKACTIVITY_GMAC_RFT_CLK_SHIFT  (CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKACTIVITY_GMAC_RFT_CLK_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKACTIVITY_GMAC_RFT_CLK_INACT  (0x00000000U)
/* Below define for backward compatibility */
#define CM_GMAC_CLKSTCTRL_CLKACTIVITY_GMAC_RFT_CLK_INACT  (CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKACTIVITY_GMAC_RFT_CLK_INACT)

#define CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKACTIVITY_GMAC_RFT_CLK_ACT  (0x00000001U)
/* Below define for backward compatibility */
#define CM_GMAC_CLKSTCTRL_CLKACTIVITY_GMAC_RFT_CLK_ACT  (CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKACTIVITY_GMAC_RFT_CLK_ACT)


#define CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKACTIVITY_GMAC_MAIN_CLK_MASK  (0x00001000U)
/* Below define for backward compatibility */
#define CM_GMAC_CLKSTCTRL_CLKACTIVITY_GMAC_MAIN_CLK_MASK  (CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKACTIVITY_GMAC_MAIN_CLK_MASK)

#define CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKACTIVITY_GMAC_MAIN_CLK_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKACTIVITY_GMAC_MAIN_CLK_SHIFT  (12U)
/* Below define for backward compatibility */
#define CM_GMAC_CLKSTCTRL_CLKACTIVITY_GMAC_MAIN_CLK_SHIFT  (CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKACTIVITY_GMAC_MAIN_CLK_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKACTIVITY_GMAC_MAIN_CLK_INACT  (0x00000000U)
/* Below define for backward compatibility */
#define CM_GMAC_CLKSTCTRL_CLKACTIVITY_GMAC_MAIN_CLK_INACT  (CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKACTIVITY_GMAC_MAIN_CLK_INACT)

#define CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKACTIVITY_GMAC_MAIN_CLK_ACT  (0x00000001U)
/* Below define for backward compatibility */
#define CM_GMAC_CLKSTCTRL_CLKACTIVITY_GMAC_MAIN_CLK_ACT  (CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKACTIVITY_GMAC_MAIN_CLK_ACT)


#define CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKACTIVITY_RMII_50MHZ_CLK_MASK  (0x00000400U)
/* Below define for backward compatibility */
#define CM_GMAC_CLKSTCTRL_CLKACTIVITY_RMII_50MHZ_CLK_MASK  (CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKACTIVITY_RMII_50MHZ_CLK_MASK)

#define CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKACTIVITY_RMII_50MHZ_CLK_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKACTIVITY_RMII_50MHZ_CLK_SHIFT  (10U)
/* Below define for backward compatibility */
#define CM_GMAC_CLKSTCTRL_CLKACTIVITY_RMII_50MHZ_CLK_SHIFT  (CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKACTIVITY_RMII_50MHZ_CLK_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKACTIVITY_RMII_50MHZ_CLK_INACT  (0x00000000U)
/* Below define for backward compatibility */
#define CM_GMAC_CLKSTCTRL_CLKACTIVITY_RMII_50MHZ_CLK_INACT  (CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKACTIVITY_RMII_50MHZ_CLK_INACT)

#define CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKACTIVITY_RMII_50MHZ_CLK_ACT  (0x00000001U)
/* Below define for backward compatibility */
#define CM_GMAC_CLKSTCTRL_CLKACTIVITY_RMII_50MHZ_CLK_ACT  (CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_CLKACTIVITY_RMII_50MHZ_CLK_ACT)


#define CSL_L3INIT_CM_CORE_CM_GMAC_CLKSTCTRL_REG_RESETVAL       (0x00000000U)

/* CM_GMAC_STATICDEP_REG */

#define CSL_L3INIT_CM_CORE_CM_GMAC_STATICDEP_REG_EMIF_STATDEP_MASK  (0x00000010U)
/* Below define for backward compatibility */
#define CM_GMAC_STATICDEP_EMIF_STATDEP_MASK           (CSL_L3INIT_CM_CORE_CM_GMAC_STATICDEP_REG_EMIF_STATDEP_MASK)

#define CSL_L3INIT_CM_CORE_CM_GMAC_STATICDEP_REG_EMIF_STATDEP_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_GMAC_STATICDEP_REG_EMIF_STATDEP_SHIFT  (4U)
/* Below define for backward compatibility */
#define CM_GMAC_STATICDEP_EMIF_STATDEP_SHIFT          (CSL_L3INIT_CM_CORE_CM_GMAC_STATICDEP_REG_EMIF_STATDEP_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_GMAC_STATICDEP_REG_EMIF_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_GMAC_STATICDEP_EMIF_STATDEP_ENABLED        (CSL_L3INIT_CM_CORE_CM_GMAC_STATICDEP_REG_EMIF_STATDEP_ENABLED)

#define CSL_L3INIT_CM_CORE_CM_GMAC_STATICDEP_REG_EMIF_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_GMAC_STATICDEP_EMIF_STATDEP_DISABLED       (CSL_L3INIT_CM_CORE_CM_GMAC_STATICDEP_REG_EMIF_STATDEP_DISABLED)


#define CSL_L3INIT_CM_CORE_CM_GMAC_STATICDEP_REG_L3MAIN1_STATDEP_MASK  (0x00000020U)
/* Below define for backward compatibility */
#define CM_GMAC_STATICDEP_L3MAIN1_STATDEP_MASK        (CSL_L3INIT_CM_CORE_CM_GMAC_STATICDEP_REG_L3MAIN1_STATDEP_MASK)

#define CSL_L3INIT_CM_CORE_CM_GMAC_STATICDEP_REG_L3MAIN1_STATDEP_RESETVAL  (0x00000001U)

#define CSL_L3INIT_CM_CORE_CM_GMAC_STATICDEP_REG_L3MAIN1_STATDEP_SHIFT  (5U)
/* Below define for backward compatibility */
#define CM_GMAC_STATICDEP_L3MAIN1_STATDEP_SHIFT       (CSL_L3INIT_CM_CORE_CM_GMAC_STATICDEP_REG_L3MAIN1_STATDEP_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_GMAC_STATICDEP_REG_L3MAIN1_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_GMAC_STATICDEP_L3MAIN1_STATDEP_ENABLED     (CSL_L3INIT_CM_CORE_CM_GMAC_STATICDEP_REG_L3MAIN1_STATDEP_ENABLED)


#define CSL_L3INIT_CM_CORE_CM_GMAC_STATICDEP_REG_L4PER2_STATDEP_MASK  (0x04000000U)
/* Below define for backward compatibility */
#define CM_GMAC_STATICDEP_L4PER2_STATDEP_MASK         (CSL_L3INIT_CM_CORE_CM_GMAC_STATICDEP_REG_L4PER2_STATDEP_MASK)

#define CSL_L3INIT_CM_CORE_CM_GMAC_STATICDEP_REG_L4PER2_STATDEP_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_GMAC_STATICDEP_REG_L4PER2_STATDEP_SHIFT  (26U)
/* Below define for backward compatibility */
#define CM_GMAC_STATICDEP_L4PER2_STATDEP_SHIFT        (CSL_L3INIT_CM_CORE_CM_GMAC_STATICDEP_REG_L4PER2_STATDEP_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_GMAC_STATICDEP_REG_L4PER2_STATDEP_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_GMAC_STATICDEP_L4PER2_STATDEP_ENABLED      (CSL_L3INIT_CM_CORE_CM_GMAC_STATICDEP_REG_L4PER2_STATDEP_ENABLED)

#define CSL_L3INIT_CM_CORE_CM_GMAC_STATICDEP_REG_L4PER2_STATDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_GMAC_STATICDEP_L4PER2_STATDEP_DISABLED     (CSL_L3INIT_CM_CORE_CM_GMAC_STATICDEP_REG_L4PER2_STATDEP_DISABLED)


#define CSL_L3INIT_CM_CORE_CM_GMAC_STATICDEP_REG_RESETVAL       (0x00000020U)

/* CM_GMAC_DYNAMICDEP_REG */

#define CSL_L3INIT_CM_CORE_CM_GMAC_DYNAMICDEP_REG_L3MAIN1_DYNDEP_MASK  (0x00000020U)
/* Below define for backward compatibility */
#define CM_GMAC_DYNAMICDEP_L3MAIN1_DYNDEP_MASK        (CSL_L3INIT_CM_CORE_CM_GMAC_DYNAMICDEP_REG_L3MAIN1_DYNDEP_MASK)

#define CSL_L3INIT_CM_CORE_CM_GMAC_DYNAMICDEP_REG_L3MAIN1_DYNDEP_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_GMAC_DYNAMICDEP_REG_L3MAIN1_DYNDEP_SHIFT  (5U)
/* Below define for backward compatibility */
#define CM_GMAC_DYNAMICDEP_L3MAIN1_DYNDEP_SHIFT       (CSL_L3INIT_CM_CORE_CM_GMAC_DYNAMICDEP_REG_L3MAIN1_DYNDEP_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_GMAC_DYNAMICDEP_REG_L3MAIN1_DYNDEP_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_GMAC_DYNAMICDEP_L3MAIN1_DYNDEP_DISABLED    (CSL_L3INIT_CM_CORE_CM_GMAC_DYNAMICDEP_REG_L3MAIN1_DYNDEP_DISABLED)


#define CSL_L3INIT_CM_CORE_CM_GMAC_DYNAMICDEP_REG_RESETVAL      (0x00000000U)

/* CM_GMAC_GMAC_CLKCTRL_REG */

#define CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_CLKSEL_REF_MASK  (0x01000000U)
/* Below define for backward compatibility */
#define CM_GMAC_GMAC_CLKCTRL_CLKSEL_REF_MASK          (CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_CLKSEL_REF_MASK)

#define CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_CLKSEL_REF_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_CLKSEL_REF_SHIFT  (24U)
/* Below define for backward compatibility */
#define CM_GMAC_GMAC_CLKCTRL_CLKSEL_REF_SHIFT         (CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_CLKSEL_REF_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_CLKSEL_REF_SEL_GMAC_RMII_HS_CLK  (0x00000000U)
/* Below define for backward compatibility */
#define CM_GMAC_GMAC_CLKCTRL_CLKSEL_REF_SEL_GMAC_RMII_HS_CLK  (CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_CLKSEL_REF_SEL_GMAC_RMII_HS_CLK)

#define CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_CLKSEL_REF_SEL_GMAC_RMII_CLK  (0x00000001U)
/* Below define for backward compatibility */
#define CM_GMAC_GMAC_CLKCTRL_CLKSEL_REF_SEL_GMAC_RMII_CLK  (CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_CLKSEL_REF_SEL_GMAC_RMII_CLK)


#define CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_IDLEST_MASK  (0x00030000U)
/* Below define for backward compatibility */
#define CM_GMAC_GMAC_CLKCTRL_IDLEST_MASK              (CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_IDLEST_MASK)

#define CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_IDLEST_RESETVAL  (0x00000003U)

#define CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_IDLEST_SHIFT  (16U)
/* Below define for backward compatibility */
#define CM_GMAC_GMAC_CLKCTRL_IDLEST_SHIFT             (CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_IDLEST_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_IDLEST_DISABLE  (0x00000003U)
/* Below define for backward compatibility */
#define CM_GMAC_GMAC_CLKCTRL_IDLEST_DISABLE           (CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_IDLEST_DISABLE)

#define CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_IDLEST_IDLE  (0x00000002U)
/* Below define for backward compatibility */
#define CM_GMAC_GMAC_CLKCTRL_IDLEST_IDLE              (CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_IDLEST_IDLE)

#define CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_IDLEST_FUNC  (0x00000000U)
/* Below define for backward compatibility */
#define CM_GMAC_GMAC_CLKCTRL_IDLEST_FUNC              (CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_IDLEST_FUNC)

#define CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_IDLEST_TRANS  (0x00000001U)
/* Below define for backward compatibility */
#define CM_GMAC_GMAC_CLKCTRL_IDLEST_TRANS             (CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_IDLEST_TRANS)


#define CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_STBYST_MASK  (0x00040000U)
/* Below define for backward compatibility */
#define CM_GMAC_GMAC_CLKCTRL_STBYST_MASK              (CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_STBYST_MASK)

#define CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_STBYST_RESETVAL  (0x00000001U)

#define CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_STBYST_SHIFT  (18U)
/* Below define for backward compatibility */
#define CM_GMAC_GMAC_CLKCTRL_STBYST_SHIFT             (CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_STBYST_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_STBYST_FUNC  (0x00000000U)
/* Below define for backward compatibility */
#define CM_GMAC_GMAC_CLKCTRL_STBYST_FUNC              (CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_STBYST_FUNC)

#define CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_STBYST_STANDBY  (0x00000001U)
/* Below define for backward compatibility */
#define CM_GMAC_GMAC_CLKCTRL_STBYST_STANDBY           (CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_STBYST_STANDBY)


#define CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_MODULEMODE_MASK  (0x00000003U)
/* Below define for backward compatibility */
#define CM_GMAC_GMAC_CLKCTRL_MODULEMODE_MASK          (CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_MODULEMODE_MASK)

#define CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_MODULEMODE_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_MODULEMODE_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_GMAC_GMAC_CLKCTRL_MODULEMODE_SHIFT         (CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_MODULEMODE_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_MODULEMODE_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_GMAC_GMAC_CLKCTRL_MODULEMODE_DISABLED      (CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_MODULEMODE_DISABLED)

#define CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_MODULEMODE_RESERVED_1  (0x00000001U)
/* Below define for backward compatibility */
#define CM_GMAC_GMAC_CLKCTRL_MODULEMODE_RESERVED_1    (CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_MODULEMODE_RESERVED_1)

#define CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_MODULEMODE_ENABLED  (0x00000002U)
/* Below define for backward compatibility */
#define CM_GMAC_GMAC_CLKCTRL_MODULEMODE_ENABLED       (CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_MODULEMODE_ENABLED)

#define CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_MODULEMODE_RESERVED  (0x00000003U)
/* Below define for backward compatibility */
#define CM_GMAC_GMAC_CLKCTRL_MODULEMODE_RESERVED      (CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_MODULEMODE_RESERVED)


#define CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_CLKSEL_RFT_MASK  (0x0E000000U)
/* Below define for backward compatibility */
#define CM_GMAC_GMAC_CLKCTRL_CLKSEL_RFT_MASK          (CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_CLKSEL_RFT_MASK)

#define CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_CLKSEL_RFT_RESETVAL  (0x00000004U)

#define CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_CLKSEL_RFT_SHIFT  (25U)
/* Below define for backward compatibility */
#define CM_GMAC_GMAC_CLKCTRL_CLKSEL_RFT_SHIFT         (CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_CLKSEL_RFT_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_CLKSEL_RFT_SEL_VIDEO1_CLK  (0x00000000U)
/* Below define for backward compatibility */
#define CM_GMAC_GMAC_CLKCTRL_CLKSEL_RFT_SEL_VIDEO1_CLK  (CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_CLKSEL_RFT_SEL_VIDEO1_CLK)

#define CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_CLKSEL_RFT_SEL_VIDEO2_CLK  (0x00000001U)
/* Below define for backward compatibility */
#define CM_GMAC_GMAC_CLKCTRL_CLKSEL_RFT_SEL_VIDEO2_CLK  (CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_CLKSEL_RFT_SEL_VIDEO2_CLK)

#define CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_CLKSEL_RFT_SEL_PER_ABE_X1_GFCLK  (0x00000002U)
/* Below define for backward compatibility */
#define CM_GMAC_GMAC_CLKCTRL_CLKSEL_RFT_SEL_PER_ABE_X1_GFCLK  (CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_CLKSEL_RFT_SEL_PER_ABE_X1_GFCLK)

#define CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_CLKSEL_RFT_SEL_HDMI_CLK  (0x00000003U)
/* Below define for backward compatibility */
#define CM_GMAC_GMAC_CLKCTRL_CLKSEL_RFT_SEL_HDMI_CLK  (CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_CLKSEL_RFT_SEL_HDMI_CLK)

#define CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_CLKSEL_RFT_SEL_L3_ICLK  (0x00000004U)
/* Below define for backward compatibility */
#define CM_GMAC_GMAC_CLKCTRL_CLKSEL_RFT_SEL_L3_ICLK   (CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_CLKSEL_RFT_SEL_L3_ICLK)

#define CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_CLKSEL_RFT_RESERVED  (0x00000005U)
/* Below define for backward compatibility */
#define CM_GMAC_GMAC_CLKCTRL_CLKSEL_RFT_RESERVED      (CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_CLKSEL_RFT_RESERVED)

#define CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_CLKSEL_RFT_RESERVED1  (0x00000006U)
/* Below define for backward compatibility */
#define CM_GMAC_GMAC_CLKCTRL_CLKSEL_RFT_RESERVED1     (CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_CLKSEL_RFT_RESERVED1)

#define CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_CLKSEL_RFT_RESERVED2  (0x00000007U)
/* Below define for backward compatibility */
#define CM_GMAC_GMAC_CLKCTRL_CLKSEL_RFT_RESERVED2     (CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_CLKSEL_RFT_RESERVED2)


#define CSL_L3INIT_CM_CORE_CM_GMAC_GMAC_CLKCTRL_REG_RESETVAL    (0x08070000U)

/* CM_L3INIT_OCP2SCP1_CLKCTRL_REG */

#define CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP1_CLKCTRL_REG_IDLEST_MASK  (0x00030000U)
/* Below define for backward compatibility */
#define CM_L3INIT_OCP2SCP1_CLKCTRL_IDLEST_MASK        (CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP1_CLKCTRL_REG_IDLEST_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP1_CLKCTRL_REG_IDLEST_RESETVAL  (0x00000003U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP1_CLKCTRL_REG_IDLEST_SHIFT  (16U)
/* Below define for backward compatibility */
#define CM_L3INIT_OCP2SCP1_CLKCTRL_IDLEST_SHIFT       (CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP1_CLKCTRL_REG_IDLEST_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP1_CLKCTRL_REG_IDLEST_DISABLE  (0x00000003U)
/* Below define for backward compatibility */
#define CM_L3INIT_OCP2SCP1_CLKCTRL_IDLEST_DISABLE     (CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP1_CLKCTRL_REG_IDLEST_DISABLE)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP1_CLKCTRL_REG_IDLEST_IDLE  (0x00000002U)
/* Below define for backward compatibility */
#define CM_L3INIT_OCP2SCP1_CLKCTRL_IDLEST_IDLE        (CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP1_CLKCTRL_REG_IDLEST_IDLE)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP1_CLKCTRL_REG_IDLEST_FUNC  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_OCP2SCP1_CLKCTRL_IDLEST_FUNC        (CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP1_CLKCTRL_REG_IDLEST_FUNC)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP1_CLKCTRL_REG_IDLEST_TRANS  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_OCP2SCP1_CLKCTRL_IDLEST_TRANS       (CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP1_CLKCTRL_REG_IDLEST_TRANS)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP1_CLKCTRL_REG_MODULEMODE_MASK  (0x00000003U)
/* Below define for backward compatibility */
#define CM_L3INIT_OCP2SCP1_CLKCTRL_MODULEMODE_MASK    (CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP1_CLKCTRL_REG_MODULEMODE_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP1_CLKCTRL_REG_MODULEMODE_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP1_CLKCTRL_REG_MODULEMODE_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_L3INIT_OCP2SCP1_CLKCTRL_MODULEMODE_SHIFT   (CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP1_CLKCTRL_REG_MODULEMODE_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP1_CLKCTRL_REG_MODULEMODE_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_OCP2SCP1_CLKCTRL_MODULEMODE_DISABLED  (CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP1_CLKCTRL_REG_MODULEMODE_DISABLED)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP1_CLKCTRL_REG_MODULEMODE_AUTO  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_OCP2SCP1_CLKCTRL_MODULEMODE_AUTO    (CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP1_CLKCTRL_REG_MODULEMODE_AUTO)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP1_CLKCTRL_REG_MODULEMODE_RESERVED_2  (0x00000002U)
/* Below define for backward compatibility */
#define CM_L3INIT_OCP2SCP1_CLKCTRL_MODULEMODE_RESERVED_2  (CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP1_CLKCTRL_REG_MODULEMODE_RESERVED_2)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP1_CLKCTRL_REG_MODULEMODE_RESERVED  (0x00000003U)
/* Below define for backward compatibility */
#define CM_L3INIT_OCP2SCP1_CLKCTRL_MODULEMODE_RESERVED  (CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP1_CLKCTRL_REG_MODULEMODE_RESERVED)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP1_CLKCTRL_REG_RESETVAL  (0x00030000U)

/* CM_L3INIT_OCP2SCP3_CLKCTRL_REG */

#define CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP3_CLKCTRL_REG_IDLEST_MASK  (0x00030000U)
/* Below define for backward compatibility */
#define CM_L3INIT_OCP2SCP3_CLKCTRL_IDLEST_MASK        (CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP3_CLKCTRL_REG_IDLEST_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP3_CLKCTRL_REG_IDLEST_RESETVAL  (0x00000003U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP3_CLKCTRL_REG_IDLEST_SHIFT  (16U)
/* Below define for backward compatibility */
#define CM_L3INIT_OCP2SCP3_CLKCTRL_IDLEST_SHIFT       (CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP3_CLKCTRL_REG_IDLEST_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP3_CLKCTRL_REG_IDLEST_DISABLE  (0x00000003U)
/* Below define for backward compatibility */
#define CM_L3INIT_OCP2SCP3_CLKCTRL_IDLEST_DISABLE     (CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP3_CLKCTRL_REG_IDLEST_DISABLE)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP3_CLKCTRL_REG_IDLEST_IDLE  (0x00000002U)
/* Below define for backward compatibility */
#define CM_L3INIT_OCP2SCP3_CLKCTRL_IDLEST_IDLE        (CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP3_CLKCTRL_REG_IDLEST_IDLE)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP3_CLKCTRL_REG_IDLEST_FUNC  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_OCP2SCP3_CLKCTRL_IDLEST_FUNC        (CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP3_CLKCTRL_REG_IDLEST_FUNC)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP3_CLKCTRL_REG_IDLEST_TRANS  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_OCP2SCP3_CLKCTRL_IDLEST_TRANS       (CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP3_CLKCTRL_REG_IDLEST_TRANS)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP3_CLKCTRL_REG_MODULEMODE_MASK  (0x00000003U)
/* Below define for backward compatibility */
#define CM_L3INIT_OCP2SCP3_CLKCTRL_MODULEMODE_MASK    (CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP3_CLKCTRL_REG_MODULEMODE_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP3_CLKCTRL_REG_MODULEMODE_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP3_CLKCTRL_REG_MODULEMODE_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_L3INIT_OCP2SCP3_CLKCTRL_MODULEMODE_SHIFT   (CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP3_CLKCTRL_REG_MODULEMODE_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP3_CLKCTRL_REG_MODULEMODE_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_OCP2SCP3_CLKCTRL_MODULEMODE_DISABLED  (CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP3_CLKCTRL_REG_MODULEMODE_DISABLED)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP3_CLKCTRL_REG_MODULEMODE_AUTO  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_OCP2SCP3_CLKCTRL_MODULEMODE_AUTO    (CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP3_CLKCTRL_REG_MODULEMODE_AUTO)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP3_CLKCTRL_REG_MODULEMODE_RESERVED_2  (0x00000002U)
/* Below define for backward compatibility */
#define CM_L3INIT_OCP2SCP3_CLKCTRL_MODULEMODE_RESERVED_2  (CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP3_CLKCTRL_REG_MODULEMODE_RESERVED_2)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP3_CLKCTRL_REG_MODULEMODE_RESERVED  (0x00000003U)
/* Below define for backward compatibility */
#define CM_L3INIT_OCP2SCP3_CLKCTRL_MODULEMODE_RESERVED  (CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP3_CLKCTRL_REG_MODULEMODE_RESERVED)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_OCP2SCP3_CLKCTRL_REG_RESETVAL  (0x00030000U)

/* CM_L3INIT_USB_OTG_SS1_CLKCTRL_REG */

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS1_CLKCTRL_REG_IDLEST_MASK  (0x00030000U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS1_CLKCTRL_IDLEST_MASK     (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS1_CLKCTRL_REG_IDLEST_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS1_CLKCTRL_REG_IDLEST_RESETVAL  (0x00000003U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS1_CLKCTRL_REG_IDLEST_SHIFT  (16U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS1_CLKCTRL_IDLEST_SHIFT    (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS1_CLKCTRL_REG_IDLEST_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS1_CLKCTRL_REG_IDLEST_DISABLE  (0x00000003U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS1_CLKCTRL_IDLEST_DISABLE  (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS1_CLKCTRL_REG_IDLEST_DISABLE)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS1_CLKCTRL_REG_IDLEST_IDLE  (0x00000002U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS1_CLKCTRL_IDLEST_IDLE     (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS1_CLKCTRL_REG_IDLEST_IDLE)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS1_CLKCTRL_REG_IDLEST_FUNC  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS1_CLKCTRL_IDLEST_FUNC     (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS1_CLKCTRL_REG_IDLEST_FUNC)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS1_CLKCTRL_REG_IDLEST_TRANS  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS1_CLKCTRL_IDLEST_TRANS    (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS1_CLKCTRL_REG_IDLEST_TRANS)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS1_CLKCTRL_REG_STBYST_MASK  (0x00040000U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS1_CLKCTRL_STBYST_MASK     (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS1_CLKCTRL_REG_STBYST_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS1_CLKCTRL_REG_STBYST_RESETVAL  (0x00000001U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS1_CLKCTRL_REG_STBYST_SHIFT  (18U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS1_CLKCTRL_STBYST_SHIFT    (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS1_CLKCTRL_REG_STBYST_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS1_CLKCTRL_REG_STBYST_FUNC  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS1_CLKCTRL_STBYST_FUNC     (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS1_CLKCTRL_REG_STBYST_FUNC)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS1_CLKCTRL_REG_STBYST_STANDBY  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS1_CLKCTRL_STBYST_STANDBY  (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS1_CLKCTRL_REG_STBYST_STANDBY)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS1_CLKCTRL_REG_MODULEMODE_MASK  (0x00000003U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS1_CLKCTRL_MODULEMODE_MASK  (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS1_CLKCTRL_REG_MODULEMODE_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS1_CLKCTRL_REG_MODULEMODE_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS1_CLKCTRL_REG_MODULEMODE_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS1_CLKCTRL_MODULEMODE_SHIFT  (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS1_CLKCTRL_REG_MODULEMODE_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS1_CLKCTRL_REG_MODULEMODE_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS1_CLKCTRL_MODULEMODE_DISABLED  (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS1_CLKCTRL_REG_MODULEMODE_DISABLED)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS1_CLKCTRL_REG_MODULEMODE_AUTO  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS1_CLKCTRL_MODULEMODE_AUTO  (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS1_CLKCTRL_REG_MODULEMODE_AUTO)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS1_CLKCTRL_REG_MODULEMODE_RESERVED_2  (0x00000002U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS1_CLKCTRL_MODULEMODE_RESERVED_2  (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS1_CLKCTRL_REG_MODULEMODE_RESERVED_2)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS1_CLKCTRL_REG_MODULEMODE_RESERVED  (0x00000003U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS1_CLKCTRL_MODULEMODE_RESERVED  (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS1_CLKCTRL_REG_MODULEMODE_RESERVED)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS1_CLKCTRL_REG_OPTFCLKEN_REFCLK960M_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS1_CLKCTRL_OPTFCLKEN_REFCLK960M_MASK  (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS1_CLKCTRL_REG_OPTFCLKEN_REFCLK960M_MASK)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS1_CLKCTRL_REG_OPTFCLKEN_REFCLK960M_RESETVAL  (0x00000000U)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS1_CLKCTRL_REG_OPTFCLKEN_REFCLK960M_SHIFT  (8U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS1_CLKCTRL_OPTFCLKEN_REFCLK960M_SHIFT  (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS1_CLKCTRL_REG_OPTFCLKEN_REFCLK960M_SHIFT)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS1_CLKCTRL_REG_OPTFCLKEN_REFCLK960M_FCLK_EN  (0x00000001U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS1_CLKCTRL_OPTFCLKEN_REFCLK960M_FCLK_EN  (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS1_CLKCTRL_REG_OPTFCLKEN_REFCLK960M_FCLK_EN)

#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS1_CLKCTRL_REG_OPTFCLKEN_REFCLK960M_FCLK_DIS  (0x00000000U)
/* Below define for backward compatibility */
#define CM_L3INIT_USB_OTG_SS1_CLKCTRL_OPTFCLKEN_REFCLK960M_FCLK_DIS  (CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS1_CLKCTRL_REG_OPTFCLKEN_REFCLK960M_FCLK_DIS)


#define CSL_L3INIT_CM_CORE_CM_L3INIT_USB_OTG_SS1_CLKCTRL_REG_RESETVAL  (0x00070000U)

#ifdef __cplusplus
}
#endif
#endif
