<HTML>
<!-- created Dec 13 2011 from powerpc.texi line 198 via texi2www -->
<BODY BGCOLOR="FFFFFF">
<A HREF="http://www.rtems.com" target="Text Frame">
  <IMG align=right BORDER=0 SRC="../images/rtems_logo.jpg" ALT="RTEMS Logo"> </A>
<H1>RTEMS 4.10.2 On-Line Library</H1>
<HR>
<HEAD>
<TITLE>PowerPC Specific Information Debug Model</TITLE>
<LINK REL="Precedes" HREF="cpu_supplement00147.html">
<LINK REV="Precedes" HREF="cpu_supplement00145.html">
<LINK REV="Subdocument" HREF="cpu_supplement00132.html">
<LINK REV="Library" HREF="../index.html">
</HEAD><BODY><P>
<A HREF="cpu_supplement00145.html"><IMG ALIGN=MIDDLE SRC="../images/prev-arrow.gif" ALT="PREV"></A>
<A HREF="cpu_supplement00132.html"> <IMG ALIGN=MIDDLE SRC="../images/up-arrow.gif" ALT="UP"></A>
<A HREF="cpu_supplement00147.html"><IMG ALIGN=MIDDLE SRC="../images/next-arrow.gif" ALT="NEXT"></A>
<A HREF="../index.html"> <IMG ALIGN=MIDDLE SRC="../images/dir-arrow.gif" ALT="Bookshelf"></A>
<CITE>RTEMS CPU Architecture Supplement</CITE></P>
<H3>9.1.9: Debug Model</H3>
<MENU>
<LI><A HREF="cpu_supplement00147.html">PowerPC Specific Information Low Power Model</A>
</MENU>
<P>
The macro PPC_DEBUG_MODEL is set to indicate the debug support features
present in this CPU model.  The following debug support feature sets
are currently supported:
</P>
<DL>
<DT><STRONG><CODE>PPC_DEBUG_MODEL_STANDARD</CODE></STRONG>
<DD>
indicates that the single-step trace enable (SE) and branch trace
enable (BE) bits in the MSR are supported by this CPU model.

<DT><STRONG><CODE>PPC_DEBUG_MODEL_SINGLE_STEP_ONLY</CODE></STRONG>
<DD>
indicates that only the single-step trace enable (SE) bit in the MSR
is supported by this CPU model.

<DT><STRONG><CODE>PPC_DEBUG_MODEL_IBM4xx</CODE></STRONG>
<DD>
indicates that the debug exception enable (DE) bit in the MSR is supported
by this CPU model.  At this time, this particular debug feature set
has only been seen in the IBM 4xx series.

</DL>
<P><HR>
<LINK REL="Precedes" HREF="cpu_supplement00147.html">
<LINK REV="Precedes" HREF="cpu_supplement00145.html">
<LINK REV="Subdocument" HREF="cpu_supplement00132.html">
<LINK REV="Library" HREF="../index.html">
</HEAD><BODY><P>
<A HREF="cpu_supplement00145.html"><IMG ALIGN=MIDDLE SRC="../images/prev-arrow.gif" ALT="PREV"></A>
<A HREF="cpu_supplement00132.html"> <IMG ALIGN=MIDDLE SRC="../images/up-arrow.gif" ALT="UP"></A>
<A HREF="cpu_supplement00147.html"><IMG ALIGN=MIDDLE SRC="../images/next-arrow.gif" ALT="NEXT"></A>
<A HREF="../index.html"> <IMG ALIGN=MIDDLE SRC="../images/dir-arrow.gif" ALT="Bookshelf"></A>
<CITE>RTEMS CPU Architecture Supplement</CITE></P>
<P>Copyright &copy; 1988-2008 <A HREF="http://www.oarcorp.com" target="Text Frame">OAR Corporation</A>
</BODY></HTML>
