// Seed: 1768178069
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = id_3 ? id_7 == id_3 - 1 : 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wand id_9;
  reg  id_10;
  always @(posedge !id_5) begin
    id_9 = 1 < id_8;
    if (id_9) begin
      $display();
    end else disable id_11;
  end
  wire id_12;
  reg  id_13 = id_2;
  wire id_14;
  module_0(
      id_1, id_5, id_8, id_5, id_8, id_14, id_7
  );
  task id_15;
    begin
      if (id_15) id_10 <= id_7 & 1 * 1 == 1;
    end
    begin
      id_13 = 1;
      id_2 <= 1'b0;
    end
  endtask
  assign id_7 = 1 == 1'h0;
  assign id_4 = 1 - id_14;
  supply0 id_16 = 1;
endmodule
