// Seed: 1955557764
module module_0 #(
    parameter id_1 = 32'd55,
    parameter id_2 = 32'd72,
    parameter id_6 = 32'd74
);
  wire  _id_1 = id_1;
  logic _id_2;
  ;
  `define pp_3 0
  assign `pp_3 = `pp_3;
  wand id_4 = 1;
  int id_5, _id_6;
  logic id_7;
  ;
  assign id_7 = id_4;
  logic [id_1  /  id_2 : id_6  +  id_2] id_8;
  assign `pp_3 = -1;
endmodule
module module_1 #(
    parameter id_5 = 32'd39,
    parameter id_7 = 32'd0
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    _id_7,
    id_8,
    id_9
);
  inout wire id_9;
  output wire id_8;
  input wire _id_7;
  output wire id_6;
  inout wire _id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  struct {
    logic [id_7  !=  -1 : 1] id_10;
    logic [id_7 : id_5] id_11;
  } id_12;
  ;
  module_0 modCall_1 ();
  logic id_13;
endmodule
