#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Jul 14 15:26:18 2025
# Process ID: 27636
# Current directory: C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1\vivado.jou
# Running On        :UOS4CD717A76674
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :Intel(R) Core(TM) i9-14900
# CPU Frequency     :1997 MHz
# CPU Physical cores:24
# CPU Logical cores :32
# Host memory       :34031 MB
# Swap memory       :5100 MB
# Total Virtual     :39131 MB
# Available Virtual :11250 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 656.656 ; gain = 202.117
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/elx22yz/Desktop/RFSoC/Vivado/HLS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx-2024.1/Vivado/2024.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.cache/ip 
add_files: Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 897.949 ; gain = 227.734
Command: read_checkpoint -auto_incremental -incremental C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top design_1_wrapper -part xczu48dr-ffvg1517-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu48dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu48dr'
INFO: [Common 17-1540] The version limit for your license is '2025.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Device 21-403] Loading part xczu48dr-ffvg1517-2-e
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26836
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2421.906 ; gain = 385.141
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:9739]
INFO: [Synth 8-6157] synthesizing module 'design_1_CAMC_0_8' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_CAMC_0_8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_CAMC_0_8' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_CAMC_0_8_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'design_1_CAMC_0_8' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:11139]
WARNING: [Synth 8-7071] port 'outStream_1_TDEST' of module 'design_1_CAMC_0_8' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:11139]
WARNING: [Synth 8-7071] port 'outStream_1_TID' of module 'design_1_CAMC_0_8' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:11139]
WARNING: [Synth 8-7071] port 'outStream_1_TSTRB' of module 'design_1_CAMC_0_8' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:11139]
WARNING: [Synth 8-7071] port 'outStream_1_TUSER' of module 'design_1_CAMC_0_8' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:11139]
WARNING: [Synth 8-7071] port 'outStream_2_TDEST' of module 'design_1_CAMC_0_8' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:11139]
WARNING: [Synth 8-7071] port 'outStream_2_TID' of module 'design_1_CAMC_0_8' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:11139]
WARNING: [Synth 8-7071] port 'outStream_2_TSTRB' of module 'design_1_CAMC_0_8' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:11139]
WARNING: [Synth 8-7071] port 'outStream_2_TUSER' of module 'design_1_CAMC_0_8' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:11139]
WARNING: [Synth 8-7023] instance 'CAMC_0' of module 'design_1_CAMC_0_8' has 63 connections declared, but only 54 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:11139]
INFO: [Synth 8-6157] synthesizing module 'OnePort_imp_12LT6H' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:8118]
INFO: [Synth 8-6157] synthesizing module 'design_1_CAMC_0_0' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_CAMC_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_CAMC_0_0' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_CAMC_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'design_1_CAMC_0_0' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:9101]
WARNING: [Synth 8-7071] port 'outStream_1_TDEST' of module 'design_1_CAMC_0_0' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:9101]
WARNING: [Synth 8-7071] port 'outStream_1_TID' of module 'design_1_CAMC_0_0' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:9101]
WARNING: [Synth 8-7071] port 'outStream_1_TSTRB' of module 'design_1_CAMC_0_0' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:9101]
WARNING: [Synth 8-7071] port 'outStream_1_TUSER' of module 'design_1_CAMC_0_0' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:9101]
WARNING: [Synth 8-7071] port 'outStream_2_TDEST' of module 'design_1_CAMC_0_0' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:9101]
WARNING: [Synth 8-7071] port 'outStream_2_TID' of module 'design_1_CAMC_0_0' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:9101]
WARNING: [Synth 8-7071] port 'outStream_2_TSTRB' of module 'design_1_CAMC_0_0' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:9101]
WARNING: [Synth 8-7071] port 'outStream_2_TUSER' of module 'design_1_CAMC_0_0' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:9101]
WARNING: [Synth 8-7023] instance 'CAMC_0' of module 'design_1_CAMC_0_0' has 63 connections declared, but only 54 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:9101]
INFO: [Synth 8-6157] synthesizing module 'design_1_CAMC_0_1' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_CAMC_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_CAMC_0_1' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_CAMC_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'design_1_CAMC_0_1' is unconnected for instance 'CAMC_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:9156]
WARNING: [Synth 8-7071] port 'outStream_1_TDEST' of module 'design_1_CAMC_0_1' is unconnected for instance 'CAMC_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:9156]
WARNING: [Synth 8-7071] port 'outStream_1_TID' of module 'design_1_CAMC_0_1' is unconnected for instance 'CAMC_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:9156]
WARNING: [Synth 8-7071] port 'outStream_1_TSTRB' of module 'design_1_CAMC_0_1' is unconnected for instance 'CAMC_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:9156]
WARNING: [Synth 8-7071] port 'outStream_1_TUSER' of module 'design_1_CAMC_0_1' is unconnected for instance 'CAMC_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:9156]
WARNING: [Synth 8-7071] port 'outStream_2_TDEST' of module 'design_1_CAMC_0_1' is unconnected for instance 'CAMC_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:9156]
WARNING: [Synth 8-7071] port 'outStream_2_TID' of module 'design_1_CAMC_0_1' is unconnected for instance 'CAMC_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:9156]
WARNING: [Synth 8-7071] port 'outStream_2_TSTRB' of module 'design_1_CAMC_0_1' is unconnected for instance 'CAMC_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:9156]
WARNING: [Synth 8-7071] port 'outStream_2_TUSER' of module 'design_1_CAMC_0_1' is unconnected for instance 'CAMC_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:9156]
WARNING: [Synth 8-7023] instance 'CAMC_1' of module 'design_1_CAMC_0_1' has 63 connections declared, but only 54 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:9156]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_0' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_0' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_1' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_axi_bram_ctrl_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_1' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_axi_bram_ctrl_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_0' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_0' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:9293]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:9293]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:9293]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:9293]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:9293]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' has 64 connections declared, but only 59 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:9293]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_1' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_axi_dma_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_1' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_axi_dma_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'design_1_axi_dma_0_1' is unconnected for instance 'axi_dma_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:9353]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'design_1_axi_dma_0_1' is unconnected for instance 'axi_dma_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:9353]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'design_1_axi_dma_0_1' is unconnected for instance 'axi_dma_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:9353]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'design_1_axi_dma_0_1' is unconnected for instance 'axi_dma_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:9353]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'design_1_axi_dma_0_1' is unconnected for instance 'axi_dma_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:9353]
WARNING: [Synth 8-7023] instance 'axi_dma_1' of module 'design_1_axi_dma_0_1' has 64 connections declared, but only 59 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:9353]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_2' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_axi_dma_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_2' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_axi_dma_0_2_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'design_1_axi_dma_0_2' is unconnected for instance 'axi_dma_2' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:9413]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'design_1_axi_dma_0_2' is unconnected for instance 'axi_dma_2' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:9413]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'design_1_axi_dma_0_2' is unconnected for instance 'axi_dma_2' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:9413]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'design_1_axi_dma_0_2' is unconnected for instance 'axi_dma_2' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:9413]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'design_1_axi_dma_0_2' is unconnected for instance 'axi_dma_2' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:9413]
WARNING: [Synth 8-7023] instance 'axi_dma_2' of module 'design_1_axi_dma_0_2' has 64 connections declared, but only 59 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:9413]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_1_0' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_axi_dma_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_1_0' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_axi_dma_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'design_1_axi_dma_1_0' is unconnected for instance 'axi_dma_3' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:9473]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'design_1_axi_dma_1_0' is unconnected for instance 'axi_dma_3' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:9473]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'design_1_axi_dma_1_0' is unconnected for instance 'axi_dma_3' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:9473]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'design_1_axi_dma_1_0' is unconnected for instance 'axi_dma_3' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:9473]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'design_1_axi_dma_1_0' is unconnected for instance 'axi_dma_3' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:9473]
WARNING: [Synth 8-7023] instance 'axi_dma_3' of module 'design_1_axi_dma_1_0' has 64 connections declared, but only 59 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:9473]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_0_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:14019]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_HR4SDJ' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:24160]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_HR4SDJ' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:24160]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1J5D145' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:24432]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_0' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_0' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_auto_us_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_auto_us_0' is unconnected for instance 'auto_us' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:24559]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_0' has 34 connections declared, but only 33 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:24559]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1J5D145' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:24432]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_BJ5PTW' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:26731]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_1' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_auto_us_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_1' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_auto_us_1_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_auto_us_1' is unconnected for instance 'auto_us' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:26882]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_1' has 40 connections declared, but only 39 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:26882]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_BJ5PTW' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:26731]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_1I4OUHY' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:26924]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_2' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_auto_us_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_2' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_auto_us_2_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_auto_us_2' is unconnected for instance 'auto_us' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:27051]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_2' has 34 connections declared, but only 33 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:27051]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_1I4OUHY' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:26924]
INFO: [Synth 8-6157] synthesizing module 's03_couplers_imp_CA6BNR' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:29030]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_3' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_auto_us_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_3' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_auto_us_3_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_auto_us_3' is unconnected for instance 'auto_us' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:29181]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_3' has 40 connections declared, but only 39 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:29181]
INFO: [Synth 8-6155] done synthesizing module 's03_couplers_imp_CA6BNR' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:29030]
INFO: [Synth 8-6157] synthesizing module 's04_couplers_imp_1KZU9YB' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:29416]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_4' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_auto_us_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_4' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_auto_us_4_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_auto_us_4' is unconnected for instance 'auto_us' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:29543]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_4' has 34 connections declared, but only 33 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:29543]
INFO: [Synth 8-6155] done synthesizing module 's04_couplers_imp_1KZU9YB' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:29416]
INFO: [Synth 8-6157] synthesizing module 's05_couplers_imp_9HTXXE' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:31359]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_5' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_auto_us_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_5' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_auto_us_5_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_auto_us_5' is unconnected for instance 'auto_us' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:31510]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_5' has 40 connections declared, but only 39 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:31510]
INFO: [Synth 8-6155] done synthesizing module 's05_couplers_imp_9HTXXE' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:31359]
INFO: [Synth 8-6157] synthesizing module 's06_couplers_imp_1JP5TUO' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:31552]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_6' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_auto_us_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_6' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_auto_us_6_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_auto_us_6' is unconnected for instance 'auto_us' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:31679]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_6' has 34 connections declared, but only 33 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:31679]
INFO: [Synth 8-6155] done synthesizing module 's06_couplers_imp_1JP5TUO' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:31552]
INFO: [Synth 8-6157] synthesizing module 's07_couplers_imp_B2SM81' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:33495]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_7' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_auto_us_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_7' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_auto_us_7_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_auto_us_7' is unconnected for instance 'auto_us' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:33646]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_7' has 40 connections declared, but only 39 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:33646]
INFO: [Synth 8-6155] done synthesizing module 's07_couplers_imp_B2SM81' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:33495]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (7) of port connection 's_axi_arready' does not match port width (8) of module 'design_1_xbar_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:15271]
WARNING: [Synth 8-689] width (896) of port connection 's_axi_rdata' does not match port width (1024) of module 'design_1_xbar_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:15288]
WARNING: [Synth 8-689] width (7) of port connection 's_axi_rlast' does not match port width (8) of module 'design_1_xbar_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:15289]
WARNING: [Synth 8-689] width (14) of port connection 's_axi_rresp' does not match port width (16) of module 'design_1_xbar_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:15291]
WARNING: [Synth 8-689] width (7) of port connection 's_axi_rvalid' does not match port width (8) of module 'design_1_xbar_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:15292]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:15223]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:15223]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:15223]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:15223]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_0' has 78 connections declared, but only 74 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:15223]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_0_0' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:14019]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_0_0' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_0_0' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_blk_mem_gen_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'design_1_blk_mem_gen_0_0' is unconnected for instance 'blk_mem_gen_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:9707]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'design_1_blk_mem_gen_0_0' is unconnected for instance 'blk_mem_gen_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:9707]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_0' of module 'design_1_blk_mem_gen_0_0' has 16 connections declared, but only 14 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:9707]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_0_1' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_blk_mem_gen_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_0_1' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_blk_mem_gen_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'design_1_blk_mem_gen_0_1' is unconnected for instance 'blk_mem_gen_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:9722]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'design_1_blk_mem_gen_0_1' is unconnected for instance 'blk_mem_gen_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:9722]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_1' of module 'design_1_blk_mem_gen_0_1' has 16 connections declared, but only 14 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:9722]
INFO: [Synth 8-6155] done synthesizing module 'OnePort_imp_12LT6H' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:8118]
INFO: [Synth 8-6157] synthesizing module 'OnePort1_imp_2MT1UW' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_CAMC_0_3' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_CAMC_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_CAMC_0_3' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_CAMC_0_3_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'design_1_CAMC_0_3' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:996]
WARNING: [Synth 8-7071] port 'outStream_1_TDEST' of module 'design_1_CAMC_0_3' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:996]
WARNING: [Synth 8-7071] port 'outStream_1_TID' of module 'design_1_CAMC_0_3' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:996]
WARNING: [Synth 8-7071] port 'outStream_1_TSTRB' of module 'design_1_CAMC_0_3' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:996]
WARNING: [Synth 8-7071] port 'outStream_1_TUSER' of module 'design_1_CAMC_0_3' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:996]
WARNING: [Synth 8-7071] port 'outStream_2_TDEST' of module 'design_1_CAMC_0_3' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:996]
WARNING: [Synth 8-7071] port 'outStream_2_TID' of module 'design_1_CAMC_0_3' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:996]
WARNING: [Synth 8-7071] port 'outStream_2_TSTRB' of module 'design_1_CAMC_0_3' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:996]
WARNING: [Synth 8-7071] port 'outStream_2_TUSER' of module 'design_1_CAMC_0_3' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:996]
WARNING: [Synth 8-7023] instance 'CAMC_0' of module 'design_1_CAMC_0_3' has 63 connections declared, but only 54 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:996]
INFO: [Synth 8-6157] synthesizing module 'design_1_CAMC_1_0' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_CAMC_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_CAMC_1_0' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_CAMC_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'design_1_CAMC_1_0' is unconnected for instance 'CAMC_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:1051]
WARNING: [Synth 8-7071] port 'outStream_1_TDEST' of module 'design_1_CAMC_1_0' is unconnected for instance 'CAMC_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:1051]
WARNING: [Synth 8-7071] port 'outStream_1_TID' of module 'design_1_CAMC_1_0' is unconnected for instance 'CAMC_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:1051]
WARNING: [Synth 8-7071] port 'outStream_1_TSTRB' of module 'design_1_CAMC_1_0' is unconnected for instance 'CAMC_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:1051]
WARNING: [Synth 8-7071] port 'outStream_1_TUSER' of module 'design_1_CAMC_1_0' is unconnected for instance 'CAMC_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:1051]
WARNING: [Synth 8-7071] port 'outStream_2_TDEST' of module 'design_1_CAMC_1_0' is unconnected for instance 'CAMC_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:1051]
WARNING: [Synth 8-7071] port 'outStream_2_TID' of module 'design_1_CAMC_1_0' is unconnected for instance 'CAMC_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:1051]
WARNING: [Synth 8-7071] port 'outStream_2_TSTRB' of module 'design_1_CAMC_1_0' is unconnected for instance 'CAMC_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:1051]
WARNING: [Synth 8-7071] port 'outStream_2_TUSER' of module 'design_1_CAMC_1_0' is unconnected for instance 'CAMC_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:1051]
WARNING: [Synth 8-7023] instance 'CAMC_1' of module 'design_1_CAMC_1_0' has 63 connections declared, but only 54 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:1051]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_3' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_axi_bram_ctrl_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_3' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_axi_bram_ctrl_0_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_1_0' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_axi_bram_ctrl_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_1_0' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_axi_bram_ctrl_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_4' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_axi_dma_0_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_4' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_axi_dma_0_4_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'design_1_axi_dma_0_4' is unconnected for instance 'axi_dma_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:1188]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'design_1_axi_dma_0_4' is unconnected for instance 'axi_dma_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:1188]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'design_1_axi_dma_0_4' is unconnected for instance 'axi_dma_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:1188]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'design_1_axi_dma_0_4' is unconnected for instance 'axi_dma_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:1188]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'design_1_axi_dma_0_4' is unconnected for instance 'axi_dma_0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:1188]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_1_axi_dma_0_4' has 64 connections declared, but only 59 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:1188]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_1_2' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_axi_dma_1_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_1_2' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_axi_dma_1_2_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'design_1_axi_dma_1_2' is unconnected for instance 'axi_dma_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:1248]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'design_1_axi_dma_1_2' is unconnected for instance 'axi_dma_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:1248]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'design_1_axi_dma_1_2' is unconnected for instance 'axi_dma_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:1248]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'design_1_axi_dma_1_2' is unconnected for instance 'axi_dma_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:1248]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'design_1_axi_dma_1_2' is unconnected for instance 'axi_dma_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:1248]
WARNING: [Synth 8-7023] instance 'axi_dma_1' of module 'design_1_axi_dma_1_2' has 64 connections declared, but only 59 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:1248]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_2_0' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_axi_dma_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_2_0' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_axi_dma_2_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'design_1_axi_dma_2_0' is unconnected for instance 'axi_dma_2' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:1308]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'design_1_axi_dma_2_0' is unconnected for instance 'axi_dma_2' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:1308]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'design_1_axi_dma_2_0' is unconnected for instance 'axi_dma_2' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:1308]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'design_1_axi_dma_2_0' is unconnected for instance 'axi_dma_2' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:1308]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'design_1_axi_dma_2_0' is unconnected for instance 'axi_dma_2' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:1308]
WARNING: [Synth 8-7023] instance 'axi_dma_2' of module 'design_1_axi_dma_2_0' has 64 connections declared, but only 59 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:1308]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_3_0' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_axi_dma_3_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_3_0' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_axi_dma_3_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'design_1_axi_dma_3_0' is unconnected for instance 'axi_dma_3' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:1368]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'design_1_axi_dma_3_0' is unconnected for instance 'axi_dma_3' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:1368]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'design_1_axi_dma_3_0' is unconnected for instance 'axi_dma_3' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:1368]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'design_1_axi_dma_3_0' is unconnected for instance 'axi_dma_3' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:1368]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'axi_dma_3' of module 'design_1_axi_dma_3_0' has 64 connections declared, but only 59 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:1368]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_0_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:15300]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1ZPWWP' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:23344]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1ZPWWP' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:23344]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1YHSPLN' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:24921]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_8' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_auto_us_8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_8' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_auto_us_8_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_8' has 34 connections declared, but only 33 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:25048]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1YHSPLN' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:24921]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_4SE8OQ' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:26345]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_9' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_auto_us_9_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_9' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_auto_us_9_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_9' has 40 connections declared, but only 39 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:26496]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_4SE8OQ' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:26345]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_1XUU788' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:27576]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_10' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_auto_us_10_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_10' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_auto_us_10_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_10' has 34 connections declared, but only 33 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:27703]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_1XUU788' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:27576]
INFO: [Synth 8-6157] synthesizing module 's03_couplers_imp_5PMS55' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:28644]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_11' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_auto_us_11_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_11' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_auto_us_11_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_11' has 40 connections declared, but only 39 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:28795]
INFO: [Synth 8-6155] done synthesizing module 's03_couplers_imp_5PMS55' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:28644]
INFO: [Synth 8-6157] synthesizing module 's04_couplers_imp_1W6F8GT' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:29742]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_12' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_auto_us_12_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_12' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_auto_us_12_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_12' has 34 connections declared, but only 33 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:29869]
INFO: [Synth 8-6155] done synthesizing module 's04_couplers_imp_1W6F8GT' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:29742]
INFO: [Synth 8-6157] synthesizing module 's05_couplers_imp_7GUYYK' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:31166]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_13' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_auto_us_13_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_13' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_auto_us_13_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_13' has 40 connections declared, but only 39 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:31317]
INFO: [Synth 8-6155] done synthesizing module 's05_couplers_imp_7GUYYK' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:31166]
INFO: [Synth 8-6157] synthesizing module 's06_couplers_imp_1UPIMU6' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:31878]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_14' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_auto_us_14_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_14' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_auto_us_14_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_14' has 34 connections declared, but only 33 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:32005]
INFO: [Synth 8-6155] done synthesizing module 's06_couplers_imp_1UPIMU6' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:31878]
INFO: [Synth 8-6157] synthesizing module 's07_couplers_imp_8O3U9R' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:33302]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_15' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_auto_us_15_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_15' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_auto_us_15_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_15' has 40 connections declared, but only 39 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:33453]
INFO: [Synth 8-6155] done synthesizing module 's07_couplers_imp_8O3U9R' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:33302]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_1' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_1' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_xbar_1_stub.v:6]
WARNING: [Synth 8-689] width (7) of port connection 's_axi_arready' does not match port width (8) of module 'design_1_xbar_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:16552]
WARNING: [Synth 8-689] width (896) of port connection 's_axi_rdata' does not match port width (1024) of module 'design_1_xbar_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:16569]
WARNING: [Synth 8-689] width (7) of port connection 's_axi_rlast' does not match port width (8) of module 'design_1_xbar_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:16570]
WARNING: [Synth 8-689] width (14) of port connection 's_axi_rresp' does not match port width (16) of module 'design_1_xbar_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:16572]
WARNING: [Synth 8-689] width (7) of port connection 's_axi_rvalid' does not match port width (8) of module 'design_1_xbar_1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:16573]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_1' has 78 connections declared, but only 74 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:16504]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_0_1' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:15300]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_0_3' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_blk_mem_gen_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_0_3' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_blk_mem_gen_0_3_stub.v:6]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_0' of module 'design_1_blk_mem_gen_0_3' has 16 connections declared, but only 14 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:1602]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_1_0' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_blk_mem_gen_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_1_0' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_blk_mem_gen_1_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_1' of module 'design_1_blk_mem_gen_1_0' has 16 connections declared, but only 14 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:1617]
INFO: [Synth 8-6155] done synthesizing module 'OnePort1_imp_2MT1UW' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'OnePort2_imp_DKUY5P' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:1634]
INFO: [Synth 8-6157] synthesizing module 'design_1_CAMC_0_4' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_CAMC_0_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_CAMC_0_4' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_CAMC_0_4_stub.v:6]
WARNING: [Synth 8-7023] instance 'CAMC_0' of module 'design_1_CAMC_0_4' has 63 connections declared, but only 54 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:2617]
INFO: [Synth 8-6157] synthesizing module 'design_1_CAMC_1_1' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_CAMC_1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_CAMC_1_1' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_CAMC_1_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'CAMC_1' of module 'design_1_CAMC_1_1' has 63 connections declared, but only 54 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:2672]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_4' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_axi_bram_ctrl_0_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_4' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_axi_bram_ctrl_0_4_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_1_1' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_axi_bram_ctrl_1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_1_1' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_axi_bram_ctrl_1_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_5' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_axi_dma_0_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_5' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_axi_dma_0_5_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_1_axi_dma_0_5' has 64 connections declared, but only 59 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:2809]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_1_3' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_axi_dma_1_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_1_3' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_axi_dma_1_3_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_dma_1' of module 'design_1_axi_dma_1_3' has 64 connections declared, but only 59 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:2869]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_2_1' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_axi_dma_2_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_2_1' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_axi_dma_2_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_dma_2' of module 'design_1_axi_dma_2_1' has 64 connections declared, but only 59 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:2929]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_3_1' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_axi_dma_3_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_3_1' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_axi_dma_3_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_dma_3' of module 'design_1_axi_dma_3_1' has 64 connections declared, but only 59 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:2989]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_0_2' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:16581]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1RDH27V' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:22800]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1RDH27V' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:22800]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_855O3D' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:25247]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_16' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_auto_us_16_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_16' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_auto_us_16_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_16' has 34 connections declared, but only 33 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:25374]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_855O3D' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:25247]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1V5QK0O' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:25959]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_17' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_auto_us_17_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_17' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_auto_us_17_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_17' has 40 connections declared, but only 39 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:26110]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1V5QK0O' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:25959]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_6T8IPM' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:27739]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_18' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_auto_us_18_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_18' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_auto_us_18_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_18' has 34 connections declared, but only 33 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:27866]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_6T8IPM' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:27739]
INFO: [Synth 8-6157] synthesizing module 's03_couplers_imp_1WRXRA3' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:28451]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_19' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_auto_us_19_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_19' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_auto_us_19_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_19' has 40 connections declared, but only 39 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:28602]
INFO: [Synth 8-6155] done synthesizing module 's03_couplers_imp_1WRXRA3' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:28451]
INFO: [Synth 8-6157] synthesizing module 's04_couplers_imp_6D6FJZ' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:30231]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_20' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_auto_us_20_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_20' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_auto_us_20_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_20' has 34 connections declared, but only 33 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:30358]
INFO: [Synth 8-6155] done synthesizing module 's04_couplers_imp_6D6FJZ' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:30231]
INFO: [Synth 8-6157] synthesizing module 's05_couplers_imp_1X9K4BI' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:30587]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_21' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_auto_us_21_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_21' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_auto_us_21_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_21' has 40 connections declared, but only 39 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:30738]
INFO: [Synth 8-6155] done synthesizing module 's05_couplers_imp_1X9K4BI' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:30587]
INFO: [Synth 8-6157] synthesizing module 's06_couplers_imp_5B9L8C' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:32367]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_22' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_auto_us_22_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_22' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_auto_us_22_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_22' has 34 connections declared, but only 33 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:32494]
INFO: [Synth 8-6155] done synthesizing module 's06_couplers_imp_5B9L8C' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:32367]
INFO: [Synth 8-6157] synthesizing module 's07_couplers_imp_1Y1T7J1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:32723]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_23' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_auto_us_23_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_23' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_auto_us_23_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_23' has 40 connections declared, but only 39 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:32874]
INFO: [Synth 8-6155] done synthesizing module 's07_couplers_imp_1Y1T7J1' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:32723]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_2' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_xbar_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_2' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_xbar_2_stub.v:6]
WARNING: [Synth 8-689] width (7) of port connection 's_axi_arready' does not match port width (8) of module 'design_1_xbar_2' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:17833]
WARNING: [Synth 8-689] width (896) of port connection 's_axi_rdata' does not match port width (1024) of module 'design_1_xbar_2' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:17850]
WARNING: [Synth 8-689] width (7) of port connection 's_axi_rlast' does not match port width (8) of module 'design_1_xbar_2' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:17851]
WARNING: [Synth 8-689] width (14) of port connection 's_axi_rresp' does not match port width (16) of module 'design_1_xbar_2' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:17853]
WARNING: [Synth 8-689] width (7) of port connection 's_axi_rvalid' does not match port width (8) of module 'design_1_xbar_2' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:17854]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_2' has 78 connections declared, but only 74 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:17785]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_0_2' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:16581]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_0_4' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_blk_mem_gen_0_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_0_4' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_blk_mem_gen_0_4_stub.v:6]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_0' of module 'design_1_blk_mem_gen_0_4' has 16 connections declared, but only 14 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:3223]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_1_1' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_blk_mem_gen_1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_1_1' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_blk_mem_gen_1_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_1' of module 'design_1_blk_mem_gen_1_1' has 16 connections declared, but only 14 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:3238]
INFO: [Synth 8-6155] done synthesizing module 'OnePort2_imp_DKUY5P' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:1634]
INFO: [Synth 8-6157] synthesizing module 'OnePort3_imp_AZ0NXQ' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:3255]
INFO: [Synth 8-6157] synthesizing module 'design_1_CAMC_0_5' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_CAMC_0_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_CAMC_0_5' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_CAMC_0_5_stub.v:6]
WARNING: [Synth 8-7023] instance 'CAMC_0' of module 'design_1_CAMC_0_5' has 63 connections declared, but only 54 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:4238]
INFO: [Synth 8-6157] synthesizing module 'design_1_CAMC_1_2' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_CAMC_1_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_CAMC_1_2' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_CAMC_1_2_stub.v:6]
WARNING: [Synth 8-7023] instance 'CAMC_1' of module 'design_1_CAMC_1_2' has 63 connections declared, but only 54 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:4293]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_5' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_axi_bram_ctrl_0_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_5' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_axi_bram_ctrl_0_5_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_1_2' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_axi_bram_ctrl_1_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_1_2' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_axi_bram_ctrl_1_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_6' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_axi_dma_0_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_6' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_axi_dma_0_6_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_1_axi_dma_0_6' has 64 connections declared, but only 59 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:4430]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_1_4' [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_axi_dma_1_4_stub.v:6]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_1_4' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_axi_dma_1_4_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_dma_1' of module 'design_1_axi_dma_1_4' has 64 connections declared, but only 59 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:4490]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_2_2' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_axi_dma_2_2_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_dma_2' of module 'design_1_axi_dma_2_2' has 64 connections declared, but only 59 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:4550]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_3_2' (0#1) [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/.Xil/Vivado-27636-UOS4CD717A76674/realtime/design_1_axi_dma_3_2_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_dma_3' of module 'design_1_axi_dma_3_2' has 64 connections declared, but only 59 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:4610]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_3G8SM2' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:23616]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_24' has 34 connections declared, but only 33 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:24885]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_25' has 40 connections declared, but only 39 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:26689]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_26' has 34 connections declared, but only 33 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:27540]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_27' has 40 connections declared, but only 39 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:28988]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_28' has 34 connections declared, but only 33 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:30032]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_29' has 40 connections declared, but only 39 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:31124]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_30' has 34 connections declared, but only 33 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:32168]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_31' has 40 connections declared, but only 39 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:33260]
WARNING: [Synth 8-689] width (7) of port connection 's_axi_arready' does not match port width (8) of module 'design_1_xbar_3' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:19114]
WARNING: [Synth 8-689] width (896) of port connection 's_axi_rdata' does not match port width (1024) of module 'design_1_xbar_3' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:19131]
WARNING: [Synth 8-689] width (7) of port connection 's_axi_rlast' does not match port width (8) of module 'design_1_xbar_3' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:19132]
WARNING: [Synth 8-689] width (14) of port connection 's_axi_rresp' does not match port width (16) of module 'design_1_xbar_3' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:19134]
WARNING: [Synth 8-689] width (7) of port connection 's_axi_rvalid' does not match port width (8) of module 'design_1_xbar_3' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:19135]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_3' has 78 connections declared, but only 74 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:19066]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_0' of module 'design_1_blk_mem_gen_0_5' has 16 connections declared, but only 14 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:4844]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_1' of module 'design_1_blk_mem_gen_1_2' has 16 connections declared, but only 14 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:4859]
WARNING: [Synth 8-7023] instance 'CAMC_0' of module 'design_1_CAMC_0_6' has 63 connections declared, but only 54 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:5859]
WARNING: [Synth 8-7023] instance 'CAMC_1' of module 'design_1_CAMC_1_3' has 63 connections declared, but only 54 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:5914]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_1_axi_dma_0_7' has 64 connections declared, but only 59 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:6051]
WARNING: [Synth 8-7023] instance 'axi_dma_1' of module 'design_1_axi_dma_1_5' has 64 connections declared, but only 59 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:6111]
WARNING: [Synth 8-7023] instance 'axi_dma_2' of module 'design_1_axi_dma_2_3' has 64 connections declared, but only 59 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:6171]
WARNING: [Synth 8-7023] instance 'axi_dma_3' of module 'design_1_axi_dma_3_3' has 64 connections declared, but only 59 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:6231]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_32' has 34 connections declared, but only 33 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:25211]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_33' has 40 connections declared, but only 39 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:25917]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_34' has 34 connections declared, but only 33 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:27214]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_35' has 40 connections declared, but only 39 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:28409]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_36' has 34 connections declared, but only 33 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:30195]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_37' has 40 connections declared, but only 39 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:30545]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_38' has 34 connections declared, but only 33 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:32331]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_39' has 40 connections declared, but only 39 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:32681]
WARNING: [Synth 8-689] width (7) of port connection 's_axi_arready' does not match port width (8) of module 'design_1_xbar_4' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:20395]
WARNING: [Synth 8-689] width (896) of port connection 's_axi_rdata' does not match port width (1024) of module 'design_1_xbar_4' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:20412]
WARNING: [Synth 8-689] width (7) of port connection 's_axi_rlast' does not match port width (8) of module 'design_1_xbar_4' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:20413]
WARNING: [Synth 8-689] width (14) of port connection 's_axi_rresp' does not match port width (16) of module 'design_1_xbar_4' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:20415]
WARNING: [Synth 8-689] width (7) of port connection 's_axi_rvalid' does not match port width (8) of module 'design_1_xbar_4' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:20416]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_4' has 78 connections declared, but only 74 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:20347]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_0' of module 'design_1_blk_mem_gen_0_6' has 16 connections declared, but only 14 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:6465]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_1' of module 'design_1_blk_mem_gen_1_3' has 16 connections declared, but only 14 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:6480]
WARNING: [Synth 8-7023] instance 'CAMC_0' of module 'design_1_CAMC_0_7' has 63 connections declared, but only 54 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:7480]
WARNING: [Synth 8-7023] instance 'CAMC_1' of module 'design_1_CAMC_1_4' has 63 connections declared, but only 54 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:7535]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_1_axi_dma_0_8' has 64 connections declared, but only 59 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:7672]
WARNING: [Synth 8-7023] instance 'axi_dma_1' of module 'design_1_axi_dma_1_6' has 64 connections declared, but only 59 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:7732]
WARNING: [Synth 8-7023] instance 'axi_dma_2' of module 'design_1_axi_dma_2_4' has 64 connections declared, but only 59 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:7792]
WARNING: [Synth 8-7023] instance 'axi_dma_3' of module 'design_1_axi_dma_3_4' has 64 connections declared, but only 59 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:7852]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_40' has 34 connections declared, but only 33 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:24722]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_41' has 40 connections declared, but only 39 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:26303]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_42' has 34 connections declared, but only 33 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:27377]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_43' has 40 connections declared, but only 39 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:29374]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_44' has 34 connections declared, but only 33 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:29706]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_45' has 40 connections declared, but only 39 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:30931]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_46' has 34 connections declared, but only 33 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:31842]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_47' has 40 connections declared, but only 39 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:33067]
INFO: [Common 17-14] Message 'Synth 8-7023' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-689] width (7) of port connection 's_axi_arready' does not match port width (8) of module 'design_1_xbar_5' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:21676]
WARNING: [Synth 8-689] width (896) of port connection 's_axi_rdata' does not match port width (1024) of module 'design_1_xbar_5' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:21693]
WARNING: [Synth 8-689] width (7) of port connection 's_axi_rlast' does not match port width (8) of module 'design_1_xbar_5' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:21694]
WARNING: [Synth 8-689] width (14) of port connection 's_axi_rresp' does not match port width (16) of module 'design_1_xbar_5' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:21696]
WARNING: [Synth 8-689] width (7) of port connection 's_axi_rvalid' does not match port width (8) of module 'design_1_xbar_5' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:21697]
WARNING: [Synth 8-689] width (3) of port connection 's_axi_arready' does not match port width (4) of module 'design_1_xbar_6' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:22499]
WARNING: [Synth 8-689] width (384) of port connection 's_axi_rdata' does not match port width (512) of module 'design_1_xbar_6' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:22516]
WARNING: [Synth 8-689] width (3) of port connection 's_axi_rlast' does not match port width (4) of module 'design_1_xbar_6' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:22517]
WARNING: [Synth 8-689] width (6) of port connection 's_axi_rresp' does not match port width (8) of module 'design_1_xbar_6' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:22519]
WARNING: [Synth 8-689] width (3) of port connection 's_axi_rvalid' does not match port width (4) of module 'design_1_xbar_6' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/synth/design_1.v:22520]
WARNING: [Synth 8-7129] Port M_ACLK in module s03_couplers_imp_1GN6L8E is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s03_couplers_imp_1GN6L8E is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s02_couplers_imp_N071UN is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s02_couplers_imp_N071UN is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s01_couplers_imp_1F69D31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s01_couplers_imp_1F69D31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_O7FAN0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_O7FAN0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_1CA5Z32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_1CA5Z32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_1CA5Z32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_1CA5Z32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_axi_interconnect_0_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_axi_interconnect_0_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module design_1_axi_interconnect_0_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module design_1_axi_interconnect_0_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module design_1_axi_interconnect_0_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module design_1_axi_interconnect_0_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S02_ACLK in module design_1_axi_interconnect_0_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S02_ARESETN in module design_1_axi_interconnect_0_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S03_ACLK in module design_1_axi_interconnect_0_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S03_ARESETN in module design_1_axi_interconnect_0_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s07_couplers_imp_2MZZSP is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s07_couplers_imp_2MZZSP is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s06_couplers_imp_1S1IUC8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s06_couplers_imp_1S1IUC8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s05_couplers_imp_3F93SQ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s05_couplers_imp_3F93SQ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s04_couplers_imp_1QZLZ8B is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s04_couplers_imp_1QZLZ8B is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s03_couplers_imp_LMRR3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s03_couplers_imp_LMRR3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s02_couplers_imp_1TW1JBY is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s02_couplers_imp_1TW1JBY is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s01_couplers_imp_27TY7W is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s01_couplers_imp_27TY7W is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_1SK4EQL is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_1SK4EQL is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_4VINRZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_4VINRZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_4VINRZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_4VINRZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_axi_interconnect_0_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_axi_interconnect_0_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module design_1_axi_interconnect_0_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module design_1_axi_interconnect_0_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module design_1_axi_interconnect_0_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module design_1_axi_interconnect_0_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S02_ACLK in module design_1_axi_interconnect_0_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S02_ARESETN in module design_1_axi_interconnect_0_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S03_ACLK in module design_1_axi_interconnect_0_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S03_ARESETN in module design_1_axi_interconnect_0_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S04_ACLK in module design_1_axi_interconnect_0_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S04_ARESETN in module design_1_axi_interconnect_0_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S05_ACLK in module design_1_axi_interconnect_0_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S05_ARESETN in module design_1_axi_interconnect_0_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S06_ACLK in module design_1_axi_interconnect_0_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S06_ARESETN in module design_1_axi_interconnect_0_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S07_ACLK in module design_1_axi_interconnect_0_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S07_ARESETN in module design_1_axi_interconnect_0_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s07_couplers_imp_1QLA6OO is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s07_couplers_imp_1QLA6OO is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s06_couplers_imp_43MP4P is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s06_couplers_imp_43MP4P is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s05_couplers_imp_1RBZ463 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s05_couplers_imp_1RBZ463 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s04_couplers_imp_32NJGA is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s04_couplers_imp_32NJGA is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s03_couplers_imp_1SZS1NI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s03_couplers_imp_1SZS1NI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s02_couplers_imp_1IAB3Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s02_couplers_imp_1IAB3Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s01_couplers_imp_1UKF1LP is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s01_couplers_imp_1UKF1LP is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_7AVY4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_7AVY4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_1X8ET8E is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_1X8ET8E is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_1X8ET8E is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_1X8ET8E is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_axi_interconnect_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_axi_interconnect_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module design_1_axi_interconnect_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module design_1_axi_interconnect_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module design_1_axi_interconnect_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module design_1_axi_interconnect_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S02_ACLK in module design_1_axi_interconnect_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S02_ARESETN in module design_1_axi_interconnect_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S03_ACLK in module design_1_axi_interconnect_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S03_ARESETN in module design_1_axi_interconnect_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S04_ACLK in module design_1_axi_interconnect_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S04_ARESETN in module design_1_axi_interconnect_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S05_ACLK in module design_1_axi_interconnect_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S05_ARESETN in module design_1_axi_interconnect_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S06_ACLK in module design_1_axi_interconnect_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S06_ARESETN in module design_1_axi_interconnect_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S07_ACLK in module design_1_axi_interconnect_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S07_ARESETN in module design_1_axi_interconnect_0_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s07_couplers_imp_5NJW8S is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s07_couplers_imp_5NJW8S is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2598.547 ; gain = 561.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2616.469 ; gain = 579.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2616.469 ; gain = 579.703
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.389 . Memory (MB): peak = 2616.469 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_0/design_1_CAMC_0_0/design_1_CAMC_0_7_in_context.xdc] for cell 'design_1_i/OnePort/CAMC_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_0/design_1_CAMC_0_0/design_1_CAMC_0_7_in_context.xdc] for cell 'design_1_i/OnePort/CAMC_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_7_in_context.xdc] for cell 'design_1_i/OnePort/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_7_in_context.xdc] for cell 'design_1_i/OnePort/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_1/design_1_CAMC_0_1/design_1_CAMC_0_7_in_context.xdc] for cell 'design_1_i/OnePort/CAMC_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_1/design_1_CAMC_0_1/design_1_CAMC_0_7_in_context.xdc] for cell 'design_1_i/OnePort/CAMC_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_1/design_1_axi_bram_ctrl_0_1/design_1_axi_bram_ctrl_0_7_in_context.xdc] for cell 'design_1_i/OnePort/axi_bram_ctrl_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_1/design_1_axi_bram_ctrl_0_1/design_1_axi_bram_ctrl_0_7_in_context.xdc] for cell 'design_1_i/OnePort/axi_bram_ctrl_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_1_6_in_context.xdc] for cell 'design_1_i/OnePort/axi_dma_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_1_6_in_context.xdc] for cell 'design_1_i/OnePort/axi_dma_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1/design_1_axi_dma_1_6_in_context.xdc] for cell 'design_1_i/OnePort/axi_dma_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1/design_1_axi_dma_1_6_in_context.xdc] for cell 'design_1_i/OnePort/axi_dma_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_2/design_1_axi_dma_0_2/design_1_axi_dma_1_6_in_context.xdc] for cell 'design_1_i/OnePort/axi_dma_2'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_2/design_1_axi_dma_0_2/design_1_axi_dma_1_6_in_context.xdc] for cell 'design_1_i/OnePort/axi_dma_2'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0/design_1_axi_dma_1_6_in_context.xdc] for cell 'design_1_i/OnePort/axi_dma_3'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0/design_1_axi_dma_1_6_in_context.xdc] for cell 'design_1_i/OnePort/axi_dma_3'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_7_in_context.xdc] for cell 'design_1_i/OnePort/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_7_in_context.xdc] for cell 'design_1_i/OnePort/blk_mem_gen_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_1/design_1_blk_mem_gen_0_1/design_1_blk_mem_gen_0_7_in_context.xdc] for cell 'design_1_i/OnePort/blk_mem_gen_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_1/design_1_blk_mem_gen_0_1/design_1_blk_mem_gen_0_7_in_context.xdc] for cell 'design_1_i/OnePort/blk_mem_gen_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_5_in_context.xdc] for cell 'design_1_i/OnePort/axi_interconnect_0/xbar'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_5_in_context.xdc] for cell 'design_1_i/OnePort/axi_interconnect_0/xbar'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0/design_1_auto_us_36_in_context.xdc] for cell 'design_1_i/OnePort/axi_interconnect_0/s00_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0/design_1_auto_us_36_in_context.xdc] for cell 'design_1_i/OnePort/axi_interconnect_0/s00_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1/design_1_auto_us_43_in_context.xdc] for cell 'design_1_i/OnePort/axi_interconnect_0/s01_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1/design_1_auto_us_43_in_context.xdc] for cell 'design_1_i/OnePort/axi_interconnect_0/s01_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2/design_1_auto_us_36_in_context.xdc] for cell 'design_1_i/OnePort/axi_interconnect_0/s02_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2/design_1_auto_us_36_in_context.xdc] for cell 'design_1_i/OnePort/axi_interconnect_0/s02_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3/design_1_auto_us_43_in_context.xdc] for cell 'design_1_i/OnePort/axi_interconnect_0/s03_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3/design_1_auto_us_43_in_context.xdc] for cell 'design_1_i/OnePort/axi_interconnect_0/s03_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_4/design_1_auto_us_4/design_1_auto_us_36_in_context.xdc] for cell 'design_1_i/OnePort/axi_interconnect_0/s04_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_4/design_1_auto_us_4/design_1_auto_us_36_in_context.xdc] for cell 'design_1_i/OnePort/axi_interconnect_0/s04_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_5/design_1_auto_us_5/design_1_auto_us_43_in_context.xdc] for cell 'design_1_i/OnePort/axi_interconnect_0/s05_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_5/design_1_auto_us_5/design_1_auto_us_43_in_context.xdc] for cell 'design_1_i/OnePort/axi_interconnect_0/s05_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_6/design_1_auto_us_6/design_1_auto_us_36_in_context.xdc] for cell 'design_1_i/OnePort/axi_interconnect_0/s06_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_6/design_1_auto_us_6/design_1_auto_us_36_in_context.xdc] for cell 'design_1_i/OnePort/axi_interconnect_0/s06_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_7/design_1_auto_us_7/design_1_auto_us_43_in_context.xdc] for cell 'design_1_i/OnePort/axi_interconnect_0/s07_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_7/design_1_auto_us_7/design_1_auto_us_43_in_context.xdc] for cell 'design_1_i/OnePort/axi_interconnect_0/s07_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_3/design_1_CAMC_0_3/design_1_CAMC_0_7_in_context.xdc] for cell 'design_1_i/OnePort1/CAMC_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_3/design_1_CAMC_0_3/design_1_CAMC_0_7_in_context.xdc] for cell 'design_1_i/OnePort1/CAMC_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_3/design_1_axi_bram_ctrl_0_3/design_1_axi_bram_ctrl_0_7_in_context.xdc] for cell 'design_1_i/OnePort1/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_3/design_1_axi_bram_ctrl_0_3/design_1_axi_bram_ctrl_0_7_in_context.xdc] for cell 'design_1_i/OnePort1/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_CAMC_1_0/design_1_CAMC_1_0/design_1_CAMC_0_7_in_context.xdc] for cell 'design_1_i/OnePort1/CAMC_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_CAMC_1_0/design_1_CAMC_1_0/design_1_CAMC_0_7_in_context.xdc] for cell 'design_1_i/OnePort1/CAMC_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_0/design_1_axi_bram_ctrl_1_0/design_1_axi_bram_ctrl_0_7_in_context.xdc] for cell 'design_1_i/OnePort1/axi_bram_ctrl_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_0/design_1_axi_bram_ctrl_1_0/design_1_axi_bram_ctrl_0_7_in_context.xdc] for cell 'design_1_i/OnePort1/axi_bram_ctrl_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_4/design_1_axi_dma_0_4/design_1_axi_dma_1_6_in_context.xdc] for cell 'design_1_i/OnePort1/axi_dma_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_4/design_1_axi_dma_0_4/design_1_axi_dma_1_6_in_context.xdc] for cell 'design_1_i/OnePort1/axi_dma_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_2/design_1_axi_dma_1_2/design_1_axi_dma_1_6_in_context.xdc] for cell 'design_1_i/OnePort1/axi_dma_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_2/design_1_axi_dma_1_2/design_1_axi_dma_1_6_in_context.xdc] for cell 'design_1_i/OnePort1/axi_dma_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_dma_2_0/design_1_axi_dma_2_0/design_1_axi_dma_1_6_in_context.xdc] for cell 'design_1_i/OnePort1/axi_dma_2'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_dma_2_0/design_1_axi_dma_2_0/design_1_axi_dma_1_6_in_context.xdc] for cell 'design_1_i/OnePort1/axi_dma_2'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_dma_3_0/design_1_axi_dma_3_0/design_1_axi_dma_1_6_in_context.xdc] for cell 'design_1_i/OnePort1/axi_dma_3'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_dma_3_0/design_1_axi_dma_3_0/design_1_axi_dma_1_6_in_context.xdc] for cell 'design_1_i/OnePort1/axi_dma_3'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_3/design_1_blk_mem_gen_0_3/design_1_blk_mem_gen_0_7_in_context.xdc] for cell 'design_1_i/OnePort1/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_3/design_1_blk_mem_gen_0_3/design_1_blk_mem_gen_0_7_in_context.xdc] for cell 'design_1_i/OnePort1/blk_mem_gen_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_0/design_1_blk_mem_gen_1_0/design_1_blk_mem_gen_0_7_in_context.xdc] for cell 'design_1_i/OnePort1/blk_mem_gen_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_0/design_1_blk_mem_gen_1_0/design_1_blk_mem_gen_0_7_in_context.xdc] for cell 'design_1_i/OnePort1/blk_mem_gen_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_5_in_context.xdc] for cell 'design_1_i/OnePort1/axi_interconnect_0/xbar'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_5_in_context.xdc] for cell 'design_1_i/OnePort1/axi_interconnect_0/xbar'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_8/design_1_auto_us_8/design_1_auto_us_36_in_context.xdc] for cell 'design_1_i/OnePort1/axi_interconnect_0/s00_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_8/design_1_auto_us_8/design_1_auto_us_36_in_context.xdc] for cell 'design_1_i/OnePort1/axi_interconnect_0/s00_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_9/design_1_auto_us_9/design_1_auto_us_43_in_context.xdc] for cell 'design_1_i/OnePort1/axi_interconnect_0/s01_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_9/design_1_auto_us_9/design_1_auto_us_43_in_context.xdc] for cell 'design_1_i/OnePort1/axi_interconnect_0/s01_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_10/design_1_auto_us_10/design_1_auto_us_36_in_context.xdc] for cell 'design_1_i/OnePort1/axi_interconnect_0/s02_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_10/design_1_auto_us_10/design_1_auto_us_36_in_context.xdc] for cell 'design_1_i/OnePort1/axi_interconnect_0/s02_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_11/design_1_auto_us_11/design_1_auto_us_43_in_context.xdc] for cell 'design_1_i/OnePort1/axi_interconnect_0/s03_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_11/design_1_auto_us_11/design_1_auto_us_43_in_context.xdc] for cell 'design_1_i/OnePort1/axi_interconnect_0/s03_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_12/design_1_auto_us_12/design_1_auto_us_36_in_context.xdc] for cell 'design_1_i/OnePort1/axi_interconnect_0/s04_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_12/design_1_auto_us_12/design_1_auto_us_36_in_context.xdc] for cell 'design_1_i/OnePort1/axi_interconnect_0/s04_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_13/design_1_auto_us_13/design_1_auto_us_43_in_context.xdc] for cell 'design_1_i/OnePort1/axi_interconnect_0/s05_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_13/design_1_auto_us_13/design_1_auto_us_43_in_context.xdc] for cell 'design_1_i/OnePort1/axi_interconnect_0/s05_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_14/design_1_auto_us_14/design_1_auto_us_36_in_context.xdc] for cell 'design_1_i/OnePort1/axi_interconnect_0/s06_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_14/design_1_auto_us_14/design_1_auto_us_36_in_context.xdc] for cell 'design_1_i/OnePort1/axi_interconnect_0/s06_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_15/design_1_auto_us_15/design_1_auto_us_43_in_context.xdc] for cell 'design_1_i/OnePort1/axi_interconnect_0/s07_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_15/design_1_auto_us_15/design_1_auto_us_43_in_context.xdc] for cell 'design_1_i/OnePort1/axi_interconnect_0/s07_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_4/design_1_CAMC_0_4/design_1_CAMC_0_7_in_context.xdc] for cell 'design_1_i/OnePort2/CAMC_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_4/design_1_CAMC_0_4/design_1_CAMC_0_7_in_context.xdc] for cell 'design_1_i/OnePort2/CAMC_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_4/design_1_axi_bram_ctrl_0_4/design_1_axi_bram_ctrl_0_7_in_context.xdc] for cell 'design_1_i/OnePort2/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_4/design_1_axi_bram_ctrl_0_4/design_1_axi_bram_ctrl_0_7_in_context.xdc] for cell 'design_1_i/OnePort2/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_CAMC_1_1/design_1_CAMC_1_1/design_1_CAMC_0_7_in_context.xdc] for cell 'design_1_i/OnePort2/CAMC_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_CAMC_1_1/design_1_CAMC_1_1/design_1_CAMC_0_7_in_context.xdc] for cell 'design_1_i/OnePort2/CAMC_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_1/design_1_axi_bram_ctrl_1_1/design_1_axi_bram_ctrl_0_7_in_context.xdc] for cell 'design_1_i/OnePort2/axi_bram_ctrl_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_1/design_1_axi_bram_ctrl_1_1/design_1_axi_bram_ctrl_0_7_in_context.xdc] for cell 'design_1_i/OnePort2/axi_bram_ctrl_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_5/design_1_axi_dma_0_5/design_1_axi_dma_1_6_in_context.xdc] for cell 'design_1_i/OnePort2/axi_dma_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_5/design_1_axi_dma_0_5/design_1_axi_dma_1_6_in_context.xdc] for cell 'design_1_i/OnePort2/axi_dma_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_3/design_1_axi_dma_1_3/design_1_axi_dma_1_6_in_context.xdc] for cell 'design_1_i/OnePort2/axi_dma_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_3/design_1_axi_dma_1_3/design_1_axi_dma_1_6_in_context.xdc] for cell 'design_1_i/OnePort2/axi_dma_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_dma_2_1/design_1_axi_dma_2_1/design_1_axi_dma_1_6_in_context.xdc] for cell 'design_1_i/OnePort2/axi_dma_2'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_dma_2_1/design_1_axi_dma_2_1/design_1_axi_dma_1_6_in_context.xdc] for cell 'design_1_i/OnePort2/axi_dma_2'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_dma_3_1/design_1_axi_dma_3_1/design_1_axi_dma_1_6_in_context.xdc] for cell 'design_1_i/OnePort2/axi_dma_3'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_dma_3_1/design_1_axi_dma_3_1/design_1_axi_dma_1_6_in_context.xdc] for cell 'design_1_i/OnePort2/axi_dma_3'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_4/design_1_blk_mem_gen_0_4/design_1_blk_mem_gen_0_7_in_context.xdc] for cell 'design_1_i/OnePort2/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_4/design_1_blk_mem_gen_0_4/design_1_blk_mem_gen_0_7_in_context.xdc] for cell 'design_1_i/OnePort2/blk_mem_gen_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_1/design_1_blk_mem_gen_1_1/design_1_blk_mem_gen_0_7_in_context.xdc] for cell 'design_1_i/OnePort2/blk_mem_gen_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_1/design_1_blk_mem_gen_1_1/design_1_blk_mem_gen_0_7_in_context.xdc] for cell 'design_1_i/OnePort2/blk_mem_gen_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_xbar_2/design_1_xbar_2/design_1_xbar_5_in_context.xdc] for cell 'design_1_i/OnePort2/axi_interconnect_0/xbar'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_xbar_2/design_1_xbar_2/design_1_xbar_5_in_context.xdc] for cell 'design_1_i/OnePort2/axi_interconnect_0/xbar'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_16/design_1_auto_us_16/design_1_auto_us_36_in_context.xdc] for cell 'design_1_i/OnePort2/axi_interconnect_0/s00_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_16/design_1_auto_us_16/design_1_auto_us_36_in_context.xdc] for cell 'design_1_i/OnePort2/axi_interconnect_0/s00_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_17/design_1_auto_us_17/design_1_auto_us_43_in_context.xdc] for cell 'design_1_i/OnePort2/axi_interconnect_0/s01_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_17/design_1_auto_us_17/design_1_auto_us_43_in_context.xdc] for cell 'design_1_i/OnePort2/axi_interconnect_0/s01_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_18/design_1_auto_us_18/design_1_auto_us_36_in_context.xdc] for cell 'design_1_i/OnePort2/axi_interconnect_0/s02_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_18/design_1_auto_us_18/design_1_auto_us_36_in_context.xdc] for cell 'design_1_i/OnePort2/axi_interconnect_0/s02_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_19/design_1_auto_us_19/design_1_auto_us_43_in_context.xdc] for cell 'design_1_i/OnePort2/axi_interconnect_0/s03_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_19/design_1_auto_us_19/design_1_auto_us_43_in_context.xdc] for cell 'design_1_i/OnePort2/axi_interconnect_0/s03_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_20/design_1_auto_us_20/design_1_auto_us_36_in_context.xdc] for cell 'design_1_i/OnePort2/axi_interconnect_0/s04_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_20/design_1_auto_us_20/design_1_auto_us_36_in_context.xdc] for cell 'design_1_i/OnePort2/axi_interconnect_0/s04_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_21/design_1_auto_us_21/design_1_auto_us_43_in_context.xdc] for cell 'design_1_i/OnePort2/axi_interconnect_0/s05_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_21/design_1_auto_us_21/design_1_auto_us_43_in_context.xdc] for cell 'design_1_i/OnePort2/axi_interconnect_0/s05_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_22/design_1_auto_us_22/design_1_auto_us_36_in_context.xdc] for cell 'design_1_i/OnePort2/axi_interconnect_0/s06_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_22/design_1_auto_us_22/design_1_auto_us_36_in_context.xdc] for cell 'design_1_i/OnePort2/axi_interconnect_0/s06_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_23/design_1_auto_us_23/design_1_auto_us_43_in_context.xdc] for cell 'design_1_i/OnePort2/axi_interconnect_0/s07_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_23/design_1_auto_us_23/design_1_auto_us_43_in_context.xdc] for cell 'design_1_i/OnePort2/axi_interconnect_0/s07_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_5/design_1_CAMC_0_5/design_1_CAMC_0_7_in_context.xdc] for cell 'design_1_i/OnePort3/CAMC_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_5/design_1_CAMC_0_5/design_1_CAMC_0_7_in_context.xdc] for cell 'design_1_i/OnePort3/CAMC_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_5/design_1_axi_bram_ctrl_0_5/design_1_axi_bram_ctrl_0_7_in_context.xdc] for cell 'design_1_i/OnePort3/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_5/design_1_axi_bram_ctrl_0_5/design_1_axi_bram_ctrl_0_7_in_context.xdc] for cell 'design_1_i/OnePort3/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_CAMC_1_2/design_1_CAMC_1_2/design_1_CAMC_0_7_in_context.xdc] for cell 'design_1_i/OnePort3/CAMC_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_CAMC_1_2/design_1_CAMC_1_2/design_1_CAMC_0_7_in_context.xdc] for cell 'design_1_i/OnePort3/CAMC_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_2/design_1_axi_bram_ctrl_1_2/design_1_axi_bram_ctrl_0_7_in_context.xdc] for cell 'design_1_i/OnePort3/axi_bram_ctrl_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_2/design_1_axi_bram_ctrl_1_2/design_1_axi_bram_ctrl_0_7_in_context.xdc] for cell 'design_1_i/OnePort3/axi_bram_ctrl_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_6/design_1_axi_dma_0_6/design_1_axi_dma_1_6_in_context.xdc] for cell 'design_1_i/OnePort3/axi_dma_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_6/design_1_axi_dma_0_6/design_1_axi_dma_1_6_in_context.xdc] for cell 'design_1_i/OnePort3/axi_dma_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_4/design_1_axi_dma_1_4/design_1_axi_dma_1_6_in_context.xdc] for cell 'design_1_i/OnePort3/axi_dma_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_4/design_1_axi_dma_1_4/design_1_axi_dma_1_6_in_context.xdc] for cell 'design_1_i/OnePort3/axi_dma_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_dma_2_2/design_1_axi_dma_2_2/design_1_axi_dma_1_6_in_context.xdc] for cell 'design_1_i/OnePort3/axi_dma_2'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_dma_2_2/design_1_axi_dma_2_2/design_1_axi_dma_1_6_in_context.xdc] for cell 'design_1_i/OnePort3/axi_dma_2'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_dma_3_2/design_1_axi_dma_3_2/design_1_axi_dma_1_6_in_context.xdc] for cell 'design_1_i/OnePort3/axi_dma_3'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_dma_3_2/design_1_axi_dma_3_2/design_1_axi_dma_1_6_in_context.xdc] for cell 'design_1_i/OnePort3/axi_dma_3'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_5/design_1_blk_mem_gen_0_5/design_1_blk_mem_gen_0_7_in_context.xdc] for cell 'design_1_i/OnePort3/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_5/design_1_blk_mem_gen_0_5/design_1_blk_mem_gen_0_7_in_context.xdc] for cell 'design_1_i/OnePort3/blk_mem_gen_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_2/design_1_blk_mem_gen_1_2/design_1_blk_mem_gen_0_7_in_context.xdc] for cell 'design_1_i/OnePort3/blk_mem_gen_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_2/design_1_blk_mem_gen_1_2/design_1_blk_mem_gen_0_7_in_context.xdc] for cell 'design_1_i/OnePort3/blk_mem_gen_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_xbar_3/design_1_xbar_3/design_1_xbar_5_in_context.xdc] for cell 'design_1_i/OnePort3/axi_interconnect_0/xbar'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_xbar_3/design_1_xbar_3/design_1_xbar_5_in_context.xdc] for cell 'design_1_i/OnePort3/axi_interconnect_0/xbar'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_24/design_1_auto_us_24/design_1_auto_us_36_in_context.xdc] for cell 'design_1_i/OnePort3/axi_interconnect_0/s00_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_24/design_1_auto_us_24/design_1_auto_us_36_in_context.xdc] for cell 'design_1_i/OnePort3/axi_interconnect_0/s00_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_25/design_1_auto_us_25/design_1_auto_us_43_in_context.xdc] for cell 'design_1_i/OnePort3/axi_interconnect_0/s01_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_25/design_1_auto_us_25/design_1_auto_us_43_in_context.xdc] for cell 'design_1_i/OnePort3/axi_interconnect_0/s01_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_26/design_1_auto_us_26/design_1_auto_us_36_in_context.xdc] for cell 'design_1_i/OnePort3/axi_interconnect_0/s02_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_26/design_1_auto_us_26/design_1_auto_us_36_in_context.xdc] for cell 'design_1_i/OnePort3/axi_interconnect_0/s02_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_27/design_1_auto_us_27/design_1_auto_us_43_in_context.xdc] for cell 'design_1_i/OnePort3/axi_interconnect_0/s03_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_27/design_1_auto_us_27/design_1_auto_us_43_in_context.xdc] for cell 'design_1_i/OnePort3/axi_interconnect_0/s03_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_28/design_1_auto_us_28/design_1_auto_us_36_in_context.xdc] for cell 'design_1_i/OnePort3/axi_interconnect_0/s04_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_28/design_1_auto_us_28/design_1_auto_us_36_in_context.xdc] for cell 'design_1_i/OnePort3/axi_interconnect_0/s04_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_29/design_1_auto_us_29/design_1_auto_us_43_in_context.xdc] for cell 'design_1_i/OnePort3/axi_interconnect_0/s05_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_29/design_1_auto_us_29/design_1_auto_us_43_in_context.xdc] for cell 'design_1_i/OnePort3/axi_interconnect_0/s05_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_30/design_1_auto_us_30/design_1_auto_us_36_in_context.xdc] for cell 'design_1_i/OnePort3/axi_interconnect_0/s06_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_30/design_1_auto_us_30/design_1_auto_us_36_in_context.xdc] for cell 'design_1_i/OnePort3/axi_interconnect_0/s06_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_31/design_1_auto_us_31/design_1_auto_us_43_in_context.xdc] for cell 'design_1_i/OnePort3/axi_interconnect_0/s07_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_31/design_1_auto_us_31/design_1_auto_us_43_in_context.xdc] for cell 'design_1_i/OnePort3/axi_interconnect_0/s07_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_6/design_1_CAMC_0_6/design_1_CAMC_0_7_in_context.xdc] for cell 'design_1_i/OnePort4/CAMC_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_6/design_1_CAMC_0_6/design_1_CAMC_0_7_in_context.xdc] for cell 'design_1_i/OnePort4/CAMC_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_6/design_1_axi_bram_ctrl_0_6/design_1_axi_bram_ctrl_0_7_in_context.xdc] for cell 'design_1_i/OnePort4/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_6/design_1_axi_bram_ctrl_0_6/design_1_axi_bram_ctrl_0_7_in_context.xdc] for cell 'design_1_i/OnePort4/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_CAMC_1_3/design_1_CAMC_1_3/design_1_CAMC_0_7_in_context.xdc] for cell 'design_1_i/OnePort4/CAMC_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_CAMC_1_3/design_1_CAMC_1_3/design_1_CAMC_0_7_in_context.xdc] for cell 'design_1_i/OnePort4/CAMC_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_3/design_1_axi_bram_ctrl_1_3/design_1_axi_bram_ctrl_0_7_in_context.xdc] for cell 'design_1_i/OnePort4/axi_bram_ctrl_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_3/design_1_axi_bram_ctrl_1_3/design_1_axi_bram_ctrl_0_7_in_context.xdc] for cell 'design_1_i/OnePort4/axi_bram_ctrl_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_7/design_1_axi_dma_0_7/design_1_axi_dma_1_6_in_context.xdc] for cell 'design_1_i/OnePort4/axi_dma_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_7/design_1_axi_dma_0_7/design_1_axi_dma_1_6_in_context.xdc] for cell 'design_1_i/OnePort4/axi_dma_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_5/design_1_axi_dma_1_5/design_1_axi_dma_1_6_in_context.xdc] for cell 'design_1_i/OnePort4/axi_dma_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_5/design_1_axi_dma_1_5/design_1_axi_dma_1_6_in_context.xdc] for cell 'design_1_i/OnePort4/axi_dma_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_dma_2_3/design_1_axi_dma_2_3/design_1_axi_dma_1_6_in_context.xdc] for cell 'design_1_i/OnePort4/axi_dma_2'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_dma_2_3/design_1_axi_dma_2_3/design_1_axi_dma_1_6_in_context.xdc] for cell 'design_1_i/OnePort4/axi_dma_2'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_dma_3_3/design_1_axi_dma_3_3/design_1_axi_dma_1_6_in_context.xdc] for cell 'design_1_i/OnePort4/axi_dma_3'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_dma_3_3/design_1_axi_dma_3_3/design_1_axi_dma_1_6_in_context.xdc] for cell 'design_1_i/OnePort4/axi_dma_3'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_6/design_1_blk_mem_gen_0_6/design_1_blk_mem_gen_0_7_in_context.xdc] for cell 'design_1_i/OnePort4/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_6/design_1_blk_mem_gen_0_6/design_1_blk_mem_gen_0_7_in_context.xdc] for cell 'design_1_i/OnePort4/blk_mem_gen_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_3/design_1_blk_mem_gen_1_3/design_1_blk_mem_gen_0_7_in_context.xdc] for cell 'design_1_i/OnePort4/blk_mem_gen_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_3/design_1_blk_mem_gen_1_3/design_1_blk_mem_gen_0_7_in_context.xdc] for cell 'design_1_i/OnePort4/blk_mem_gen_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_xbar_4/design_1_xbar_4/design_1_xbar_5_in_context.xdc] for cell 'design_1_i/OnePort4/axi_interconnect_0/xbar'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_xbar_4/design_1_xbar_4/design_1_xbar_5_in_context.xdc] for cell 'design_1_i/OnePort4/axi_interconnect_0/xbar'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_32/design_1_auto_us_32/design_1_auto_us_36_in_context.xdc] for cell 'design_1_i/OnePort4/axi_interconnect_0/s00_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_32/design_1_auto_us_32/design_1_auto_us_36_in_context.xdc] for cell 'design_1_i/OnePort4/axi_interconnect_0/s00_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_33/design_1_auto_us_33/design_1_auto_us_43_in_context.xdc] for cell 'design_1_i/OnePort4/axi_interconnect_0/s01_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_33/design_1_auto_us_33/design_1_auto_us_43_in_context.xdc] for cell 'design_1_i/OnePort4/axi_interconnect_0/s01_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_34/design_1_auto_us_34/design_1_auto_us_36_in_context.xdc] for cell 'design_1_i/OnePort4/axi_interconnect_0/s02_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_34/design_1_auto_us_34/design_1_auto_us_36_in_context.xdc] for cell 'design_1_i/OnePort4/axi_interconnect_0/s02_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_35/design_1_auto_us_35/design_1_auto_us_43_in_context.xdc] for cell 'design_1_i/OnePort4/axi_interconnect_0/s03_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_35/design_1_auto_us_35/design_1_auto_us_43_in_context.xdc] for cell 'design_1_i/OnePort4/axi_interconnect_0/s03_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_36/design_1_auto_us_36/design_1_auto_us_36_in_context.xdc] for cell 'design_1_i/OnePort4/axi_interconnect_0/s04_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_36/design_1_auto_us_36/design_1_auto_us_36_in_context.xdc] for cell 'design_1_i/OnePort4/axi_interconnect_0/s04_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_37/design_1_auto_us_37/design_1_auto_us_43_in_context.xdc] for cell 'design_1_i/OnePort4/axi_interconnect_0/s05_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_37/design_1_auto_us_37/design_1_auto_us_43_in_context.xdc] for cell 'design_1_i/OnePort4/axi_interconnect_0/s05_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_38/design_1_auto_us_38/design_1_auto_us_36_in_context.xdc] for cell 'design_1_i/OnePort4/axi_interconnect_0/s06_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_38/design_1_auto_us_38/design_1_auto_us_36_in_context.xdc] for cell 'design_1_i/OnePort4/axi_interconnect_0/s06_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_39/design_1_auto_us_39/design_1_auto_us_43_in_context.xdc] for cell 'design_1_i/OnePort4/axi_interconnect_0/s07_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_39/design_1_auto_us_39/design_1_auto_us_43_in_context.xdc] for cell 'design_1_i/OnePort4/axi_interconnect_0/s07_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_7/design_1_CAMC_0_7/design_1_CAMC_0_7_in_context.xdc] for cell 'design_1_i/OnePort5/CAMC_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_7/design_1_CAMC_0_7/design_1_CAMC_0_7_in_context.xdc] for cell 'design_1_i/OnePort5/CAMC_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_7/design_1_axi_bram_ctrl_0_7/design_1_axi_bram_ctrl_0_7_in_context.xdc] for cell 'design_1_i/OnePort5/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_7/design_1_axi_bram_ctrl_0_7/design_1_axi_bram_ctrl_0_7_in_context.xdc] for cell 'design_1_i/OnePort5/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_CAMC_1_4/design_1_CAMC_1_4/design_1_CAMC_0_7_in_context.xdc] for cell 'design_1_i/OnePort5/CAMC_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_CAMC_1_4/design_1_CAMC_1_4/design_1_CAMC_0_7_in_context.xdc] for cell 'design_1_i/OnePort5/CAMC_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_4/design_1_axi_bram_ctrl_1_4/design_1_axi_bram_ctrl_0_7_in_context.xdc] for cell 'design_1_i/OnePort5/axi_bram_ctrl_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_4/design_1_axi_bram_ctrl_1_4/design_1_axi_bram_ctrl_0_7_in_context.xdc] for cell 'design_1_i/OnePort5/axi_bram_ctrl_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_8/design_1_axi_dma_0_8/design_1_axi_dma_1_6_in_context.xdc] for cell 'design_1_i/OnePort5/axi_dma_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_8/design_1_axi_dma_0_8/design_1_axi_dma_1_6_in_context.xdc] for cell 'design_1_i/OnePort5/axi_dma_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_6/design_1_axi_dma_1_6/design_1_axi_dma_1_6_in_context.xdc] for cell 'design_1_i/OnePort5/axi_dma_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_6/design_1_axi_dma_1_6/design_1_axi_dma_1_6_in_context.xdc] for cell 'design_1_i/OnePort5/axi_dma_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_dma_2_4/design_1_axi_dma_2_4/design_1_axi_dma_1_6_in_context.xdc] for cell 'design_1_i/OnePort5/axi_dma_2'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_dma_2_4/design_1_axi_dma_2_4/design_1_axi_dma_1_6_in_context.xdc] for cell 'design_1_i/OnePort5/axi_dma_2'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_dma_3_4/design_1_axi_dma_3_4/design_1_axi_dma_1_6_in_context.xdc] for cell 'design_1_i/OnePort5/axi_dma_3'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_dma_3_4/design_1_axi_dma_3_4/design_1_axi_dma_1_6_in_context.xdc] for cell 'design_1_i/OnePort5/axi_dma_3'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_7/design_1_blk_mem_gen_0_7/design_1_blk_mem_gen_0_7_in_context.xdc] for cell 'design_1_i/OnePort5/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_7/design_1_blk_mem_gen_0_7/design_1_blk_mem_gen_0_7_in_context.xdc] for cell 'design_1_i/OnePort5/blk_mem_gen_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_4/design_1_blk_mem_gen_1_4/design_1_blk_mem_gen_0_7_in_context.xdc] for cell 'design_1_i/OnePort5/blk_mem_gen_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_4/design_1_blk_mem_gen_1_4/design_1_blk_mem_gen_0_7_in_context.xdc] for cell 'design_1_i/OnePort5/blk_mem_gen_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_xbar_5/design_1_xbar_5/design_1_xbar_5_in_context.xdc] for cell 'design_1_i/OnePort5/axi_interconnect_0/xbar'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_xbar_5/design_1_xbar_5/design_1_xbar_5_in_context.xdc] for cell 'design_1_i/OnePort5/axi_interconnect_0/xbar'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_40/design_1_auto_us_40/design_1_auto_us_36_in_context.xdc] for cell 'design_1_i/OnePort5/axi_interconnect_0/s00_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_40/design_1_auto_us_40/design_1_auto_us_36_in_context.xdc] for cell 'design_1_i/OnePort5/axi_interconnect_0/s00_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_41/design_1_auto_us_41/design_1_auto_us_43_in_context.xdc] for cell 'design_1_i/OnePort5/axi_interconnect_0/s01_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_41/design_1_auto_us_41/design_1_auto_us_43_in_context.xdc] for cell 'design_1_i/OnePort5/axi_interconnect_0/s01_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_42/design_1_auto_us_42/design_1_auto_us_36_in_context.xdc] for cell 'design_1_i/OnePort5/axi_interconnect_0/s02_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_42/design_1_auto_us_42/design_1_auto_us_36_in_context.xdc] for cell 'design_1_i/OnePort5/axi_interconnect_0/s02_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_43/design_1_auto_us_43/design_1_auto_us_43_in_context.xdc] for cell 'design_1_i/OnePort5/axi_interconnect_0/s03_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_43/design_1_auto_us_43/design_1_auto_us_43_in_context.xdc] for cell 'design_1_i/OnePort5/axi_interconnect_0/s03_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_44/design_1_auto_us_44/design_1_auto_us_36_in_context.xdc] for cell 'design_1_i/OnePort5/axi_interconnect_0/s04_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_44/design_1_auto_us_44/design_1_auto_us_36_in_context.xdc] for cell 'design_1_i/OnePort5/axi_interconnect_0/s04_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_45/design_1_auto_us_45/design_1_auto_us_43_in_context.xdc] for cell 'design_1_i/OnePort5/axi_interconnect_0/s05_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_45/design_1_auto_us_45/design_1_auto_us_43_in_context.xdc] for cell 'design_1_i/OnePort5/axi_interconnect_0/s05_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_46/design_1_auto_us_46/design_1_auto_us_36_in_context.xdc] for cell 'design_1_i/OnePort5/axi_interconnect_0/s06_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_46/design_1_auto_us_46/design_1_auto_us_36_in_context.xdc] for cell 'design_1_i/OnePort5/axi_interconnect_0/s06_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_47/design_1_auto_us_47/design_1_auto_us_43_in_context.xdc] for cell 'design_1_i/OnePort5/axi_interconnect_0/s07_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_47/design_1_auto_us_47/design_1_auto_us_43_in_context.xdc] for cell 'design_1_i/OnePort5/axi_interconnect_0/s07_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_96M_0/design_1_rst_ps8_0_96M_0/design_1_rst_ps8_0_96M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_96M'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_96M_0/design_1_rst_ps8_0_96M_0/design_1_rst_ps8_0_96M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_96M'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_8/design_1_CAMC_0_8/design_1_CAMC_0_7_in_context.xdc] for cell 'design_1_i/CAMC_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_8/design_1_CAMC_0_8/design_1_CAMC_0_7_in_context.xdc] for cell 'design_1_i/CAMC_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_9/design_1_axi_dma_0_9/design_1_axi_dma_1_6_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_9/design_1_axi_dma_0_9/design_1_axi_dma_1_6_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_7/design_1_axi_dma_1_7/design_1_axi_dma_1_6_in_context.xdc] for cell 'design_1_i/axi_dma_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_7/design_1_axi_dma_1_7/design_1_axi_dma_1_6_in_context.xdc] for cell 'design_1_i/axi_dma_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_8/design_1_blk_mem_gen_0_8/design_1_blk_mem_gen_0_7_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_8/design_1_blk_mem_gen_0_8/design_1_blk_mem_gen_0_7_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_xbar_6/design_1_xbar_6/design_1_xbar_6_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_xbar_6/design_1_xbar_6/design_1_xbar_6_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/xbar'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_48/design_1_auto_us_48/design_1_auto_us_36_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_48/design_1_auto_us_48/design_1_auto_us_36_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_49/design_1_auto_us_49/design_1_auto_us_43_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s01_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_49/design_1_auto_us_49/design_1_auto_us_43_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s01_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_50/design_1_auto_us_50/design_1_auto_us_36_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s02_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_50/design_1_auto_us_50/design_1_auto_us_36_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s02_couplers/auto_us'
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_51/design_1_auto_us_51/design_1_auto_us_43_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s03_couplers/auto_us'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_auto_us_51/design_1_auto_us_51/design_1_auto_us_43_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s03_couplers/auto_us'
Parsing XDC File [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2653.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2653.180 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/blk_mem_gen_0' at clock pin 'clkb' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/OnePort/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.313', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/OnePort/blk_mem_gen_1' at clock pin 'clka' is different from the actual clock period '10.313', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/OnePort1/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.313', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/OnePort1/blk_mem_gen_1' at clock pin 'clka' is different from the actual clock period '10.313', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/OnePort2/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.313', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/OnePort2/blk_mem_gen_1' at clock pin 'clka' is different from the actual clock period '10.313', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/OnePort3/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.313', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/OnePort3/blk_mem_gen_1' at clock pin 'clka' is different from the actual clock period '10.313', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/OnePort4/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.313', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/OnePort4/blk_mem_gen_1' at clock pin 'clka' is different from the actual clock period '10.313', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/OnePort5/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.313', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/OnePort5/blk_mem_gen_1' at clock pin 'clka' is different from the actual clock period '10.313', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 2653.180 ; gain = 616.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu48dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 2653.180 ; gain = 616.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort/CAMC_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort/CAMC_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort/axi_bram_ctrl_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort/axi_dma_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort/axi_dma_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort/axi_dma_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort/blk_mem_gen_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort/axi_interconnect_0/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort/axi_interconnect_0/s01_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort/axi_interconnect_0/s02_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort/axi_interconnect_0/s03_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort/axi_interconnect_0/s04_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort/axi_interconnect_0/s05_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort/axi_interconnect_0/s06_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort/axi_interconnect_0/s07_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort1/CAMC_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort1/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort1/CAMC_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort1/axi_bram_ctrl_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort1/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort1/axi_dma_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort1/axi_dma_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort1/axi_dma_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort1/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort1/blk_mem_gen_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort1/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort1/axi_interconnect_0/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort1/axi_interconnect_0/s01_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort1/axi_interconnect_0/s02_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort1/axi_interconnect_0/s03_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort1/axi_interconnect_0/s04_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort1/axi_interconnect_0/s05_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort1/axi_interconnect_0/s06_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort1/axi_interconnect_0/s07_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort1/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort2/CAMC_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort2/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort2/CAMC_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort2/axi_bram_ctrl_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort2/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort2/axi_dma_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort2/axi_dma_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort2/axi_dma_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort2/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort2/blk_mem_gen_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort2/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort2/axi_interconnect_0/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort2/axi_interconnect_0/s01_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort2/axi_interconnect_0/s02_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort2/axi_interconnect_0/s03_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort2/axi_interconnect_0/s04_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort2/axi_interconnect_0/s05_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort2/axi_interconnect_0/s06_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort2/axi_interconnect_0/s07_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort2/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort3/CAMC_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort3/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort3/CAMC_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort3/axi_bram_ctrl_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort3/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort3/axi_dma_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort3/axi_dma_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort3/axi_dma_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort3/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort3/blk_mem_gen_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort3/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort3/axi_interconnect_0/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort3/axi_interconnect_0/s01_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort3/axi_interconnect_0/s02_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort3/axi_interconnect_0/s03_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort3/axi_interconnect_0/s04_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort3/axi_interconnect_0/s05_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort3/axi_interconnect_0/s06_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort3/axi_interconnect_0/s07_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort3/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort4/CAMC_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort4/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort4/CAMC_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort4/axi_bram_ctrl_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort4/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort4/axi_dma_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort4/axi_dma_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort4/axi_dma_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort4/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort4/blk_mem_gen_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort4/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort4/axi_interconnect_0/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort4/axi_interconnect_0/s01_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort4/axi_interconnect_0/s02_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort4/axi_interconnect_0/s03_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort4/axi_interconnect_0/s04_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort4/axi_interconnect_0/s05_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort4/axi_interconnect_0/s06_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort4/axi_interconnect_0/s07_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort4/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort5/CAMC_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort5/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort5/CAMC_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort5/axi_bram_ctrl_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort5/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort5/axi_dma_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort5/axi_dma_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort5/axi_dma_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort5/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort5/blk_mem_gen_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort5/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort5/axi_interconnect_0/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort5/axi_interconnect_0/s01_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort5/axi_interconnect_0/s02_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort5/axi_interconnect_0/s03_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort5/axi_interconnect_0/s04_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort5/axi_interconnect_0/s05_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort5/axi_interconnect_0/s06_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort5/axi_interconnect_0/s07_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/OnePort5/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps8_0_96M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/CAMC_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_dma_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0/s01_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0/s02_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0/s03_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 2653.180 ; gain = 616.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 2653.180 ; gain = 616.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 2653.180 ; gain = 616.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 2965.805 ; gain = 929.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 2965.879 ; gain = 929.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 2985.984 ; gain = 949.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 2999.297 ; gain = 962.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 2999.297 ; gain = 962.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 2999.297 ; gain = 962.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 2999.297 ; gain = 962.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 2999.297 ; gain = 962.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 2999.297 ; gain = 962.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_CAMC_0_8            |         1|
|2     |design_1_axi_dma_0_9         |         1|
|3     |design_1_axi_dma_1_7         |         1|
|4     |design_1_xbar_6              |         1|
|5     |design_1_auto_us_48          |         1|
|6     |design_1_auto_us_49          |         1|
|7     |design_1_auto_us_50          |         1|
|8     |design_1_auto_us_51          |         1|
|9     |design_1_axi_smc_0           |         1|
|10    |design_1_blk_mem_gen_0_8     |         1|
|11    |design_1_rst_ps8_0_96M_0     |         1|
|12    |design_1_zynq_ultra_ps_e_0_0 |         1|
|13    |design_1_CAMC_0_0            |         1|
|14    |design_1_CAMC_0_1            |         1|
|15    |design_1_axi_bram_ctrl_0_0   |         1|
|16    |design_1_axi_bram_ctrl_0_1   |         1|
|17    |design_1_axi_dma_0_0         |         1|
|18    |design_1_axi_dma_0_1         |         1|
|19    |design_1_axi_dma_0_2         |         1|
|20    |design_1_axi_dma_1_0         |         1|
|21    |design_1_xbar_0              |         1|
|22    |design_1_auto_us_0           |         1|
|23    |design_1_auto_us_1           |         1|
|24    |design_1_auto_us_2           |         1|
|25    |design_1_auto_us_3           |         1|
|26    |design_1_auto_us_4           |         1|
|27    |design_1_auto_us_5           |         1|
|28    |design_1_auto_us_6           |         1|
|29    |design_1_auto_us_7           |         1|
|30    |design_1_blk_mem_gen_0_0     |         1|
|31    |design_1_blk_mem_gen_0_1     |         1|
|32    |design_1_CAMC_0_3            |         1|
|33    |design_1_CAMC_1_0            |         1|
|34    |design_1_axi_bram_ctrl_0_3   |         1|
|35    |design_1_axi_bram_ctrl_1_0   |         1|
|36    |design_1_axi_dma_0_4         |         1|
|37    |design_1_axi_dma_1_2         |         1|
|38    |design_1_axi_dma_2_0         |         1|
|39    |design_1_axi_dma_3_0         |         1|
|40    |design_1_xbar_1              |         1|
|41    |design_1_auto_us_8           |         1|
|42    |design_1_auto_us_9           |         1|
|43    |design_1_auto_us_10          |         1|
|44    |design_1_auto_us_11          |         1|
|45    |design_1_auto_us_12          |         1|
|46    |design_1_auto_us_13          |         1|
|47    |design_1_auto_us_14          |         1|
|48    |design_1_auto_us_15          |         1|
|49    |design_1_blk_mem_gen_0_3     |         1|
|50    |design_1_blk_mem_gen_1_0     |         1|
|51    |design_1_CAMC_0_4            |         1|
|52    |design_1_CAMC_1_1            |         1|
|53    |design_1_axi_bram_ctrl_0_4   |         1|
|54    |design_1_axi_bram_ctrl_1_1   |         1|
|55    |design_1_axi_dma_0_5         |         1|
|56    |design_1_axi_dma_1_3         |         1|
|57    |design_1_axi_dma_2_1         |         1|
|58    |design_1_axi_dma_3_1         |         1|
|59    |design_1_xbar_2              |         1|
|60    |design_1_auto_us_16          |         1|
|61    |design_1_auto_us_17          |         1|
|62    |design_1_auto_us_18          |         1|
|63    |design_1_auto_us_19          |         1|
|64    |design_1_auto_us_20          |         1|
|65    |design_1_auto_us_21          |         1|
|66    |design_1_auto_us_22          |         1|
|67    |design_1_auto_us_23          |         1|
|68    |design_1_blk_mem_gen_0_4     |         1|
|69    |design_1_blk_mem_gen_1_1     |         1|
|70    |design_1_CAMC_0_5            |         1|
|71    |design_1_CAMC_1_2            |         1|
|72    |design_1_axi_bram_ctrl_0_5   |         1|
|73    |design_1_axi_bram_ctrl_1_2   |         1|
|74    |design_1_axi_dma_0_6         |         1|
|75    |design_1_axi_dma_1_4         |         1|
|76    |design_1_axi_dma_2_2         |         1|
|77    |design_1_axi_dma_3_2         |         1|
|78    |design_1_xbar_3              |         1|
|79    |design_1_auto_us_24          |         1|
|80    |design_1_auto_us_25          |         1|
|81    |design_1_auto_us_26          |         1|
|82    |design_1_auto_us_27          |         1|
|83    |design_1_auto_us_28          |         1|
|84    |design_1_auto_us_29          |         1|
|85    |design_1_auto_us_30          |         1|
|86    |design_1_auto_us_31          |         1|
|87    |design_1_blk_mem_gen_0_5     |         1|
|88    |design_1_blk_mem_gen_1_2     |         1|
|89    |design_1_CAMC_0_6            |         1|
|90    |design_1_CAMC_1_3            |         1|
|91    |design_1_axi_bram_ctrl_0_6   |         1|
|92    |design_1_axi_bram_ctrl_1_3   |         1|
|93    |design_1_axi_dma_0_7         |         1|
|94    |design_1_axi_dma_1_5         |         1|
|95    |design_1_axi_dma_2_3         |         1|
|96    |design_1_axi_dma_3_3         |         1|
|97    |design_1_xbar_4              |         1|
|98    |design_1_auto_us_32          |         1|
|99    |design_1_auto_us_33          |         1|
|100   |design_1_auto_us_34          |         1|
|101   |design_1_auto_us_35          |         1|
|102   |design_1_auto_us_36          |         1|
|103   |design_1_auto_us_37          |         1|
|104   |design_1_auto_us_38          |         1|
|105   |design_1_auto_us_39          |         1|
|106   |design_1_blk_mem_gen_0_6     |         1|
|107   |design_1_blk_mem_gen_1_3     |         1|
|108   |design_1_CAMC_0_7            |         1|
|109   |design_1_CAMC_1_4            |         1|
|110   |design_1_axi_bram_ctrl_0_7   |         1|
|111   |design_1_axi_bram_ctrl_1_4   |         1|
|112   |design_1_axi_dma_0_8         |         1|
|113   |design_1_axi_dma_1_6         |         1|
|114   |design_1_axi_dma_2_4         |         1|
|115   |design_1_axi_dma_3_4         |         1|
|116   |design_1_xbar_5              |         1|
|117   |design_1_auto_us_40          |         1|
|118   |design_1_auto_us_41          |         1|
|119   |design_1_auto_us_42          |         1|
|120   |design_1_auto_us_43          |         1|
|121   |design_1_auto_us_44          |         1|
|122   |design_1_auto_us_45          |         1|
|123   |design_1_auto_us_46          |         1|
|124   |design_1_auto_us_47          |         1|
|125   |design_1_blk_mem_gen_0_7     |         1|
|126   |design_1_blk_mem_gen_1_4     |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |design_1_CAMC_0            |     8|
|9     |design_1_CAMC_1            |     5|
|14    |design_1_auto_us           |    52|
|66    |design_1_axi_bram_ctrl_0   |     7|
|73    |design_1_axi_bram_ctrl_1   |     5|
|78    |design_1_axi_dma_0         |     9|
|87    |design_1_axi_dma_1         |     7|
|94    |design_1_axi_dma_2         |     5|
|99    |design_1_axi_dma_3         |     5|
|104   |design_1_axi_smc           |     1|
|105   |design_1_blk_mem_gen_0     |     8|
|113   |design_1_blk_mem_gen_1     |     5|
|118   |design_1_rst_ps8_0_96M     |     1|
|119   |design_1_xbar              |     7|
|126   |design_1_zynq_ultra_ps_e_0 |     1|
+------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 2999.297 ; gain = 962.531
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 163 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 2999.297 ; gain = 925.820
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 2999.297 ; gain = 962.531
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.345 . Memory (MB): peak = 2999.297 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2999.297 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 12191668
INFO: [Common 17-83] Releasing license: Synthesis
228 Infos, 350 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:45 . Memory (MB): peak = 2999.297 ; gain = 2080.895
INFO: [Common 17-1381] The checkpoint 'C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_32_30DMA_HPHPC/CAMC_24DMA_HPHPC.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul 14 15:27:48 2025...
