{"vcs1":{"timestamp_begin":1730383708.737625673, "rt":1.68, "ut":0.54, "st":0.25}}
{"vcselab":{"timestamp_begin":1730383710.494363572, "rt":1.00, "ut":0.32, "st":0.17}}
{"link":{"timestamp_begin":1730383711.575339790, "rt":0.37, "ut":0.14, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730383708.100708780}
{"VCS_COMP_START_TIME": 1730383708.100708780}
{"VCS_COMP_END_TIME": 1730383713.398748615}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 331916}}
{"stitch_vcselab": {"peak_mem": 223360}}
