/home/sriram/Documents/Verilog/fullAdderImplementedUsinghalfAdder/testbenchFullAdderImplementUsinghalfAdder.v {0 {vlog -work work -stats=none /home/sriram/Documents/Verilog/fullAdderImplementedUsinghalfAdder/testbenchFullAdderImplementUsinghalfAdder.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module testBenchFullAdderImplementedUsinghalfAdder
** Error: /home/sriram/Documents/Verilog/fullAdderImplementedUsinghalfAdder/testbenchFullAdderImplementUsinghalfAdder.v(18): Checker 'HalfAdderGateLevel' not found.  Instantiation 'dut' must be of a visible checker.
** Error: /home/sriram/Documents/Verilog/fullAdderImplementedUsinghalfAdder/testbenchFullAdderImplementUsinghalfAdder.v(19): Checker 'HalfAdderGateLevel' not found.  Instantiation 'dut' must be of a visible checker.
** Error: /home/sriram/Documents/Verilog/fullAdderImplementedUsinghalfAdder/testbenchFullAdderImplementUsinghalfAdder.v(18): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
** Error: /home/sriram/Documents/Verilog/fullAdderImplementedUsinghalfAdder/testbenchFullAdderImplementUsinghalfAdder.v(19): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.

} {4.0 8.0} {}} /home/sriram/Documents/Verilog/fullAdderImplementedUsinghalfAdder/fullAdderImplementedUsinghalfAdder.v {1 {vlog -work work -stats=none /home/sriram/Documents/Verilog/fullAdderImplementedUsinghalfAdder/fullAdderImplementedUsinghalfAdder.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module fullAdderImplementedUsinghalfAdder

Top level modules:
	fullAdderImplementedUsinghalfAdder

} {} {}} /home/sriram/Documents/Verilog/fullAdderImplementedUsinghalfAdder/HalfAdderGateLevel.v {1 {vlog -work work -stats=none /home/sriram/Documents/Verilog/fullAdderImplementedUsinghalfAdder/HalfAdderGateLevel.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module HalfAdderGateLevel

Top level modules:
	HalfAdderGateLevel

} {} {}}
