#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Jun 17 23:17:40 2025
# Process ID         : 21652
# Current directory  : /home/jeanleo2/yuv_final/vivado
# Command line       : vivado
# Log file           : /home/jeanleo2/yuv_final/vivado/vivado.log
# Journal file       : /home/jeanleo2/yuv_final/vivado/vivado.jou
# Running On         : administrateur-ThinkStation-P2-Tower
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : Intel(R) Core(TM) i9-14900K
# CPU Frequency      : 800.361 MHz
# CPU Physical cores : 24
# CPU Logical cores  : 32
# Host memory        : 33260 MB
# Swap memory        : 8589 MB
# Total Virtual      : 41850 MB
# Available Virtual  : 20643 MB
#-----------------------------------------------------------
start_gui
open_project /home/jeanleo2/yuv_final/vivado/project_1/project_1.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:toyuv:1.0 [get_ips  design_1_toyuv_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_toyuv_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_toyuv_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_1] }
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_2] }
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_3] }
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_4] }
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_5] }
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_pc_0] }
export_ip_user_files -of_objects [get_files /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_toyuv_0_0_synth_1 -jobs 32
wait_on_run design_1_toyuv_0_0_synth_1
export_simulation -lib_map_path [list {modelsim=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/questa} {xcelium=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/riviera}] -of_objects [get_files /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/jeanleo2/yuv_final/vivado/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/jeanleo2/yuv_final/vivado/project_1/project_1.ip_user_files -ipstatic_source_dir /home/jeanleo2/yuv_final/vivado/project_1/project_1.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
open_run impl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:toyuv:1.0 [get_ips  design_1_toyuv_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_toyuv_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_toyuv_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_1] }
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_2] }
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_3] }
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_4] }
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_5] }
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_pc_0] }
export_ip_user_files -of_objects [get_files /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_toyuv_0_0_synth_1 -jobs 32
wait_on_run design_1_toyuv_0_0_synth_1
export_simulation -lib_map_path [list {modelsim=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/questa} {xcelium=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/riviera}] -of_objects [get_files /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/jeanleo2/yuv_final/vivado/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/jeanleo2/yuv_final/vivado/project_1/project_1.ip_user_files -ipstatic_source_dir /home/jeanleo2/yuv_final/vivado/project_1/project_1.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:toyuv:1.0 [get_ips  design_1_toyuv_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_toyuv_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_toyuv_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_1] }
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_2] }
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_3] }
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_4] }
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_5] }
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_pc_0] }
export_ip_user_files -of_objects [get_files /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_toyuv_0_0_synth_1 -jobs 32
wait_on_run design_1_toyuv_0_0_synth_1
export_simulation -lib_map_path [list {modelsim=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/questa} {xcelium=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/riviera}] -of_objects [get_files /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/jeanleo2/yuv_final/vivado/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/jeanleo2/yuv_final/vivado/project_1/project_1.ip_user_files -ipstatic_source_dir /home/jeanleo2/yuv_final/vivado/project_1/project_1.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:toyuv:1.0 [get_ips  design_1_toyuv_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_toyuv_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_toyuv_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_1] }
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_2] }
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_3] }
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_4] }
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_5] }
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_pc_0] }
export_ip_user_files -of_objects [get_files /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_toyuv_0_0_synth_1 -jobs 32
wait_on_run design_1_toyuv_0_0_synth_1
export_simulation -lib_map_path [list {modelsim=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/questa} {xcelium=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/riviera}] -of_objects [get_files /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/jeanleo2/yuv_final/vivado/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/jeanleo2/yuv_final/vivado/project_1/project_1.ip_user_files -ipstatic_source_dir /home/jeanleo2/yuv_final/vivado/project_1/project_1.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:toyuv:1.0 [get_ips  design_1_toyuv_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_toyuv_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_toyuv_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_1] }
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_2] }
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_3] }
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_4] }
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_5] }
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_pc_0] }
export_ip_user_files -of_objects [get_files /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_toyuv_0_0_synth_1 -jobs 32
wait_on_run design_1_toyuv_0_0_synth_1
export_simulation -lib_map_path [list {modelsim=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/questa} {xcelium=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/riviera}] -of_objects [get_files /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/jeanleo2/yuv_final/vivado/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/jeanleo2/yuv_final/vivado/project_1/project_1.ip_user_files -ipstatic_source_dir /home/jeanleo2/yuv_final/vivado/project_1/project_1.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
