{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1762870716680 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1762870716682 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 11 11:18:36 2025 " "Processing started: Tue Nov 11 11:18:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1762870716682 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1762870716682 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1762870716682 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1762870716910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.bdf" "" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/ULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762870716937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762870716937 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULA " "Elaborating entity \"ULA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1762870716955 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux8bit.bdf 1 1 " "Using design file mux8bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux8bit " "Found entity 1: Mux8bit" {  } { { "mux8bit.bdf" "" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/mux8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762870716972 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1762870716972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux8bit Mux8bit:inst19 " "Elaborating entity \"Mux8bit\" for hierarchy \"Mux8bit:inst19\"" {  } { { "ULA.bdf" "inst19" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/ULA.bdf" { { 312 1272 1400 408 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762870716973 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplexador.bdf 1 1 " "Using design file multiplexador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador " "Found entity 1: Multiplexador" {  } { { "multiplexador.bdf" "" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/multiplexador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762870716983 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1762870716983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexador Mux8bit:inst19\|Multiplexador:inst1 " "Elaborating entity \"Multiplexador\" for hierarchy \"Mux8bit:inst19\|Multiplexador:inst1\"" {  } { { "mux8bit.bdf" "inst1" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/mux8bit.bdf" { { -296 352 448 -200 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762870716983 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sumcla.bdf 1 1 " "Using design file sumcla.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sumCLA " "Found entity 1: sumCLA" {  } { { "sumcla.bdf" "" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/sumcla.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762870717000 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1762870717000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumCLA sumCLA:inst2 " "Elaborating entity \"sumCLA\" for hierarchy \"sumCLA:inst2\"" {  } { { "ULA.bdf" "inst2" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/ULA.bdf" { { 288 240 368 384 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762870717001 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clalogic.bdf 1 1 " "Using design file clalogic.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CLAlogic " "Found entity 1: CLAlogic" {  } { { "clalogic.bdf" "" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/clalogic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762870717007 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1762870717007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLAlogic sumCLA:inst2\|CLAlogic:inst4 " "Elaborating entity \"CLAlogic\" for hierarchy \"sumCLA:inst2\|CLAlogic:inst4\"" {  } { { "sumcla.bdf" "inst4" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/sumcla.bdf" { { 208 624 752 304 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762870717008 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adderunit.bdf 1 1 " "Using design file adderunit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adderUnit " "Found entity 1: adderUnit" {  } { { "adderunit.bdf" "" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/adderunit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762870717015 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1762870717015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adderUnit sumCLA:inst2\|adderUnit:inst " "Elaborating entity \"adderUnit\" for hierarchy \"sumCLA:inst2\|adderUnit:inst\"" {  } { { "sumcla.bdf" "inst" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/sumcla.bdf" { { 48 320 416 144 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762870717015 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplier.bdf 1 1 " "Using design file multiplier.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.bdf" "" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/multiplier.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762870717033 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1762870717033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier multiplier:inst13 " "Elaborating entity \"multiplier\" for hierarchy \"multiplier:inst13\"" {  } { { "ULA.bdf" "inst13" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/ULA.bdf" { { 568 312 440 664 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762870717034 ""}
{ "Warning" "WSGN_SEARCH_FILE" "halfadder.bdf 1 1 " "Using design file halfadder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 halfAdder " "Found entity 1: halfAdder" {  } { { "halfadder.bdf" "" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/halfadder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762870717039 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1762870717039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfAdder multiplier:inst13\|halfAdder:inst1 " "Elaborating entity \"halfAdder\" for hierarchy \"multiplier:inst13\|halfAdder:inst1\"" {  } { { "multiplier.bdf" "inst1" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/multiplier.bdf" { { 160 -424 -328 256 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762870717039 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fulladder.bdf 1 1 " "Using design file fulladder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "fulladder.bdf" "" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/fulladder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762870717046 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1762870717046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder multiplier:inst13\|FullAdder:inst " "Elaborating entity \"FullAdder\" for hierarchy \"multiplier:inst13\|FullAdder:inst\"" {  } { { "multiplier.bdf" "inst" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/multiplier.bdf" { { 160 -240 -144 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762870717047 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1762870717675 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1762870718201 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1762870718201 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sel\[7\] " "No output dependent on input pin \"Sel\[7\]\"" {  } { { "ULA.bdf" "" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/ULA.bdf" { { 120 -288 -120 136 "Sel" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1762870718428 "|ULA|Sel[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sel\[3\] " "No output dependent on input pin \"Sel\[3\]\"" {  } { { "ULA.bdf" "" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/ULA.bdf" { { 120 -288 -120 136 "Sel" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1762870718428 "|ULA|Sel[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sel\[2\] " "No output dependent on input pin \"Sel\[2\]\"" {  } { { "ULA.bdf" "" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/ULA.bdf" { { 120 -288 -120 136 "Sel" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1762870718428 "|ULA|Sel[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sel\[1\] " "No output dependent on input pin \"Sel\[1\]\"" {  } { { "ULA.bdf" "" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/ULA.bdf" { { 120 -288 -120 136 "Sel" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1762870718428 "|ULA|Sel[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sel\[0\] " "No output dependent on input pin \"Sel\[0\]\"" {  } { { "ULA.bdf" "" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/ULA.bdf" { { 120 -288 -120 136 "Sel" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1762870718428 "|ULA|Sel[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1762870718428 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "105 " "Implemented 105 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1762870718428 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1762870718428 ""} { "Info" "ICUT_CUT_TM_LCELLS" "73 " "Implemented 73 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1762870718428 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1762870718428 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4676 " "Peak virtual memory: 4676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1762870718471 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 11 11:18:38 2025 " "Processing ended: Tue Nov 11 11:18:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1762870718471 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1762870718471 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1762870718471 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1762870718471 ""}
