HelpInfo,/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/html,fpgahelp.qhc,synerrmsg.mp,/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/bin/assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/BuildNumber.vhd'.||FineSteeringMirror.srr(53);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/53||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'.||FineSteeringMirror.srr(54);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/54||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'.||FineSteeringMirror.srr(55);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/55||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'.||FineSteeringMirror.srr(56);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/56||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd'.||FineSteeringMirror.srr(57);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/57||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'.||FineSteeringMirror.srr(58);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/58||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'.||FineSteeringMirror.srr(59);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/59||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'.||FineSteeringMirror.srr(60);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/60||null;null
Implementation;Synthesis||CD895||@N: Setting attribute syn_ramstyle to "no_rw_check" on shared variable ram||FineSteeringMirror.srr(61);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/61||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'.||FineSteeringMirror.srr(62);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/62||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'.||FineSteeringMirror.srr(63);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/63||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'.||FineSteeringMirror.srr(64);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/64||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd'.||FineSteeringMirror.srr(65);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/65||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'.||FineSteeringMirror.srr(66);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/66||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'.||FineSteeringMirror.srr(67);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/67||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'.||FineSteeringMirror.srr(68);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/68||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'.||FineSteeringMirror.srr(69);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/69||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'.||FineSteeringMirror.srr(70);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/70||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'.||FineSteeringMirror.srr(71);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/71||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotorDriver.vhd'.||FineSteeringMirror.srr(72);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/72||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'.||FineSteeringMirror.srr(73);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/73||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiDevice.vhd'.||FineSteeringMirror.srr(74);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/74||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'.||FineSteeringMirror.srr(75);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/75||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||FineSteeringMirror.srr(77);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/77||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std1164.vhd'/linenumber/889
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(137);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/137||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(139);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/139||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(141);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/141||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(143);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/143||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(145);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/145||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(147);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/147||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(151);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/151||FineSteeringMirror_sb_MSS_syn.v(496);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb_MSS/FineSteeringMirror_sb_MSS_syn.v'/linenumber/496
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(183);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/183||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(185);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/185||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(187);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/187||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(189);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/189||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(191);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/191||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(193);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/193||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(197);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/197||FineSteeringMirror_sb_MSS_syn.v(496);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb_MSS/FineSteeringMirror_sb_MSS_syn.v'/linenumber/496
Implementation;Synthesis||CG775||@N: Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB||FineSteeringMirror.srr(231);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/231||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/31
Implementation;Synthesis||CG360||@W:Removing wire IA_PRDATA, as there is no assignment to it.||FineSteeringMirror.srr(315);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/315||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/244
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(358);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/358||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1613
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(359);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/359||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1581
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(360);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/360||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1549
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(361);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/361||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1517
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(362);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/362||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1485
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(363);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/363||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(364);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/364||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(365);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/365||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(366);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/366||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(367);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/367||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(368);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/368||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(369);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/369||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(370);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/370||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(371);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/371||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(372);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/372||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(373);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/373||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(374);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/374||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(375);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/375||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(376);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/376||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(377);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/377||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.||FineSteeringMirror.srr(378);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/378||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1388
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||FineSteeringMirror.srr(379);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/379||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||FineSteeringMirror.srr(380);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/380||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||FineSteeringMirror.srr(381);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/381||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||FineSteeringMirror.srr(382);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/382||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FineSteeringMirror.srr(383);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/383||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(384);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/384||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(385);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/385||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(386);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/386||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(387);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/387||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/783
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(388);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/388||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/783
Implementation;Synthesis||CL318||@W:*Output RCOSC_25_50MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||FineSteeringMirror.srr(398);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/398||FineSteeringMirror_sb_FABOSC_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||FineSteeringMirror.srr(399);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/399||FineSteeringMirror_sb_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||FineSteeringMirror.srr(400);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/400||FineSteeringMirror_sb_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||FineSteeringMirror.srr(401);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/401||FineSteeringMirror_sb_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||FineSteeringMirror.srr(402);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/402||FineSteeringMirror_sb_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||CG794||@N: Using module Main from library work||FineSteeringMirror.srr(417);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/417||FineSteeringMirror.v(434);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror/FineSteeringMirror.v'/linenumber/434
Implementation;Synthesis||CL159||@N: Input XTL is unused.||FineSteeringMirror.srr(431);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/431||FineSteeringMirror_sb_FABOSC_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/14
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||FineSteeringMirror.srr(438);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/438||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||FineSteeringMirror.srr(439);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/439||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||FineSteeringMirror.srr(440);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/440||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||FineSteeringMirror.srr(441);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/441||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||FineSteeringMirror.srr(442);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/442||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||FineSteeringMirror.srr(449);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/449||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||FineSteeringMirror.srr(456);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/456||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||FineSteeringMirror.srr(463);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/463||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||FineSteeringMirror.srr(470);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/470||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL159||@N: Input CLK_LTSSM is unused.||FineSteeringMirror.srr(480);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/480||coreresetp.v(29);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/29
Implementation;Synthesis||CL159||@N: Input FPLL_LOCK is unused.||FineSteeringMirror.srr(481);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/481||coreresetp.v(56);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input SDIF0_SPLL_LOCK is unused.||FineSteeringMirror.srr(482);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/482||coreresetp.v(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input SDIF1_SPLL_LOCK is unused.||FineSteeringMirror.srr(483);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/483||coreresetp.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input SDIF2_SPLL_LOCK is unused.||FineSteeringMirror.srr(484);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/484||coreresetp.v(72);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input SDIF3_SPLL_LOCK is unused.||FineSteeringMirror.srr(485);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/485||coreresetp.v(76);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/76
Implementation;Synthesis||CL159||@N: Input SDIF0_PSEL is unused.||FineSteeringMirror.srr(486);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/486||coreresetp.v(90);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input SDIF0_PWRITE is unused.||FineSteeringMirror.srr(487);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/487||coreresetp.v(91);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/91
Implementation;Synthesis||CL159||@N: Input SDIF0_PRDATA is unused.||FineSteeringMirror.srr(488);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/488||coreresetp.v(92);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input SDIF1_PSEL is unused.||FineSteeringMirror.srr(489);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/489||coreresetp.v(93);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/93
Implementation;Synthesis||CL159||@N: Input SDIF1_PWRITE is unused.||FineSteeringMirror.srr(490);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/490||coreresetp.v(94);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input SDIF1_PRDATA is unused.||FineSteeringMirror.srr(491);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/491||coreresetp.v(95);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input SDIF2_PSEL is unused.||FineSteeringMirror.srr(492);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/492||coreresetp.v(96);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input SDIF2_PWRITE is unused.||FineSteeringMirror.srr(493);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/493||coreresetp.v(97);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input SDIF2_PRDATA is unused.||FineSteeringMirror.srr(494);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/494||coreresetp.v(98);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input SDIF3_PSEL is unused.||FineSteeringMirror.srr(495);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/495||coreresetp.v(99);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/99
Implementation;Synthesis||CL159||@N: Input SDIF3_PWRITE is unused.||FineSteeringMirror.srr(496);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/496||coreresetp.v(100);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/100
Implementation;Synthesis||CL159||@N: Input SDIF3_PRDATA is unused.||FineSteeringMirror.srr(497);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/497||coreresetp.v(101);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/101
Implementation;Synthesis||CL159||@N: Input SOFT_EXT_RESET_OUT is unused.||FineSteeringMirror.srr(498);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/498||coreresetp.v(107);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input SOFT_RESET_F2M is unused.||FineSteeringMirror.srr(499);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/499||coreresetp.v(108);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input SOFT_M3_RESET is unused.||FineSteeringMirror.srr(500);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/500||coreresetp.v(109);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.||FineSteeringMirror.srr(501);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/501||coreresetp.v(110);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input SOFT_FDDR_CORE_RESET is unused.||FineSteeringMirror.srr(502);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/502||coreresetp.v(111);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_PHY_RESET is unused.||FineSteeringMirror.srr(503);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/503||coreresetp.v(112);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_CORE_RESET is unused.||FineSteeringMirror.srr(504);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/504||coreresetp.v(113);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_PHY_RESET is unused.||FineSteeringMirror.srr(505);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/505||coreresetp.v(114);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_CORE_RESET is unused.||FineSteeringMirror.srr(506);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/506||coreresetp.v(115);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_PHY_RESET is unused.||FineSteeringMirror.srr(507);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/507||coreresetp.v(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_CORE_RESET is unused.||FineSteeringMirror.srr(508);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/508||coreresetp.v(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_PHY_RESET is unused.||FineSteeringMirror.srr(509);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/509||coreresetp.v(118);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_CORE_RESET is unused.||FineSteeringMirror.srr(510);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/510||coreresetp.v(119);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_0_CORE_RESET is unused.||FineSteeringMirror.srr(511);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/511||coreresetp.v(123);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_1_CORE_RESET is unused.||FineSteeringMirror.srr(512);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/512||coreresetp.v(124);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input IADDR is unused.||FineSteeringMirror.srr(515);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/515||coreapb3.v(72);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input PRESETN is unused.||FineSteeringMirror.srr(516);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/516||coreapb3.v(73);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/73
Implementation;Synthesis||CL159||@N: Input PCLK is unused.||FineSteeringMirror.srr(517);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/517||coreapb3.v(74);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/74
Implementation;Synthesis||CL159||@N: Input PRDATAS1 is unused.||FineSteeringMirror.srr(518);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/518||coreapb3.v(105);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/105
Implementation;Synthesis||CL159||@N: Input PRDATAS2 is unused.||FineSteeringMirror.srr(519);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/519||coreapb3.v(106);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/106
Implementation;Synthesis||CL159||@N: Input PRDATAS3 is unused.||FineSteeringMirror.srr(520);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/520||coreapb3.v(107);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input PRDATAS4 is unused.||FineSteeringMirror.srr(521);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/521||coreapb3.v(108);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input PRDATAS5 is unused.||FineSteeringMirror.srr(522);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/522||coreapb3.v(109);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input PRDATAS6 is unused.||FineSteeringMirror.srr(523);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/523||coreapb3.v(110);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input PRDATAS7 is unused.||FineSteeringMirror.srr(524);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/524||coreapb3.v(111);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input PRDATAS8 is unused.||FineSteeringMirror.srr(525);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/525||coreapb3.v(112);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input PRDATAS9 is unused.||FineSteeringMirror.srr(526);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/526||coreapb3.v(113);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input PRDATAS10 is unused.||FineSteeringMirror.srr(527);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/527||coreapb3.v(114);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input PRDATAS11 is unused.||FineSteeringMirror.srr(528);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/528||coreapb3.v(115);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input PRDATAS12 is unused.||FineSteeringMirror.srr(529);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/529||coreapb3.v(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input PRDATAS13 is unused.||FineSteeringMirror.srr(530);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/530||coreapb3.v(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input PRDATAS14 is unused.||FineSteeringMirror.srr(531);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/531||coreapb3.v(118);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input PRDATAS15 is unused.||FineSteeringMirror.srr(532);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/532||coreapb3.v(119);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input PREADYS1 is unused.||FineSteeringMirror.srr(533);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/533||coreapb3.v(122);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/122
Implementation;Synthesis||CL159||@N: Input PREADYS2 is unused.||FineSteeringMirror.srr(534);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/534||coreapb3.v(123);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input PREADYS3 is unused.||FineSteeringMirror.srr(535);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/535||coreapb3.v(124);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input PREADYS4 is unused.||FineSteeringMirror.srr(536);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/536||coreapb3.v(125);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/125
Implementation;Synthesis||CL159||@N: Input PREADYS5 is unused.||FineSteeringMirror.srr(537);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/537||coreapb3.v(126);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/126
Implementation;Synthesis||CL159||@N: Input PREADYS6 is unused.||FineSteeringMirror.srr(538);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/538||coreapb3.v(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/127
Implementation;Synthesis||CL159||@N: Input PREADYS7 is unused.||FineSteeringMirror.srr(539);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/539||coreapb3.v(128);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/128
Implementation;Synthesis||CL159||@N: Input PREADYS8 is unused.||FineSteeringMirror.srr(540);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/540||coreapb3.v(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input PREADYS9 is unused.||FineSteeringMirror.srr(541);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/541||coreapb3.v(130);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/130
Implementation;Synthesis||CL159||@N: Input PREADYS10 is unused.||FineSteeringMirror.srr(542);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/542||coreapb3.v(131);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/131
Implementation;Synthesis||CL159||@N: Input PREADYS11 is unused.||FineSteeringMirror.srr(543);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/543||coreapb3.v(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/132
Implementation;Synthesis||CL159||@N: Input PREADYS12 is unused.||FineSteeringMirror.srr(544);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/544||coreapb3.v(133);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/133
Implementation;Synthesis||CL159||@N: Input PREADYS13 is unused.||FineSteeringMirror.srr(545);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/545||coreapb3.v(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/134
Implementation;Synthesis||CL159||@N: Input PREADYS14 is unused.||FineSteeringMirror.srr(546);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/546||coreapb3.v(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/135
Implementation;Synthesis||CL159||@N: Input PREADYS15 is unused.||FineSteeringMirror.srr(547);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/547||coreapb3.v(136);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/136
Implementation;Synthesis||CL159||@N: Input PSLVERRS1 is unused.||FineSteeringMirror.srr(548);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/548||coreapb3.v(139);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/139
Implementation;Synthesis||CL159||@N: Input PSLVERRS2 is unused.||FineSteeringMirror.srr(549);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/549||coreapb3.v(140);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/140
Implementation;Synthesis||CL159||@N: Input PSLVERRS3 is unused.||FineSteeringMirror.srr(550);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/550||coreapb3.v(141);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/141
Implementation;Synthesis||CL159||@N: Input PSLVERRS4 is unused.||FineSteeringMirror.srr(551);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/551||coreapb3.v(142);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/142
Implementation;Synthesis||CL159||@N: Input PSLVERRS5 is unused.||FineSteeringMirror.srr(552);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/552||coreapb3.v(143);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/143
Implementation;Synthesis||CL159||@N: Input PSLVERRS6 is unused.||FineSteeringMirror.srr(553);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/553||coreapb3.v(144);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/144
Implementation;Synthesis||CL159||@N: Input PSLVERRS7 is unused.||FineSteeringMirror.srr(554);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/554||coreapb3.v(145);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/145
Implementation;Synthesis||CL159||@N: Input PSLVERRS8 is unused.||FineSteeringMirror.srr(555);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/555||coreapb3.v(146);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/146
Implementation;Synthesis||CL159||@N: Input PSLVERRS9 is unused.||FineSteeringMirror.srr(556);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/556||coreapb3.v(147);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/147
Implementation;Synthesis||CL159||@N: Input PSLVERRS10 is unused.||FineSteeringMirror.srr(557);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/557||coreapb3.v(148);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/148
Implementation;Synthesis||CL159||@N: Input PSLVERRS11 is unused.||FineSteeringMirror.srr(558);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/558||coreapb3.v(149);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/149
Implementation;Synthesis||CL159||@N: Input PSLVERRS12 is unused.||FineSteeringMirror.srr(559);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/559||coreapb3.v(150);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/150
Implementation;Synthesis||CL159||@N: Input PSLVERRS13 is unused.||FineSteeringMirror.srr(560);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/560||coreapb3.v(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/151
Implementation;Synthesis||CL159||@N: Input PSLVERRS14 is unused.||FineSteeringMirror.srr(561);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/561||coreapb3.v(152);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/152
Implementation;Synthesis||CL159||@N: Input PSLVERRS15 is unused.||FineSteeringMirror.srr(562);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/562||coreapb3.v(153);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/153
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/BuildNumber.vhd'.||FineSteeringMirror.srr(620);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/620||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'.||FineSteeringMirror.srr(621);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/621||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'.||FineSteeringMirror.srr(622);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/622||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'.||FineSteeringMirror.srr(623);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/623||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd'.||FineSteeringMirror.srr(624);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/624||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'.||FineSteeringMirror.srr(625);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/625||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'.||FineSteeringMirror.srr(626);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/626||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'.||FineSteeringMirror.srr(627);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/627||null;null
Implementation;Synthesis||CD895||@N: Setting attribute syn_ramstyle to "no_rw_check" on shared variable ram||FineSteeringMirror.srr(628);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/628||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'.||FineSteeringMirror.srr(629);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/629||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'.||FineSteeringMirror.srr(630);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/630||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'.||FineSteeringMirror.srr(631);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/631||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd'.||FineSteeringMirror.srr(632);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/632||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'.||FineSteeringMirror.srr(633);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/633||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'.||FineSteeringMirror.srr(634);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/634||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'.||FineSteeringMirror.srr(635);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/635||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'.||FineSteeringMirror.srr(636);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/636||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'.||FineSteeringMirror.srr(637);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/637||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'.||FineSteeringMirror.srr(638);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/638||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotorDriver.vhd'.||FineSteeringMirror.srr(639);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/639||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'.||FineSteeringMirror.srr(640);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/640||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiDevice.vhd'.||FineSteeringMirror.srr(641);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/641||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'.||FineSteeringMirror.srr(642);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/642||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||FineSteeringMirror.srr(644);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/644||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.main.architecture_main.||FineSteeringMirror.srr(645);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/645||Main.vhd(11);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/11
Implementation;Synthesis||CD326||@W:Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||FineSteeringMirror.srr(646);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/646||Main.vhd(1742);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1742
Implementation;Synthesis||CD326||@W:Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||FineSteeringMirror.srr(647);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/647||Main.vhd(1841);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1841
Implementation;Synthesis||CD326||@W:Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||FineSteeringMirror.srr(648);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/648||Main.vhd(1940);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1940
Implementation;Synthesis||CD326||@W:Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||FineSteeringMirror.srr(649);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/649||Main.vhd(2051);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2051
Implementation;Synthesis||CD638||@W:Signal monitoradcsample is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(650);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/650||Main.vhd(968);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/968
Implementation;Synthesis||CD638||@W:Signal uart0rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(651);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/651||Main.vhd(984);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/984
Implementation;Synthesis||CD638||@W:Signal uartrx0dbg is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(652);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/652||Main.vhd(997);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/997
Implementation;Synthesis||CD638||@W:Signal uart1rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(653);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/653||Main.vhd(1004);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1004
Implementation;Synthesis||CD638||@W:Signal uartrx1dbg is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(654);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/654||Main.vhd(1017);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1017
Implementation;Synthesis||CD638||@W:Signal uart2rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(655);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/655||Main.vhd(1024);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1024
Implementation;Synthesis||CD638||@W:Signal uartrx2dbg is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(656);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/656||Main.vhd(1037);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1037
Implementation;Synthesis||CD638||@W:Signal uart3rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(657);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/657||Main.vhd(1044);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1044
Implementation;Synthesis||CD638||@W:Signal uartrx3dbg is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(658);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/658||Main.vhd(1057);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1057
Implementation;Synthesis||CD638||@W:Signal uartusbrxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(659);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/659||Main.vhd(1064);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1064
Implementation;Synthesis||CD638||@W:Signal uartrxusbdbg is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(660);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/660||Main.vhd(1077);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1077
Implementation;Synthesis||CD638||@W:Signal uartgpsrxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(661);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/661||Main.vhd(1085);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1085
Implementation;Synthesis||CD638||@W:Signal uartrxgpsdbg is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(662);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/662||Main.vhd(1098);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1098
Implementation;Synthesis||CD638||@W:Signal posledsena is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(663);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/663||Main.vhd(1142);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1142
Implementation;Synthesis||CD638||@W:Signal posledsenb is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(664);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/664||Main.vhd(1153);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1153
Implementation;Synthesis||CD630||@N: Synthesizing work.fourwiresteppermotordriverports.fourwiresteppermotordriver.||FineSteeringMirror.srr(665);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/665||FourWireStepperMotorDriver.vhd(35);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotorDriver.vhd'/linenumber/35
Implementation;Synthesis||CD630||@N: Synthesizing work.fourwiresteppermotorports.fourwiresteppermotor.||FineSteeringMirror.srr(666);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/666||FourWireStepperMotor.vhd(35);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd'/linenumber/35
Implementation;Synthesis||CD630||@N: Synthesizing work.oneshotports.oneshot.||FineSteeringMirror.srr(674);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/674||OneShot.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.oneshotports.oneshot.||FineSteeringMirror.srr(681);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/681||OneShot.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.spidacports.spidac.||FineSteeringMirror.srr(685);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/685||SpiDac.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'/linenumber/44
Implementation;Synthesis||CD630||@N: Synthesizing work.spimasterports.spimaster.||FineSteeringMirror.srr(686);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/686||SpiMaster.vhd(38);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/38
Implementation;Synthesis||CD630||@N: Synthesizing work.ibufp2ports.ibufp2.||FineSteeringMirror.srr(694);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/694||IBufP2.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.ppscountports.ppscount.||FineSteeringMirror.srr(698);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/698||PPSCount.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.uarttxfifoextclk.implementation.||FineSteeringMirror.srr(704);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/704||UartTxFifoExtClk.vhd(33);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/33
Implementation;Synthesis||CD233||@N: Using sequential encoding for type states.||FineSteeringMirror.srr(705);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/705||UartTxFifoExtClk.vhd(122);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/122
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||FineSteeringMirror.srr(706);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/706||UartTxFifoExtClk.vhd(273);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/273
Implementation;Synthesis||CD630||@N: Synthesizing work.uarttx.behaviour.||FineSteeringMirror.srr(707);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/707||UartTx.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'/linenumber/30
Implementation;Synthesis||CD610||@W:Index value 0 to 15 could be out of prefix range 7 downto 0. ||FineSteeringMirror.srr(708);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/708||UartTx.vhd(96);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'/linenumber/96
Implementation;Synthesis||CD630||@N: Synthesizing work.gated_fifo.rtl.||FineSteeringMirror.srr(712);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/712||gated_fifo.vhd(11);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/11
Implementation;Synthesis||CD630||@N: Synthesizing work.fifo.rtl.||FineSteeringMirror.srr(713);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/713||fifo_gen.vhd(11);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/11
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=1024, width=8||FineSteeringMirror.srr(716);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/716||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||CD630||@N: Synthesizing work.uartrxfifoextclk.implementation.||FineSteeringMirror.srr(726);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/726||UartRxFifoExtClk.vhd(34);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'/linenumber/34
Implementation;Synthesis||CD630||@N: Synthesizing work.uartrxextclk.implementation.||FineSteeringMirror.srr(727);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/727||UartRxExtClk.vhd(34);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'/linenumber/34
Implementation;Synthesis||CD630||@N: Synthesizing work.uartrxraw.behaviour.||FineSteeringMirror.srr(728);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/728||UartRxRaw.vhd(32);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'/linenumber/32
Implementation;Synthesis||CD630||@N: Synthesizing work.ibufp3ports.ibufp3.||FineSteeringMirror.srr(741);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/741||IBufP3.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.clockdividerports.clockdivider.||FineSteeringMirror.srr(745);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/745||ClockDivider.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.clockdividerports.clockdivider.||FineSteeringMirror.srr(749);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/749||ClockDivider.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.clockdividerports.clockdivider.||FineSteeringMirror.srr(753);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/753||ClockDivider.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.variableclockdividerports.variableclockdivider.||FineSteeringMirror.srr(757);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/757||VariableClockDivider.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.spideviceports.spidevice.||FineSteeringMirror.srr(761);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/761||SpiDevice.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDevice.vhd'/linenumber/44
Implementation;Synthesis||CD630||@N: Synthesizing work.spimasterports.spimaster.||FineSteeringMirror.srr(762);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/762||SpiMaster.vhd(38);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/38
Implementation;Synthesis||CD630||@N: Synthesizing work.registerspaceports.registerspace.||FineSteeringMirror.srr(770);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/770||RegisterSpace.vhd(14);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/14
Implementation;Synthesis||CD648||@W:Expression does not match type unresolved_signed||FineSteeringMirror.srr(771);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/771||RegisterSpace.vhd(394);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/394
Implementation;Synthesis||CD648||@W:Expression does not match type std_ulogic_vector||FineSteeringMirror.srr(772);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/772||RegisterSpace.vhd(725);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/725
Implementation;Synthesis||CD648||@W:Expression does not match type std_ulogic_vector||FineSteeringMirror.srr(773);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/773||RegisterSpace.vhd(779);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/779
Implementation;Synthesis||CD648||@W:Expression does not match type std_ulogic_vector||FineSteeringMirror.srr(774);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/774||RegisterSpace.vhd(780);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/780
Implementation;Synthesis||CD648||@W:Expression does not match type std_ulogic_vector||FineSteeringMirror.srr(775);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/775||RegisterSpace.vhd(781);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/781
Implementation;Synthesis||CD648||@W:Expression does not match type std_ulogic_vector||FineSteeringMirror.srr(776);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/776||RegisterSpace.vhd(782);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/782
Implementation;Synthesis||CD648||@W:Expression does not match type std_ulogic_vector||FineSteeringMirror.srr(777);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/777||RegisterSpace.vhd(783);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/783
Implementation;Synthesis||CD648||@W:Expression does not match type std_ulogic_vector||FineSteeringMirror.srr(778);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/778||RegisterSpace.vhd(784);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/784
Implementation;Synthesis||CD648||@W:Expression does not match type std_ulogic_vector||FineSteeringMirror.srr(779);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/779||RegisterSpace.vhd(785);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/785
Implementation;Synthesis||CD648||@W:Expression does not match type std_ulogic_vector||FineSteeringMirror.srr(780);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/780||RegisterSpace.vhd(786);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/786
Implementation;Synthesis||CD648||@W:Expression does not match type std_ulogic_vector||FineSteeringMirror.srr(781);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/781||RegisterSpace.vhd(788);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/788
Implementation;Synthesis||CD648||@W:Expression does not match type std_ulogic_vector||FineSteeringMirror.srr(782);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/782||RegisterSpace.vhd(789);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/789
Implementation;Synthesis||CD648||@W:Expression does not match type std_ulogic_vector||FineSteeringMirror.srr(783);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/783||RegisterSpace.vhd(790);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/790
Implementation;Synthesis||CD648||@W:Expression does not match type std_ulogic_vector||FineSteeringMirror.srr(784);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/784||RegisterSpace.vhd(791);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/791
Implementation;Synthesis||CD648||@W:Expression does not match type std_ulogic_vector||FineSteeringMirror.srr(785);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/785||RegisterSpace.vhd(792);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/792
Implementation;Synthesis||CD648||@W:Expression does not match type std_ulogic_vector||FineSteeringMirror.srr(786);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/786||RegisterSpace.vhd(793);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/793
Implementation;Synthesis||CD648||@W:Expression does not match type std_ulogic_vector||FineSteeringMirror.srr(787);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/787||RegisterSpace.vhd(794);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/794
Implementation;Synthesis||CD648||@W:Expression does not match type std_ulogic_vector||FineSteeringMirror.srr(788);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/788||RegisterSpace.vhd(795);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/795
Implementation;Synthesis||CD648||@W:Expression does not match type std_ulogic_vector||FineSteeringMirror.srr(789);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/789||RegisterSpace.vhd(797);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/797
Implementation;Synthesis||CD648||@W:Expression does not match type std_ulogic_vector||FineSteeringMirror.srr(790);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/790||RegisterSpace.vhd(798);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/798
Implementation;Synthesis||CD648||@W:Expression does not match type std_ulogic_vector||FineSteeringMirror.srr(791);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/791||RegisterSpace.vhd(799);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/799
Implementation;Synthesis||CD648||@W:Expression does not match type std_ulogic_vector||FineSteeringMirror.srr(792);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/792||RegisterSpace.vhd(800);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/800
Implementation;Synthesis||CD648||@W:Expression does not match type std_ulogic_vector||FineSteeringMirror.srr(793);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/793||RegisterSpace.vhd(801);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/801
Implementation;Synthesis||CD648||@W:Expression does not match type std_ulogic_vector||FineSteeringMirror.srr(794);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/794||RegisterSpace.vhd(802);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/802
Implementation;Synthesis||CD648||@W:Expression does not match type std_ulogic_vector||FineSteeringMirror.srr(795);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/795||RegisterSpace.vhd(803);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/803
Implementation;Synthesis||CD648||@W:Expression does not match type std_ulogic_vector||FineSteeringMirror.srr(796);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/796||RegisterSpace.vhd(804);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/804
Implementation;Synthesis||CD648||@W:Expression does not match type std_ulogic_vector||FineSteeringMirror.srr(797);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/797||RegisterSpace.vhd(805);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/805
Implementation;Synthesis||CD648||@W:Expression does not match type std_ulogic_vector||FineSteeringMirror.srr(798);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/798||RegisterSpace.vhd(806);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/806
Implementation;Synthesis||CD648||@W:Expression does not match type std_ulogic_vector||FineSteeringMirror.srr(799);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/799||RegisterSpace.vhd(807);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/807
Implementation;Synthesis||CD648||@W:Expression does not match type std_ulogic_vector||FineSteeringMirror.srr(800);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/800||RegisterSpace.vhd(808);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/808
Implementation;Synthesis||CD648||@W:Expression does not match type std_ulogic_vector||FineSteeringMirror.srr(801);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/801||RegisterSpace.vhd(809);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/809
Implementation;Synthesis||CD648||@W:Expression does not match type std_ulogic_vector||FineSteeringMirror.srr(802);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/802||RegisterSpace.vhd(810);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/810
Implementation;Synthesis||CD648||@W:Expression does not match type std_ulogic_vector||FineSteeringMirror.srr(803);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/803||RegisterSpace.vhd(811);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/811
Implementation;Synthesis||CD648||@W:Expression does not match type std_ulogic_vector||FineSteeringMirror.srr(804);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/804||RegisterSpace.vhd(812);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/812
Implementation;Synthesis||CD648||@W:Expression does not match type std_ulogic_vector||FineSteeringMirror.srr(805);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/805||RegisterSpace.vhd(814);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/814
Implementation;Synthesis||CD648||@W:Expression does not match type std_ulogic_vector||FineSteeringMirror.srr(806);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/806||RegisterSpace.vhd(815);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/815
Implementation;Synthesis||CD648||@W:Expression does not match type std_ulogic_vector||FineSteeringMirror.srr(807);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/807||RegisterSpace.vhd(816);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/816
Implementation;Synthesis||CD648||@W:Expression does not match type std_ulogic_vector||FineSteeringMirror.srr(808);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/808||RegisterSpace.vhd(817);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/817
Implementation;Synthesis||CD648||@W:Expression does not match type std_ulogic_vector||FineSteeringMirror.srr(809);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/809||RegisterSpace.vhd(818);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/818
Implementation;Synthesis||CD648||@W:Expression does not match type std_ulogic_vector||FineSteeringMirror.srr(810);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/810||RegisterSpace.vhd(819);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/819
Implementation;Synthesis||CD648||@W:Expression does not match type std_ulogic_vector||FineSteeringMirror.srr(811);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/811||RegisterSpace.vhd(820);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/820
Implementation;Synthesis||CD648||@W:Expression does not match type std_ulogic_vector||FineSteeringMirror.srr(812);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/812||RegisterSpace.vhd(821);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/821
Implementation;Synthesis||CD648||@W:Expression does not match type std_ulogic_vector||FineSteeringMirror.srr(813);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/813||RegisterSpace.vhd(822);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/822
Implementation;Synthesis||CD648||@W:Expression does not match type std_ulogic_vector||FineSteeringMirror.srr(814);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/814||RegisterSpace.vhd(823);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/823
Implementation;Synthesis||CD648||@W:Expression does not match type std_ulogic_vector||FineSteeringMirror.srr(815);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/815||RegisterSpace.vhd(824);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/824
Implementation;Synthesis||CD648||@W:Expression does not match type std_ulogic_vector||FineSteeringMirror.srr(816);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/816||RegisterSpace.vhd(825);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/825
Implementation;Synthesis||CD648||@W:Expression does not match type std_ulogic_vector||FineSteeringMirror.srr(817);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/817||RegisterSpace.vhd(826);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/826
Implementation;Synthesis||CD648||@W:Expression does not match type std_ulogic_vector||FineSteeringMirror.srr(818);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/818||RegisterSpace.vhd(827);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/827
Implementation;Synthesis||CD648||@W:Expression does not match type std_ulogic_vector||FineSteeringMirror.srr(819);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/819||RegisterSpace.vhd(828);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/828
Implementation;Synthesis||CD648||@W:Expression does not match type std_ulogic_vector||FineSteeringMirror.srr(820);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/820||RegisterSpace.vhd(829);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/829
Implementation;Synthesis||CL240||@W:Signal UartGpsClkDivider is floating; a simulation mismatch is possible.||FineSteeringMirror.srr(823);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/823||RegisterSpace.vhd(229);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/229
Implementation;Synthesis||CL240||@W:Signal UartUsbClkDivider is floating; a simulation mismatch is possible.||FineSteeringMirror.srr(824);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/824||RegisterSpace.vhd(216);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/216
Implementation;Synthesis||CD630||@N: Synthesizing work.ibufp1ports.ibufp1.||FineSteeringMirror.srr(875);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/875||IBufP1.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.oneshotports.oneshot.||FineSteeringMirror.srr(879);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/879||OneShot.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.buildnumberports.buildnumber.||FineSteeringMirror.srr(883);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/883||BuildNumber.vhd(14);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/BuildNumber.vhd'/linenumber/14
Implementation;Synthesis||CL168||@W:Removing instance IBufLatch because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||FineSteeringMirror.srr(889);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/889||Main.vhd(1261);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1261
Implementation;Synthesis||CL245||@W:Bit 0 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(890);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/890||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 1 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(891);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/891||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 2 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(892);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/892||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 3 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(893);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/893||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 4 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(894);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/894||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 5 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(895);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/895||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 6 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(896);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/896||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 7 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(897);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/897||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 8 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(898);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/898||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 9 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(899);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/899||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 10 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(900);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/900||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 11 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(901);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/901||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 12 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(902);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/902||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 13 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(903);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/903||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 14 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(904);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/904||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 15 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(905);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/905||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 16 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(906);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/906||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 17 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(907);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/907||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 18 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(908);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/908||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 19 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(909);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/909||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 20 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(910);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/910||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 21 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(911);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/911||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 22 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(912);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/912||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 23 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(913);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/913||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 24 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(914);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/914||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 25 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(915);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/915||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 26 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(916);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/916||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 27 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(917);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/917||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 28 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(918);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/918||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 29 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(919);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/919||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 30 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(920);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/920||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 31 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(921);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/921||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 32 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(922);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/922||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 33 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(923);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/923||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 34 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(924);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/924||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 35 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(925);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/925||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 36 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(926);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/926||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 37 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(927);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/927||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 38 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(928);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/928||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 39 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(929);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/929||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 40 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(930);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/930||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 41 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(931);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/931||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 42 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(932);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/932||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 43 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(933);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/933||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 44 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(934);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/934||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 45 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(935);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/935||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 46 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(936);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/936||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 47 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(937);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/937||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 48 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(938);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/938||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 49 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(939);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/939||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 50 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(940);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/940||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 51 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(941);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/941||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 52 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(942);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/942||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 53 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(943);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/943||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 54 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(944);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/944||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 55 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(945);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/945||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 56 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(946);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/946||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 57 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(947);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/947||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 58 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(948);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/948||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 59 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(949);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/949||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 60 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(950);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/950||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 61 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(951);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/951||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 62 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(952);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/952||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL245||@W:Bit 63 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(953);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/953||Main.vhd(1313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1313
Implementation;Synthesis||CL159||@N: Input MonitorAdcSampleToRead is unused.||FineSteeringMirror.srr(1002);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1002||RegisterSpace.vhd(143);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/143
Implementation;Synthesis||CL159||@N: Input Uart0TxFifoCount is unused.||FineSteeringMirror.srr(1003);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1003||RegisterSpace.vhd(163);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/163
Implementation;Synthesis||CL159||@N: Input Uart1TxFifoCount is unused.||FineSteeringMirror.srr(1004);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1004||RegisterSpace.vhd(176);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/176
Implementation;Synthesis||CL159||@N: Input Uart2TxFifoCount is unused.||FineSteeringMirror.srr(1005);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1005||RegisterSpace.vhd(189);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/189
Implementation;Synthesis||CL159||@N: Input Uart3TxFifoCount is unused.||FineSteeringMirror.srr(1006);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1006||RegisterSpace.vhd(202);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/202
Implementation;Synthesis||CL159||@N: Input UartUsbTxFifoCount is unused.||FineSteeringMirror.srr(1007);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1007||RegisterSpace.vhd(215);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/215
Implementation;Synthesis||CL159||@N: Input UartGpsTxFifoCount is unused.||FineSteeringMirror.srr(1008);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1008||RegisterSpace.vhd(228);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/228
Implementation;Synthesis||CL247||@W:Input port bit 7 of rst_count(7 downto 0) is unused ||FineSteeringMirror.srr(1015);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1015||VariableClockDivider.vhd(39);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/39
Implementation;Synthesis||CL135||@N: Found sequential shift O with address depth of 3 words and data bit width of 1.||FineSteeringMirror.srr(1024);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1024||IBufP3.vhd(48);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'/linenumber/48
Implementation;Synthesis||CL159||@N: Input clk is unused.||FineSteeringMirror.srr(1029);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1029||UartRxExtClk.vhd(37);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'/linenumber/37
Implementation;Synthesis||CL159||@N: Input RamBusLatch is unused.||FineSteeringMirror.srr(1058);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1058||Main.vhd(50);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/50
Implementation;Synthesis||BN132||@W:Removing sequential instance FineSteeringMirror_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance FineSteeringMirror_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||FineSteeringMirror.srr(1206);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1206||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.BootupReset.ClkDiv[9:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1207);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1207||OneShot.vhd(58);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/58
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.BootupReset.shot_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1208);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1208||OneShot.vhd(58);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/58
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.Uart1ClkDivider_i[7:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1209);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1209||RegisterSpace.vhd(422);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/422
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.Uart0ClkDivider_i[7:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1210);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1210||RegisterSpace.vhd(422);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/422
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.Uart3ClkDivider_i[7:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1211);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1211||RegisterSpace.vhd(422);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/422
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.Uart2ClkDivider_i[7:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1212);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1212||RegisterSpace.vhd(422);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/422
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.ResetSteps_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1213);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1213||RegisterSpace.vhd(422);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/422
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.PosLedsEnB_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1214);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1214||RegisterSpace.vhd(422);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/422
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.PosLedsEnA_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1215);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1215||RegisterSpace.vhd(422);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/422
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.MotorEnable_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1216);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1216||RegisterSpace.vhd(422);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/422
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.Ux2SelJmp_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1217);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1217||RegisterSpace.vhd(422);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/422
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.Ux1SelJmp_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1218);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1218||RegisterSpace.vhd(422);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/422
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.Uart3OE_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1219);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1219||RegisterSpace.vhd(422);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/422
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.Uart2OE_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1220);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1220||RegisterSpace.vhd(422);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/422
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.Uart1OE_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1221);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1221||RegisterSpace.vhd(422);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/422
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.Uart0OE_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1222);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1222||RegisterSpace.vhd(422);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/422
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.PowernEn5V_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1223);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1223||RegisterSpace.vhd(422);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/422
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.MonitorAdcSpiFrameEnable_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1224);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1224||RegisterSpace.vhd(422);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/422
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.LedR_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1225);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1225||RegisterSpace.vhd(422);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/422
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.LedG_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1226);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1226||RegisterSpace.vhd(422);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/422
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.LedB_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1227);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1227||RegisterSpace.vhd(422);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/422
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.LastWriteReq is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1228);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1228||RegisterSpace.vhd(422);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/422
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.LastReadReq is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1229);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1229||RegisterSpace.vhd(422);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/422
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.Uart3BitClockDiv.ClkDiv[6] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1230);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1230||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.Uart3BitClockDiv.ClkDiv[5] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1231);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1231||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.Uart3BitClockDiv.ClkDiv[4] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1232);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1232||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.Uart3BitClockDiv.ClkDiv[3] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1233);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1233||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.Uart3BitClockDiv.ClkDiv[2] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1234);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1234||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.Uart3BitClockDiv.ClkDiv[1] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1235);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1235||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.Uart3BitClockDiv.ClkDiv[0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1236);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1236||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.UartGpsTxBitClockDiv.ClkDiv[2:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1237);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1237||ClockDivider.vhd(55);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/55
Implementation;Synthesis||FX1171||@N: Found instance Main_0.RxdGps_RxGps.Uart.Uart.samplecnt[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||FineSteeringMirror.srr(1238);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1238||UartRxRaw.vhd(61);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'/linenumber/61
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RxdGps_RxGps.UartFifo.fifo_i.counter_r[10:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1239);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1239||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RxdGps_RxGps.UartFifo.fifo_i.waddr_r[9:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1240);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1240||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RxdGps_RxGps.UartFifo.fifo_i.raddr_r[9:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1241);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1241||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RxdGps_RxGps.UartFifo.fifo_i.empty_r is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1242);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1242||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RxdGps_RxGps.UartFifo.fifo_i.full_r is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1243);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1243||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RxdGps_RxGps.UartFifo.fifo_i.data_r[7:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1244);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1244||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RxdGps_RxGps.UartFifo.we_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1245);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1245||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RxdGps_RxGps.UartFifo.re_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1246);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1246||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RxdGps_RxGps.UartFifo.Last_wone_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1247);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1247||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RxdGps_RxGps.UartFifo.Last_rone_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1248);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1248||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS4GpsGps_TxGps.UartTxUart.Busy_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1249);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1249||UartTx.vhd(59);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'/linenumber/59
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS4GpsGps_TxGps.UartTxUart.LastGo is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1250);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1250||UartTx.vhd(59);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'/linenumber/59
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS4GpsGps_TxGps.CurrentState[1:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1251);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1251||UartTxFifoExtClk.vhd(205);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/205
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS4GpsGps_TxGps.NextState[1:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1252);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1252||UartTxFifoExtClk.vhd(205);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/205
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.UartUsbRxBitClockDiv.ClkDiv[4:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1253);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1253||ClockDivider.vhd(55);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/55
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.UartGpsRxBitClockDiv.ClkDiv[8:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1254);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1254||ClockDivider.vhd(55);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/55
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PPSAccumulator.InvalidatePPSCount is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1255);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1255||PPSCount.vhd(54);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd'/linenumber/54
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.ShootThruIxnaeOneShotBMinus.ClkDiv[16:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1256);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1256||OneShot.vhd(58);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/58
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.ShootThruIxnaeOneShotBMinus.shot_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1257);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1257||OneShot.vhd(58);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/58
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.StepperMotor.StepOneShot.ClkDiv[19:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1258);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1258||OneShot.vhd(58);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/58
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.StepperMotor.StepOneShot.shot_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1259);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1259||OneShot.vhd(58);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/58
Implementation;Synthesis||FX1171||@N: Found instance Main_0.StepperMotor.StepperMotor.MotorAMinus_i with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||FineSteeringMirror.srr(1260);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1260||FourWireStepperMotor.vhd(72);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd'/linenumber/72
Implementation;Synthesis||FX1171||@N: Found instance Main_0.StepperMotor.StepperMotor.MotorBMinus_i with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||FineSteeringMirror.srr(1261);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1261||FourWireStepperMotor.vhd(72);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd'/linenumber/72
Implementation;Synthesis||FX1171||@N: Found instance Main_0.StepperMotor.StepperMotor.MotorBPlus_i with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||FineSteeringMirror.srr(1262);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1262||FourWireStepperMotor.vhd(72);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd'/linenumber/72
Implementation;Synthesis||FX1171||@N: Found instance Main_0.StepperMotor.StepperMotor.MotorAPlus_i with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||FineSteeringMirror.srr(1263);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1263||FourWireStepperMotor.vhd(72);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet7BOnStep[15:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1264);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1264||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet7BOffStep[15:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1265);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1265||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet7AOnStep[15:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1266);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1266||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet7AOffStep[15:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1267);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1267||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet6BOnStep[15:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1268);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1268||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet6BOffStep[15:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1269);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1269||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet6AOnStep[15:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1270);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1270||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet6AOffStep[15:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1271);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1271||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet5BOnStep[15:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1272);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1272||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet5BOffStep[15:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1273);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1273||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet5AOnStep[15:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1274);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1274||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet5AOffStep[15:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1275);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1275||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet4BOnStep[15:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1276);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1276||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet4BOffStep[15:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1277);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1277||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet4AOnStep[15:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1278);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1278||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet4AOffStep[15:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1279);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1279||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet3BOnStep[15:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1280);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1280||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet3BOffStep[15:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1281);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1281||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet3AOnStep[15:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1282);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1282||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet3AOffStep[15:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1283);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1283||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet2BOnStep[15:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1284);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1284||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet2BOffStep[15:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1285);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1285||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet2AOnStep[15:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1286);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1286||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet2AOffStep[15:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1287);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1287||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet1BOnStep[15:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1288);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1288||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet1BOffStep[15:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1289);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1289||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet1AOnStep[15:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1290);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1290||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet1AOffStep[15:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1291);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1291||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet0BOnStep[15:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1292);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1292||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet0BOffStep[15:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1293);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1293||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet0AOnStep[15:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1294);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1294||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet0AOffStep[15:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1295);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1295||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetHomeBOnStep[15:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1296);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1296||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetHomeBOffStep[15:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1297);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1297||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetHomeAOnStep[15:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1298);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1298||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetHomeAOffStep[15:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1299);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1299||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetB2OnStep[15:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1300);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1300||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetB2OffStep[15:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1301);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1301||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetB1OnStep[15:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1302);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1302||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetB1OffStep[15:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1303);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1303||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetB0OnStep[15:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1304);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1304||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetB0OffStep[15:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1305);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1305||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetA2OnStep[15:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1306);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1306||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetA2OffStep[15:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1307);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1307||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetA1OnStep[15:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1308);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1308||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetA1OffStep[15:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1309);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1309||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetA0OnStep[15:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1310);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1310||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetA0OffStep[15:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1311);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1311||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet7BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||FineSteeringMirror.srr(1314);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1314||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet7BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||FineSteeringMirror.srr(1315);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1315||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet7AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||FineSteeringMirror.srr(1316);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1316||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet7AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||FineSteeringMirror.srr(1317);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1317||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet6BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||FineSteeringMirror.srr(1318);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1318||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet6BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||FineSteeringMirror.srr(1319);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1319||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet6AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||FineSteeringMirror.srr(1320);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1320||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet6AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||FineSteeringMirror.srr(1321);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1321||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet5BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||FineSteeringMirror.srr(1322);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1322||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet5BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||FineSteeringMirror.srr(1323);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1323||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet5AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||FineSteeringMirror.srr(1324);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1324||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet5AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||FineSteeringMirror.srr(1325);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1325||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet4BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||FineSteeringMirror.srr(1326);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1326||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet4BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||FineSteeringMirror.srr(1327);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1327||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet4AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||FineSteeringMirror.srr(1328);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1328||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet4AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||FineSteeringMirror.srr(1329);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1329||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet3BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||FineSteeringMirror.srr(1330);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1330||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet3BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||FineSteeringMirror.srr(1331);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1331||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet3AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||FineSteeringMirror.srr(1332);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1332||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet3AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||FineSteeringMirror.srr(1333);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1333||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet2BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||FineSteeringMirror.srr(1334);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1334||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet2BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||FineSteeringMirror.srr(1335);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1335||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet2AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||FineSteeringMirror.srr(1336);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1336||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet2AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||FineSteeringMirror.srr(1337);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1337||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet1BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||FineSteeringMirror.srr(1338);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1338||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet1BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||FineSteeringMirror.srr(1339);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1339||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet1AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||FineSteeringMirror.srr(1340);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1340||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet1AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||FineSteeringMirror.srr(1341);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1341||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet0BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||FineSteeringMirror.srr(1342);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1342||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet0BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||FineSteeringMirror.srr(1343);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1343||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet0AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||FineSteeringMirror.srr(1344);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1344||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet0AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||FineSteeringMirror.srr(1345);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1345||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDetHomeBOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||FineSteeringMirror.srr(1346);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1346||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDetHomeBOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||FineSteeringMirror.srr(1347);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1347||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDetHomeAOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||FineSteeringMirror.srr(1348);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1348||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDetHomeAOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||FineSteeringMirror.srr(1349);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1349||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDetB2OnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||FineSteeringMirror.srr(1350);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1350||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDetB2OffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||FineSteeringMirror.srr(1351);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1351||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDetB1OnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||FineSteeringMirror.srr(1352);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1352||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDetB1OffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||FineSteeringMirror.srr(1353);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1353||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDetB0OnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||FineSteeringMirror.srr(1354);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1354||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDetB0OffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||FineSteeringMirror.srr(1355);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1355||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDetA2OnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||FineSteeringMirror.srr(1356);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1356||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDetA2OffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||FineSteeringMirror.srr(1357);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1357||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDetA1OnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||FineSteeringMirror.srr(1358);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1358||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDetA1OffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||FineSteeringMirror.srr(1359);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1359||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDetA0OnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||FineSteeringMirror.srr(1360);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1360||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDetA0OffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||FineSteeringMirror.srr(1361);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1361||Main.vhd(2619);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2619
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||FineSteeringMirror.srr(1368);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1368||FineSteeringMirror_sb_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||FineSteeringMirror.srr(1369);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1369||FineSteeringMirror_sb_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||FineSteeringMirror.srr(1370);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1370||FineSteeringMirror_sb_FABOSC_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||FineSteeringMirror.srr(1371);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1371||FineSteeringMirror_sb_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||FineSteeringMirror.srr(1372);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1372||FineSteeringMirror_sb_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO129||@W:Sequential instance Main_0.IBufDacMiso.Temp1 is reduced to a combinational gate by constant propagation.||FineSteeringMirror.srr(1373);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1373||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||MO129||@W:Sequential instance FineSteeringMirror_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||FineSteeringMirror.srr(1374);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1374||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance FineSteeringMirror_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||FineSteeringMirror.srr(1375);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1375||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance FineSteeringMirror_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||FineSteeringMirror.srr(1376);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1376||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance FineSteeringMirror_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||FineSteeringMirror.srr(1377);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1377||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance Main_0.IBufDacMiso.O is reduced to a combinational gate by constant propagation.||FineSteeringMirror.srr(1378);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1378||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||MO129||@W:Sequential instance FineSteeringMirror_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||FineSteeringMirror.srr(1379);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1379||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance FineSteeringMirror_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||FineSteeringMirror.srr(1380);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1380||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance FineSteeringMirror_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||FineSteeringMirror.srr(1381);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1381||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance FineSteeringMirror_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||FineSteeringMirror.srr(1382);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1382||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance FineSteeringMirror_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||FineSteeringMirror.srr(1383);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1383||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance FineSteeringMirror_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||FineSteeringMirror.srr(1384);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1384||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance FineSteeringMirror_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||FineSteeringMirror.srr(1385);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1385||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance FineSteeringMirror_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||FineSteeringMirror.srr(1386);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1386||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance FineSteeringMirror_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||FineSteeringMirror.srr(1387);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1387||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance FineSteeringMirror_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||FineSteeringMirror.srr(1388);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1388||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance FineSteeringMirror_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||FineSteeringMirror.srr(1389);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1389||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1388
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_5(implementation)) because it does not drive other instances.||FineSteeringMirror.srr(1396);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1396||UartTxFifoExtClk.vhd(192);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/192
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_4(implementation)) because it does not drive other instances.||FineSteeringMirror.srr(1397);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1397||UartTxFifoExtClk.vhd(192);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/192
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_3(implementation)) because it does not drive other instances.||FineSteeringMirror.srr(1398);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1398||UartTxFifoExtClk.vhd(192);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/192
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_2(implementation)) because it does not drive other instances.||FineSteeringMirror.srr(1399);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1399||UartTxFifoExtClk.vhd(192);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/192
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_1(implementation)) because it does not drive other instances.||FineSteeringMirror.srr(1400);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1400||UartTxFifoExtClk.vhd(192);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/192
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_0(implementation)) because it does not drive other instances.||FineSteeringMirror.srr(1401);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1401||UartTxFifoExtClk.vhd(192);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/192
Implementation;Synthesis||BN115||@N: Removing instance BuildNumber_i (in view: work.Main(architecture_main)) because it does not drive other instances.||FineSteeringMirror.srr(1402);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1402||Main.vhd(1237);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/1237
Implementation;Synthesis||BN115||@N: Removing instance IBufDacMiso (in view: work.Main(architecture_main)) because it does not drive other instances.||FineSteeringMirror.srr(1403);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1403||Main.vhd(2424);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/Main.vhd'/linenumber/2424
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1404);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1404||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1405);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1405||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1406);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1406||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1407);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1407||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1408);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1408||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1409);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1409||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1410);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1410||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1411);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1411||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1412);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1412||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1413);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1413||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1414);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1414||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1415);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1415||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.gated_fifo_8_10_0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1416);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1416||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.gated_fifo_8_10_1_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1417);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1417||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.gated_fifo_8_10_1_3(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1418);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1418||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.gated_fifo_8_10_1_5(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1419);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1419||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.gated_fifo_8_10_1_7(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1420);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1420||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.gated_fifo_8_10_1_9(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1421);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1421||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||FineSteeringMirror.srr(1422);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1422||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||FineSteeringMirror.srr(1423);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1423||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||FineSteeringMirror.srr(1424);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1424||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||FineSteeringMirror.srr(1425);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1425||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_0(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||FineSteeringMirror.srr(1426);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1426||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_2(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||FineSteeringMirror.srr(1427);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1427||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_4(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||FineSteeringMirror.srr(1428);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1428||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_6(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||FineSteeringMirror.srr(1429);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1429||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_8(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||FineSteeringMirror.srr(1430);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1430||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_10(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||FineSteeringMirror.srr(1431);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1431||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FineSteeringMirror.srr(1432);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1432||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FineSteeringMirror.srr(1433);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1433||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FineSteeringMirror.srr(1434);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1434||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FineSteeringMirror.srr(1435);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1435||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FineSteeringMirror.srr(1436);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1436||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FineSteeringMirror.srr(1437);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1437||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FineSteeringMirror.srr(1438);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1438||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FineSteeringMirror.srr(1439);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1439||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.fifo_8_10_0(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||FineSteeringMirror.srr(1440);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1440||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.fifo_8_10_1_1(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||FineSteeringMirror.srr(1441);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1441||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.fifo_8_10_1_3(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||FineSteeringMirror.srr(1442);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1442||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.fifo_8_10_1_5(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||FineSteeringMirror.srr(1443);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1443||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.fifo_8_10_1_7(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||FineSteeringMirror.srr(1444);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1444||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.fifo_8_10_1_9(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||FineSteeringMirror.srr(1445);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1445||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=21 on top level netlist FineSteeringMirror ||FineSteeringMirror.srr(1446);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1446||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock which controls 2185 sequential elements including Main_0.BootupReset.ClkDiv[9:0]. This clock has no specified timing constraint which may adversely impact design performance. ||FineSteeringMirror.srr(1532);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1532||OneShot.vhd(58);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/58
Implementation;Synthesis||MT530||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock which controls 9 sequential elements including Main_0.RS4GpsGps_TxGps.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. ||FineSteeringMirror.srr(1533);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1533||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||MT530||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock which controls 31 sequential elements including Main_0.UartGpsTxBitClockDiv.div_i. This clock has no specified timing constraint which may adversely impact design performance. ||FineSteeringMirror.srr(1534);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1534||ClockDivider.vhd(55);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/55
Implementation;Synthesis||MT530||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock which controls 9 sequential elements including Main_0.RS4UsbUsb_TxUsb.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. ||FineSteeringMirror.srr(1535);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1535||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||MT530||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock which controls 31 sequential elements including Main_0.UartUsbTxBitClockDiv.div_i. This clock has no specified timing constraint which may adversely impact design performance. ||FineSteeringMirror.srr(1536);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1536||ClockDivider.vhd(55);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/55
Implementation;Synthesis||MT530||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock which controls 9 sequential elements including Main_0.RS433_Tx3.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. ||FineSteeringMirror.srr(1537);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1537||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||MT530||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock which controls 31 sequential elements including Main_0.Uart3TxBitClockDiv.div_i. This clock has no specified timing constraint which may adversely impact design performance. ||FineSteeringMirror.srr(1538);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1538||ClockDivider.vhd(55);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/55
Implementation;Synthesis||MT530||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock which controls 9 sequential elements including Main_0.RS422_Tx2.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. ||FineSteeringMirror.srr(1539);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1539||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||MT530||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock which controls 31 sequential elements including Main_0.Uart2TxBitClockDiv.div_i. This clock has no specified timing constraint which may adversely impact design performance. ||FineSteeringMirror.srr(1540);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1540||ClockDivider.vhd(55);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/55
Implementation;Synthesis||MT530||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock which controls 9 sequential elements including Main_0.RS422_Tx1.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. ||FineSteeringMirror.srr(1541);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1541||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||MT530||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock which controls 31 sequential elements including Main_0.Uart1TxBitClockDiv.div_i. This clock has no specified timing constraint which may adversely impact design performance. ||FineSteeringMirror.srr(1542);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1542||ClockDivider.vhd(55);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/55
Implementation;Synthesis||MT530||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock which controls 9 sequential elements including Main_0.RS422_Tx0.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. ||FineSteeringMirror.srr(1543);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1543||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||MT530||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock which controls 31 sequential elements including Main_0.Uart0TxBitClockDiv.div_i. This clock has no specified timing constraint which may adversely impact design performance. ||FineSteeringMirror.srr(1544);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1544||ClockDivider.vhd(55);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/55
Implementation;Synthesis||MT530||@W:Found inferred clock FineSteeringMirror_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 36 sequential elements including FineSteeringMirror_sb_0.CORERESETP_0.MSS_HPMS_READY_int. This clock has no specified timing constraint which may adversely impact design performance. ||FineSteeringMirror.srr(1545);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1545||coreresetp.v(565);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/565
Implementation;Synthesis||MT530||@W:Found inferred clock FineSteeringMirror_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 15 sequential elements including FineSteeringMirror_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1. This clock has no specified timing constraint which may adversely impact design performance. ||FineSteeringMirror.srr(1546);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1546||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/912
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||FineSteeringMirror.srr(1548);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1548||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||FineSteeringMirror.srr(1622);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1622||FineSteeringMirror_sb_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||FineSteeringMirror.srr(1623);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1623||FineSteeringMirror_sb_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||FineSteeringMirror.srr(1624);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1624||FineSteeringMirror_sb_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||FineSteeringMirror.srr(1625);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1625||FineSteeringMirror_sb_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||FineSteeringMirror.srr(1626);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1626||FineSteeringMirror_sb_FABOSC_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||BN132||@W:Removing sequential instance FineSteeringMirror_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance FineSteeringMirror_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||FineSteeringMirror.srr(1627);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1627||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||BN132||@W:Removing sequential instance FineSteeringMirror_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance FineSteeringMirror_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||FineSteeringMirror.srr(1628);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1628||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance FineSteeringMirror_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance FineSteeringMirror_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||FineSteeringMirror.srr(1629);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1629||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance FineSteeringMirror_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance FineSteeringMirror_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||FineSteeringMirror.srr(1630);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1630||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/929
Implementation;Synthesis||BN362||@N: Removing sequential instance ReadMonitorAdcSample (in view: work.RegisterSpacePorts_10(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||FineSteeringMirror.srr(1635);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1635||RegisterSpace.vhd(422);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorTq144/fpga/RegisterSpace.vhd'/linenumber/422
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance PPSAccumulator.PPSAccum_i[31:0] ||FineSteeringMirror.srr(1648);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1648||PPSCount.vhd(54);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd'/linenumber/54
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance Uart0BitClockDiv.ClkDiv[6:0] ||FineSteeringMirror.srr(1649);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1649||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance Uart1BitClockDiv.ClkDiv[6:0] ||FineSteeringMirror.srr(1650);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1650||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance Uart2BitClockDiv.ClkDiv[6:0] ||FineSteeringMirror.srr(1651);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1651||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance Uart3BitClockDiv.ClkDiv[6:0] ||FineSteeringMirror.srr(1652);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1652||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.Main(architecture_main) instance StepperMotor.CurrentStep_i[15:0]  ||FineSteeringMirror.srr(1653);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1653||FourWireStepperMotorDriver.vhd(149);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotorDriver.vhd'/linenumber/149
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance StepperMotor.StepOneShot.ClkDiv[19:0] ||FineSteeringMirror.srr(1654);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1654||OneShot.vhd(58);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/58
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance ShootThruIxnaeOneShotBMinus.ClkDiv[16:0] ||FineSteeringMirror.srr(1655);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1655||OneShot.vhd(58);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/58
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance ShootThruIxnaeOneShotBPlus.ClkDiv[16:0] ||FineSteeringMirror.srr(1656);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1656||OneShot.vhd(58);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/58
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance ShootThruIxnaeOneShotAMinus.ClkDiv[16:0] ||FineSteeringMirror.srr(1657);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1657||OneShot.vhd(58);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/58
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance ShootThruIxnaeOneShotAPlus.ClkDiv[16:0] ||FineSteeringMirror.srr(1658);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1658||OneShot.vhd(58);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/58
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance BootupReset.ClkDiv[9:0] ||FineSteeringMirror.srr(1659);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1659||OneShot.vhd(58);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/58
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') StepperMotor.un1_seekstep (in view: work.Main(architecture_main))||FineSteeringMirror.srr(1660);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1660||FourWireStepperMotorDriver.vhd(160);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotorDriver.vhd'/linenumber/160
Implementation;Synthesis||MO231||@N: Found counter in view:work.SpiMasterPorts_work_main_architecture_main_1layer1(spimaster) instance ClkDiv[6:0] ||FineSteeringMirror.srr(1661);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1661||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_0(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||FineSteeringMirror.srr(1663);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1663||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_0(rtl) instance counter_r[10:0]  ||FineSteeringMirror.srr(1664);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1664||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_0(rtl) instance waddr_r[9:0] ||FineSteeringMirror.srr(1665);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1665||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_0(rtl) instance raddr_r[9:0] ||FineSteeringMirror.srr(1666);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1666||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_0(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||FineSteeringMirror.srr(1668);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1668||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.gated_fifo_8_10_1_0(rtl) instance fifo_i.counter_r[10:0]  ||FineSteeringMirror.srr(1670);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1670||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_0(rtl) instance fifo_i.waddr_r[9:0] ||FineSteeringMirror.srr(1671);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1671||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_0(rtl) instance fifo_i.raddr_r[9:0] ||FineSteeringMirror.srr(1672);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1672||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_1_1(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||FineSteeringMirror.srr(1674);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1674||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_1_1(rtl) instance counter_r[10:0]  ||FineSteeringMirror.srr(1675);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1675||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_1(rtl) instance waddr_r[9:0] ||FineSteeringMirror.srr(1676);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1676||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_1(rtl) instance raddr_r[9:0] ||FineSteeringMirror.srr(1677);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1677||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_2(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||FineSteeringMirror.srr(1679);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1679||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.gated_fifo_8_10_1_2(rtl) instance fifo_i.counter_r[10:0]  ||FineSteeringMirror.srr(1681);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1681||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_2(rtl) instance fifo_i.waddr_r[9:0] ||FineSteeringMirror.srr(1682);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1682||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_2(rtl) instance fifo_i.raddr_r[9:0] ||FineSteeringMirror.srr(1683);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1683||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_1_3(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||FineSteeringMirror.srr(1685);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1685||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_1_3(rtl) instance counter_r[10:0]  ||FineSteeringMirror.srr(1686);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1686||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_3(rtl) instance waddr_r[9:0] ||FineSteeringMirror.srr(1687);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1687||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_3(rtl) instance raddr_r[9:0] ||FineSteeringMirror.srr(1688);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1688||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_4(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||FineSteeringMirror.srr(1690);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1690||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.gated_fifo_8_10_1_4(rtl) instance fifo_i.counter_r[10:0]  ||FineSteeringMirror.srr(1692);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1692||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_4(rtl) instance fifo_i.waddr_r[9:0] ||FineSteeringMirror.srr(1693);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1693||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_4(rtl) instance fifo_i.raddr_r[9:0] ||FineSteeringMirror.srr(1694);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1694||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_1_5(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||FineSteeringMirror.srr(1696);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1696||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_1_5(rtl) instance counter_r[10:0]  ||FineSteeringMirror.srr(1697);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1697||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_5(rtl) instance waddr_r[9:0] ||FineSteeringMirror.srr(1698);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1698||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_5(rtl) instance raddr_r[9:0] ||FineSteeringMirror.srr(1699);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1699||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_6(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||FineSteeringMirror.srr(1701);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1701||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.gated_fifo_8_10_1_6(rtl) instance fifo_i.counter_r[10:0]  ||FineSteeringMirror.srr(1703);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1703||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_6(rtl) instance fifo_i.waddr_r[9:0] ||FineSteeringMirror.srr(1704);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1704||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_6(rtl) instance fifo_i.raddr_r[9:0] ||FineSteeringMirror.srr(1705);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1705||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.ClockDividerPorts_work_main_architecture_main_1layer1(clockdivider) instance ClkDiv[4:0] ||FineSteeringMirror.srr(1706);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1706||ClockDivider.vhd(55);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/55
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_1_7(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||FineSteeringMirror.srr(1708);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1708||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_1_7(rtl) instance counter_r[10:0]  ||FineSteeringMirror.srr(1709);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1709||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_7(rtl) instance waddr_r[9:0] ||FineSteeringMirror.srr(1710);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1710||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_7(rtl) instance raddr_r[9:0] ||FineSteeringMirror.srr(1711);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1711||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_8(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||FineSteeringMirror.srr(1713);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1713||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.gated_fifo_8_10_1_8(rtl) instance fifo_i.counter_r[10:0]  ||FineSteeringMirror.srr(1715);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1715||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_8(rtl) instance fifo_i.waddr_r[9:0] ||FineSteeringMirror.srr(1716);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1716||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_8(rtl) instance fifo_i.raddr_r[9:0] ||FineSteeringMirror.srr(1717);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1717||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.ClockDividerPorts_work_main_architecture_main_2layer1(clockdivider) instance ClkDiv[8:0] ||FineSteeringMirror.srr(1718);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1718||ClockDivider.vhd(55);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/55
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_1_9(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||FineSteeringMirror.srr(1720);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1720||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_1_9(rtl) instance counter_r[10:0]  ||FineSteeringMirror.srr(1721);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1721||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_9(rtl) instance waddr_r[9:0] ||FineSteeringMirror.srr(1722);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1722||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_9(rtl) instance raddr_r[9:0] ||FineSteeringMirror.srr(1723);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1723||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_10(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||FineSteeringMirror.srr(1725);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1725||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.gated_fifo_8_10_1_10(rtl) instance fifo_i.counter_r[10:0]  ||FineSteeringMirror.srr(1727);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1727||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_10(rtl) instance fifo_i.waddr_r[9:0] ||FineSteeringMirror.srr(1728);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1728||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_10(rtl) instance fifo_i.raddr_r[9:0] ||FineSteeringMirror.srr(1729);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1729||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.shot_i_arst on CLKINT  I_293 ||FineSteeringMirror.srr(1764);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1764||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartUsbFifoReset_i_arst on CLKINT  I_294 ||FineSteeringMirror.srr(1765);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1765||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.Uart3FifoReset_i_arst on CLKINT  I_295 ||FineSteeringMirror.srr(1766);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1766||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartGpsFifoReset_i_arst on CLKINT  I_296 ||FineSteeringMirror.srr(1767);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1767||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.Uart0FifoReset_i_arst on CLKINT  I_297 ||FineSteeringMirror.srr(1768);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1768||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.Uart2FifoReset_i_arst on CLKINT  I_298 ||FineSteeringMirror.srr(1769);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1769||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.Uart1FifoReset_i_arst on CLKINT  I_299 ||FineSteeringMirror.srr(1770);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1770||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.ClkDac_i.SpiRst_arst on CLKINT  I_300 ||FineSteeringMirror.srr(1771);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1771||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.PPSCountReset_arst on CLKINT  I_301 ||FineSteeringMirror.srr(1772);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1772||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartClkGps on CLKINT  I_302 ||FineSteeringMirror.srr(1773);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1773||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartClk3 on CLKINT  I_303 ||FineSteeringMirror.srr(1774);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1774||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartClk1 on CLKINT  I_304 ||FineSteeringMirror.srr(1775);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1775||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartClkUsb on CLKINT  I_305 ||FineSteeringMirror.srr(1776);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1776||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartClk2 on CLKINT  I_306 ||FineSteeringMirror.srr(1777);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1777||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartClk0 on CLKINT  I_307 ||FineSteeringMirror.srr(1778);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1778||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.ads1258.SpiRst_arst on CLKINT  I_308 ||FineSteeringMirror.srr(1779);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1779||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.ResetSteps_i_arst on CLKINT  I_309 ||FineSteeringMirror.srr(1780);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1780||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.StepperMotor.MotorStopped on CLKINT  I_310 ||FineSteeringMirror.srr(1781);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1781||null;null
Implementation;Synthesis||FP130||@N: Promoting Net FineSteeringMirror_sb_0.CORERESETP_0.sm0_areset_n_clk_base on CLKINT  I_311 ||FineSteeringMirror.srr(1782);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1782||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.MotorBPlus_arst on CLKINT  I_312 ||FineSteeringMirror.srr(1783);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1783||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.MotorAPlus_arst on CLKINT  I_313 ||FineSteeringMirror.srr(1784);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1784||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.MotorAMinus_arst on CLKINT  I_314 ||FineSteeringMirror.srr(1785);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1785||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.MotorBMinus_arst on CLKINT  I_315 ||FineSteeringMirror.srr(1786);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1786||null;null
Implementation;Synthesis||FP130||@N: Promoting Net FineSteeringMirror_sb_0.CORERESETP_0.sm0_areset_n_arst on CLKINT  I_316 ||FineSteeringMirror.srr(1787);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1787||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartTxClkUsb on CLKINT  I_317 ||FineSteeringMirror.srr(1788);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1788||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartTxClkGps on CLKINT  I_318 ||FineSteeringMirror.srr(1789);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1789||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartTxClk2 on CLKINT  I_319 ||FineSteeringMirror.srr(1790);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1790||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartTxClk3 on CLKINT  I_320 ||FineSteeringMirror.srr(1791);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1791||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartTxClk0 on CLKINT  I_321 ||FineSteeringMirror.srr(1792);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1792||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartTxClk1 on CLKINT  I_322 ||FineSteeringMirror.srr(1793);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1793||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||FineSteeringMirror.srr(1821);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1821||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||FineSteeringMirror.srr(1822);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1822||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||FineSteeringMirror.srr(1823);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1823||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||FineSteeringMirror.srr(1824);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1824||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||FineSteeringMirror.srr(1825);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1825||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||FineSteeringMirror.srr(1826);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1826||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||FineSteeringMirror.srr(1827);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1827||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||FineSteeringMirror.srr(1828);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1828||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||FineSteeringMirror.srr(1829);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1829||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||FineSteeringMirror.srr(1830);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1830||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||FineSteeringMirror.srr(1831);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1831||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||FineSteeringMirror.srr(1832);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1832||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||FineSteeringMirror.srr(1833);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1833||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||FineSteeringMirror.srr(1834);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1834||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||FineSteeringMirror.srr(1835);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1835||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FCCC_C0_0.FCCC_C0_0.GL1_net.||FineSteeringMirror.srr(1846);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1846||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.UartGpsTxBitClockDiv.div_i_3.||FineSteeringMirror.srr(1847);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1847||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.UartGpsRxBitClockDiv.div_i_6.||FineSteeringMirror.srr(1848);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1848||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.UartUsbTxBitClockDiv.div_i_4.||FineSteeringMirror.srr(1849);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1849||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.UartUsbRxBitClockDiv.div_i_5.||FineSteeringMirror.srr(1850);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1850||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart3TxBitClockDiv.div_i_1.||FineSteeringMirror.srr(1851);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1851||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart3BitClockDiv.clko_i_2.||FineSteeringMirror.srr(1852);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1852||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart2TxBitClockDiv.div_i_2.||FineSteeringMirror.srr(1853);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1853||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart2BitClockDiv.clko_i_0.||FineSteeringMirror.srr(1854);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1854||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart1TxBitClockDiv.div_i.||FineSteeringMirror.srr(1855);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1855||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart1BitClockDiv.clko_i_1.||FineSteeringMirror.srr(1856);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1856||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart0TxBitClockDiv.div_i_0.||FineSteeringMirror.srr(1857);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1857||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart0BitClockDiv.clko_i.||FineSteeringMirror.srr(1858);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1858||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock FineSteeringMirror_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FineSteeringMirror_sb_0.CCC_0.GL0_net.||FineSteeringMirror.srr(1859);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1859||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock FineSteeringMirror_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FineSteeringMirror_sb_0.FABOSC_0.N_RCOSC_25_50MHZ_CLKOUT.||FineSteeringMirror.srr(1860);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1860||null;null
Implementation;Place and Route;RootName:FineSteeringMirror
Implementation;Place and Route||(null)||Please refer to the log file for details about 6 Warning(s) , 4 Info(s)||FineSteeringMirror_layout_log.log;liberoaction://open_report/file/FineSteeringMirror_layout_log.log||(null);(null)
