{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667679710490 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667679710490 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov  5 20:21:50 2022 " "Processing started: Sat Nov  5 20:21:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667679710490 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667679710490 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off parallelEncoder -c parallelEncoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off parallelEncoder -c parallelEncoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667679710491 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667679710656 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667679710657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallelEncoder.vhd 6 3 " "Found 6 design units, including 3 entities, in source file parallelEncoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR_2-XOR_2_arch " "Found design unit 1: XOR_2-XOR_2_arch" {  } { { "parallelEncoder.vhd" "" { Text "/home/pedro/Documents/UA/4o-ano/1o-semestre/AAD/Pratica/AAD/parallelEncoder/parallelEncoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667679717359 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 XOR_3-XOR_3_arch " "Found design unit 2: XOR_3-XOR_3_arch" {  } { { "parallelEncoder.vhd" "" { Text "/home/pedro/Documents/UA/4o-ano/1o-semestre/AAD/Pratica/AAD/parallelEncoder/parallelEncoder.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667679717359 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 parallelEncoder-Hadamard_4_to_8_arch " "Found design unit 3: parallelEncoder-Hadamard_4_to_8_arch" {  } { { "parallelEncoder.vhd" "" { Text "/home/pedro/Documents/UA/4o-ano/1o-semestre/AAD/Pratica/AAD/parallelEncoder/parallelEncoder.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667679717359 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR_2 " "Found entity 1: XOR_2" {  } { { "parallelEncoder.vhd" "" { Text "/home/pedro/Documents/UA/4o-ano/1o-semestre/AAD/Pratica/AAD/parallelEncoder/parallelEncoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667679717359 ""} { "Info" "ISGN_ENTITY_NAME" "2 XOR_3 " "Found entity 2: XOR_3" {  } { { "parallelEncoder.vhd" "" { Text "/home/pedro/Documents/UA/4o-ano/1o-semestre/AAD/Pratica/AAD/parallelEncoder/parallelEncoder.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667679717359 ""} { "Info" "ISGN_ENTITY_NAME" "3 parallelEncoder " "Found entity 3: parallelEncoder" {  } { { "parallelEncoder.vhd" "" { Text "/home/pedro/Documents/UA/4o-ano/1o-semestre/AAD/Pratica/AAD/parallelEncoder/parallelEncoder.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667679717359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667679717359 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "parallelEncoder " "Elaborating entity \"parallelEncoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667679717394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_2 XOR_2:XOR_2_inst1 " "Elaborating entity \"XOR_2\" for hierarchy \"XOR_2:XOR_2_inst1\"" {  } { { "parallelEncoder.vhd" "XOR_2_inst1" { Text "/home/pedro/Documents/UA/4o-ano/1o-semestre/AAD/Pratica/AAD/parallelEncoder/parallelEncoder.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667679717400 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1667679717798 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667679718056 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667679718056 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667679718072 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667679718072 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1667679718072 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667679718072 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "500 " "Peak virtual memory: 500 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667679718077 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov  5 20:21:58 2022 " "Processing ended: Sat Nov  5 20:21:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667679718077 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667679718077 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667679718077 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667679718077 ""}
