{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1467644294265 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1467644294268 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul  4 14:58:14 2016 " "Processing started: Mon Jul  4 14:58:14 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1467644294268 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1467644294268 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Teste2 -c Teste2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Teste2 -c Teste2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1467644294274 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1467644294512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Teste2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Teste2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Teste2 " "Found entity 1: Teste2" {  } { { "Teste2.bdf" "" { Schematic "/home-local/aluno/Teste2/Teste2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467644294592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467644294592 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Banco_registradores.v(25) " "Verilog HDL information at Banco_registradores.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "Banco_registradores.v" "" { Text "/home-local/aluno/Teste2/Banco_registradores.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1467644294596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Banco_registradores.v 1 1 " "Found 1 design units, including 1 entities, in source file Banco_registradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 Banco_registradores " "Found entity 1: Banco_registradores" {  } { { "Banco_registradores.v" "" { Text "/home-local/aluno/Teste2/Banco_registradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467644294597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467644294597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file Flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 Flipflop " "Found entity 1: Flipflop" {  } { { "Flipflop.v" "" { Text "/home-local/aluno/Teste2/Flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467644294598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467644294598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexador.v 1 1 " "Found 1 design units, including 1 entities, in source file Multiplexador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador " "Found entity 1: Multiplexador" {  } { { "Multiplexador.v" "" { Text "/home-local/aluno/Teste2/Multiplexador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467644294599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467644294599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexador3.v 1 1 " "Found 1 design units, including 1 entities, in source file Multiplexador3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador3 " "Found entity 1: Multiplexador3" {  } { { "Multiplexador3.v" "" { Text "/home-local/aluno/Teste2/Multiplexador3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467644294599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467644294599 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "endereco PC.v(23) " "Unrecognized synthesis attribute \"endereco\" at PC.v(23)" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 23 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644294600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.v 1 1 " "Found 1 design units, including 1 entities, in source file PC.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467644294601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467644294601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM_dados.v 1 1 " "Found 1 design units, including 1 entities, in source file RAM_dados.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_dados " "Found entity 1: RAM_dados" {  } { { "RAM_dados.v" "" { Text "/home-local/aluno/Teste2/RAM_dados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467644294602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467644294602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM_instrucoes.v 1 1 " "Found 1 design units, including 1 entities, in source file RAM_instrucoes.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_instrucoes " "Found entity 1: RAM_instrucoes" {  } { { "RAM_instrucoes.v" "" { Text "/home-local/aluno/Teste2/RAM_instrucoes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467644294603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467644294603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.v 1 1 " "Found 1 design units, including 1 entities, in source file ULA.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467644294604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467644294604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Unidade_de_controle.v 1 1 " "Found 1 design units, including 1 entities, in source file Unidade_de_controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Unidade_de_controle " "Found entity 1: Unidade_de_controle" {  } { { "Unidade_de_controle.v" "" { Text "/home-local/aluno/Teste2/Unidade_de_controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467644294622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467644294622 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RAM_Saida.v(24) " "Verilog HDL information at RAM_Saida.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "RAM_Saida.v" "" { Text "/home-local/aluno/Teste2/RAM_Saida.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1467644294623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM_Saida.v 1 1 " "Found 1 design units, including 1 entities, in source file RAM_Saida.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_Saida " "Found entity 1: RAM_Saida" {  } { { "RAM_Saida.v" "" { Text "/home-local/aluno/Teste2/RAM_Saida.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467644294623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467644294623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testef2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Testef2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Testef2 " "Found entity 1: Testef2" {  } { { "Testef2.bdf" "" { Schematic "/home-local/aluno/Teste2/Testef2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467644294624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467644294624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DeBounce.v 1 1 " "Found 1 design units, including 1 entities, in source file DeBounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "DeBounce.v" "" { Text "/home-local/aluno/Teste2/DeBounce.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467644294625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467644294625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "/home-local/aluno/Teste2/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467644294626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467644294626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BCD.v 1 1 " "Found 1 design units, including 1 entities, in source file BCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.v" "" { Text "/home-local/aluno/Teste2/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467644294627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467644294627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CPU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "/home-local/aluno/Teste2/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467644294627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467644294627 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Testef2 " "Elaborating entity \"Testef2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1467644294695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:inst6 " "Elaborating entity \"display\" for hierarchy \"display:inst6\"" {  } { { "Testef2.bdf" "inst6" { Schematic "/home-local/aluno/Teste2/Testef2.bdf" { { 272 1144 1304 448 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467644294698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeBounce DeBounce:inst8 " "Elaborating entity \"DeBounce\" for hierarchy \"DeBounce:inst8\"" {  } { { "Testef2.bdf" "inst8" { Schematic "/home-local/aluno/Teste2/Testef2.bdf" { { 272 112 280 384 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467644294700 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DeBounce.v(54) " "Verilog HDL assignment warning at DeBounce.v(54): truncated value with size 32 to match size of target (11)" {  } { { "DeBounce.v" "" { Text "/home-local/aluno/Teste2/DeBounce.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467644294701 "|Testef2|DeBounce:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD BCD:inst4 " "Elaborating entity \"BCD\" for hierarchy \"BCD:inst4\"" {  } { { "Testef2.bdf" "inst4" { Schematic "/home-local/aluno/Teste2/Testef2.bdf" { { 272 848 1048 384 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467644294702 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(26) " "Verilog HDL assignment warning at BCD.v(26): truncated value with size 32 to match size of target (4)" {  } { { "BCD.v" "" { Text "/home-local/aluno/Teste2/BCD.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467644294703 "|Testef2|BCD:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(22) " "Verilog HDL assignment warning at BCD.v(22): truncated value with size 32 to match size of target (4)" {  } { { "BCD.v" "" { Text "/home-local/aluno/Teste2/BCD.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467644294703 "|Testef2|BCD:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:inst7 " "Elaborating entity \"CPU\" for hierarchy \"CPU:inst7\"" {  } { { "Testef2.bdf" "inst7" { Schematic "/home-local/aluno/Teste2/Testef2.bdf" { { 272 520 752 368 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467644294703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_Saida CPU:inst7\|RAM_Saida:inst11 " "Elaborating entity \"RAM_Saida\" for hierarchy \"CPU:inst7\|RAM_Saida:inst11\"" {  } { { "CPU.bdf" "inst11" { Schematic "/home-local/aluno/Teste2/CPU.bdf" { { 168 2336 2560 312 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467644294706 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ram_saida " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ram_saida\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1467644294718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Unidade_de_controle CPU:inst7\|Unidade_de_controle:inst19 " "Elaborating entity \"Unidade_de_controle\" for hierarchy \"CPU:inst7\|Unidade_de_controle:inst19\"" {  } { { "CPU.bdf" "inst19" { Schematic "/home-local/aluno/Teste2/CPU.bdf" { { 16 1616 1824 256 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467644294719 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RS Unidade_de_controle.v(310) " "Verilog HDL Always Construct warning at Unidade_de_controle.v(310): variable \"RS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Unidade_de_controle.v" "" { Text "/home-local/aluno/Teste2/Unidade_de_controle.v" 310 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467644294720 "|Testef2|CPU:inst7|Unidade_de_controle:inst19"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IM22 Unidade_de_controle.v(325) " "Verilog HDL Always Construct warning at Unidade_de_controle.v(325): variable \"IM22\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Unidade_de_controle.v" "" { Text "/home-local/aluno/Teste2/Unidade_de_controle.v" 325 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467644294720 "|Testef2|CPU:inst7|Unidade_de_controle:inst19"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RS Unidade_de_controle.v(339) " "Verilog HDL Always Construct warning at Unidade_de_controle.v(339): variable \"RS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Unidade_de_controle.v" "" { Text "/home-local/aluno/Teste2/Unidade_de_controle.v" 339 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467644294720 "|Testef2|CPU:inst7|Unidade_de_controle:inst19"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "N Unidade_de_controle.v(342) " "Verilog HDL Always Construct warning at Unidade_de_controle.v(342): variable \"N\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Unidade_de_controle.v" "" { Text "/home-local/aluno/Teste2/Unidade_de_controle.v" 342 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467644294721 "|Testef2|CPU:inst7|Unidade_de_controle:inst19"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IM22 Unidade_de_controle.v(355) " "Verilog HDL Always Construct warning at Unidade_de_controle.v(355): variable \"IM22\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Unidade_de_controle.v" "" { Text "/home-local/aluno/Teste2/Unidade_de_controle.v" 355 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467644294721 "|Testef2|CPU:inst7|Unidade_de_controle:inst19"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "N Unidade_de_controle.v(358) " "Verilog HDL Always Construct warning at Unidade_de_controle.v(358): variable \"N\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Unidade_de_controle.v" "" { Text "/home-local/aluno/Teste2/Unidade_de_controle.v" 358 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467644294721 "|Testef2|CPU:inst7|Unidade_de_controle:inst19"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RS Unidade_de_controle.v(371) " "Verilog HDL Always Construct warning at Unidade_de_controle.v(371): variable \"RS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Unidade_de_controle.v" "" { Text "/home-local/aluno/Teste2/Unidade_de_controle.v" 371 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467644294721 "|Testef2|CPU:inst7|Unidade_de_controle:inst19"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Z Unidade_de_controle.v(374) " "Verilog HDL Always Construct warning at Unidade_de_controle.v(374): variable \"Z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Unidade_de_controle.v" "" { Text "/home-local/aluno/Teste2/Unidade_de_controle.v" 374 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467644294721 "|Testef2|CPU:inst7|Unidade_de_controle:inst19"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IM22 Unidade_de_controle.v(387) " "Verilog HDL Always Construct warning at Unidade_de_controle.v(387): variable \"IM22\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Unidade_de_controle.v" "" { Text "/home-local/aluno/Teste2/Unidade_de_controle.v" 387 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467644294721 "|Testef2|CPU:inst7|Unidade_de_controle:inst19"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Z Unidade_de_controle.v(390) " "Verilog HDL Always Construct warning at Unidade_de_controle.v(390): variable \"Z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Unidade_de_controle.v" "" { Text "/home-local/aluno/Teste2/Unidade_de_controle.v" 390 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1467644294721 "|Testef2|CPU:inst7|Unidade_de_controle:inst19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flipflop CPU:inst7\|Flipflop:inst9 " "Elaborating entity \"Flipflop\" for hierarchy \"CPU:inst7\|Flipflop:inst9\"" {  } { { "CPU.bdf" "inst9" { Schematic "/home-local/aluno/Teste2/CPU.bdf" { { 600 1888 2024 712 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467644294722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA CPU:inst7\|ULA:inst5 " "Elaborating entity \"ULA\" for hierarchy \"CPU:inst7\|ULA:inst5\"" {  } { { "CPU.bdf" "inst5" { Schematic "/home-local/aluno/Teste2/CPU.bdf" { { 440 1664 1864 552 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467644294723 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ULA.v(10) " "Verilog HDL Case Statement warning at ULA.v(10): incomplete case statement has no default case item" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1467644294725 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Resultado ULA.v(9) " "Verilog HDL Always Construct warning at ULA.v(9): inferring latch(es) for variable \"Resultado\", which holds its previous value in one or more paths through the always construct" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467644294725 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[0\] ULA.v(9) " "Inferred latch for \"Resultado\[0\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644294725 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[1\] ULA.v(9) " "Inferred latch for \"Resultado\[1\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644294725 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[2\] ULA.v(9) " "Inferred latch for \"Resultado\[2\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644294725 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[3\] ULA.v(9) " "Inferred latch for \"Resultado\[3\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644294725 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[4\] ULA.v(9) " "Inferred latch for \"Resultado\[4\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644294725 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[5\] ULA.v(9) " "Inferred latch for \"Resultado\[5\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644294725 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[6\] ULA.v(9) " "Inferred latch for \"Resultado\[6\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644294725 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[7\] ULA.v(9) " "Inferred latch for \"Resultado\[7\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644294725 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[8\] ULA.v(9) " "Inferred latch for \"Resultado\[8\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644294725 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[9\] ULA.v(9) " "Inferred latch for \"Resultado\[9\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644294725 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[10\] ULA.v(9) " "Inferred latch for \"Resultado\[10\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644294725 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[11\] ULA.v(9) " "Inferred latch for \"Resultado\[11\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644294725 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[12\] ULA.v(9) " "Inferred latch for \"Resultado\[12\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644294725 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[13\] ULA.v(9) " "Inferred latch for \"Resultado\[13\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644294726 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[14\] ULA.v(9) " "Inferred latch for \"Resultado\[14\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644294726 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[15\] ULA.v(9) " "Inferred latch for \"Resultado\[15\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644294726 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[16\] ULA.v(9) " "Inferred latch for \"Resultado\[16\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644294726 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[17\] ULA.v(9) " "Inferred latch for \"Resultado\[17\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644294726 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[18\] ULA.v(9) " "Inferred latch for \"Resultado\[18\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644294726 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[19\] ULA.v(9) " "Inferred latch for \"Resultado\[19\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644294726 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[20\] ULA.v(9) " "Inferred latch for \"Resultado\[20\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644294726 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[21\] ULA.v(9) " "Inferred latch for \"Resultado\[21\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644294726 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[22\] ULA.v(9) " "Inferred latch for \"Resultado\[22\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644294726 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[23\] ULA.v(9) " "Inferred latch for \"Resultado\[23\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644294726 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[24\] ULA.v(9) " "Inferred latch for \"Resultado\[24\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644294726 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[25\] ULA.v(9) " "Inferred latch for \"Resultado\[25\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644294726 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[26\] ULA.v(9) " "Inferred latch for \"Resultado\[26\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644294726 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[27\] ULA.v(9) " "Inferred latch for \"Resultado\[27\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644294726 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[28\] ULA.v(9) " "Inferred latch for \"Resultado\[28\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644294726 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[29\] ULA.v(9) " "Inferred latch for \"Resultado\[29\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644294726 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[30\] ULA.v(9) " "Inferred latch for \"Resultado\[30\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644294726 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado\[31\] ULA.v(9) " "Inferred latch for \"Resultado\[31\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467644294726 "|Testef2|Teste2:inst|ULA:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_registradores CPU:inst7\|Banco_registradores:inst3 " "Elaborating entity \"Banco_registradores\" for hierarchy \"CPU:inst7\|Banco_registradores:inst3\"" {  } { { "CPU.bdf" "inst3" { Schematic "/home-local/aluno/Teste2/CPU.bdf" { { 440 1184 1424 584 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467644294727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexador CPU:inst7\|Multiplexador:inst10 " "Elaborating entity \"Multiplexador\" for hierarchy \"CPU:inst7\|Multiplexador:inst10\"" {  } { { "CPU.bdf" "inst10" { Schematic "/home-local/aluno/Teste2/CPU.bdf" { { 648 912 1080 760 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467644294744 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Extensor.v 1 1 " "Using design file Extensor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Extensor " "Found entity 1: Extensor" {  } { { "Extensor.v" "" { Text "/home-local/aluno/Teste2/Extensor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467644294749 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1467644294749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extensor CPU:inst7\|Extensor:inst15 " "Elaborating entity \"Extensor\" for hierarchy \"CPU:inst7\|Extensor:inst15\"" {  } { { "CPU.bdf" "inst15" { Schematic "/home-local/aluno/Teste2/CPU.bdf" { { 664 424 592 744 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467644294749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_dados CPU:inst7\|RAM_dados:inst4 " "Elaborating entity \"RAM_dados\" for hierarchy \"CPU:inst7\|RAM_dados:inst4\"" {  } { { "CPU.bdf" "inst4" { Schematic "/home-local/aluno/Teste2/CPU.bdf" { { 440 2568 2784 584 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467644294751 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ram_dados " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ram_dados\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1467644294798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_instrucoes CPU:inst7\|RAM_instrucoes:inst2 " "Elaborating entity \"RAM_instrucoes\" for hierarchy \"CPU:inst7\|RAM_instrucoes:inst2\"" {  } { { "CPU.bdf" "inst2" { Schematic "/home-local/aluno/Teste2/CPU.bdf" { { 432 728 944 544 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467644294801 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram_instrucoes\[0\]\[39..14\] 0 RAM_instrucoes.v(11) " "Net \"ram_instrucoes\[0\]\[39..14\]\" at RAM_instrucoes.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "RAM_instrucoes.v" "" { Text "/home-local/aluno/Teste2/RAM_instrucoes.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1467644295017 "|Testef2|CPU:inst7|RAM_instrucoes:inst2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram_instrucoes\[39..1\] 0 RAM_instrucoes.v(11) " "Net \"ram_instrucoes\[39..1\]\" at RAM_instrucoes.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "RAM_instrucoes.v" "" { Text "/home-local/aluno/Teste2/RAM_instrucoes.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1467644295017 "|Testef2|CPU:inst7|RAM_instrucoes:inst2"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ram_instrucoes " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ram_instrucoes\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1467644295129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC CPU:inst7\|PC:inst " "Elaborating entity \"PC\" for hierarchy \"CPU:inst7\|PC:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "/home-local/aluno/Teste2/CPU.bdf" { { 432 336 584 576 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467644295156 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 PC.v(28) " "Verilog HDL assignment warning at PC.v(28): truncated value with size 32 to match size of target (11)" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467644295157 "|Testef2|Teste2:inst|PC:inst"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "CPU:inst7\|ULA:inst5\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"CPU:inst7\|ULA:inst5\|Mult0\"" {  } { { "ULA.v" "Mult0" { Text "/home-local/aluno/Teste2/ULA.v" 14 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467644303378 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1467644303378 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:inst7\|ULA:inst5\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"CPU:inst7\|ULA:inst5\|lpm_mult:Mult0\"" {  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467644303460 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:inst7\|ULA:inst5\|lpm_mult:Mult0 " "Instantiated megafunction \"CPU:inst7\|ULA:inst5\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467644303461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467644303461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467644303461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467644303461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467644303461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467644303461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467644303461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467644303461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467644303461 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1467644303461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/home-local/aluno/Teste2/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467644303522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467644303522 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst7\|ULA:inst5\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"CPU:inst7\|ULA:inst5\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home-local/aluno/Teste2/db/mult_7dt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 14 -1 0 } } { "CPU.bdf" "" { Schematic "/home-local/aluno/Teste2/CPU.bdf" { { 440 1664 1864 552 "inst5" "" } } } } { "Testef2.bdf" "" { Schematic "/home-local/aluno/Teste2/Testef2.bdf" { { 272 520 752 368 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467644303565 "|Testef2|CPU:inst7|ULA:inst5|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst7\|ULA:inst5\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"CPU:inst7\|ULA:inst5\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home-local/aluno/Teste2/db/mult_7dt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 14 -1 0 } } { "CPU.bdf" "" { Schematic "/home-local/aluno/Teste2/CPU.bdf" { { 440 1664 1864 552 "inst5" "" } } } } { "Testef2.bdf" "" { Schematic "/home-local/aluno/Teste2/Testef2.bdf" { { 272 520 752 368 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467644303565 "|Testef2|CPU:inst7|ULA:inst5|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1467644303565 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1467644303565 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1467644303968 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1467644303968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[6\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[1\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644303972 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644303972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[5\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[1\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644303972 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644303972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[4\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[1\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644303972 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644303972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[3\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[1\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644303973 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644303973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[2\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[1\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644303973 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644303973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[1\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[1\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644303973 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644303973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[0\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[4\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[4\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644303973 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644303973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|N " "Latch CPU:inst7\|ULA:inst5\|N has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[1\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644303973 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644303973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[7\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[1\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644303973 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644303973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[8\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[1\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644303974 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644303974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[9\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[1\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644303974 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644303974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[10\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[1\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644303974 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644303974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[11\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[1\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644303974 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644303974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[12\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[1\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644303974 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644303974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[13\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[1\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644303974 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644303974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[14\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[1\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644303974 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644303974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[15\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[1\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644303975 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644303975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[16\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[1\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644303975 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644303975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[17\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[1\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644303975 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644303975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[18\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[1\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644303975 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644303975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[19\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[1\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644303975 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644303975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[20\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[1\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644303975 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644303975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[21\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[1\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644303976 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644303976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[22\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[1\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644303976 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644303976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[23\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[1\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644303976 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644303976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[24\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[1\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644303976 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644303976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[25\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[1\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644303976 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644303976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[26\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[1\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644303976 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644303976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[27\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[1\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644303976 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644303976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[28\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[1\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644303977 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644303977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[29\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[1\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644303977 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644303977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst7\|ULA:inst5\|Resultado\[30\] " "Latch CPU:inst7\|ULA:inst5\|Resultado\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst7\|PC:inst\|contador_coluna\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:inst7\|PC:inst\|contador_coluna\[1\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1467644303977 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1467644303977 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "BA0 VCC " "Pin \"BA0\" is stuck at VCC" {  } { { "Testef2.bdf" "" { Schematic "/home-local/aluno/Teste2/Testef2.bdf" { { 720 1304 1480 736 "BA0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1467644304929 "|Testef2|BA0"} { "Warning" "WMLS_MLS_STUCK_PIN" "BA1 VCC " "Pin \"BA1\" is stuck at VCC" {  } { { "Testef2.bdf" "" { Schematic "/home-local/aluno/Teste2/Testef2.bdf" { { 736 1304 1480 752 "BA1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1467644304929 "|Testef2|BA1"} { "Warning" "WMLS_MLS_STUCK_PIN" "BA2 VCC " "Pin \"BA2\" is stuck at VCC" {  } { { "Testef2.bdf" "" { Schematic "/home-local/aluno/Teste2/Testef2.bdf" { { 752 1304 1480 768 "BA2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1467644304929 "|Testef2|BA2"} { "Warning" "WMLS_MLS_STUCK_PIN" "BA4 VCC " "Pin \"BA4\" is stuck at VCC" {  } { { "Testef2.bdf" "" { Schematic "/home-local/aluno/Teste2/Testef2.bdf" { { 784 1304 1480 800 "BA4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1467644304929 "|Testef2|BA4"} { "Warning" "WMLS_MLS_STUCK_PIN" "BA5 VCC " "Pin \"BA5\" is stuck at VCC" {  } { { "Testef2.bdf" "" { Schematic "/home-local/aluno/Teste2/Testef2.bdf" { { 800 1304 1480 816 "BA5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1467644304929 "|Testef2|BA5"} { "Warning" "WMLS_MLS_STUCK_PIN" "BA6 VCC " "Pin \"BA6\" is stuck at VCC" {  } { { "Testef2.bdf" "" { Schematic "/home-local/aluno/Teste2/Testef2.bdf" { { 816 1304 1480 832 "BA6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1467644304929 "|Testef2|BA6"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB0 VCC " "Pin \"BB0\" is stuck at VCC" {  } { { "Testef2.bdf" "" { Schematic "/home-local/aluno/Teste2/Testef2.bdf" { { 896 1304 1480 912 "BB0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1467644304929 "|Testef2|BB0"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB1 VCC " "Pin \"BB1\" is stuck at VCC" {  } { { "Testef2.bdf" "" { Schematic "/home-local/aluno/Teste2/Testef2.bdf" { { 912 1304 1480 928 "BB1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1467644304929 "|Testef2|BB1"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB2 VCC " "Pin \"BB2\" is stuck at VCC" {  } { { "Testef2.bdf" "" { Schematic "/home-local/aluno/Teste2/Testef2.bdf" { { 928 1304 1480 944 "BB2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1467644304929 "|Testef2|BB2"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB3 VCC " "Pin \"BB3\" is stuck at VCC" {  } { { "Testef2.bdf" "" { Schematic "/home-local/aluno/Teste2/Testef2.bdf" { { 944 1304 1480 960 "BB3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1467644304929 "|Testef2|BB3"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB4 VCC " "Pin \"BB4\" is stuck at VCC" {  } { { "Testef2.bdf" "" { Schematic "/home-local/aluno/Teste2/Testef2.bdf" { { 960 1304 1480 976 "BB4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1467644304929 "|Testef2|BB4"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB5 VCC " "Pin \"BB5\" is stuck at VCC" {  } { { "Testef2.bdf" "" { Schematic "/home-local/aluno/Teste2/Testef2.bdf" { { 976 1304 1480 992 "BB5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1467644304929 "|Testef2|BB5"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB6 VCC " "Pin \"BB6\" is stuck at VCC" {  } { { "Testef2.bdf" "" { Schematic "/home-local/aluno/Teste2/Testef2.bdf" { { 992 1304 1480 1008 "BB6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1467644304929 "|Testef2|BB6"} { "Warning" "WMLS_MLS_STUCK_PIN" "BA3 VCC " "Pin \"BA3\" is stuck at VCC" {  } { { "Testef2.bdf" "" { Schematic "/home-local/aluno/Teste2/Testef2.bdf" { { 768 1304 1480 784 "BA3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1467644304929 "|Testef2|BA3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1467644304929 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1467644305149 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "120 " "120 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1467644307086 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home-local/aluno/Teste2/output_files/Teste2.map.smsg " "Generated suppressed messages file /home-local/aluno/Teste2/output_files/Teste2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1467644307228 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1467644307412 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467644307412 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "833 " "Implemented 833 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1467644307683 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1467644307683 ""} { "Info" "ICUT_CUT_TM_LCELLS" "765 " "Implemented 765 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1467644307683 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1467644307683 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1467644307683 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 103 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "456 " "Peak virtual memory: 456 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1467644307734 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul  4 14:58:27 2016 " "Processing ended: Mon Jul  4 14:58:27 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1467644307734 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1467644307734 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1467644307734 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1467644307734 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1467644310481 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1467644310482 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul  4 14:58:29 2016 " "Processing started: Mon Jul  4 14:58:29 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1467644310482 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1467644310482 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Teste2 -c Teste2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Teste2 -c Teste2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1467644310482 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1467644310515 ""}
{ "Info" "0" "" "Project  = Teste2" {  } {  } 0 0 "Project  = Teste2" 0 0 "Fitter" 0 0 1467644310517 ""}
{ "Info" "0" "" "Revision = Teste2" {  } {  } 0 0 "Revision = Teste2" 0 0 "Fitter" 0 0 1467644310517 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1467644310612 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Teste2 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Teste2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1467644310673 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1467644310719 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1467644310719 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1467644310923 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1467644311587 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1467644311587 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1467644311587 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1467644311587 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1467644311587 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1467644311587 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1467644311587 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1467644311587 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1467644311587 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1467644311587 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Teste2/" { { 0 { 0 ""} 0 1631 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1467644311596 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Teste2/" { { 0 { 0 ""} 0 1633 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1467644311596 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Teste2/" { { 0 { 0 ""} 0 1635 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1467644311596 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Teste2/" { { 0 { 0 ""} 0 1637 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1467644311596 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Teste2/" { { 0 { 0 ""} 0 1639 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1467644311596 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1467644311596 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1467644311600 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1467644313400 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Teste2.sdc " "Synopsys Design Constraints File file not found: 'Teste2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1467644313403 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1467644313403 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|inst19\|ULAOP\[3\]~2  from: dataa  to: combout " "Cell: inst7\|inst19\|ULAOP\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1467644313412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|inst19\|ULAOP\[3\]~2  from: datab  to: combout " "Cell: inst7\|inst19\|ULAOP\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1467644313412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|inst19\|ULAOP\[3\]~2  from: datac  to: combout " "Cell: inst7\|inst19\|ULAOP\[3\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1467644313412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|inst19\|WideOr0~2  from: dataa  to: combout " "Cell: inst7\|inst19\|WideOr0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1467644313412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|inst19\|WideOr0~2  from: datab  to: combout " "Cell: inst7\|inst19\|WideOr0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1467644313412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|inst19\|WideOr0~2  from: datac  to: combout " "Cell: inst7\|inst19\|WideOr0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1467644313412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|inst19\|WideOr0~2  from: datad  to: combout " "Cell: inst7\|inst19\|WideOr0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1467644313412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|inst19\|WideOr1~2  from: dataa  to: combout " "Cell: inst7\|inst19\|WideOr1~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1467644313412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|inst19\|WideOr1~2  from: datab  to: combout " "Cell: inst7\|inst19\|WideOr1~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1467644313412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|inst19\|WideOr1~2  from: datac  to: combout " "Cell: inst7\|inst19\|WideOr1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1467644313412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|inst19\|WideOr1~2  from: datad  to: combout " "Cell: inst7\|inst19\|WideOr1~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1467644313412 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|inst2\|Mux36~0  from: dataa  to: combout " "Cell: inst7\|inst2\|Mux36~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1467644313412 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1467644313412 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1467644313416 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1467644313416 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1467644313417 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1467644313482 ""}  } { { "Testef2.bdf" "" { Schematic "/home-local/aluno/Teste2/Testef2.bdf" { { 296 -56 112 312 "CLK" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Teste2/" { { 0 { 0 ""} 0 1608 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1467644313482 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DeBounce:inst8\|DB_out  " "Automatically promoted node DeBounce:inst8\|DB_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1467644313482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst7\|PC:inst\|contador_linha\[0\] " "Destination node CPU:inst7\|PC:inst\|contador_linha\[0\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CPU:inst7|PC:inst|contador_linha[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Teste2/" { { 0 { 0 ""} 0 104 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1467644313482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst7\|PC:inst\|contador_coluna\[1\] " "Destination node CPU:inst7\|PC:inst\|contador_coluna\[1\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CPU:inst7|PC:inst|contador_coluna[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Teste2/" { { 0 { 0 ""} 0 109 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1467644313482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst7\|PC:inst\|contador_coluna\[2\] " "Destination node CPU:inst7\|PC:inst\|contador_coluna\[2\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CPU:inst7|PC:inst|contador_coluna[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Teste2/" { { 0 { 0 ""} 0 110 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1467644313482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst7\|PC:inst\|contador_coluna\[3\] " "Destination node CPU:inst7\|PC:inst\|contador_coluna\[3\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CPU:inst7|PC:inst|contador_coluna[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Teste2/" { { 0 { 0 ""} 0 111 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1467644313482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst7\|PC:inst\|contador_coluna\[4\] " "Destination node CPU:inst7\|PC:inst\|contador_coluna\[4\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CPU:inst7|PC:inst|contador_coluna[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Teste2/" { { 0 { 0 ""} 0 112 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1467644313482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst7\|PC:inst\|contador_coluna\[5\] " "Destination node CPU:inst7\|PC:inst\|contador_coluna\[5\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CPU:inst7|PC:inst|contador_coluna[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Teste2/" { { 0 { 0 ""} 0 113 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1467644313482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst7\|PC:inst\|contador_linha\[2\] " "Destination node CPU:inst7\|PC:inst\|contador_linha\[2\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CPU:inst7|PC:inst|contador_linha[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Teste2/" { { 0 { 0 ""} 0 102 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1467644313482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst7\|PC:inst\|contador_linha\[1\] " "Destination node CPU:inst7\|PC:inst\|contador_linha\[1\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CPU:inst7|PC:inst|contador_linha[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Teste2/" { { 0 { 0 ""} 0 103 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1467644313482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst7\|PC:inst\|contador_linha\[3\] " "Destination node CPU:inst7\|PC:inst\|contador_linha\[3\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CPU:inst7|PC:inst|contador_linha[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Teste2/" { { 0 { 0 ""} 0 105 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1467644313482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst7\|PC:inst\|contador_linha\[4\] " "Destination node CPU:inst7\|PC:inst\|contador_linha\[4\]" {  } { { "PC.v" "" { Text "/home-local/aluno/Teste2/PC.v" 24 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CPU:inst7|PC:inst|contador_linha[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Teste2/" { { 0 { 0 ""} 0 106 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1467644313482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1467644313482 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1467644313482 ""}  } { { "DeBounce.v" "" { Text "/home-local/aluno/Teste2/DeBounce.v" 32 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DeBounce:inst8|DB_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Teste2/" { { 0 { 0 ""} 0 406 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1467644313482 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst7\|ULA:inst5\|Mux32~0  " "Automatically promoted node CPU:inst7\|ULA:inst5\|Mux32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1467644313483 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Teste2/ULA.v" 10 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CPU:inst7|ULA:inst5|Mux32~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Teste2/" { { 0 { 0 ""} 0 1094 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1467644313483 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1467644313991 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1467644313993 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1467644313994 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1467644313996 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1467644313999 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1467644314001 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1467644314093 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1467644314096 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1467644314096 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CA0 " "Node \"CA0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CA0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1467644314190 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CA1 " "Node \"CA1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CA1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1467644314190 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CA2 " "Node \"CA2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CA2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1467644314190 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CA3 " "Node \"CA3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CA3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1467644314190 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CA4 " "Node \"CA4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CA4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1467644314190 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CA5 " "Node \"CA5\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CA5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1467644314190 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CA6 " "Node \"CA6\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CA6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1467644314190 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1467644314190 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1467644314190 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1467644317275 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1467644317840 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1467644317860 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1467644323191 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1467644323191 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1467644323768 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X81_Y24 X91_Y36 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X81_Y24 to location X91_Y36" {  } { { "loc" "" { Generic "/home-local/aluno/Teste2/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X81_Y24 to location X91_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X81_Y24 to location X91_Y36"} 81 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1467644329346 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1467644329346 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:41 " "Fitter routing operations ending: elapsed time is 00:00:41" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1467644367654 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1467644367655 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1467644367655 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.66 " "Total time spent on timing analysis during the Fitter is 2.66 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1467644367697 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1467644367771 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1467644368418 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1467644368484 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1467644369108 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1467644369693 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1467644370453 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home-local/aluno/Teste2/output_files/Teste2.fit.smsg " "Generated suppressed messages file /home-local/aluno/Teste2/output_files/Teste2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1467644370608 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "953 " "Peak virtual memory: 953 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1467644371170 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul  4 14:59:31 2016 " "Processing ended: Mon Jul  4 14:59:31 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1467644371170 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1467644371170 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:13 " "Total CPU time (on all processors): 00:01:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1467644371170 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1467644371170 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1467644374597 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1467644374599 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul  4 14:59:34 2016 " "Processing started: Mon Jul  4 14:59:34 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1467644374599 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1467644374599 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Teste2 -c Teste2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Teste2 -c Teste2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1467644374599 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1467644379576 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1467644379723 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "412 " "Peak virtual memory: 412 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1467644381255 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul  4 14:59:41 2016 " "Processing ended: Mon Jul  4 14:59:41 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1467644381255 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1467644381255 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1467644381255 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1467644381255 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1467644381885 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1467644384341 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1467644384342 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul  4 14:59:43 2016 " "Processing started: Mon Jul  4 14:59:43 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1467644384342 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1467644384342 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Teste2 -c Teste2 " "Command: quartus_sta Teste2 -c Teste2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1467644384343 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1467644384381 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1467644384585 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1467644384638 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1467644384638 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1467644384958 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Teste2.sdc " "Synopsys Design Constraints File file not found: 'Teste2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1467644385036 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1467644385037 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DeBounce:inst8\|DB_out DeBounce:inst8\|DB_out " "create_clock -period 1.000 -name DeBounce:inst8\|DB_out DeBounce:inst8\|DB_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1467644385041 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPU:inst7\|PC:inst\|contador_coluna\[0\] CPU:inst7\|PC:inst\|contador_coluna\[0\] " "create_clock -period 1.000 -name CPU:inst7\|PC:inst\|contador_coluna\[0\] CPU:inst7\|PC:inst\|contador_coluna\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1467644385041 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1467644385041 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1467644385041 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|inst19\|ULAOP\[3\]~2  from: dataa  to: combout " "Cell: inst7\|inst19\|ULAOP\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1467644385548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|inst19\|ULAOP\[3\]~2  from: datab  to: combout " "Cell: inst7\|inst19\|ULAOP\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1467644385548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|inst19\|ULAOP\[3\]~2  from: datad  to: combout " "Cell: inst7\|inst19\|ULAOP\[3\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1467644385548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|inst19\|WideOr0~2  from: dataa  to: combout " "Cell: inst7\|inst19\|WideOr0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1467644385548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|inst19\|WideOr0~2  from: datab  to: combout " "Cell: inst7\|inst19\|WideOr0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1467644385548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|inst19\|WideOr0~2  from: datac  to: combout " "Cell: inst7\|inst19\|WideOr0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1467644385548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|inst19\|WideOr0~2  from: datad  to: combout " "Cell: inst7\|inst19\|WideOr0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1467644385548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|inst19\|WideOr1~2  from: dataa  to: combout " "Cell: inst7\|inst19\|WideOr1~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1467644385548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|inst19\|WideOr1~2  from: datab  to: combout " "Cell: inst7\|inst19\|WideOr1~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1467644385548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|inst19\|WideOr1~2  from: datac  to: combout " "Cell: inst7\|inst19\|WideOr1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1467644385548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|inst19\|WideOr1~2  from: datad  to: combout " "Cell: inst7\|inst19\|WideOr1~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1467644385548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|inst2\|Mux36~0  from: datad  to: combout " "Cell: inst7\|inst2\|Mux36~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1467644385548 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1467644385548 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1467644385550 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1467644385552 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1467644385553 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1467644385569 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1467644385763 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1467644385763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.869 " "Worst-case setup slack is -10.869" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467644385764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467644385764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.869            -327.821 CPU:inst7\|PC:inst\|contador_coluna\[0\]  " "  -10.869            -327.821 CPU:inst7\|PC:inst\|contador_coluna\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467644385764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.371            -636.077 DeBounce:inst8\|DB_out  " "   -6.371            -636.077 DeBounce:inst8\|DB_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467644385764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.365             -11.749 CLK  " "   -1.365             -11.749 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467644385764 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1467644385764 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.128 " "Worst-case hold slack is -0.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467644385784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467644385784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.128              -0.134 CPU:inst7\|PC:inst\|contador_coluna\[0\]  " "   -0.128              -0.134 CPU:inst7\|PC:inst\|contador_coluna\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467644385784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.102              -0.102 DeBounce:inst8\|DB_out  " "   -0.102              -0.102 DeBounce:inst8\|DB_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467644385784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.085              -0.085 CLK  " "   -0.085              -0.085 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467644385784 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1467644385784 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1467644385786 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1467644385788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467644385789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467644385789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -20.990 CLK  " "   -3.000             -20.990 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467644385789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -181.185 DeBounce:inst8\|DB_out  " "   -1.285            -181.185 DeBounce:inst8\|DB_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467644385789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.422             -92.539 CPU:inst7\|PC:inst\|contador_coluna\[0\]  " "   -0.422             -92.539 CPU:inst7\|PC:inst\|contador_coluna\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467644385789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1467644385789 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1467644386249 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1467644386297 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1467644387107 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|inst19\|ULAOP\[3\]~2  from: dataa  to: combout " "Cell: inst7\|inst19\|ULAOP\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|inst19\|ULAOP\[3\]~2  from: datab  to: combout " "Cell: inst7\|inst19\|ULAOP\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|inst19\|ULAOP\[3\]~2  from: datad  to: combout " "Cell: inst7\|inst19\|ULAOP\[3\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|inst19\|WideOr0~2  from: dataa  to: combout " "Cell: inst7\|inst19\|WideOr0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|inst19\|WideOr0~2  from: datab  to: combout " "Cell: inst7\|inst19\|WideOr0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|inst19\|WideOr0~2  from: datac  to: combout " "Cell: inst7\|inst19\|WideOr0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|inst19\|WideOr0~2  from: datad  to: combout " "Cell: inst7\|inst19\|WideOr0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|inst19\|WideOr1~2  from: dataa  to: combout " "Cell: inst7\|inst19\|WideOr1~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|inst19\|WideOr1~2  from: datab  to: combout " "Cell: inst7\|inst19\|WideOr1~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|inst19\|WideOr1~2  from: datac  to: combout " "Cell: inst7\|inst19\|WideOr1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|inst19\|WideOr1~2  from: datad  to: combout " "Cell: inst7\|inst19\|WideOr1~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|inst2\|Mux36~0  from: datad  to: combout " "Cell: inst7\|inst2\|Mux36~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387194 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1467644387194 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387196 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1467644387233 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1467644387233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.149 " "Worst-case setup slack is -10.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.149            -305.351 CPU:inst7\|PC:inst\|contador_coluna\[0\]  " "  -10.149            -305.351 CPU:inst7\|PC:inst\|contador_coluna\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.796            -579.633 DeBounce:inst8\|DB_out  " "   -5.796            -579.633 DeBounce:inst8\|DB_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.187              -9.369 CLK  " "   -1.187              -9.369 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387237 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1467644387237 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.191 " "Worst-case hold slack is -0.191" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.191              -0.269 CPU:inst7\|PC:inst\|contador_coluna\[0\]  " "   -0.191              -0.269 CPU:inst7\|PC:inst\|contador_coluna\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.097              -0.097 DeBounce:inst8\|DB_out  " "   -0.097              -0.097 DeBounce:inst8\|DB_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.014               0.000 CLK  " "    0.014               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1467644387254 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1467644387258 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1467644387262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -20.990 CLK  " "   -3.000             -20.990 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -181.185 DeBounce:inst8\|DB_out  " "   -1.285            -181.185 DeBounce:inst8\|DB_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.367             -70.347 CPU:inst7\|PC:inst\|contador_coluna\[0\]  " "   -0.367             -70.347 CPU:inst7\|PC:inst\|contador_coluna\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1467644387265 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1467644387697 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|inst19\|ULAOP\[3\]~2  from: dataa  to: combout " "Cell: inst7\|inst19\|ULAOP\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|inst19\|ULAOP\[3\]~2  from: datab  to: combout " "Cell: inst7\|inst19\|ULAOP\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|inst19\|ULAOP\[3\]~2  from: datad  to: combout " "Cell: inst7\|inst19\|ULAOP\[3\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|inst19\|WideOr0~2  from: dataa  to: combout " "Cell: inst7\|inst19\|WideOr0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|inst19\|WideOr0~2  from: datab  to: combout " "Cell: inst7\|inst19\|WideOr0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|inst19\|WideOr0~2  from: datac  to: combout " "Cell: inst7\|inst19\|WideOr0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|inst19\|WideOr0~2  from: datad  to: combout " "Cell: inst7\|inst19\|WideOr0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|inst19\|WideOr1~2  from: dataa  to: combout " "Cell: inst7\|inst19\|WideOr1~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|inst19\|WideOr1~2  from: datab  to: combout " "Cell: inst7\|inst19\|WideOr1~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|inst19\|WideOr1~2  from: datac  to: combout " "Cell: inst7\|inst19\|WideOr1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|inst19\|WideOr1~2  from: datad  to: combout " "Cell: inst7\|inst19\|WideOr1~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|inst2\|Mux36~0  from: datad  to: combout " "Cell: inst7\|inst2\|Mux36~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387920 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1467644387920 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387922 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1467644387938 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1467644387938 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.055 " "Worst-case setup slack is -5.055" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.055            -149.456 CPU:inst7\|PC:inst\|contador_coluna\[0\]  " "   -5.055            -149.456 CPU:inst7\|PC:inst\|contador_coluna\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.889            -255.325 DeBounce:inst8\|DB_out  " "   -2.889            -255.325 DeBounce:inst8\|DB_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.172              -0.390 CLK  " "   -0.172              -0.390 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387944 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1467644387944 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.283 " "Worst-case hold slack is -0.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.283              -0.283 CLK  " "   -0.283              -0.283 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.228              -1.073 CPU:inst7\|PC:inst\|contador_coluna\[0\]  " "   -0.228              -1.073 CPU:inst7\|PC:inst\|contador_coluna\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.135              -0.135 DeBounce:inst8\|DB_out  " "   -0.135              -0.135 DeBounce:inst8\|DB_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387966 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1467644387966 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1467644387975 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1467644387981 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -17.890 CLK  " "   -3.000             -17.890 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -141.000 DeBounce:inst8\|DB_out  " "   -1.000            -141.000 DeBounce:inst8\|DB_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.065              -3.688 CPU:inst7\|PC:inst\|contador_coluna\[0\]  " "   -0.065              -3.688 CPU:inst7\|PC:inst\|contador_coluna\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467644387987 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1467644387987 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1467644388872 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1467644388875 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "504 " "Peak virtual memory: 504 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1467644389004 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul  4 14:59:49 2016 " "Processing ended: Mon Jul  4 14:59:49 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1467644389004 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1467644389004 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1467644389004 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1467644389004 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1467644392281 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1467644392283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul  4 14:59:52 2016 " "Processing started: Mon Jul  4 14:59:52 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1467644392283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1467644392283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Teste2 -c Teste2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Teste2 -c Teste2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1467644392284 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Teste2.vo /home-local/aluno/Teste2/simulation/qsim// simulation " "Generated file Teste2.vo in folder \"/home-local/aluno/Teste2/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1467644392923 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "362 " "Peak virtual memory: 362 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1467644392986 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul  4 14:59:52 2016 " "Processing ended: Mon Jul  4 14:59:52 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1467644392986 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1467644392986 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1467644392986 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1467644392986 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 120 s " "Quartus II Full Compilation was successful. 0 errors, 120 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1467644393623 ""}
