Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Dec  2 10:44:20 2020
| Host         : DESKTOP-3S607QA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   290 |
|    Minimum number of control sets                        |   290 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   759 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   290 |
| >= 0 to < 4        |    17 |
| >= 4 to < 6        |    44 |
| >= 6 to < 8        |     9 |
| >= 8 to < 10       |    56 |
| >= 10 to < 12      |    13 |
| >= 12 to < 14      |    16 |
| >= 14 to < 16      |     5 |
| >= 16              |   130 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2002 |          607 |
| No           | No                    | Yes                    |               5 |            3 |
| No           | Yes                   | No                     |             863 |          313 |
| Yes          | No                    | No                     |            1642 |          478 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2673 |          876 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                                                          Enable Signal                                                                                                                         |                                                                                                              Set/Reset Signal                                                                                                             | Slice Load Count | Bel Load Count |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                             | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rd_b.doutb_reg_reg[4]                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                     |                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                             |                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                             |                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                        |                1 |              1 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                | design_1_i/hdmi_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2 |                1 |              1 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                             |                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                | design_1_i/hdmi_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit_nosync_reg                                                                                                                                        |                1 |              2 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                |                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                |                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/hdmi_out/axi_dynclk_0/U0/PXL_CLK_O  |                                                                                                                                                                                                                                                                | design_1_i/hdmi_out/rgb2dvi_0/U0/LockLostReset/aRst_int                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                |                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                       |                                                                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                              | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[185]_i_1_n_0                                                                                                          |                1 |              3 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                2 |              3 |
|  design_1_i/hdmi_out/axi_dynclk_0/U0/PXL_CLK_O  |                                                                                                                                                                                                                                                                | design_1_i/hdmi_out/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                |                1 |              3 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                          | design_1_i/hdmi_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                      | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                       |                2 |              4 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                             |                                                                                                                                                                                                                                           |                2 |              4 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/hdmi_out/axi_dynclk_0/U0/Inst_mmcme2_drp/next_rom_addr                                                                                                                                                                                              | design_1_i/hdmi_out/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr[3]_i_1_n_0                                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                | design_1_i/rst_ps7_0_142M/U0/EXT_LPF/lpf_int                                                                                                                                                                                              |                3 |              4 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                | design_1_i/hdmi_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r                    |                2 |              4 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                       |                2 |              4 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                 |                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                | design_1_i/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                         |                2 |              4 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                       |                3 |              4 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                           |                2 |              4 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd2dre_valid_reg                                |                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                         | design_1_i/hdmi_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/SR[0]                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                 | design_1_i/hdmi_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                            |                1 |              4 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1_n_0                                                                                                | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                       | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                     | design_1_i/hdmi_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_strb                                 |                2 |              4 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                 |                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                 |                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                      | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                |                2 |              4 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/hdmi_out/axi_dynclk_0/U0/Inst_mmcme2_drp/state_count[3]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/hdmi_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                          | design_1_i/hdmi_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                    | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                       |                2 |              4 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                       |                2 |              4 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                    |                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                             | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                              | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                      |                2 |              5 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                            | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                      |                2 |              5 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                              | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                      |                2 |              5 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                            | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                      |                2 |              5 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                            | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                      |                1 |              5 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                       | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                     |                1 |              5 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                              | design_1_i/hdmi_out/axi_vdma_0/U0/I_RST_MODULE/p_0_in__0                                                                                                                                                                                  |                1 |              5 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/E[0]                                                                                                                                                                                               | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                         |                1 |              5 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                              | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                      |                3 |              5 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                            |                1 |              5 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                              | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[146]_i_1_n_0                                                                                                          |                3 |              5 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                              |                1 |              5 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                                                                   | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/E[0]                                                                                                                                                                           | design_1_i/hdmi_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/initial_frame_reg[0]                                                                                                                            |                3 |              5 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[1]                                                                          | design_1_i/hdmi_out/axi_vdma_0/U0/I_RST_MODULE/p_0_in__0                                                                                                                                                                                  |                1 |              5 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/hdmi_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                               | design_1_i/hdmi_out/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                      |                2 |              6 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/hdmi_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                               | design_1_i/hdmi_out/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                      |                4 |              6 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                     | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                         |                1 |              6 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                        |                1 |              6 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/rst_ps7_0_142M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                    | design_1_i/rst_ps7_0_142M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                        |                1 |              6 |
|  design_1_i/hdmi_out/axi_dynclk_0/U0/PXL_CLK_O  | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_4[0]                                                                                                                                                         | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                        |                4 |              7 |
|  design_1_i/hdmi_out/axi_dynclk_0/U0/PXL_CLK_O  |                                                                                                                                                                                                                                                                | design_1_i/hdmi_out/v_tc_0/U0/U_TC_TOP/reset                                                                                                                                                                                              |                2 |              7 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/hdmi_out/axi_dynclk_0/U0/Inst_mmcme2_drp/DADDR[6]_i_2_n_0                                                                                                                                                                                           | design_1_i/hdmi_out/axi_dynclk_0/U0/Inst_mmcme2_drp/DADDR[6]_i_1_n_0                                                                                                                                                                      |                1 |              7 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn                                                                                                                           |                1 |              7 |
|  design_1_i/hdmi_out/axi_dynclk_0/U0/PXL_CLK_O  | design_1_i/hdmi_out/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                               | design_1_i/hdmi_out/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                         |                3 |              8 |
|  design_1_i/hdmi_out/axi_dynclk_0/U0/PXL_CLK_O  | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/clken[0]                                                                                                                                                                          | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                        |                5 |              8 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                 | design_1_i/hdmi_out/axi_vdma_0/U0/I_RST_MODULE/p_0_in__0                                                                                                                                                                                  |                4 |              8 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                     | design_1_i/hdmi_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out[0]                                                                               |                2 |              8 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                    |                4 |              8 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                         | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                |                2 |              8 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                     | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                         | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                         | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                          | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                         |                4 |              8 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                         | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                               | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[5] | design_1_i/hdmi_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/prmry_resetn_i_reg[0]                                                   |                2 |              8 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                        | design_1_i/hdmi_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/err_i_reg[0]                                                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                               | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                               | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                               | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                               | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                               | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                               | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                               | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                         |                4 |              8 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                               | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                               | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                               | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                         |                4 |              8 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                               | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                               | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                               | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                       |                3 |              8 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                               | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                               | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                               | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                               | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                         | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                |                3 |              8 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                       |                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                       |                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                       |                                                                                                                                                                                                                                           |                4 |              8 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                       |                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                         | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                |                3 |              8 |
|  design_1_i/hdmi_out/axi_dynclk_0/U0/PXL_CLK_O  | design_1_i/hdmi_out/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                                              | design_1_i/hdmi_out/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                | design_1_i/hdmi_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_4_out                                                                                                                                         |                3 |              9 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_24_out                                                                                                                             | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                             |                3 |              9 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_20_out                                                                                                                             | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                             |                3 |              9 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_28_out                                                                                                                             | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                             |                4 |              9 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                3 |              9 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_16_out                                                                                                                             | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                             |                4 |              9 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_5[0]                                                              | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0[0]                                |                3 |             10 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                 | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0[0]                                  |                3 |             10 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                      |                4 |             10 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                   |                3 |             10 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_36_out                                                                                                                             | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                               |                2 |             10 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                      |                4 |             10 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_4[0]                                                              | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1[0]                                |                3 |             10 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_40_out                                                                                                                             | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                               |                3 |             10 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_32_out                                                                                                                             | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                               |                3 |             10 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_3[0]                                                              | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_2[0]                                |                2 |             10 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                      |                4 |             10 |
|  design_1_i/hdmi_out/axi_dynclk_0/U0/PXL_CLK_O  |                                                                                                                                                                                                                                                                | design_1_i/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                    |                3 |             10 |
|  design_1_i/hdmi_out/axi_dynclk_0/U0/PXL_CLK_O  |                                                                                                                                                                                                                                                                | design_1_i/hdmi_out/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0                                                                                                                                                    |                3 |             10 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                | design_1_i/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                |                6 |             12 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                     |                5 |             12 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                       |                                                                                                                                                                                                                                           |                2 |             12 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                       |                                                                                                                                                                                                                                           |                6 |             12 |
|  design_1_i/hdmi_out/axi_dynclk_0/U0/PXL_CLK_O  | design_1_i/hdmi_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count058_out                                                                                                                                                                                   | design_1_i/hdmi_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                                          |                3 |             12 |
|  design_1_i/hdmi_out/axi_dynclk_0/U0/PXL_CLK_O  |                                                                                                                                                                                                                                                                | design_1_i/hdmi_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                          |                3 |             12 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                4 |             12 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                               |                5 |             12 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                | design_1_i/hdmi_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                               |                2 |             12 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                           |                5 |             12 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                           |                3 |             12 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                        | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                             |                6 |             13 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                          | design_1_i/hdmi_out/axi_vdma_0/U0/I_RST_MODULE/p_0_in__0                                                                                                                                                                                  |                3 |             13 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                             |                4 |             13 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                         | design_1_i/hdmi_out/axi_vdma_0/U0/I_RST_MODULE/p_0_in__0                                                                                                                                                                                  |                3 |             13 |
|  design_1_i/hdmi_out/axi_dynclk_0/U0/PXL_CLK_O  | design_1_i/hdmi_out/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                           | design_1_i/hdmi_out/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                              |                4 |             13 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                | design_1_i/hdmi_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                        |                6 |             14 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_1_n_0                                                                                                         | design_1_i/hdmi_out/axi_vdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1[0]                                                                                                               |                6 |             14 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                             | design_1_i/hdmi_out/axi_vdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1[0]                                                                                                               |                6 |             14 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                     | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                7 |             15 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                5 |             15 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                              | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                             |                4 |             16 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                          | design_1_i/hdmi_out/axi_vdma_0/U0/I_RST_MODULE/p_0_in__0                                                                                                                                                                                  |                6 |             16 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                       |                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                     |                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/hdmi_out/axi_dynclk_0/U0/Inst_mmcme2_drp/next_di                                                                                                                                                                                                    |                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                           |                6 |             16 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                     |                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                       |                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                            |                8 |             17 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                           | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                             |                4 |             18 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arcache_d                                                                                                                                     |                                                                                                                                                                                                                                           |                9 |             19 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                    |               10 |             19 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[5] | design_1_i/hdmi_out/axi_vdma_0/U0/I_RST_MODULE/p_0_in__0                                                                                                                                                                                  |                6 |             20 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                | design_1_i/hdmi_out/axi_vdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0[0]                                                                                                               |                3 |             20 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                           |                6 |             20 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                           |                3 |             20 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                       |                                                                                                                                                                                                                                           |                4 |             20 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                     |                                                                                                                                                                                                                                           |                4 |             20 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                         |                8 |             21 |
|  design_1_i/hdmi_out/axi_dynclk_0/U0/PXL_CLK_O  |                                                                                                                                                                                                                                                                | design_1_i/hdmi_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                      |                8 |             21 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                          | design_1_i/hdmi_out/axi_vdma_0/U0/I_RST_MODULE/p_0_in__0                                                                                                                                                                                  |                8 |             21 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                       |                                                                                                                                                                                                                                           |                8 |             22 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                           |                9 |             22 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                           |               10 |             22 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                       |                                                                                                                                                                                                                                           |                8 |             22 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg[0]                      | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0             |                5 |             22 |
|  design_1_i/hdmi_out/axi_dynclk_0/U0/PXL_CLK_O  | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                         | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                        |                6 |             22 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                            |                9 |             22 |
|  design_1_i/hdmi_out/axi_dynclk_0/U0/PXL_CLK_O  | design_1_i/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                   | design_1_i/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                          |                6 |             23 |
|  design_1_i/hdmi_out/axi_dynclk_0/U0/PXL_CLK_O  | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.write_ack_int_reg_0[0]                                                                                                                                        | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                        |               10 |             24 |
|  design_1_i/hdmi_out/axi_dynclk_0/U0/PXL_CLK_O  | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.write_ack_int_reg[0]                                                                                                                                          | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                        |                8 |             24 |
|  design_1_i/hdmi_out/axi_dynclk_0/U0/PXL_CLK_O  | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_349[0]                                                                                                                                                       | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                        |               10 |             24 |
|  design_1_i/hdmi_out/axi_dynclk_0/U0/PXL_CLK_O  | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                         | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                        |                6 |             24 |
|  design_1_i/hdmi_out/axi_dynclk_0/U0/PXL_CLK_O  | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_350[0]                                                                                                                                                       | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                        |               10 |             24 |
|  design_1_i/hdmi_out/axi_dynclk_0/U0/PXL_CLK_O  | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                         | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                        |                9 |             24 |
|  design_1_i/hdmi_out/axi_dynclk_0/U0/PXL_CLK_O  | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_10[0]                                                                                                                                                        | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                        |                7 |             24 |
|  design_1_i/hdmi_out/axi_dynclk_0/U0/PXL_CLK_O  | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                         | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                        |                9 |             24 |
|  design_1_i/hdmi_out/axi_dynclk_0/U0/PXL_CLK_O  | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_4[0]                                                                                                                                                         | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                        |               10 |             24 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo_0                                                  |                                                                                                                                                                                                                                           |                3 |             24 |
|  design_1_i/hdmi_out/axi_dynclk_0/U0/PXL_CLK_O  | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_5[0]                                                                                                                                                         | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                        |                7 |             24 |
|  design_1_i/hdmi_out/axi_dynclk_0/U0/PXL_CLK_O  | design_1_i/hdmi_out/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                      | design_1_i/hdmi_out/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                |                7 |             24 |
|  design_1_i/hdmi_out/axi_dynclk_0/U0/PXL_CLK_O  | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                         | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                        |               12 |             24 |
|  design_1_i/hdmi_out/axi_dynclk_0/U0/PXL_CLK_O  | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                         | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                        |                6 |             24 |
|  design_1_i/hdmi_out/axi_dynclk_0/U0/PXL_CLK_O  | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                                         | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                        |               10 |             24 |
|  design_1_i/hdmi_out/axi_dynclk_0/U0/PXL_CLK_O  | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_11[0]                                                                                                                                                        | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                        |                8 |             24 |
|  design_1_i/hdmi_out/axi_dynclk_0/U0/PXL_CLK_O  | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                         | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                        |                9 |             24 |
|  design_1_i/hdmi_out/axi_dynclk_0/U0/PXL_CLK_O  | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                         | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                        |                7 |             24 |
|  design_1_i/hdmi_out/axi_dynclk_0/U0/PXL_CLK_O  | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                         | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                        |                8 |             24 |
|  design_1_i/hdmi_out/axi_dynclk_0/U0/PXL_CLK_O  | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                         | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                        |               14 |             25 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_load                                                   |                                                                                                                                                                                                                                           |               14 |             26 |
|  design_1_i/hdmi_out/axi_dynclk_0/U0/PXL_CLK_O  | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                         | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                        |               13 |             26 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                           |               12 |             26 |
|  design_1_i/hdmi_out/axi_dynclk_0/U0/PXL_CLK_O  | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                                         | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                        |               12 |             26 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                       |                                                                                                                                                                                                                                           |               11 |             26 |
|  design_1_i/hdmi_out/axi_dynclk_0/U0/PXL_CLK_O  | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_2[0]                                                                                                                                                         | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                        |               20 |             26 |
|  design_1_i/hdmi_out/axi_dynclk_0/U0/PXL_CLK_O  | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                         | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                        |               15 |             26 |
|  design_1_i/hdmi_out/axi_dynclk_0/U0/PXL_CLK_O  | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                                         | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                        |               15 |             26 |
|  design_1_i/hdmi_out/axi_dynclk_0/U0/PXL_CLK_O  | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                         | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                        |               11 |             26 |
|  design_1_i/hdmi_out/axi_dynclk_0/U0/PXL_CLK_O  | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                         | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                        |               15 |             26 |
|  design_1_i/hdmi_out/axi_dynclk_0/U0/PXL_CLK_O  | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                         | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                        |                7 |             26 |
|  design_1_i/hdmi_out/axi_dynclk_0/U0/PXL_CLK_O  | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                              | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                        |               13 |             26 |
|  design_1_i/hdmi_out/axi_dynclk_0/U0/PXL_CLK_O  |                                                                                                                                                                                                                                                                | design_1_i/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                          |               11 |             26 |
|  design_1_i/hdmi_out/axi_dynclk_0/U0/PXL_CLK_O  | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_0[0]                                                                                                                                                         | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                        |               12 |             26 |
|  design_1_i/hdmi_out/axi_dynclk_0/U0/PXL_CLK_O  | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                         | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                        |               14 |             26 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/hdmi_out/axi_dynclk_0/U0/Inst_mmcme2_drp/rom                                                                                                                                                                                   |               13 |             31 |
|  design_1_i/hdmi_out/axi_dynclk_0/U0/PXL_CLK_O  |                                                                                                                                                                                                                                                                | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]                                                                                                                                             |               14 |             32 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                 |                                                                                                                                                                                                                                           |               16 |             32 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                |                                                                                                                                                                                                                                           |                9 |             32 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                     |                                                                                                                                                                                                                                           |                9 |             32 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                           | design_1_i/hdmi_out/axi_vdma_0/U0/I_RST_MODULE/p_0_in__0                                                                                                                                                                                  |                8 |             32 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                             | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                             |               11 |             32 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                          | design_1_i/hdmi_out/axi_vdma_0/U0/I_RST_MODULE/p_0_in__0                                                                                                                                                                                  |                9 |             32 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                       | design_1_i/hdmi_out/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                         |               26 |             32 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                      | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                             |                8 |             32 |
|  design_1_i/hdmi_out/axi_dynclk_0/U0/PXL_CLK_O  | design_1_i/hdmi_out/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                   | design_1_i/hdmi_out/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                          |                8 |             32 |
|  design_1_i/hdmi_out/axi_dynclk_0/U0/PXL_CLK_O  |                                                                                                                                                                                                                                                                | design_1_i/hdmi_out/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]                                                                                                                                                                        |               13 |             32 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                |                                                                                                                                                                                                                                           |                8 |             32 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                             |                                                                                                                                                                                                                                           |               11 |             32 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                     |                9 |             33 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                              |                                                                                                                                                                                                                                           |                8 |             33 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                           |               10 |             33 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                |                                                                                                                                                                                                                                           |                9 |             33 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                           |                9 |             33 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                         | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                             |               12 |             33 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                              |                                                                                                                                                                                                                                           |               10 |             33 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                          | design_1_i/hdmi_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                |                9 |             34 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                           |                8 |             34 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                              |                                                                                                                                                                                                                                           |               11 |             34 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                 |                                                                                                                                                                                                                                           |               15 |             34 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                           |                                                                                                                                                                                                                                           |                9 |             35 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                           |                7 |             35 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                            | design_1_i/hdmi_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/SR[0]                                                                                                                   |               13 |             38 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_2[0]                                             | design_1_i/hdmi_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/SR[0]                                                                                                                   |               13 |             38 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                |                                                                                                                                                                                                                                           |               16 |             38 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                       |               16 |             40 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                |                                                                                                                                                                                                                                           |                8 |             40 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                           |               11 |             40 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                            |                                                                                                                                                                                                                                           |                5 |             40 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                     |                                                                                                                                                                                                                                           |               11 |             41 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                           |               11 |             41 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_ok_to_post_rd_addr_reg                                  | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                           |                6 |             43 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                    |               15 |             48 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                    | design_1_i/hdmi_out/axi_vdma_0/U0/I_RST_MODULE/p_0_in__0                                                                                                                                                                                  |                9 |             48 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                           |               10 |             49 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                      |                                                                                                                                                                                                                                           |               10 |             49 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                   | design_1_i/hdmi_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                           |               11 |             50 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                       |                                                                                                                                                                                                                                           |                7 |             51 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                           |               13 |             54 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/hdmi_out/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                      |               17 |             55 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                | design_1_i/hdmi_out/axi_vdma_0/U0/I_RST_MODULE/p_0_in__0                                                                                                                                                                                  |               20 |             59 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                                             |                                                                                                                                                                                                                                           |               25 |             62 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1120]_i_2_n_0                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1120]_i_1_n_0                                                                                                                                                  |               18 |             66 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                      |                                                                                                                                                                                                                                           |               21 |             67 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                           |               14 |             67 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                           |               12 |             67 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |               15 |             72 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |               14 |             73 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                   | design_1_i/hdmi_out/axi_vdma_0/U0/I_RST_MODULE/p_0_in__0                                                                                                                                                                                  |               16 |             77 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                    |                                                                                                                                                                                                                                           |               12 |             96 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/hdmi_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                   |                                                                                                                                                                                                                                           |               18 |             98 |
|  design_1_i/hdmi_out/axi_dynclk_0/U0/PXL_CLK_O  |                                                                                                                                                                                                                                                                | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                        |               49 |            103 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                                                           |               13 |            104 |
|  design_1_i/hdmi_out/axi_dynclk_0/U0/PXL_CLK_O  |                                                                                                                                                                                                                                                                | design_1_i/hdmi_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                          |               33 |            145 |
|  design_1_i/hdmi_out/axi_dynclk_0/U0/PXL_CLK_O  | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs2_int[16][28]                                                                                                                                                                                      | design_1_i/hdmi_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                        |               47 |            173 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                           |              125 |            375 |
|  design_1_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                           |              152 |            468 |
|  design_1_i/hdmi_out/axi_dynclk_0/U0/PXL_CLK_O  |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                           |              334 |           1170 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


