
****** Vivado v2014.3 (64-bit)
  **** SW Build 1034051 on Fri Oct  3 16:32:59 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source ../catch_timing_summary.tcl
# open_checkpoint postRoute.dcp
Command: open_checkpoint postRoute.dcp
INFO: [Netlist 29-17] Analyzing 243 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'diffeq_paj_convert' is not ideal for floorplanning, since the cellview 'diffeq_paj_convert' defined in file 'diffeq_paj_convert.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2014.3
Loading clock regions from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx330t/ClockRegion.xml
Loading clock buffers from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx330t/ClockBuffers.xml
Loading clock placement rules from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx330t/ffg1157/Package.xml
Loading io standards from /ecad/Vivado-2014.3/Vivado/2014.3/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/afs/elis.ugent.be/group/hes/projects/vivado_experiments/VIVADO_xc7vx330t_speedgrade3/diffeq1/.Xil/Vivado-19615-lazarus/dcp/diffeq_paj_convert.xdc]
Finished Parsing XDC File [/afs/elis.ugent.be/group/hes/projects/vivado_experiments/VIVADO_xc7vx330t_speedgrade3/diffeq1/.Xil/Vivado-19615-lazarus/dcp/diffeq_paj_convert.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1170.469 ; gain = 7.000 ; free physical = 9493 ; free virtual = 30227
Restored from archive | CPU: 0.110000 secs | Memory: 1.387741 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1170.469 ; gain = 7.000 ; free physical = 9493 ; free virtual = 30227
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 1034051
open_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1170.469 ; gain = 360.938 ; free physical = 9500 ; free virtual = 30225
# puts "Report timing_summary"
Report timing_summary
# report_timing_summary
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Thu Mar 19 17:14:22 2015
| Host         : lazarus running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing_summary
| Design       : diffeq_paj_convert
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 161 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 96 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.192      -21.718                     30                  540        0.153        0.000                      0                  540        4.350        0.000                       0                   195  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 4.750}        9.500           105.263         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -1.192      -21.718                     30                  540        0.153        0.000                      0                  540        4.350        0.000                       0                   195  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           30  Failing Endpoints,  Worst Slack       -1.192ns,  Total Violation      -21.718ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.350ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.192ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        10.366ns  (logic 8.008ns (77.250%)  route 2.358ns (22.750%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.030ns = ( 12.530 - 9.500 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.487     2.044    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.217     3.341    clk_IBUF_BUFG
    DSP48_X0Y68                                                       r  temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.967 r  temp__0/temp/PCOUT[47]
                         net (fo=1, routed)           0.000     5.967    n_106_temp__0/temp
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     6.905 r  temp__1/temp/P[0]
                         net (fo=2, routed)           0.342     7.248    n_105_temp__1/temp
    SLICE_X11Y169        LUT2 (Prop_lut2_I0_O)        0.043     7.291 r  u_var2_i_62/O
                         net (fo=1, routed)           0.000     7.291    n_0_u_var2_i_62
    SLICE_X11Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.548 r  u_var2_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.548    n_0_u_var2_i_34
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.597 r  u_var2_i_29__0/CO[3]
                         net (fo=1, routed)           0.000     7.597    n_0_u_var2_i_29__0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.750 r  u_var2_i_24__0/O[1]
                         net (fo=6, routed)           0.414     8.163    in[25]
    SLICE_X9Y167         LUT2 (Prop_lut2_I1_O)        0.119     8.282 r  u_var2_i_32/O
                         net (fo=1, routed)           0.000     8.282    n_0_u_var2_i_32
    SLICE_X9Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.539 r  u_var2_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     8.539    n_0_u_var2_i_3__0
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.643 r  u_var2_i_2__0/O[0]
                         net (fo=1, routed)           0.355     8.999    u_var3[28]
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      2.357    11.356 r  u_var2/u_var2/P[0]
                         net (fo=1, routed)           0.351    11.707    n_105_u_var2/u_var2
    SLICE_X8Y165         LUT2 (Prop_lut2_I1_O)        0.043    11.750 r  u_var[23]_i_15/O
                         net (fo=1, routed)           0.000    11.750    n_0_u_var[23]_i_15
    SLICE_X8Y165         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.996 r  u_var_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.996    n_0_u_var_reg[23]_i_11
    SLICE_X8Y166         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147    12.143 f  u_var_reg[27]_i_11/O[3]
                         net (fo=3, routed)           0.354    12.497    n_4_u_var_reg[27]_i_11
    SLICE_X13Y167        LUT3 (Prop_lut3_I0_O)        0.120    12.617 r  u_var[27]_i_6/O
                         net (fo=1, routed)           0.097    12.714    n_0_u_var[27]_i_6
    SLICE_X12Y167        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276    12.990 r  u_var_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.990    n_0_u_var_reg[27]_i_2
    SLICE_X12Y168        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    13.142 r  u_var_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.246    13.388    u_var0[29]
    SLICE_X11Y168        LUT3 (Prop_lut3_I0_O)        0.121    13.509 r  u_var[29]_i_1/O
                         net (fo=2, routed)           0.198    13.708    u_var[29]
    DSP48_X0Y66          DSP48E1                                      r  temp/temp/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    R31                                               0.000     9.500 r  clk
                         net (fo=0)                   0.000     9.500    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.443     9.943 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.405    11.348    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.420 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.110    12.530    clk_IBUF_BUFG
    DSP48_X0Y66                                                       r  temp/temp/CLK
                         clock pessimism              0.296    12.826    
                         clock uncertainty           -0.035    12.791    
    DSP48_X0Y66          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.275    12.516    temp/temp
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                         -13.708    
  -------------------------------------------------------------------
                         slack                                 -1.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 y_var_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            Youtport_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.342%)  route 0.107ns (47.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.850ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.580     1.414    clk_IBUF_BUFG
    SLICE_X14Y169                                                     r  y_var_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y169        FDRE (Prop_fdre_C_Q)         0.118     1.532 r  y_var_reg[30]/Q
                         net (fo=4, routed)           0.107     1.640    y_var_reg[30]
    SLICE_X18Y169        FDRE                                         r  Youtport_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.778     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.070 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.780     1.850    clk_IBUF_BUFG
    SLICE_X18Y169                                                     r  Youtport_reg[30]/C
                         clock pessimism             -0.404     1.446    
    SLICE_X18Y169        FDRE (Hold_fdre_C_D)         0.040     1.486    Youtport_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform:           { 0 4.75 }
Period:             9.500
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.349     9.500   8.151  BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.400     4.750   4.350  SLICE_X4Y174    looping_reg_rep/C
High Pulse Width  Fast    FDRE/C   n/a            0.350     4.750   4.400  SLICE_X0Y259    Xoutport_reg[10]/C



report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1740.973 ; gain = 570.504 ; free physical = 9065 ; free virtual = 29790
# quit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 19 17:14:22 2015...
