Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 14:25:35 on Nov 22,2024
vlog "+define+RANDSEED=3" -work __work DMWB_latch.v EXDM_latch.v IDEX_latch.v IFID_latch.v alu.v alu_control.v bit_2shift.v bit_4shift.v bit_8shift.v bit_shift.v brchcnd.v bro.v cla_16b.v cla_1b.v cla_4b.v clkrst.v control.v decode.v dff.v execute.v fetch.v memory.v memory2c.v memory2c_align.v nand2.v nand3.v nor2.v nor3.v not1.v proc.v proc_hier.v proc_hier_pbench.v regFile.v regFile_bypass.v regFile_hier.v register.v shifter.v stall_mech.v stallmem.v wb.v xor2.v xor3.v 
-- Compiling module DMWB_latch
-- Compiling module EXDM_latch
-- Compiling module IDEX_latch
-- Compiling module IFID_latch
-- Compiling module alu
-- Compiling module alu_control
-- Compiling module bit_2shift
-- Compiling module bit_4shift
-- Compiling module bit_8shift
-- Compiling module bit_shift
-- Compiling module brchcnd
-- Compiling module cla_16b
-- Compiling module cla_1b
-- Compiling module cla_4b
-- Compiling module clkrst
-- Compiling module control
-- Compiling module decode
-- Compiling module dff
-- Compiling module execute
-- Compiling module fetch
-- Compiling module memory
-- Compiling module memory2c
-- Compiling module memory2c_align
-- Compiling module nand2
-- Compiling module nand3
-- Compiling module nor2
-- Compiling module nor3
-- Compiling module not1
-- Compiling module proc
-- Compiling module proc_hier
-- Compiling module proc_hier_pbench
-- Compiling module regFile
-- Compiling module regFile_bypass
-- Compiling module regFile_hier
-- Compiling module register
-- Compiling module shifter
-- Compiling module stall_mech
-- Compiling module stallmem
-- Compiling module wb
-- Compiling module xor2
-- Compiling module xor3

Top level modules:
	memory2c
	memory2c_align
	nand3
	nor2
	nor3
	not1
	proc_hier_pbench
	regFile_hier
	xor3
End time: 14:25:36 on Nov 22,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:25:43 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c164
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c263
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : d94c
# iNSTR : 0800
# iNSTR : db28
# iNSTR : db28
# iNSTR : d950
# iNSTR : d950
# iNSTR : d950
# iNSTR : 0800
# iNSTR : da38
# iNSTR : 0800
# iNSTR : d994
# iNSTR : 0800
# iNSTR : dd30
# iNSTR : dd30
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0800
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 3105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:25:46 on Nov 22,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/add_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:25:59 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c100
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c200
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : d94c
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0000
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:26:01 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/add_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:26:13 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c1ff
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c201
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : d94c
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0000
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:26:15 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/addi_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:26:27 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c1ff
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 4141
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0000
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:26:29 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/addi_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:26:39 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c100
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 413a
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0000
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:26:41 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/addi_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:26:51 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c140
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 4141
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0000
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:26:53 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/addi_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:27:03 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c180
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 9100
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 415f
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0000
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:27:06 on Nov 22,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/andn_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:27:16 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c1ff
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c2f0
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : d94f
# iNSTR : 0800
# iNSTR : db53
# iNSTR : db53
# iNSTR : dc77
# iNSTR : dc77
# iNSTR : dc77
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0000
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:27:18 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/andn_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:27:30 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c1ff
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c201
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : d94f
# iNSTR : 0800
# iNSTR : da73
# iNSTR : da73
# iNSTR : db97
# iNSTR : db97
# iNSTR : db97
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0000
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:27:32 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/andn_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:27:43 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c10f
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : d92b
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0000
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:27:45 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/andni_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:27:54 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c100
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 5940
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0000
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:27:56 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/andni_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:28:07 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c100
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 595f
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0000
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:28:09 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/andni_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:28:19 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c1ff
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 5940
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0000
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:28:20 on Nov 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/andni_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:28:31 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c1ff
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 595f
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0000
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:28:33 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/andni_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:28:44 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c17e
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 5955
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0000
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:28:46 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/bgez_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:28:59 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c100
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 412b
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c200
# iNSTR : 0800
# iNSTR : 413f
# iNSTR : 0800
# iNSTR : 79fa
# iNSTR : 79fa
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c200
# iNSTR : 0800
# iNSTR : 413f
# iNSTR : 0800
# iNSTR : 79fa
# iNSTR : 79fa
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c200
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 413f
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 79fa
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c200
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 413f
# iNSTR : 0800
# iNSTR : 79fa
# iNSTR : 79fa
# iNSTR : 0800
# iNSTR : c200
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 413f
# iNSTR : 0800
# iNSTR : 79fa
# iNSTR : 79fa
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c200
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 413f
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 79fa
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c200
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 413f
# iNSTR : 0800
# iNSTR : 79fa
# iNSTR : 79fa
# iNSTR : 0800
# iNSTR : c200
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 413f
# iNSTR : 0800
# iNSTR : 79fa
# iNSTR : 79fa
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c200
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 413f
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 79fa
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c200
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 413f
# iNSTR : 0800
# iNSTR : 79fa
# iNSTR : 79fa
# iNSTR : 0800
# iNSTR : c200
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 413f
# iNSTR : 0800
# iNSTR : 79fa
# iNSTR : 79fa
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c200
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 413f
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 79fa
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c200
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 412a
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0000
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 14405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:29:01 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/bgez_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:29:12 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c100
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 7906
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 412a
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0000
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:29:14 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/bgez_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:29:25 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c101
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 7906
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 412a
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0000
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:29:27 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/bgez_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:29:38 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c100
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 413f
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 7906
# iNSTR : 0800
# iNSTR : c200
# iNSTR : 0800
# iNSTR : 4241
# iNSTR : 4241
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 4241
# iNSTR : 0800
# iNSTR : 412a
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0800
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 2605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:29:40 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/bgez_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:29:50 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c1ff
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 413f
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : b121
# iNSTR : 0800
# iNSTR : 7906
# iNSTR : 7906
# iNSTR : 0800
# iNSTR : 412a
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0000
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:29:52 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/bgez_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:30:02 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c1ff
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 7906
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c200
# iNSTR : 0800
# iNSTR : 4241
# iNSTR : 4241
# iNSTR : 4241
# iNSTR : 4241
# iNSTR : 4241
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0000
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:30:04 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/bgez_7.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:30:16 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c10a
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 2006
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 7908
# iNSTR : 0800
# iNSTR : 413b
# iNSTR : 0800
# iNSTR : 790a
# iNSTR : 790a
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 79f6
# iNSTR : 0800
# iNSTR : 413b
# iNSTR : 0800
# iNSTR : 790a
# iNSTR : 790a
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 7904
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 7904
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 413f
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 79f0
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0000
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 4605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:30:18 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/bgez_8.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:30:29 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c100
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 412a
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 7906
# iNSTR : 0800
# iNSTR : 412a
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0000
# iNSTR : 0800
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:30:31 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/bgez_9.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:30:42 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c1f6
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 7906
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c200
# iNSTR : 0800
# iNSTR : 4242
# iNSTR : 4242
# iNSTR : 4242
# iNSTR : 4242
# iNSTR : 4242
# iNSTR : 0800
# iNSTR : 7900
# iNSTR : 0800
# iNSTR : 7900
# iNSTR : 0800
# iNSTR : 7900
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 412b
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 7904
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0800
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 4005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:30:44 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/beqz_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:30:54 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c101
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c202
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c401
# iNSTR : 0800
# iNSTR : e94c
# iNSTR : 0800
# iNSTR : 6302
# iNSTR : 6302
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 4481
# iNSTR : 0800
# iNSTR : c102
# iNSTR : 0800
# iNSTR : c201
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : e94c
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 6304
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 4482
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0800
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 4305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:30:56 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/bltz_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:31:07 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c1ff
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 7102
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c21e
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0000
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:31:09 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/bltz_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:31:21 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c114
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c228
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 7102
# iNSTR : 0800
# iNSTR : c214
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0000
# iNSTR : 0800
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:31:23 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/bltz_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:31:34 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c100
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c214
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 7102
# iNSTR : 0800
# iNSTR : c21e
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0000
# iNSTR : 0800
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:31:36 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/bltz_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:31:46 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c2fd
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 7204
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 72fa
# iNSTR : 0800
# iNSTR : c2ff
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0000
# iNSTR : 0800
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:31:48 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/bnez_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:31:59 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c100
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 690a
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0000
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:32:01 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/bnez_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:32:12 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c401
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 6c00
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0000
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:32:14 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/bnez_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:32:25 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c3fc
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 6b80
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0000
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:32:27 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/bnez_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:32:38 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c505
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 6d4c
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0000
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:32:40 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/bnez_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:32:52 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c100
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 6904
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c200
# iNSTR : 0800
# iNSTR : 2002
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0000
# iNSTR : 0800
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:32:54 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/bnez_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:33:05 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c101
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 6902
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c201
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0000
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:33:06 on Nov 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/btr_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:33:17 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 9100
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 9100
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c904
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0000
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:33:19 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/btr_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:33:29 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 91ff
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 91ff
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c904
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0000
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:33:31 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/btr_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:33:43 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 9196
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 9169
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c904
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0000
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:33:46 on Nov 22,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/btr_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:33:57 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 91c3
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 91c3
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c904
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0000
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:33:59 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/btr_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:34:10 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 91a5
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 91a5
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c904
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0000
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:34:12 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/btr_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:34:23 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 91b4
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 911d
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c904
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0000
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:34:25 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/btr_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:34:34 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 91b4
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 911d
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c904
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0000
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:34:36 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/btr_7.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:34:49 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 910f
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 910f
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c904
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0000
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:34:51 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/btr_8.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:35:03 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 91f0
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 91f0
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c904
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0000
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:35:05 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/j_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:35:16 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c1ff
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 2004
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c21e
# iNSTR : 0800
# iNSTR : 27f8
# iNSTR : 0800
# iNSTR : c214
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0800
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:35:18 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/j_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:35:31 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c1ff
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 2004
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c21e
# iNSTR : 0800
# iNSTR : 27f8
# iNSTR : 0800
# iNSTR : c214
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0800
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:35:33 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/j_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:35:41 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 2000
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : da64
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0000
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:35:43 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/j_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:35:54 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 2002
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0800
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:35:56 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/j_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:36:07 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c1fd
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 4121
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 7902
# iNSTR : 0800
# iNSTR : 27fa
# iNSTR : 0800
# iNSTR : 4121
# iNSTR : 7902
# iNSTR : 7902
# iNSTR : 7902
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 27fa
# iNSTR : 0800
# iNSTR : 4121
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 7902
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0800
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 3405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:36:10 on Nov 22,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:36:20 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 3002
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0000
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:36:22 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_10.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:36:35 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 3144
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0800
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:36:36 on Nov 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_11.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:36:47 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c701
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 4720
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 3004
# iNSTR : 0800
# iNSTR : 4740
# iNSTR : 4740
# iNSTR : 37fa
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 4740
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:36:50 on Nov 22,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_12.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:37:01 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 3004
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 37fa
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 3000
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 37fa
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:37:02 on Nov 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_15.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:37:14 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 3000
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0800
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:37:17 on Nov 22,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_16.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:37:30 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 33fe
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0800
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:37:31 on Nov 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_17.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:37:44 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 3004
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 37fa
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0800
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:37:45 on Nov 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_19.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:37:55 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c105
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 4121
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 3002
# iNSTR : 0800
# iNSTR : 4122
# iNSTR : 0800
# iNSTR : 47e0
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0800
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:37:58 on Nov 22,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:38:10 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 300c
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 37f6
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0800
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:38:11 on Nov 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_22.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:38:23 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 3000
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0800
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:38:25 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_24.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:38:35 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 325a
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0800
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:38:37 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_25.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:38:47 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 320c
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0800
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:38:50 on Nov 22,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_26.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:39:01 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c7aa
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 3006
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 4700
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 47e1
# iNSTR : 0800
# iNSTR : 37f2
# iNSTR : 37f2
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0800
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 4005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:39:03 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_27.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:39:15 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 3006
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c101
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 37f8
# iNSTR : 0800
# iNSTR : a145
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0000
# iNSTR : 0800
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:39:17 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_28.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:39:29 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 3000
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0800
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:39:31 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_29.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:39:42 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 3004
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0800
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:39:44 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:39:55 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 3000
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0000
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:39:58 on Nov 22,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_30.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:40:10 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c1fd
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 4121
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 7902
# iNSTR : 0800
# iNSTR : 37fa
# iNSTR : 0800
# iNSTR : 4121
# iNSTR : 7902
# iNSTR : 7902
# iNSTR : 7902
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 37fa
# iNSTR : 0800
# iNSTR : 4121
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 7902
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0800
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 3405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:40:12 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_31.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:40:23 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 300c
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 37f6
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 3000
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0800
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:40:25 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_32.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:40:34 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 33fe
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0800
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:40:36 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_33.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:40:47 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 3400
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0800
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:40:49 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_35.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:41:01 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c101
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c201
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 3002
# iNSTR : 0800
# iNSTR : d945
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0000
# iNSTR : 0800
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:41:03 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_36.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:41:15 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c101
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c201
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 3004
# iNSTR : 0800
# iNSTR : d945
# iNSTR : 0800
# iNSTR : 37f8
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : d944
# iNSTR : 0800
# iNSTR : 3004
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0800
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 2605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:41:17 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:41:29 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 3002
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c601
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0000
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:41:31 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:41:40 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c100
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 3002
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c200
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0000
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:41:41 on Nov 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:41:55 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c101
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 2004
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 37fa
# iNSTR : 0800
# iNSTR : 4121
# iNSTR : 0800
# iNSTR : 2002
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c001
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0800
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 2605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:41:57 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:42:07 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c101
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 3000
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 3000
# iNSTR : 0800
# iNSTR : 3002
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0000
# iNSTR : 0800
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:42:08 on Nov 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jal_8.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:42:21 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 3000
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 4720
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0000
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:42:24 on Nov 22,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jalr_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:42:35 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 300a
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 3f00
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0800
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:42:37 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jalr_11.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:42:48 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c30c
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c40e
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c701
# iNSTR : 0800
# iNSTR : 4720
# iNSTR : 4720
# iNSTR : 3c00
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 4740
# iNSTR : 0800
# iNSTR : 3b00
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0800
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 2605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:42:50 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jalr_12.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:43:02 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c008
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 3800
# iNSTR : 0800
# iNSTR : 3f00
# iNSTR : 3f00
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 3f00
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:43:04 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jalr_13.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:43:14 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c006
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 3802
# iNSTR : 0800
# iNSTR : 3f00
# iNSTR : 3f00
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 3f00
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:43:15 on Nov 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jalr_14.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:43:26 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c00a
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 38fe
# iNSTR : 0800
# iNSTR : 3f00
# iNSTR : 3f00
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 3f00
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:43:30 on Nov 22,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jalr_15.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:43:42 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 3004
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 4720
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 3900
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0800
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:43:44 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jalr_16.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:43:56 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 3004
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 4722
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 39fe
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0800
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:43:58 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jalr_17.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:44:09 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c105
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c204
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 4121
# iNSTR : 0800
# iNSTR : 3a06
# iNSTR : 0800
# iNSTR : 4122
# iNSTR : 4124
# iNSTR : 4124
# iNSTR : 4124
# iNSTR : 47e0
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0000
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:44:12 on Nov 22,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jalr_18.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:44:23 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c1ff
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c206
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 3a02
# iNSTR : 0800
# iNSTR : c31e
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0000
# iNSTR : 0800
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:44:25 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jalr_19.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:44:37 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c1ff
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c206
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 3a04
# iNSTR : 0800
# iNSTR : c31e
# iNSTR : 0800
# iNSTR : c20c
# iNSTR : 3afa
# iNSTR : 3afa
# iNSTR : 3afa
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c314
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0800
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 2605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:44:39 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jalr_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:44:52 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c31a
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 3b00
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0000
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:44:54 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jalr_27.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:45:05 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c108
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c7bb
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 3906
# iNSTR : 0800
# iNSTR : da7d
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 3f16
# iNSTR : 0800
# iNSTR : 41e8
# iNSTR : 41e8
# iNSTR : c1f2
# iNSTR : c1f2
# iNSTR : c1f2
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 391a
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0800
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 4305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:45:08 on Nov 22,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jalr_28.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:45:20 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c108
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 3906
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 39fe
# iNSTR : 0800
# iNSTR : a143
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0000
# iNSTR : 0800
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:45:21 on Nov 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jalr_29.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:45:32 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c004
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 3800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0000
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:45:34 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jalr_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:45:46 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 3004
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 3f10
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0000
# iNSTR : 0800
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:45:48 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jalr_30.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:45:58 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c004
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 3804
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0000
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:46:00 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/jalr_31.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
