/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [17:0] _00_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [9:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [45:0] celloutsig_0_17z;
  wire [9:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire [11:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [11:0] celloutsig_0_24z;
  wire [19:0] celloutsig_0_25z;
  wire [6:0] celloutsig_0_26z;
  wire [6:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire [11:0] celloutsig_0_30z;
  wire [5:0] celloutsig_0_31z;
  wire [59:0] celloutsig_0_32z;
  wire [13:0] celloutsig_0_33z;
  wire [3:0] celloutsig_0_34z;
  wire [3:0] celloutsig_0_37z;
  wire [9:0] celloutsig_0_38z;
  wire [10:0] celloutsig_0_39z;
  wire [10:0] celloutsig_0_3z;
  wire [28:0] celloutsig_0_40z;
  wire [3:0] celloutsig_0_42z;
  wire [4:0] celloutsig_0_45z;
  wire [10:0] celloutsig_0_49z;
  wire [3:0] celloutsig_0_4z;
  wire [9:0] celloutsig_0_50z;
  wire celloutsig_0_53z;
  wire [17:0] celloutsig_0_58z;
  wire [26:0] celloutsig_0_59z;
  wire [5:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire [28:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire [13:0] celloutsig_1_0z;
  wire [15:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_13z;
  wire [4:0] celloutsig_1_15z;
  wire [5:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [9:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_6z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_50z = { celloutsig_0_25z[8:3], celloutsig_0_22z, celloutsig_0_15z } + { celloutsig_0_8z[2:1], celloutsig_0_42z, celloutsig_0_12z };
  assign celloutsig_0_58z = { celloutsig_0_16z, celloutsig_0_45z, _00_[11:9], celloutsig_0_2z, celloutsig_0_31z } + { celloutsig_0_24z[10:6], celloutsig_0_8z, celloutsig_0_50z };
  assign celloutsig_0_24z = { celloutsig_0_3z[4], celloutsig_0_18z, celloutsig_0_10z } + { celloutsig_0_7z[26:22], celloutsig_0_15z, celloutsig_0_19z };
  assign celloutsig_0_27z = celloutsig_0_7z[16:10] + celloutsig_0_26z;
  reg [2:0] _05_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _05_ <= 3'h0;
    else _05_ <= { celloutsig_0_5z[4:3], celloutsig_0_53z };
  assign _00_[11:9] = _05_;
  assign celloutsig_0_4z = celloutsig_0_3z[4:1] & in_data[55:52];
  assign celloutsig_0_9z = { celloutsig_0_5z[4:3], celloutsig_0_5z[5:3] } & { celloutsig_0_5z[5], celloutsig_0_4z };
  assign celloutsig_0_25z = { celloutsig_0_11z[7:5], celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_22z, celloutsig_0_12z } & { celloutsig_0_1z[1:0], celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_45z = { celloutsig_0_42z[2], celloutsig_0_34z } / { 1'h1, celloutsig_0_32z[4:1] };
  assign celloutsig_1_2z = celloutsig_1_0z[9:7] / { 1'h1, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_12z = celloutsig_0_11z[3:0] / { 1'h1, celloutsig_0_7z[5:3] };
  assign celloutsig_0_53z = celloutsig_0_38z[4:2] == celloutsig_0_5z[5:3];
  assign celloutsig_1_1z = in_data[126:115] == in_data[168:157];
  assign celloutsig_1_18z = { celloutsig_1_15z[2], celloutsig_1_16z } == { celloutsig_1_4z[2], celloutsig_1_1z, celloutsig_1_6z[4:2], celloutsig_1_6z[4:3] };
  assign celloutsig_0_22z = celloutsig_0_17z[31:24] == celloutsig_0_20z;
  assign celloutsig_0_16z = celloutsig_0_9z[2] & ~(celloutsig_0_10z);
  assign celloutsig_0_29z = celloutsig_0_9z[2] & ~(celloutsig_0_4z[3]);
  assign celloutsig_0_13z = celloutsig_0_1z * celloutsig_0_1z;
  assign celloutsig_0_15z = celloutsig_0_0z[3:1] * celloutsig_0_12z[2:0];
  assign celloutsig_0_59z = ~ { celloutsig_0_49z[0], celloutsig_0_39z, celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_31z, celloutsig_0_1z };
  assign celloutsig_1_4z = ~ in_data[145:136];
  assign celloutsig_0_19z = ~ { celloutsig_0_11z[8], celloutsig_0_6z };
  assign celloutsig_0_38z = { celloutsig_0_18z[2], celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_1z } | { celloutsig_0_21z[5:0], celloutsig_0_12z };
  assign celloutsig_1_0z = in_data[143:130] | in_data[140:127];
  assign celloutsig_0_7z = { in_data[93:79], celloutsig_0_2z, celloutsig_0_3z } | in_data[77:49];
  assign celloutsig_0_21z = in_data[52:41] | { celloutsig_0_11z, celloutsig_0_15z };
  assign celloutsig_0_3z = { in_data[63:62], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z } << { celloutsig_0_0z[4:2], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_40z = { celloutsig_0_21z[7:1], celloutsig_0_39z, celloutsig_0_9z, celloutsig_0_31z } << { celloutsig_0_38z[9:5], celloutsig_0_2z, celloutsig_0_20z, celloutsig_0_37z, celloutsig_0_31z, celloutsig_0_15z };
  assign celloutsig_0_49z = celloutsig_0_40z[27:17] << { celloutsig_0_39z[7:6], celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_22z };
  assign celloutsig_1_13z = in_data[190:188] << celloutsig_1_10z[10:8];
  assign celloutsig_0_11z = { celloutsig_0_2z[2], celloutsig_0_6z, celloutsig_0_9z } << { celloutsig_0_3z[9:4], celloutsig_0_1z };
  assign celloutsig_0_14z = { celloutsig_0_5z[5], celloutsig_0_4z, celloutsig_0_9z } << { in_data[38], celloutsig_0_11z };
  assign celloutsig_0_20z = celloutsig_0_14z[7:0] << celloutsig_0_11z[8:1];
  assign celloutsig_0_33z = { celloutsig_0_12z[2], celloutsig_0_5z[5:3], celloutsig_0_5z[5:3], celloutsig_0_27z } << { celloutsig_0_31z, celloutsig_0_26z, celloutsig_0_29z };
  assign celloutsig_0_37z = celloutsig_0_17z[32:29] >> celloutsig_0_20z[3:0];
  assign celloutsig_0_42z = celloutsig_0_40z[25:22] >> celloutsig_0_31z[4:1];
  assign celloutsig_0_18z = { celloutsig_0_1z[1:0], celloutsig_0_13z, celloutsig_0_0z } >> celloutsig_0_7z[24:15];
  assign celloutsig_0_2z = celloutsig_0_1z >> in_data[50:48];
  assign celloutsig_0_30z = celloutsig_0_24z >> { celloutsig_0_27z[1:0], celloutsig_0_27z, celloutsig_0_6z };
  assign celloutsig_0_0z = in_data[17:13] - in_data[40:36];
  assign celloutsig_0_34z = { celloutsig_0_12z[3:1], celloutsig_0_16z } - celloutsig_0_9z[4:1];
  assign celloutsig_0_39z = celloutsig_0_30z[11:1] - celloutsig_0_33z[13:3];
  assign celloutsig_1_11z = celloutsig_1_10z[11:7] - { celloutsig_1_6z[4:2], celloutsig_1_6z[4:3] };
  assign celloutsig_0_8z = celloutsig_0_4z[2:0] - celloutsig_0_0z[4:2];
  assign celloutsig_0_17z = { celloutsig_0_7z[8:4], celloutsig_0_12z, celloutsig_0_5z[5:3], celloutsig_0_5z[5:3], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_3z } - { celloutsig_0_14z[9:3], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_9z };
  assign celloutsig_0_26z = { celloutsig_0_7z[9:6], celloutsig_0_1z } - { celloutsig_0_5z[4:3], celloutsig_0_5z[5], celloutsig_0_4z };
  assign celloutsig_0_6z = celloutsig_0_3z[7:5] ~^ celloutsig_0_1z;
  assign celloutsig_1_15z = { in_data[160], celloutsig_1_13z, celloutsig_1_1z } ~^ celloutsig_1_4z[8:4];
  assign celloutsig_1_16z = celloutsig_1_4z[9:4] ~^ { celloutsig_1_6z[4], celloutsig_1_11z };
  assign celloutsig_0_1z = celloutsig_0_0z[2:0] ~^ celloutsig_0_0z[3:1];
  assign celloutsig_0_31z = { celloutsig_0_24z[1:0], celloutsig_0_4z } ~^ { celloutsig_0_11z[1:0], celloutsig_0_12z };
  assign celloutsig_0_32z = { in_data[21:0], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_9z } ~^ in_data[62:3];
  assign celloutsig_1_19z = ~((celloutsig_1_0z[12] & celloutsig_1_16z[2]) | celloutsig_1_0z[11]);
  assign celloutsig_0_10z = ~((celloutsig_0_8z[1] & celloutsig_0_6z[2]) | celloutsig_0_5z[4]);
  assign celloutsig_0_5z[5:3] = ~ celloutsig_0_2z;
  assign { celloutsig_1_6z[2], celloutsig_1_6z[4:3] } = ~ celloutsig_1_2z;
  assign { celloutsig_1_10z[12:3], celloutsig_1_10z[15:13] } = ~ { celloutsig_1_4z, celloutsig_1_2z };
  assign { _00_[17:12], _00_[8:0] } = { celloutsig_0_16z, celloutsig_0_45z, celloutsig_0_2z, celloutsig_0_31z };
  assign celloutsig_0_5z[2:0] = celloutsig_0_5z[5:3];
  assign celloutsig_1_10z[2:0] = celloutsig_1_10z[15:13];
  assign celloutsig_1_6z[1:0] = celloutsig_1_6z[4:3];
  assign { out_data[128], out_data[96], out_data[49:32], out_data[26:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_58z, celloutsig_0_59z };
endmodule
