<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_0_Din_A' to 0." projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-16T21:08:38.826+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_0_WEN_A' to 0." projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-16T21:08:38.800+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('b_copy[0][3]', matrixmul.cpp:77) on array 'a_0' due to limited memory ports." projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-16T21:08:38.509+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 4, offset = 1)&#xD;&#xA;   between 'store' operation (matrixmul.cpp:85) of variable 'tmp_2_3', matrixmul.cpp:82 on array 'a_1' and 'load' operation ('b_copy[2][3]', matrixmul.cpp:77) on array 'a_1'." projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-16T21:08:38.473+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'INTERFACE' cannot be applied: Function 'matmul' does not exist in any synthesis source file." projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-16T21:08:37.372+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'INTERFACE' cannot be applied: Function 'matmul' does not exist in any synthesis source file." projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-16T21:08:37.359+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'INTERFACE' cannot be applied: Function 'matmul' does not exist in any synthesis source file." projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-16T21:08:37.346+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'RAM_1P_BRAM' cannot be applied: Function 'matmul' does not exist in any synthesis source file." projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-16T21:08:37.333+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'RAM_1P_BRAM' cannot be applied: Function 'matmul' does not exist in any synthesis source file." projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-16T21:08:37.318+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'RAM_1P_BRAM' cannot be applied: Function 'matmul' does not exist in any synthesis source file." projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-16T21:08:37.305+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'INTERFACE' cannot be applied: Function 'matmul' does not exist in any synthesis source file." projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-16T21:08:37.293+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Function 'matmul' does not exist in any synthesis source file." projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-16T21:08:37.281+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', matmul.c:17) on array 'a' due to limited memory ports." projectName="hls_matmul" solutionName="solution_default" date="2017-02-18T19:40:04.477+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_0_load_1', matmul.c:17) on array 'a_0' due to limited memory ports." projectName="hls_matmul" solutionName="solution_ap_memory_BRAM" date="2017-02-18T19:37:31.591+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul/b_Din_A' to 0." projectName="hls_matmul" solutionName="solution_ap_ctrl_hs_BRAM" date="2017-02-18T19:13:02.486+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul/b_WEN_A' to 0." projectName="hls_matmul" solutionName="solution_ap_ctrl_hs_BRAM" date="2017-02-18T19:13:02.479+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul/a_Din_A' to 0." projectName="hls_matmul" solutionName="solution_ap_ctrl_hs_BRAM" date="2017-02-18T19:13:02.474+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul/a_WEN_A' to 0." projectName="hls_matmul" solutionName="solution_ap_ctrl_hs_BRAM" date="2017-02-18T19:13:02.467+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('b_load_1', matmul.c:17) on array 'b' due to limited memory ports." projectName="hls_matmul" solutionName="solution_ap_ctrl_hs_BRAM" date="2017-02-18T19:13:02.325+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', matmul.c:17) on array 'a' due to limited memory ports." projectName="hls_matmul" solutionName="solution_ap_ctrl_hs_arrays" date="2017-02-18T19:10:24.638+0100" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/gen_performance_check_proc/thr_array was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set cinoutgroup [add_wave_group &quot;C InOuts&quot; -into $designtopgroup]&#xD;&#xA;## set a_group [add_wave_group a(bram) -into $cinoutgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/a_1_Rst_A -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/a_1_Clk_A -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/a_1_Dout_A -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/a_1_Din_A -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/a_1_WEN_A -into $a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/a_1_EN_A -into $a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/a_1_Addr_A -into $a_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set a_group [add_wave_group a(bram) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/a_0_Rst_A -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/a_0_Clk_A -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/a_0_Dout_A -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/a_0_Din_A -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/a_0_WEN_A -into $a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/a_0_EN_A -into $a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/a_0_Addr_A -into $a_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_rst -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/LENGTH_a_0 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/LENGTH_a_1 -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcinoutgroup [add_wave_group &quot;C InOuts&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_a_group [add_wave_group a(bram) -into $tbcinoutgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/a_1_RST_A -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/a_1_CLK_A -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/a_1_DOUT_A -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/a_1_DIN_A -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/a_1_WEN_A -into $tb_a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/a_1_EN_A -into $tb_a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/a_1_ADDR_A -into $tb_a_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_a_group [add_wave_group a(bram) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/a_0_RST_A -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/a_0_CLK_A -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/a_0_DOUT_A -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/a_0_DIN_A -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/a_0_WEN_A -into $tb_a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/a_0_EN_A -into $tb_a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/a_0_ADDR_A -into $tb_a_group -radix hex&#xD;&#xA;## save_wave_config matrixmul.wcfg&#xD;&#xA;## run all&#xD;&#xA;Note: simulation done!&#xD;&#xA;Time: 1245 ns  Iteration: 1  Process: /apatb_matrixmul_top/generate_sim_done_proc  File: C:/Dropbox/Projects/bachelor_project_HLS/misc/matmul_mem_external/hls/hls_matmul/solution_bram_BRAM/sim/vhdl/matrixmul.autotb.vhd&#xD;&#xA;Failure: NORMAL EXIT (note: failure is to force the simulator to stop)&#xD;&#xA;Time: 1245 ns  Iteration: 1  Process: /apatb_matrixmul_top/generate_sim_done_proc  File: C:/Dropbox/Projects/bachelor_project_HLS/misc/matmul_mem_external/hls/hls_matmul/solution_bram_BRAM/sim/vhdl/matrixmul.autotb.vhd&#xD;&#xA;$finish called at time : 1245 ns&#xD;&#xA;## quit" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:47.211+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/gen_performance_check_proc/lat_array was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:43.699+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/gen_performance_check_proc/thraver was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:43.686+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/gen_performance_check_proc/lataver was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:43.670+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/gen_performance_check_proc/thrmin was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:43.652+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/gen_performance_check_proc/thrmax was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:43.639+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/gen_performance_check_proc/thrtotal was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:43.623+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/gen_performance_check_proc/thrthistime was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:43.610+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/gen_performance_check_proc/latmin was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:43.592+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/gen_performance_check_proc/latmax was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:43.579+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/gen_performance_check_proc/lattotal was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:43.563+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/gen_performance_check_proc/latthistime was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:43.549+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/gen_performance_check_proc/token was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:43.539+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/gen_performance_check_proc/token_line was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:43.527+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/gen_performance_check_proc/fstatus was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:43.511+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/gen_performance_check_proc/fp was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:43.497+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/gen_performance_check_proc/i was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:43.484+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/gen_performance_check_proc/transaction_counter was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:43.469+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/write_output_transactor_a_1_runtime_proc/token was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:43.457+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/write_output_transactor_a_1_runtime_proc/token_line was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:43.434+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/write_output_transactor_a_1_runtime_proc/fstatus was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:43.419+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/write_output_transactor_a_1_runtime_proc/fp was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:43.404+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/gen_start_proc/rint was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:43.391+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/gen_start_proc/rand was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:43.352+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/gen_reset_proc/rint was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:43.339+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/gen_reset_proc/rand was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:43.320+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/AESL_inst_a_1/write_file_proc/transaction_idx was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:43.304+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/AESL_inst_a_1/write_file_proc/token was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:43.284+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/AESL_inst_a_1/write_file_proc/token_line was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:43.263+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/AESL_inst_a_1/write_file_proc/fstatus was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:43.250+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/AESL_inst_a_1/write_file_proc/fp was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:43.234+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/AESL_inst_a_1/read_file_proc/idx was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:43.209+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/AESL_inst_a_1/read_file_proc/transaction_idx was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:43.183+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/AESL_inst_a_1/read_file_proc/token_int was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:43.167+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/AESL_inst_a_1/read_file_proc/token_len was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:43.136+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/AESL_inst_a_1/read_file_proc/token was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:43.122+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/AESL_inst_a_1/read_file_proc/token_line was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:43.081+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/AESL_inst_a_1/read_file_proc/fstatus was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:43.061+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/AESL_inst_a_1/read_file_proc/fp was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:43.046+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/AESL_inst_a_1/mem was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:43.027+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/AESL_inst_a_0/write_file_proc/transaction_idx was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:43.009+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/AESL_inst_a_0/write_file_proc/token was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:42.995+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/AESL_inst_a_0/write_file_proc/token_line was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:42.980+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/AESL_inst_a_0/write_file_proc/fstatus was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:42.960+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/AESL_inst_a_0/write_file_proc/fp was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:42.943+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/AESL_inst_a_0/read_file_proc/idx was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:42.928+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/AESL_inst_a_0/read_file_proc/transaction_idx was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:42.916+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/AESL_inst_a_0/read_file_proc/token_int was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:42.896+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/AESL_inst_a_0/read_file_proc/token_len was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:42.881+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/AESL_inst_a_0/read_file_proc/token was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:42.868+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/AESL_inst_a_0/read_file_proc/token_line was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:42.854+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/AESL_inst_a_0/read_file_proc/fstatus was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:42.840+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/AESL_inst_a_0/read_file_proc/fp was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:42.826+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/AESL_inst_a_0/mem was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:42.809+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/reported_stuck_cnt was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:42.787+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/AESL_clk_counter was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:42.774+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/AESL_mLatCnterOut_addr was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:42.754+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/AESL_mLatCnterIn_addr was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:42.739+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/AESL_mLatCnterOut was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:42.715+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/AESL_mLatCnterIn was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_bram_BRAM" date="2017-03-17T06:27:42.699+0100" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
