#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: matrix_multiplication^data_pi~86.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~86.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~86.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~86.data[0] (single_port_ram)                       3.016     3.016
data arrival time                                                                                                                         3.016

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~86.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -3.016
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.483


#Path 2
Startpoint: matrix_multiplication^data_pi~21.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~21.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~21.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~21.data[0] (single_port_ram)                       2.966     2.966
data arrival time                                                                                                                         2.966

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.966
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.432


#Path 3
Startpoint: matrix_multiplication^data_pi~86.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~86.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~86.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~86.data[0] (single_port_ram)                       2.767     2.767
data arrival time                                                                                                                         2.767

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~86.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.767
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.233


#Path 4
Startpoint: matrix_multiplication^data_pi~9.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~9.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~9.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~9.data[0] (single_port_ram)                       2.732     2.732
data arrival time                                                                                                                        2.732

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~9.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.732
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.199


#Path 5
Startpoint: matrix_multiplication^data_pi~110.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~110.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^data_pi~110.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~110.data[0] (single_port_ram)                       2.714     2.714
data arrival time                                                                                                                          2.714

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~110.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.714
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.181


#Path 6
Startpoint: matrix_multiplication^reset_3.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_8x8_systolic+u_matmul_8x8_systolic_3_1^c_data_out~0.reset[0] (matmul_8x8_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_3.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_8x8_systolic+u_matmul_8x8_systolic_3_1^c_data_out~0.reset[0] (matmul_8x8_systolic)                       3.110     3.110
data arrival time                                                                                                                                                                             3.110

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_8x8_systolic+u_matmul_8x8_systolic_3_1^c_data_out~0.clk[0] (matmul_8x8_systolic)                         0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.060    -0.018
data required time                                                                                                                                                                           -0.018
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.018
data arrival time                                                                                                                                                                            -3.110
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -3.127


#Path 7
Startpoint: matrix_multiplication^data_pi~108.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~108.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^data_pi~108.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~108.data[0] (single_port_ram)                       2.645     2.645
data arrival time                                                                                                                          2.645

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~108.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.645
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.112


#Path 8
Startpoint: matrix_multiplication^data_pi~2.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~2.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~2.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~2.data[0] (single_port_ram)                       2.619     2.619
data arrival time                                                                                                                        2.619

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~2.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.619
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.086


#Path 9
Startpoint: matrix_multiplication^data_pi~47.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~47.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~47.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~47.data[0] (single_port_ram)                       2.604     2.604
data arrival time                                                                                                                         2.604

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~47.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.604
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.071


#Path 10
Startpoint: matrix_multiplication^start_mat_mul_2.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_8x8_systolic+u_matmul_8x8_systolic_2_2^c_data_out~0.start_mat_mul[0] (matmul_8x8_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
input external delay                                                                                                                                                                        0.000     0.000
matrix_multiplication^start_mat_mul_2.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_8x8_systolic+u_matmul_8x8_systolic_2_2^c_data_out~0.start_mat_mul[0] (matmul_8x8_systolic)                       3.034     3.034
data arrival time                                                                                                                                                                                     3.034

clock matrix_multiplication^clk (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                 0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_8x8_systolic+u_matmul_8x8_systolic_2_2^c_data_out~0.clk[0] (matmul_8x8_systolic)                                 0.042     0.042
clock uncertainty                                                                                                                                                                           0.000     0.042
cell setup time                                                                                                                                                                            -0.060    -0.018
data required time                                                                                                                                                                                   -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                   -0.018
data arrival time                                                                                                                                                                                    -3.034
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -3.052


#Path 11
Startpoint: matrix_multiplication^data_pi~49.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~49.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~49.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~49.data[0] (single_port_ram)                       2.582     2.582
data arrival time                                                                                                                         2.582

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~49.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.582
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.048


#Path 12
Startpoint: matrix_multiplication^data_pi~24.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~24.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~24.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~24.data[0] (single_port_ram)                       2.579     2.579
data arrival time                                                                                                                         2.579

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~24.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.579
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.046


#Path 13
Startpoint: matrix_multiplication^data_pi~93.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~93.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~93.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~93.data[0] (single_port_ram)                       2.555     2.555
data arrival time                                                                                                                         2.555

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~93.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.555
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.022


#Path 14
Startpoint: matrix_multiplication^data_pi~29.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~29.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~29.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~29.data[0] (single_port_ram)                       2.553     2.553
data arrival time                                                                                                                         2.553

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~29.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.553
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.020


#Path 15
Startpoint: matrix_multiplication^data_pi~120.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~120.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^data_pi~120.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~120.data[0] (single_port_ram)                       2.534     2.534
data arrival time                                                                                                                          2.534

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~120.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.534
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.000


#Path 16
Startpoint: matrix_multiplication^data_pi~94.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~94.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~94.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~94.data[0] (single_port_ram)                       2.523     2.523
data arrival time                                                                                                                         2.523

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~94.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.523
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.989


#Path 17
Startpoint: matrix_multiplication^data_pi~46.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~46.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~46.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~46.data[0] (single_port_ram)                       2.509     2.509
data arrival time                                                                                                                         2.509

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~46.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.509
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.976


#Path 18
Startpoint: matrix_multiplication^data_pi~2.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~2.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~2.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~2.data[0] (single_port_ram)                       2.501     2.501
data arrival time                                                                                                                        2.501

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~2.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.501
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.968


#Path 19
Startpoint: matrix_multiplication^data_pi~47.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~47.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~47.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~47.data[0] (single_port_ram)                       2.491     2.491
data arrival time                                                                                                                         2.491

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~47.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.491
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.958


#Path 20
Startpoint: matrix_multiplication^data_pi~72.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~72.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~72.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~72.data[0] (single_port_ram)                       2.474     2.474
data arrival time                                                                                                                         2.474

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~72.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.474
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.941


#Path 21
Startpoint: matrix_multiplication^data_pi~97.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~97.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~97.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~97.data[0] (single_port_ram)                       2.441     2.441
data arrival time                                                                                                                         2.441

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~97.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.441
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.908


#Path 22
Startpoint: matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~7_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8564.in[1] (.names)                                                                                                          1.365     2.641
n8564.out[0] (.names)                                                                                                         0.235     2.876
matrix_multiplication^c_reg_0~7_FF_NODE.D[0] (.latch)                                                                         0.000     2.876
data arrival time                                                                                                                       2.876

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_0~7_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -2.876
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.900


#Path 23
Startpoint: matrix_multiplication^data_pi~4.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~4.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~4.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~4.data[0] (single_port_ram)                       2.405     2.405
data arrival time                                                                                                                        2.405

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~4.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.405
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.872


#Path 24
Startpoint: matrix_multiplication^data_pi~121.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~121.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^data_pi~121.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~121.data[0] (single_port_ram)                       2.397     2.397
data arrival time                                                                                                                          2.397

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~121.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.397
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -2.864


#Path 25
Startpoint: matrix_multiplication^data_pi~66.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~66.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~66.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~66.data[0] (single_port_ram)                       2.392     2.392
data arrival time                                                                                                                         2.392

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~66.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.392
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.858


#Path 26
Startpoint: matrix_multiplication^data_pi~91.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~91.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~91.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~91.data[0] (single_port_ram)                       2.375     2.375
data arrival time                                                                                                                         2.375

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~91.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.375
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.842


#Path 27
Startpoint: matrix_multiplication^data_pi~76.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~76.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~76.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~76.data[0] (single_port_ram)                       2.370     2.370
data arrival time                                                                                                                         2.370

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~76.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.370
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.836


#Path 28
Startpoint: matrix_multiplication^data_pi~100.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~100.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^data_pi~100.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~100.data[0] (single_port_ram)                       2.337     2.337
data arrival time                                                                                                                          2.337

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~100.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.337
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -2.804


#Path 29
Startpoint: matrix_multiplication^data_pi~6.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~6.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~6.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~6.data[0] (single_port_ram)                       2.334     2.334
data arrival time                                                                                                                        2.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.800


#Path 30
Startpoint: matrix_multiplication^data_pi~39.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~39.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~39.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~39.data[0] (single_port_ram)                       2.324     2.324
data arrival time                                                                                                                         2.324

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~39.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.324
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.791


#Path 31
Startpoint: matrix_multiplication^data_pi~118.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~118.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^data_pi~118.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~118.data[0] (single_port_ram)                       2.318     2.318
data arrival time                                                                                                                          2.318

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~118.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.318
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -2.784


#Path 32
Startpoint: matrix_multiplication^data_pi~115.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~115.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^data_pi~115.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~115.data[0] (single_port_ram)                       2.291     2.291
data arrival time                                                                                                                          2.291

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~115.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.291
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -2.757


#Path 33
Startpoint: matrix_multiplication^data_pi~34.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~34.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~34.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~34.data[0] (single_port_ram)                       2.288     2.288
data arrival time                                                                                                                         2.288

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~34.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.288
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.755


#Path 34
Startpoint: matrix_multiplication^data_pi~88.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~88.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~88.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~88.data[0] (single_port_ram)                       2.271     2.271
data arrival time                                                                                                                         2.271

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~88.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.271
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.738


#Path 35
Startpoint: matrix_multiplication^data_pi~121.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~121.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^data_pi~121.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~121.data[0] (single_port_ram)                       2.263     2.263
data arrival time                                                                                                                          2.263

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~121.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.263
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -2.730


#Path 36
Startpoint: matrix_multiplication^data_pi~5.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~5.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~5.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~5.data[0] (single_port_ram)                       2.252     2.252
data arrival time                                                                                                                        2.252

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.252
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.719


#Path 37
Startpoint: matrix_multiplication^data_pi~118.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~118.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^data_pi~118.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~118.data[0] (single_port_ram)                       2.240     2.240
data arrival time                                                                                                                          2.240

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~118.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.240
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -2.706


#Path 38
Startpoint: matrix_multiplication^data_pi~3.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~3.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~3.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~3.data[0] (single_port_ram)                       2.239     2.239
data arrival time                                                                                                                        2.239

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~3.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.239
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.705


#Path 39
Startpoint: matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~106.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_8x8_systolic+u_matmul_8x8_systolic_0_2^c_data_out~0.b_data[106] (matmul_8x8_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                            0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~106.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~106.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_8x8_systolic+u_matmul_8x8_systolic_0_2^c_data_out~0.b_data[106] (matmul_8x8_systolic)                       1.408     2.685
data arrival time                                                                                                                                                                                2.685

clock matrix_multiplication^clk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                            0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_8x8_systolic+u_matmul_8x8_systolic_0_2^c_data_out~0.clk[0] (matmul_8x8_systolic)                            0.042     0.042
clock uncertainty                                                                                                                                                                      0.000     0.042
cell setup time                                                                                                                                                                       -0.060    -0.018
data required time                                                                                                                                                                              -0.018
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                              -0.018
data arrival time                                                                                                                                                                               -2.685
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                -2.702


#Path 40
Startpoint: matrix_multiplication^data_pi~4.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~4.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~4.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~4.data[0] (single_port_ram)                       2.233     2.233
data arrival time                                                                                                                        2.233

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~4.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.233
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.700


#Path 41
Startpoint: matrix_multiplication^data_pi~117.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~117.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^data_pi~117.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~117.data[0] (single_port_ram)                       2.231     2.231
data arrival time                                                                                                                          2.231

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~117.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.231
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -2.698


#Path 42
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~14_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                0.000     0.000
n8774.in[0] (.names)                                                           2.432     2.432
n8774.out[0] (.names)                                                          0.235     2.667
matrix_multiplication^c_reg_0~14_FF_NODE.D[0] (.latch)                         0.000     2.667
data arrival time                                                                        2.667

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_0~14_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -2.667
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.691


#Path 43
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo1179.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li1179.in[2] (.names)                                                 2.432     2.432
li1179.out[0] (.names)                                                0.235     2.667
lo1179.D[0] (.latch)                                                  0.000     2.667
data arrival time                                                               2.667

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo1179.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -2.667
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -2.691


#Path 44
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^b_addr_0_2_reg~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                          0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                      0.000     0.000
n14179.in[0] (.names)                                                                2.432     2.432
n14179.out[0] (.names)                                                               0.235     2.667
matrix_multiplication^b_addr_0_2_reg~0_FF_NODE.D[0] (.latch)                         0.000     2.667
data arrival time                                                                              2.667

clock matrix_multiplication^clk (rise edge)                                          0.000     0.000
clock source latency                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                          0.000     0.000
matrix_multiplication^b_addr_0_2_reg~0_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                    0.000     0.042
cell setup time                                                                     -0.066    -0.024
data required time                                                                            -0.024
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.024
data arrival time                                                                             -2.667
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.691


#Path 45
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^b_addr_0_0_reg~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                          0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                      0.000     0.000
n14599.in[0] (.names)                                                                2.432     2.432
n14599.out[0] (.names)                                                               0.235     2.667
matrix_multiplication^b_addr_0_0_reg~0_FF_NODE.D[0] (.latch)                         0.000     2.667
data arrival time                                                                              2.667

clock matrix_multiplication^clk (rise edge)                                          0.000     0.000
clock source latency                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                          0.000     0.000
matrix_multiplication^b_addr_0_0_reg~0_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                    0.000     0.042
cell setup time                                                                     -0.066    -0.024
data required time                                                                            -0.024
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.024
data arrival time                                                                             -2.667
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.691


#Path 46
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^data_from_out_mat~8_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                             0.000     0.000
clock source latency                                                                    0.000     0.000
input external delay                                                                    0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                         0.000     0.000
n8614.in[2] (.names)                                                                    2.432     2.432
n8614.out[0] (.names)                                                                   0.235     2.667
matrix_multiplication^data_from_out_mat~8_FF_NODE.D[0] (.latch)                         0.000     2.667
data arrival time                                                                                 2.667

clock matrix_multiplication^clk (rise edge)                                             0.000     0.000
clock source latency                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                             0.000     0.000
matrix_multiplication^data_from_out_mat~8_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                       0.000     0.042
cell setup time                                                                        -0.066    -0.024
data required time                                                                               -0.024
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.024
data arrival time                                                                                -2.667
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -2.691


#Path 47
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^addr_pi_reg~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                       0.000     0.000
clock source latency                                                              0.000     0.000
input external delay                                                              0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                   0.000     0.000
n14819.in[0] (.names)                                                             2.432     2.432
n14819.out[0] (.names)                                                            0.235     2.667
matrix_multiplication^addr_pi_reg~0_FF_NODE.D[0] (.latch)                         0.000     2.667
data arrival time                                                                           2.667

clock matrix_multiplication^clk (rise edge)                                       0.000     0.000
clock source latency                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                       0.000     0.000
matrix_multiplication^addr_pi_reg~0_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                 0.000     0.042
cell setup time                                                                  -0.066    -0.024
data required time                                                                         -0.024
-------------------------------------------------------------------------------------------------
data required time                                                                         -0.024
data arrival time                                                                          -2.667
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -2.691


#Path 48
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^a_addr_1_0_reg~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                          0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                      0.000     0.000
n14459.in[0] (.names)                                                                2.432     2.432
n14459.out[0] (.names)                                                               0.235     2.667
matrix_multiplication^a_addr_1_0_reg~0_FF_NODE.D[0] (.latch)                         0.000     2.667
data arrival time                                                                              2.667

clock matrix_multiplication^clk (rise edge)                                          0.000     0.000
clock source latency                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                          0.000     0.000
matrix_multiplication^a_addr_1_0_reg~0_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                    0.000     0.042
cell setup time                                                                     -0.066    -0.024
data required time                                                                            -0.024
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.024
data arrival time                                                                             -2.667
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.691


#Path 49
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^a_addr_1_0_reg~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                          0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                      0.000     0.000
n14469.in[0] (.names)                                                                2.432     2.432
n14469.out[0] (.names)                                                               0.235     2.667
matrix_multiplication^a_addr_1_0_reg~1_FF_NODE.D[0] (.latch)                         0.000     2.667
data arrival time                                                                              2.667

clock matrix_multiplication^clk (rise edge)                                          0.000     0.000
clock source latency                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                          0.000     0.000
matrix_multiplication^a_addr_1_0_reg~1_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                    0.000     0.042
cell setup time                                                                     -0.066    -0.024
data required time                                                                            -0.024
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.024
data arrival time                                                                             -2.667
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.691


#Path 50
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^a_addr_2_0_reg~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                          0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                      0.000     0.000
n14389.in[0] (.names)                                                                2.432     2.432
n14389.out[0] (.names)                                                               0.235     2.667
matrix_multiplication^a_addr_2_0_reg~0_FF_NODE.D[0] (.latch)                         0.000     2.667
data arrival time                                                                              2.667

clock matrix_multiplication^clk (rise edge)                                          0.000     0.000
clock source latency                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                          0.000     0.000
matrix_multiplication^a_addr_2_0_reg~0_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                    0.000     0.042
cell setup time                                                                     -0.066    -0.024
data required time                                                                            -0.024
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.024
data arrival time                                                                             -2.667
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.691


#Path 51
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^a_addr_2_0_reg~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                          0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                      0.000     0.000
n14399.in[0] (.names)                                                                2.432     2.432
n14399.out[0] (.names)                                                               0.235     2.667
matrix_multiplication^a_addr_2_0_reg~1_FF_NODE.D[0] (.latch)                         0.000     2.667
data arrival time                                                                              2.667

clock matrix_multiplication^clk (rise edge)                                          0.000     0.000
clock source latency                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                          0.000     0.000
matrix_multiplication^a_addr_2_0_reg~1_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                    0.000     0.042
cell setup time                                                                     -0.066    -0.024
data required time                                                                            -0.024
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.024
data arrival time                                                                             -2.667
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.691


#Path 52
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~14_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                0.000     0.000
n8784.in[2] (.names)                                                           2.432     2.432
n8784.out[0] (.names)                                                          0.235     2.667
matrix_multiplication^c_reg_2~14_FF_NODE.D[0] (.latch)                         0.000     2.667
data arrival time                                                                        2.667

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_2~14_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -2.667
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.691


#Path 53
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo0060.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li0060.in[0] (.names)                                                 2.432     2.432
li0060.out[0] (.names)                                                0.235     2.667
lo0060.D[0] (.latch)                                                  0.000     2.667
data arrival time                                                               2.667

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo0060.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -2.667
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -2.691


#Path 54
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^b_addr_0_1_reg~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                          0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                      0.000     0.000
n14269.in[0] (.names)                                                                2.432     2.432
n14269.out[0] (.names)                                                               0.235     2.667
matrix_multiplication^b_addr_0_1_reg~2_FF_NODE.D[0] (.latch)                         0.000     2.667
data arrival time                                                                              2.667

clock matrix_multiplication^clk (rise edge)                                          0.000     0.000
clock source latency                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                          0.000     0.000
matrix_multiplication^b_addr_0_1_reg~2_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                    0.000     0.042
cell setup time                                                                     -0.066    -0.024
data required time                                                                            -0.024
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.024
data arrival time                                                                             -2.667
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.691


#Path 55
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~8_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                               0.000     0.000
n8594.in[0] (.names)                                                          2.432     2.432
n8594.out[0] (.names)                                                         0.235     2.667
matrix_multiplication^c_reg_0~8_FF_NODE.D[0] (.latch)                         0.000     2.667
data arrival time                                                                       2.667

clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                   0.000     0.000
matrix_multiplication^c_reg_0~8_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.066    -0.024
data required time                                                                     -0.024
---------------------------------------------------------------------------------------------
data required time                                                                     -0.024
data arrival time                                                                      -2.667
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.691


#Path 56
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo1267.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li1267.in[2] (.names)                                                 2.432     2.432
li1267.out[0] (.names)                                                0.235     2.667
lo1267.D[0] (.latch)                                                  0.000     2.667
data arrival time                                                               2.667

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo1267.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -2.667
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -2.691


#Path 57
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo1266.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li1266.in[2] (.names)                                                 2.432     2.432
li1266.out[0] (.names)                                                0.235     2.667
lo1266.D[0] (.latch)                                                  0.000     2.667
data arrival time                                                               2.667

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo1266.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -2.667
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -2.691


#Path 58
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^addr_pi_reg~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                       0.000     0.000
clock source latency                                                              0.000     0.000
input external delay                                                              0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                   0.000     0.000
n14824.in[0] (.names)                                                             2.432     2.432
n14824.out[0] (.names)                                                            0.235     2.667
matrix_multiplication^addr_pi_reg~1_FF_NODE.D[0] (.latch)                         0.000     2.667
data arrival time                                                                           2.667

clock matrix_multiplication^clk (rise edge)                                       0.000     0.000
clock source latency                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                       0.000     0.000
matrix_multiplication^addr_pi_reg~1_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                 0.000     0.042
cell setup time                                                                  -0.066    -0.024
data required time                                                                         -0.024
-------------------------------------------------------------------------------------------------
data required time                                                                         -0.024
data arrival time                                                                          -2.667
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -2.691


#Path 59
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^a_addr_0_0_reg~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                          0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                      0.000     0.000
n14529.in[0] (.names)                                                                2.432     2.432
n14529.out[0] (.names)                                                               0.235     2.667
matrix_multiplication^a_addr_0_0_reg~0_FF_NODE.D[0] (.latch)                         0.000     2.667
data arrival time                                                                              2.667

clock matrix_multiplication^clk (rise edge)                                          0.000     0.000
clock source latency                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                          0.000     0.000
matrix_multiplication^a_addr_0_0_reg~0_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                    0.000     0.042
cell setup time                                                                     -0.066    -0.024
data required time                                                                            -0.024
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.024
data arrival time                                                                             -2.667
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.691


#Path 60
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^a_addr_0_0_reg~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                          0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                      0.000     0.000
n14539.in[0] (.names)                                                                2.432     2.432
n14539.out[0] (.names)                                                               0.235     2.667
matrix_multiplication^a_addr_0_0_reg~1_FF_NODE.D[0] (.latch)                         0.000     2.667
data arrival time                                                                              2.667

clock matrix_multiplication^clk (rise edge)                                          0.000     0.000
clock source latency                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                          0.000     0.000
matrix_multiplication^a_addr_0_0_reg~1_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                    0.000     0.042
cell setup time                                                                     -0.066    -0.024
data required time                                                                            -0.024
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.024
data arrival time                                                                             -2.667
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.691


#Path 61
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^b_addr_0_1_reg~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                          0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                      0.000     0.000
n14249.in[0] (.names)                                                                2.432     2.432
n14249.out[0] (.names)                                                               0.235     2.667
matrix_multiplication^b_addr_0_1_reg~0_FF_NODE.D[0] (.latch)                         0.000     2.667
data arrival time                                                                              2.667

clock matrix_multiplication^clk (rise edge)                                          0.000     0.000
clock source latency                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                          0.000     0.000
matrix_multiplication^b_addr_0_1_reg~0_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                    0.000     0.042
cell setup time                                                                     -0.066    -0.024
data required time                                                                            -0.024
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.024
data arrival time                                                                             -2.667
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.691


#Path 62
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^b_addr_0_0_reg~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                          0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                      0.000     0.000
n14609.in[0] (.names)                                                                2.432     2.432
n14609.out[0] (.names)                                                               0.235     2.667
matrix_multiplication^b_addr_0_0_reg~1_FF_NODE.D[0] (.latch)                         0.000     2.667
data arrival time                                                                              2.667

clock matrix_multiplication^clk (rise edge)                                          0.000     0.000
clock source latency                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                          0.000     0.000
matrix_multiplication^b_addr_0_0_reg~1_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                    0.000     0.042
cell setup time                                                                     -0.066    -0.024
data required time                                                                            -0.024
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.024
data arrival time                                                                             -2.667
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.691


#Path 63
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^b_addr_0_1_reg~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                          0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                      0.000     0.000
n14259.in[0] (.names)                                                                2.432     2.432
n14259.out[0] (.names)                                                               0.235     2.667
matrix_multiplication^b_addr_0_1_reg~1_FF_NODE.D[0] (.latch)                         0.000     2.667
data arrival time                                                                              2.667

clock matrix_multiplication^clk (rise edge)                                          0.000     0.000
clock source latency                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                          0.000     0.000
matrix_multiplication^b_addr_0_1_reg~1_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                    0.000     0.042
cell setup time                                                                     -0.066    -0.024
data required time                                                                            -0.024
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.024
data arrival time                                                                             -2.667
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.691


#Path 64
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^data_from_out_mat~14_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                              0.000     0.000
clock source latency                                                                     0.000     0.000
input external delay                                                                     0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                          0.000     0.000
n8794.in[2] (.names)                                                                     2.432     2.432
n8794.out[0] (.names)                                                                    0.235     2.667
matrix_multiplication^data_from_out_mat~14_FF_NODE.D[0] (.latch)                         0.000     2.667
data arrival time                                                                                  2.667

clock matrix_multiplication^clk (rise edge)                                              0.000     0.000
clock source latency                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                              0.000     0.000
matrix_multiplication^data_from_out_mat~14_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -2.667
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -2.691


#Path 65
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^b_addr_0_1_reg~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                          0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                      0.000     0.000
n14309.in[0] (.names)                                                                2.432     2.432
n14309.out[0] (.names)                                                               0.235     2.667
matrix_multiplication^b_addr_0_1_reg~6_FF_NODE.D[0] (.latch)                         0.000     2.667
data arrival time                                                                              2.667

clock matrix_multiplication^clk (rise edge)                                          0.000     0.000
clock source latency                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                          0.000     0.000
matrix_multiplication^b_addr_0_1_reg~6_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                    0.000     0.042
cell setup time                                                                     -0.066    -0.024
data required time                                                                            -0.024
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.024
data arrival time                                                                             -2.667
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.691


#Path 66
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^b_addr_0_3_reg~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                          0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                      0.000     0.000
n14119.in[0] (.names)                                                                2.432     2.432
n14119.out[0] (.names)                                                               0.235     2.667
matrix_multiplication^b_addr_0_3_reg~1_FF_NODE.D[0] (.latch)                         0.000     2.667
data arrival time                                                                              2.667

clock matrix_multiplication^clk (rise edge)                                          0.000     0.000
clock source latency                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                          0.000     0.000
matrix_multiplication^b_addr_0_3_reg~1_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                    0.000     0.042
cell setup time                                                                     -0.066    -0.024
data required time                                                                            -0.024
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.024
data arrival time                                                                             -2.667
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.691


#Path 67
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^b_addr_0_3_reg~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                          0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                      0.000     0.000
n14109.in[0] (.names)                                                                2.432     2.432
n14109.out[0] (.names)                                                               0.235     2.667
matrix_multiplication^b_addr_0_3_reg~0_FF_NODE.D[0] (.latch)                         0.000     2.667
data arrival time                                                                              2.667

clock matrix_multiplication^clk (rise edge)                                          0.000     0.000
clock source latency                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                          0.000     0.000
matrix_multiplication^b_addr_0_3_reg~0_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                    0.000     0.042
cell setup time                                                                     -0.066    -0.024
data required time                                                                            -0.024
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.024
data arrival time                                                                             -2.667
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.691


#Path 68
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_3~8_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                               0.000     0.000
n8609.in[2] (.names)                                                          2.432     2.432
n8609.out[0] (.names)                                                         0.235     2.667
matrix_multiplication^c_reg_3~8_FF_NODE.D[0] (.latch)                         0.000     2.667
data arrival time                                                                       2.667

clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                   0.000     0.000
matrix_multiplication^c_reg_3~8_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.066    -0.024
data required time                                                                     -0.024
---------------------------------------------------------------------------------------------
data required time                                                                     -0.024
data arrival time                                                                      -2.667
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.691


#Path 69
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~8_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                               0.000     0.000
n8604.in[2] (.names)                                                          2.432     2.432
n8604.out[0] (.names)                                                         0.235     2.667
matrix_multiplication^c_reg_2~8_FF_NODE.D[0] (.latch)                         0.000     2.667
data arrival time                                                                       2.667

clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                   0.000     0.000
matrix_multiplication^c_reg_2~8_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.066    -0.024
data required time                                                                     -0.024
---------------------------------------------------------------------------------------------
data required time                                                                     -0.024
data arrival time                                                                      -2.667
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.691


#Path 70
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^b_addr_0_2_reg~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                          0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                      0.000     0.000
n14189.in[0] (.names)                                                                2.432     2.432
n14189.out[0] (.names)                                                               0.235     2.667
matrix_multiplication^b_addr_0_2_reg~1_FF_NODE.D[0] (.latch)                         0.000     2.667
data arrival time                                                                              2.667

clock matrix_multiplication^clk (rise edge)                                          0.000     0.000
clock source latency                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                          0.000     0.000
matrix_multiplication^b_addr_0_2_reg~1_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                    0.000     0.042
cell setup time                                                                     -0.066    -0.024
data required time                                                                            -0.024
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.024
data arrival time                                                                             -2.667
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.691


#Path 71
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^b_addr_0_2_reg~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                          0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                      0.000     0.000
n14199.in[0] (.names)                                                                2.432     2.432
n14199.out[0] (.names)                                                               0.235     2.667
matrix_multiplication^b_addr_0_2_reg~2_FF_NODE.D[0] (.latch)                         0.000     2.667
data arrival time                                                                              2.667

clock matrix_multiplication^clk (rise edge)                                          0.000     0.000
clock source latency                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                          0.000     0.000
matrix_multiplication^b_addr_0_2_reg~2_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                    0.000     0.042
cell setup time                                                                     -0.066    -0.024
data required time                                                                            -0.024
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.024
data arrival time                                                                             -2.667
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.691


#Path 72
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^b_addr_0_2_reg~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                          0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                      0.000     0.000
n14209.in[0] (.names)                                                                2.432     2.432
n14209.out[0] (.names)                                                               0.235     2.667
matrix_multiplication^b_addr_0_2_reg~3_FF_NODE.D[0] (.latch)                         0.000     2.667
data arrival time                                                                              2.667

clock matrix_multiplication^clk (rise edge)                                          0.000     0.000
clock source latency                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                          0.000     0.000
matrix_multiplication^b_addr_0_2_reg~3_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                    0.000     0.042
cell setup time                                                                     -0.066    -0.024
data required time                                                                            -0.024
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.024
data arrival time                                                                             -2.667
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.691


#Path 73
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_3~14_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                0.000     0.000
n8789.in[2] (.names)                                                           2.432     2.432
n8789.out[0] (.names)                                                          0.235     2.667
matrix_multiplication^c_reg_3~14_FF_NODE.D[0] (.latch)                         0.000     2.667
data arrival time                                                                        2.667

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_3~14_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -2.667
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.691


#Path 74
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo1155.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li1155.in[2] (.names)                                                 2.432     2.432
li1155.out[0] (.names)                                                0.235     2.667
lo1155.D[0] (.latch)                                                  0.000     2.667
data arrival time                                                               2.667

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo1155.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -2.667
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -2.691


#Path 75
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo1153.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li1153.in[2] (.names)                                                 2.432     2.432
li1153.out[0] (.names)                                                0.235     2.667
lo1153.D[0] (.latch)                                                  0.000     2.667
data arrival time                                                               2.667

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo1153.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -2.667
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -2.691


#Path 76
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo1171.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li1171.in[2] (.names)                                                 2.432     2.432
li1171.out[0] (.names)                                                0.235     2.667
lo1171.D[0] (.latch)                                                  0.000     2.667
data arrival time                                                               2.667

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo1171.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -2.667
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -2.691


#Path 77
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo1167.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li1167.in[2] (.names)                                                 2.432     2.432
li1167.out[0] (.names)                                                0.235     2.667
lo1167.D[0] (.latch)                                                  0.000     2.667
data arrival time                                                               2.667

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo1167.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -2.667
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -2.691


#Path 78
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo1253.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li1253.in[2] (.names)                                                 2.432     2.432
li1253.out[0] (.names)                                                0.235     2.667
lo1253.D[0] (.latch)                                                  0.000     2.667
data arrival time                                                               2.667

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo1253.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -2.667
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -2.691


#Path 79
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~8_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                               0.000     0.000
n8599.in[2] (.names)                                                          2.432     2.432
n8599.out[0] (.names)                                                         0.235     2.667
matrix_multiplication^c_reg_1~8_FF_NODE.D[0] (.latch)                         0.000     2.667
data arrival time                                                                       2.667

clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                   0.000     0.000
matrix_multiplication^c_reg_1~8_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.066    -0.024
data required time                                                                     -0.024
---------------------------------------------------------------------------------------------
data required time                                                                     -0.024
data arrival time                                                                      -2.667
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.691


#Path 80
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo1181.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li1181.in[2] (.names)                                                 2.432     2.432
li1181.out[0] (.names)                                                0.235     2.667
lo1181.D[0] (.latch)                                                  0.000     2.667
data arrival time                                                               2.667

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo1181.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -2.667
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -2.691


#Path 81
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo1195.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li1195.in[2] (.names)                                                 2.432     2.432
li1195.out[0] (.names)                                                0.235     2.667
lo1195.D[0] (.latch)                                                  0.000     2.667
data arrival time                                                               2.667

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo1195.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -2.667
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -2.691


#Path 82
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo1209.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li1209.in[2] (.names)                                                 2.432     2.432
li1209.out[0] (.names)                                                0.235     2.667
lo1209.D[0] (.latch)                                                  0.000     2.667
data arrival time                                                               2.667

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo1209.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -2.667
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -2.691


#Path 83
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo1223.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li1223.in[2] (.names)                                                 2.432     2.432
li1223.out[0] (.names)                                                0.235     2.667
lo1223.D[0] (.latch)                                                  0.000     2.667
data arrival time                                                               2.667

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo1223.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -2.667
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -2.691


#Path 84
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo1237.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li1237.in[2] (.names)                                                 2.432     2.432
li1237.out[0] (.names)                                                0.235     2.667
lo1237.D[0] (.latch)                                                  0.000     2.667
data arrival time                                                               2.667

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo1237.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -2.667
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -2.691


#Path 85
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo1251.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li1251.in[2] (.names)                                                 2.432     2.432
li1251.out[0] (.names)                                                0.235     2.667
lo1251.D[0] (.latch)                                                  0.000     2.667
data arrival time                                                               2.667

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo1251.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -2.667
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -2.691


#Path 86
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^b_addr_0_2_reg~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                          0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                      0.000     0.000
n14219.in[0] (.names)                                                                2.432     2.432
n14219.out[0] (.names)                                                               0.235     2.667
matrix_multiplication^b_addr_0_2_reg~4_FF_NODE.D[0] (.latch)                         0.000     2.667
data arrival time                                                                              2.667

clock matrix_multiplication^clk (rise edge)                                          0.000     0.000
clock source latency                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                          0.000     0.000
matrix_multiplication^b_addr_0_2_reg~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                    0.000     0.042
cell setup time                                                                     -0.066    -0.024
data required time                                                                            -0.024
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.024
data arrival time                                                                             -2.667
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.691


#Path 87
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo1169.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li1169.in[2] (.names)                                                 2.432     2.432
li1169.out[0] (.names)                                                0.235     2.667
lo1169.D[0] (.latch)                                                  0.000     2.667
data arrival time                                                               2.667

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo1169.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -2.667
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -2.691


#Path 88
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~14_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                0.000     0.000
n8779.in[2] (.names)                                                           2.432     2.432
n8779.out[0] (.names)                                                          0.235     2.667
matrix_multiplication^c_reg_1~14_FF_NODE.D[0] (.latch)                         0.000     2.667
data arrival time                                                                        2.667

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_1~14_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -2.667
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.691


#Path 89
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo1183.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li1183.in[2] (.names)                                                 2.432     2.432
li1183.out[0] (.names)                                                0.235     2.667
lo1183.D[0] (.latch)                                                  0.000     2.667
data arrival time                                                               2.667

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo1183.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -2.667
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -2.691


#Path 90
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo1239.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li1239.in[2] (.names)                                                 2.432     2.432
li1239.out[0] (.names)                                                0.235     2.667
lo1239.D[0] (.latch)                                                  0.000     2.667
data arrival time                                                               2.667

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo1239.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -2.667
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -2.691


#Path 91
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo1197.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li1197.in[2] (.names)                                                 2.432     2.432
li1197.out[0] (.names)                                                0.235     2.667
lo1197.D[0] (.latch)                                                  0.000     2.667
data arrival time                                                               2.667

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo1197.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -2.667
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -2.691


#Path 92
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^a_addr_3_0_reg~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                          0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                      0.000     0.000
n14319.in[0] (.names)                                                                2.432     2.432
n14319.out[0] (.names)                                                               0.235     2.667
matrix_multiplication^a_addr_3_0_reg~0_FF_NODE.D[0] (.latch)                         0.000     2.667
data arrival time                                                                              2.667

clock matrix_multiplication^clk (rise edge)                                          0.000     0.000
clock source latency                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                          0.000     0.000
matrix_multiplication^a_addr_3_0_reg~0_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                    0.000     0.042
cell setup time                                                                     -0.066    -0.024
data required time                                                                            -0.024
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.024
data arrival time                                                                             -2.667
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.691


#Path 93
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^a_addr_3_0_reg~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                          0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                      0.000     0.000
n14329.in[0] (.names)                                                                2.432     2.432
n14329.out[0] (.names)                                                               0.235     2.667
matrix_multiplication^a_addr_3_0_reg~1_FF_NODE.D[0] (.latch)                         0.000     2.667
data arrival time                                                                              2.667

clock matrix_multiplication^clk (rise edge)                                          0.000     0.000
clock source latency                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                          0.000     0.000
matrix_multiplication^a_addr_3_0_reg~1_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                    0.000     0.042
cell setup time                                                                     -0.066    -0.024
data required time                                                                            -0.024
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.024
data arrival time                                                                             -2.667
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.691


#Path 94
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo0096.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li0096.in[0] (.names)                                                 2.432     2.432
li0096.out[0] (.names)                                                0.235     2.667
lo0096.D[0] (.latch)                                                  0.000     2.667
data arrival time                                                               2.667

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo0096.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -2.667
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -2.691


#Path 95
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo1211.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li1211.in[2] (.names)                                                 2.432     2.432
li1211.out[0] (.names)                                                0.235     2.667
lo1211.D[0] (.latch)                                                  0.000     2.667
data arrival time                                                               2.667

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo1211.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -2.667
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -2.691


#Path 96
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo1225.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li1225.in[2] (.names)                                                 2.432     2.432
li1225.out[0] (.names)                                                0.235     2.667
lo1225.D[0] (.latch)                                                  0.000     2.667
data arrival time                                                               2.667

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo1225.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -2.667
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -2.691


#Path 97
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo1175.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li1175.in[2] (.names)                                                 2.432     2.432
li1175.out[0] (.names)                                                0.235     2.667
lo1175.D[0] (.latch)                                                  0.000     2.667
data arrival time                                                               2.667

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo1175.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -2.667
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -2.691


#Path 98
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo1177.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li1177.in[2] (.names)                                                 2.432     2.432
li1177.out[0] (.names)                                                0.235     2.667
lo1177.D[0] (.latch)                                                  0.000     2.667
data arrival time                                                               2.667

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo1177.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -2.667
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -2.691


#Path 99
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo1185.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li1185.in[2] (.names)                                                 2.432     2.432
li1185.out[0] (.names)                                                0.235     2.667
lo1185.D[0] (.latch)                                                  0.000     2.667
data arrival time                                                               2.667

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo1185.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -2.667
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -2.691


#Path 100
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^b_addr_0_2_reg~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                          0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                      0.000     0.000
n14239.in[0] (.names)                                                                2.432     2.432
n14239.out[0] (.names)                                                               0.235     2.667
matrix_multiplication^b_addr_0_2_reg~6_FF_NODE.D[0] (.latch)                         0.000     2.667
data arrival time                                                                              2.667

clock matrix_multiplication^clk (rise edge)                                          0.000     0.000
clock source latency                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                          0.000     0.000
matrix_multiplication^b_addr_0_2_reg~6_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                    0.000     0.042
cell setup time                                                                     -0.066    -0.024
data required time                                                                            -0.024
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.024
data arrival time                                                                             -2.667
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.691


#End of timing report
