<profile>

<section name = "Vitis HLS Report for 'load_input_S0'" level="0">
<item name = "Date">Thu May 29 05:43:21 2025
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">cnn.prj</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu200-fsgd2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.920 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">13083, 13083, 52.332 us, 52.332 us, 13083, 13083, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115">load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3, 13009, 13009, 52.036 us, 52.036 us, 13009, 13009, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 71, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 1, 752, 2229, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 492, -</column>
<column name="Register">-, -, 158, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115">load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3, 0, 0, 752, 2227, 0</column>
<column name="mul_8ns_15ns_22_1_1_U917">mul_8ns_15ns_22_1_1, 0, 1, 0, 2, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln627_fu_193_p2">+, 0, 0, 71, 64, 64</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">351, 76, 1, 76</column>
<column name="kernel_input_blk_n_AR">9, 2, 1, 2</column>
<column name="m_axi_kernel_input_ARADDR">14, 3, 64, 192</column>
<column name="m_axi_kernel_input_ARBURST">9, 2, 2, 4</column>
<column name="m_axi_kernel_input_ARCACHE">9, 2, 4, 8</column>
<column name="m_axi_kernel_input_ARID">9, 2, 1, 2</column>
<column name="m_axi_kernel_input_ARLEN">14, 3, 32, 96</column>
<column name="m_axi_kernel_input_ARLOCK">9, 2, 2, 4</column>
<column name="m_axi_kernel_input_ARPROT">9, 2, 3, 6</column>
<column name="m_axi_kernel_input_ARQOS">9, 2, 4, 8</column>
<column name="m_axi_kernel_input_ARREGION">9, 2, 4, 8</column>
<column name="m_axi_kernel_input_ARSIZE">9, 2, 3, 6</column>
<column name="m_axi_kernel_input_ARUSER">9, 2, 1, 2</column>
<column name="m_axi_kernel_input_ARVALID">14, 3, 1, 3</column>
<column name="m_axi_kernel_input_RREADY">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">75, 0, 75, 0</column>
<column name="grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115_ap_start_reg">1, 0, 1, 0</column>
<column name="mul9_reg_219">22, 0, 22, 0</column>
<column name="trunc_ln_reg_224">60, 0, 60, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, load_input_S0, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, load_input_S0, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, load_input_S0, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, load_input_S0, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, load_input_S0, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, load_input_S0, return value</column>
<column name="input_0_0_address0">out, 12, ap_memory, input_0_0, array</column>
<column name="input_0_0_ce0">out, 1, ap_memory, input_0_0, array</column>
<column name="input_0_0_we0">out, 1, ap_memory, input_0_0, array</column>
<column name="input_0_0_d0">out, 32, ap_memory, input_0_0, array</column>
<column name="input_0_1_address0">out, 12, ap_memory, input_0_1, array</column>
<column name="input_0_1_ce0">out, 1, ap_memory, input_0_1, array</column>
<column name="input_0_1_we0">out, 1, ap_memory, input_0_1, array</column>
<column name="input_0_1_d0">out, 32, ap_memory, input_0_1, array</column>
<column name="input_0_2_address0">out, 12, ap_memory, input_0_2, array</column>
<column name="input_0_2_ce0">out, 1, ap_memory, input_0_2, array</column>
<column name="input_0_2_we0">out, 1, ap_memory, input_0_2, array</column>
<column name="input_0_2_d0">out, 32, ap_memory, input_0_2, array</column>
<column name="input_0_3_address0">out, 12, ap_memory, input_0_3, array</column>
<column name="input_0_3_ce0">out, 1, ap_memory, input_0_3, array</column>
<column name="input_0_3_we0">out, 1, ap_memory, input_0_3, array</column>
<column name="input_0_3_d0">out, 32, ap_memory, input_0_3, array</column>
<column name="input_0_4_address0">out, 12, ap_memory, input_0_4, array</column>
<column name="input_0_4_ce0">out, 1, ap_memory, input_0_4, array</column>
<column name="input_0_4_we0">out, 1, ap_memory, input_0_4, array</column>
<column name="input_0_4_d0">out, 32, ap_memory, input_0_4, array</column>
<column name="input_1_0_address0">out, 12, ap_memory, input_1_0, array</column>
<column name="input_1_0_ce0">out, 1, ap_memory, input_1_0, array</column>
<column name="input_1_0_we0">out, 1, ap_memory, input_1_0, array</column>
<column name="input_1_0_d0">out, 32, ap_memory, input_1_0, array</column>
<column name="input_1_1_address0">out, 12, ap_memory, input_1_1, array</column>
<column name="input_1_1_ce0">out, 1, ap_memory, input_1_1, array</column>
<column name="input_1_1_we0">out, 1, ap_memory, input_1_1, array</column>
<column name="input_1_1_d0">out, 32, ap_memory, input_1_1, array</column>
<column name="input_1_2_address0">out, 12, ap_memory, input_1_2, array</column>
<column name="input_1_2_ce0">out, 1, ap_memory, input_1_2, array</column>
<column name="input_1_2_we0">out, 1, ap_memory, input_1_2, array</column>
<column name="input_1_2_d0">out, 32, ap_memory, input_1_2, array</column>
<column name="input_1_3_address0">out, 12, ap_memory, input_1_3, array</column>
<column name="input_1_3_ce0">out, 1, ap_memory, input_1_3, array</column>
<column name="input_1_3_we0">out, 1, ap_memory, input_1_3, array</column>
<column name="input_1_3_d0">out, 32, ap_memory, input_1_3, array</column>
<column name="input_1_4_address0">out, 12, ap_memory, input_1_4, array</column>
<column name="input_1_4_ce0">out, 1, ap_memory, input_1_4, array</column>
<column name="input_1_4_we0">out, 1, ap_memory, input_1_4, array</column>
<column name="input_1_4_d0">out, 32, ap_memory, input_1_4, array</column>
<column name="input_2_0_address0">out, 12, ap_memory, input_2_0, array</column>
<column name="input_2_0_ce0">out, 1, ap_memory, input_2_0, array</column>
<column name="input_2_0_we0">out, 1, ap_memory, input_2_0, array</column>
<column name="input_2_0_d0">out, 32, ap_memory, input_2_0, array</column>
<column name="input_2_1_address0">out, 12, ap_memory, input_2_1, array</column>
<column name="input_2_1_ce0">out, 1, ap_memory, input_2_1, array</column>
<column name="input_2_1_we0">out, 1, ap_memory, input_2_1, array</column>
<column name="input_2_1_d0">out, 32, ap_memory, input_2_1, array</column>
<column name="input_2_2_address0">out, 12, ap_memory, input_2_2, array</column>
<column name="input_2_2_ce0">out, 1, ap_memory, input_2_2, array</column>
<column name="input_2_2_we0">out, 1, ap_memory, input_2_2, array</column>
<column name="input_2_2_d0">out, 32, ap_memory, input_2_2, array</column>
<column name="input_2_3_address0">out, 12, ap_memory, input_2_3, array</column>
<column name="input_2_3_ce0">out, 1, ap_memory, input_2_3, array</column>
<column name="input_2_3_we0">out, 1, ap_memory, input_2_3, array</column>
<column name="input_2_3_d0">out, 32, ap_memory, input_2_3, array</column>
<column name="input_2_4_address0">out, 12, ap_memory, input_2_4, array</column>
<column name="input_2_4_ce0">out, 1, ap_memory, input_2_4, array</column>
<column name="input_2_4_we0">out, 1, ap_memory, input_2_4, array</column>
<column name="input_2_4_d0">out, 32, ap_memory, input_2_4, array</column>
<column name="input_3_0_address0">out, 12, ap_memory, input_3_0, array</column>
<column name="input_3_0_ce0">out, 1, ap_memory, input_3_0, array</column>
<column name="input_3_0_we0">out, 1, ap_memory, input_3_0, array</column>
<column name="input_3_0_d0">out, 32, ap_memory, input_3_0, array</column>
<column name="input_3_1_address0">out, 12, ap_memory, input_3_1, array</column>
<column name="input_3_1_ce0">out, 1, ap_memory, input_3_1, array</column>
<column name="input_3_1_we0">out, 1, ap_memory, input_3_1, array</column>
<column name="input_3_1_d0">out, 32, ap_memory, input_3_1, array</column>
<column name="input_3_2_address0">out, 12, ap_memory, input_3_2, array</column>
<column name="input_3_2_ce0">out, 1, ap_memory, input_3_2, array</column>
<column name="input_3_2_we0">out, 1, ap_memory, input_3_2, array</column>
<column name="input_3_2_d0">out, 32, ap_memory, input_3_2, array</column>
<column name="input_3_3_address0">out, 12, ap_memory, input_3_3, array</column>
<column name="input_3_3_ce0">out, 1, ap_memory, input_3_3, array</column>
<column name="input_3_3_we0">out, 1, ap_memory, input_3_3, array</column>
<column name="input_3_3_d0">out, 32, ap_memory, input_3_3, array</column>
<column name="input_3_4_address0">out, 12, ap_memory, input_3_4, array</column>
<column name="input_3_4_ce0">out, 1, ap_memory, input_3_4, array</column>
<column name="input_3_4_we0">out, 1, ap_memory, input_3_4, array</column>
<column name="input_3_4_d0">out, 32, ap_memory, input_3_4, array</column>
<column name="input_4_0_address0">out, 12, ap_memory, input_4_0, array</column>
<column name="input_4_0_ce0">out, 1, ap_memory, input_4_0, array</column>
<column name="input_4_0_we0">out, 1, ap_memory, input_4_0, array</column>
<column name="input_4_0_d0">out, 32, ap_memory, input_4_0, array</column>
<column name="input_4_1_address0">out, 12, ap_memory, input_4_1, array</column>
<column name="input_4_1_ce0">out, 1, ap_memory, input_4_1, array</column>
<column name="input_4_1_we0">out, 1, ap_memory, input_4_1, array</column>
<column name="input_4_1_d0">out, 32, ap_memory, input_4_1, array</column>
<column name="input_4_2_address0">out, 12, ap_memory, input_4_2, array</column>
<column name="input_4_2_ce0">out, 1, ap_memory, input_4_2, array</column>
<column name="input_4_2_we0">out, 1, ap_memory, input_4_2, array</column>
<column name="input_4_2_d0">out, 32, ap_memory, input_4_2, array</column>
<column name="input_4_3_address0">out, 12, ap_memory, input_4_3, array</column>
<column name="input_4_3_ce0">out, 1, ap_memory, input_4_3, array</column>
<column name="input_4_3_we0">out, 1, ap_memory, input_4_3, array</column>
<column name="input_4_3_d0">out, 32, ap_memory, input_4_3, array</column>
<column name="input_4_4_address0">out, 12, ap_memory, input_4_4, array</column>
<column name="input_4_4_ce0">out, 1, ap_memory, input_4_4, array</column>
<column name="input_4_4_we0">out, 1, ap_memory, input_4_4, array</column>
<column name="input_4_4_d0">out, 32, ap_memory, input_4_4, array</column>
<column name="m_axi_kernel_input_AWVALID">out, 1, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_AWREADY">in, 1, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_AWADDR">out, 64, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_AWID">out, 1, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_AWLEN">out, 32, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_AWSIZE">out, 3, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_AWBURST">out, 2, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_AWLOCK">out, 2, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_AWCACHE">out, 4, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_AWPROT">out, 3, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_AWQOS">out, 4, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_AWREGION">out, 4, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_AWUSER">out, 1, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_WVALID">out, 1, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_WREADY">in, 1, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_WDATA">out, 128, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_WSTRB">out, 16, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_WLAST">out, 1, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_WID">out, 1, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_WUSER">out, 1, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_ARVALID">out, 1, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_ARREADY">in, 1, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_ARADDR">out, 64, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_ARID">out, 1, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_ARLEN">out, 32, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_ARSIZE">out, 3, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_ARBURST">out, 2, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_ARLOCK">out, 2, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_ARCACHE">out, 4, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_ARPROT">out, 3, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_ARQOS">out, 4, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_ARREGION">out, 4, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_ARUSER">out, 1, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_RVALID">in, 1, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_RREADY">out, 1, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_RDATA">in, 128, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_RLAST">in, 1, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_RID">in, 1, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_RFIFONUM">in, 9, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_RUSER">in, 1, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_RRESP">in, 2, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_BVALID">in, 1, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_BREADY">out, 1, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_BRESP">in, 2, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_BID">in, 1, m_axi, kernel_input, pointer</column>
<column name="m_axi_kernel_input_BUSER">in, 1, m_axi, kernel_input, pointer</column>
<column name="vinput">in, 64, ap_none, vinput, scalar</column>
<column name="d0">in, 8, ap_none, d0, scalar</column>
</table>
</item>
</section>
</profile>
