
// Generated by Cadence Genus(TM) Synthesis Solution 17.22-s017_1
// Generated on: Nov 23 2023 10:55:40 IST (Nov 23 2023 05:25:40 UTC)

// Verification Directory fv/dtmf_recvr_core 

module results_conv(clk, reset, rcc_clk, address, din, digit_clk, dout,
     dout_flag, test_mode);
  input clk, reset, rcc_clk, test_mode;
  input [3:0] address;
  input [15:0] din;
  output digit_clk, dout_flag;
  output [7:0] dout;
  wire clk, reset, rcc_clk, test_mode;
  wire [3:0] address;
  wire [15:0] din;
  wire digit_clk, dout_flag;
  wire [7:0] dout;
  wire [7:0] out_p2;
  wire [15:0] high_mag;
  wire [2:0] high;
  wire [15:0] low_mag;
  wire [2:0] low;
  wire [15:0] r770;
  wire [15:0] r1336;
  wire [7:0] out_p1;
  wire [15:0] r697;
  wire [15:0] r852;
  wire [15:0] r941;
  wire [15:0] r1200;
  wire [15:0] r1477;
  wire [15:0] r1633;
  wire [3:0] state;
  wire UNCONNECTED, UNCONNECTED0, UNCONNECTED1, UNCONNECTED2,
       UNCONNECTED3, UNCONNECTED4, UNCONNECTED5, UNCONNECTED6;
  wire UNCONNECTED7, UNCONNECTED8, UNCONNECTED9, UNCONNECTED10,
       UNCONNECTED11, UNCONNECTED12, UNCONNECTED13, UNCONNECTED14;
  wire UNCONNECTED15, UNCONNECTED16, UNCONNECTED17, UNCONNECTED18,
       UNCONNECTED19, UNCONNECTED20, UNCONNECTED21, UNCONNECTED22;
  wire UNCONNECTED23, UNCONNECTED24, UNCONNECTED25, UNCONNECTED26,
       UNCONNECTED27, UNCONNECTED28, UNCONNECTED29, UNCONNECTED30;
  wire UNCONNECTED31, UNCONNECTED32, UNCONNECTED33, UNCONNECTED34,
       UNCONNECTED35, UNCONNECTED36, UNCONNECTED37, UNCONNECTED38;
  wire UNCONNECTED39, UNCONNECTED40, UNCONNECTED41, UNCONNECTED42,
       UNCONNECTED43, UNCONNECTED44, UNCONNECTED45, UNCONNECTED46;
  wire UNCONNECTED47, UNCONNECTED48, UNCONNECTED49, UNCONNECTED50,
       UNCONNECTED51, UNCONNECTED52, UNCONNECTED53, UNCONNECTED54;
  wire UNCONNECTED55, UNCONNECTED56, UNCONNECTED57, UNCONNECTED58,
       UNCONNECTED59, UNCONNECTED60, UNCONNECTED61, UNCONNECTED62;
  wire UNCONNECTED63, UNCONNECTED64, UNCONNECTED65, UNCONNECTED66,
       UNCONNECTED67, UNCONNECTED68, UNCONNECTED69, UNCONNECTED70;
  wire UNCONNECTED71, UNCONNECTED72, UNCONNECTED73, UNCONNECTED74,
       UNCONNECTED75, UNCONNECTED76, UNCONNECTED77, UNCONNECTED78;
  wire UNCONNECTED79, UNCONNECTED80, UNCONNECTED81, UNCONNECTED82,
       UNCONNECTED83, UNCONNECTED84, UNCONNECTED85, UNCONNECTED86;
  wire UNCONNECTED87, UNCONNECTED88, UNCONNECTED89, UNCONNECTED90,
       UNCONNECTED91, UNCONNECTED92, UNCONNECTED93, UNCONNECTED94;
  wire UNCONNECTED95, UNCONNECTED96, UNCONNECTED97, UNCONNECTED98,
       UNCONNECTED99, UNCONNECTED100, UNCONNECTED101, UNCONNECTED102;
  wire UNCONNECTED103, UNCONNECTED104, UNCONNECTED105, UNCONNECTED106,
       UNCONNECTED107, UNCONNECTED108, UNCONNECTED109, UNCONNECTED110;
  wire UNCONNECTED111, UNCONNECTED112, UNCONNECTED113, UNCONNECTED114,
       UNCONNECTED115, UNCONNECTED116, UNCONNECTED117, UNCONNECTED118;
  wire UNCONNECTED119, UNCONNECTED120, UNCONNECTED121, UNCONNECTED122,
       UNCONNECTED123, UNCONNECTED124, UNCONNECTED125, UNCONNECTED126;
  wire UNCONNECTED127, UNCONNECTED128, clear_flag, go, gt, n_0, n_1,
       n_2;
  wire n_3, n_4, n_5, n_6, n_7, n_8, n_9, n_10;
  wire n_11, n_12, n_13, n_14, n_15, n_16, n_17, n_18;
  wire n_19, n_20, n_21, n_22, n_23, n_24, n_25, n_26;
  wire n_27, n_28, n_29, n_30, n_31, n_32, n_33, n_34;
  wire n_35, n_36, n_37, n_38, n_39, n_40, n_41, n_42;
  wire n_43, n_44, n_45, n_46, n_47, n_48, n_49, n_50;
  wire n_51, n_52, n_53, n_54, n_55, n_56, n_57, n_58;
  wire n_59, n_60, n_61, n_62, n_63, n_64, n_65, n_66;
  wire n_67, n_68, n_69, n_70, n_71, n_72, n_73, n_74;
  wire n_75, n_76, n_77, n_78, n_79, n_80, n_81, n_82;
  wire n_83, n_84, n_85, n_86, n_87, n_88, n_89, n_90;
  wire n_91, n_92, n_93, n_94, n_95, n_96, n_97, n_98;
  wire n_99, n_100, n_101, n_102, n_103, n_104, n_105, n_106;
  wire n_107, n_108, n_109, n_110, n_111, n_112, n_113, n_114;
  wire n_115, n_116, n_117, n_118, n_119, n_120, n_121, n_122;
  wire n_123, n_124, n_125, n_126, n_127, n_128, n_129, n_130;
  wire n_131, n_132, n_133, n_134, n_135, n_136, n_137, n_138;
  wire n_139, n_140, n_141, n_142, n_143, n_144, n_145, n_146;
  wire n_147, n_148, n_149, n_150, n_151, n_152, n_153, n_154;
  wire n_155, n_156, n_157, n_158, n_159, n_160, n_161, n_162;
  wire n_163, n_164, n_165, n_166, n_167, n_168, n_169, n_170;
  wire n_171, n_172, n_173, n_174, n_175, n_176, n_177, n_178;
  wire n_179, n_180, n_181, n_182, n_183, n_184, n_185, n_186;
  wire n_187, n_188, n_189, n_190, n_191, n_192, n_193, n_194;
  wire n_195, n_196, n_197, n_198, n_199, n_200, n_201, n_202;
  wire n_203, n_204, n_205, n_206, n_207, n_208, n_209, n_210;
  wire n_211, n_212, n_213, n_214, n_215, n_216, n_217, n_218;
  wire n_219, n_220, n_221, n_222, n_223, n_224, n_225, n_226;
  wire n_227, n_228, n_229, n_230, n_231, n_232, n_233, n_234;
  wire n_235, n_236, n_237, n_238, n_239, n_240, n_241, n_242;
  wire n_243, n_244, n_245, n_246, n_247, n_248, n_249, n_250;
  wire n_251, n_252, n_253, n_254, n_255, n_256, n_257, n_258;
  wire n_259, n_260, n_261, n_262, n_263, n_264, n_265, n_266;
  wire n_267, n_268, n_269, n_270, n_271, n_272, n_273, n_274;
  wire n_275, n_276, n_277, n_278, n_279, n_280, n_281, n_282;
  wire n_283, n_284, n_285, n_286, n_287, n_288, n_289, n_290;
  wire n_291, n_292, n_293, n_294, n_295, n_296, n_297, n_298;
  wire n_299, n_300, n_301, n_302, n_303, n_304, n_305, n_306;
  wire n_307, n_308, n_309, n_310, n_311, n_312, n_313, n_314;
  wire n_315, n_316, n_317, n_318, n_320, n_321, n_322, n_323;
  wire n_324, n_325, n_326, n_327, n_328, n_329, n_330, n_331;
  wire n_332, n_333, n_334, n_335, n_336, n_337, n_338, n_339;
  wire n_340, n_341, n_342, n_343, n_344, n_345, n_346, n_347;
  wire n_348, n_349, n_350, n_351, n_352, n_353, n_354, n_355;
  wire n_356, n_357, n_358, n_359, n_360, n_361, n_362, n_363;
  wire n_364, n_365, n_366, n_367, n_368, n_369, n_370, n_371;
  wire n_372, n_373, n_374, n_375, n_376, n_377, n_378, n_379;
  wire n_380, n_381, n_382, n_383, n_384, n_385, n_386, n_387;
  wire n_388, n_389, n_390, n_391, n_392, n_393, n_394, n_395;
  wire n_396, n_397, n_398, n_399, n_400, n_401, n_402, n_403;
  wire n_404, n_405, n_406, n_407, n_408, n_409, n_410, n_411;
  wire n_412, n_413, n_414, n_415, n_416, n_417, n_418, n_419;
  wire n_420, n_421, n_422, n_423, n_424, n_425, n_426, n_427;
  wire n_428, n_429, n_430, n_431, n_432, n_433, n_434, n_435;
  wire n_436, n_437, n_438, n_439, n_440, n_441, n_442, n_443;
  wire n_444, n_445, n_446, n_447, n_448, n_449, n_450, n_451;
  wire n_452, n_453, n_454, n_455, n_456, n_457, n_458, n_459;
  wire n_460, n_461, n_462, n_463, n_464, n_465, n_466, n_467;
  wire n_468, n_469, n_470, n_471, n_472, n_473, n_474, n_475;
  wire n_476, n_477, n_478, n_479, n_480, n_481, n_482, n_483;
  wire n_484, n_485, n_486, n_487, n_488, n_489, n_490, n_491;
  wire n_492, n_493, n_494, n_495, n_496, n_497, n_498, n_499;
  wire n_501, n_502, n_503, n_504, n_505, n_506, n_507, n_508;
  wire n_509, n_510, n_511, n_512, n_513, n_514, n_515, n_516;
  wire n_517, n_518, n_519, n_520, n_521, n_522, n_523, n_524;
  wire n_525, n_526, n_527, n_528, n_529, n_530, n_531, n_532;
  wire n_533, n_534, n_535, n_536, n_537, n_538, n_539, n_540;
  wire n_541, n_542, n_543, n_544, n_545, n_546, n_547, n_548;
  wire n_549, n_550, n_551, n_552, n_553, n_554, n_555, n_556;
  wire n_557, n_558, n_559, n_560, n_561, n_562, n_563, n_564;
  wire n_565, n_566, n_567, n_568, n_569, n_570, n_571, n_572;
  wire n_573, n_574, n_575, n_576, n_577, n_578, n_579, n_580;
  wire n_581, n_582, n_583, n_584, n_585, n_586, n_587, n_588;
  wire n_589, n_590, n_591, n_592, n_593, n_594, n_595, n_596;
  wire n_597, n_598, n_599, n_600, n_601, n_602, n_603, n_604;
  wire n_605, n_606, n_607, n_608, n_609, n_610, n_611, n_612;
  wire n_613, n_615, n_616, n_617, n_618, n_619, n_620, n_621;
  wire n_622, n_623, n_624, n_625, n_626, n_627, n_628, n_629;
  wire n_630, n_631, n_632, n_633, n_634, n_635, n_636, n_637;
  wire n_638, n_639, n_640, n_641, n_642, n_643, n_644, n_645;
  wire n_646, n_647, n_648, n_649, n_650, n_651, n_652, n_653;
  wire n_654, n_655, n_656, n_657, n_658, n_659, n_660, n_661;
  wire n_662, n_663, n_664, n_665, n_666, n_667, n_668, n_669;
  wire n_670, n_671, n_672, n_673, n_674, n_675, n_676, n_677;
  wire n_678, n_679, n_680, n_681, n_682, n_683, n_684, n_685;
  wire n_686, n_687, n_688, n_689, n_690, n_691, n_692, n_693;
  wire n_694, n_695, n_696, n_697, n_698, n_699, n_700, n_701;
  wire n_702, n_703, n_704, n_705, n_706, n_707, n_708, n_709;
  wire n_710, n_711, n_712, n_713, n_714, n_715, n_716, n_717;
  wire n_718, n_719, n_720, n_721, n_722, n_723, n_724, n_725;
  wire n_726, n_727, n_728, n_729, n_730, n_731, n_732, n_733;
  wire n_734, n_735, n_736, n_737, n_738, n_739, n_740, n_741;
  wire n_742, n_743, n_744, n_745, n_746, n_747, n_748, n_749;
  wire n_750, n_751, n_752, n_753, n_754, n_755, n_756, n_757;
  wire n_758, n_759, n_760, n_761, n_762, n_763, n_764, n_765;
  wire n_766, n_767, n_768, n_769, n_770, n_771, n_772, n_773;
  wire n_774, n_775, n_776, n_777, n_778, n_779, n_780, n_781;
  wire n_782, n_783, n_784, n_785, n_786, n_787, n_788, n_789;
  wire n_790, n_791, n_792, n_793, n_794, n_795, n_796, n_797;
  wire n_798, n_799, n_800, n_801, n_802, n_803, n_804, n_805;
  wire n_806, n_807, n_808, n_809, n_810, n_811, n_812, n_813;
  wire n_814, n_815, n_816, n_817, n_818, n_819, n_820, n_821;
  wire n_822, n_823, n_824, n_825, n_826, n_827, n_828, n_829;
  wire n_830, n_831, n_832, n_833, n_834, n_835, n_836, n_837;
  wire n_838, n_839, n_840, n_841, n_842, n_843, n_844, n_845;
  wire n_846, n_847, n_848, n_849, n_850, n_851, n_852, n_853;
  wire n_854, n_855, n_856, n_857, n_858, n_859, n_860, n_861;
  wire n_862, n_863, n_864, n_865, n_866, n_867, n_868, n_869;
  wire n_870, n_871, n_872, n_873, n_874, n_875, n_876, n_877;
  wire n_878, n_879, n_880, n_881, n_882, n_883, n_884, n_885;
  wire n_886, n_887, n_888, n_889, n_890, n_891, n_892, n_893;
  wire n_894, n_895, n_896, n_897, n_898, n_899, n_900, n_901;
  wire n_902, n_903, n_904, n_905, n_906, n_907, n_908, n_909;
  wire n_910, n_911, n_912, n_913, n_914, n_915, n_916, n_917;
  wire n_918, n_919, n_920, n_921, n_922, n_923, n_924, n_925;
  wire n_926, n_927, n_928, n_929, n_930, n_931, n_932, n_933;
  wire n_934, n_935, n_936, n_937, n_938, n_939, n_940, n_941;
  wire n_942, n_943, n_944, n_945, n_946, n_947, n_948, n_949;
  wire n_950, n_951, n_952, n_953, n_954, n_955, n_956, n_957;
  wire n_958, n_959, n_960, n_961, n_962, n_963, n_964, n_965;
  wire n_966, n_967, n_968, n_969, n_970, n_971, n_972, n_973;
  wire n_974, n_975, n_976, n_977, n_978, n_979, n_980, n_981;
  wire n_982, n_983, n_984, n_985, n_986, n_987, n_988, n_989;
  wire n_990, n_991, n_992, n_993, n_994, n_995, n_996, n_997;
  wire n_998, n_999, n_1000, n_1001, n_1002, n_1003, n_1004, n_1005;
  wire n_1006, n_1007, n_1008, n_1009, n_1010, n_1011, n_1012, n_1013;
  wire n_1014, n_1015, n_1016, n_1017, n_1018, n_1019, n_1020, n_1021;
  wire n_1022, n_1023, n_1024, n_1025, n_1026, n_1027, n_1028, n_1029;
  wire n_1030, n_1031, n_1032, n_1033, n_1034, n_1035, n_1036, n_1037;
  wire n_1038, n_1039, n_1040, n_1041, n_1042, n_1043, n_1044, n_1045;
  wire n_1046, n_1047, n_1048, n_1049, n_1050, n_1051, n_1052, n_1053;
  wire n_1054, n_1055, n_1056, n_1057, n_1058, n_1059, n_1060, n_1061;
  wire n_1062, n_1063, n_1064, n_1065, n_1066, n_1067, n_1068, n_1069;
  wire n_1070, n_1071, n_1072, n_1073, n_1074, n_1075, n_1076, n_1077;
  wire n_1078, n_1079, n_1080, n_1081, n_1082, n_1083, n_1084, n_1085;
  wire n_1086, n_1087, n_1088, n_1089, n_1090, n_1091, n_1092, n_1093;
  wire n_1094, n_1095, n_1096, n_1097, n_1098, n_1099, n_1100, n_1101;
  wire n_1102, n_1103, n_1104, n_1129, n_1130, ok;
  DFFRQX2M clear_flag_reg(.RN (n_75), .CK (clk), .D (n_753), .Q
       (clear_flag));
  SDFFRQX2M digit_clk_reg(.RN (n_75), .CK (clk), .D (digit_clk), .SI
       (n_42), .SE (n_621), .Q (digit_clk));
  SDFFRQX2M dout_flag_reg(.RN (n_75), .CK (clk), .D (n_502), .SI
       (n_503), .SE (dout_flag), .Q (dout_flag));
  SDFFSQX2M \dout_reg[0] (.SN (n_75), .CK (clk), .D (out_p2[0]), .SI
       (dout[0]), .SE (n_503), .Q (dout[0]));
  SDFFSQX2M \dout_reg[1] (.SN (n_75), .CK (clk), .D (out_p2[1]), .SI
       (dout[1]), .SE (n_503), .Q (dout[1]));
  SDFFSQX2M \dout_reg[2] (.SN (n_75), .CK (clk), .D (out_p2[2]), .SI
       (dout[2]), .SE (n_503), .Q (dout[2]));
  SDFFSQX2M \dout_reg[3] (.SN (n_75), .CK (clk), .D (out_p2[3]), .SI
       (dout[3]), .SE (n_503), .Q (dout[3]));
  SDFFSQX2M \dout_reg[4] (.SN (n_75), .CK (clk), .D (out_p2[4]), .SI
       (dout[4]), .SE (n_503), .Q (dout[4]));
  SDFFSQX2M \dout_reg[5] (.SN (n_75), .CK (clk), .D (out_p2[5]), .SI
       (dout[5]), .SE (n_503), .Q (dout[5]));
  SDFFSQX2M \dout_reg[6] (.SN (n_75), .CK (clk), .D (out_p2[6]), .SI
       (dout[6]), .SE (n_503), .Q (dout[6]));
  DFFSQX2M \dout_reg[7] (.SN (n_75), .CK (clk), .D (n_637), .Q
       (dout[7]));
  DFFNSRHX2M go_reg(.RN (n_432), .SN (1'b1), .CKN (rcc_clk), .D
       (address[3]), .Q (go), .QN (UNCONNECTED));
  DFFRQX2M \high_mag_reg[0] (.RN (n_75), .CK (clk), .D (n_1022), .Q
       (high_mag[0]));
  DFFRQX2M \high_mag_reg[1] (.RN (n_75), .CK (clk), .D (n_1023), .Q
       (high_mag[1]));
  DFFRQX2M \high_mag_reg[2] (.RN (n_75), .CK (clk), .D (n_1024), .Q
       (high_mag[2]));
  DFFRQX2M \high_mag_reg[4] (.RN (n_75), .CK (clk), .D (n_1014), .Q
       (high_mag[4]));
  DFFRQX2M \high_mag_reg[5] (.RN (n_75), .CK (clk), .D (n_1013), .Q
       (high_mag[5]));
  DFFRQX2M \high_mag_reg[11] (.RN (n_75), .CK (clk), .D (n_1007), .Q
       (high_mag[11]));
  DFFRX1M \high_mag_reg[12] (.RN (n_75), .CK (clk), .D (n_1006), .Q
       (UNCONNECTED0), .QN (high_mag[12]));
  DFFRX1M \high_mag_reg[13] (.RN (n_75), .CK (clk), .D (n_1005), .Q
       (n_35), .QN (high_mag[13]));
  DFFRQX2M \high_mag_reg[14] (.RN (n_75), .CK (clk), .D (n_1004), .Q
       (high_mag[14]));
  DFFRQX2M \high_mag_reg[15] (.RN (n_75), .CK (clk), .D (n_1003), .Q
       (high_mag[15]));
  DFFRQX2M \high_reg[0] (.RN (n_75), .CK (clk), .D (n_900), .Q
       (high[0]));
  DFFRQX2M \high_reg[1] (.RN (n_75), .CK (clk), .D (n_13), .Q
       (high[1]));
  DFFRQX2M \high_reg[2] (.RN (n_75), .CK (clk), .D (n_901), .Q
       (high[2]));
  DFFRQX2M \low_mag_reg[0] (.RN (n_75), .CK (clk), .D (n_0), .Q
       (low_mag[0]));
  DFFRQX2M \low_mag_reg[1] (.RN (n_75), .CK (clk), .D (n_980), .Q
       (low_mag[1]));
  DFFRQX2M \low_mag_reg[4] (.RN (n_75), .CK (clk), .D (n_977), .Q
       (low_mag[4]));
  DFFRQX2M \low_mag_reg[5] (.RN (n_75), .CK (clk), .D (n_976), .Q
       (low_mag[5]));
  DFFRQX2M \low_mag_reg[6] (.RN (n_75), .CK (clk), .D (n_975), .Q
       (low_mag[6]));
  DFFRQX2M \low_mag_reg[7] (.RN (n_75), .CK (clk), .D (n_974), .Q
       (low_mag[7]));
  DFFRQX2M \low_mag_reg[8] (.RN (n_75), .CK (clk), .D (n_973), .Q
       (low_mag[8]));
  DFFRQX2M \low_mag_reg[9] (.RN (n_75), .CK (clk), .D (n_972), .Q
       (low_mag[9]));
  DFFRQX2M \low_mag_reg[10] (.RN (n_75), .CK (clk), .D (n_971), .Q
       (low_mag[10]));
  DFFRQX2M \low_mag_reg[14] (.RN (n_75), .CK (clk), .D (n_986), .Q
       (low_mag[14]));
  DFFRQX2M \low_mag_reg[15] (.RN (n_75), .CK (clk), .D (n_981), .Q
       (low_mag[15]));
  DFFRQX2M \low_reg[0] (.RN (n_75), .CK (clk), .D (n_930), .Q (low[0]));
  DFFRQX2M \low_reg[1] (.RN (n_75), .CK (clk), .D (n_936), .Q (low[1]));
  DFFRQX2M \low_reg[2] (.RN (n_75), .CK (clk), .D (n_918), .Q (low[2]));
  SDFFNHX1M \lower770_dout_reg[0] (.CKN (rcc_clk), .D (r770[0]), .SI
       (din[0]), .SE (n_594), .Q (r770[0]), .QN (UNCONNECTED1));
  SDFFNHX1M \lower770_dout_reg[1] (.CKN (rcc_clk), .D (r770[1]), .SI
       (din[1]), .SE (n_594), .Q (r770[1]), .QN (UNCONNECTED2));
  SDFFNHX1M \lower770_dout_reg[2] (.CKN (rcc_clk), .D (r770[2]), .SI
       (din[2]), .SE (n_594), .Q (r770[2]), .QN (UNCONNECTED3));
  SDFFNHX1M \lower770_dout_reg[3] (.CKN (rcc_clk), .D (r770[3]), .SI
       (din[3]), .SE (n_594), .Q (r770[3]), .QN (UNCONNECTED4));
  SDFFNHX1M \lower770_dout_reg[4] (.CKN (rcc_clk), .D (r770[4]), .SI
       (din[4]), .SE (n_594), .Q (r770[4]), .QN (UNCONNECTED5));
  SDFFNHX1M \lower770_dout_reg[5] (.CKN (rcc_clk), .D (r770[5]), .SI
       (din[5]), .SE (n_29), .Q (r770[5]), .QN (UNCONNECTED6));
  SDFFNHX1M \lower770_dout_reg[6] (.CKN (rcc_clk), .D (r770[6]), .SI
       (din[6]), .SE (n_594), .Q (r770[6]), .QN (UNCONNECTED7));
  SDFFNHX1M \lower770_dout_reg[7] (.CKN (rcc_clk), .D (r770[7]), .SI
       (din[7]), .SE (n_594), .Q (r770[7]), .QN (UNCONNECTED8));
  SDFFNHX1M \lower1336_dout_reg[0] (.CKN (rcc_clk), .D (din[0]), .SI
       (r1336[0]), .SE (n_593), .Q (r1336[0]), .QN (UNCONNECTED9));
  SDFFNHX1M \lower1336_dout_reg[1] (.CKN (rcc_clk), .D (din[1]), .SI
       (r1336[1]), .SE (n_593), .Q (r1336[1]), .QN (UNCONNECTED10));
  SDFFNHX1M \lower1336_dout_reg[2] (.CKN (rcc_clk), .D (din[2]), .SI
       (r1336[2]), .SE (n_593), .Q (r1336[2]), .QN (UNCONNECTED11));
  SDFFNHX1M \lower1336_dout_reg[3] (.CKN (rcc_clk), .D (din[3]), .SI
       (r1336[3]), .SE (n_593), .Q (r1336[3]), .QN (UNCONNECTED12));
  SDFFNHX1M \lower1336_dout_reg[4] (.CKN (rcc_clk), .D (din[4]), .SI
       (r1336[4]), .SE (n_593), .Q (r1336[4]), .QN (UNCONNECTED13));
  SDFFNHX1M \lower1336_dout_reg[5] (.CKN (rcc_clk), .D (din[5]), .SI
       (r1336[5]), .SE (n_593), .Q (r1336[5]), .QN (UNCONNECTED14));
  SDFFNHX1M \lower1336_dout_reg[6] (.CKN (rcc_clk), .D (din[6]), .SI
       (r1336[6]), .SE (n_593), .Q (r1336[6]), .QN (UNCONNECTED15));
  SDFFNHX1M \lower1336_dout_reg[7] (.CKN (rcc_clk), .D (din[7]), .SI
       (r1336[7]), .SE (n_593), .Q (r1336[7]), .QN (UNCONNECTED16));
  SDFFQX2M ok_reg(.CK (clk), .D (ok), .SI (n_1089), .SE (n_835), .Q
       (ok));
  DFFRQX2M \out_p1_reg[0] (.RN (n_75), .CK (clk), .D (n_995), .Q
       (out_p1[0]));
  DFFRQX2M \out_p1_reg[1] (.RN (n_75), .CK (clk), .D (n_1038), .Q
       (out_p1[1]));
  DFFRQX2M \out_p1_reg[2] (.RN (n_75), .CK (clk), .D (n_1025), .Q
       (out_p1[2]));
  DFFRQX2M \out_p1_reg[3] (.RN (n_75), .CK (clk), .D (n_994), .Q
       (out_p1[3]));
  DFFRQX2M \out_p1_reg[4] (.RN (n_75), .CK (clk), .D (n_925), .Q
       (out_p1[4]));
  DFFRQX2M \out_p1_reg[5] (.RN (n_75), .CK (clk), .D (n_891), .Q
       (out_p1[5]));
  DFFRQX2M \out_p1_reg[6] (.RN (n_75), .CK (clk), .D (n_934), .Q
       (out_p1[6]));
  DFFSQX2M \out_p2_reg[0] (.SN (n_75), .CK (clk), .D (n_885), .Q
       (out_p2[0]));
  DFFSQX2M \out_p2_reg[1] (.SN (n_75), .CK (clk), .D (n_884), .Q
       (out_p2[1]));
  DFFSQX2M \out_p2_reg[2] (.SN (n_75), .CK (clk), .D (n_883), .Q
       (out_p2[2]));
  DFFSQX2M \out_p2_reg[3] (.SN (n_75), .CK (clk), .D (n_882), .Q
       (out_p2[3]));
  DFFSQX2M \out_p2_reg[4] (.SN (n_75), .CK (clk), .D (n_887), .Q
       (out_p2[4]));
  DFFSQX2M \out_p2_reg[5] (.SN (n_75), .CK (clk), .D (n_888), .Q
       (out_p2[5]));
  DFFSQX2M \out_p2_reg[6] (.SN (n_75), .CK (clk), .D (n_886), .Q
       (out_p2[6]));
  DFFSQX2M \out_p2_reg[7] (.SN (n_75), .CK (clk), .D (n_740), .Q
       (out_p2[7]));
  SDFFNHX1M \r697_reg[0] (.CKN (rcc_clk), .D (r697[0]), .SI (din[0]),
       .SE (n_653), .Q (r697[0]), .QN (UNCONNECTED17));
  SDFFNHX1M \r697_reg[1] (.CKN (rcc_clk), .D (r697[1]), .SI (din[1]),
       .SE (n_653), .Q (r697[1]), .QN (UNCONNECTED18));
  SDFFNHX1M \r697_reg[2] (.CKN (rcc_clk), .D (r697[2]), .SI (din[2]),
       .SE (n_653), .Q (r697[2]), .QN (UNCONNECTED19));
  SDFFNHX1M \r697_reg[3] (.CKN (rcc_clk), .D (r697[3]), .SI (din[3]),
       .SE (n_653), .Q (r697[3]), .QN (UNCONNECTED20));
  SDFFNHX1M \r697_reg[4] (.CKN (rcc_clk), .D (r697[4]), .SI (din[4]),
       .SE (n_25), .Q (r697[4]), .QN (UNCONNECTED21));
  SDFFNHX1M \r697_reg[5] (.CKN (rcc_clk), .D (r697[5]), .SI (din[5]),
       .SE (n_653), .Q (r697[5]), .QN (UNCONNECTED22));
  SDFFNHX1M \r697_reg[6] (.CKN (rcc_clk), .D (r697[6]), .SI (din[6]),
       .SE (n_653), .Q (r697[6]), .QN (UNCONNECTED23));
  SDFFNHX1M \r697_reg[7] (.CKN (rcc_clk), .D (r697[7]), .SI (din[7]),
       .SE (n_653), .Q (r697[7]), .QN (UNCONNECTED24));
  SDFFNHX1M \r697_reg[8] (.CKN (rcc_clk), .D (r697[8]), .SI (din[8]),
       .SE (n_653), .Q (r697[8]), .QN (UNCONNECTED25));
  SDFFNHX1M \r697_reg[9] (.CKN (rcc_clk), .D (r697[9]), .SI (din[9]),
       .SE (n_25), .Q (r697[9]), .QN (UNCONNECTED26));
  SDFFNHX1M \r697_reg[10] (.CKN (rcc_clk), .D (r697[10]), .SI
       (din[10]), .SE (n_653), .Q (r697[10]), .QN (UNCONNECTED27));
  SDFFNHX1M \r697_reg[11] (.CKN (rcc_clk), .D (r697[11]), .SI
       (din[11]), .SE (n_653), .Q (r697[11]), .QN (UNCONNECTED28));
  SDFFNHX1M \r697_reg[12] (.CKN (rcc_clk), .D (r697[12]), .SI
       (din[12]), .SE (n_653), .Q (r697[12]), .QN (UNCONNECTED29));
  SDFFNHX1M \r697_reg[13] (.CKN (rcc_clk), .D (r697[13]), .SI
       (din[13]), .SE (n_25), .Q (r697[13]), .QN (UNCONNECTED30));
  SDFFNHX1M \r697_reg[14] (.CKN (rcc_clk), .D (r697[14]), .SI
       (din[14]), .SE (n_653), .Q (r697[14]), .QN (UNCONNECTED31));
  SDFFNHX1M \r697_reg[15] (.CKN (rcc_clk), .D (r697[15]), .SI
       (din[15]), .SE (n_653), .Q (r697[15]), .QN (UNCONNECTED32));
  SDFFNHX1M \r852_reg[0] (.CKN (rcc_clk), .D (r852[0]), .SI (din[0]),
       .SE (n_592), .Q (r852[0]), .QN (UNCONNECTED33));
  SDFFNHX1M \r852_reg[1] (.CKN (rcc_clk), .D (r852[1]), .SI (din[1]),
       .SE (n_592), .Q (r852[1]), .QN (UNCONNECTED34));
  SDFFNHX1M \r852_reg[2] (.CKN (rcc_clk), .D (r852[2]), .SI (din[2]),
       .SE (n_592), .Q (r852[2]), .QN (UNCONNECTED35));
  SDFFNHX1M \r852_reg[3] (.CKN (rcc_clk), .D (r852[3]), .SI (din[3]),
       .SE (n_592), .Q (r852[3]), .QN (UNCONNECTED36));
  SDFFNHX1M \r852_reg[4] (.CKN (rcc_clk), .D (r852[4]), .SI (din[4]),
       .SE (n_592), .Q (r852[4]), .QN (UNCONNECTED37));
  SDFFNHX1M \r852_reg[5] (.CKN (rcc_clk), .D (r852[5]), .SI (din[5]),
       .SE (n_592), .Q (r852[5]), .QN (UNCONNECTED38));
  SDFFNHX1M \r852_reg[6] (.CKN (rcc_clk), .D (r852[6]), .SI (din[6]),
       .SE (n_592), .Q (r852[6]), .QN (UNCONNECTED39));
  SDFFNHX1M \r852_reg[7] (.CKN (rcc_clk), .D (r852[7]), .SI (din[7]),
       .SE (n_592), .Q (r852[7]), .QN (UNCONNECTED40));
  SDFFNHX1M \r852_reg[8] (.CKN (rcc_clk), .D (r852[8]), .SI (din[8]),
       .SE (n_592), .Q (r852[8]), .QN (UNCONNECTED41));
  SDFFNHX1M \r852_reg[9] (.CKN (rcc_clk), .D (r852[9]), .SI (din[9]),
       .SE (n_592), .Q (r852[9]), .QN (UNCONNECTED42));
  SDFFNHX1M \r852_reg[10] (.CKN (rcc_clk), .D (r852[10]), .SI
       (din[10]), .SE (n_592), .Q (r852[10]), .QN (UNCONNECTED43));
  SDFFNHX1M \r852_reg[11] (.CKN (rcc_clk), .D (r852[11]), .SI
       (din[11]), .SE (n_592), .Q (r852[11]), .QN (UNCONNECTED44));
  SDFFNHX1M \r852_reg[12] (.CKN (rcc_clk), .D (r852[12]), .SI
       (din[12]), .SE (n_15), .Q (r852[12]), .QN (UNCONNECTED45));
  SDFFNHX1M \r852_reg[13] (.CKN (rcc_clk), .D (r852[13]), .SI
       (din[13]), .SE (n_15), .Q (r852[13]), .QN (UNCONNECTED46));
  SDFFNHX1M \r852_reg[14] (.CKN (rcc_clk), .D (r852[14]), .SI
       (din[14]), .SE (n_15), .Q (r852[14]), .QN (UNCONNECTED47));
  SDFFNHX1M \r852_reg[15] (.CKN (rcc_clk), .D (r852[15]), .SI
       (din[15]), .SE (n_592), .Q (r852[15]), .QN (UNCONNECTED48));
  SDFFNHX1M \r941_reg[0] (.CKN (rcc_clk), .D (r941[0]), .SI (din[0]),
       .SE (n_651), .Q (r941[0]), .QN (UNCONNECTED49));
  SDFFNHX1M \r941_reg[1] (.CKN (rcc_clk), .D (r941[1]), .SI (din[1]),
       .SE (n_651), .Q (r941[1]), .QN (UNCONNECTED50));
  SDFFNHX1M \r941_reg[2] (.CKN (rcc_clk), .D (r941[2]), .SI (din[2]),
       .SE (n_651), .Q (r941[2]), .QN (UNCONNECTED51));
  SDFFNHX1M \r941_reg[3] (.CKN (rcc_clk), .D (r941[3]), .SI (din[3]),
       .SE (n_651), .Q (r941[3]), .QN (UNCONNECTED52));
  SDFFNHX1M \r941_reg[4] (.CKN (rcc_clk), .D (r941[4]), .SI (din[4]),
       .SE (n_27), .Q (r941[4]), .QN (UNCONNECTED53));
  SDFFNHX1M \r941_reg[5] (.CKN (rcc_clk), .D (r941[5]), .SI (din[5]),
       .SE (n_651), .Q (r941[5]), .QN (UNCONNECTED54));
  SDFFNHX1M \r941_reg[6] (.CKN (rcc_clk), .D (r941[6]), .SI (din[6]),
       .SE (n_651), .Q (r941[6]), .QN (UNCONNECTED55));
  SDFFNHX1M \r941_reg[7] (.CKN (rcc_clk), .D (r941[7]), .SI (din[7]),
       .SE (n_651), .Q (r941[7]), .QN (UNCONNECTED56));
  SDFFNHX1M \r941_reg[8] (.CKN (rcc_clk), .D (r941[8]), .SI (din[8]),
       .SE (n_651), .Q (r941[8]), .QN (UNCONNECTED57));
  SDFFNHX1M \r941_reg[9] (.CKN (rcc_clk), .D (r941[9]), .SI (din[9]),
       .SE (n_651), .Q (r941[9]), .QN (UNCONNECTED58));
  SDFFNHX1M \r941_reg[10] (.CKN (rcc_clk), .D (r941[10]), .SI
       (din[10]), .SE (n_27), .Q (r941[10]), .QN (UNCONNECTED59));
  SDFFNHX1M \r941_reg[11] (.CKN (rcc_clk), .D (r941[11]), .SI
       (din[11]), .SE (n_651), .Q (r941[11]), .QN (UNCONNECTED60));
  SDFFNHX1M \r941_reg[12] (.CKN (rcc_clk), .D (r941[12]), .SI
       (din[12]), .SE (n_27), .Q (r941[12]), .QN (UNCONNECTED61));
  SDFFNHX1M \r941_reg[13] (.CKN (rcc_clk), .D (r941[13]), .SI
       (din[13]), .SE (n_651), .Q (r941[13]), .QN (UNCONNECTED62));
  SDFFNHX1M \r941_reg[14] (.CKN (rcc_clk), .D (r941[14]), .SI
       (din[14]), .SE (n_651), .Q (r941[14]), .QN (UNCONNECTED63));
  SDFFNHX1M \r941_reg[15] (.CKN (rcc_clk), .D (r941[15]), .SI
       (din[15]), .SE (n_651), .Q (r941[15]), .QN (UNCONNECTED64));
  SDFFNHX1M \r1200_reg[0] (.CKN (rcc_clk), .D (din[0]), .SI (r1200[0]),
       .SE (n_652), .Q (r1200[0]), .QN (UNCONNECTED65));
  SDFFNHX1M \r1200_reg[1] (.CKN (rcc_clk), .D (din[1]), .SI (r1200[1]),
       .SE (n_652), .Q (r1200[1]), .QN (UNCONNECTED66));
  SDFFNHX1M \r1200_reg[2] (.CKN (rcc_clk), .D (din[2]), .SI (r1200[2]),
       .SE (n_26), .Q (r1200[2]), .QN (UNCONNECTED67));
  SDFFNHX1M \r1200_reg[3] (.CKN (rcc_clk), .D (din[3]), .SI (r1200[3]),
       .SE (n_26), .Q (r1200[3]), .QN (UNCONNECTED68));
  SDFFNHX1M \r1200_reg[4] (.CKN (rcc_clk), .D (din[4]), .SI (r1200[4]),
       .SE (n_26), .Q (r1200[4]), .QN (UNCONNECTED69));
  SDFFNHX1M \r1200_reg[5] (.CKN (rcc_clk), .D (din[5]), .SI (r1200[5]),
       .SE (n_652), .Q (r1200[5]), .QN (UNCONNECTED70));
  SDFFNHX1M \r1200_reg[6] (.CKN (rcc_clk), .D (din[6]), .SI (r1200[6]),
       .SE (n_652), .Q (r1200[6]), .QN (UNCONNECTED71));
  SDFFNHX1M \r1200_reg[7] (.CKN (rcc_clk), .D (din[7]), .SI (r1200[7]),
       .SE (n_652), .Q (r1200[7]), .QN (UNCONNECTED72));
  SDFFNHX1M \r1200_reg[8] (.CKN (rcc_clk), .D (din[8]), .SI (r1200[8]),
       .SE (n_652), .Q (r1200[8]), .QN (UNCONNECTED73));
  SDFFNHX1M \r1200_reg[9] (.CKN (rcc_clk), .D (din[9]), .SI (r1200[9]),
       .SE (n_652), .Q (r1200[9]), .QN (UNCONNECTED74));
  SDFFNHX1M \r1200_reg[10] (.CKN (rcc_clk), .D (din[10]), .SI
       (r1200[10]), .SE (n_652), .Q (r1200[10]), .QN (UNCONNECTED75));
  SDFFNHX1M \r1200_reg[11] (.CKN (rcc_clk), .D (din[11]), .SI
       (r1200[11]), .SE (n_652), .Q (r1200[11]), .QN (UNCONNECTED76));
  SDFFNHX1M \r1200_reg[12] (.CKN (rcc_clk), .D (din[12]), .SI
       (r1200[12]), .SE (n_652), .Q (r1200[12]), .QN (UNCONNECTED77));
  SDFFNHX1M \r1200_reg[13] (.CKN (rcc_clk), .D (din[13]), .SI
       (r1200[13]), .SE (n_652), .Q (r1200[13]), .QN (UNCONNECTED78));
  SDFFNHX1M \r1200_reg[14] (.CKN (rcc_clk), .D (din[14]), .SI
       (r1200[14]), .SE (n_652), .Q (r1200[14]), .QN (UNCONNECTED79));
  SDFFNHX1M \r1200_reg[15] (.CKN (rcc_clk), .D (din[15]), .SI
       (r1200[15]), .SE (n_652), .Q (r1200[15]), .QN (UNCONNECTED80));
  SDFFNHX1M \r1477_reg[0] (.CKN (rcc_clk), .D (din[0]), .SI (r1477[0]),
       .SE (n_654), .Q (r1477[0]), .QN (UNCONNECTED81));
  SDFFNHX1M \r1477_reg[1] (.CKN (rcc_clk), .D (din[1]), .SI (r1477[1]),
       .SE (n_654), .Q (r1477[1]), .QN (UNCONNECTED82));
  SDFFNHX1M \r1477_reg[2] (.CKN (rcc_clk), .D (din[2]), .SI (r1477[2]),
       .SE (n_654), .Q (r1477[2]), .QN (UNCONNECTED83));
  SDFFNHX1M \r1477_reg[3] (.CKN (rcc_clk), .D (din[3]), .SI (r1477[3]),
       .SE (n_24), .Q (r1477[3]), .QN (UNCONNECTED84));
  SDFFNHX1M \r1477_reg[4] (.CKN (rcc_clk), .D (din[4]), .SI (r1477[4]),
       .SE (n_654), .Q (r1477[4]), .QN (UNCONNECTED85));
  SDFFNHX1M \r1477_reg[5] (.CKN (rcc_clk), .D (din[5]), .SI (r1477[5]),
       .SE (n_654), .Q (r1477[5]), .QN (UNCONNECTED86));
  SDFFNHX1M \r1477_reg[6] (.CKN (rcc_clk), .D (din[6]), .SI (r1477[6]),
       .SE (n_24), .Q (r1477[6]), .QN (UNCONNECTED87));
  SDFFNHX1M \r1477_reg[7] (.CKN (rcc_clk), .D (din[7]), .SI (r1477[7]),
       .SE (n_24), .Q (r1477[7]), .QN (UNCONNECTED88));
  SDFFNHX1M \r1477_reg[8] (.CKN (rcc_clk), .D (din[8]), .SI (r1477[8]),
       .SE (n_654), .Q (r1477[8]), .QN (UNCONNECTED89));
  SDFFNHX1M \r1477_reg[9] (.CKN (rcc_clk), .D (din[9]), .SI (r1477[9]),
       .SE (n_654), .Q (r1477[9]), .QN (UNCONNECTED90));
  SDFFNHX1M \r1477_reg[10] (.CKN (rcc_clk), .D (din[10]), .SI
       (r1477[10]), .SE (n_654), .Q (r1477[10]), .QN (UNCONNECTED91));
  SDFFNHX1M \r1477_reg[11] (.CKN (rcc_clk), .D (din[11]), .SI
       (r1477[11]), .SE (n_654), .Q (r1477[11]), .QN (UNCONNECTED92));
  SDFFNHX1M \r1477_reg[12] (.CKN (rcc_clk), .D (din[12]), .SI
       (r1477[12]), .SE (n_654), .Q (r1477[12]), .QN (UNCONNECTED93));
  SDFFNHX1M \r1477_reg[13] (.CKN (rcc_clk), .D (din[13]), .SI
       (r1477[13]), .SE (n_654), .Q (r1477[13]), .QN (UNCONNECTED94));
  SDFFNHX1M \r1477_reg[14] (.CKN (rcc_clk), .D (din[14]), .SI
       (r1477[14]), .SE (n_654), .Q (r1477[14]), .QN (UNCONNECTED95));
  SDFFNHX1M \r1477_reg[15] (.CKN (rcc_clk), .D (din[15]), .SI
       (r1477[15]), .SE (n_654), .Q (r1477[15]), .QN (UNCONNECTED96));
  SDFFNHX1M \r1633_reg[0] (.CKN (rcc_clk), .D (r1633[0]), .SI (din[0]),
       .SE (n_23), .Q (r1633[0]), .QN (UNCONNECTED97));
  SDFFNHX1M \r1633_reg[1] (.CKN (rcc_clk), .D (r1633[1]), .SI (din[1]),
       .SE (n_655), .Q (r1633[1]), .QN (UNCONNECTED98));
  SDFFNHX1M \r1633_reg[2] (.CKN (rcc_clk), .D (r1633[2]), .SI (din[2]),
       .SE (n_655), .Q (r1633[2]), .QN (UNCONNECTED99));
  SDFFNHX1M \r1633_reg[3] (.CKN (rcc_clk), .D (r1633[3]), .SI (din[3]),
       .SE (n_655), .Q (r1633[3]), .QN (UNCONNECTED100));
  SDFFNHX1M \r1633_reg[4] (.CKN (rcc_clk), .D (r1633[4]), .SI (din[4]),
       .SE (n_655), .Q (r1633[4]), .QN (UNCONNECTED101));
  SDFFNHX1M \r1633_reg[5] (.CKN (rcc_clk), .D (r1633[5]), .SI (din[5]),
       .SE (n_655), .Q (r1633[5]), .QN (UNCONNECTED102));
  SDFFNHX1M \r1633_reg[6] (.CKN (rcc_clk), .D (r1633[6]), .SI (din[6]),
       .SE (n_655), .Q (r1633[6]), .QN (UNCONNECTED103));
  SDFFNHX1M \r1633_reg[7] (.CKN (rcc_clk), .D (r1633[7]), .SI (din[7]),
       .SE (n_655), .Q (r1633[7]), .QN (UNCONNECTED104));
  SDFFNHX1M \r1633_reg[8] (.CKN (rcc_clk), .D (r1633[8]), .SI (din[8]),
       .SE (n_655), .Q (r1633[8]), .QN (UNCONNECTED105));
  SDFFNHX1M \r1633_reg[9] (.CKN (rcc_clk), .D (r1633[9]), .SI (din[9]),
       .SE (n_655), .Q (r1633[9]), .QN (UNCONNECTED106));
  SDFFNHX1M \r1633_reg[10] (.CKN (rcc_clk), .D (r1633[10]), .SI
       (din[10]), .SE (n_655), .Q (r1633[10]), .QN (UNCONNECTED107));
  SDFFNHX1M \r1633_reg[11] (.CKN (rcc_clk), .D (r1633[11]), .SI
       (din[11]), .SE (n_655), .Q (r1633[11]), .QN (UNCONNECTED108));
  SDFFNHX1M \r1633_reg[12] (.CKN (rcc_clk), .D (r1633[12]), .SI
       (din[12]), .SE (n_23), .Q (r1633[12]), .QN (UNCONNECTED109));
  SDFFNHX1M \r1633_reg[13] (.CKN (rcc_clk), .D (r1633[13]), .SI
       (din[13]), .SE (n_655), .Q (r1633[13]), .QN (UNCONNECTED110));
  SDFFNHX1M \r1633_reg[14] (.CKN (rcc_clk), .D (r1633[14]), .SI
       (din[14]), .SE (n_655), .Q (r1633[14]), .QN (UNCONNECTED111));
  SDFFNHX1M \r1633_reg[15] (.CKN (rcc_clk), .D (r1633[15]), .SI
       (din[15]), .SE (n_23), .Q (r1633[15]), .QN (UNCONNECTED112));
  DFFRQX2M \state_reg[0] (.RN (n_75), .CK (clk), .D (n_996), .Q
       (state[0]));
  DFFRQX2M \state_reg[3] (.RN (n_75), .CK (clk), .D (n_1046), .Q
       (state[3]));
  SDFFNHX1M \upper770_dout_reg[0] (.CKN (rcc_clk), .D (r770[8]), .SI
       (din[8]), .SE (n_594), .Q (r770[8]), .QN (UNCONNECTED113));
  SDFFNHX1M \upper770_dout_reg[1] (.CKN (rcc_clk), .D (r770[9]), .SI
       (din[9]), .SE (n_594), .Q (r770[9]), .QN (UNCONNECTED114));
  SDFFNHX1M \upper770_dout_reg[2] (.CKN (rcc_clk), .D (r770[10]), .SI
       (din[10]), .SE (n_29), .Q (r770[10]), .QN (UNCONNECTED115));
  SDFFNHX1M \upper770_dout_reg[3] (.CKN (rcc_clk), .D (r770[11]), .SI
       (din[11]), .SE (n_594), .Q (r770[11]), .QN (UNCONNECTED116));
  SDFFNHX1M \upper770_dout_reg[4] (.CKN (rcc_clk), .D (r770[12]), .SI
       (din[12]), .SE (n_594), .Q (r770[12]), .QN (UNCONNECTED117));
  SDFFNHX1M \upper770_dout_reg[5] (.CKN (rcc_clk), .D (r770[13]), .SI
       (din[13]), .SE (n_594), .Q (r770[13]), .QN (UNCONNECTED118));
  SDFFNHX1M \upper770_dout_reg[6] (.CKN (rcc_clk), .D (r770[14]), .SI
       (din[14]), .SE (n_29), .Q (r770[14]), .QN (UNCONNECTED119));
  SDFFNHX1M \upper770_dout_reg[7] (.CKN (rcc_clk), .D (r770[15]), .SI
       (din[15]), .SE (n_594), .Q (r770[15]), .QN (UNCONNECTED120));
  SDFFNHX1M \upper1336_dout_reg[0] (.CKN (rcc_clk), .D (din[8]), .SI
       (r1336[8]), .SE (n_593), .Q (r1336[8]), .QN (UNCONNECTED121));
  SDFFNHX1M \upper1336_dout_reg[1] (.CKN (rcc_clk), .D (din[9]), .SI
       (r1336[9]), .SE (n_593), .Q (r1336[9]), .QN (UNCONNECTED122));
  SDFFNHX1M \upper1336_dout_reg[2] (.CKN (rcc_clk), .D (din[10]), .SI
       (r1336[10]), .SE (n_593), .Q (r1336[10]), .QN (UNCONNECTED123));
  SDFFNHX1M \upper1336_dout_reg[3] (.CKN (rcc_clk), .D (din[11]), .SI
       (r1336[11]), .SE (n_593), .Q (r1336[11]), .QN (UNCONNECTED124));
  SDFFNHX1M \upper1336_dout_reg[4] (.CKN (rcc_clk), .D (din[12]), .SI
       (r1336[12]), .SE (n_30), .Q (r1336[12]), .QN (UNCONNECTED125));
  SDFFNHX1M \upper1336_dout_reg[5] (.CKN (rcc_clk), .D (din[13]), .SI
       (r1336[13]), .SE (n_593), .Q (r1336[13]), .QN (UNCONNECTED126));
  SDFFNHX1M \upper1336_dout_reg[6] (.CKN (rcc_clk), .D (din[14]), .SI
       (r1336[14]), .SE (n_30), .Q (r1336[14]), .QN (UNCONNECTED127));
  SDFFNHX1M \upper1336_dout_reg[7] (.CKN (rcc_clk), .D (din[15]), .SI
       (r1336[15]), .SE (n_30), .Q (r1336[15]), .QN (UNCONNECTED128));
  OAI21X2M g51597__8780(.A0 (n_1101), .A1 (n_540), .B0 (n_1103), .Y
       (n_1104));
  AOI31X2M g51598__4296(.A0 (n_1102), .A1 (n_511), .A2 (n_117), .B0
       (n_1096), .Y (n_1103));
  NOR4X1M g51599__3772(.A (n_1099), .B (n_1049), .C (n_1026), .D
       (n_134), .Y (n_1102));
  AOI211X2M g51600__1474(.A0 (n_1086), .A1 (n_1044), .B0 (n_1100), .C0
       (n_1073), .Y (n_1101));
  AND4X2M g51601__4547(.A (n_1098), .B (n_1045), .C (n_1032), .D
       (n_1035), .Y (n_1100));
  AOI21X2M g51602__9682(.A0 (n_1097), .A1 (n_229), .B0 (n_347), .Y
       (n_1099));
  AOI221XLM g51603__2683(.A0 (n_466), .A1 (n_1095), .B0 (n_339), .B1
       (n_337), .C0 (n_276), .Y (n_1098));
  OAI21X2M g51604__1309(.A0 (n_1094), .A1 (n_137), .B0 (n_360), .Y
       (n_1097));
  OAI221X1M g51605__6877(.A0 (n_1069), .A1 (n_1048), .B0 (n_1092), .B1
       (n_266), .C0 (n_1091), .Y (n_1096));
  OAI2BB1X2M g51606__2900(.A0N (n_223), .A1N (n_1093), .B0 (n_151), .Y
       (n_1095));
  AOI21X2M g51608__2391(.A0 (n_1090), .A1 (n_332), .B0 (n_182), .Y
       (n_1094));
  OAI31X1M g51609__7675(.A0 (n_1088), .A1 (n_388), .A2 (n_163), .B0
       (n_227), .Y (n_1093));
  AOI31X2M g51610__7118(.A0 (n_1084), .A1 (n_511), .A2 (go), .B0
       (n_1068), .Y (n_1092));
  AOI2B1X1M g51611__8757(.A0 (gt), .A1N (n_286), .B0 (n_1087), .Y
       (n_1091));
  OAI21X2M g51612__1786(.A0 (n_1083), .A1 (n_238), .B0 (n_250), .Y
       (n_1090));
  OAI21X2M g51613__5953(.A0 (n_1040), .A1 (n_987), .B0 (n_1085), .Y
       (n_1089));
  AOI211X2M g51614__5703(.A0 (n_1082), .A1 (n_212), .B0 (n_136), .C0
       (n_211), .Y (n_1088));
  AOI221XLM g51615__7114(.A0 (n_14), .A1 (n_1043), .B0 (n_688), .B1
       (n_1079), .C0 (n_1054), .Y (n_1087));
  OAI211X2M g51616__5266(.A0 (n_1080), .A1 (n_403), .B0 (n_538), .C0
       (n_494), .Y (n_1086));
  OAI31X1M g51617__2250(.A0 (n_1078), .A1 (n_714), .A2 (n_281), .B0
       (n_987), .Y (n_1085));
  AOI31X2M g51618__6083(.A0 (n_1002), .A1 (n_602), .A2 (n_586), .B0
       (n_1081), .Y (n_1084));
  AOI21X2M g51619__2703(.A0 (n_1077), .A1 (n_402), .B0 (n_403), .Y
       (n_1083));
  OAI21X2M g51620__5795(.A0 (n_1076), .A1 (n_236), .B0 (n_150), .Y
       (n_1082));
  OAI31X1M g51621__7344(.A0 (n_1075), .A1 (n_1130), .A2 (n_323), .B0
       (n_1056), .Y (n_1081));
  AOI21X2M g51622__1840(.A0 (n_1072), .A1 (n_216), .B0 (n_238), .Y
       (n_1080));
  OAI31X1M g51623__5019(.A0 (n_1074), .A1 (n_674), .A2 (n_305), .B0
       (n_741), .Y (n_1079));
  AOI222X1M g51624__1857(.A0 (n_1071), .A1 (n_895), .B0 (high_mag[13]),
       .B1 (low_mag[15]), .C0 (low_mag[14]), .C1 (high_mag[12]), .Y
       (n_1078));
  OAI21X2M g51625__9906(.A0 (n_1070), .A1 (n_220), .B0 (n_216), .Y
       (n_1077));
  AOI31X2M g51626__8780(.A0 (n_1067), .A1 (n_315), .A2 (n_253), .B0
       (n_348), .Y (n_1076));
  OA21X2M g51627__4296(.A0 (n_1066), .A1 (n_414), .B0 (n_445), .Y
       (n_1075));
  AOI21X2M g51628__3772(.A0 (n_1065), .A1 (n_197), .B0 (n_258), .Y
       (n_1074));
  AOI21X2M g51629__1474(.A0 (n_1064), .A1 (n_771), .B0 (n_1061), .Y
       (n_1073));
  OAI21X2M g51630__4547(.A0 (n_3), .A1 (n_340), .B0 (n_402), .Y
       (n_1072));
  OAI2B11X2M g51631__9682(.A0 (high_mag[8]), .A1N (low_mag[10]), .B0
       (n_1063), .C0 (n_685), .Y (n_1071));
  AOI21X2M g51632__2683(.A0 (n_1058), .A1 (n_204), .B0 (n_340), .Y
       (n_1070));
  OAI33X2M g51633__1309(.A0 (n_992), .A1 (n_777), .A2 (n_314), .B0
       (n_1062), .B1 (n_697), .B2 (n_618), .Y (n_1069));
  OAI32X1M g51634__6877(.A0 (go), .A1 (state[1]), .A2 (n_34), .B0
       (n_1057), .B1 (n_1060), .Y (n_1068));
  OAI21X2M g51635__2900(.A0 (n_1055), .A1 (n_410), .B0 (n_517), .Y
       (n_1067));
  AOI31X2M g51636__2391(.A0 (n_1053), .A1 (n_239), .A2 (n_177), .B0
       (n_170), .Y (n_1066));
  OAI21X2M g51637__7675(.A0 (n_1050), .A1 (n_387), .B0 (n_518), .Y
       (n_1065));
  OAI211X2M g51639__7118(.A0 (n_293), .A1 (n_351), .B0 (n_1059), .C0
       (n_299), .Y (n_1064));
  OAI222X1M g51640__8757(.A0 (n_1034), .A1 (n_632), .B0 (n_429), .B1
       (n_144), .C0 (n_438), .C1 (n_144), .Y (n_1063));
  AOI211X2M g51641__1786(.A0 (n_1001), .A1 (n_201), .B0 (n_459), .C0
       (n_167), .Y (n_1062));
  OAI211X2M g51642__5953(.A0 (n_763), .A1 (n_12), .B0 (n_1051), .C0
       (n_269), .Y (n_1061));
  OAI221X1M g51645__5703(.A0 (n_998), .A1 (n_854), .B0 (n_965), .B1
       (n_853), .C0 (n_1039), .Y (n_1060));
  OAI21X2M g51646__7114(.A0 (n_1042), .A1 (n_260), .B0 (n_564), .Y
       (n_1059));
  OAI21X2M g51647__5266(.A0 (n_1027), .A1 (n_666), .B0 (n_726), .Y
       (n_1058));
  AOI211X2M g51648__2250(.A0 (n_1036), .A1 (n_240), .B0 (n_764), .C0
       (n_677), .Y (n_1057));
  AOI221XLM g51649__6083(.A0 (n_831), .A1 (n_673), .B0 (n_1021), .B1
       (n_715), .C0 (n_1017), .Y (n_1056));
  AOI21X2M g51650__2703(.A0 (n_1018), .A1 (n_164), .B0 (n_160), .Y
       (n_1055));
  NAND4BX1M g51651__5795(.AN (n_856), .B (n_945), .C (n_1029), .D
       (n_785), .Y (n_1054));
  OAI211X2M g51652__7344(.A0 (n_447), .A1 (n_171), .B0 (n_1028), .C0
       (n_392), .Y (n_1053));
  OAI31X1M g51653__1840(.A0 (n_533), .A1 (n_439), .A2 (n_33), .B0
       (n_1037), .Y (n_1052));
  NOR4BX1M g51654__5019(.AN (n_955), .B (n_991), .C (n_990), .D
       (n_935), .Y (n_1051));
  AOI21X2M g51656__1857(.A0 (n_993), .A1 (n_219), .B0 (n_135), .Y
       (n_1050));
  NAND3X2M g51657__9906(.A (n_953), .B (n_929), .C (n_1031), .Y
       (n_1049));
  NAND4X2M g51658__8780(.A (n_963), .B (n_966), .C (n_1030), .D
       (n_950), .Y (n_1048));
  OAI31X1M g51659__4296(.A0 (n_942), .A1 (n_794), .A2 (n_386), .B0
       (n_204), .Y (n_1047));
  OAI32X1M g51660__3772(.A0 (n_768), .A1 (n_510), .A2 (n_33), .B0
       (n_1015), .B1 (n_132), .Y (n_1046));
  AOI31X2M g51661__1474(.A0 (n_734), .A1 (n_725), .A2 (n_672), .B0
       (n_1041), .Y (n_1045));
  AOI211X2M g51662__4547(.A0 (n_949), .A1 (n_840), .B0 (n_1000), .C0
       (n_1033), .Y (n_1044));
  OAI211X2M g51663__9682(.A0 (n_989), .A1 (n_167), .B0 (n_463), .C0
       (n_201), .Y (n_1043));
  AOI31X2M g51682__2683(.A0 (n_890), .A1 (n_923), .A2 (n_190), .B0
       (n_397), .Y (n_1042));
  OAI221X1M g51683__1309(.A0 (n_941), .A1 (n_396), .B0 (n_877), .B1
       (n_385), .C0 (n_944), .Y (n_1041));
  AOI222X1M g51684__6877(.A0 (n_961), .A1 (n_750), .B0 (n_834), .B1
       (n_612), .C0 (low_mag[13]), .C1 (n_491), .Y (n_1040));
  AOI211X2M g51685__2900(.A0 (n_852), .A1 (n_759), .B0 (n_1019), .C0
       (n_540), .Y (n_1039));
  OAI21X2M g51686__2391(.A0 (n_876), .A1 (n_395), .B0 (n_1016), .Y
       (n_1038));
  OAI21X2M g51687__7675(.A0 (n_969), .A1 (n_132), .B0 (n_724), .Y
       (n_1037));
  OAI2BB1X2M g51688__7118(.A0N (n_823), .A1N (n_952), .B0 (n_378), .Y
       (n_1036));
  AOI31X2M g51689__8757(.A0 (n_940), .A1 (n_948), .A2 (n_190), .B0
       (n_118), .Y (n_1035));
  AOI2B1X1M g51690__1786(.A0 (high_mag[4]), .A1N (low_mag[6]), .B0
       (n_999), .Y (n_1034));
  NAND3X2M g51691__5953(.A (n_997), .B (n_782), .C (n_116), .Y
       (n_1033));
  OAI211X2M g51692__5703(.A0 (n_951), .A1 (n_784), .B0 (n_770), .C0
       (n_672), .Y (n_1032));
  NAND4X2M g51693__7114(.A (n_988), .B (n_766), .C (n_535), .D (n_476),
       .Y (n_1031));
  OAI211X2M g51694__5266(.A0 (n_946), .A1 (n_849), .B0 (n_736), .C0
       (n_392), .Y (n_1030));
  AOI31X2M g51695__2250(.A0 (n_962), .A1 (n_667), .A2 (n_679), .B0
       (n_956), .Y (n_1029));
  OAI211X2M g51696__6083(.A0 (n_985), .A1 (n_284), .B0 (n_467), .C0
       (n_454), .Y (n_1028));
  AOI21X2M g51697__2703(.A0 (n_968), .A1 (n_365), .B0 (n_336), .Y
       (n_1027));
  AOI211X2M g51698__5795(.A0 (n_954), .A1 (n_783), .B0 (n_734), .C0
       (n_671), .Y (n_1026));
  OAI211X2M g51701__7344(.A0 (n_876), .A1 (n_507), .B0 (n_921), .C0
       (n_860), .Y (n_1025));
  OAI2B11X2M g51702__1840(.A0 (n_939), .A1N (high_mag[2]), .B0 (n_818),
       .C0 (n_817), .Y (n_1024));
  OAI2B11X2M g51703__5019(.A0 (n_939), .A1N (high_mag[1]), .B0 (n_820),
       .C0 (n_819), .Y (n_1023));
  OAI2B11X2M g51704__1857(.A0 (n_939), .A1N (high_mag[0]), .B0 (n_822),
       .C0 (n_821), .Y (n_1022));
  OAI222X1M g51705__9906(.A0 (n_898), .A1 (n_699), .B0 (n_550), .B1
       (n_522), .C0 (n_443), .C1 (n_287), .Y (n_1021));
  OAI2B11X2M g51706__8780(.A0 (n_939), .A1N (high_mag[3]), .B0 (n_816),
       .C0 (n_815), .Y (n_1020));
  OAI221X1M g51707__4296(.A0 (n_703), .A1 (n_668), .B0 (n_764), .B1
       (n_828), .C0 (n_958), .Y (n_1019));
  OAI21X2M g51708__3772(.A0 (n_896), .A1 (n_184), .B0 (n_202), .Y
       (n_1018));
  OAI211X2M g51709__1474(.A0 (n_830), .A1 (n_688), .B0 (n_938), .C0
       (n_829), .Y (n_1017));
  AOI221XLM g51710__4547(.A0 (n_875), .A1 (n_767), .B0 (out_p1[1]), .B1
       (n_729), .C0 (n_847), .Y (n_1016));
  NOR2BX2M g51711__9682(.AN (n_768), .B (n_969), .Y (n_1015));
  OAI2B11X2M g51728__2683(.A0 (n_939), .A1N (high_mag[4]), .B0 (n_814),
       .C0 (n_813), .Y (n_1014));
  OAI2B11X2M g51729__1309(.A0 (n_939), .A1N (high_mag[5]), .B0 (n_812),
       .C0 (n_811), .Y (n_1013));
  OAI2B11X2M g51730__6877(.A0 (n_939), .A1N (high_mag[6]), .B0 (n_810),
       .C0 (n_809), .Y (n_1012));
  OAI2B11X2M g51731__2900(.A0 (n_939), .A1N (high_mag[7]), .B0 (n_808),
       .C0 (n_807), .Y (n_1011));
  OAI2B11X2M g51732__2391(.A0 (n_939), .A1N (high_mag[8]), .B0 (n_805),
       .C0 (n_806), .Y (n_1010));
  OAI2B11X2M g51733__7675(.A0 (n_939), .A1N (high_mag[9]), .B0 (n_804),
       .C0 (n_803), .Y (n_1009));
  OAI2B11X2M g51734__7118(.A0 (n_939), .A1N (high_mag[10]), .B0
       (n_802), .C0 (n_801), .Y (n_1008));
  OAI2B11X2M g51735__8757(.A0 (n_16), .A1N (high_mag[11]), .B0 (n_800),
       .C0 (n_799), .Y (n_1007));
  OAI211X2M g51736__1786(.A0 (n_16), .A1 (high_mag[12]), .B0 (n_798),
       .C0 (n_797), .Y (n_1006));
  OAI211X2M g51737__5953(.A0 (n_16), .A1 (high_mag[13]), .B0 (n_796),
       .C0 (n_795), .Y (n_1005));
  OAI2B11X2M g51738__5703(.A0 (n_939), .A1N (high_mag[14]), .B0
       (n_793), .C0 (n_792), .Y (n_1004));
  OAI2B11X2M g51739__7114(.A0 (n_939), .A1N (high_mag[15]), .B0
       (n_791), .C0 (n_790), .Y (n_1003));
  OAI31X1M g51740__5266(.A0 (n_922), .A1 (n_587), .A2 (n_606), .B0
       (n_825), .Y (n_1002));
  OAI21X2M g51741__2250(.A0 (n_455), .A1 (n_401), .B0 (n_964), .Y
       (n_1001));
  OAI221X1M g51742__6083(.A0 (n_780), .A1 (n_735), .B0 (n_710), .B1
       (n_600), .C0 (n_957), .Y (n_1000));
  AOI2B1X1M g51743__2703(.A0 (low_mag[6]), .A1N (high_mag[4]), .B0
       (n_967), .Y (n_999));
  AOI2BB1X2M g51744__5795(.A0N (n_539), .A1N (n_159), .B0 (n_959), .Y
       (n_998));
  NAND3X2M g51745__7344(.A (n_947), .B (n_730), .C (n_737), .Y (n_997));
  AOI2B1X1M g51746__1840(.A0 (n_119), .A1N (go), .B0 (n_970), .Y
       (n_996));
  OAI211X2M g51747__5019(.A0 (n_876), .A1 (n_274), .B0 (n_870), .C0
       (n_924), .Y (n_995));
  OAI31X1M g51748__1857(.A0 (n_758), .A1 (n_295), .A2 (high[1]), .B0
       (n_943), .Y (n_994));
  OAI21X2M g51749__9906(.A0 (n_926), .A1 (n_166), .B0 (n_381), .Y
       (n_993));
  AOI2BB2XLM g51750__8780(.A0N (n_478), .A1N (n_355), .B0 (n_897), .B1
       (n_539), .Y (n_992));
  AOI211X2M g51751__4296(.A0 (n_889), .A1 (n_824), .B0 (n_601), .C0
       (n_675), .Y (n_991));
  AOI211X2M g51752__3772(.A0 (n_927), .A1 (n_826), .B0 (n_762), .C0
       (n_678), .Y (n_990));
  AOI2BB2XLM g51753__1474(.A0N (n_482), .A1N (n_307), .B0 (n_894), .B1
       (n_455), .Y (n_989));
  OAI22X1M g51754__4547(.A0 (n_928), .A1 (n_5), .B0 (n_700), .B1
       (n_619), .Y (n_988));
  OAI221X1M g51755__9682(.A0 (n_18), .A1 (n_62), .B0 (n_656), .B1
       (n_106), .C0 (n_916), .Y (n_986));
  AOI21X2M g51756__2683(.A0 (n_863), .A1 (n_416), .B0 (n_237), .Y
       (n_985));
  OAI221X1M g51757__1309(.A0 (n_18), .A1 (n_67), .B0 (n_656), .B1
       (n_65), .C0 (n_915), .Y (n_984));
  OAI221X1M g51758__6877(.A0 (n_659), .A1 (n_74), .B0 (n_656), .B1
       (n_99), .C0 (n_914), .Y (n_983));
  OAI221X1M g51759__2900(.A0 (n_659), .A1 (n_93), .B0 (n_656), .B1
       (n_102), .C0 (n_913), .Y (n_982));
  OAI221X1M g51760__2391(.A0 (n_659), .A1 (n_81), .B0 (n_656), .B1
       (n_57), .C0 (n_917), .Y (n_981));
  OAI221X1M g51762__7675(.A0 (n_659), .A1 (n_76), .B0 (n_31), .B1
       (n_51), .C0 (n_903), .Y (n_980));
  OAI221X1M g51763__7118(.A0 (n_659), .A1 (n_91), .B0 (n_31), .B1
       (n_89), .C0 (n_904), .Y (n_979));
  OAI221X1M g51764__8757(.A0 (n_659), .A1 (n_94), .B0 (n_31), .B1
       (n_60), .C0 (n_905), .Y (n_978));
  OAI221X1M g51765__1786(.A0 (n_659), .A1 (n_59), .B0 (n_656), .B1
       (n_72), .C0 (n_906), .Y (n_977));
  OAI221X1M g51766__5953(.A0 (n_659), .A1 (n_80), .B0 (n_656), .B1
       (n_88), .C0 (n_907), .Y (n_976));
  OAI221X1M g51767__5703(.A0 (n_659), .A1 (n_98), .B0 (n_656), .B1
       (n_69), .C0 (n_908), .Y (n_975));
  OAI221X1M g51768__7114(.A0 (n_659), .A1 (n_83), .B0 (n_656), .B1
       (n_90), .C0 (n_909), .Y (n_974));
  OAI221X1M g51769__5266(.A0 (n_659), .A1 (n_87), .B0 (n_656), .B1
       (n_71), .C0 (n_910), .Y (n_973));
  OAI221X1M g51770__2250(.A0 (n_18), .A1 (n_66), .B0 (n_656), .B1
       (n_92), .C0 (n_911), .Y (n_972));
  OAI221X1M g51771__6083(.A0 (n_18), .A1 (n_54), .B0 (n_656), .B1
       (n_84), .C0 (n_912), .Y (n_971));
  NAND4X2M g51772__2703(.A (n_919), .B (n_746), .C (n_8), .D (n_628),
       .Y (n_987));
  INVX2M g51782(.A (n_960), .Y (n_970));
  OAI211X2M g51783__5795(.A0 (n_845), .A1 (n_353), .B0 (n_316), .C0
       (n_371), .Y (n_968));
  AOI2B1X1M g51784__7344(.A0 (high_mag[3]), .A1N (low_mag[5]), .B0
       (n_931), .Y (n_967));
  AOI32X1M g51785__1840(.A0 (n_760), .A1 (n_640), .A2 (n_408), .B0
       (n_871), .B1 (n_1130), .Y (n_966));
  AOI221XLM g51786__5019(.A0 (n_773), .A1 (n_844), .B0 (n_185), .B1
       (n_687), .C0 (n_738), .Y (n_965));
  OAI21X2M g51787__1857(.A0 (n_850), .A1 (n_374), .B0 (n_482), .Y
       (n_964));
  NOR2X2M g51788__9906(.A (n_11), .B (n_932), .Y (n_963));
  OAI221X1M g51789__8780(.A0 (n_561), .A1 (n_529), .B0 (n_515), .B1
       (n_129), .C0 (n_920), .Y (n_962));
  OAI221X1M g51790__4296(.A0 (n_861), .A1 (n_631), .B0 (n_695), .B1
       (n_456), .C0 (n_579), .Y (n_961));
  OAI31X1M g51791__3772(.A0 (n_776), .A1 (n_510), .A2 (n_117), .B0
       (n_266), .Y (n_960));
  AOI221XLM g51792__1474(.A0 (n_603), .A1 (n_787), .B0 (n_394), .B1
       (n_516), .C0 (n_642), .Y (n_959));
  AOI21X2M g51793__4547(.A0 (n_841), .A1 (n_765), .B0 (n_937), .Y
       (n_958));
  AOI31X2M g51794__9682(.A0 (n_730), .A1 (n_704), .A2 (n_675), .B0
       (n_786), .Y (n_957));
  OAI211X2M g51795__2683(.A0 (n_867), .A1 (n_602), .B0 (n_511), .C0
       (n_269), .Y (n_956));
  AOI31X2M g51796__1309(.A0 (n_761), .A1 (n_739), .A2 (n_141), .B0
       (n_893), .Y (n_955));
  OAI211X2M g51797__6877(.A0 (n_859), .A1 (n_191), .B0 (n_554), .C0
       (n_441), .Y (n_954));
  AOI211X2M g51798__2900(.A0 (n_762), .A1 (n_756), .B0 (n_899), .C0
       (n_858), .Y (n_953));
  OAI211X2M g51799__2391(.A0 (n_846), .A1 (n_168), .B0 (n_4), .C0
       (n_443), .Y (n_952));
  AOI21X2M g51800__7675(.A0 (n_843), .A1 (n_186), .B0 (n_744), .Y
       (n_951));
  OA21X2M g51801__7118(.A0 (n_781), .A1 (n_618), .B0 (n_933), .Y
       (n_950));
  OAI2B11X2M g51802__8757(.A0 (n_691), .A1N (n_184), .B0 (n_892), .C0
       (n_698), .Y (n_949));
  OAI22X1M g51803__1786(.A0 (n_851), .A1 (n_778), .B0 (n_865), .B1
       (n_707), .Y (n_948));
  OAI22X1M g51804__5953(.A0 (n_864), .A1 (n_590), .B0 (n_709), .B1
       (n_610), .Y (n_947));
  AOI21X2M g51805__5703(.A0 (n_848), .A1 (n_609), .B0 (n_573), .Y
       (n_946));
  AOI33X2M g51806__7114(.A0 (n_833), .A1 (n_667), .A2 (n_312), .B0
       (n_747), .B1 (n_616), .B2 (n_252), .Y (n_945));
  AOI222X1M g51807__5266(.A0 (n_763), .A1 (n_559), .B0 (n_772), .B1
       (n_743), .C0 (n_671), .C1 (n_749), .Y (n_944));
  AOI22X1M g51808__2250(.A0 (n_767), .A1 (n_874), .B0 (n_729), .B1
       (out_p1[3]), .Y (n_943));
  AOI211X2M g51809__6083(.A0 (n_789), .A1 (n_316), .B0 (n_666), .C0
       (n_366), .Y (n_942));
  NOR4X1M g51810__2703(.A (n_873), .B (n_832), .C (n_436), .D (n_418),
       .Y (n_969));
  INVX1M g51906(.A (n_940), .Y (n_941));
  AOI31X2M g51907__5795(.A0 (n_764), .A1 (n_6), .A2 (n_259), .B0
       (n_842), .Y (n_938));
  OAI22X1M g51908__7344(.A0 (n_701), .A1 (n_670), .B0 (n_702), .B1
       (n_667), .Y (n_937));
  OAI2BB2X1M g51910__1840(.A0N (low[1]), .A1N (n_733), .B0 (n_509), .B1
       (state[2]), .Y (n_936));
  OAI32X1M g51911__5019(.A0 (n_730), .A1 (n_641), .A2 (n_130), .B0
       (n_766), .B1 (n_9), .Y (n_935));
  OAI2BB2X1M g51912__1857(.A0N (out_p1[6]), .A1N (n_729), .B0 (n_596),
       .B1 (n_395), .Y (n_934));
  AOI221XLM g51913__9906(.A0 (n_591), .A1 (n_542), .B0 (n_153), .B1
       (n_404), .C0 (n_712), .Y (n_933));
  OAI2B2X1M g51914__8780(.A0 (n_239), .A1N (n_736), .B0 (n_696), .B1
       (n_673), .Y (n_932));
  AOI221XLM g51916__4296(.A0 (low_mag[4]), .A1 (n_581), .B0
       (low_mag[5]), .B1 (n_41), .C0 (n_742), .Y (n_931));
  OAI2B11X2M g51917__3772(.A0 (n_732), .A1N (low[0]), .B0 (n_657), .C0
       (n_656), .Y (n_930));
  NAND4X2M g51918__1474(.A (n_766), .B (n_866), .C (n_678), .D (n_398),
       .Y (n_929));
  AOI221XLM g51919__4547(.A0 (n_751), .A1 (n_462), .B0 (n_233), .B1
       (n_303), .C0 (n_338), .Y (n_928));
  OAI211X2M g51920__9682(.A0 (n_711), .A1 (n_461), .B0 (n_665), .C0
       (n_495), .Y (n_927));
  NOR4X1M g51921__2683(.A (n_868), .B (n_769), .C (n_690), .D (n_606),
       .Y (n_926));
  OAI2BB1X2M g51922__1309(.A0N (out_p1[4]), .A1N (n_729), .B0 (n_857),
       .Y (n_925));
  AOI32X1M g51923__6877(.A0 (n_597), .A1 (n_294), .A2 (high[1]), .B0
       (n_729), .B1 (out_p1[0]), .Y (n_924));
  OAI211X2M g51924__2900(.A0 (n_721), .A1 (n_342), .B0 (n_598), .C0
       (n_428), .Y (n_923));
  AOI2BB2XLM g51925__2391(.A0N (n_769), .A1N (n_754), .B0 (n_76), .B1
       (r852[0]), .Y (n_922));
  AOI22X1M g51926__7675(.A0 (n_775), .A1 (n_433), .B0 (n_729), .B1
       (out_p1[2]), .Y (n_921));
  OAI2BB1X2M g51927__7118(.A0N (n_773), .A1N (n_720), .B0 (n_557), .Y
       (n_920));
  OR4X1M g51928__8757(.A (n_862), .B (n_689), .C (high_mag[8]), .D
       (high_mag[9]), .Y (n_919));
  OAI2BB1X2M g51929__1786(.A0N (low[2]), .A1N (n_733), .B0 (n_663), .Y
       (n_918));
  AOI222X1M g51930__5953(.A0 (n_757), .A1 (low_mag[15]), .B0 (n_660),
       .B1 (r852[15]), .C0 (r941[15]), .C1 (n_658), .Y (n_917));
  AOI222X1M g51931__5703(.A0 (n_757), .A1 (low_mag[14]), .B0 (n_660),
       .B1 (r852[14]), .C0 (r941[14]), .C1 (n_32), .Y (n_916));
  AOI222X1M g51932__7114(.A0 (n_17), .A1 (low_mag[13]), .B0 (n_660),
       .B1 (r852[13]), .C0 (r941[13]), .C1 (n_658), .Y (n_915));
  AOI222X1M g51933__5266(.A0 (n_757), .A1 (low_mag[12]), .B0 (n_22),
       .B1 (r852[12]), .C0 (r941[12]), .C1 (n_658), .Y (n_914));
  AOI222X1M g51934__2250(.A0 (n_757), .A1 (low_mag[11]), .B0 (n_660),
       .B1 (r852[11]), .C0 (r941[11]), .C1 (n_658), .Y (n_913));
  AOI222X1M g51935__6083(.A0 (n_757), .A1 (low_mag[10]), .B0 (n_22),
       .B1 (r852[10]), .C0 (r941[10]), .C1 (n_658), .Y (n_912));
  AOI222X1M g51936__2703(.A0 (n_757), .A1 (low_mag[9]), .B0 (n_660),
       .B1 (r852[9]), .C0 (r941[9]), .C1 (n_658), .Y (n_911));
  AOI222X1M g51937__5795(.A0 (n_17), .A1 (low_mag[8]), .B0 (n_660), .B1
       (r852[8]), .C0 (r941[8]), .C1 (n_658), .Y (n_910));
  AOI222X1M g51938__7344(.A0 (n_17), .A1 (low_mag[7]), .B0 (n_22), .B1
       (r852[7]), .C0 (r941[7]), .C1 (n_658), .Y (n_909));
  AOI222X1M g51939__1840(.A0 (n_757), .A1 (low_mag[6]), .B0 (n_660),
       .B1 (r852[6]), .C0 (r941[6]), .C1 (n_658), .Y (n_908));
  AOI222X1M g51940__5019(.A0 (n_757), .A1 (low_mag[5]), .B0 (n_660),
       .B1 (r852[5]), .C0 (r941[5]), .C1 (n_658), .Y (n_907));
  AOI222X1M g51941__1857(.A0 (n_757), .A1 (low_mag[4]), .B0 (n_22), .B1
       (r852[4]), .C0 (r941[4]), .C1 (n_658), .Y (n_906));
  AOI222X1M g51942__9906(.A0 (n_757), .A1 (low_mag[3]), .B0 (n_660),
       .B1 (r852[3]), .C0 (r941[3]), .C1 (n_658), .Y (n_905));
  AOI222X1M g51943__8780(.A0 (n_757), .A1 (low_mag[2]), .B0 (n_660),
       .B1 (r852[2]), .C0 (r941[2]), .C1 (n_658), .Y (n_904));
  AOI222X1M g51944__4296(.A0 (n_757), .A1 (low_mag[1]), .B0 (n_660),
       .B1 (r852[1]), .C0 (r941[1]), .C1 (n_658), .Y (n_903));
  AOI222X1M g51945__3772(.A0 (n_660), .A1 (r852[0]), .B0 (n_32), .B1
       (r941[0]), .C0 (low_mag[0]), .C1 (n_17), .Y (n_902));
  OAI2B1X2M g51946__1474(.A0 (n_731), .A1N (high[2]), .B0 (n_663), .Y
       (n_901));
  OAI2B1X2M g51947__4547(.A0 (n_731), .A1N (high[0]), .B0 (n_881), .Y
       (n_900));
  AOI211X2M g51948__9682(.A0 (n_617), .A1 (n_639), .B0 (n_770), .C0
       (n_671), .Y (n_899));
  AOI21X2M g51949__2683(.A0 (n_752), .A1 (n_156), .B0 (n_196), .Y
       (n_898));
  NAND2BX2M g51950__1309(.AN (n_827), .B (n_723), .Y (n_897));
  AOI31X2M g51951__6877(.A0 (n_448), .A1 (n_256), .A2 (n_262), .B0
       (n_879), .Y (n_896));
  AOI221XLM g51952__2900(.A0 (n_367), .A1 (n_580), .B0 (n_45), .B1
       (high_mag[11]), .C0 (n_719), .Y (n_895));
  OAI21X2M g51953__2391(.A0 (n_745), .A1 (n_374), .B0 (n_363), .Y
       (n_894));
  NOR4BX1M g51954__7675(.AN (n_644), .B (n_737), .C (n_601), .D
       (n_187), .Y (n_893));
  NAND4BX1M g51955__7118(.AN (n_691), .B (n_878), .C (n_202), .D
       (n_566), .Y (n_892));
  OAI2BB1X2M g51956__8757(.A0N (out_p1[5]), .A1N (n_729), .B0 (n_596),
       .Y (n_891));
  AOI221XLM g51957__1786(.A0 (r1633[4]), .A1 (n_778), .B0 (n_296), .B1
       (n_442), .C0 (n_552), .Y (n_890));
  NAND4X2M g51958__5953(.A (n_779), .B (n_599), .C (n_589), .D (n_154),
       .Y (n_889));
  NOR2X2M g51959__5703(.A (n_877), .B (n_260), .Y (n_940));
  OR3X2M g52001__7114(.A (n_880), .B (n_49), .C (n_48), .Y (n_939));
  INVX1M g52002(.A (n_872), .Y (n_888));
  INVX1M g52003(.A (n_869), .Y (n_887));
  INVX1M g52004(.A (n_855), .Y (n_886));
  INVX1M g52005(.A (n_839), .Y (n_885));
  INVX1M g52006(.A (n_838), .Y (n_884));
  INVX1M g52007(.A (n_837), .Y (n_883));
  INVX1M g52008(.A (n_836), .Y (n_882));
  INVX1M g52009(.A (n_880), .Y (n_881));
  INVX1M g52010(.A (n_878), .Y (n_879));
  ADDHX1M g52011__5266(.A (low[1]), .B (n_506), .S (n_875), .CO
       (n_874));
  AOI21X2M g52012__2250(.A0 (out_p1[6]), .A1 (out_p2[6]), .B0 (n_708),
       .Y (n_873));
  AOI221XLM g52013__6083(.A0 (out_p1[5]), .A1 (n_662), .B0 (out_p2[5]),
       .B1 (n_505), .C0 (n_664), .Y (n_872));
  OAI21X2M g52014__2703(.A0 (n_648), .A1 (n_290), .B0 (n_142), .Y
       (n_871));
  NAND2X2M g52015__5795(.A (n_767), .B (n_274), .Y (n_870));
  AOI221XLM g52016__7344(.A0 (out_p1[4]), .A1 (n_662), .B0 (out_p2[4]),
       .B1 (n_505), .C0 (n_664), .Y (n_869));
  AOI21X2M g52017__1840(.A0 (n_681), .A1 (n_645), .B0 (r852[0]), .Y
       (n_868));
  AOI2BB1X2M g52019__5019(.A0N (n_7), .A1N (n_133), .B0 (n_152), .Y
       (n_867));
  OAI21X2M g52020__1857(.A0 (n_630), .A1 (n_180), .B0 (n_141), .Y
       (n_866));
  AOI21X2M g52021__9906(.A0 (n_553), .A1 (n_390), .B0 (n_409), .Y
       (n_865));
  AND2X2M g52022__8780(.A (n_779), .B (n_649), .Y (n_864));
  OAI21X2M g52023__4296(.A0 (n_622), .A1 (n_627), .B0 (n_609), .Y
       (n_863));
  AOI211X2M g52024__3772(.A0 (n_629), .A1 (n_384), .B0 (low_mag[6]),
       .C0 (low_mag[7]), .Y (n_862));
  AOI222X1M g52025__1474(.A0 (n_578), .A1 (n_638), .B0 (n_489), .B1
       (low_mag[3]), .C0 (low_mag[2]), .C1 (n_375), .Y (n_861));
  NAND4BX1M g52026__4547(.AN (n_758), .B (n_507), .C (low[1]), .D
       (high[0]), .Y (n_860));
  AOI31X2M g52027__9682(.A0 (n_625), .A1 (n_423), .A2 (n_264), .B0
       (n_352), .Y (n_859));
  AOI211X2M g52028__2683(.A0 (n_450), .A1 (n_480), .B0 (n_672), .C0
       (n_148), .Y (n_858));
  AOI2BB1X2M g52029__1309(.A0N (n_596), .A1N (n_274), .B0 (n_775), .Y
       (n_857));
  AOI211X2M g52030__6877(.A0 (n_472), .A1 (n_497), .B0 (n_765), .C0
       (n_357), .Y (n_856));
  AOI221XLM g52031__2900(.A0 (out_p1[6]), .A1 (n_662), .B0 (out_p2[6]),
       .B1 (n_505), .C0 (n_664), .Y (n_855));
  NAND4X2M g52032__2391(.A (n_759), .B (n_537), .C (n_147), .D (n_248),
       .Y (n_854));
  NAND4X2M g52033__7675(.A (n_765), .B (n_2), .C (n_298), .D (n_362),
       .Y (n_853));
  AOI211X2M g52034__7118(.A0 (n_514), .A1 (n_246), .B0 (n_705), .C0
       (n_175), .Y (n_852));
  OAI2B11X2M g52035__8757(.A0 (n_283), .A1N (n_442), .B0 (n_755), .C0
       (n_140), .Y (n_851));
  AOI21BX2M g52036__1786(.A0 (n_483), .A1 (n_634), .B0N (n_363), .Y
       (n_850));
  OAI21X2M g52037__5953(.A0 (n_467), .A1 (n_205), .B0 (n_722), .Y
       (n_849));
  OAI21X2M g52038__5703(.A0 (n_577), .A1 (n_124), .B0 (n_470), .Y
       (n_848));
  AOI21X2M g52039__7114(.A0 (n_234), .A1 (n_295), .B0 (n_758), .Y
       (n_847));
  AOI31X2M g52040__5266(.A0 (n_646), .A1 (n_156), .A2 (n_123), .B0
       (n_345), .Y (n_846));
  AOI31X2M g52041__2250(.A0 (n_555), .A1 (n_322), .A2 (n_264), .B0
       (n_346), .Y (n_845));
  NOR3BX2M g52042__6083(.AN (n_687), .B (n_706), .C (n_188), .Y
       (n_844));
  OAI21X2M g52043__2703(.A0 (n_635), .A1 (n_571), .B0 (n_320), .Y
       (n_843));
  AOI211X2M g52044__5795(.A0 (n_531), .A1 (n_277), .B0 (n_716), .C0
       (n_669), .Y (n_842));
  AOI211X2M g52045__7344(.A0 (n_543), .A1 (n_501), .B0 (n_679), .C0
       (n_412), .Y (n_841));
  NOR4BX1M g52046__1840(.AN (n_150), .B (n_735), .C (n_136), .D
       (n_348), .Y (n_840));
  AOI221XLM g52047__5019(.A0 (out_p1[0]), .A1 (n_662), .B0 (out_p2[0]),
       .B1 (n_505), .C0 (n_664), .Y (n_839));
  AOI221XLM g52048__1857(.A0 (out_p1[1]), .A1 (n_662), .B0 (out_p2[1]),
       .B1 (n_505), .C0 (n_664), .Y (n_838));
  AOI221XLM g52049__9906(.A0 (out_p1[2]), .A1 (n_662), .B0 (out_p2[2]),
       .B1 (n_505), .C0 (n_664), .Y (n_837));
  AOI221XLM g52050__8780(.A0 (out_p1[3]), .A1 (n_662), .B0 (out_p2[3]),
       .B1 (n_505), .C0 (n_664), .Y (n_836));
  NOR2BX2M g52053__4296(.AN (n_774), .B (state[0]), .Y (n_880));
  AOI211X2M g52058__3772(.A0 (n_195), .A1 (r1200[3]), .B0 (n_588), .C0
       (n_565), .Y (n_878));
  AND4X2M g52062__1474(.A (n_776), .B (n_42), .C (n_33), .D (n_75), .Y
       (n_835));
  NAND3X2M g52063__4547(.A (n_763), .B (n_299), .C (n_351), .Y (n_877));
  OR2X2M g52064__9682(.A (n_758), .B (low[1]), .Y (n_876));
  INVX2M g52067(.A (n_788), .Y (n_834));
  OAI21X2M g52068__2683(.A0 (n_551), .A1 (n_251), .B0 (n_2), .Y
       (n_833));
  NAND4X2M g52069__1309(.A (n_643), .B (n_437), .C (n_431), .D (n_435),
       .Y (n_832));
  AO21XLM g52070__6877(.A0 (n_556), .A1 (n_142), .B0 (n_290), .Y
       (n_831));
  AOI2B1X1M g52071__2900(.A0 (n_548), .A1N (n_152), .B0 (n_133), .Y
       (n_830));
  OAI211X2M g52072__2391(.A0 (n_674), .A1 (n_496), .B0 (n_607), .C0
       (n_602), .Y (n_829));
  AOI21X2M g52073__7675(.A0 (n_575), .A1 (n_277), .B0 (n_308), .Y
       (n_828));
  AOI31X2M g52074__7118(.A0 (n_420), .A1 (n_626), .A2 (n_271), .B0
       (n_748), .Y (n_827));
  AOI221XLM g52075__8757(.A0 (n_304), .A1 (n_665), .B0 (n_288), .B1
       (n_460), .C0 (n_619), .Y (n_826));
  AOI21X2M g52076__1786(.A0 (n_560), .A1 (n_518), .B0 (n_576), .Y
       (n_825));
  AOI221XLM g52077__5953(.A0 (n_350), .A1 (n_599), .B0 (n_300), .B1
       (n_473), .C0 (n_610), .Y (n_824));
  AOI221XLM g52078__5703(.A0 (n_547), .A1 (n_443), .B0 (n_389), .B1
       (n_324), .C0 (n_287), .Y (n_823));
  AOI22X1M g52079__7114(.A0 (n_48), .A1 (r1200[0]), .B0 (n_49), .B1
       (r1477[0]), .Y (n_822));
  AOI22X1M g52080__5266(.A0 (n_595), .A1 (r1633[0]), .B0 (n_19), .B1
       (r1336[0]), .Y (n_821));
  AOI22X1M g52081__2250(.A0 (n_48), .A1 (r1200[1]), .B0 (n_20), .B1
       (r1477[1]), .Y (n_820));
  AOI22X1M g52082__6083(.A0 (n_595), .A1 (r1633[1]), .B0 (n_661), .B1
       (r1336[1]), .Y (n_819));
  AOI22X1M g52083__2703(.A0 (n_21), .A1 (r1200[2]), .B0 (n_20), .B1
       (r1477[2]), .Y (n_818));
  AOI22X1M g52084__5795(.A0 (n_595), .A1 (r1633[2]), .B0 (n_661), .B1
       (r1336[2]), .Y (n_817));
  AOI22X1M g52085__7344(.A0 (n_21), .A1 (r1200[3]), .B0 (n_49), .B1
       (r1477[3]), .Y (n_816));
  AOI22X1M g52086__1840(.A0 (n_28), .A1 (r1633[3]), .B0 (n_19), .B1
       (r1336[3]), .Y (n_815));
  AOI22X1M g52087__5019(.A0 (n_48), .A1 (r1200[4]), .B0 (n_49), .B1
       (r1477[4]), .Y (n_814));
  AOI22X1M g52088__1857(.A0 (n_595), .A1 (r1633[4]), .B0 (n_661), .B1
       (r1336[4]), .Y (n_813));
  AOI22X1M g52089__9906(.A0 (n_21), .A1 (r1200[5]), .B0 (n_49), .B1
       (r1477[5]), .Y (n_812));
  AOI22X1M g52090__8780(.A0 (n_595), .A1 (r1633[5]), .B0 (n_661), .B1
       (r1336[5]), .Y (n_811));
  AOI22X1M g52091__4296(.A0 (n_48), .A1 (r1200[6]), .B0 (n_49), .B1
       (r1477[6]), .Y (n_810));
  AOI22X1M g52092__3772(.A0 (n_595), .A1 (r1633[6]), .B0 (n_661), .B1
       (r1336[6]), .Y (n_809));
  AOI22X1M g52093__1474(.A0 (n_21), .A1 (r1200[7]), .B0 (n_49), .B1
       (r1477[7]), .Y (n_808));
  AOI22X1M g52094__4547(.A0 (n_595), .A1 (r1633[7]), .B0 (n_661), .B1
       (r1336[7]), .Y (n_807));
  AOI22X1M g52095__9682(.A0 (n_28), .A1 (r1633[8]), .B0 (n_19), .B1
       (r1336[8]), .Y (n_806));
  AOI22X1M g52096__2683(.A0 (n_48), .A1 (r1200[8]), .B0 (n_20), .B1
       (r1477[8]), .Y (n_805));
  AOI22X1M g52097__1309(.A0 (n_48), .A1 (r1200[9]), .B0 (n_49), .B1
       (r1477[9]), .Y (n_804));
  AOI22X1M g52098__6877(.A0 (n_595), .A1 (r1633[9]), .B0 (n_661), .B1
       (r1336[9]), .Y (n_803));
  AOI22X1M g52099__2900(.A0 (n_48), .A1 (r1200[10]), .B0 (n_49), .B1
       (r1477[10]), .Y (n_802));
  AOI22X1M g52100__2391(.A0 (n_595), .A1 (r1633[10]), .B0 (n_661), .B1
       (r1336[10]), .Y (n_801));
  AOI22X1M g52101__7675(.A0 (n_48), .A1 (r1200[11]), .B0 (n_49), .B1
       (r1477[11]), .Y (n_800));
  AOI22X1M g52102__7118(.A0 (n_28), .A1 (r1633[11]), .B0 (n_19), .B1
       (r1336[11]), .Y (n_799));
  AOI22X1M g52103__8757(.A0 (n_48), .A1 (r1200[12]), .B0 (n_20), .B1
       (r1477[12]), .Y (n_798));
  AOI22X1M g52104__1786(.A0 (n_595), .A1 (r1633[12]), .B0 (n_661), .B1
       (r1336[12]), .Y (n_797));
  AOI22X1M g52105__5953(.A0 (n_48), .A1 (r1200[13]), .B0 (n_49), .B1
       (r1477[13]), .Y (n_796));
  AOI22X1M g52106__5703(.A0 (n_28), .A1 (r1633[13]), .B0 (n_661), .B1
       (r1336[13]), .Y (n_795));
  OAI21X2M g52107__7114(.A0 (n_666), .A1 (n_371), .B0 (n_727), .Y
       (n_794));
  AOI22X1M g52108__5266(.A0 (n_48), .A1 (r1200[14]), .B0 (n_49), .B1
       (r1477[14]), .Y (n_793));
  AOI22X1M g52109__2250(.A0 (n_595), .A1 (r1633[14]), .B0 (n_661), .B1
       (r1336[14]), .Y (n_792));
  AOI22X1M g52110__6083(.A0 (n_48), .A1 (r1200[15]), .B0 (n_49), .B1
       (r1477[15]), .Y (n_791));
  AOI22X1M g52111__2703(.A0 (n_595), .A1 (r1633[15]), .B0 (n_661), .B1
       (r1336[15]), .Y (n_790));
  OAI211X2M g52113__5795(.A0 (n_636), .A1 (n_585), .B0 (n_354), .C0
       (n_322), .Y (n_789));
  AOI222X1M g52114__7344(.A0 (n_582), .A1 (n_228), .B0 (high_mag[13]),
       .B1 (low_mag[11]), .C0 (high_mag[12]), .C1 (low_mag[10]), .Y
       (n_788));
  OAI211X2M g52115__1840(.A0 (n_569), .A1 (n_647), .B0 (n_356), .C0
       (n_405), .Y (n_787));
  OAI22X1M g52116__5019(.A0 (n_567), .A1 (n_532), .B0 (n_466), .B1
       (n_276), .Y (n_786));
  AOI21X2M g52117__1857(.A0 (n_1), .A1 (n_534), .B0 (n_549), .Y
       (n_785));
  OAI2BB2X1M g52118__9906(.A0N (n_563), .A1N (n_519), .B0 (n_441), .B1
       (n_221), .Y (n_784));
  AOI2BB2XLM g52119__8780(.A0N (n_519), .A1N (n_214), .B0 (n_441), .B1
       (n_572), .Y (n_783));
  AOI211X2M g52120__4296(.A0 (n_538), .A1 (n_570), .B0 (n_493), .C0
       (n_347), .Y (n_782));
  AOI32X1M g52121__3772(.A0 (n_440), .A1 (n_544), .A2 (n_415), .B0
       (n_528), .B1 (n_359), .Y (n_781));
  AOI2B1X1M g52122__1474(.A0 (n_558), .A1N (n_136), .B0 (n_499), .Y
       (n_780));
  INVX1M g52123(.A (n_771), .Y (n_772));
  INVX2M g52124(.A (n_761), .Y (n_762));
  CLKINVX2M g52125(.A (n_759), .Y (n_760));
  OAI21X2M g52126__4547(.A0 (n_523), .A1 (n_157), .B0 (n_683), .Y
       (n_756));
  OAI21X2M g52127__9682(.A0 (n_296), .A1 (r1633[4]), .B0 (n_598), .Y
       (n_755));
  NOR2BX2M g52128__2683(.AN (n_690), .B (r852[0]), .Y (n_754));
  CLKNAND2X2M g52129__1309(.A (n_663), .B (n_623), .Y (n_753));
  NAND3X2M g52130__6877(.A (n_624), .B (n_421), .C (n_120), .Y (n_752));
  NAND2X2M g52131__2900(.A (n_633), .B (n_485), .Y (n_751));
  AND4X2M g52132__2391(.A (n_612), .B (n_228), .C (n_193), .D (n_107),
       .Y (n_750));
  AO21XLM g52133__7675(.A0 (n_450), .A1 (n_498), .B0 (n_148), .Y
       (n_749));
  NAND2X2M g52134__7118(.A (n_603), .B (n_244), .Y (n_748));
  OAI31X1M g52135__8757(.A0 (n_464), .A1 (n_369), .A2 (n_411), .B0
       (n_440), .Y (n_747));
  OAI21BX1M g52136__1786(.A0 (low_mag[9]), .A1 (low_mag[8]), .B0N
       (n_689), .Y (n_746));
  AOI211X2M g52137__5953(.A0 (n_52), .A1 (r770[1]), .B0 (n_574), .C0
       (n_113), .Y (n_745));
  NAND4BX1M g52138__5703(.AN (n_191), .B (n_519), .C (n_199), .D
       (n_145), .Y (n_744));
  OAI21X2M g52139__7114(.A0 (n_481), .A1 (n_198), .B0 (n_692), .Y
       (n_743));
  AOI2BB1X2M g52140__5266(.A0N (n_468), .A1N (n_203), .B0
       (high_mag[2]), .Y (n_742));
  AOI21BX2M g52141__2250(.A0 (n_127), .A1 (n_545), .B0N (n_607), .Y
       (n_741));
  AO21XLM g52143__6083(.A0 (n_505), .A1 (out_p2[7]), .B0 (n_664), .Y
       (n_740));
  OAI21X2M g52145__2703(.A0 (n_476), .A1 (n_452), .B0 (n_535), .Y
       (n_739));
  AOI31X2M g52146__5795(.A0 (n_453), .A1 (n_95), .A2 (r1477[1]), .B0
       (n_584), .Y (n_779));
  NOR2BX2M g52147__7344(.AN (n_598), .B (r1477[4]), .Y (n_778));
  NAND2X2M g52148__1840(.A (n_615), .B (n_670), .Y (n_777));
  AND2X2M g52149__5019(.A (n_650), .B (n_207), .Y (n_776));
  AOI211X2M g52150__1857(.A0 (low[1]), .A1 (low[0]), .B0 (n_596), .C0
       (high[0]), .Y (n_775));
  NOR3X2M g52152__9906(.A (n_510), .B (n_524), .C (n_273), .Y (n_774));
  AOI31X2M g52153__8780(.A0 (n_471), .A1 (n_55), .A2 (r941[1]), .B0
       (n_583), .Y (n_773));
  AOI2B1X1M g52154__4296(.A0 (r1477[12]), .A1N (r1633[12]), .B0
       (n_686), .Y (n_771));
  AOI2B1X1M g52155__3772(.A0 (r1633[8]), .A1N (r1336[8]), .B0 (n_682),
       .Y (n_770));
  NOR2X2M g52156__1474(.A (n_681), .B (n_121), .Y (n_769));
  NOR2X2M g52157__4547(.A (n_693), .B (n_42), .Y (n_768));
  NOR2X2M g52158__9682(.A (n_596), .B (low[0]), .Y (n_767));
  AOI2B1X1M g52159__2683(.A0 (r1336[12]), .A1N (r1477[12]), .B0
       (n_683), .Y (n_766));
  AOI2B1X1M g52160__1309(.A0 (r941[12]), .A1N (r852[12]), .B0 (n_684),
       .Y (n_765));
  OAI2BB1X2M g52161__6877(.A0N (r941[12]), .A1N (n_74), .B0 (n_676), .Y
       (n_764));
  AOI2B1X1M g52162__2900(.A0 (r1633[12]), .A1N (r1477[12]), .B0
       (n_692), .Y (n_763));
  AOI2B1X1M g52163__2391(.A0 (r1477[12]), .A1N (r1336[12]), .B0
       (n_620), .Y (n_761));
  AOI21X2M g52164__7675(.A0 (n_99), .A1 (r941[12]), .B0 (n_680), .Y
       (n_759));
  NAND2X2M g52165__7118(.A (n_597), .B (low[0]), .Y (n_758));
  NAND2X2M g52166__8757(.A (n_613), .B (n_169), .Y (n_757));
  INVX2M g52167(.A (n_717), .Y (n_738));
  INVX1M g52169(.A (n_733), .Y (n_732));
  INVX2M g52171(.A (n_694), .Y (n_729));
  AOI2BB2XLM g52172__1786(.A0N (n_537), .A1N (n_407), .B0 (n_514), .B1
       (n_146), .Y (n_728));
  AOI22X1M g52173__5953(.A0 (n_444), .A1 (n_336), .B0 (n_155), .B1
       (n_321), .Y (n_727));
  AOI211X2M g52174__5703(.A0 (n_444), .A1 (n_321), .B0 (n_200), .C0
       (n_386), .Y (n_726));
  OAI21X2M g52175__7114(.A0 (n_479), .A1 (n_313), .B0 (n_682), .Y
       (n_725));
  OAI2B2X1M g52176__5266(.A0 (n_533), .A1N (n_116), .B0 (n_122), .B1
       (state[1]), .Y (n_724));
  AOI221XLM g52177__2250(.A0 (n_406), .A1 (n_516), .B0 (n_173), .B1
       (n_394), .C0 (n_165), .Y (n_723));
  OAI2B1X2M g52178__6083(.A0 (n_237), .A1N (n_454), .B0 (n_447), .Y
       (n_722));
  AOI31X2M g52179__2703(.A0 (n_427), .A1 (n_192), .A2 (n_390), .B0
       (n_317), .Y (n_721));
  OAI21X2M g52180__5795(.A0 (r941[0]), .A1 (n_52), .B0 (n_611), .Y
       (n_720));
  NOR3BX2M g52181__7344(.AN (n_685), .B (low_mag[10]), .C (n_47), .Y
       (n_719));
  AOI2B1X1M g52182__1840(.A0 (n_439), .A1N (n_119), .B0 (n_568), .Y
       (n_718));
  AOI221XLM g52183__5019(.A0 (n_282), .A1 (n_515), .B0 (n_400), .B1
       (n_176), .C0 (n_129), .Y (n_717));
  AOI2BB1X2M g52184__1857(.A0N (n_128), .A1N (n_378), .B0 (n_677), .Y
       (n_716));
  NOR4BX1M g52185__9906(.AN (n_240), .B (n_669), .C (n_531), .D
       (n_128), .Y (n_715));
  AOI22X1M g52186__8780(.A0 (n_492), .A1 (low_mag[15]), .B0 (n_218),
       .B1 (high_mag[13]), .Y (n_714));
  AOI211X2M g52187__4296(.A0 (n_459), .A1 (n_417), .B0 (n_544), .C0
       (n_528), .Y (n_713));
  NAND3X2M g52188__3772(.A (n_139), .B (n_511), .C (n_116), .Y (n_712));
  AOI221XLM g52189__1474(.A0 (n_484), .A1 (r1477[1]), .B0 (n_265), .B1
       (r1477[0]), .C0 (n_303), .Y (n_711));
  AOI211X2M g52190__4547(.A0 (n_301), .A1 (n_364), .B0 (n_605), .C0
       (n_130), .Y (n_710));
  OA21X2M g52191__9682(.A0 (n_300), .A1 (n_154), .B0 (n_599), .Y
       (n_709));
  AOI211X2M g52192__2683(.A0 (n_430), .A1 (n_110), .B0 (out_p1[6]), .C0
       (out_p2[6]), .Y (n_708));
  NAND4BX1M g52193__1309(.AN (n_296), .B (n_425), .C (n_283), .D
       (n_140), .Y (n_707));
  AND3X2M g52194__6877(.A (n_611), .B (n_52), .C (r941[0]), .Y (n_706));
  AOI21BX2M g52195__2900(.A0 (n_147), .A1 (n_314), .B0N (n_615), .Y
       (n_705));
  OAI21X2M g52196__2391(.A0 (n_541), .A1 (n_243), .B0 (n_608), .Y
       (n_704));
  AOI21X2M g52197__7675(.A0 (n_525), .A1 (n_399), .B0 (n_676), .Y
       (n_703));
  AOI21BX2M g52198__7118(.A0 (n_327), .A1 (n_546), .B0N (n_684), .Y
       (n_702));
  AOI21BX2M g52199__8757(.A0 (n_189), .A1 (n_521), .B0N (n_680), .Y
       (n_701));
  OA21X2M g52200__1786(.A0 (n_288), .A1 (n_194), .B0 (n_665), .Y
       (n_700));
  OR4X1M g52201__5953(.A (n_522), .B (n_275), .C (n_168), .D (n_242),
       .Y (n_699));
  AOI2B1X1M g52202__5703(.A0 (n_517), .A1N (n_164), .B0 (n_562), .Y
       (n_698));
  OAI211X2M g52203__7114(.A0 (n_463), .A1 (n_183), .B0 (n_464), .C0
       (n_440), .Y (n_697));
  AOI221XLM g52204__5266(.A0 (n_178), .A1 (n_445), .B0 (n_361), .B1
       (n_414), .C0 (n_323), .Y (n_696));
  AOI22X1M g52205__2250(.A0 (n_490), .A1 (low_mag[5]), .B0 (n_384), .B1
       (low_mag[4]), .Y (n_695));
  AOI2B1X1M g52206__6083(.A0 (r1200[8]), .A1N (r1477[8]), .B0 (n_608),
       .Y (n_737));
  NOR3BX2M g52207__2703(.AN (n_445), .B (n_673), .C (n_170), .Y
       (n_736));
  NAND4BBX1M g52208__5795(.AN (n_532), .BN (n_211), .C (n_227), .D
       (n_151), .Y (n_735));
  OAI21BX1M g52209__7344(.A0 (n_73), .A1 (r1633[8]), .B0N (n_617), .Y
       (n_734));
  OAI221X1M g52210__1840(.A0 (n_504), .A1 (gt), .B0 (n_273), .B1
       (n_119), .C0 (n_118), .Y (n_733));
  AOI2B1X1M g52211__5019(.A0 (n_524), .A1N (n_273), .B0 (n_613), .Y
       (n_731));
  AOI2B1X1M g52212__1857(.A0 (r1200[12]), .A1N (r1477[12]), .B0
       (n_604), .Y (n_730));
  AOI211X2M g52213__9906(.A0 (n_207), .A1 (n_42), .B0 (n_439), .C0
       (n_132), .Y (n_694));
  INVX2M g52216(.A (n_668), .Y (n_669));
  INVX2M g52217(.A (n_663), .Y (n_662));
  INVX1M g52219(.A (n_32), .Y (n_657));
  ADDHX1M g52223__8780(.A (state[0]), .B (state[3]), .S (n_693), .CO
       (n_650));
  OAI211X2M g52224__4296(.A0 (n_50), .A1 (r1477[0]), .B0 (n_453), .C0
       (n_217), .Y (n_649));
  NOR2X2M g52225__3772(.A (n_530), .B (n_280), .Y (n_648));
  AOI2B1X1M g52226__1474(.A0 (r941[0]), .A1N (n_271), .B0 (r941[1]), .Y
       (n_647));
  OAI2BB1X2M g52227__4547(.A0N (r941[0]), .A1N (n_121), .B0 (n_488), .Y
       (n_646));
  NAND2X2M g52228__9682(.A (n_446), .B (r697[1]), .Y (n_645));
  OAI21X2M g52230__2683(.A0 (n_245), .A1 (n_161), .B0 (n_477), .Y
       (n_644));
  NOR2X2M g52232__1309(.A (n_434), .B (out_p2[7]), .Y (n_643));
  NAND2BX2M g52233__6877(.AN (n_165), .B (n_478), .Y (n_642));
  OA21X2M g52234__2900(.A0 (n_301), .A1 (n_181), .B0 (n_527), .Y
       (n_641));
  OAI21X2M g52235__2391(.A0 (n_333), .A1 (n_335), .B0 (n_536), .Y
       (n_640));
  OR2X2M g52236__7675(.A (n_474), .B (n_222), .Y (n_639));
  OAI21BX1M g52237__7118(.A0 (n_302), .A1 (high_mag[3]), .B0N
       (low_mag[1]), .Y (n_638));
  NOR2BX2M g52238__8757(.AN (dout[7]), .B (n_502), .Y (n_637));
  NAND2X2M g52239__1786(.A (n_424), .B (n_270), .Y (n_636));
  CLKNAND2X2M g52240__5953(.A (n_426), .B (n_270), .Y (n_635));
  AO21XLM g52241__5703(.A0 (n_271), .A1 (n_55), .B0 (n_113), .Y
       (n_634));
  OAI21X2M g52242__7114(.A0 (n_265), .A1 (r1477[1]), .B0 (n_270), .Y
       (n_633));
  OAI2B11X2M g52243__5266(.A0 (high_mag[5]), .A1N (low_mag[7]), .B0
       (n_143), .C0 (n_413), .Y (n_632));
  OAI221X1M g52244__2250(.A0 (n_46), .A1 (low_mag[5]), .B0 (n_37), .B1
       (low_mag[4]), .C0 (n_457), .Y (n_631));
  NOR2X2M g52246__6083(.A (n_452), .B (n_341), .Y (n_630));
  OR3X2M g52247__2703(.A (n_487), .B (low_mag[5]), .C (low_mag[4]), .Y
       (n_629));
  NOR3BX2M g52248__5795(.AN (n_486), .B (low_mag[14]), .C
       (low_mag[15]), .Y (n_628));
  OAI211X2M g52249__7344(.A0 (n_51), .A1 (r697[0]), .B0 (n_120), .C0
       (n_114), .Y (n_627));
  OAI2B1X2M g52250__1840(.A0 (r941[0]), .A1N (n_113), .B0 (r941[1]), .Y
       (n_626));
  OAI21X2M g52251__5019(.A0 (n_270), .A1 (r1633[0]), .B0 (r1633[1]), .Y
       (n_625));
  OAI21X2M g52252__1857(.A0 (n_123), .A1 (r941[0]), .B0 (r941[1]), .Y
       (n_624));
  OAI2BB1X2M g52253__9906(.A0N (n_42), .A1N (n_273), .B0 (clear_flag),
       .Y (n_623));
  OAI2BB1X2M g52254__8780(.A0N (n_76), .A1N (n_271), .B0 (n_470), .Y
       (n_622));
  OAI2B1X2M g52255__4296(.A0 (r1477[13]), .A1N (r1633[13]), .B0
       (n_520), .Y (n_692));
  NAND2BX2M g52256__3772(.AN (n_160), .B (n_517), .Y (n_691));
  AND2X2M g52257__1474(.A (n_446), .B (n_124), .Y (n_690));
  OR3X2M g52258__4547(.A (n_526), .B (high_mag[11]), .C (high_mag[10]),
       .Y (n_689));
  AOI211X2M g52259__9682(.A0 (n_74), .A1 (r852[12]), .B0 (n_475), .C0
       (n_133), .Y (n_688));
  AND2X2M g52260__2683(.A (n_515), .B (n_254), .Y (n_687));
  OAI2B1X2M g52261__1309(.A0 (r1633[13]), .A1N (r1477[13]), .B0
       (n_481), .Y (n_686));
  NOR3BX2M g52262__6877(.AN (n_367), .B (n_210), .C (n_261), .Y
       (n_685));
  OAI2B1X2M g52263__2900(.A0 (r852[13]), .A1N (r941[13]), .B0 (n_472),
       .Y (n_684));
  NOR2X2M g52264__2391(.A (n_439), .B (n_122), .Y (n_621));
  OAI2B1X2M g52265__7675(.A0 (r1477[13]), .A1N (r1336[13]), .B0
       (n_465), .Y (n_683));
  OAI2B1X2M g52266__7118(.A0 (r1336[9]), .A1N (r1633[9]), .B0 (n_474),
       .Y (n_682));
  NAND2X2M g52267__8757(.A (n_446), .B (n_55), .Y (n_681));
  OAI2BB1X2M g52268__1786(.A0N (r941[13]), .A1N (n_65), .B0 (n_536), .Y
       (n_680));
  AND3X2M g52269__5953(.A (n_543), .B (n_376), .C (n_111), .Y (n_679));
  OAI2B11X2M g52270__5703(.A0 (r1336[8]), .A1N (r1477[8]), .B0 (n_451),
       .C0 (n_141), .Y (n_678));
  OAI2B11X2M g52271__7114(.A0 (r697[9]), .A1N (r941[9]), .B0 (n_277),
       .C0 (n_226), .Y (n_677));
  AOI21X2M g52272__5266(.A0 (n_67), .A1 (r941[13]), .B0 (n_458), .Y
       (n_676));
  OAI2B11X2M g52273__2250(.A0 (r1200[8]), .A1N (r1477[8]), .B0 (n_541),
       .C0 (n_162), .Y (n_675));
  OAI2BB1X2M g52274__6083(.A0N (r852[9]), .A1N (n_66), .B0 (n_545), .Y
       (n_674));
  OAI211X2M g52275__2703(.A0 (n_99), .A1 (r697[12]), .B0 (n_530), .C0
       (n_289), .Y (n_673));
  AOI211X2M g52276__5795(.A0 (n_63), .A1 (r1633[12]), .B0 (n_449), .C0
       (n_344), .Y (n_672));
  OR3X2M g52277__7344(.A (n_480), .B (n_148), .C (n_112), .Y (n_671));
  AOI211X2M g52278__1840(.A0 (n_101), .A1 (r770[12]), .B0 (n_521), .C0
       (n_333), .Y (n_670));
  AOI211X2M g52279__5019(.A0 (n_101), .A1 (r697[12]), .B0 (n_525), .C0
       (n_179), .Y (n_668));
  AOI211X2M g52280__1857(.A0 (n_101), .A1 (r852[12]), .B0 (n_546), .C0
       (n_213), .Y (n_667));
  OAI2B1X2M g52281__9906(.A0 (r1336[5]), .A1N (r1200[5]), .B0 (n_444),
       .Y (n_666));
  AOI21BX2M g52282__8780(.A0 (r1477[5]), .A1 (n_100), .B0N (n_460), .Y
       (n_665));
  NOR2X2M g52284__4296(.A (n_505), .B (go), .Y (n_664));
  NAND2X2M g52285__3772(.A (n_504), .B (go), .Y (n_663));
  AND2X2M g52286__1474(.A (n_508), .B (n_269), .Y (n_661));
  NOR2X4M g52287__4547(.A (n_509), .B (n_266), .Y (n_660));
  NAND2BX2M g52288__9682(.AN (n_512), .B (n_116), .Y (n_659));
  AND2X2M g52289__2683(.A (n_508), .B (n_116), .Y (n_658));
  NOR2X4M g52290__1309(.A (n_509), .B (n_118), .Y (n_49));
  NOR2X4M g52291__6877(.A (n_512), .B (n_118), .Y (n_48));
  NAND2X2M g52292__2900(.A (n_513), .B (n_269), .Y (n_656));
  AND3X2M g52293__2391(.A (n_78), .B (n_325), .C (address[2]), .Y
       (n_655));
  NAND3BX2M g52294__7675(.AN (address[3]), .B (n_225), .C (address[2]),
       .Y (n_654));
  AND3X2M g52295__7118(.A (n_78), .B (n_68), .C (n_328), .Y (n_653));
  NAND3BX2M g52296__8757(.AN (address[3]), .B (n_328), .C (address[2]),
       .Y (n_652));
  AND3X2M g52297__1786(.A (n_78), .B (n_68), .C (n_325), .Y (n_651));
  CLKINVX2M g52299(.A (n_604), .Y (n_605));
  INVX2M g52300(.A (n_600), .Y (n_601));
  INVX2M g52301(.A (n_597), .Y (n_596));
  OAI21X2M g52302__5953(.A0 (n_125), .A1 (n_310), .B0 (n_138), .Y
       (n_591));
  OR4X1M g52303__5703(.A (n_300), .B (n_209), .C (n_330), .D (n_350),
       .Y (n_590));
  NAND4X2M g52304__7114(.A (n_453), .B (n_217), .C (n_50), .D
       (r1477[0]), .Y (n_589));
  AOI2BB1X2M g52305__5266(.A0N (n_195), .A1N (r1200[3]), .B0
       (r1633[3]), .Y (n_588));
  NAND3BX2M g52306__2250(.AN (n_135), .B (n_518), .C (n_381), .Y
       (n_587));
  NOR4X1M g52308__6083(.A (n_383), .B (n_382), .C (n_258), .D (n_127),
       .Y (n_586));
  AOI21X2M g52309__2703(.A0 (n_265), .A1 (r1200[0]), .B0 (r1200[1]), .Y
       (n_585));
  OAI32X1M g52310__5795(.A0 (n_249), .A1 (n_103), .A2 (r1200[2]), .B0
       (n_105), .B1 (r1200[3]), .Y (n_584));
  OAI32X1M g52311__7344(.A0 (n_231), .A1 (n_82), .A2 (r852[2]), .B0
       (n_104), .B1 (r852[3]), .Y (n_583));
  OAI2B1X2M g52312__1840(.A0 (high_mag[11]), .A1N (low_mag[9]), .B0
       (n_419), .Y (n_582));
  NAND3BX2M g52313__5019(.AN (n_203), .B (n_469), .C (high_mag[2]), .Y
       (n_581));
  OAI32X1M g52314__1857(.A0 (n_210), .A1 (n_39), .A2 (low_mag[11]), .B0
       (n_40), .B1 (low_mag[12]), .Y (n_580));
  AOI32X1M g52315__9906(.A0 (n_391), .A1 (n_47), .A2 (low_mag[6]), .B0
       (n_39), .B1 (low_mag[7]), .Y (n_579));
  AOI222X1M g52316__8780(.A0 (n_302), .A1 (high_mag[3]), .B0 (n_36),
       .B1 (high_mag[5]), .C0 (n_38), .C1 (high_mag[4]), .Y (n_578));
  AOI221XLM g52317__4296(.A0 (n_121), .A1 (r770[0]), .B0 (n_76), .B1
       (r770[1]), .C0 (n_113), .Y (n_577));
  OAI2BB1X2M g52318__3772(.A0N (n_329), .A1N (n_387), .B0 (n_197), .Y
       (n_576));
  OAI2BB1X2M g52319__1474(.A0N (n_226), .A1N (n_128), .B0 (n_206), .Y
       (n_575));
  AOI2BB1X2M g52320__4547(.A0N (n_271), .A1N (n_52), .B0 (r852[1]), .Y
       (n_574));
  NAND3BX2M g52321__9682(.AN (n_284), .B (n_447), .C (n_416), .Y
       (n_573));
  OAI21X2M g52322__2683(.A0 (n_291), .A1 (n_199), .B0 (n_145), .Y
       (n_572));
  AOI21X2M g52323__1309(.A0 (n_265), .A1 (r1633[0]), .B0 (r1633[1]), .Y
       (n_571));
  OAI21BX1M g52324__6877(.A0 (n_137), .A1 (n_250), .B0N (n_182), .Y
       (n_570));
  OAI211X2M g52325__2900(.A0 (n_51), .A1 (r941[0]), .B0 (n_244), .C0
       (n_114), .Y (n_569));
  AOI21BX2M g52326__2391(.A0 (n_272), .A1 (n_122), .B0N (n_510), .Y
       (n_568));
  AOI21BX2M g52327__7675(.A0 (n_151), .A1 (n_388), .B0N (n_223), .Y
       (n_567));
  NAND4BX1M g52328__7118(.AN (r1633[0]), .B (n_448), .C (r1200[0]), .D
       (n_256), .Y (n_566));
  NOR3BX2M g52329__8757(.AN (n_448), .B (n_95), .C (r1633[1]), .Y
       (n_565));
  NOR3BX2M g52330__1786(.AN (n_385), .B (n_358), .C (n_293), .Y
       (n_564));
  OAI2BB1X2M g52331__5953(.A0N (n_145), .A1N (n_372), .B0 (n_292), .Y
       (n_563));
  OAI2BB1X2M g52332__5703(.A0N (n_377), .A1N (n_410), .B0 (n_315), .Y
       (n_562));
  AOI2B1X1M g52333__7114(.A0 (n_188), .A1N (n_282), .B0 (n_255), .Y
       (n_561));
  OAI2B1X2M g52334__5266(.A0 (n_135), .A1N (n_166), .B0 (n_219), .Y
       (n_560));
  AO21XLM g52335__2250(.A0 (n_358), .A1 (n_299), .B0 (n_293), .Y
       (n_559));
  OAI21BX1M g52336__6083(.A0 (n_149), .A1 (n_253), .B0N (n_236), .Y
       (n_558));
  NOR3X2M g52337__2703(.A (n_529), .B (n_282), .C (n_185), .Y (n_557));
  OAI21X2M g52338__5795(.A0 (n_318), .A1 (n_280), .B0 (n_224), .Y
       (n_556));
  OAI22X1M g52339__7344(.A0 (n_263), .A1 (r1200[1]), .B0 (n_270), .B1
       (r1200[0]), .Y (n_555));
  AND3X2M g52340__1840(.A (n_186), .B (n_292), .C (n_373), .Y (n_554));
  OR3X2M g52341__5019(.A (n_422), .B (n_158), .C (n_317), .Y (n_553));
  OAI21X2M g52342__1857(.A0 (n_215), .A1 (n_283), .B0 (n_140), .Y
       (n_552));
  AOI2B1X1M g52343__9906(.A0 (n_376), .A1N (n_362), .B0 (n_297), .Y
       (n_551));
  AOI2BB1X2M g52344__8780(.A0N (n_275), .A1N (n_368), .B0 (n_279), .Y
       (n_550));
  OAI2BB1X2M g52345__4296(.A0N (n_139), .A1N (n_380), .B0 (n_153), .Y
       (n_549));
  OAI21X2M g52347__3772(.A0 (n_230), .A1 (n_285), .B0 (n_174), .Y
       (n_548));
  AO21XLM g52348__1474(.A0 (n_242), .A1 (n_278), .B0 (n_275), .Y
       (n_547));
  OAI2B1X2M g52350__4547(.A0 (r1336[13]), .A1N (r1477[13]), .B0
       (n_523), .Y (n_620));
  OAI21X2M g52351__9682(.A0 (n_309), .A1 (n_370), .B0 (n_241), .Y
       (n_619));
  NAND3X2M g52352__2683(.A (n_542), .B (n_126), .C (n_232), .Y (n_618));
  OAI2B1X2M g52353__1309(.A0 (r1633[9]), .A1N (r1336[9]), .B0 (n_479),
       .Y (n_617));
  AND3X2M g52354__6877(.A (n_534), .B (n_138), .C (n_310), .Y (n_616));
  OA21X2M g52355__2900(.A0 (n_92), .A1 (r941[9]), .B0 (n_514), .Y
       (n_615));
  OAI221X1M g52357__7675(.A0 (state[1]), .A1 (n_268), .B0 (n_42), .B1
       (state[2]), .C0 (n_115), .Y (n_613));
  AOI222X1M g52358__7118(.A0 (n_35), .A1 (n_44), .B0 (n_45), .B1
       (high_mag[15]), .C0 (n_43), .C1 (high_mag[14]), .Y (n_612));
  OA21X2M g52359__8757(.A0 (n_55), .A1 (r941[1]), .B0 (n_471), .Y
       (n_611));
  OAI21X2M g52360__1786(.A0 (n_343), .A1 (n_331), .B0 (n_208), .Y
       (n_610));
  AOI32X1M g52361__5953(.A0 (n_311), .A1 (n_89), .A2 (r697[2]), .B0
       (n_60), .B1 (r697[3]), .Y (n_609));
  OAI2B1X2M g52362__5703(.A0 (r1477[9]), .A1N (r1200[9]), .B0 (n_477),
       .Y (n_608));
  AOI21X2M g52363__7114(.A0 (n_383), .A1 (n_379), .B0 (n_382), .Y
       (n_607));
  OAI32X1M g52364__5266(.A0 (n_257), .A1 (n_91), .A2 (r852[2]), .B0
       (n_94), .B1 (r852[3]), .Y (n_606));
  OAI2B1X2M g52365__2250(.A0 (r1477[13]), .A1N (r1200[13]), .B0
       (n_527), .Y (n_604));
  OA21X2M g52366__6083(.A0 (n_60), .A1 (r941[3]), .B0 (n_516), .Y
       (n_603));
  NOR4X1M g52367__2703(.A (n_152), .B (n_285), .C (n_230), .D (n_109),
       .Y (n_602));
  NOR4X1M g52368__5795(.A (n_301), .B (n_130), .C (n_181), .D (n_108),
       .Y (n_600));
  AOI21BX2M g52369__7344(.A0 (r1477[5]), .A1 (n_96), .B0N (n_473), .Y
       (n_599));
  AOI21BX2M g52370__1840(.A0 (r1477[5]), .A1 (n_61), .B0N (n_442), .Y
       (n_598));
  NOR3BX2M g52371__5019(.AN (ok), .B (n_266), .C (n_334), .Y (n_597));
  AND3X2M g52372__1857(.A (n_267), .B (n_131), .C (gt), .Y (n_595));
  AND3X2M g52373__9906(.A (n_78), .B (n_68), .C (n_326), .Y (n_594));
  NAND3X2M g52374__8780(.A (n_78), .B (n_326), .C (address[2]), .Y
       (n_593));
  AND3X2M g52375__4296(.A (n_78), .B (n_68), .C (n_225), .Y (n_592));
  INVX2M g52377(.A (n_512), .Y (n_513));
  INVX2M g52378(.A (n_509), .Y (n_508));
  INVX2M g52379(.A (n_506), .Y (n_507));
  INVX2M g52380(.A (n_505), .Y (n_504));
  INVX2M g52381(.A (n_503), .Y (n_502));
  NAND2X2M g52382__3772(.A (n_172), .B (n_298), .Y (n_501));
  NAND2BX2M g52384__4547(.AN (n_163), .B (n_212), .Y (n_499));
  NAND2X2M g52385__9682(.A (n_344), .B (n_349), .Y (n_498));
  NAND2BX2M g52386__2683(.AN (n_213), .B (n_306), .Y (n_497));
  NOR2BX2M g52387__1309(.AN (n_305), .B (n_127), .Y (n_496));
  NOR2BX2M g52388__6877(.AN (n_194), .B (n_338), .Y (n_495));
  NOR2BX2M g52389__2900(.AN (n_332), .B (n_137), .Y (n_494));
  NOR2X2M g52390__2391(.A (n_134), .B (n_360), .Y (n_493));
  NAND2BX2M g52391__7675(.AN (n_218), .B (n_35), .Y (n_492));
  OAI21X2M g52392__7118(.A0 (n_43), .A1 (high_mag[14]), .B0
       (high_mag[15]), .Y (n_491));
  OAI2BB1X2M g52393__8757(.A0N (low_mag[4]), .A1N (n_37), .B0
       (high_mag[7]), .Y (n_490));
  OAI21X2M g52394__1786(.A0 (high_mag[4]), .A1 (n_38), .B0
       (high_mag[5]), .Y (n_489));
  OAI21X2M g52395__5953(.A0 (n_76), .A1 (r941[0]), .B0 (r941[1]), .Y
       (n_488));
  OA21X2M g52396__5703(.A0 (low_mag[3]), .A1 (low_mag[2]), .B0 (n_375),
       .Y (n_487));
  OAI21BX1M g52397__7114(.A0 (low_mag[13]), .A1 (low_mag[12]), .B0N
       (n_281), .Y (n_486));
  OAI21X2M g52398__5266(.A0 (n_77), .A1 (r1477[1]), .B0 (r1477[0]), .Y
       (n_485));
  OAI21X2M g52399__2250(.A0 (n_79), .A1 (r1336[0]), .B0 (r1336[1]), .Y
       (n_484));
  OAI21X2M g52400__6083(.A0 (n_51), .A1 (r852[1]), .B0 (r852[0]), .Y
       (n_483));
  NAND2BX2M g52402__2703(.AN (n_357), .B (n_306), .Y (n_546));
  AOI21BX2M g52403__5795(.A0 (r852[10]), .A1 (n_54), .B0N (n_379), .Y
       (n_545));
  AO21XLM g52404__7344(.A0 (n_71), .A1 (r852[8]), .B0 (n_411), .Y
       (n_544));
  NOR2BX2M g52405__1840(.AN (n_312), .B (n_251), .Y (n_543));
  NOR2BX2M g52406__5019(.AN (n_153), .B (n_380), .Y (n_542));
  NOR2X2M g52407__1857(.A (n_245), .B (n_187), .Y (n_541));
  NAND2X2M g52408__9906(.A (n_286), .B (state[1]), .Y (n_540));
  AOI2BB1X2M g52409__8780(.A0N (n_69), .A1N (r941[6]), .B0 (n_355), .Y
       (n_539));
  NOR2BX2M g52410__4296(.AN (n_229), .B (n_134), .Y (n_538));
  NOR2X2M g52411__3772(.A (n_246), .B (n_175), .Y (n_537));
  AOI21BX2M g52412__1474(.A0 (r941[14]), .A1 (n_106), .B0N (n_189), .Y
       (n_536));
  NOR2BX2M g52413__4547(.AN (n_398), .B (n_180), .Y (n_535));
  NOR2BX2M g52414__9682(.AN (n_139), .B (n_404), .Y (n_534));
  NAND2BX2M g52415__2683(.AN (n_131), .B (n_122), .Y (n_533));
  OR2X2M g52416__1309(.A (n_276), .B (n_337), .Y (n_532));
  NAND2BX2M g52417__6877(.AN (n_308), .B (n_206), .Y (n_531));
  OA21X2M g52418__2900(.A0 (n_65), .A1 (r697[13]), .B0 (n_224), .Y
       (n_530));
  OR2X2M g52419__2391(.A (n_129), .B (n_400), .Y (n_529));
  NAND2BX2M g52420__7675(.AN (n_369), .B (n_252), .Y (n_528));
  OA21X2M g52421__7118(.A0 (n_97), .A1 (r1477[14]), .B0 (n_364), .Y
       (n_527));
  NAND3BX2M g52422__8757(.AN (n_281), .B (high_mag[12]), .C
       (high_mag[13]), .Y (n_526));
  NAND2BX2M g52423__1786(.AN (n_247), .B (n_259), .Y (n_525));
  NAND2X2M g52424__5953(.A (n_122), .B (gt), .Y (n_524));
  AOI2B1X1M g52425__5703(.A0 (r1477[14]), .A1N (r1336[14]), .B0
       (n_393), .Y (n_523));
  OR2X2M g52426__7114(.A (n_287), .B (n_324), .Y (n_522));
  NAND2BX2M g52427__5266(.AN (n_335), .B (n_408), .Y (n_521));
  AOI2B1X1M g52428__2250(.A0 (r1633[14]), .A1N (r1477[14]), .B0
       (n_198), .Y (n_520));
  AOI2B1X1M g52429__6083(.A0 (r1633[6]), .A1N (r1336[6]), .B0 (n_221),
       .Y (n_519));
  OA21X2M g52430__2703(.A0 (n_98), .A1 (r852[6]), .B0 (n_329), .Y
       (n_518));
  OA21X2M g52431__5795(.A0 (n_58), .A1 (r1633[6]), .B0 (n_377), .Y
       (n_517));
  OA21X2M g52432__7344(.A0 (n_72), .A1 (r941[4]), .B0 (n_173), .Y
       (n_516));
  AOI21BX2M g52433__1840(.A0 (r941[6]), .A1 (n_85), .B0N (n_176), .Y
       (n_515));
  AOI2BB1X2M g52434__5019(.A0N (n_84), .A1N (r941[10]), .B0 (n_407), .Y
       (n_514));
  NAND2X2M g52435__1857(.A (n_119), .B (gt), .Y (n_512));
  AND2X2M g52436__9906(.A (n_286), .B (n_42), .Y (n_511));
  NAND2BX2M g52437__8780(.AN (n_119), .B (n_334), .Y (n_510));
  NAND2X2M g52438__4296(.A (n_169), .B (state[1]), .Y (n_509));
  NAND2X2M g52439__3772(.A (n_234), .B (n_274), .Y (n_506));
  CLKNAND2X2M g52440__1474(.A (n_267), .B (n_119), .Y (n_505));
  NAND2X2M g52441__4547(.A (n_131), .B (n_269), .Y (n_503));
  CLKINVX2M g52443(.A (n_468), .Y (n_469));
  INVX1M g52444(.A (n_461), .Y (n_462));
  INVX1M g52446(.A (n_456), .Y (n_457));
  CLKINVX2M g52447(.A (n_452), .Y (n_451));
  INVX2M g52448(.A (n_449), .Y (n_450));
  NAND3BX2M g52449__9682(.AN (low_mag[7]), .B (n_413), .C
       (high_mag[5]), .Y (n_438));
  XNOR2X2M g52450__2683(.A (out_p1[3]), .B (out_p2[3]), .Y (n_437));
  XOR2X2M g52451__1309(.A (out_p1[1]), .B (out_p2[1]), .Y (n_436));
  XNOR2X2M g52452__6877(.A (out_p1[4]), .B (out_p2[4]), .Y (n_435));
  XOR2X2M g52453__2900(.A (out_p1[0]), .B (out_p2[0]), .Y (n_434));
  AOI2BB1X2M g52454__2391(.A0N (low[1]), .A1N (low[0]), .B0 (high[1]),
       .Y (n_433));
  OAI21BXLM g52455__7675(.A0 (clear_flag), .A1 (reset), .B0N
       (test_mode), .Y (n_432));
  XNOR2X2M g52456__7118(.A (out_p1[5]), .B (out_p2[5]), .Y (n_431));
  NOR4X1M g52457__8757(.A (out_p1[5]), .B (out_p1[3]), .C (out_p1[4]),
       .D (out_p2[0]), .Y (n_430));
  OA22X2M g52458__1786(.A0 (n_46), .A1 (low_mag[9]), .B0 (n_37), .B1
       (low_mag[8]), .Y (n_429));
  AOI2B1X1M g52459__5953(.A0 (r1477[4]), .A1N (r1633[4]), .B0 (n_409),
       .Y (n_428));
  OAI21BX1M g52460__5703(.A0 (n_79), .A1 (r1633[0]), .B0N (n_158), .Y
       (n_427));
  AOI2BB1X2M g52461__7114(.A0N (n_77), .A1N (r1633[0]), .B0 (n_352), .Y
       (n_426));
  AOI2B1X1M g52462__5266(.A0 (r1633[4]), .A1N (r1477[4]), .B0 (n_342),
       .Y (n_425));
  AOI21X2M g52463__2250(.A0 (n_50), .A1 (r1336[1]), .B0 (n_346), .Y
       (n_424));
  AOI21BX2M g52464__6083(.A0 (r1633[0]), .A1 (n_77), .B0N (n_320), .Y
       (n_423));
  AOI21BX2M g52465__2703(.A0 (r1633[0]), .A1 (n_79), .B0N (n_192), .Y
       (n_422));
  AOI21X2M g52466__5795(.A0 (n_76), .A1 (r941[0]), .B0 (n_345), .Y
       (n_421));
  AOI21BX2M g52467__7344(.A0 (r941[0]), .A1 (n_51), .B0N (n_356), .Y
       (n_420));
  NAND3X2M g52468__1840(.A (n_193), .B (n_40), .C (low_mag[8]), .Y
       (n_419));
  XOR2X2M g52469__5019(.A (out_p1[2]), .B (out_p2[2]), .Y (n_418));
  AOI2BB1X2M g52470__1857(.A0N (n_60), .A1N (r852[3]), .B0 (n_401), .Y
       (n_482));
  AOI2B1X1M g52471__9906(.A0 (r1477[14]), .A1N (r1633[14]), .B0
       (n_235), .Y (n_481));
  OAI2B1X2M g52472__8780(.A0 (r1633[13]), .A1N (r1336[13]), .B0
       (n_349), .Y (n_480));
  AOI2B1X1M g52473__4296(.A0 (r1336[10]), .A1N (r1633[10]), .B0
       (n_222), .Y (n_479));
  AOI21X2M g52474__3772(.A0 (n_69), .A1 (r941[6]), .B0 (n_159), .Y
       (n_478));
  AOI2B1X1M g52475__1474(.A0 (r1200[10]), .A1N (r1477[10]), .B0
       (n_243), .Y (n_477));
  OA21X2M g52476__4547(.A0 (n_73), .A1 (r1477[8]), .B0 (n_341), .Y
       (n_476));
  OAI2BB1X2M g52477__9682(.A0N (r852[13]), .A1N (n_67), .B0 (n_174), .Y
       (n_475));
  AOI2B1X1M g52478__2683(.A0 (r1633[10]), .A1N (r1336[10]), .B0
       (n_313), .Y (n_474));
  AOI21X2M g52479__1309(.A0 (n_58), .A1 (r1477[6]), .B0 (n_343), .Y
       (n_473));
  AOI21BX2M g52480__6877(.A0 (r941[14]), .A1 (n_70), .B0N (n_327), .Y
       (n_472));
  AOI21X2M g52481__2900(.A0 (n_82), .A1 (r852[2]), .B0 (n_231), .Y
       (n_471));
  AOI21BX2M g52482__2391(.A0 (r770[2]), .A1 (n_91), .B0N (n_311), .Y
       (n_470));
  AOI211X2M g52483__7675(.A0 (high_mag[1]), .A1 (n_36), .B0 (n_38), .C0
       (high_mag[0]), .Y (n_468));
  AOI21X2M g52484__7118(.A0 (n_69), .A1 (r697[6]), .B0 (n_171), .Y
       (n_467));
  AOI21BX2M g52485__8757(.A0 (r1633[14]), .A1 (n_97), .B0N (n_339), .Y
       (n_466));
  AOI2B1X1M g52486__1786(.A0 (r1336[14]), .A1N (r1477[14]), .B0
       (n_157), .Y (n_465));
  OA21X2M g52487__5953(.A0 (n_71), .A1 (r852[8]), .B0 (n_415), .Y
       (n_464));
  AOI21BX2M g52488__5703(.A0 (r770[6]), .A1 (n_85), .B0N (n_417), .Y
       (n_463));
  OAI2BB1X2M g52489__7114(.A0N (r1336[2]), .A1N (n_103), .B0 (n_233),
       .Y (n_461));
  AOI2B1X1M g52490__5266(.A0 (r1477[6]), .A1N (r1336[6]), .B0 (n_309),
       .Y (n_460));
  OAI21BX1M g52491__2250(.A0 (n_85), .A1 (r770[6]), .B0N (n_183), .Y
       (n_459));
  OAI2BB1X2M g52492__6083(.A0N (r941[14]), .A1N (n_62), .B0 (n_399), .Y
       (n_458));
  OAI21X2M g52493__2703(.A0 (n_47), .A1 (low_mag[6]), .B0 (n_391), .Y
       (n_456));
  AOI21X2M g52494__5795(.A0 (n_60), .A1 (r852[3]), .B0 (n_307), .Y
       (n_455));
  OR3X2M g52495__7344(.A (n_284), .B (n_59), .C (r770[4]), .Y (n_454));
  AOI21X2M g52496__1840(.A0 (n_103), .A1 (r1200[2]), .B0 (n_249), .Y
       (n_453));
  OAI2B2X1M g52497__5019(.A0 (r1336[10]), .A1N (r1477[10]), .B0 (n_86),
       .B1 (r1336[9]), .Y (n_452));
  OAI2B2X1M g52498__1857(.A0 (r1336[15]), .A1N (r1633[15]), .B0 (n_56),
       .B1 (r1336[14]), .Y (n_449));
  AOI22X1M g52499__9906(.A0 (n_53), .A1 (r1633[3]), .B0 (n_64), .B1
       (r1633[2]), .Y (n_448));
  AOI21X2M g52500__8780(.A0 (n_98), .A1 (r770[6]), .B0 (n_205), .Y
       (n_447));
  AOI21X2M g52501__4296(.A0 (n_91), .A1 (r852[2]), .B0 (n_257), .Y
       (n_446));
  AOI21BX2M g52502__3772(.A0 (r770[10]), .A1 (n_54), .B0N (n_361), .Y
       (n_445));
  OA21X2M g52503__1474(.A0 (n_58), .A1 (r1336[6]), .B0 (n_155), .Y
       (n_444));
  AOI21BX2M g52504__4547(.A0 (r941[6]), .A1 (n_98), .B0N (n_389), .Y
       (n_443));
  AOI2B1X1M g52505__9682(.A0 (r1477[6]), .A1N (r1633[6]), .B0 (n_215),
       .Y (n_442));
  AOI2B1X1M g52506__2683(.A0 (r1336[6]), .A1N (r1633[6]), .B0 (n_214),
       .Y (n_441));
  OA21X2M g52507__1309(.A0 (n_84), .A1 (r852[10]), .B0 (n_359), .Y
       (n_440));
  XNOR2X2M g52508__6877(.A (state[1]), .B (state[0]), .Y (n_439));
  INVX1M g52509(.A (n_405), .Y (n_406));
  INVX2M g52510(.A (n_396), .Y (n_397));
  CLKINVX2M g52511(.A (n_372), .Y (n_373));
  CLKINVX2M g52514(.A (n_365), .Y (n_366));
  CLKINVX2M g52515(.A (n_353), .Y (n_354));
  CLKINVX2M g52516(.A (n_330), .Y (n_331));
  INVX1M g52518(.A (n_298), .Y (n_297));
  CLKINVX2M g52519(.A (n_295), .Y (n_294));
  INVX2M g52520(.A (n_291), .Y (n_292));
  CLKINVX2M g52521(.A (n_290), .Y (n_289));
  INVX2M g52522(.A (n_278), .Y (n_279));
  CLKINVX2M g52523(.A (n_273), .Y (n_272));
  INVX1M g52524(.A (n_269), .Y (n_268));
  INVX2M g52525(.A (n_267), .Y (n_266));
  INVX2M g52526(.A (n_265), .Y (n_264));
  NOR2X2M g52527__2900(.A (n_50), .B (r1336[1]), .Y (n_263));
  NAND2X2M g52528__2391(.A (n_50), .B (r1633[0]), .Y (n_262));
  NOR2X2M g52529__7675(.A (n_44), .B (high_mag[9]), .Y (n_261));
  NAND2BX2M g52530__7118(.AN (r852[7]), .B (r770[7]), .Y (n_417));
  NAND2X2M g52531__8757(.A (n_59), .B (r770[4]), .Y (n_416));
  NAND2BX2M g52532__1786(.AN (r852[9]), .B (r770[9]), .Y (n_415));
  NOR2X2M g52533__5953(.A (n_54), .B (r770[10]), .Y (n_414));
  NAND2X2M g52534__5703(.A (n_37), .B (low_mag[8]), .Y (n_413));
  NOR2BX2M g52535__7114(.AN (r941[11]), .B (r852[11]), .Y (n_412));
  NOR2BX2M g52536__5266(.AN (r852[9]), .B (r770[9]), .Y (n_411));
  AND2X2M g52537__2250(.A (n_58), .B (r1633[6]), .Y (n_410));
  NOR2X2M g52538__6083(.A (n_105), .B (r1633[3]), .Y (n_409));
  NAND2BX2M g52539__2703(.AN (r941[15]), .B (r770[15]), .Y (n_408));
  NOR2X2M g52540__5795(.A (n_102), .B (r941[11]), .Y (n_407));
  CLKNAND2X2M g52541__7344(.A (n_60), .B (r941[3]), .Y (n_405));
  NOR2X2M g52542__1840(.A (n_70), .B (r770[14]), .Y (n_404));
  NOR2BX2M g52543__5019(.AN (r1336[11]), .B (r1200[11]), .Y (n_403));
  NAND2BX2M g52544__1857(.AN (r1336[10]), .B (r1200[10]), .Y (n_402));
  NOR2X2M g52545__9906(.A (n_72), .B (r852[4]), .Y (n_401));
  NOR2X2M g52546__8780(.A (n_85), .B (r941[6]), .Y (n_400));
  CLKNAND2X2M g52547__4296(.A (n_81), .B (r941[15]), .Y (n_399));
  NAND2BX2M g52548__3772(.AN (r1477[11]), .B (r1336[11]), .Y (n_398));
  NAND2BX2M g52549__1474(.AN (r1633[8]), .B (r1477[8]), .Y (n_396));
  NAND2X2M g52550__4547(.A (high[0]), .B (high[1]), .Y (n_395));
  NOR2BX2M g52551__9682(.AN (r941[4]), .B (r770[4]), .Y (n_394));
  NOR2BX2M g52552__2683(.AN (r1477[15]), .B (r1336[15]), .Y (n_393));
  NAND2X2M g52553__1309(.A (n_87), .B (r770[8]), .Y (n_392));
  NAND2BX2M g52554__6877(.AN (low_mag[7]), .B (high_mag[9]), .Y
       (n_391));
  NAND2X2M g52555__2900(.A (n_103), .B (r1633[2]), .Y (n_390));
  CLKNAND2X2M g52556__2391(.A (n_83), .B (r941[7]), .Y (n_389));
  NOR2BX2M g52557__7675(.AN (r1633[12]), .B (r1200[12]), .Y (n_388));
  NOR2X2M g52558__7118(.A (n_85), .B (r697[6]), .Y (n_387));
  NOR2BX2M g52559__8757(.AN (r1336[7]), .B (r1200[7]), .Y (n_386));
  NAND2BX2M g52560__1786(.AN (r1633[9]), .B (r1477[9]), .Y (n_385));
  NOR2X2M g52561__5953(.A (high_mag[7]), .B (high_mag[6]), .Y (n_384));
  NOR2X2M g52562__5703(.A (n_54), .B (r852[10]), .Y (n_383));
  NOR2X2M g52563__7114(.A (n_93), .B (r852[11]), .Y (n_382));
  NAND2BX2M g52564__5266(.AN (r852[4]), .B (r697[4]), .Y (n_381));
  NOR2X2M g52565__2250(.A (n_106), .B (r852[14]), .Y (n_380));
  CLKNAND2X2M g52566__6083(.A (n_93), .B (r852[11]), .Y (n_379));
  CLKNAND2X2M g52567__2703(.A (n_87), .B (r941[8]), .Y (n_378));
  NAND2BX2M g52568__5795(.AN (r1633[7]), .B (r1200[7]), .Y (n_377));
  NAND2BX2M g52569__7344(.AN (r941[9]), .B (r852[9]), .Y (n_376));
  NOR2X2M g52570__1840(.A (high_mag[4]), .B (high_mag[5]), .Y (n_375));
  AND2X2M g52571__5019(.A (n_89), .B (r852[2]), .Y (n_374));
  NOR2BX2M g52572__1857(.AN (r1336[4]), .B (r1633[4]), .Y (n_372));
  NAND2BX2M g52573__9906(.AN (r1200[4]), .B (r1336[4]), .Y (n_371));
  NAND2BX2M g52574__8780(.AN (r1477[6]), .B (r1336[6]), .Y (n_370));
  NOR2BX2M g52575__4296(.AN (r852[10]), .B (r770[10]), .Y (n_369));
  CLKNAND2X2M g52576__3772(.A (n_59), .B (r941[4]), .Y (n_368));
  NAND2BX2M g52577__1474(.AN (high_mag[11]), .B (low_mag[13]), .Y
       (n_367));
  NAND2BX2M g52578__4547(.AN (r1336[4]), .B (r1200[4]), .Y (n_365));
  NAND2BX2M g52579__9682(.AN (r1477[15]), .B (r1200[15]), .Y (n_364));
  NAND2BX2M g52580__2683(.AN (r852[2]), .B (r770[2]), .Y (n_363));
  NAND2BX2M g52581__1309(.AN (r852[8]), .B (r941[8]), .Y (n_362));
  NAND2X2M g52582__6877(.A (n_93), .B (r770[11]), .Y (n_361));
  CLKNAND2X2M g52583__2900(.A (n_97), .B (r1336[14]), .Y (n_360));
  NAND2BX2M g52584__2391(.AN (r852[11]), .B (r770[11]), .Y (n_359));
  NOR2BX2M g52585__7675(.AN (r1477[10]), .B (r1633[10]), .Y (n_358));
  NOR2BX2M g52586__7118(.AN (r852[15]), .B (r941[15]), .Y (n_357));
  CLKNAND2X2M g52587__8757(.A (n_89), .B (r941[2]), .Y (n_356));
  NOR2X2M g52588__1786(.A (n_90), .B (r941[7]), .Y (n_355));
  NOR2X2M g52589__5953(.A (n_53), .B (r1336[3]), .Y (n_353));
  NOR2BX2M g52590__5703(.AN (r1336[2]), .B (r1633[2]), .Y (n_352));
  NAND2BX2M g52591__7114(.AN (r1477[10]), .B (r1633[10]), .Y (n_351));
  NOR2BX2M g52592__5266(.AN (r1200[4]), .B (r1477[4]), .Y (n_350));
  CLKNAND2X2M g52593__2250(.A (n_56), .B (r1336[14]), .Y (n_349));
  NOR2BX2M g52594__6083(.AN (r1200[8]), .B (r1633[8]), .Y (n_348));
  NOR2BX2M g52595__2703(.AN (r1336[15]), .B (r1200[15]), .Y (n_347));
  AND2X2M g52596__5795(.A (n_64), .B (r1336[2]), .Y (n_346));
  NOR2X2M g52597__7344(.A (n_82), .B (r697[2]), .Y (n_345));
  NOR2BX2M g52598__1840(.AN (r1633[13]), .B (r1336[13]), .Y (n_344));
  NOR2BX2M g52599__5019(.AN (r1477[7]), .B (r1200[7]), .Y (n_343));
  NOR2BX2M g52600__1857(.AN (r1633[3]), .B (r1477[3]), .Y (n_342));
  NAND2X2M g52601__9906(.A (n_86), .B (r1336[9]), .Y (n_341));
  NOR2BX2M g52602__8780(.AN (r1336[9]), .B (r1200[9]), .Y (n_340));
  NAND2BX2M g52603__4296(.AN (r1200[15]), .B (r1633[15]), .Y (n_339));
  NOR2X2M g52604__3772(.A (n_105), .B (r1336[3]), .Y (n_338));
  NOR2X2M g52605__1474(.A (n_97), .B (r1633[14]), .Y (n_337));
  NOR2X2M g52606__4547(.A (n_100), .B (r1200[5]), .Y (n_336));
  NOR2X2M g52607__9682(.A (n_106), .B (r941[14]), .Y (n_335));
  NAND2X2M g52608__2683(.A (state[1]), .B (state[3]), .Y (n_334));
  NOR2X2M g52609__1309(.A (n_65), .B (r941[13]), .Y (n_333));
  NAND2X2M g52610__6877(.A (n_63), .B (r1200[12]), .Y (n_332));
  NOR2X2M g52611__2900(.A (n_58), .B (r1477[6]), .Y (n_330));
  NAND2BX2M g52612__2391(.AN (r852[7]), .B (r697[7]), .Y (n_329));
  NOR2X2M g52613__7675(.A (address[1]), .B (address[0]), .Y (n_328));
  NAND2BX2M g52614__7118(.AN (r852[15]), .B (r941[15]), .Y (n_327));
  NOR2BX2M g52615__8757(.AN (address[0]), .B (address[1]), .Y (n_326));
  AND2X2M g52616__1786(.A (address[1]), .B (address[0]), .Y (n_325));
  NOR2X2M g52617__5953(.A (n_98), .B (r941[6]), .Y (n_324));
  NOR2X2M g52618__5703(.A (n_93), .B (r770[11]), .Y (n_323));
  NAND2BX2M g52619__7114(.AN (r1336[2]), .B (r1200[2]), .Y (n_322));
  NOR2BX2M g52620__5266(.AN (r1336[6]), .B (r1200[6]), .Y (n_321));
  NAND2BX2M g52621__2250(.AN (r1336[2]), .B (r1633[2]), .Y (n_320));
  NOR2X2M g52622__6083(.A (n_67), .B (r770[13]), .Y (n_318));
  NOR2X2M g52623__2703(.A (n_103), .B (r1633[2]), .Y (n_317));
  NAND2X2M g52624__5795(.A (n_53), .B (r1336[3]), .Y (n_316));
  NAND2BX2M g52625__7344(.AN (r1200[7]), .B (r1633[7]), .Y (n_315));
  NOR2X2M g52626__1840(.A (n_71), .B (r941[8]), .Y (n_314));
  NOR2BX2M g52627__5019(.AN (r1633[11]), .B (r1336[11]), .Y (n_313));
  NAND2BX2M g52628__1857(.AN (r941[11]), .B (r852[11]), .Y (n_312));
  NAND2X2M g52629__9906(.A (n_94), .B (r770[3]), .Y (n_311));
  NAND2X2M g52630__8780(.A (n_99), .B (r852[12]), .Y (n_310));
  NOR2BX2M g52631__4296(.AN (r1477[7]), .B (r1336[7]), .Y (n_309));
  NOR2X2M g52632__3772(.A (n_93), .B (r941[11]), .Y (n_308));
  NOR2BX2M g52633__1474(.AN (r852[4]), .B (r770[4]), .Y (n_307));
  NAND2BX2M g52634__4547(.AN (r941[14]), .B (r852[14]), .Y (n_306));
  NOR2BX2M g52635__9682(.AN (r852[8]), .B (r697[8]), .Y (n_305));
  NOR2BX2M g52636__2683(.AN (r1336[4]), .B (r1477[4]), .Y (n_304));
  NOR2X2M g52637__1309(.A (n_103), .B (r1336[2]), .Y (n_303));
  NOR2BX2M g52638__6877(.AN (high_mag[2]), .B (low_mag[0]), .Y (n_302));
  NOR2BX2M g52639__2900(.AN (r1477[14]), .B (r1200[14]), .Y (n_301));
  NOR2X2M g52640__2391(.A (n_96), .B (r1477[5]), .Y (n_300));
  NAND2BX2M g52641__7675(.AN (r1477[11]), .B (r1633[11]), .Y (n_299));
  NAND2BX2M g52642__7118(.AN (r852[9]), .B (r941[9]), .Y (n_298));
  NOR2X2M g52643__8757(.A (n_61), .B (r1477[5]), .Y (n_296));
  NAND2BX2M g52644__1786(.AN (high[0]), .B (low[1]), .Y (n_295));
  NOR2BX2M g52645__5953(.AN (r1477[11]), .B (r1633[11]), .Y (n_293));
  NOR2X2M g52646__5703(.A (n_100), .B (r1633[5]), .Y (n_291));
  NOR2X2M g52647__7114(.A (n_57), .B (r697[15]), .Y (n_290));
  NOR2X2M g52648__5266(.A (n_100), .B (r1477[5]), .Y (n_288));
  NOR2X2M g52649__2250(.A (n_83), .B (r941[7]), .Y (n_287));
  NOR2X2M g52650__6083(.A (state[3]), .B (reset), .Y (n_286));
  NOR2X2M g52651__2703(.A (n_62), .B (r852[14]), .Y (n_285));
  NOR2X2M g52652__5795(.A (n_88), .B (r697[5]), .Y (n_284));
  NAND2BX2M g52653__7344(.AN (r1477[6]), .B (r1633[6]), .Y (n_283));
  NOR2BX2M g52654__1840(.AN (r852[5]), .B (r941[5]), .Y (n_282));
  OR2X2M g52655__5019(.A (high_mag[15]), .B (high_mag[14]), .Y (n_281));
  NOR2X2M g52656__1857(.A (n_62), .B (r770[14]), .Y (n_280));
  NAND2X2M g52657__9906(.A (n_80), .B (r941[5]), .Y (n_278));
  CLKNAND2X2M g52658__8780(.A (n_93), .B (r941[11]), .Y (n_277));
  NOR2BX2M g52659__4296(.AN (r1200[15]), .B (r1633[15]), .Y (n_276));
  NOR2X2M g52660__3772(.A (n_80), .B (r941[5]), .Y (n_275));
  NAND2BX2M g52661__1474(.AN (high[1]), .B (high[0]), .Y (n_274));
  NOR2X2M g52662__4547(.A (state[2]), .B (state[3]), .Y (n_273));
  NAND2BX2M g52663__9682(.AN (r770[0]), .B (n_51), .Y (n_271));
  NAND2X2M g52664__2683(.A (r1336[0]), .B (r1336[1]), .Y (n_270));
  NOR2X2M g52665__1309(.A (n_33), .B (state[0]), .Y (n_269));
  NOR2X2M g52666__6877(.A (state[2]), .B (state[0]), .Y (n_267));
  NOR2X2M g52667__2900(.A (r1336[1]), .B (r1336[0]), .Y (n_265));
  INVX1M g52668(.A (n_254), .Y (n_255));
  INVX1M g52670(.A (n_208), .Y (n_209));
  INVX1M g52672(.A (n_177), .Y (n_178));
  CLKINVX2M g52674(.A (n_161), .Y (n_162));
  CLKINVX2M g52675(.A (n_150), .Y (n_149));
  CLKINVX2M g52676(.A (n_147), .Y (n_146));
  INVX2M g52677(.A (n_143), .Y (n_144));
  INVX2M g52679(.A (n_125), .Y (n_126));
  INVX2M g52680(.A (n_124), .Y (n_123));
  INVX2M g52681(.A (n_121), .Y (n_120));
  INVX2M g52682(.A (n_118), .Y (n_117));
  CLKINVX2M g52683(.A (n_116), .Y (n_115));
  INVX2M g52684(.A (n_114), .Y (n_113));
  NOR2X2M g52685__2391(.A (n_63), .B (r1633[12]), .Y (n_112));
  NAND2BX2M g52686__7675(.AN (r941[8]), .B (r852[8]), .Y (n_111));
  NOR2X2M g52687__7118(.A (out_p2[1]), .B (out_p2[2]), .Y (n_110));
  NOR2X2M g52688__8757(.A (n_74), .B (r852[12]), .Y (n_109));
  NOR2BX2M g52689__1786(.AN (r1477[12]), .B (r1200[12]), .Y (n_108));
  NAND2BX2M g52690__5953(.AN (low_mag[8]), .B (high_mag[10]), .Y
       (n_107));
  NOR2BX2M g52691__5703(.AN (r1633[9]), .B (r1477[9]), .Y (n_260));
  NAND2BX2M g52692__7114(.AN (r941[15]), .B (r697[15]), .Y (n_259));
  NOR2X2M g52693__5266(.A (n_87), .B (r852[8]), .Y (n_258));
  NOR2BX2M g52694__2250(.AN (r852[3]), .B (r697[3]), .Y (n_257));
  NAND2X2M g52695__6083(.A (n_95), .B (r1633[1]), .Y (n_256));
  NAND2BX2M g52696__2703(.AN (r852[5]), .B (r941[5]), .Y (n_254));
  NAND2BX2M g52697__5795(.AN (r1200[8]), .B (r1633[8]), .Y (n_253));
  CLKNAND2X2M g52698__7344(.A (n_102), .B (r852[11]), .Y (n_252));
  NOR2BX2M g52699__1840(.AN (r852[10]), .B (r941[10]), .Y (n_251));
  NAND2BX2M g52700__5019(.AN (r1200[12]), .B (r1336[12]), .Y (n_250));
  NOR2X2M g52701__1857(.A (n_53), .B (r1477[3]), .Y (n_249));
  CLKNAND2X2M g52702__9906(.A (n_71), .B (r941[8]), .Y (n_248));
  NOR2X2M g52703__8780(.A (n_62), .B (r941[14]), .Y (n_247));
  NOR2BX2M g52704__4296(.AN (r941[10]), .B (r770[10]), .Y (n_246));
  NOR2BX2M g52705__3772(.AN (r1477[10]), .B (r1200[10]), .Y (n_245));
  NAND2X2M g52706__1474(.A (n_82), .B (r770[2]), .Y (n_244));
  NOR2BX2M g52707__4547(.AN (r1200[11]), .B (r1477[11]), .Y (n_243));
  NOR2X2M g52708__9682(.A (n_59), .B (r941[4]), .Y (n_242));
  NAND2BX2M g52709__2683(.AN (r1477[7]), .B (r1336[7]), .Y (n_241));
  NAND2BX2M g52710__1309(.AN (r941[8]), .B (r697[8]), .Y (n_240));
  CLKNAND2X2M g52711__6877(.A (n_71), .B (r697[8]), .Y (n_239));
  NOR2BX2M g52712__2900(.AN (r1200[11]), .B (r1336[11]), .Y (n_238));
  NOR2X2M g52713__2391(.A (n_80), .B (r770[5]), .Y (n_237));
  NOR2BX2M g52714__7675(.AN (r1633[9]), .B (r1200[9]), .Y (n_236));
  NOR2BX2M g52715__7118(.AN (r1477[15]), .B (r1633[15]), .Y (n_235));
  NAND2BX2M g52716__8757(.AN (high[0]), .B (high[1]), .Y (n_234));
  NAND2X2M g52717__1786(.A (n_105), .B (r1336[3]), .Y (n_233));
  NAND2BX2M g52718__5953(.AN (r852[12]), .B (r770[12]), .Y (n_232));
  NOR2BX2M g52719__5703(.AN (r852[3]), .B (r941[3]), .Y (n_231));
  NOR2X2M g52720__7114(.A (n_67), .B (r852[13]), .Y (n_230));
  NAND2BX2M g52721__5266(.AN (r1336[14]), .B (r1200[14]), .Y (n_229));
  OR2X2M g52722__2250(.A (low_mag[10]), .B (high_mag[12]), .Y (n_228));
  NAND2BX2M g52723__6083(.AN (r1633[12]), .B (r1200[12]), .Y (n_227));
  CLKNAND2X2M g52724__2703(.A (n_54), .B (r941[10]), .Y (n_226));
  NOR2BX2M g52725__5795(.AN (address[1]), .B (address[0]), .Y (n_225));
  CLKNAND2X2M g52726__7344(.A (n_62), .B (r770[14]), .Y (n_224));
  NAND2BX2M g52727__1840(.AN (r1200[13]), .B (r1633[13]), .Y (n_223));
  NOR2BX2M g52728__5019(.AN (r1336[11]), .B (r1633[11]), .Y (n_222));
  NOR2BX2M g52729__1857(.AN (r1633[7]), .B (r1336[7]), .Y (n_221));
  NOR2BX2M g52730__9906(.AN (r1200[9]), .B (r1336[9]), .Y (n_220));
  CLKNAND2X2M g52731__8780(.A (n_80), .B (r852[5]), .Y (n_219));
  OR2X2M g52732__4296(.A (high_mag[12]), .B (low_mag[14]), .Y (n_218));
  NAND2BX2M g52733__3772(.AN (r1477[1]), .B (r1200[1]), .Y (n_217));
  NAND2BX2M g52734__1474(.AN (r1200[10]), .B (r1336[10]), .Y (n_216));
  NOR2BX2M g52735__4547(.AN (r1477[7]), .B (r1633[7]), .Y (n_215));
  NOR2BX2M g52736__9682(.AN (r1336[7]), .B (r1633[7]), .Y (n_214));
  NOR2BX2M g52737__2683(.AN (r852[13]), .B (r941[13]), .Y (n_213));
  NAND2BX2M g52738__1309(.AN (r1200[10]), .B (r1633[10]), .Y (n_212));
  NOR2BX2M g52739__6877(.AN (r1200[11]), .B (r1633[11]), .Y (n_211));
  NOR2X2M g52740__2900(.A (n_43), .B (high_mag[10]), .Y (n_210));
  NAND2BX2M g52741__2391(.AN (r1477[7]), .B (r1200[7]), .Y (n_208));
  NOR2X2M g52742__7675(.A (high[2]), .B (low[2]), .Y (n_207));
  NAND2BX2M g52743__7118(.AN (r941[10]), .B (r697[10]), .Y (n_206));
  NOR2X2M g52744__8757(.A (n_90), .B (r697[7]), .Y (n_205));
  CLKNAND2X2M g52745__1786(.A (n_73), .B (r1200[8]), .Y (n_204));
  NOR2X2M g52746__5953(.A (n_36), .B (high_mag[1]), .Y (n_203));
  NAND2BX2M g52747__5703(.AN (r1633[4]), .B (r1200[4]), .Y (n_202));
  NAND2BX2M g52748__7114(.AN (r852[5]), .B (r770[5]), .Y (n_201));
  NOR2X2M g52749__5266(.A (n_73), .B (r1200[8]), .Y (n_200));
  NAND2BX2M g52750__2250(.AN (r1336[4]), .B (r1633[4]), .Y (n_199));
  NOR2BX2M g52751__6083(.AN (r1633[15]), .B (r1477[15]), .Y (n_198));
  CLKNAND2X2M g52752__2703(.A (n_83), .B (r852[7]), .Y (n_197));
  NOR2X2M g52753__5795(.A (n_104), .B (r697[3]), .Y (n_196));
  NOR2X2M g52754__7344(.A (n_64), .B (r1633[2]), .Y (n_195));
  NAND2BX2M g52755__1840(.AN (r1336[4]), .B (r1477[4]), .Y (n_194));
  NAND2BX2M g52756__5019(.AN (low_mag[9]), .B (high_mag[11]), .Y
       (n_193));
  NAND2BX2M g52757__1857(.AN (r1477[1]), .B (r1633[1]), .Y (n_192));
  NOR2BX2M g52758__9906(.AN (r1633[3]), .B (r1336[3]), .Y (n_191));
  NAND2BX2M g52759__8780(.AN (r1477[8]), .B (r1633[8]), .Y (n_190));
  NAND2X2M g52760__4296(.A (n_57), .B (r941[15]), .Y (n_189));
  NOR2BX2M g52761__3772(.AN (r941[4]), .B (r852[4]), .Y (n_188));
  NOR2BX2M g52762__1474(.AN (r1477[11]), .B (r1200[11]), .Y (n_187));
  NAND2BX2M g52763__4547(.AN (r1633[3]), .B (r1336[3]), .Y (n_186));
  NOR2BX2M g52764__9682(.AN (r852[4]), .B (r941[4]), .Y (n_185));
  NOR2BX2M g52765__2683(.AN (r1633[4]), .B (r1200[4]), .Y (n_184));
  NOR2BX2M g52766__1309(.AN (r852[7]), .B (r770[7]), .Y (n_183));
  NOR2BX2M g52767__6877(.AN (r1336[13]), .B (r1200[13]), .Y (n_182));
  NOR2BX2M g52768__2900(.AN (r1477[13]), .B (r1200[13]), .Y (n_181));
  NOR2BX2M g52769__2391(.AN (r1336[10]), .B (r1477[10]), .Y (n_180));
  NOR2X2M g52770__7675(.A (n_67), .B (r941[13]), .Y (n_179));
  CLKNAND2X2M g52771__7118(.A (n_92), .B (r697[9]), .Y (n_177));
  NAND2BX2M g52772__8757(.AN (r852[7]), .B (r941[7]), .Y (n_176));
  NOR2BX2M g52773__1786(.AN (r941[11]), .B (r770[11]), .Y (n_175));
  NAND2X2M g52774__5953(.A (n_62), .B (r852[14]), .Y (n_174));
  NAND2BX2M g52775__5703(.AN (r941[5]), .B (r770[5]), .Y (n_173));
  NAND2BX2M g52776__7114(.AN (r852[10]), .B (r941[10]), .Y (n_172));
  NOR2X2M g52777__5266(.A (n_83), .B (r770[7]), .Y (n_171));
  NOR2X2M g52778__2250(.A (n_92), .B (r697[9]), .Y (n_170));
  NOR2X2M g52779__6083(.A (state[3]), .B (n_34), .Y (n_169));
  NOR2X2M g52780__2703(.A (n_94), .B (r941[3]), .Y (n_168));
  NOR2BX2M g52781__5795(.AN (r852[5]), .B (r770[5]), .Y (n_167));
  NOR2BX2M g52782__7344(.AN (r852[4]), .B (r697[4]), .Y (n_166));
  NOR2BX2M g52783__1840(.AN (r941[5]), .B (r770[5]), .Y (n_165));
  NAND2X2M g52784__5019(.A (n_96), .B (r1633[5]), .Y (n_164));
  NOR2BX2M g52785__1857(.AN (r1633[11]), .B (r1200[11]), .Y (n_163));
  NOR2X2M g52786__9906(.A (n_86), .B (r1200[9]), .Y (n_161));
  NOR2X2M g52787__8780(.A (n_96), .B (r1633[5]), .Y (n_160));
  NOR2BX2M g52788__4296(.AN (r941[7]), .B (r770[7]), .Y (n_159));
  NOR2BX2M g52789__3772(.AN (r1477[1]), .B (r1633[1]), .Y (n_158));
  NOR2BX2M g52790__1474(.AN (r1336[15]), .B (r1477[15]), .Y (n_157));
  NAND2X2M g52791__4547(.A (n_82), .B (r697[2]), .Y (n_156));
  NAND2BX2M g52792__9682(.AN (r1336[7]), .B (r1200[7]), .Y (n_155));
  NAND2BX2M g52793__2683(.AN (r1200[4]), .B (r1477[4]), .Y (n_154));
  NAND2BX2M g52794__1309(.AN (r852[15]), .B (r770[15]), .Y (n_153));
  NOR2X2M g52795__6877(.A (n_81), .B (r852[15]), .Y (n_152));
  NAND2BX2M g52796__2900(.AN (r1633[13]), .B (r1200[13]), .Y (n_151));
  NAND2BX2M g52797__2391(.AN (r1633[9]), .B (r1200[9]), .Y (n_150));
  NOR2BX2M g52798__7675(.AN (r1336[15]), .B (r1633[15]), .Y (n_148));
  CLKNAND2X2M g52799__7118(.A (n_92), .B (r941[9]), .Y (n_147));
  CLKNAND2X2M g52800__8757(.A (n_100), .B (r1633[5]), .Y (n_145));
  NAND2X2M g52801__1786(.A (n_46), .B (low_mag[9]), .Y (n_143));
  NAND2X2M g52802__5953(.A (n_57), .B (r697[15]), .Y (n_142));
  NAND2BX2M g52803__5703(.AN (r1336[11]), .B (r1477[11]), .Y (n_141));
  NAND2BX2M g52804__7114(.AN (r1477[7]), .B (r1633[7]), .Y (n_140));
  NAND2X2M g52805__5266(.A (n_57), .B (r852[15]), .Y (n_139));
  NAND2X2M g52806__2250(.A (n_65), .B (r852[13]), .Y (n_138));
  NOR2BX2M g52807__6083(.AN (r1200[13]), .B (r1336[13]), .Y (n_137));
  NOR2BX2M g52808__2703(.AN (r1200[10]), .B (r1633[10]), .Y (n_136));
  NOR2X2M g52809__5795(.A (n_80), .B (r852[5]), .Y (n_135));
  NOR2BX2M g52810__7344(.AN (r1200[15]), .B (r1336[15]), .Y (n_134));
  NOR2BX2M g52811__1840(.AN (r852[15]), .B (r697[15]), .Y (n_133));
  NAND2X2M g52812__5019(.A (state[3]), .B (n_33), .Y (n_132));
  AND2X2M g52813__1857(.A (n_42), .B (state[3]), .Y (n_131));
  NOR2BX2M g52814__9906(.AN (r1477[15]), .B (r1200[15]), .Y (n_130));
  NOR2BX2M g52815__8780(.AN (r852[7]), .B (r941[7]), .Y (n_129));
  NOR2X2M g52816__4296(.A (n_66), .B (r941[9]), .Y (n_128));
  NOR2X2M g52817__3772(.A (n_66), .B (r852[9]), .Y (n_127));
  NOR2X2M g52818__1474(.A (n_65), .B (r852[13]), .Y (n_125));
  AND2X2M g52819__4547(.A (r697[0]), .B (r697[1]), .Y (n_124));
  NAND2X2M g52820__9682(.A (state[3]), .B (state[2]), .Y (n_122));
  NOR2X2M g52821__2683(.A (r697[1]), .B (r697[0]), .Y (n_121));
  NOR2X2M g52822__1309(.A (state[1]), .B (state[3]), .Y (n_119));
  NAND2X2M g52823__6877(.A (state[2]), .B (state[0]), .Y (n_118));
  AND2X2M g52824__2900(.A (n_33), .B (state[0]), .Y (n_116));
  NAND2X2M g52825__2391(.A (r770[0]), .B (r770[1]), .Y (n_114));
  INVX2M g52831(.A (r770[14]), .Y (n_106));
  INVX2M g52832(.A (r1477[3]), .Y (n_105));
  INVX2M g52833(.A (r941[3]), .Y (n_104));
  INVX2M g52834(.A (r1477[2]), .Y (n_103));
  INVX2M g52835(.A (r770[11]), .Y (n_102));
  INVX2M g52836(.A (r941[12]), .Y (n_101));
  INVX2M g52837(.A (r1336[5]), .Y (n_100));
  INVX2M g52838(.A (r770[12]), .Y (n_99));
  INVX2M g52839(.A (r697[6]), .Y (n_98));
  INVX2M g52840(.A (r1200[14]), .Y (n_97));
  INVX2M g52841(.A (r1200[5]), .Y (n_96));
  INVX2M g52842(.A (r1200[1]), .Y (n_95));
  INVX2M g52843(.A (r697[3]), .Y (n_94));
  INVX2M g52844(.A (r697[11]), .Y (n_93));
  INVX2M g52845(.A (r770[9]), .Y (n_92));
  INVX2M g52846(.A (r697[2]), .Y (n_91));
  INVX2M g52847(.A (r770[7]), .Y (n_90));
  INVX2M g52848(.A (r770[2]), .Y (n_89));
  INVX2M g52849(.A (r770[5]), .Y (n_88));
  INVX2M g52850(.A (r697[8]), .Y (n_87));
  INVX2M g52851(.A (r1477[9]), .Y (n_86));
  INVX2M g52852(.A (r852[6]), .Y (n_85));
  INVX2M g52853(.A (r770[10]), .Y (n_84));
  INVX2M g52854(.A (r697[7]), .Y (n_83));
  INVX2M g52855(.A (r941[2]), .Y (n_82));
  INVX2M g52856(.A (r697[15]), .Y (n_81));
  INVX2M g52857(.A (r697[5]), .Y (n_80));
  INVX2M g52858(.A (r1477[0]), .Y (n_79));
  INVX2M g52859(.A (address[3]), .Y (n_78));
  INVX2M g52860(.A (r1336[1]), .Y (n_77));
  INVX2M g52861(.A (r697[1]), .Y (n_76));
  CLKINVX2M g52863(.A (reset), .Y (n_75));
  INVX2M g52872(.A (r697[12]), .Y (n_74));
  INVX2M g52873(.A (r1336[8]), .Y (n_73));
  INVX2M g52874(.A (r770[4]), .Y (n_72));
  INVX2M g52875(.A (r770[8]), .Y (n_71));
  INVX2M g52876(.A (r852[14]), .Y (n_70));
  INVX2M g52877(.A (r770[6]), .Y (n_69));
  INVX2M g52878(.A (address[2]), .Y (n_68));
  INVX2M g52879(.A (r697[13]), .Y (n_67));
  INVX2M g52880(.A (r697[9]), .Y (n_66));
  INVX2M g52881(.A (r770[13]), .Y (n_65));
  INVX2M g52882(.A (r1200[2]), .Y (n_64));
  INVX2M g52883(.A (r1336[12]), .Y (n_63));
  INVX2M g52884(.A (r697[14]), .Y (n_62));
  INVX2M g52885(.A (r1633[5]), .Y (n_61));
  INVX2M g52886(.A (r770[3]), .Y (n_60));
  INVX2M g52887(.A (r697[4]), .Y (n_59));
  INVX2M g52888(.A (r1200[6]), .Y (n_58));
  INVX2M g52889(.A (r770[15]), .Y (n_57));
  INVX2M g52890(.A (r1633[14]), .Y (n_56));
  INVX2M g52891(.A (r852[1]), .Y (n_55));
  INVX2M g52892(.A (r697[10]), .Y (n_54));
  INVX2M g52893(.A (r1200[3]), .Y (n_53));
  INVX2M g52894(.A (r852[0]), .Y (n_52));
  INVX2M g52895(.A (r770[1]), .Y (n_51));
  INVX2M g52896(.A (r1200[0]), .Y (n_50));
  DFFX1M gt_reg(.CK (clk), .D (n_1104), .Q (gt), .QN (n_34));
  DFFRX1M \high_mag_reg[3] (.RN (n_75), .CK (clk), .D (n_1020), .Q
       (high_mag[3]), .QN (n_41));
  DFFRX1M \high_mag_reg[6] (.RN (n_75), .CK (clk), .D (n_1012), .Q
       (high_mag[6]), .QN (n_37));
  DFFRX1M \high_mag_reg[7] (.RN (n_75), .CK (clk), .D (n_1011), .Q
       (high_mag[7]), .QN (n_46));
  DFFRX1M \high_mag_reg[8] (.RN (n_75), .CK (clk), .D (n_1010), .Q
       (high_mag[8]), .QN (n_47));
  DFFRX1M \high_mag_reg[9] (.RN (n_75), .CK (clk), .D (n_1009), .Q
       (high_mag[9]), .QN (n_39));
  DFFRX1M \high_mag_reg[10] (.RN (n_75), .CK (clk), .D (n_1008), .Q
       (high_mag[10]), .QN (n_40));
  DFFRX1M \low_mag_reg[2] (.RN (n_75), .CK (clk), .D (n_979), .Q
       (low_mag[2]), .QN (n_38));
  DFFRX1M \low_mag_reg[3] (.RN (n_75), .CK (clk), .D (n_978), .Q
       (low_mag[3]), .QN (n_36));
  DFFRX1M \low_mag_reg[11] (.RN (n_75), .CK (clk), .D (n_982), .Q
       (low_mag[11]), .QN (n_44));
  DFFRX1M \low_mag_reg[12] (.RN (n_75), .CK (clk), .D (n_983), .Q
       (low_mag[12]), .QN (n_43));
  DFFRX1M \low_mag_reg[13] (.RN (n_75), .CK (clk), .D (n_984), .Q
       (low_mag[13]), .QN (n_45));
  DFFRX1MTH \state_reg[1] (.RN (n_75), .CK (clk), .D (n_718), .Q
       (state[1]), .QN (n_42));
  DFFRX1MTH \state_reg[2] (.RN (n_75), .CK (clk), .D (n_1052), .Q
       (state[2]), .QN (n_33));
  BUFX2M drc_bufs52902(.A (n_658), .Y (n_32));
  BUFX2M drc_bufs52908(.A (n_656), .Y (n_31));
  BUFX2M drc_bufs52914(.A (n_593), .Y (n_30));
  BUFX2M drc_bufs52920(.A (n_594), .Y (n_29));
  BUFX2M drc_bufs52927(.A (n_595), .Y (n_28));
  BUFX2M drc_bufs52932(.A (n_651), .Y (n_27));
  BUFX2M drc_bufs52938(.A (n_652), .Y (n_26));
  BUFX2M drc_bufs52944(.A (n_653), .Y (n_25));
  BUFX2M drc_bufs52950(.A (n_654), .Y (n_24));
  BUFX2M drc_bufs52956(.A (n_655), .Y (n_23));
  BUFX2M drc_bufs52963(.A (n_660), .Y (n_22));
  BUFX2M drc_bufs52969(.A (n_48), .Y (n_21));
  BUFX2M drc_bufs52975(.A (n_49), .Y (n_20));
  BUFX2M drc_bufs52981(.A (n_661), .Y (n_19));
  BUFX2M drc_bufs52987(.A (n_659), .Y (n_18));
  BUFX2M drc_bufs52993(.A (n_757), .Y (n_17));
  BUFX2M drc_bufs52998(.A (n_939), .Y (n_16));
  BUFX2M drc_bufs53004(.A (n_592), .Y (n_15));
  AND2X2M g2__7675(.A (n_616), .B (n_713), .Y (n_14));
  AO2B2X1M g53034__7118(.A0 (high[1]), .A1N (n_731), .B0 (n_774), .B1
       (n_693), .Y (n_13));
  OA21X2M g53035__8757(.A0 (n_520), .A1 (n_235), .B0 (n_686), .Y
       (n_12));
  OAI2B2X1M g53036__1786(.A0 (n_728), .A1N (n_670), .B0 (n_777), .B1
       (n_248), .Y (n_11));
  AO2B2BX2M g53037__5953(.A0 (r697[0]), .A1N (n_659), .B0 (r770[0]),
       .B1N (n_656), .Y (n_10));
  OA21X2M g53038__5703(.A0 (n_465), .A1 (n_393), .B0 (n_620), .Y (n_9));
  OAI21BX1M g53039__7114(.A0 (low_mag[10]), .A1 (low_mag[11]), .B0N
       (n_526), .Y (n_8));
  NOR2BX2M g53040__5266(.AN (n_475), .B (n_285), .Y (n_7));
  OAI21BX1M g53041__2250(.A0 (n_179), .A1 (n_247), .B0N (n_458), .Y
       (n_6));
  NAND4BBX1M g53042__6083(.AN (n_304), .BN (n_288), .C (n_241), .D
       (n_370), .Y (n_5));
  NOR3BX2M g53043__2703(.AN (n_368), .B (n_279), .C (n_196), .Y (n_4));
  AOI2B1X1M g53044__5795(.A0 (n_1047), .A1N (n_200), .B0 (n_220), .Y
       (n_3));
  NOR2BX2M g53045__7344(.AN (n_172), .B (n_412), .Y (n_2));
  OAI2B1X2M g53046__1840(.A0 (n_232), .A1N (n_138), .B0 (n_126), .Y
       (n_1));
  NAND2BX2M g53047__5019(.AN (n_10), .B (n_902), .Y (n_0));
  OAI21X2M g2(.A0 (n_74), .A1 (r770[12]), .B0 (n_1129), .Y (n_1130));
  NOR3BX2M g3(.AN (n_142), .B (n_280), .C (n_318), .Y (n_1129));
endmodule

module test_control(m_rcc_clk, m_digit_clk, m_spi_clk, m_ram_clk,
     m_dsram_clk, m_clk, clk, rcc_clk, digit_clk, spi_clk, ram_clk,
     dsram_clk, scan_clk, test_mode);
  input clk, rcc_clk, digit_clk, spi_clk, ram_clk, dsram_clk, scan_clk,
       test_mode;
  output m_rcc_clk, m_digit_clk, m_spi_clk, m_ram_clk, m_dsram_clk,
       m_clk;
  wire clk, rcc_clk, digit_clk, spi_clk, ram_clk, dsram_clk, scan_clk,
       test_mode;
  wire m_rcc_clk, m_digit_clk, m_spi_clk, m_ram_clk, m_dsram_clk, m_clk;
  wire n_0;
  OAI2B1XLM g63__1857(.A0 (test_mode), .A1N (rcc_clk), .B0 (n_0), .Y
       (m_rcc_clk));
  OAI2B1XLM g64__9906(.A0 (test_mode), .A1N (dsram_clk), .B0 (n_0), .Y
       (m_dsram_clk));
  OAI2B1XLM g65__8780(.A0 (test_mode), .A1N (ram_clk), .B0 (n_0), .Y
       (m_ram_clk));
  OAI2B1XLM g66__4296(.A0 (test_mode), .A1N (digit_clk), .B0 (n_0), .Y
       (m_digit_clk));
  OAI2B1XLM g67__3772(.A0 (test_mode), .A1N (clk), .B0 (n_0), .Y
       (m_clk));
  OAI2B1XLM g68__1474(.A0 (test_mode), .A1N (spi_clk), .B0 (n_0), .Y
       (m_spi_clk));
  NAND2X1M g27__4547(.A (scan_clk), .B (test_mode), .Y (n_0));
endmodule

module dtmf_recvr_core(tdigit, tdigit_flag, reset, int,
     port_pad_data_out, port_pad_data_in, scan_clk, p_clk, p_rst,
     test_mode, scan_en, scan_in, scan_out, spi_data, spi_fs, refclk,
     vcop, vcom, pllrst, ibias, switch_en_out, Avdd, Avss, VSS,
     VDD_TDSPCore_R, VDD_AO);
  input reset, int, scan_clk, p_clk, p_rst, test_mode, scan_en,
       spi_data, spi_fs, refclk, pllrst, ibias;
  input [15:0] port_pad_data_in;
  input [2:0] scan_in;
  output [7:0] tdigit;
  output tdigit_flag, vcop, vcom, switch_en_out;
  output [15:0] port_pad_data_out;
  output [2:0] scan_out;
  inout Avdd, Avss, VSS, VDD_TDSPCore_R, VDD_AO;
  wire reset, int, scan_clk, p_clk, p_rst, test_mode, scan_en,
       spi_data, spi_fs, refclk, pllrst, ibias;
  wire [15:0] port_pad_data_in;
  wire [2:0] scan_in;
  wire [7:0] tdigit;
  wire tdigit_flag, vcop, vcom, switch_en_out;
  wire [15:0] port_pad_data_out;
  wire [2:0] scan_out;
  wire Avdd, Avss, VSS, VDD_TDSPCore_R, VDD_AO;
  wire [7:0] t_addrs;
  wire [15:0] tdsp_data_out;
  wire [15:0] RAM_128x16_TEST_INST_ramout;
  wire [7:0] ds_addrs;
  wire [15:0] ds_datain;
  wire [15:0] RAM_256x16_TEST_INST_ramout;
  wire [7:0] digit;
  wire [8:0] p_addrs;
  wire [15:0] rom_data;
  wire [31:0] TDSP_CORE_INST_opa;
  wire [2:0] port_address;
  wire [31:0] TDSP_CORE_INST_MPY_32_INST_ab_result;
  wire [31:0] TDSP_CORE_INST_mpy_result;
  wire [7:0] d_addrs;
  wire [7:0] upcm;
  wire [2:0] ARB_INST_next_state;
  wire [2:0] ARB_INST_present_state;
  wire [15:0] TDSP_CORE_INST_MPY_32_INST_ab_a;
  wire [31:0] TDSP_CORE_INST_opb;
  wire [15:0] TDSP_CORE_INST_MPY_32_INST_ab_b;
  wire [32:0] TDSP_CORE_INST_acc;
  wire [15:0] TDSP_CORE_INST_p_data_out;
  wire [15:0] TDSP_CORE_INST_port_data_out;
  wire [15:0] TDSP_CORE_INST_ar1;
  wire [15:0] TDSP_CORE_INST_ar0;
  wire [3:0] DMA_INST_present_state;
  wire [31:0] TDSP_CORE_INST_p;
  wire [15:0] TDSP_CORE_INST_ir;
  wire [15:0] TDSP_CORE_INST_top;
  wire [15:0] TDSP_CORE_INST_ar;
  wire [2:0] TDSP_CORE_INST_DATA_BUS_MACH_INST_present_state;
  wire [2:0] TDSP_CORE_INST_PORT_BUS_MACH_INST_present_state;
  wire [2:0] TDSP_CORE_INST_sel_op_a;
  wire [2:0] TDSP_CORE_INST_sel_op_b;
  wire [15:0] TDSP_CORE_INST_pc;
  wire [3:0] TDSP_CORE_INST_alu_cmd;
  wire [3:0] SPI_INST_bit_cnt;
  wire [7:0] SPI_INST_spi_sr;
  wire [2:0] SPI_INST_present_state;
  wire [15:0] TDSP_CORE_INST_decode;
  wire [2:0] TDSP_CORE_INST_PROG_BUS_MACH_INST_present_state;
  wire [2:0] TDSP_CORE_INST_TDSP_CORE_MACH_INST_tdsp_state;
  wire TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_0,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_1,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_2,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_3,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_4,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_5,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_6,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_7;
  wire TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_8,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_9,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_10,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_11,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_12,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_13,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_14,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_15;
  wire TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_16,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_17,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_18,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_19,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_20,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_21,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_22,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_23;
  wire TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_24,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_25,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_26,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_27,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_28,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_29,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_30,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_31;
  wire TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_32,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_33,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_34,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_35,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_36,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_37,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_38,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_39;
  wire TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_40,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_41,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_42,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_43,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_44,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_45,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_46,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_47;
  wire TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_48,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_49,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_50,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_51,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_52,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_53,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_54,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_55;
  wire TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_56,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_57,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_58,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_59,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_60,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_61,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_62,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_63;
  wire TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_64,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_65,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_66,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_67,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_68,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_69,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_70,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_71;
  wire TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_72,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_73,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_74,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_75,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_76,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_77,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_78,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_79;
  wire TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_80,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_81,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_82,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_83,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_84,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_85,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_86,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_87;
  wire TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_88,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_89,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_90,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_91,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_92,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_93,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_94,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_95;
  wire TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_96,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_97,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_98,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_99,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_100,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_101,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_102,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_103;
  wire TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_104,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_105,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_106,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_107,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_108,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_109,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_110,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_111;
  wire TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_112,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_113,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_114,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_115,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_116,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_117,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_118,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_119;
  wire TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_120,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_121,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_122,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_123,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_124,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_125,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_126,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_127;
  wire TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_128,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_129,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_130,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_131,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_132,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_133,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_134,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_135;
  wire TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_137,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_138,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_140,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_142,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_143,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_145,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_146,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_148;
  wire TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_149,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_151,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_154,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_155,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_156,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_158,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_159,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_160;
  wire TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_161,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_162,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_164,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_167,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_168,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_169,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_170,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_174;
  wire TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_175,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_177,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_178,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_180,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_181,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_182,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_183,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_184;
  wire TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_186,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_189,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_190,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_191,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_192,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_196,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_197,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_201;
  wire TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_202,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_203,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_205,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_206,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_207,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_209,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_211,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_213;
  wire TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_214,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_216,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_217,
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_219,
       TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_0,
       TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_1,
       TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_2,
       TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_3;
  wire TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_4,
       TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_6,
       TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_7,
       TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_8,
       TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_10,
       TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_14,
       TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_15,
       TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_16;
  wire TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_17,
       TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_18,
       TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_20,
       TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_21,
       TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_24,
       TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_25,
       TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_27,
       TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_28;
  wire TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_30,
       TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_31,
       TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_33,
       TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_35,
       TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_37,
       TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_39,
       TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_41,
       TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_45;
  wire TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_47,
       TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_50,
       TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_52,
       TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_56,
       TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_59,
       TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_62,
       TDSP_CORE_INST_ALU_32_INST_n_574,
       TDSP_CORE_INST_ALU_32_INST_n_575;
  wire TDSP_CORE_INST_ALU_32_INST_n_576,
       TDSP_CORE_INST_ALU_32_INST_n_577,
       TDSP_CORE_INST_ALU_32_INST_n_578,
       TDSP_CORE_INST_ALU_32_INST_n_579,
       TDSP_CORE_INST_ALU_32_INST_n_580,
       TDSP_CORE_INST_ALU_32_INST_n_581,
       TDSP_CORE_INST_ALU_32_INST_n_582,
       TDSP_CORE_INST_ALU_32_INST_n_583;
  wire TDSP_CORE_INST_ALU_32_INST_n_584,
       TDSP_CORE_INST_ALU_32_INST_n_585,
       TDSP_CORE_INST_ALU_32_INST_n_586,
       TDSP_CORE_INST_ALU_32_INST_n_587,
       TDSP_CORE_INST_ALU_32_INST_n_588,
       TDSP_CORE_INST_ALU_32_INST_n_589,
       TDSP_CORE_INST_ALU_32_INST_n_590,
       TDSP_CORE_INST_ALU_32_INST_n_591;
  wire TDSP_CORE_INST_ALU_32_INST_n_592,
       TDSP_CORE_INST_ALU_32_INST_n_593,
       TDSP_CORE_INST_ALU_32_INST_n_594,
       TDSP_CORE_INST_ALU_32_INST_n_595,
       TDSP_CORE_INST_ALU_32_INST_n_596,
       TDSP_CORE_INST_ALU_32_INST_n_597,
       TDSP_CORE_INST_ALU_32_INST_n_598,
       TDSP_CORE_INST_ALU_32_INST_n_599;
  wire TDSP_CORE_INST_ALU_32_INST_n_600,
       TDSP_CORE_INST_ALU_32_INST_n_601,
       TDSP_CORE_INST_ALU_32_INST_n_602,
       TDSP_CORE_INST_ALU_32_INST_n_603,
       TDSP_CORE_INST_ALU_32_INST_n_604,
       TDSP_CORE_INST_ALU_32_INST_n_605,
       TDSP_CORE_INST_ALU_32_INST_n_606,
       TDSP_CORE_INST_ALU_32_INST_n_735;
  wire TDSP_CORE_INST_ALU_32_INST_n_736,
       TDSP_CORE_INST_ALU_32_INST_n_737,
       TDSP_CORE_INST_ALU_32_INST_n_738,
       TDSP_CORE_INST_ALU_32_INST_n_739,
       TDSP_CORE_INST_ALU_32_INST_n_740,
       TDSP_CORE_INST_ALU_32_INST_n_741,
       TDSP_CORE_INST_ALU_32_INST_n_742,
       TDSP_CORE_INST_ALU_32_INST_n_743;
  wire TDSP_CORE_INST_ALU_32_INST_n_744,
       TDSP_CORE_INST_ALU_32_INST_n_745,
       TDSP_CORE_INST_ALU_32_INST_n_746,
       TDSP_CORE_INST_ALU_32_INST_n_747,
       TDSP_CORE_INST_ALU_32_INST_n_748,
       TDSP_CORE_INST_ALU_32_INST_n_749,
       TDSP_CORE_INST_ALU_32_INST_n_750,
       TDSP_CORE_INST_ALU_32_INST_n_751;
  wire TDSP_CORE_INST_ALU_32_INST_n_752,
       TDSP_CORE_INST_ALU_32_INST_n_753,
       TDSP_CORE_INST_ALU_32_INST_n_754,
       TDSP_CORE_INST_ALU_32_INST_n_755,
       TDSP_CORE_INST_ALU_32_INST_n_756,
       TDSP_CORE_INST_ALU_32_INST_n_757,
       TDSP_CORE_INST_ALU_32_INST_n_758,
       TDSP_CORE_INST_ALU_32_INST_n_759;
  wire TDSP_CORE_INST_ALU_32_INST_n_760,
       TDSP_CORE_INST_ALU_32_INST_n_761,
       TDSP_CORE_INST_ALU_32_INST_n_762,
       TDSP_CORE_INST_ALU_32_INST_n_763,
       TDSP_CORE_INST_ALU_32_INST_n_764,
       TDSP_CORE_INST_ALU_32_INST_n_765,
       TDSP_CORE_INST_DATA_BUS_MACH_INST_n_10,
       \TDSP_CORE_INST_DECODE_INST_decode[9]_546 ;
  wire \TDSP_CORE_INST_DECODE_INST_decode[10]_547 ,
       \TDSP_CORE_INST_DECODE_INST_decode[11]_548 ,
       \TDSP_CORE_INST_DECODE_INST_decode[12]_549 ,
       \TDSP_CORE_INST_DECODE_INST_decode[13]_550 ,
       \TDSP_CORE_INST_DECODE_INST_decode[14]_551 ,
       \TDSP_CORE_INST_DECODE_INST_decode[15]_552 ,
       TDSP_CORE_INST_DECODE_INST_decode_skip_one_536,
       TDSP_CORE_INST_DECODE_INST_two_cycle;
  wire TDSP_CORE_INST_EXECUTE_INST_branch_stall_2503,
       TDSP_CORE_INST_EXECUTE_INST_branch_stall_delay,
       TDSP_CORE_INST_EXECUTE_INST_n_8979,
       TDSP_CORE_INST_EXECUTE_INST_ov_flag_2710,
       TDSP_CORE_INST_EXECUTE_INST_three_cycle,
       TDSP_CORE_INST_EXECUTE_INST_two_cycle,
       TDSP_CORE_INST_EXECUTE_INST_update_it,
       TDSP_CORE_INST_EXECUTE_INST_update_stall;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_1,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_2,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_4,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_5,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_6,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_10,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_12,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_13;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_14,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_15,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_16,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_17,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_18,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_19,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_20,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_21;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_22,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_23,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_24,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_25,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_26,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_27,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_28,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_29;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_30,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_31,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_32,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_33,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_35,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_36,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_37,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_38;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_41,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_42,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_43,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_44,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_45,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_50,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_51,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_52;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_53,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_54,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_55,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_56,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_57,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_58,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_59,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_61;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_62,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_63,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_65,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_66,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_68,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_69,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_70,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_71;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_72,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_73,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_74,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_77,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_78,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_80,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_81,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_82;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_83,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_86,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_88,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_89,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_92,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_96,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_97,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_99;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_100,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_102,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_104,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_105,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_106,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_108,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_110,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_111;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_112,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_113,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_114,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_115,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_116,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_117,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_118,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_119;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_120,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_121,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_122,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_123,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_124,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_125,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_126,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_127;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_128,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_129,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_130,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_131,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_132,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_133,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_134,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_135;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_136,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_137,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_138,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_139,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_140,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_141,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_142,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_143;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_144,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_145,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_146,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_147,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_148,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_149,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_150,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_151;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_152,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_153,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_154,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_155,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_156,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_157,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_158,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_159;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_160,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_161,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_162,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_163,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_164,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_165,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_166,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_167;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_168,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_169,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_170,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_171,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_172,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_173,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_174,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_175;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_176,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_177,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_178,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_180,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_182,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_183,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_184,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_186;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_187,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_188,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_189,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_190,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_191,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_192,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_193,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_194;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_196,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_198,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_200,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_202,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_203,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_204,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_205,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_206;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_207,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_208,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_209,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_210,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_211,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_212,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_213,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_214;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_215,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_216,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_217,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_218,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_219,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_220,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_221,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_222;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_223,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_224,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_225,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_226,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_227,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_228,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_229,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_230;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_231,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_232,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_233,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_234,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_235,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_236,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_237,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_238;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_239,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_240,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_241,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_242,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_243,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_244,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_245,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_246;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_247,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_249,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_251,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_253,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_254,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_255,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_256,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_257;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_258,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_259,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_260,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_261,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_262,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_263,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_264,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_265;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_266,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_267,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_268,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_269,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_270,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_271,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_272,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_273;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_274,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_275,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_276,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_277,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_278,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_279,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_280,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_281;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_282,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_283,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_284,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_285,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_286,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_287,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_288,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_289;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_290,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_291,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_292,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_293,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_294,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_295,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_296,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_297;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_298,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_299,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_300,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_301,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_302,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_303,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_304,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_305;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_306,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_307,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_308,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_309,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_310,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_311,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_312,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_313;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_314,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_315,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_316,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_317,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_318,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_319,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_320,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_321;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_322,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_323,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_324,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_325,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_326,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_327,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_328,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_329;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_330,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_331,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_332,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_333,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_334,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_335,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_336,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_337;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_338,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_339,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_340,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_341,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_342,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_343,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_344,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_345;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_346,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_347,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_348,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_349,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_350,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_351,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_352,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_353;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_354,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_355,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_356,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_357,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_358,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_359,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_360,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_361;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_362,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_364,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_365,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_366,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_367,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_368,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_369,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_370;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_371,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_372,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_373,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_374,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_375,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_376,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_377,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_378;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_379,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_380,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_381,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_382,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_383,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_384,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_386,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_387;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_388,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_389,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_390,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_391,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_392,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_393,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_394,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_395;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_396,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_397,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_398,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_399,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_400,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_401,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_402,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_403;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_404,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_405,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_406,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_407,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_409,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_410,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_411,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_412;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_413,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_414,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_415,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_416,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_417,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_418,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_419,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_420;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_421,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_422,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_423,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_424,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_425,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_426,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_427,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_428;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_429,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_430,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_432,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_433,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_434,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_435,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_436,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_437;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_438,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_439,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_440,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_441,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_442,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_443,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_444,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_445;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_446,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_447,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_448,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_450,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_451,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_454,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_456,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_457;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_458,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_459,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_463,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_464,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_465,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_467,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_468,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_469;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_470,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_471,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_472,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_473,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_474,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_476,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_477,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_478;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_479,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_480,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_481,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_482,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_483,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_484,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_485,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_486;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_487,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_488,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_489,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_490,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_491,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_492,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_493,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_494;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_495,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_496,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_499,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_501,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_503,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_504,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_505,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_506;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_507,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_508,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_509,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_510,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_511,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_512,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_513,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_515;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_516,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_517,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_518,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_520,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_521,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_522,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_524,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_525;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_526,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_527,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_530,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_531,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_532,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_533,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_534,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_535;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_536,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_537,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_538,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_539,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_540,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_541,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_542,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_543;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_544,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_545,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_546,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_547,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_548,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_549,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_550,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_551;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_552,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_553,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_554,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_555,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_556,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_557,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_558,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_559;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_560,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_561,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_562,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_563,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_564,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_565,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_566,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_567;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_568,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_569,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_570,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_571,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_572,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_573,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_574,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_575;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_576,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_577,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_578,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_579,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_580,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_581,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_582,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_583;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_584,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_585,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_586,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_587,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_588,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_589,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_590,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_591;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_592,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_593,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_594,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_595,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_596,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_597,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_598,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_599;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_600,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_601,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_602,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_603,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_605,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_606,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_608,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_609;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_610,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_611,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_612,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_613,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_614,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_615,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_616,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_617;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_618,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_619,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_620,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_621,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_622,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_624,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_625,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_626;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_627,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_628,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_629,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_630,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_631,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_633,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_634,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_636;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_637,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_638,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_639,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_640,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_641,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_642,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_643,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_644;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_645,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_646,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_647,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_648,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_649,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_650,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_651,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_652;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_653,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_654,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_655,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_656,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_657,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_658,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_659,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_660;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_661,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_662,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_663,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_664,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_665,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_666,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_667,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_668;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_669,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_671,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_673,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_674,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_675,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_676,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_677,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_678;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_679,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_680,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_681,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_683,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_685,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_686,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_687,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_688;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_689,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_690,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_691,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_692,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_693,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_695,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_696,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_698;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_701,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_702,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_703,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_704,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_705,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_706,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_707,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_708;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_709,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_710,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_711,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_712,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_713,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_714,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_715,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_716;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_717,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_719,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_720,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_721,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_722,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_723,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_724,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_725;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_726,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_727,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_729,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_730,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_731,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_732,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_733,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_734;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_735,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_736,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_737,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_738,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_739,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_740,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_741,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_744;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_746,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_748,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_749,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_750,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_751,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_752,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_753,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_754;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_755,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_756,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_757,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_758,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_759,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_760,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_761,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_762;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_764,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_765,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_766,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_767,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_768,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_769,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_770,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_771;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_772,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_773,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_774,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_775,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_776,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_777,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_778,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_779;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_780,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_781,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_782,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_783,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_786,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_788,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_789,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_790;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_791,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_792,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_793,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_794,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_795,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_796,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_797,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_798;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_799,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_800,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_801,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_803,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_804,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_805,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_806,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_809;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_810,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_812,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_813,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_814,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_815,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_816,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_817,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_818;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_820,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_821,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_824,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_825,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_826,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_827,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_829,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_830;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_831,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_832,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_833,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_834,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_835,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_836,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_837,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_839;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_840,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_841,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_842,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_843,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_844,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_845,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_846,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_847;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_848,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_849,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_850,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_851,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_853,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_854,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_855,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_856;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_857,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_858,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_859,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_860,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_861,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_862,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_863,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_865;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_866,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_867,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_868,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_869,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_870,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_871,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_872,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_873;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_874,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_875,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_876,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_877,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_878,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_880,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_881,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_882;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_883,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_886,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_887,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_888,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_889,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_890,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_892,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_893;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_894,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_900,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_902,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_903,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_904,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_906,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_908,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_910;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_917,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_922,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_923,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_925,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_926,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_929,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_931,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_934;
  wire TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_936,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_939,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_940,
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_942,
       TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_0,
       TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_1,
       TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_2,
       TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_3;
  wire TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_5,
       TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_6,
       TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_8,
       TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_10,
       TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_12,
       TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_15,
       TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_16,
       TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_19;
  wire TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_20,
       TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_22,
       TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_25,
       TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_28,
       TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_29,
       TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_31,
       TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_33,
       TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_35;
  wire TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_37,
       TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_39,
       TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_41,
       TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_43,
       TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_45,
       TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_47,
       TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_49,
       TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_51;
  wire TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_53,
       TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_55,
       TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_59,
       TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_60,
       TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_62,
       TDSP_CORE_INST_MPY_32_INST_n_202,
       TDSP_CORE_INST_MPY_32_INST_n_203,
       TDSP_CORE_INST_MPY_32_INST_n_204;
  wire TDSP_CORE_INST_MPY_32_INST_n_205,
       TDSP_CORE_INST_MPY_32_INST_n_206,
       TDSP_CORE_INST_MPY_32_INST_n_207,
       TDSP_CORE_INST_MPY_32_INST_n_208,
       TDSP_CORE_INST_MPY_32_INST_n_209,
       TDSP_CORE_INST_MPY_32_INST_n_210,
       TDSP_CORE_INST_MPY_32_INST_n_211,
       TDSP_CORE_INST_MPY_32_INST_n_212;
  wire TDSP_CORE_INST_MPY_32_INST_n_213,
       TDSP_CORE_INST_MPY_32_INST_n_214,
       TDSP_CORE_INST_MPY_32_INST_n_215,
       TDSP_CORE_INST_MPY_32_INST_n_216,
       TDSP_CORE_INST_MPY_32_INST_n_217,
       TDSP_CORE_INST_MPY_32_INST_n_218,
       TDSP_CORE_INST_MPY_32_INST_n_219,
       TDSP_CORE_INST_MPY_32_INST_n_220;
  wire TDSP_CORE_INST_MPY_32_INST_n_221,
       TDSP_CORE_INST_MPY_32_INST_n_222,
       TDSP_CORE_INST_MPY_32_INST_n_223,
       TDSP_CORE_INST_MPY_32_INST_n_224,
       TDSP_CORE_INST_MPY_32_INST_n_225,
       TDSP_CORE_INST_MPY_32_INST_n_226,
       TDSP_CORE_INST_MPY_32_INST_n_227,
       TDSP_CORE_INST_MPY_32_INST_n_228;
  wire TDSP_CORE_INST_MPY_32_INST_n_229,
       TDSP_CORE_INST_MPY_32_INST_n_230,
       TDSP_CORE_INST_MPY_32_INST_n_231,
       TDSP_CORE_INST_MPY_32_INST_n_232,
       TDSP_CORE_INST_MPY_32_INST_n_234,
       TDSP_CORE_INST_MPY_32_INST_n_235,
       TDSP_CORE_INST_MPY_32_INST_n_236,
       TDSP_CORE_INST_MPY_32_INST_n_237;
  wire TDSP_CORE_INST_MPY_32_INST_n_238,
       TDSP_CORE_INST_MPY_32_INST_n_239,
       TDSP_CORE_INST_MPY_32_INST_n_240,
       TDSP_CORE_INST_MPY_32_INST_n_241,
       TDSP_CORE_INST_MPY_32_INST_n_242,
       TDSP_CORE_INST_MPY_32_INST_n_243,
       TDSP_CORE_INST_MPY_32_INST_n_244,
       TDSP_CORE_INST_MPY_32_INST_n_245;
  wire TDSP_CORE_INST_MPY_32_INST_n_246,
       TDSP_CORE_INST_MPY_32_INST_n_247,
       TDSP_CORE_INST_MPY_32_INST_n_248,
       TDSP_CORE_INST_MPY_32_INST_n_249,
       TDSP_CORE_INST_MPY_32_INST_n_250,
       TDSP_CORE_INST_MPY_32_INST_n_251,
       TDSP_CORE_INST_MPY_32_INST_n_252,
       TDSP_CORE_INST_MPY_32_INST_n_253;
  wire TDSP_CORE_INST_MPY_32_INST_n_254,
       TDSP_CORE_INST_MPY_32_INST_n_255,
       TDSP_CORE_INST_MPY_32_INST_n_256,
       TDSP_CORE_INST_MPY_32_INST_n_257,
       TDSP_CORE_INST_MPY_32_INST_n_258,
       TDSP_CORE_INST_MPY_32_INST_n_259,
       TDSP_CORE_INST_MPY_32_INST_n_260,
       TDSP_CORE_INST_MPY_32_INST_n_261;
  wire TDSP_CORE_INST_MPY_32_INST_n_262,
       TDSP_CORE_INST_MPY_32_INST_n_263,
       TDSP_CORE_INST_PORT_BUS_MACH_INST_n_115,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_654,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_655,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_656,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_657,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_658;
  wire TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_659,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_660,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_661,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_662,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_663,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_664,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_665,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_666;
  wire TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_667,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_668,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_669,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_752,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_753,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_754,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_755,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_756;
  wire TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_757,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_758,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_759,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_760,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_761,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_762,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_763,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_764;
  wire TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_765,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_766,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_767,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_768,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_769,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_770,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_771,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_772;
  wire TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_773,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_774,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_775,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_776,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_777,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_778,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_779,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_780;
  wire TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_781,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_2134,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_2616,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_3614,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_1,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_2,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_3,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_4;
  wire TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_5,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_6,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_7,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_8,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_9,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_12,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_13,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_14;
  wire TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_15,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_16,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_17,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_20,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_21,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_24,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_26,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_27;
  wire TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_28,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_29,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_30,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_34,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_36,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_37,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_41,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_43;
  wire TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_46,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_48,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_49,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_50,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_51,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_54,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_55,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_56;
  wire TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_57,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_58,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_59,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_61,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_62,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_65,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_66,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_69;
  wire TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_70,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_71,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_72,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_73,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_74,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_80,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_81,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_82;
  wire TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_84,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_85,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_86,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_89,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_90,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_91,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_92,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_93;
  wire TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_94,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_95,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_96,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_97,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_98,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_99,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_100,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_101;
  wire TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_102,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_103,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_104,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_105,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_106,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_1,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_2,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_3;
  wire TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_6,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_7,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_8,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_9,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_10,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_11,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_12,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_13;
  wire TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_14,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_15,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_16,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_17,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_18,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_19,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_20,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_21;
  wire TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_22,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_23,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_24,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_25,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_26,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_27,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_28,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_29;
  wire TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_30,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_31,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_32,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_33,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_34,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_35,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_36,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_37;
  wire TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_38,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_39,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_40,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_41,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_42,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_43,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_44,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_45;
  wire TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_46,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_47,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_48,
       TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_49,
       TDSP_CORE_INST_arp, TDSP_CORE_INST_dec_go_data,
       TDSP_CORE_INST_dec_go_prog, TDSP_CORE_INST_dec_read_data;
  wire TDSP_CORE_INST_dec_read_port, TDSP_CORE_INST_dec_read_prog,
       TDSP_CORE_INST_dmov_inc, TDSP_CORE_INST_dp,
       TDSP_CORE_INST_enc_go_data, TDSP_CORE_INST_enc_go_port,
       TDSP_CORE_INST_enc_go_prog, TDSP_CORE_INST_enc_read_prog;
  wire TDSP_CORE_INST_go_port, TDSP_CORE_INST_ovm,
       TDSP_CORE_INST_pc_acc, TDSP_CORE_INST_phi_1,
       TDSP_CORE_INST_phi_3, TDSP_CORE_INST_phi_4,
       TDSP_CORE_INST_phi_5, TDSP_CORE_INST_phi_6;
  wire TDSP_CORE_INST_samp_bio, TDSP_CORE_INST_skip_one,
       TDSP_DS_CS_INST_t_bit_7, TDSP_DS_CS_INST_t_sel_7,
       UNCONNECTED129, UNCONNECTED130, UNCONNECTED131, UNCONNECTED132;
  wire UNCONNECTED133, clk, d_write, dflag, digit_clk, dma_breq,
       dma_grant, ds_write;
  wire flag_out, m_clk, m_digit_clk, m_dsram_clk, m_ram_clk, m_rcc_clk,
       m_spi_clk, n_0;
  wire n_1, n_2, n_3, n_4, n_5, n_6, n_7, n_8;
  wire n_9, n_10, n_11, n_12, n_13, n_14, n_15, n_16;
  wire n_17, n_18, n_19, n_20, n_21, n_22, n_23, n_24;
  wire n_25, n_26, n_27, n_28, n_29, n_30, n_31, n_32;
  wire n_33, n_34, n_35, n_37, n_38, n_40, n_41, n_42;
  wire n_43, n_44, n_45, n_46, n_47, n_48, n_49, n_50;
  wire n_51, n_52, n_53, n_57, n_58, n_60, n_61, n_62;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_72;
  wire n_73, n_74, n_75, n_76, n_77, n_78, n_79, n_80;
  wire n_81, n_82, n_83, n_84, n_85, n_86, n_87, n_88;
  wire n_89, n_90, n_91, n_92, n_93, n_94, n_95, n_96;
  wire n_97, n_98, n_99, n_100, n_101, n_102, n_103, n_104;
  wire n_105, n_106, n_107, n_108, n_109, n_110, n_111, n_112;
  wire n_113, n_114, n_115, n_116, n_117, n_118, n_119, n_120;
  wire n_121, n_122, n_123, n_124, n_125, n_126, n_127, n_128;
  wire n_129, n_130, n_131, n_132, n_133, n_134, n_135, n_136;
  wire n_137, n_138, n_139, n_140, n_141, n_143, n_144, n_145;
  wire n_146, n_147, n_148, n_149, n_150, n_151, n_152, n_153;
  wire n_154, n_155, n_156, n_157, n_158, n_159, n_160, n_161;
  wire n_162, n_163, n_164, n_165, n_166, n_167, n_168, n_169;
  wire n_170, n_171, n_172, n_173, n_174, n_175, n_176, n_177;
  wire n_178, n_179, n_180, n_181, n_182, n_183, n_184, n_185;
  wire n_186, n_187, n_188, n_189, n_190, n_191, n_192, n_193;
  wire n_194, n_195, n_196, n_197, n_198, n_199, n_200, n_201;
  wire n_202, n_203, n_204, n_205, n_206, n_207, n_208, n_209;
  wire n_210, n_211, n_212, n_213, n_214, n_215, n_216, n_217;
  wire n_218, n_219, n_220, n_221, n_222, n_223, n_224, n_225;
  wire n_226, n_227, n_228, n_229, n_230, n_232, n_233, n_234;
  wire n_235, n_236, n_237, n_238, n_239, n_240, n_241, n_242;
  wire n_243, n_244, n_245, n_246, n_247, n_248, n_249, n_250;
  wire n_251, n_252, n_253, n_254, n_255, n_256, n_257, n_258;
  wire n_259, n_260, n_261, n_262, n_263, n_264, n_265, n_266;
  wire n_267, n_268, n_269, n_270, n_271, n_272, n_273, n_274;
  wire n_275, n_276, n_277, n_278, n_279, n_280, n_281, n_282;
  wire n_283, n_284, n_285, n_286, n_287, n_288, n_289, n_290;
  wire n_291, n_292, n_293, n_294, n_295, n_296, n_297, n_298;
  wire n_299, n_300, n_301, n_302, n_303, n_304, n_305, n_306;
  wire n_307, n_308, n_309, n_310, n_311, n_312, n_313, n_314;
  wire n_315, n_316, n_317, n_318, n_319, n_320, n_321, n_322;
  wire n_323, n_324, n_325, n_326, n_327, n_328, n_329, n_330;
  wire n_331, n_332, n_333, n_334, n_335, n_336, n_337, n_338;
  wire n_339, n_340, n_341, n_342, n_343, n_344, n_345, n_346;
  wire n_347, n_348, n_349, n_350, n_351, n_352, n_353, n_354;
  wire n_355, n_356, n_357, n_358, n_359, n_360, n_361, n_362;
  wire n_363, n_364, n_365, n_366, n_367, n_368, n_369, n_370;
  wire n_371, n_372, n_373, n_374, n_375, n_376, n_377, n_378;
  wire n_379, n_380, n_381, n_382, n_383, n_384, n_385, n_386;
  wire n_387, n_388, n_389, n_390, n_391, n_392, n_393, n_394;
  wire n_395, n_396, n_397, n_398, n_399, n_400, n_401, n_402;
  wire n_403, n_404, n_405, n_406, n_407, n_408, n_409, n_410;
  wire n_411, n_412, n_413, n_414, n_415, n_416, n_417, n_418;
  wire n_419, n_420, n_421, n_422, n_423, n_424, n_425, n_426;
  wire n_427, n_428, n_429, n_430, n_431, n_432, n_433, n_434;
  wire n_435, n_436, n_437, n_438, n_439, n_440, n_441, n_442;
  wire n_443, n_444, n_445, n_446, n_447, n_448, n_449, n_450;
  wire n_451, n_452, n_453, n_454, n_455, n_456, n_457, n_458;
  wire n_459, n_460, n_461, n_462, n_463, n_464, n_465, n_466;
  wire n_467, n_468, n_469, n_470, n_471, n_472, n_473, n_474;
  wire n_475, n_476, n_477, n_478, n_479, n_480, n_481, n_482;
  wire n_483, n_484, n_485, n_486, n_487, n_488, n_489, n_490;
  wire n_491, n_492, n_493, n_494, n_495, n_496, n_497, n_498;
  wire n_499, n_500, n_501, n_502, n_503, n_504, n_505, n_506;
  wire n_507, n_508, n_509, n_510, n_511, n_512, n_513, n_514;
  wire n_515, n_516, n_517, n_518, n_519, n_520, n_521, n_522;
  wire n_523, n_524, n_525, n_526, n_527, n_528, n_529, n_530;
  wire n_531, n_532, n_533, n_534, n_535, n_536, n_537, n_538;
  wire n_539, n_540, n_541, n_542, n_543, n_544, n_545, n_546;
  wire n_547, n_548, n_549, n_550, n_551, n_552, n_553, n_554;
  wire n_555, n_556, n_557, n_558, n_559, n_560, n_561, n_562;
  wire n_563, n_564, n_565, n_566, n_567, n_568, n_569, n_570;
  wire n_571, n_572, n_573, n_574, n_575, n_576, n_577, n_578;
  wire n_579, n_580, n_581, n_582, n_583, n_584, n_585, n_586;
  wire n_587, n_588, n_589, n_590, n_591, n_592, n_593, n_594;
  wire n_595, n_596, n_597, n_598, n_599, n_600, n_601, n_602;
  wire n_603, n_604, n_605, n_606, n_607, n_608, n_609, n_610;
  wire n_611, n_612, n_613, n_614, n_615, n_616, n_617, n_618;
  wire n_619, n_620, n_621, n_622, n_623, n_624, n_625, n_626;
  wire n_627, n_628, n_629, n_630, n_631, n_632, n_633, n_634;
  wire n_635, n_636, n_637, n_638, n_639, n_640, n_641, n_642;
  wire n_643, n_644, n_645, n_646, n_647, n_648, n_649, n_650;
  wire n_651, n_652, n_653, n_654, n_655, n_656, n_657, n_658;
  wire n_659, n_660, n_661, n_662, n_663, n_664, n_665, n_666;
  wire n_667, n_668, n_669, n_670, n_671, n_672, n_673, n_674;
  wire n_675, n_676, n_677, n_678, n_679, n_680, n_681, n_682;
  wire n_683, n_684, n_685, n_686, n_687, n_688, n_689, n_690;
  wire n_691, n_692, n_693, n_694, n_695, n_696, n_697, n_698;
  wire n_699, n_700, n_701, n_702, n_703, n_704, n_705, n_706;
  wire n_707, n_708, n_709, n_710, n_711, n_712, n_713, n_714;
  wire n_715, n_716, n_717, n_718, n_719, n_720, n_721, n_722;
  wire n_723, n_724, n_725, n_726, n_727, n_728, n_729, n_730;
  wire n_731, n_732, n_733, n_734, n_735, n_736, n_737, n_738;
  wire n_739, n_740, n_741, n_742, n_743, n_744, n_745, n_746;
  wire n_747, n_748, n_749, n_750, n_751, n_752, n_753, n_754;
  wire n_755, n_756, n_757, n_758, n_759, n_760, n_761, n_762;
  wire n_763, n_764, n_765, n_766, n_767, n_768, n_769, n_770;
  wire n_771, n_772, n_773, n_774, n_775, n_776, n_777, n_778;
  wire n_779, n_780, n_781, n_782, n_783, n_784, n_785, n_786;
  wire n_787, n_788, n_789, n_790, n_791, n_792, n_793, n_794;
  wire n_795, n_796, n_797, n_798, n_799, n_800, n_801, n_802;
  wire n_803, n_804, n_805, n_806, n_807, n_808, n_809, n_810;
  wire n_811, n_812, n_813, n_814, n_816, n_817, n_819, n_820;
  wire n_821, n_822, n_823, n_824, n_825, n_826, n_827, n_828;
  wire n_829, n_830, n_831, n_832, n_833, n_834, n_835, n_836;
  wire n_837, n_838, n_839, n_840, n_841, n_842, n_843, n_844;
  wire n_845, n_846, n_847, n_848, n_849, n_850, n_851, n_852;
  wire n_853, n_854, n_855, n_856, n_857, n_858, n_859, n_860;
  wire n_861, n_862, n_863, n_864, n_865, n_866, n_867, n_868;
  wire n_869, n_870, n_871, n_872, n_873, n_874, n_875, n_876;
  wire n_877, n_878, n_879, n_880, n_881, n_882, n_883, n_884;
  wire n_885, n_886, n_887, n_888, n_889, n_890, n_891, n_892;
  wire n_893, n_894, n_895, n_896, n_897, n_898, n_899, n_900;
  wire n_901, n_902, n_903, n_904, n_905, n_906, n_907, n_908;
  wire n_909, n_910, n_911, n_912, n_913, n_914, n_915, n_916;
  wire n_917, n_918, n_919, n_920, n_921, n_922, n_923, n_924;
  wire n_925, n_926, n_927, n_928, n_929, n_930, n_931, n_932;
  wire n_933, n_934, n_935, n_936, n_937, n_938, n_939, n_940;
  wire n_941, n_942, n_943, n_944, n_945, n_946, n_947, n_948;
  wire n_949, n_950, n_951, n_952, n_953, n_954, n_955, n_957;
  wire n_960, n_961, n_962, n_964, n_965, n_966, n_967, n_968;
  wire n_969, n_970, n_971, n_972, n_973, n_974, n_975, n_976;
  wire n_977, n_978, n_979, n_980, n_981, n_982, n_983, n_984;
  wire n_985, n_987, n_988, n_989, n_990, n_991, n_992, n_994;
  wire n_995, n_996, n_997, n_998, n_999, n_1000, n_1002, n_1003;
  wire n_1004, n_1005, n_1006, n_1007, n_1008, n_1009, n_1010, n_1011;
  wire n_1012, n_1013, n_1014, n_1015, n_1016, n_1017, n_1020, n_1021;
  wire n_1022, n_1023, n_1024, n_1026, n_1027, n_1028, n_1029, n_1030;
  wire n_1031, n_1032, n_1033, n_1034, n_1035, n_1036, n_1037, n_1038;
  wire n_1039, n_1040, n_1041, n_1042, n_1043, n_1044, n_1045, n_1046;
  wire n_1047, n_1049, n_1051, n_1052, n_1053, n_1054, n_1055, n_1056;
  wire n_1057, n_1058, n_1059, n_1060, n_1062, n_1064, n_1065, n_1066;
  wire n_1067, n_1068, n_1069, n_1070, n_1071, n_1072, n_1073, n_1074;
  wire n_1075, n_1076, n_1077, n_1079, n_1080, n_1081, n_1082, n_1083;
  wire n_1086, n_1087, n_1088, n_1089, n_1090, n_1091, n_1092, n_1093;
  wire n_1094, n_1095, n_1096, n_1097, n_1098, n_1100, n_1101, n_1102;
  wire n_1103, n_1104, n_1105, n_1106, n_1107, n_1108, n_1109, n_1110;
  wire n_1111, n_1112, n_1113, n_1114, n_1116, n_1117, n_1118, n_1119;
  wire n_1120, n_1121, n_1122, n_1123, n_1126, n_1127, n_1128, n_1129;
  wire n_1130, n_1132, n_1133, n_1134, n_1135, n_1136, n_1137, n_1138;
  wire n_1139, n_1140, n_1141, n_1143, n_1144, n_1145, n_1146, n_1148;
  wire n_1149, n_1150, n_1151, n_1153, n_1154, n_1155, n_1156, n_1157;
  wire n_1159, n_1160, n_1161, n_1165, n_1166, n_1167, n_1168, n_1169;
  wire n_1170, n_1171, n_1172, n_1173, n_1174, n_1175, n_1176, n_1177;
  wire n_1178, n_1179, n_1180, n_1183, n_1184, n_1185, n_1190, n_1191;
  wire n_1192, n_1193, n_1194, n_1195, n_1197, n_1198, n_1199, n_1200;
  wire n_1202, n_1203, n_1204, n_1205, n_1206, n_1207, n_1208, n_1209;
  wire n_1210, n_1211, n_1212, n_1213, n_1214, n_1215, n_1216, n_1217;
  wire n_1218, n_1219, n_1220, n_1221, n_1222, n_1223, n_1225, n_1226;
  wire n_1227, n_1228, n_1229, n_1230, n_1231, n_1232, n_1233, n_1234;
  wire n_1235, n_1236, n_1237, n_1238, n_1239, n_1240, n_1241, n_1242;
  wire n_1244, n_1245, n_1246, n_1247, n_1248, n_1249, n_1250, n_1251;
  wire n_1252, n_1253, n_1255, n_1256, n_1257, n_1258, n_1259, n_1260;
  wire n_1262, n_1263, n_1264, n_1265, n_1266, n_1267, n_1268, n_1269;
  wire n_1270, n_1271, n_1273, n_1274, n_1276, n_1277, n_1278, n_1279;
  wire n_1280, n_1281, n_1282, n_1283, n_1284, n_1285, n_1286, n_1287;
  wire n_1288, n_1289, n_1291, n_1292, n_1293, n_1294, n_1295, n_1296;
  wire n_1297, n_1298, n_1299, n_1300, n_1301, n_1302, n_1303, n_1304;
  wire n_1305, n_1306, n_1311, n_1312, n_1313, n_1314, n_1317, n_1318;
  wire n_1319, n_1320, n_1322, n_1323, n_1324, n_1325, n_1326, n_1327;
  wire n_1331, n_1333, n_1335, n_1336, n_1337, n_1340, n_1344, n_1345;
  wire n_1346, n_1347, n_1348, n_1349, n_1350, n_1351, n_1352, n_1353;
  wire n_1354, n_1355, n_1356, n_1357, n_1358, n_1359, n_1360, n_1361;
  wire n_1362, n_1363, n_1364, n_1365, n_1366, n_1367, n_1368, n_1369;
  wire n_1371, n_1372, n_1373, n_1374, n_1375, n_1376, n_1377, n_1378;
  wire n_1379, n_1383, n_1384, n_1385, n_1386, n_1390, n_1391, n_1392;
  wire n_1394, n_1395, n_1396, n_1397, n_1398, n_1399, n_1400, n_1404;
  wire n_1407, n_1415, n_1417, n_1419, n_1421, n_1443, n_1444, n_1445;
  wire n_1446, n_1447, n_1448, n_1449, n_1450, n_1451, n_1452, n_1453;
  wire n_1454, n_1455, n_1456, n_1457, n_1458, n_1459, n_1460, n_1461;
  wire n_1462, n_1463, n_1464, n_1465, n_1466, n_1467, n_1468, n_1469;
  wire n_1470, n_1471, n_1472, n_1502, n_1503, n_1504, n_1506, n_1508;
  wire n_1513, n_1514, n_1515, n_1516, n_1517, n_1518, n_1519, n_1520;
  wire n_1521, n_1522, n_1530, n_1536, n_1537, n_1538, n_1540, n_1541;
  wire n_1542, n_1543, n_1544, n_1545, n_1546, n_1547, n_1548, n_1549;
  wire n_1550, n_1551, n_1552, n_1553, n_1554, n_1555, n_1556, n_1557;
  wire n_1558, n_1559, n_1560, n_1561, n_1562, n_1563, n_1564, n_1565;
  wire n_1566, n_1567, n_1568, n_1569, n_1570, n_1571, n_1572, n_1573;
  wire n_1574, n_1575, n_1576, n_1577, n_1578, n_1579, n_1580, n_1581;
  wire n_1582, n_1583, n_1584, n_1585, n_1586, n_1587, n_1588, n_1589;
  wire n_1590, n_1591, n_1592, n_1593, n_1594, n_1595, n_1596, n_1597;
  wire n_1598, n_1599, n_1600, n_1601, n_1602, n_1603, n_1604, n_1605;
  wire n_1606, port_as, rcc_clk, read_spi, spi_clk, t_as, t_grant,
       t_read;
  wire t_read_ds, t_write, t_write_d, top_buf_flag;
  results_conv RESULTS_CONV_INST(.clk (m_clk), .reset (reset), .rcc_clk
       (m_rcc_clk), .address (t_addrs[3:0]), .din (tdsp_data_out),
       .digit_clk (digit_clk), .dout (digit), .dout_flag (flag_out),
       .test_mode (test_mode));
  test_control TEST_CONTROL_INST(.m_rcc_clk (m_rcc_clk), .m_digit_clk
       (m_digit_clk), .m_spi_clk (m_spi_clk), .m_ram_clk (m_ram_clk),
       .m_dsram_clk (m_dsram_clk), .m_clk (m_clk), .clk (clk), .rcc_clk
       (rcc_clk), .digit_clk (digit_clk), .spi_clk (spi_clk), .ram_clk
       (t_write_d), .dsram_clk (ds_write), .scan_clk (scan_clk),
       .test_mode (test_mode));
  pllclk PLLCLK_INST(.refclk (refclk), .ibias (ibias), .reset (pllrst),
       .clk1x (spi_clk), .clk2x (clk), .vcop (vcop), .vcom (vcom));
  ram_256x16A RAM_128x16_TEST_INST_RAM_128x16_INST(.CLK (m_ram_clk),
       .CEN (1'b0), .WEN (1'b0), .A ({1'b0, t_addrs[6:0]}), .D
       (tdsp_data_out), .Q (RAM_128x16_TEST_INST_ramout));
  ram_256x16A RAM_256x16_TEST_INST_RAM_256x16_INST(.CLK (m_dsram_clk),
       .CEN (1'b0), .WEN (1'b0), .A (ds_addrs), .D (ds_datain), .Q
       (RAM_256x16_TEST_INST_ramout));
  rom_512x16A ROM_512x16_0_INST(.CLK (m_clk), .CEN (1'b0), .A
       (p_addrs), .Q (rom_data));
  CLKINVX2M g22332(.A (TDSP_CORE_INST_opa[27]), .Y (n_1421));
  INVX1M g22304(.A (TDSP_CORE_INST_opa[30]), .Y (n_1419));
  INVX2M g22306(.A (TDSP_CORE_INST_opa[29]), .Y (n_1417));
  INVX2M g22303(.A (TDSP_CORE_INST_opa[28]), .Y (n_1415));
  CLKINVX2M g22307(.A (TDSP_CORE_INST_opa[25]), .Y (n_1407));
  CLKINVX2M g22316(.A (TDSP_CORE_INST_opa[26]), .Y (n_1404));
  CLKINVX2M g22308(.A (TDSP_CORE_INST_opa[23]), .Y (n_1400));
  CLKINVX2M g22302(.A (n_1445), .Y (n_1399));
  CLKINVX2M g22309(.A (TDSP_CORE_INST_opa[22]), .Y (n_1398));
  CLKINVX2M g22310(.A (TDSP_CORE_INST_opa[21]), .Y (n_1397));
  CLKINVX2M g22322(.A (TDSP_CORE_INST_opa[24]), .Y (n_1396));
  CLKINVX2M g22311(.A (TDSP_CORE_INST_opa[20]), .Y (n_1395));
  CLKINVX2M g22312(.A (TDSP_CORE_INST_opa[19]), .Y (n_1394));
  CLKINVX2M g22313(.A (TDSP_CORE_INST_opa[18]), .Y (n_1392));
  CLKINVX2M g22314(.A (TDSP_CORE_INST_opa[17]), .Y (n_1391));
  CLKINVX2M g22315(.A (TDSP_CORE_INST_opa[16]), .Y (n_1390));
  BUFX2M g22347(.A (n_1385), .Y (n_1386));
  BUFX2M g22342(.A (n_1383), .Y (n_1384));
  BUFX2M g22367(.A (port_address[0]), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_7));
  BUFX2M g22343(.A (port_address[2]), .Y (n_1383));
  BUFX2M g22348(.A (port_address[1]), .Y (n_1385));
  OAI2BB1X2M g22300__9682(.A0N (t_grant), .A1N (n_1373), .B0 (n_1466),
       .Y (ds_addrs[7]));
  OAI2BB2X1M g22301__2683(.A0N (TDSP_DS_CS_INST_t_bit_7), .A1N
       (TDSP_DS_CS_INST_t_sel_7), .B0 (TDSP_DS_CS_INST_t_sel_7), .B1
       (top_buf_flag), .Y (n_1373));
  DFFRQX2M TDSP_DS_CS_INST_t_sel_7_reg(.RN (n_70), .CK (n_1371), .D
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_7), .Q
       (TDSP_DS_CS_INST_t_sel_7));
  DFFRQX2M TDSP_DS_CS_INST_t_bit_7_reg(.RN (n_70), .CK (n_1372), .D
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_7), .Q
       (TDSP_DS_CS_INST_t_bit_7));
  NAND2X1M g22589__1309(.A (n_1468), .B (n_1467), .Y (n_1372));
  NAND2X1M g22590__6877(.A (n_1449), .B (n_1467), .Y (n_1371));
  INVX2M g22591(.A (TDSP_CORE_INST_MPY_32_INST_ab_result[13]), .Y
       (TDSP_CORE_INST_MPY_32_INST_n_219));
  INVX2M g22592(.A (TDSP_CORE_INST_MPY_32_INST_ab_result[14]), .Y
       (TDSP_CORE_INST_MPY_32_INST_n_218));
  INVX2M g22593(.A (TDSP_CORE_INST_MPY_32_INST_ab_result[28]), .Y
       (TDSP_CORE_INST_MPY_32_INST_n_204));
  INVX2M g22594(.A (TDSP_CORE_INST_MPY_32_INST_ab_result[15]), .Y
       (TDSP_CORE_INST_MPY_32_INST_n_217));
  INVX2M g22595(.A (TDSP_CORE_INST_MPY_32_INST_ab_result[16]), .Y
       (TDSP_CORE_INST_MPY_32_INST_n_216));
  INVX2M g22596(.A (TDSP_CORE_INST_mpy_result[0]), .Y
       (TDSP_CORE_INST_MPY_32_INST_n_232));
  INVX2M g22597(.A (TDSP_CORE_INST_MPY_32_INST_ab_result[1]), .Y
       (TDSP_CORE_INST_MPY_32_INST_n_231));
  CLKINVX2M g22598(.A (TDSP_CORE_INST_MPY_32_INST_ab_result[2]), .Y
       (TDSP_CORE_INST_MPY_32_INST_n_230));
  INVX2M g22599(.A (n_1577), .Y (TDSP_CORE_INST_MPY_32_INST_n_229));
  INVX2M g22600(.A (TDSP_CORE_INST_MPY_32_INST_ab_result[4]), .Y
       (TDSP_CORE_INST_MPY_32_INST_n_228));
  INVX2M g22601(.A (TDSP_CORE_INST_MPY_32_INST_ab_result[5]), .Y
       (TDSP_CORE_INST_MPY_32_INST_n_227));
  INVX2M g22602(.A (TDSP_CORE_INST_MPY_32_INST_ab_result[6]), .Y
       (TDSP_CORE_INST_MPY_32_INST_n_226));
  INVX4M g22603(.A (TDSP_CORE_INST_MPY_32_INST_ab_result[26]), .Y
       (TDSP_CORE_INST_MPY_32_INST_n_206));
  INVX2M g22604(.A (TDSP_CORE_INST_MPY_32_INST_ab_result[20]), .Y
       (TDSP_CORE_INST_MPY_32_INST_n_212));
  INVX2M g22605(.A (TDSP_CORE_INST_MPY_32_INST_ab_result[9]), .Y
       (TDSP_CORE_INST_MPY_32_INST_n_223));
  INVX2M g22606(.A (TDSP_CORE_INST_MPY_32_INST_ab_result[10]), .Y
       (TDSP_CORE_INST_MPY_32_INST_n_222));
  INVX2M g22607(.A (TDSP_CORE_INST_MPY_32_INST_ab_result[8]), .Y
       (TDSP_CORE_INST_MPY_32_INST_n_224));
  INVX4M g22608(.A (TDSP_CORE_INST_MPY_32_INST_ab_result[27]), .Y
       (TDSP_CORE_INST_MPY_32_INST_n_205));
  INVX2M g22609(.A (TDSP_CORE_INST_MPY_32_INST_ab_result[7]), .Y
       (TDSP_CORE_INST_MPY_32_INST_n_225));
  INVX2M g22610(.A (TDSP_CORE_INST_MPY_32_INST_ab_result[23]), .Y
       (TDSP_CORE_INST_MPY_32_INST_n_209));
  INVX2M g22611(.A (TDSP_CORE_INST_MPY_32_INST_ab_result[30]), .Y
       (TDSP_CORE_INST_MPY_32_INST_n_202));
  INVX4M g22612(.A (TDSP_CORE_INST_MPY_32_INST_ab_result[24]), .Y
       (TDSP_CORE_INST_MPY_32_INST_n_208));
  INVX2M g22613(.A (TDSP_CORE_INST_MPY_32_INST_ab_result[17]), .Y
       (TDSP_CORE_INST_MPY_32_INST_n_215));
  INVX2M g22614(.A (TDSP_CORE_INST_MPY_32_INST_ab_result[18]), .Y
       (TDSP_CORE_INST_MPY_32_INST_n_214));
  INVX4M g22615(.A (TDSP_CORE_INST_MPY_32_INST_ab_result[19]), .Y
       (TDSP_CORE_INST_MPY_32_INST_n_213));
  INVX2M g22616(.A (TDSP_CORE_INST_MPY_32_INST_ab_result[29]), .Y
       (TDSP_CORE_INST_MPY_32_INST_n_203));
  INVX2M g22617(.A (TDSP_CORE_INST_MPY_32_INST_ab_result[11]), .Y
       (TDSP_CORE_INST_MPY_32_INST_n_221));
  INVX2M g22618(.A (TDSP_CORE_INST_MPY_32_INST_ab_result[21]), .Y
       (TDSP_CORE_INST_MPY_32_INST_n_211));
  INVX4M g22620(.A (TDSP_CORE_INST_MPY_32_INST_ab_result[25]), .Y
       (TDSP_CORE_INST_MPY_32_INST_n_207));
  INVX2M g22621(.A (TDSP_CORE_INST_MPY_32_INST_ab_result[12]), .Y
       (TDSP_CORE_INST_MPY_32_INST_n_220));
  INVX2M g22622(.A (TDSP_CORE_INST_MPY_32_INST_ab_result[22]), .Y
       (TDSP_CORE_INST_MPY_32_INST_n_210));
  DFFSQX2M \DIGIT_REG_INST_digit_out_reg[0] (.SN (n_70), .CK
       (m_digit_clk), .D (digit[0]), .Q (tdigit[0]));
  DFFSQX2M \DIGIT_REG_INST_digit_out_reg[1] (.SN (n_70), .CK
       (m_digit_clk), .D (digit[1]), .Q (tdigit[1]));
  DFFSQX2M \DIGIT_REG_INST_digit_out_reg[2] (.SN (n_70), .CK
       (m_digit_clk), .D (digit[2]), .Q (tdigit[2]));
  DFFSQX2M \DIGIT_REG_INST_digit_out_reg[3] (.SN (n_70), .CK
       (m_digit_clk), .D (digit[3]), .Q (tdigit[3]));
  DFFSQX2M \DIGIT_REG_INST_digit_out_reg[4] (.SN (n_70), .CK
       (m_digit_clk), .D (digit[4]), .Q (tdigit[4]));
  DFFSQX2M \DIGIT_REG_INST_digit_out_reg[5] (.SN (n_70), .CK
       (m_digit_clk), .D (digit[5]), .Q (tdigit[5]));
  DFFSQX2M \DIGIT_REG_INST_digit_out_reg[6] (.SN (n_70), .CK
       (m_digit_clk), .D (digit[6]), .Q (tdigit[6]));
  DFFSQX2M \DIGIT_REG_INST_digit_out_reg[7] (.SN (n_70), .CK
       (m_digit_clk), .D (digit[7]), .Q (tdigit[7]));
  DFFSQX2M DIGIT_REG_INST_flag_out_reg(.SN (n_70), .CK (m_digit_clk),
       .D (flag_out), .Q (tdigit_flag));
  DFFRQX2M DMA_INST_read_spi_reg(.RN (n_70), .CK (m_clk), .D (n_1148),
       .Q (read_spi));
  DFFRQX2M DMA_INST_top_buf_flag_reg(.RN (n_70), .CK (m_clk), .D
       (n_1046), .Q (top_buf_flag));
  DFFRX1M DMA_INST_write_reg(.RN (n_70), .CK (m_clk), .D (n_1133), .Q
       (UNCONNECTED129), .QN (d_write));
  DFFRQX2M TDSP_CORE_INST_DATA_BUS_MACH_INST_read_reg(.RN (n_70), .CK
       (m_clk), .D (n_1022), .Q (t_read));
  DFFRX1M TDSP_CORE_INST_DATA_BUS_MACH_INST_write_reg(.RN (n_70), .CK
       (m_clk), .D (n_1023), .Q (UNCONNECTED130), .QN (t_write));
  DFFRQX2M TDSP_CORE_INST_PORT_BUS_MACH_INST_as_reg(.RN (n_70), .CK
       (m_clk), .D (n_1127), .Q (port_as));
  DFFQX2M TDSP_CORE_INST_TDSP_CORE_MACH_INST_samp_bio_reg(.CK (m_clk),
       .D (top_buf_flag), .Q (TDSP_CORE_INST_samp_bio));
  AO21XLM g29541__2900(.A0 (n_1359), .A1 (n_1302), .B0 (n_1364), .Y
       (ds_datain[6]));
  AO21XLM g29542__2391(.A0 (n_1359), .A1 (n_1327), .B0 (n_1366), .Y
       (ds_datain[7]));
  AO21XLM g29543__7675(.A0 (n_1359), .A1 (n_1347), .B0 (n_1369), .Y
       (ds_datain[8]));
  OAI21X2M g29544__7118(.A0 (n_1358), .A1 (n_1045), .B0 (n_1362), .Y
       (ds_datain[12]));
  OAI21X2M g29545__8757(.A0 (n_1358), .A1 (n_1353), .B0 (n_1367), .Y
       (ds_datain[9]));
  OAI21X2M g29546__1786(.A0 (n_1358), .A1 (n_1352), .B0 (n_1363), .Y
       (ds_datain[10]));
  OAI21X2M g29547__5953(.A0 (n_1358), .A1 (n_1069), .B0 (n_1365), .Y
       (ds_datain[11]));
  OAI21X2M g29548__5703(.A0 (n_1358), .A1 (n_1266), .B0 (n_1368), .Y
       (ds_datain[5]));
  OAI2BB2X1M g29549__7114(.A0N (t_grant), .A1N (tdsp_data_out[8]), .B0
       (n_1360), .B1 (n_1347), .Y (n_1369));
  AOI22X1M g29550__5266(.A0 (n_1361), .A1 (n_1266), .B0
       (tdsp_data_out[5]), .B1 (n_1357), .Y (n_1368));
  AOI22X1M g29551__2250(.A0 (n_1361), .A1 (n_1353), .B0
       (tdsp_data_out[9]), .B1 (n_1357), .Y (n_1367));
  OAI2BB2X1M g29552__6083(.A0N (t_grant), .A1N (tdsp_data_out[7]), .B0
       (n_1360), .B1 (n_1327), .Y (n_1366));
  AOI22X1M g29553__2703(.A0 (tdsp_data_out[11]), .A1 (n_1357), .B0
       (n_1361), .B1 (n_1069), .Y (n_1365));
  OAI2BB2X1M g29554__5795(.A0N (t_grant), .A1N (tdsp_data_out[6]), .B0
       (n_1360), .B1 (n_1302), .Y (n_1364));
  AOI22X1M g29555__7344(.A0 (n_1361), .A1 (n_1352), .B0
       (tdsp_data_out[10]), .B1 (n_1357), .Y (n_1363));
  AOI22X1M g29556__1840(.A0 (tdsp_data_out[12]), .A1 (n_1357), .B0
       (n_1361), .B1 (n_1045), .Y (n_1362));
  INVX2M g29557(.A (n_1361), .Y (n_1360));
  OAI32XLM g29558__5019(.A0 (n_1356), .A1 (t_write), .A2 (n_1448), .B0
       (n_966), .B1 (d_write), .Y (ds_write));
  OAI2BB1X2M g29559__1857(.A0N (n_1357), .A1N (tdsp_data_out[15]), .B0
       (n_1358), .Y (ds_datain[15]));
  OAI2BB1X2M g29560__9906(.A0N (n_1357), .A1N (tdsp_data_out[14]), .B0
       (n_1358), .Y (ds_datain[14]));
  OAI2BB1X2M g29561__8780(.A0N (n_1357), .A1N (tdsp_data_out[13]), .B0
       (n_1358), .Y (ds_datain[13]));
  MX2X2M g29562__4296(.S0 (t_grant), .B (t_addrs[0]), .A (d_addrs[0]),
       .Y (ds_addrs[0]));
  MX2X2M g29563__3772(.S0 (t_grant), .B (t_addrs[2]), .A (d_addrs[2]),
       .Y (ds_addrs[2]));
  MX2X2M g29564__1474(.S0 (t_grant), .B (t_addrs[1]), .A (d_addrs[1]),
       .Y (ds_addrs[1]));
  AND3X2M g29565__4547(.A (n_1298), .B (n_1228), .C (n_985), .Y
       (n_1361));
  MX3X1M g29566__9682(.S1 (n_1357), .S0 (upcm[7]), .C
       (tdsp_data_out[1]), .B (n_1161), .A (n_1068), .Y (ds_datain[1]));
  MX2X2M g29567__2683(.S0 (n_985), .B (d_addrs[6]), .A (t_addrs[6]), .Y
       (ds_addrs[6]));
  MX2X2M g29568__1309(.S0 (n_985), .B (d_addrs[5]), .A (t_addrs[5]), .Y
       (ds_addrs[5]));
  MX2X2M g29569__6877(.S0 (n_985), .B (d_addrs[3]), .A (t_addrs[3]), .Y
       (ds_addrs[3]));
  MX3X1M g29570__2900(.S1 (n_1357), .S0 (n_1190), .C
       (tdsp_data_out[4]), .B (n_1297), .A (n_1298), .Y (ds_datain[4]));
  OAI2BB2X1M g29571__2391(.A0N (n_966), .A1N (tdsp_data_out[3]), .B0
       (n_1303), .B1 (n_1357), .Y (ds_datain[3]));
  OAI2BB2X1M g29572__7675(.A0N (n_966), .A1N (tdsp_data_out[2]), .B0
       (n_1267), .B1 (n_1357), .Y (ds_datain[2]));
  OAI2BB2X1M g29573__7118(.A0N (n_966), .A1N (tdsp_data_out[0]), .B0
       (n_1042), .B1 (n_1357), .Y (ds_datain[0]));
  MX2X2M g29574__8757(.S0 (n_985), .B (d_addrs[4]), .A (t_addrs[4]), .Y
       (ds_addrs[4]));
  NAND2X2M g29575__1786(.A (d_addrs[7]), .B (n_985), .Y (n_1466));
  INVX2M g29576(.A (n_1359), .Y (n_1358));
  AOI21X2M g29577__5953(.A0 (n_1298), .A1 (n_1228), .B0 (t_grant), .Y
       (n_1359));
  CLKINVX2M g29580(.A (n_1357), .Y (n_1356));
  BUFX2M g29581(.A (t_grant), .Y (n_1357));
  AND2X2M g29586__5703(.A (n_1354), .B (n_1445), .Y (n_1355));
  XNOR2X2M g29587__7114(.A (ARB_INST_next_state[0]), .B
       (ARB_INST_next_state[1]), .Y (n_1354));
  OAI222X1M g29588__5266(.A0 (n_1350), .A1 (n_1052), .B0 (n_1344), .B1
       (dma_breq), .C0 (n_1256), .C1 (ARB_INST_present_state[0]), .Y
       (ARB_INST_next_state[0]));
  NOR3XLM g29589__2250(.A (n_1348), .B (n_1340), .C (t_addrs[4]), .Y
       (rcc_clk));
  XNOR2X8M g29590(.A (n_1349), .B (n_1157), .Y
       (TDSP_CORE_INST_MPY_32_INST_ab_a[14]));
  NOR2BXLM g29591(.AN (n_1340), .B (n_1348), .Y (t_write_d));
  OAI31X1M g29592(.A0 (n_1346), .A1 (n_1139), .A2 (upcm[6]), .B0
       (n_1351), .Y (n_1353));
  XNOR2X4M g29593(.A (n_1543), .B (n_1155), .Y
       (TDSP_CORE_INST_MPY_32_INST_ab_a[13]));
  NOR3BX2M g29594(.AN (n_1351), .B (n_1112), .C (upcm[6]), .Y (n_1352));
  AO22X1M g29595(.A0 (n_1448), .A1 (n_1269), .B0 (n_1268), .B1
       (ARB_INST_present_state[1]), .Y (ARB_INST_next_state[1]));
  NOR2X2M g29596(.A (n_1448), .B (ARB_INST_present_state[2]), .Y
       (n_1350));
  NAND2X2M g29597(.A (n_1344), .B (t_read), .Y (t_read_ds));
  NOR2X2M g29598(.A (n_1345), .B (n_979), .Y (n_1349));
  NAND4X2M g29599(.A (n_1448), .B (n_1010), .C
       (ARB_INST_present_state[1]), .D (dma_breq), .Y (n_1445));
  CLKNAND2X2M g29600(.A (n_1346), .B (n_1139), .Y (n_1351));
  CLKAND2X4M g29602(.A (n_1345), .B (n_1194), .Y
       (TDSP_CORE_INST_MPY_32_INST_ab_a[15]));
  XNOR2X4M g29603(.A (n_1337), .B (n_1156), .Y
       (TDSP_CORE_INST_MPY_32_INST_ab_a[12]));
  XNOR2X2M g29604(.A (n_1336), .B (TDSP_CORE_INST_opb[14]), .Y
       (TDSP_CORE_INST_MPY_32_INST_ab_b[14]));
  NAND3BXLM g29605(.AN (t_write), .B (n_1335), .C (t_as), .Y (n_1348));
  INVX2M g29606(.A (n_1448), .Y (n_1344));
  ADDHX1M g29607(.A (n_1177), .B (n_1325), .S (n_1347), .CO (n_1346));
  AND3X4M g29609(.A (n_1333), .B (n_1156), .C (n_1155), .Y (n_1345));
  NAND2BX2M g29611(.AN (n_1335), .B (t_as), .Y (n_1448));
  XNOR2X4M g29612(.A (n_1331), .B (TDSP_CORE_INST_opa[11]), .Y
       (TDSP_CORE_INST_MPY_32_INST_ab_a[11]));
  XNOR2X4M g29613(.A (n_961), .B (TDSP_CORE_INST_opb[10]), .Y
       (TDSP_CORE_INST_MPY_32_INST_ab_b[10]));
  NOR2X2M g29619(.A (n_1333), .B (n_979), .Y (n_1337));
  NAND2X2M g29620(.A (n_962), .B (TDSP_CORE_INST_opb[15]), .Y (n_1336));
  NAND2X1M g29621(.A (t_addrs[6]), .B (t_addrs[5]), .Y (n_1340));
  NOR2X4M g29622(.A (n_962), .B (n_1223), .Y
       (TDSP_CORE_INST_MPY_32_INST_ab_b[15]));
  XNOR2X4M g29623(.A (n_1324), .B (n_1159), .Y
       (TDSP_CORE_INST_MPY_32_INST_ab_a[10]));
  XNOR2X2M g29624(.A (n_1322), .B (TDSP_CORE_INST_opb[12]), .Y
       (TDSP_CORE_INST_MPY_32_INST_ab_b[12]));
  XNOR2X2M g29626(.A (n_1319), .B (n_1070), .Y (n_1335));
  CLKNAND2X2M g29630(.A (n_1323), .B (TDSP_CORE_INST_opa[15]), .Y
       (n_1331));
  AND4X6M g29631(.A (n_1312), .B (n_1159), .C (n_1555), .D (n_1154), .Y
       (n_1333));
  XNOR2X4M g29636(.A (n_1314), .B (TDSP_CORE_INST_opa[9]), .Y
       (TDSP_CORE_INST_MPY_32_INST_ab_a[9]));
  XNOR2X4M g29637(.A (n_960), .B (TDSP_CORE_INST_opb[8]), .Y
       (TDSP_CORE_INST_MPY_32_INST_ab_b[8]));
  XNOR2X2M g29639(.A (n_1318), .B (n_1103), .Y (t_addrs[5]));
  ADDHX1M g29641(.A (n_1178), .B (n_1276), .S (n_1327), .CO (n_1325));
  NAND3X4M g29642(.A (n_984), .B (n_1241), .C (n_1199), .Y (n_1326));
  AOI21X2M g29643(.A0 (n_1312), .A1 (n_1154), .B0 (n_979), .Y (n_1324));
  NAND3X2M g29644(.A (n_1312), .B (n_1159), .C (n_1154), .Y (n_1323));
  CLKNAND2X2M g29645(.A (n_1313), .B (TDSP_CORE_INST_opb[15]), .Y
       (n_1322));
  XNOR2X8M g29649(.A (n_1544), .B (TDSP_CORE_INST_opa[8]), .Y
       (TDSP_CORE_INST_MPY_32_INST_ab_a[8]));
  CLKXOR2X2M g29650(.A (n_1300), .B (n_1108), .Y (t_addrs[3]));
  NOR2X6M g29651(.A (n_1317), .B (TDSP_CORE_INST_opb[9]), .Y (n_1320));
  NOR3BX2M g29652(.AN (n_1318), .B (n_1103), .C (n_1104), .Y (n_1319));
  ADDHX1M g29653(.A (n_1107), .B (n_1299), .S (t_addrs[4]), .CO
       (n_1318));
  NAND2X6M g29656(.A (n_984), .B (n_1548), .Y (n_1317));
  NAND2X2M g29657(.A (n_1311), .B (TDSP_CORE_INST_opa[15]), .Y
       (n_1314));
  XNOR2X8M g29658(.A (n_1306), .B (TDSP_CORE_INST_opb[6]), .Y
       (TDSP_CORE_INST_MPY_32_INST_ab_b[6]));
  XNOR2X8M g29659(.A (n_1305), .B (TDSP_CORE_INST_opa[7]), .Y
       (TDSP_CORE_INST_MPY_32_INST_ab_a[7]));
  NAND3X2M g29661(.A (n_983), .B (n_1241), .C (n_1183), .Y (n_1313));
  XNOR2X2M g29662(.A (n_1304), .B (n_1104), .Y (t_addrs[6]));
  INVX4M g29663(.A (n_1311), .Y (n_1312));
  NAND4X4M g29666(.A (n_1278), .B (n_1169), .C (n_1168), .D (n_1153),
       .Y (n_1311));
  AND2X12M g29668(.A (n_983), .B (n_1183), .Y (n_984));
  XNOR2X4M g29670(.A (n_1291), .B (TDSP_CORE_INST_opa[6]), .Y
       (TDSP_CORE_INST_MPY_32_INST_ab_a[6]));
  NAND2X2M g29676(.A (n_957), .B (n_1180), .Y (n_1306));
  CLKNAND2X2M g29678(.A (n_1301), .B (TDSP_CORE_INST_opa[15]), .Y
       (n_1305));
  AND4X8M g29679(.A (n_982), .B (n_1547), .C (n_1184), .D (n_1185), .Y
       (n_983));
  NOR3BX2M g29680(.AN (n_1299), .B (n_1106), .C (n_1103), .Y (n_1304));
  NAND3X2M g29681(.A (n_1294), .B (n_1218), .C (n_1245), .Y
       (tdsp_data_out[11]));
  NAND3X2M g29682(.A (n_1293), .B (n_1221), .C (n_1247), .Y
       (tdsp_data_out[5]));
  NAND3X2M g29683(.A (n_1292), .B (n_1219), .C (n_1229), .Y
       (tdsp_data_out[4]));
  NAND3X2M g29684(.A (n_1289), .B (n_1222), .C (n_1240), .Y
       (tdsp_data_out[3]));
  NAND3X2M g29685(.A (n_1287), .B (n_1220), .C (n_1232), .Y
       (tdsp_data_out[10]));
  NAND3X2M g29686(.A (n_1288), .B (n_1214), .C (n_1239), .Y
       (tdsp_data_out[2]));
  XNOR2X2M g29687(.A (n_1274), .B (n_1258), .Y (n_1303));
  XNOR2X8M g29688(.A (n_1546), .B (TDSP_CORE_INST_opa[5]), .Y
       (TDSP_CORE_INST_MPY_32_INST_ab_a[5]));
  XNOR2X4M g29689(.A (n_1273), .B (TDSP_CORE_INST_opb[4]), .Y
       (TDSP_CORE_INST_MPY_32_INST_ab_b[4]));
  NAND3X2M g29690(.A (n_1279), .B (n_1205), .C (n_1230), .Y
       (tdsp_data_out[6]));
  NAND3X2M g29691(.A (n_1282), .B (n_1209), .C (n_1234), .Y
       (tdsp_data_out[8]));
  NAND3X2M g29692(.A (n_1281), .B (n_1208), .C (n_1235), .Y
       (tdsp_data_out[13]));
  NAND3X2M g29693(.A (n_1280), .B (n_1207), .C (n_1233), .Y
       (tdsp_data_out[7]));
  NAND3X2M g29694(.A (n_1296), .B (n_1206), .C (n_1231), .Y
       (tdsp_data_out[12]));
  NAND3X2M g29695(.A (n_1284), .B (n_1211), .C (n_1236), .Y
       (tdsp_data_out[0]));
  AOI2BB1X2M g29696(.A0N (n_1248), .A1N (n_1109), .B0 (n_1300), .Y
       (t_addrs[2]));
  NAND3X2M g29697(.A (n_1283), .B (n_1210), .C (n_1237), .Y
       (tdsp_data_out[9]));
  NAND3X2M g29698(.A (n_1286), .B (n_1213), .C (n_1244), .Y
       (tdsp_data_out[14]));
  NAND3X2M g29699(.A (n_1295), .B (n_1215), .C (n_1246), .Y
       (tdsp_data_out[15]));
  NAND3X2M g29700(.A (n_1285), .B (n_1212), .C (n_1238), .Y
       (tdsp_data_out[1]));
  CLKINVX2M g29702(.A (n_1298), .Y (n_1297));
  AOI22X1M g29703(.A0 (n_981), .A1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_657), .B0 (n_1263), .B1
       (TDSP_CORE_INST_acc[12]), .Y (n_1296));
  AOI22X1M g29704(.A0 (n_981), .A1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_654), .B0 (n_1263), .B1
       (TDSP_CORE_INST_acc[15]), .Y (n_1295));
  AOI22X1M g29705(.A0 (n_981), .A1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_658), .B0 (n_1263), .B1
       (TDSP_CORE_INST_acc[11]), .Y (n_1294));
  AOI22X1M g29706(.A0 (n_981), .A1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_664), .B0 (n_1263), .B1
       (TDSP_CORE_INST_acc[5]), .Y (n_1293));
  AOI22X1M g29707(.A0 (n_981), .A1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_665), .B0 (n_1263), .B1
       (TDSP_CORE_INST_acc[4]), .Y (n_1292));
  AOI21X2M g29708(.A0 (n_1265), .A1 (n_1191), .B0 (n_1276), .Y
       (n_1302));
  NAND2X2M g29709(.A (n_1277), .B (n_978), .Y (n_1291));
  NAND2X2M g29712(.A (n_1278), .B (n_1169), .Y (n_1301));
  AND2X2M g29713(.A (n_1248), .B (n_1109), .Y (n_1300));
  AND3X2M g29714(.A (n_1248), .B (n_1109), .C (n_1108), .Y (n_1299));
  OAI21X2M g29715(.A0 (n_1264), .A1 (n_1258), .B0 (n_996), .Y (n_1298));
  AOI22X1M g29716(.A0 (n_981), .A1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_666), .B0 (n_1263), .B1
       (TDSP_CORE_INST_acc[3]), .Y (n_1289));
  AOI22X1M g29717(.A0 (n_981), .A1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_667), .B0 (n_1263), .B1
       (TDSP_CORE_INST_acc[2]), .Y (n_1288));
  AOI22X1M g29718(.A0 (n_981), .A1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_659), .B0 (n_1263), .B1
       (TDSP_CORE_INST_acc[10]), .Y (n_1287));
  AOI22X1M g29719(.A0 (n_981), .A1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_655), .B0 (n_1263), .B1
       (TDSP_CORE_INST_acc[14]), .Y (n_1286));
  AOI22X1M g29720(.A0 (n_981), .A1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_668), .B0 (n_1263), .B1
       (TDSP_CORE_INST_acc[1]), .Y (n_1285));
  AOI22X1M g29721(.A0 (n_981), .A1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_669), .B0 (n_1263), .B1
       (TDSP_CORE_INST_acc[0]), .Y (n_1284));
  AOI22X1M g29722(.A0 (n_981), .A1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_660), .B0 (n_1263), .B1
       (TDSP_CORE_INST_acc[9]), .Y (n_1283));
  AOI22X1M g29723(.A0 (n_1257), .A1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_661), .B0 (n_1262), .B1
       (TDSP_CORE_INST_acc[8]), .Y (n_1282));
  AOI22X1M g29724(.A0 (n_981), .A1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_656), .B0 (n_1263), .B1
       (TDSP_CORE_INST_acc[13]), .Y (n_1281));
  AOI22X1M g29725(.A0 (n_1257), .A1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_662), .B0 (n_1262), .B1
       (TDSP_CORE_INST_acc[7]), .Y (n_1280));
  AOI22X1M g29726(.A0 (n_1257), .A1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_663), .B0 (n_1262), .B1
       (TDSP_CORE_INST_acc[6]), .Y (n_1279));
  NAND2X12M g29727(.A (n_1545), .B (n_1270), .Y
       (TDSP_CORE_INST_MPY_32_INST_ab_b[3]));
  MX2X2M g29728(.S0 (n_1260), .B (TDSP_CORE_INST_opa[4]), .A (n_1171),
       .Y (TDSP_CORE_INST_MPY_32_INST_ab_a[4]));
  INVX6M g29729(.A (n_1277), .Y (n_1278));
  NAND4X6M g29731(.A (n_1216), .B (n_1172), .C (n_1171), .D (n_1170),
       .Y (n_1277));
  NOR2BX2M g29732(.AN (n_1264), .B (upcm[7]), .Y (n_1274));
  NAND2X2M g29733(.A (n_1180), .B (n_1259), .Y (n_1273));
  NOR2X2M g29735(.A (n_1265), .B (n_1191), .Y (n_1276));
  MX2X3M g29736(.S0 (n_955), .B (n_1172), .A (TDSP_CORE_INST_opa[3]),
       .Y (TDSP_CORE_INST_MPY_32_INST_ab_a[3]));
  NAND3X4M g29737(.A (n_1180), .B (n_1253), .C (n_1549), .Y (n_1270));
  AOI31X2M g29738(.A0 (n_995), .A1 (ARB_INST_present_state[0]), .A2
       (n_980), .B0 (ARB_INST_present_state[2]), .Y (n_1269));
  OAI21X2M g29739(.A0 (ARB_INST_present_state[0]), .A1
       (ARB_INST_present_state[2]), .B0 (n_1255), .Y (n_1268));
  XNOR2X4M g29740(.A (n_1537), .B (TDSP_CORE_INST_opb[2]), .Y
       (TDSP_CORE_INST_MPY_32_INST_ab_b[2]));
  XNOR2X2M g29741(.A (n_1242), .B (n_1249), .Y (n_1267));
  NAND2X4M g29742(.A (n_982), .B (n_1547), .Y (n_1271));
  BUFX2M g29743(.A (n_1262), .Y (n_1263));
  ADDHX1M g29744(.A (n_1041), .B (n_1176), .S (n_1266), .CO (n_1265));
  NAND2BXLM g29745(.AN (n_1385), .B (n_1252), .Y (n_1449));
  NAND2X1M g29746(.A (n_1252), .B (n_1385), .Y (n_1468));
  CLKNAND2X2M g29749(.A (n_1250), .B (n_978), .Y (n_1260));
  OR2X2M g29750(.A (n_1249), .B (n_1227), .Y (n_1264));
  NOR2X2M g29751(.A (n_1251), .B (n_1141), .Y (n_1262));
  INVX14M g29752(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_73), .Y
       (TDSP_CORE_INST_MPY_32_INST_ab_b[1]));
  INVX8M g29754(.A (n_1259), .Y (n_982));
  BUFX2M g29756(.A (n_1257), .Y (n_981));
  XNOR2X4M g29757(.A (n_1204), .B (TDSP_CORE_INST_opa[2]), .Y
       (TDSP_CORE_INST_MPY_32_INST_ab_a[2]));
  AOI21X2M g29758(.A0 (ARB_INST_present_state[1]), .A1 (n_980), .B0
       (ARB_INST_present_state[2]), .Y (n_1256));
  NAND3X2M g29759(.A (ARB_INST_present_state[2]), .B
       (ARB_INST_present_state[0]), .C (dma_breq), .Y (n_1255));
  AOI2BB1X2M g29761(.A0N (n_1175), .A1N (n_1110), .B0 (n_1248), .Y
       (t_addrs[1]));
  NAND3X12M g29762(.A (n_1225), .B (n_1203), .C (n_1549), .Y (n_1259));
  OAI21X2M g29763(.A0 (n_1226), .A1 (n_1113), .B0 (upcm[6]), .Y
       (n_1258));
  NOR3BX2M g29764(.AN (n_1141), .B (n_1251), .C (n_1056), .Y (n_1257));
  AOI22X1M g29766(.A0 (n_1195), .A1 (TDSP_CORE_INST_p_data_out[5]), .B0
       (n_1055), .B1 (TDSP_CORE_INST_port_data_out[5]), .Y (n_1247));
  AOI22X1M g29767(.A0 (n_964), .A1 (TDSP_CORE_INST_p_data_out[15]), .B0
       (n_1055), .B1 (TDSP_CORE_INST_port_data_out[15]), .Y (n_1246));
  AOI22X1M g29768(.A0 (n_964), .A1 (TDSP_CORE_INST_p_data_out[11]), .B0
       (n_1055), .B1 (TDSP_CORE_INST_port_data_out[11]), .Y (n_1245));
  AOI22X1M g29769(.A0 (n_1195), .A1 (TDSP_CORE_INST_p_data_out[14]),
       .B0 (n_1055), .B1 (TDSP_CORE_INST_port_data_out[14]), .Y
       (n_1244));
  NAND2X4M g29771(.A (n_1225), .B (n_1203), .Y (n_1253));
  NOR2BX2M g29772(.AN (n_1227), .B (upcm[7]), .Y (n_1242));
  NOR4BXLM g29773(.AN (port_as), .B (n_1383), .C (t_write), .D
       (test_mode), .Y (n_1252));
  NAND4BX1M g29774(.AN (n_1017), .B (n_1057), .C (n_1160), .D (n_974),
       .Y (n_1251));
  NAND4X2M g29775(.A (n_1172), .B (n_1173), .C (n_1174), .D (n_1167),
       .Y (n_1250));
  OAI21BX1M g29777(.A0 (n_1140), .A1 (n_1105), .B0N (n_1226), .Y
       (n_1249));
  AND2X2M g29778(.A (n_1175), .B (n_1110), .Y (n_1248));
  XNOR2X4M g29779(.A (n_1193), .B (TDSP_CORE_INST_opa[1]), .Y
       (TDSP_CORE_INST_MPY_32_INST_ab_a[1]));
  AOI22X1M g29780(.A0 (n_1195), .A1 (TDSP_CORE_INST_p_data_out[3]), .B0
       (n_1055), .B1 (TDSP_CORE_INST_port_data_out[3]), .Y (n_1240));
  AOI22X1M g29781(.A0 (n_1195), .A1 (TDSP_CORE_INST_p_data_out[2]), .B0
       (n_1055), .B1 (TDSP_CORE_INST_port_data_out[2]), .Y (n_1239));
  AOI22X1M g29782(.A0 (n_1195), .A1 (TDSP_CORE_INST_p_data_out[1]), .B0
       (n_1055), .B1 (TDSP_CORE_INST_port_data_out[1]), .Y (n_1238));
  AOI22X1M g29783(.A0 (n_1195), .A1 (TDSP_CORE_INST_p_data_out[9]), .B0
       (n_1055), .B1 (TDSP_CORE_INST_port_data_out[9]), .Y (n_1237));
  AOI22X1M g29784(.A0 (n_1195), .A1 (TDSP_CORE_INST_p_data_out[0]), .B0
       (n_1055), .B1 (TDSP_CORE_INST_port_data_out[0]), .Y (n_1236));
  AOI22X1M g29785(.A0 (n_1195), .A1 (TDSP_CORE_INST_p_data_out[13]),
       .B0 (n_1055), .B1 (TDSP_CORE_INST_port_data_out[13]), .Y
       (n_1235));
  AOI22X1M g29786(.A0 (n_964), .A1 (TDSP_CORE_INST_p_data_out[8]), .B0
       (n_1054), .B1 (TDSP_CORE_INST_port_data_out[8]), .Y (n_1234));
  AOI22X1M g29787(.A0 (n_964), .A1 (TDSP_CORE_INST_p_data_out[7]), .B0
       (n_1054), .B1 (TDSP_CORE_INST_port_data_out[7]), .Y (n_1233));
  AOI22X1M g29788(.A0 (n_1195), .A1 (TDSP_CORE_INST_p_data_out[10]),
       .B0 (n_1055), .B1 (TDSP_CORE_INST_port_data_out[10]), .Y
       (n_1232));
  AOI22X1M g29789(.A0 (n_1195), .A1 (TDSP_CORE_INST_p_data_out[12]),
       .B0 (n_1055), .B1 (TDSP_CORE_INST_port_data_out[12]), .Y
       (n_1231));
  AOI22X1M g29790(.A0 (n_1195), .A1 (TDSP_CORE_INST_p_data_out[6]), .B0
       (n_1054), .B1 (TDSP_CORE_INST_port_data_out[6]), .Y (n_1230));
  AND4X6M g29791(.A (n_1197), .B (n_1548), .C (n_1202), .D (n_1198), .Y
       (n_1241));
  AOI22X1M g29792(.A0 (n_1195), .A1 (TDSP_CORE_INST_p_data_out[4]), .B0
       (n_1055), .B1 (TDSP_CORE_INST_port_data_out[4]), .Y (n_1229));
  NAND2BX2M g29795(.AN (TDSP_CORE_INST_opb[14]), .B
       (TDSP_CORE_INST_opb[15]), .Y (n_1223));
  AOI222X1M g29796(.A0 (n_1138), .A1 (TDSP_CORE_INST_ar1[3]), .B0
       (n_1136), .B1 (TDSP_CORE_INST_ar0[3]), .C0 (n_973), .C1
       (port_pad_data_out[3]), .Y (n_1222));
  AOI222X1M g29797(.A0 (n_1138), .A1 (TDSP_CORE_INST_ar1[5]), .B0
       (n_1136), .B1 (TDSP_CORE_INST_ar0[5]), .C0
       (TDSP_CORE_INST_dmov_inc), .C1 (port_pad_data_out[5]), .Y
       (n_1221));
  AOI222X1M g29798(.A0 (n_1138), .A1 (TDSP_CORE_INST_ar1[10]), .B0
       (n_1136), .B1 (TDSP_CORE_INST_ar0[10]), .C0 (n_973), .C1
       (port_pad_data_out[10]), .Y (n_1220));
  AOI222X1M g29799(.A0 (n_1138), .A1 (TDSP_CORE_INST_ar1[4]), .B0
       (n_1136), .B1 (TDSP_CORE_INST_ar0[4]), .C0 (n_973), .C1
       (port_pad_data_out[4]), .Y (n_1219));
  AOI222X1M g29800(.A0 (n_1138), .A1 (TDSP_CORE_INST_ar1[11]), .B0
       (n_1136), .B1 (TDSP_CORE_INST_ar0[11]), .C0
       (TDSP_CORE_INST_dmov_inc), .C1 (port_pad_data_out[11]), .Y
       (n_1218));
  NAND2BX2M g29801(.AN (n_1190), .B (n_996), .Y (n_1228));
  NAND2BX2M g29802(.AN (n_1161), .B (n_1042), .Y (n_1227));
  OA21X2M g29803(.A0 (n_1105), .A1 (n_987), .B0 (n_1140), .Y (n_1226));
  NAND2X6M g29804(.A (n_1180), .B (TDSP_CORE_INST_opb[0]), .Y (n_1217));
  NOR2X12M g29805(.A (TDSP_CORE_INST_opb[0]), .B
       (TDSP_CORE_INST_opb[1]), .Y (n_1225));
  AOI222X1M g29807(.A0 (n_1138), .A1 (TDSP_CORE_INST_ar1[15]), .B0
       (n_1136), .B1 (TDSP_CORE_INST_ar0[15]), .C0 (n_973), .C1
       (port_pad_data_out[15]), .Y (n_1215));
  AOI222X1M g29808(.A0 (n_1138), .A1 (TDSP_CORE_INST_ar1[2]), .B0
       (n_1136), .B1 (TDSP_CORE_INST_ar0[2]), .C0 (n_973), .C1
       (port_pad_data_out[2]), .Y (n_1214));
  AOI222X1M g29809(.A0 (n_1138), .A1 (TDSP_CORE_INST_ar1[14]), .B0
       (n_1136), .B1 (TDSP_CORE_INST_ar0[14]), .C0 (n_973), .C1
       (port_pad_data_out[14]), .Y (n_1213));
  AOI222X1M g29810(.A0 (n_1138), .A1 (TDSP_CORE_INST_ar1[1]), .B0
       (n_1136), .B1 (TDSP_CORE_INST_ar0[1]), .C0 (n_973), .C1
       (port_pad_data_out[1]), .Y (n_1212));
  AOI222X1M g29811(.A0 (n_1138), .A1 (TDSP_CORE_INST_ar1[0]), .B0
       (n_1136), .B1 (TDSP_CORE_INST_ar0[0]), .C0 (n_973), .C1
       (port_pad_data_out[0]), .Y (n_1211));
  AOI222X1M g29812(.A0 (n_1138), .A1 (TDSP_CORE_INST_ar1[9]), .B0
       (n_1136), .B1 (TDSP_CORE_INST_ar0[9]), .C0
       (TDSP_CORE_INST_dmov_inc), .C1 (port_pad_data_out[9]), .Y
       (n_1210));
  AOI222X1M g29813(.A0 (n_1137), .A1 (TDSP_CORE_INST_ar1[8]), .B0
       (n_1135), .B1 (TDSP_CORE_INST_ar0[8]), .C0
       (TDSP_CORE_INST_dmov_inc), .C1 (port_pad_data_out[8]), .Y
       (n_1209));
  AOI222X1M g29814(.A0 (n_1138), .A1 (TDSP_CORE_INST_ar1[13]), .B0
       (n_1136), .B1 (TDSP_CORE_INST_ar0[13]), .C0 (n_973), .C1
       (port_pad_data_out[13]), .Y (n_1208));
  AOI222X1M g29815(.A0 (n_1137), .A1 (TDSP_CORE_INST_ar1[7]), .B0
       (n_1135), .B1 (TDSP_CORE_INST_ar0[7]), .C0
       (TDSP_CORE_INST_dmov_inc), .C1 (port_pad_data_out[7]), .Y
       (n_1207));
  AOI222X1M g29816(.A0 (n_1138), .A1 (TDSP_CORE_INST_ar1[12]), .B0
       (n_1136), .B1 (TDSP_CORE_INST_ar0[12]), .C0
       (TDSP_CORE_INST_dmov_inc), .C1 (port_pad_data_out[12]), .Y
       (n_1206));
  AOI222X1M g29817(.A0 (n_1137), .A1 (TDSP_CORE_INST_ar1[6]), .B0
       (n_1135), .B1 (TDSP_CORE_INST_ar0[6]), .C0
       (TDSP_CORE_INST_dmov_inc), .C1 (port_pad_data_out[6]), .Y
       (n_1205));
  OAI2BB1X2M g29818(.A0N (n_1167), .A1N (n_1174), .B0 (n_978), .Y
       (n_1204));
  AND3X6M g29819(.A (n_1174), .B (n_1173), .C (n_1167), .Y (n_1216));
  INVX8M g29820(.A (TDSP_CORE_INST_opb[2]), .Y (n_1203));
  INVX2M g29821(.A (n_1202), .Y (TDSP_CORE_INST_opb[11]));
  INVX4M g29822(.A (n_1547), .Y (TDSP_CORE_INST_opb[4]));
  INVX2M g29823(.A (n_1200), .Y (TDSP_CORE_INST_opb[13]));
  INVX2M g29824(.A (n_1199), .Y (TDSP_CORE_INST_opb[12]));
  INVX2M g29825(.A (n_1198), .Y (TDSP_CORE_INST_opb[9]));
  INVX2M g29826(.A (n_1197), .Y (TDSP_CORE_INST_opb[10]));
  INVX2M g29827(.A (n_1548), .Y (TDSP_CORE_INST_opb[8]));
  INVX2M g29828(.A (n_1192), .Y (n_1195));
  NOR2X2M g29830(.A (n_979), .B (TDSP_CORE_INST_opa[14]), .Y (n_1194));
  NAND2X2M g29831(.A (TDSP_CORE_INST_opa[0]), .B (n_978), .Y (n_1193));
  NAND2X8M g29832(.A (n_1024), .B (n_1149), .Y (TDSP_CORE_INST_opb[2]));
  AOI21BX2M g29833(.A0 (n_1004), .A1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_770), .B0N (n_1551), .Y
       (n_1202));
  AOI21BX2M g29836(.A0 (n_1004), .A1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_768), .B0N (n_1145), .Y
       (n_1200));
  AOI21BX2M g29837(.A0 (n_1004), .A1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_769), .B0N (n_1146), .Y
       (n_1199));
  AOI21BX4M g29838(.A0 (n_1004), .A1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_772), .B0N (n_1554), .Y
       (n_1198));
  AOI21BX4M g29839(.A0 (n_1004), .A1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_771), .B0N (n_1550), .Y
       (n_1197));
  NAND2BX2M g29841(.AN (n_1160), .B (n_974), .Y (n_1192));
  INVX2M g29844(.A (n_1549), .Y (TDSP_CORE_INST_opb[3]));
  INVX4M g29848(.A (n_1185), .Y (TDSP_CORE_INST_opb[5]));
  INVX2M g29849(.A (n_1184), .Y (TDSP_CORE_INST_opb[6]));
  INVX2M g29850(.A (n_1183), .Y (TDSP_CORE_INST_opb[7]));
  BUFX8M g29856(.A (n_1180), .Y (TDSP_CORE_INST_opb[15]));
  OAI22X1M g29859(.A0 (n_1446), .A1 (DMA_INST_present_state[0]), .B0
       (n_1444), .B1 (DMA_INST_present_state[2]), .Y (n_1179));
  AOI2BB2XLM g29860(.A0N (n_1113), .A1N (upcm[6]), .B0 (n_1012), .B1
       (upcm[6]), .Y (n_1178));
  OAI22X1M g29861(.A0 (n_1112), .A1 (n_987), .B0 (n_1105), .B1
       (upcm[6]), .Y (n_1191));
  AOI2BB2XLM g29862(.A0N (n_1114), .A1N (upcm[6]), .B0 (n_1008), .B1
       (upcm[6]), .Y (n_1177));
  AOI21X2M g29863(.A0 (n_1111), .A1 (n_974), .B0 (n_1175), .Y
       (t_addrs[0]));
  OA21X2M g29864(.A0 (n_1114), .A1 (n_987), .B0 (n_1041), .Y (n_1190));
  NAND3X12M g29865(.A (n_1020), .B (n_1134), .C (n_1049), .Y
       (TDSP_CORE_INST_opb[0]));
  OAI22X1M g29866(.A0 (n_1139), .A1 (n_987), .B0 (n_1043), .B1
       (upcm[6]), .Y (n_1176));
  NAND2X6M g29867(.A (n_1597), .B (n_1026), .Y (TDSP_CORE_INST_opb[1]));
  AOI21X4M g29869(.A0 (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_776), .A1
       (n_969), .B0 (n_1151), .Y (n_1185));
  AOI21X4M g29870(.A0 (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_775), .A1
       (n_969), .B0 (n_1166), .Y (n_1184));
  AOI21BX2M g29871(.A0 (n_969), .A1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_774), .B0N (n_1165), .Y
       (n_1183));
  NAND2X12M g29872(.A (n_1021), .B (n_1143), .Y (n_1180));
  INVX6M g29874(.A (n_1174), .Y (TDSP_CORE_INST_opa[0]));
  INVX2M g29875(.A (n_1173), .Y (TDSP_CORE_INST_opa[2]));
  INVX2M g29876(.A (n_1172), .Y (TDSP_CORE_INST_opa[3]));
  INVX2M g29877(.A (n_1171), .Y (TDSP_CORE_INST_opa[4]));
  INVX2M g29878(.A (n_1170), .Y (TDSP_CORE_INST_opa[5]));
  INVX2M g29879(.A (n_1169), .Y (TDSP_CORE_INST_opa[6]));
  INVX2M g29880(.A (n_1168), .Y (TDSP_CORE_INST_opa[7]));
  INVX4M g29881(.A (n_1167), .Y (TDSP_CORE_INST_opa[1]));
  INVX2M g29885(.A (TDSP_CORE_INST_opa[15]), .Y (n_979));
  BUFX4M g29890(.A (n_978), .Y (TDSP_CORE_INST_opa[15]));
  OAI2BB1X2M g29895(.A0N (port_pad_data_out[6]), .A1N (n_965), .B0
       (n_1126), .Y (n_1166));
  AOI222X1M g29896(.A0 (n_1033), .A1 (port_pad_data_out[7]), .B0
       (n_1027), .B1 (TDSP_CORE_INST_p[7]), .C0 (n_1038), .C1
       (TDSP_CORE_INST_ir[7]), .Y (n_1165));
  OAI2BB1X2M g29900(.A0N (n_1004), .A1N
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_765), .B0 (n_1117), .Y
       (TDSP_CORE_INST_opb[16]));
  OAI2BB1X2M g29901(.A0N (n_1004), .A1N
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_764), .B0 (n_1120), .Y
       (TDSP_CORE_INST_opb[17]));
  OAI2BB1X2M g29902(.A0N (n_970), .A1N
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_763), .B0 (n_1118), .Y
       (TDSP_CORE_INST_opb[18]));
  OAI2BB1X2M g29903(.A0N (n_970), .A1N
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_762), .B0 (n_1119), .Y
       (TDSP_CORE_INST_opb[19]));
  OAI2BB1X2M g29904(.A0N (n_970), .A1N
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_761), .B0 (n_1121), .Y
       (TDSP_CORE_INST_opb[20]));
  OAI2BB1X2M g29905(.A0N (n_970), .A1N
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_758), .B0 (n_1123), .Y
       (TDSP_CORE_INST_opb[23]));
  OAI2BB1X2M g29906(.A0N (n_970), .A1N
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_759), .B0 (n_1116), .Y
       (TDSP_CORE_INST_opb[22]));
  OAI2BB1X2M g29907(.A0N (n_970), .A1N
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_760), .B0 (n_1122), .Y
       (TDSP_CORE_INST_opb[21]));
  OAI2BB1X2M g29908(.A0N (n_970), .A1N
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_757), .B0 (n_1072), .Y
       (TDSP_CORE_INST_opb[24]));
  NOR2X2M g29909(.A (n_1111), .B (n_974), .Y (n_1175));
  CLKAND2X4M g29910(.A (n_1080), .B (n_1081), .Y (n_1174));
  NOR2X4M g29911(.A (n_1557), .B (n_1556), .Y (n_1173));
  AND2X4M g29912(.A (n_1102), .B (n_1087), .Y (n_1172));
  AND2X2M g29913(.A (n_1088), .B (n_1089), .Y (n_1171));
  AND2X2M g29914(.A (n_1090), .B (n_1091), .Y (n_1170));
  AND2X2M g29915(.A (n_1092), .B (n_1093), .Y (n_1169));
  AND2X2M g29916(.A (n_1094), .B (n_1095), .Y (n_1168));
  AND2X2M g29917(.A (n_1082), .B (n_1083), .Y (n_1167));
  NAND2X2M g29918(.A (n_1071), .B (n_976), .Y (n_978));
  INVX2M g29919(.A (n_1159), .Y (TDSP_CORE_INST_opa[10]));
  INVX2M g29920(.A (n_1555), .Y (TDSP_CORE_INST_opa[11]));
  INVX2M g29921(.A (n_1157), .Y (TDSP_CORE_INST_opa[14]));
  INVX2M g29922(.A (n_1156), .Y (TDSP_CORE_INST_opa[12]));
  INVX2M g29923(.A (n_1155), .Y (TDSP_CORE_INST_opa[13]));
  INVX2M g29924(.A (n_1154), .Y (TDSP_CORE_INST_opa[9]));
  INVX2M g29925(.A (n_1153), .Y (TDSP_CORE_INST_opa[8]));
  OAI2BB1X2M g29927(.A0N (port_pad_data_out[5]), .A1N (n_965), .B0
       (n_1130), .Y (n_1151));
  AOI21BX2M g29928(.A0 (port_pad_data_out[3]), .A1 (n_1033), .B0N
       (n_1132), .Y (n_1150));
  AND3X2M g29929(.A (n_1053), .B (n_1060), .C (n_1059), .Y (n_1149));
  AOI2B1X1M g29930(.A0 (DMA_INST_present_state[0]), .A1N
       (DMA_INST_present_state[1]), .B0 (n_1446), .Y (n_1148));
  AOI221XLM g29932(.A0 (n_1033), .A1 (port_pad_data_out[12]), .B0
       (n_967), .B1 (TDSP_CORE_INST_p[12]), .C0 (n_1066), .Y (n_1146));
  AOI221XLM g29933(.A0 (n_1033), .A1 (port_pad_data_out[13]), .B0
       (n_967), .B1 (TDSP_CORE_INST_p[13]), .C0 (n_1066), .Y (n_1145));
  AOI21X2M g29934(.A0 (n_1033), .A1 (port_pad_data_out[14]), .B0
       (n_1128), .Y (n_1144));
  AND3X2M g29935(.A (n_1058), .B (n_1067), .C (n_1051), .Y (n_1143));
  OAI2BB1X2M g29936(.A0N (n_970), .A1N
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_756), .B0 (n_1073), .Y
       (TDSP_CORE_INST_opb[25]));
  OAI2BB1X2M g29937(.A0N (n_970), .A1N
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_755), .B0 (n_1074), .Y
       (TDSP_CORE_INST_opb[26]));
  OAI2BB1X2M g29939(.A0N (TDSP_CORE_INST_p[31]), .A1N (n_968), .B0
       (n_1129), .Y (TDSP_CORE_INST_opb[31]));
  OAI2BB1X2M g29940(.A0N (TDSP_CORE_INST_p[30]), .A1N (n_968), .B0
       (n_1079), .Y (TDSP_CORE_INST_opb[30]));
  OAI2BB1X2M g29941(.A0N (n_970), .A1N
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_752), .B0 (n_1077), .Y
       (TDSP_CORE_INST_opb[29]));
  OAI2BB1X2M g29942(.A0N (n_970), .A1N
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_753), .B0 (n_1076), .Y
       (TDSP_CORE_INST_opb[28]));
  OAI2BB1X2M g29943(.A0N (n_970), .A1N
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_754), .B0 (n_1075), .Y
       (TDSP_CORE_INST_opb[27]));
  AO21XLM g29944(.A0 (n_1068), .A1 (n_1042), .B0 (n_1140), .Y (n_1161));
  NAND4X2M g29945(.A (n_1047), .B (TDSP_CORE_INST_ir[13]), .C
       (TDSP_CORE_INST_ir[14]), .D (TDSP_CORE_INST_ir[15]), .Y
       (n_1160));
  AOI21BX2M g29946(.A0 (TDSP_CORE_INST_acc[10]), .A1 (n_971), .B0N
       (n_1098), .Y (n_1159));
  AOI21BX2M g29948(.A0 (TDSP_CORE_INST_acc[14]), .A1 (n_971), .B0N
       (n_1086), .Y (n_1157));
  AOI21BX2M g29949(.A0 (TDSP_CORE_INST_acc[12]), .A1 (n_971), .B0N
       (n_1100), .Y (n_1156));
  AOI21BX2M g29950(.A0 (TDSP_CORE_INST_acc[13]), .A1 (n_971), .B0N
       (n_1101), .Y (n_1155));
  AOI21BX2M g29951(.A0 (TDSP_CORE_INST_acc[9]), .A1 (n_971), .B0N
       (n_1097), .Y (n_1154));
  AOI21BX2M g29952(.A0 (TDSP_CORE_INST_acc[8]), .A1 (n_971), .B0N
       (n_1096), .Y (n_1153));
  BUFX2M g29955(.A (n_1137), .Y (n_1138));
  BUFX2M g29958(.A (n_1135), .Y (n_1136));
  OAI2BB1X2M g29959(.A0N (TDSP_CORE_INST_acc[19]), .A1N (n_972), .B0
       (n_977), .Y (TDSP_CORE_INST_opa[19]));
  OA22X4M g29960(.A0 (n_1028), .A1 (n_1374), .B0 (n_1037), .B1 (n_991),
       .Y (n_1134));
  NOR2BX2M g29961(.AN (n_1064), .B (n_1444), .Y (n_1133));
  AOI2BB2X2M g29962(.A0N (n_1028), .A1N (n_1379), .B0 (n_1038), .B1
       (TDSP_CORE_INST_ir[3]), .Y (n_1132));
  AOI22X1M g29964(.A0 (n_1027), .A1 (TDSP_CORE_INST_p[5]), .B0
       (n_1038), .B1 (TDSP_CORE_INST_ir[5]), .Y (n_1130));
  OAI21X2M g29965(.A0 (n_975), .A1 (n_970), .B0
       (port_pad_data_out[15]), .Y (n_1129));
  OAI2BB1X2M g29966(.A0N (TDSP_CORE_INST_p[14]), .A1N (n_967), .B0
       (n_1067), .Y (n_1128));
  OA21X2M g29967(.A0 (TDSP_CORE_INST_PORT_BUS_MACH_INST_n_115), .A1
       (TDSP_CORE_INST_go_port), .B0 (n_1472), .Y (n_1127));
  OAI2BB1X2M g29968(.A0N (TDSP_CORE_INST_acc[31]), .A1N (n_972), .B0
       (n_977), .Y (TDSP_CORE_INST_opa[31]));
  OAI2BB1X2M g29969(.A0N (TDSP_CORE_INST_acc[30]), .A1N (n_972), .B0
       (n_977), .Y (TDSP_CORE_INST_opa[30]));
  OAI2BB1X2M g29970(.A0N (TDSP_CORE_INST_acc[29]), .A1N (n_972), .B0
       (n_977), .Y (TDSP_CORE_INST_opa[29]));
  OAI2BB1X2M g29971(.A0N (TDSP_CORE_INST_acc[28]), .A1N (n_972), .B0
       (n_977), .Y (TDSP_CORE_INST_opa[28]));
  OAI2BB1X2M g29972(.A0N (TDSP_CORE_INST_acc[27]), .A1N (n_972), .B0
       (n_977), .Y (TDSP_CORE_INST_opa[27]));
  OAI2BB1X2M g29973(.A0N (TDSP_CORE_INST_acc[26]), .A1N (n_972), .B0
       (n_977), .Y (TDSP_CORE_INST_opa[26]));
  OAI2BB1X2M g29974(.A0N (TDSP_CORE_INST_acc[25]), .A1N (n_972), .B0
       (n_977), .Y (TDSP_CORE_INST_opa[25]));
  OAI2BB1X2M g29975(.A0N (TDSP_CORE_INST_acc[24]), .A1N (n_972), .B0
       (n_977), .Y (TDSP_CORE_INST_opa[24]));
  OAI2BB1X2M g29976(.A0N (TDSP_CORE_INST_acc[23]), .A1N (n_972), .B0
       (n_977), .Y (TDSP_CORE_INST_opa[23]));
  OAI2BB1X2M g29977(.A0N (TDSP_CORE_INST_acc[22]), .A1N (n_972), .B0
       (n_977), .Y (TDSP_CORE_INST_opa[22]));
  OAI2BB1X2M g29978(.A0N (TDSP_CORE_INST_acc[21]), .A1N (n_972), .B0
       (n_977), .Y (TDSP_CORE_INST_opa[21]));
  OAI2BB1X2M g29979(.A0N (TDSP_CORE_INST_acc[20]), .A1N (n_972), .B0
       (n_977), .Y (TDSP_CORE_INST_opa[20]));
  AOI22X1M g29980(.A0 (n_1027), .A1 (TDSP_CORE_INST_p[6]), .B0
       (n_1038), .B1 (TDSP_CORE_INST_ir[6]), .Y (n_1126));
  OAI2BB1X2M g29981(.A0N (TDSP_CORE_INST_acc[18]), .A1N (n_971), .B0
       (n_976), .Y (TDSP_CORE_INST_opa[18]));
  OAI2BB1X2M g29982(.A0N (TDSP_CORE_INST_acc[17]), .A1N (n_971), .B0
       (n_976), .Y (TDSP_CORE_INST_opa[17]));
  OAI2BB1X2M g29983(.A0N (TDSP_CORE_INST_acc[16]), .A1N (n_971), .B0
       (n_976), .Y (TDSP_CORE_INST_opa[16]));
  AOI22X1M g29986(.A0 (n_975), .A1 (port_pad_data_out[7]), .B0 (n_968),
       .B1 (TDSP_CORE_INST_p[23]), .Y (n_1123));
  AOI22X1M g29987(.A0 (n_975), .A1 (port_pad_data_out[5]), .B0 (n_968),
       .B1 (TDSP_CORE_INST_p[21]), .Y (n_1122));
  AOI22X1M g29988(.A0 (n_975), .A1 (port_pad_data_out[4]), .B0 (n_968),
       .B1 (TDSP_CORE_INST_p[20]), .Y (n_1121));
  AOI22X1M g29989(.A0 (n_1036), .A1 (port_pad_data_out[1]), .B0
       (n_967), .B1 (TDSP_CORE_INST_p[17]), .Y (n_1120));
  AOI22X1M g29990(.A0 (n_1036), .A1 (port_pad_data_out[3]), .B0
       (n_967), .B1 (TDSP_CORE_INST_p[19]), .Y (n_1119));
  AOI22X1M g29991(.A0 (n_1036), .A1 (port_pad_data_out[2]), .B0
       (n_967), .B1 (TDSP_CORE_INST_p[18]), .Y (n_1118));
  AOI22X1M g29992(.A0 (n_1036), .A1 (port_pad_data_out[0]), .B0
       (n_967), .B1 (TDSP_CORE_INST_p[16]), .Y (n_1117));
  AOI22X1M g29993(.A0 (n_975), .A1 (port_pad_data_out[6]), .B0 (n_968),
       .B1 (TDSP_CORE_INST_p[22]), .Y (n_1116));
  OR3X2M g29995(.A (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_2134), .B
       (TDSP_CORE_INST_ir[13]), .C (n_1044), .Y (n_1141));
  NAND2BX2M g29997(.AN (DMA_INST_present_state[3]), .B (n_1443), .Y
       (n_1446));
  NOR2X2M g29998(.A (n_1068), .B (n_1042), .Y (n_1140));
  AOI2B1X1M g29999(.A0 (n_1014), .A1N (upcm[5]), .B0 (n_954), .Y
       (n_1139));
  NOR2BX2M g30000(.AN (n_1056), .B (TDSP_CORE_INST_dmov_inc), .Y
       (n_1137));
  NOR2X2M g30001(.A (n_1057), .B (TDSP_CORE_INST_dmov_inc), .Y
       (n_1135));
  INVX2M g30002(.A (n_1106), .Y (n_1107));
  AOI2BB2XLM g30003(.A0N (n_1029), .A1N (n_992), .B0 (n_1031), .B1
       (TDSP_CORE_INST_top[3]), .Y (n_1102));
  AOI22X1M g30004(.A0 (n_1031), .A1 (TDSP_CORE_INST_top[13]), .B0
       (n_1035), .B1 (port_pad_data_out[13]), .Y (n_1101));
  AOI22X1M g30005(.A0 (n_1031), .A1 (TDSP_CORE_INST_top[12]), .B0
       (n_1035), .B1 (port_pad_data_out[12]), .Y (n_1100));
  AOI22X1M g30007(.A0 (n_1031), .A1 (TDSP_CORE_INST_top[10]), .B0
       (n_1035), .B1 (port_pad_data_out[10]), .Y (n_1098));
  AOI22X1M g30008(.A0 (n_1031), .A1 (TDSP_CORE_INST_top[9]), .B0
       (n_1035), .B1 (port_pad_data_out[9]), .Y (n_1097));
  AOI22X1M g30009(.A0 (n_1031), .A1 (TDSP_CORE_INST_top[8]), .B0
       (n_1035), .B1 (port_pad_data_out[8]), .Y (n_1096));
  AOI22X1M g30010(.A0 (n_1039), .A1 (TDSP_CORE_INST_ir[7]), .B0
       (n_1035), .B1 (port_pad_data_out[7]), .Y (n_1095));
  AOI22X1M g30011(.A0 (n_971), .A1 (TDSP_CORE_INST_acc[7]), .B0
       (n_1031), .B1 (TDSP_CORE_INST_top[7]), .Y (n_1094));
  AOI22X1M g30012(.A0 (n_1039), .A1 (TDSP_CORE_INST_ir[6]), .B0
       (n_1035), .B1 (port_pad_data_out[6]), .Y (n_1093));
  AOI22X1M g30013(.A0 (n_1030), .A1 (TDSP_CORE_INST_acc[6]), .B0
       (n_1031), .B1 (TDSP_CORE_INST_top[6]), .Y (n_1092));
  AOI22X1M g30014(.A0 (n_1039), .A1 (TDSP_CORE_INST_ir[5]), .B0
       (n_1035), .B1 (port_pad_data_out[5]), .Y (n_1091));
  AOI22X1M g30015(.A0 (n_1030), .A1 (TDSP_CORE_INST_acc[5]), .B0
       (n_1031), .B1 (TDSP_CORE_INST_top[5]), .Y (n_1090));
  AOI22X1M g30016(.A0 (n_1039), .A1 (TDSP_CORE_INST_ir[4]), .B0
       (n_1035), .B1 (port_pad_data_out[4]), .Y (n_1089));
  AOI2BB2XLM g30017(.A0N (n_1032), .A1N (n_1375), .B0 (n_1030), .B1
       (TDSP_CORE_INST_acc[4]), .Y (n_1088));
  AOI2BB2X2M g30018(.A0N (n_1040), .A1N (n_990), .B0 (n_1035), .B1
       (port_pad_data_out[3]), .Y (n_1087));
  AOI22X1M g30019(.A0 (n_1031), .A1 (TDSP_CORE_INST_top[14]), .B0
       (n_1035), .B1 (port_pad_data_out[14]), .Y (n_1086));
  AOI2BB2X2M g30022(.A0N (n_1034), .A1N (n_998), .B0 (n_1039), .B1
       (TDSP_CORE_INST_ir[1]), .Y (n_1083));
  AOI2BB2XLM g30023(.A0N (n_1032), .A1N (n_1377), .B0 (n_1030), .B1
       (TDSP_CORE_INST_acc[1]), .Y (n_1082));
  AOI2BB2X2M g30024(.A0N (n_1040), .A1N (n_991), .B0 (n_1035), .B1
       (port_pad_data_out[0]), .Y (n_1081));
  AOI2BB2XLM g30025(.A0N (n_1032), .A1N (n_1378), .B0 (n_1030), .B1
       (TDSP_CORE_INST_acc[0]), .Y (n_1080));
  AOI22X1M g30026(.A0 (n_975), .A1 (port_pad_data_out[14]), .B0
       (n_970), .B1 (port_pad_data_out[15]), .Y (n_1079));
  AOI22X1M g30028(.A0 (n_975), .A1 (port_pad_data_out[13]), .B0
       (n_968), .B1 (TDSP_CORE_INST_p[29]), .Y (n_1077));
  AOI22X1M g30029(.A0 (n_975), .A1 (port_pad_data_out[12]), .B0
       (n_968), .B1 (TDSP_CORE_INST_p[28]), .Y (n_1076));
  AOI22X1M g30030(.A0 (n_975), .A1 (port_pad_data_out[11]), .B0
       (n_968), .B1 (TDSP_CORE_INST_p[27]), .Y (n_1075));
  AOI22X1M g30031(.A0 (n_975), .A1 (port_pad_data_out[10]), .B0
       (n_968), .B1 (TDSP_CORE_INST_p[26]), .Y (n_1074));
  AOI22X1M g30032(.A0 (n_975), .A1 (port_pad_data_out[9]), .B0 (n_968),
       .B1 (TDSP_CORE_INST_p[25]), .Y (n_1073));
  AOI22X1M g30033(.A0 (n_975), .A1 (port_pad_data_out[8]), .B0
       (TDSP_CORE_INST_p[24]), .B1 (n_968), .Y (n_1072));
  AOI2BB2X2M g30034(.A0N (n_1032), .A1N (n_1376), .B0 (n_1030), .B1
       (TDSP_CORE_INST_acc[15]), .Y (n_1071));
  MXI2X1M g30035(.S0 (upcm[5]), .B (n_1015), .A (n_1013), .Y (n_1114));
  MXI2X1M g30036(.S0 (upcm[5]), .B (n_1014), .A (n_1006), .Y (n_1113));
  MXI2X1M g30037(.S0 (upcm[5]), .B (n_994), .A (n_1015), .Y (n_1112));
  MXI2X1M g30038(.S0 (TDSP_CORE_INST_ir[7]), .B (TDSP_CORE_INST_ar[7]),
       .A (TDSP_CORE_INST_dp), .Y (n_1070));
  MXI2X1M g30039(.S0 (TDSP_CORE_INST_ir[7]), .B (TDSP_CORE_INST_ar[0]),
       .A (TDSP_CORE_INST_ir[0]), .Y (n_1111));
  MX2X2M g30040(.S0 (TDSP_CORE_INST_ir[7]), .B (TDSP_CORE_INST_ar[1]),
       .A (TDSP_CORE_INST_ir[1]), .Y (n_1110));
  MX2X2M g30041(.S0 (TDSP_CORE_INST_ir[7]), .B (TDSP_CORE_INST_ar[2]),
       .A (TDSP_CORE_INST_ir[2]), .Y (n_1109));
  MX2X2M g30042(.S0 (TDSP_CORE_INST_ir[7]), .B (TDSP_CORE_INST_ar[3]),
       .A (TDSP_CORE_INST_ir[3]), .Y (n_1108));
  MXI2X1M g30043(.S0 (TDSP_CORE_INST_ir[7]), .B (TDSP_CORE_INST_ar[4]),
       .A (TDSP_CORE_INST_ir[4]), .Y (n_1106));
  MXI2X1M g30044(.S0 (upcm[5]), .B (n_1013), .A (upcm[4]), .Y (n_1105));
  MXI2X1M g30045(.S0 (TDSP_CORE_INST_ir[7]), .B (TDSP_CORE_INST_ar[6]),
       .A (TDSP_CORE_INST_ir[6]), .Y (n_1104));
  MXI2X1M g30046(.S0 (TDSP_CORE_INST_ir[7]), .B (TDSP_CORE_INST_ar[5]),
       .A (TDSP_CORE_INST_ir[5]), .Y (n_1103));
  INVX2M g30047(.A (n_1065), .Y (n_1443));
  INVX2M g30048(.A (n_1067), .Y (n_1066));
  ADDHX1M g30049(.A (DMA_INST_present_state[1]), .B (n_989), .S
       (n_1065), .CO (n_1064));
  NAND2X2M g30051(.A (n_1038), .B (TDSP_CORE_INST_ir[1]), .Y (n_1062));
  NAND2X2M g30054(.A (n_1038), .B (TDSP_CORE_INST_ir[2]), .Y (n_1060));
  NAND2X2M g30055(.A (n_1027), .B (TDSP_CORE_INST_p[2]), .Y (n_1059));
  CLKNAND2X2M g30056(.A (n_1033), .B (port_pad_data_out[15]), .Y
       (n_1058));
  AND2X2M g30057(.A (n_1012), .B (n_987), .Y (n_1069));
  NOR2X2M g30058(.A (n_1043), .B (n_987), .Y (n_1068));
  NAND2X2M g30060(.A (n_1038), .B (TDSP_CORE_INST_ir[12]), .Y (n_1067));
  BUFX2M g30061(.A (n_1054), .Y (n_1055));
  BUFX2M g30065(.A (n_976), .Y (n_977));
  NAND2X2M g30067(.A (n_1033), .B (port_pad_data_out[2]), .Y (n_1053));
  XNOR2X2M g30068(.A (n_1010), .B (n_995), .Y (n_1052));
  CLKNAND2X2M g30069(.A (n_1027), .B (TDSP_CORE_INST_p[15]), .Y
       (n_1051));
  NAND2X2M g30071(.A (n_1033), .B (port_pad_data_out[0]), .Y (n_1049));
  AOI211X2M g30073(.A0 (TDSP_CORE_INST_EXECUTE_INST_n_8979), .A1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_3614), .B0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_2616), .C0
       (TDSP_CORE_INST_ir[12]), .Y (n_1047));
  NOR4BBX1M g30074(.AN (d_addrs[7]), .BN (DMA_INST_present_state[3]),
       .C (n_1469), .D (DMA_INST_present_state[1]), .Y (n_1046));
  OR2X2M g30075(.A (n_1016), .B (n_1044), .Y (n_1057));
  NOR4BX1M g30076(.AN (port_address[0]), .B (n_1016), .C (n_1007), .D
       (n_1385), .Y (n_1056));
  AND2X2M g30077(.A (n_974), .B (n_1017), .Y (n_1054));
  NAND2X2M g30078(.A (n_1035), .B (port_pad_data_out[15]), .Y (n_976));
  INVX2M g30079(.A (n_1040), .Y (n_1039));
  INVX2M g30080(.A (n_1038), .Y (n_1037));
  BUFX2M g30090(.A (n_1036), .Y (n_975));
  INVX10M g30091(.A (n_1034), .Y (n_1035));
  INVX4M g30092(.A (n_1032), .Y (n_1031));
  INVX6M g30093(.A (n_1029), .Y (n_1030));
  INVX10M g30094(.A (n_1028), .Y (n_1027));
  NAND2X4M g30095(.A (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_780), .B
       (n_1004), .Y (n_1026));
  NAND2X4M g30097(.A (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_779), .B
       (n_1004), .Y (n_1024));
  NOR2X2M g30098(.A (TDSP_CORE_INST_DATA_BUS_MACH_INST_n_10), .B
       (TDSP_CORE_INST_DATA_BUS_MACH_INST_present_state[0]), .Y
       (n_1023));
  NOR2BX2M g30099(.AN
       (TDSP_CORE_INST_DATA_BUS_MACH_INST_present_state[0]), .B
       (n_1470), .Y (n_1022));
  NAND2X4M g30100(.A (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_766), .B
       (n_1004), .Y (n_1021));
  NAND2X4M g30101(.A (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_781), .B
       (n_1004), .Y (n_1020));
  AND2X2M g30104(.A (n_1008), .B (n_987), .Y (n_1045));
  OR3X2M g30105(.A (n_1007), .B (n_1385), .C (port_address[0]), .Y
       (n_1044));
  OR2X2M g30106(.A (n_1471), .B
       (TDSP_CORE_INST_PORT_BUS_MACH_INST_present_state[0]), .Y
       (TDSP_CORE_INST_PORT_BUS_MACH_INST_n_115));
  NAND2X2M g30107(.A (n_1006), .B (upcm[5]), .Y (n_1043));
  NOR2X2M g30108(.A (n_1011), .B (n_987), .Y (n_1042));
  NAND2X2M g30109(.A (n_1011), .B (n_987), .Y (n_1041));
  NAND3X2M g30110(.A (TDSP_CORE_INST_sel_op_a[0]), .B
       (TDSP_CORE_INST_sel_op_a[1]), .C (TDSP_CORE_INST_sel_op_a[2]),
       .Y (n_1040));
  AND3X6M g30111(.A (n_1003), .B (n_999), .C
       (TDSP_CORE_INST_sel_op_b[0]), .Y (n_1038));
  NOR3BX2M g30112(.AN (TDSP_CORE_INST_sel_op_b[0]), .B (n_1003), .C
       (TDSP_CORE_INST_sel_op_b[1]), .Y (n_1036));
  AND2X6M g30113(.A (n_1009), .B (TDSP_CORE_INST_sel_op_a[0]), .Y
       (n_1034));
  AND2X6M g30114(.A (n_1005), .B (TDSP_CORE_INST_sel_op_b[1]), .Y
       (n_1033));
  NAND3X4M g30115(.A (TDSP_CORE_INST_sel_op_a[1]), .B
       (TDSP_CORE_INST_sel_op_a[0]), .C (n_997), .Y (n_1032));
  NAND3X4M g30116(.A (TDSP_CORE_INST_sel_op_a[0]), .B (n_997), .C
       (n_1000), .Y (n_1029));
  NAND3X4M g30117(.A (n_1003), .B (n_988), .C (n_999), .Y (n_1028));
  CLKMX2X2M g30118(.S0 (TDSP_CORE_INST_pc_acc), .B
       (TDSP_CORE_INST_acc[0]), .A (TDSP_CORE_INST_pc[0]), .Y
       (p_addrs[0]));
  CLKMX2X2M g30119(.S0 (TDSP_CORE_INST_pc_acc), .B
       (TDSP_CORE_INST_acc[7]), .A (TDSP_CORE_INST_pc[7]), .Y
       (p_addrs[7]));
  CLKMX2X2M g30120(.S0 (TDSP_CORE_INST_pc_acc), .B
       (TDSP_CORE_INST_acc[6]), .A (TDSP_CORE_INST_pc[6]), .Y
       (p_addrs[6]));
  CLKMX2X2M g30121(.S0 (TDSP_CORE_INST_pc_acc), .B
       (TDSP_CORE_INST_acc[5]), .A (TDSP_CORE_INST_pc[5]), .Y
       (p_addrs[5]));
  CLKMX2X2M g30122(.S0 (TDSP_CORE_INST_pc_acc), .B
       (TDSP_CORE_INST_acc[4]), .A (TDSP_CORE_INST_pc[4]), .Y
       (p_addrs[4]));
  CLKMX2X2M g30123(.S0 (TDSP_CORE_INST_pc_acc), .B
       (TDSP_CORE_INST_acc[3]), .A (TDSP_CORE_INST_pc[3]), .Y
       (p_addrs[3]));
  CLKMX2X2M g30124(.S0 (TDSP_CORE_INST_pc_acc), .B
       (TDSP_CORE_INST_acc[2]), .A (TDSP_CORE_INST_pc[2]), .Y
       (p_addrs[2]));
  CLKMX2X2M g30125(.S0 (TDSP_CORE_INST_pc_acc), .B
       (TDSP_CORE_INST_acc[1]), .A (TDSP_CORE_INST_pc[1]), .Y
       (p_addrs[1]));
  MX2X2M g30127(.S0 (n_1530), .B (TDSP_CORE_INST_ar1[4]), .A
       (TDSP_CORE_INST_ar0[4]), .Y (TDSP_CORE_INST_ar[4]));
  MX2X2M g30128(.S0 (TDSP_CORE_INST_arp), .B (TDSP_CORE_INST_ar1[5]),
       .A (TDSP_CORE_INST_ar0[5]), .Y (TDSP_CORE_INST_ar[5]));
  MX2X2M g30129(.S0 (TDSP_CORE_INST_arp), .B (TDSP_CORE_INST_ar1[2]),
       .A (TDSP_CORE_INST_ar0[2]), .Y (TDSP_CORE_INST_ar[2]));
  MX2X2M g30130(.S0 (n_1530), .B (TDSP_CORE_INST_ar1[3]), .A
       (TDSP_CORE_INST_ar0[3]), .Y (TDSP_CORE_INST_ar[3]));
  MX2X2M g30131(.S0 (TDSP_CORE_INST_arp), .B (TDSP_CORE_INST_ar1[0]),
       .A (TDSP_CORE_INST_ar0[0]), .Y (TDSP_CORE_INST_ar[0]));
  NOR3X2M g30132(.A (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_2134), .B
       (TDSP_CORE_INST_ir[13]), .C (TDSP_CORE_INST_ir[12]), .Y
       (n_1017));
  MX2X2M g30133(.S0 (n_1530), .B (TDSP_CORE_INST_ar1[7]), .A
       (TDSP_CORE_INST_ar0[7]), .Y (TDSP_CORE_INST_ar[7]));
  NAND4BBX1M g30134(.AN (TDSP_CORE_INST_ir[14]), .BN
       (TDSP_CORE_INST_ir[15]), .C (TDSP_CORE_INST_ir[13]), .D
       (TDSP_CORE_INST_ir[12]), .Y (n_1016));
  OAI22X1M g30135(.A0 (upcm[4]), .A1 (upcm[2]), .B0 (n_994), .B1
       (upcm[3]), .Y (n_1015));
  OAI22X1M g30136(.A0 (upcm[4]), .A1 (upcm[1]), .B0 (n_994), .B1
       (upcm[2]), .Y (n_1014));
  OAI22X1M g30137(.A0 (upcm[4]), .A1 (upcm[0]), .B0 (n_994), .B1
       (upcm[1]), .Y (n_1013));
  MX2X2M g30138(.S0 (TDSP_CORE_INST_arp), .B (TDSP_CORE_INST_ar1[1]),
       .A (TDSP_CORE_INST_ar0[1]), .Y (TDSP_CORE_INST_ar[1]));
  MX2X2M g30139(.S0 (n_1530), .B (TDSP_CORE_INST_ar1[6]), .A
       (TDSP_CORE_INST_ar0[6]), .Y (TDSP_CORE_INST_ar[6]));
  AOI21X2M g30140(.A0 (n_994), .A1 (upcm[3]), .B0 (upcm[5]), .Y
       (n_1012));
  NAND2X2M g30150(.A (n_1000), .B (TDSP_CORE_INST_sel_op_a[2]), .Y
       (n_1009));
  NOR2BX2M g30151(.AN (TDSP_CORE_INST_alu_cmd[0]), .B
       (TDSP_CORE_INST_alu_cmd[1]), .Y
       (TDSP_CORE_INST_ALU_32_INST_n_574));
  OR2X2M g30152(.A
       (TDSP_CORE_INST_DATA_BUS_MACH_INST_present_state[2]), .B
       (TDSP_CORE_INST_DATA_BUS_MACH_INST_present_state[1]), .Y
       (n_1470));
  OR2X2M g30153(.A (TDSP_CORE_INST_enc_go_port), .B
       (TDSP_CORE_INST_dec_read_port), .Y (TDSP_CORE_INST_go_port));
  NAND2X2M g30154(.A (upcm[4]), .B (upcm[5]), .Y (n_1011));
  NOR2BX2M g30155(.AN (ARB_INST_present_state[0]), .B
       (ARB_INST_present_state[2]), .Y (n_1010));
  INVX4M g30156(.A (n_1005), .Y (n_1004));
  NOR2BX2M g30157(.AN (TDSP_CORE_INST_pc[8]), .B
       (TDSP_CORE_INST_pc_acc), .Y (p_addrs[8]));
  CLKNAND2X2M g30158(.A (DMA_INST_present_state[1]), .B
       (DMA_INST_present_state[0]), .Y (n_1447));
  NAND2BX2M g30159(.AN (TDSP_CORE_INST_ir[11]), .B (n_1385), .Y
       (TDSP_CORE_INST_EXECUTE_INST_n_8979));
  CLKNAND2X2M g30160(.A
       (TDSP_CORE_INST_PORT_BUS_MACH_INST_present_state[1]), .B
       (TDSP_CORE_INST_PORT_BUS_MACH_INST_present_state[0]), .Y
       (n_1472));
  NAND2BX2M g30161(.AN (n_1385), .B (TDSP_CORE_INST_ir[11]), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_3614));
  OR2X2M g30162(.A
       (TDSP_CORE_INST_PORT_BUS_MACH_INST_present_state[1]), .B
       (TDSP_CORE_INST_PORT_BUS_MACH_INST_present_state[2]), .Y
       (n_1471));
  NOR2X2M g30163(.A (upcm[4]), .B (upcm[5]), .Y (n_1008));
  NAND2X2M g30164(.A (n_1383), .B (port_address[0]), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_2616));
  OR2X2M g30165(.A (n_1383), .B (TDSP_CORE_INST_ir[11]), .Y (n_1007));
  CLKNAND2X2M g30166(.A (upcm[4]), .B (upcm[0]), .Y (n_1006));
  NAND2BX2M g30167(.AN
       (TDSP_CORE_INST_DATA_BUS_MACH_INST_present_state[1]), .B
       (TDSP_CORE_INST_DATA_BUS_MACH_INST_present_state[2]), .Y
       (TDSP_CORE_INST_DATA_BUS_MACH_INST_n_10));
  NAND2BX2M g30168(.AN (DMA_INST_present_state[0]), .B (n_989), .Y
       (n_1469));
  NAND2BX2M g30169(.AN (TDSP_CORE_INST_ir[15]), .B
       (TDSP_CORE_INST_ir[14]), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_2134));
  NAND2BX2M g30170(.AN (DMA_INST_present_state[3]), .B
       (DMA_INST_present_state[0]), .Y (n_1444));
  NAND2X6M g30171(.A (n_1002), .B (n_988), .Y (n_1005));
  INVX4M g30173(.A (n_1002), .Y (n_1003));
  INVX6M g30176(.A (TDSP_CORE_INST_sel_op_b[2]), .Y (n_1002));
  INVX4M g30179(.A (TDSP_CORE_INST_sel_op_a[1]), .Y (n_1000));
  INVX2M g30181(.A (port_pad_data_out[1]), .Y (n_998));
  INVX4M g30182(.A (TDSP_CORE_INST_sel_op_a[2]), .Y (n_997));
  INVX2M g30183(.A (upcm[7]), .Y (n_996));
  INVX2M g30185(.A (upcm[4]), .Y (n_994));
  INVX2M g30189(.A (TDSP_CORE_INST_ir[0]), .Y (n_991));
  INVX2M g30190(.A (TDSP_CORE_INST_ir[3]), .Y (n_990));
  INVX6M g30192(.A (TDSP_CORE_INST_sel_op_b[0]), .Y (n_988));
  INVX2M g30193(.A (upcm[6]), .Y (n_987));
  INVX2M g30201(.A (n_974), .Y (n_973));
  DFFRX1MTH ARB_INST_tdsp_grant_reg(.RN (n_70), .CK (m_clk), .D
       (n_1355), .Q (t_grant), .QN (n_985));
  DFFRX1M DMA_INST_breq_reg(.RN (n_70), .CK (m_clk), .D (n_1179), .Q
       (dma_breq), .QN (n_980));
  BUFX2M fopt30216(.A (n_971), .Y (n_972));
  BUFX2M fopt30220(.A (n_1030), .Y (n_971));
  BUFX2M fopt30235(.A (n_1004), .Y (n_970));
  INVX2M fopt30241(.A (n_1005), .Y (n_969));
  BUFX2M fopt30259(.A (n_967), .Y (n_968));
  BUFX2M fopt30263(.A (n_1027), .Y (n_967));
  BUFX2M drc_bufs30269(.A (n_1357), .Y (n_966));
  BUFX2M drc_bufs30273(.A (n_1033), .Y (n_965));
  BUFX2M drc_bufs30281(.A (n_1195), .Y (n_964));
  NAND2BX2M g30286(.AN (n_1326), .B (n_1200), .Y (n_962));
  NAND2BX2M g30287(.AN (n_1320), .B (TDSP_CORE_INST_opb[15]), .Y
       (n_961));
  NAND2BX2M g30288(.AN (n_984), .B (TDSP_CORE_INST_opb[15]), .Y
       (n_960));
  NAND3BX4M g30291(.AN (TDSP_CORE_INST_opb[5]), .B (n_982), .C
       (n_1547), .Y (n_957));
  NOR2BX2M g30293(.AN (n_978), .B (n_1216), .Y (n_955));
  OAI2B1X2M g30294(.A0 (n_1005), .A1N
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_767), .B0 (n_1144), .Y
       (TDSP_CORE_INST_opb[14]));
  OAI2B1X2M g30295(.A0 (upcm[3]), .A1N (upcm[5]), .B0 (n_1011), .Y
       (n_954));
  DFFRQX2M ARB_INST_dma_grant_reg(.RN (n_70), .CK (m_clk), .D (n_126),
       .Q (dma_grant));
  DFFSQX2M \ARB_INST_present_state_reg[0] (.SN (n_70), .CK (m_clk), .D
       (ARB_INST_next_state[0]), .Q (ARB_INST_present_state[0]));
  DFFRQX2M \ARB_INST_present_state_reg[2] (.RN (n_70), .CK (m_clk), .D
       (n_1399), .Q (ARB_INST_present_state[2]));
  DFFRQX2M \DMA_INST_a_reg[0] (.RN (n_70), .CK (m_clk), .D (n_530), .Q
       (d_addrs[0]));
  DFFRQX2M \DMA_INST_a_reg[1] (.RN (n_70), .CK (m_clk), .D (n_647), .Q
       (d_addrs[1]));
  DFFRQX2M \DMA_INST_a_reg[2] (.RN (n_70), .CK (m_clk), .D (n_724), .Q
       (d_addrs[2]));
  DFFRQX2M \DMA_INST_a_reg[3] (.RN (n_70), .CK (m_clk), .D (n_747), .Q
       (d_addrs[3]));
  DFFRQX2M \DMA_INST_a_reg[4] (.RN (n_70), .CK (m_clk), .D (n_768), .Q
       (d_addrs[4]));
  DFFRQX2M \DMA_INST_a_reg[5] (.RN (n_70), .CK (m_clk), .D (n_825), .Q
       (d_addrs[5]));
  DFFRQX2M \DMA_INST_a_reg[6] (.RN (n_70), .CK (m_clk), .D (n_864), .Q
       (d_addrs[6]));
  DFFRQX2M \DMA_INST_a_reg[7] (.RN (n_70), .CK (m_clk), .D (n_867), .Q
       (d_addrs[7]));
  DFFRQX2M \DMA_INST_present_state_reg[0] (.RN (n_70), .CK (m_clk), .D
       (n_475), .Q (DMA_INST_present_state[0]));
  DFFRQX2M \DMA_INST_present_state_reg[3] (.RN (n_70), .CK (m_clk), .D
       (n_263), .Q (DMA_INST_present_state[3]));
  SDFFRQX2M \SPI_INST_bit_cnt_reg[0] (.RN (n_157), .CK (m_spi_clk), .D
       (n_200), .SI (n_199), .SE (SPI_INST_bit_cnt[0]), .Q
       (SPI_INST_bit_cnt[0]));
  SDFFRQX2M \SPI_INST_bit_cnt_reg[1] (.RN (n_157), .CK (m_spi_clk), .D
       (SPI_INST_bit_cnt[1]), .SI (n_226), .SE (n_200), .Q
       (SPI_INST_bit_cnt[1]));
  SDFFRQX2M \SPI_INST_bit_cnt_reg[2] (.RN (n_157), .CK (m_spi_clk), .D
       (SPI_INST_bit_cnt[2]), .SI (n_422), .SE (n_200), .Q
       (SPI_INST_bit_cnt[2]));
  SDFFRQX2M \SPI_INST_bit_cnt_reg[3] (.RN (n_157), .CK (m_spi_clk), .D
       (SPI_INST_bit_cnt[3]), .SI (n_560), .SE (n_200), .Q
       (SPI_INST_bit_cnt[3]));
  DFFRQX2M SPI_INST_dflag_reg(.RN (n_189), .CK (m_clk), .D (n_301), .Q
       (dflag));
  SDFFQX2M \SPI_INST_dout_reg[0] (.CK (m_clk), .D (SPI_INST_spi_sr[0]),
       .SI (upcm[0]), .SE (n_232), .Q (upcm[0]));
  SDFFQX2M \SPI_INST_dout_reg[1] (.CK (m_clk), .D (SPI_INST_spi_sr[1]),
       .SI (upcm[1]), .SE (n_232), .Q (upcm[1]));
  SDFFQX2M \SPI_INST_dout_reg[2] (.CK (m_clk), .D (SPI_INST_spi_sr[2]),
       .SI (upcm[2]), .SE (n_232), .Q (upcm[2]));
  SDFFQX2M \SPI_INST_dout_reg[3] (.CK (m_clk), .D (SPI_INST_spi_sr[3]),
       .SI (upcm[3]), .SE (n_232), .Q (upcm[3]));
  SDFFQX2M \SPI_INST_dout_reg[4] (.CK (m_clk), .D (SPI_INST_spi_sr[4]),
       .SI (upcm[4]), .SE (n_232), .Q (upcm[4]));
  SDFFQX2M \SPI_INST_dout_reg[5] (.CK (m_clk), .D (SPI_INST_spi_sr[5]),
       .SI (upcm[5]), .SE (n_232), .Q (upcm[5]));
  SDFFQX2M \SPI_INST_dout_reg[6] (.CK (m_clk), .D (SPI_INST_spi_sr[6]),
       .SI (upcm[6]), .SE (n_232), .Q (upcm[6]));
  SDFFQX2M \SPI_INST_dout_reg[7] (.CK (m_clk), .D (SPI_INST_spi_sr[7]),
       .SI (upcm[7]), .SE (n_232), .Q (upcm[7]));
  DFFSQX2M \SPI_INST_present_state_reg[0] (.SN (n_70), .CK (m_clk), .D
       (n_376), .Q (SPI_INST_present_state[0]));
  DFFRQX2M \SPI_INST_present_state_reg[1] (.RN (n_70), .CK (m_clk), .D
       (n_279), .Q (SPI_INST_present_state[1]));
  DFFRQX2M \SPI_INST_present_state_reg[2] (.RN (n_70), .CK (m_clk), .D
       (n_278), .Q (SPI_INST_present_state[2]));
  SDFFQX2M \SPI_INST_spi_sr_reg[0] (.CK (m_spi_clk), .D
       (SPI_INST_spi_sr[0]), .SI (spi_data), .SE (n_200), .Q
       (SPI_INST_spi_sr[0]));
  SDFFQX2M \SPI_INST_spi_sr_reg[1] (.CK (m_spi_clk), .D
       (SPI_INST_spi_sr[1]), .SI (SPI_INST_spi_sr[0]), .SE (n_200), .Q
       (SPI_INST_spi_sr[1]));
  SDFFQX2M \SPI_INST_spi_sr_reg[2] (.CK (m_spi_clk), .D
       (SPI_INST_spi_sr[2]), .SI (SPI_INST_spi_sr[1]), .SE (n_200), .Q
       (SPI_INST_spi_sr[2]));
  SDFFQX2M \SPI_INST_spi_sr_reg[3] (.CK (m_spi_clk), .D
       (SPI_INST_spi_sr[3]), .SI (SPI_INST_spi_sr[2]), .SE (n_200), .Q
       (SPI_INST_spi_sr[3]));
  SDFFQX2M \SPI_INST_spi_sr_reg[4] (.CK (m_spi_clk), .D
       (SPI_INST_spi_sr[4]), .SI (SPI_INST_spi_sr[3]), .SE (n_200), .Q
       (SPI_INST_spi_sr[4]));
  SDFFQX2M \SPI_INST_spi_sr_reg[5] (.CK (m_spi_clk), .D
       (SPI_INST_spi_sr[5]), .SI (SPI_INST_spi_sr[4]), .SE (n_200), .Q
       (SPI_INST_spi_sr[5]));
  SDFFQX2M \SPI_INST_spi_sr_reg[6] (.CK (m_spi_clk), .D
       (SPI_INST_spi_sr[6]), .SI (SPI_INST_spi_sr[5]), .SE (n_200), .Q
       (SPI_INST_spi_sr[6]));
  SDFFQX2M \SPI_INST_spi_sr_reg[7] (.CK (m_spi_clk), .D
       (SPI_INST_spi_sr[7]), .SI (SPI_INST_spi_sr[6]), .SE (n_200), .Q
       (SPI_INST_spi_sr[7]));
  DFFRQX2M TDSP_CORE_INST_DATA_BUS_MACH_INST_as_reg(.RN (n_70), .CK
       (m_clk), .D (n_372), .Q (t_as));
  SDFFRHQX2M \TDSP_CORE_INST_DATA_BUS_MACH_INST_data_out_reg[1] (.RN
       (n_70), .CK (m_clk), .D (port_pad_data_out[1]), .SI (n_394), .SE
       (n_230), .Q (port_pad_data_out[1]));
  SDFFRHQX2M \TDSP_CORE_INST_DATA_BUS_MACH_INST_data_out_reg[3] (.RN
       (n_70), .CK (m_clk), .D (port_pad_data_out[3]), .SI (n_404), .SE
       (n_230), .Q (port_pad_data_out[3]));
  DFFRHQX4M \TDSP_CORE_INST_DATA_BUS_MACH_INST_data_out_reg[15] (.RN
       (n_70), .CK (m_clk), .D (n_552), .Q (port_pad_data_out[15]));
  DFFRQX2M \TDSP_CORE_INST_DATA_BUS_MACH_INST_present_state_reg[0] (.RN
       (n_70), .CK (m_clk), .D (n_549), .Q
       (TDSP_CORE_INST_DATA_BUS_MACH_INST_present_state[0]));
  DFFRQX2M \TDSP_CORE_INST_DATA_BUS_MACH_INST_present_state_reg[1] (.RN
       (n_70), .CK (m_clk), .D (n_222), .Q
       (TDSP_CORE_INST_DATA_BUS_MACH_INST_present_state[1]));
  DFFRQX2M \TDSP_CORE_INST_DATA_BUS_MACH_INST_present_state_reg[2] (.RN
       (n_70), .CK (m_clk), .D (n_567), .Q
       (TDSP_CORE_INST_DATA_BUS_MACH_INST_present_state[2]));
  SDFFRQX2M \TDSP_CORE_INST_DECODE_INST_decode_reg[0] (.RN (n_70), .CK
       (m_clk), .D (TDSP_CORE_INST_p_data_out[0]), .SI
       (TDSP_CORE_INST_decode[0]), .SE (n_21), .Q
       (TDSP_CORE_INST_decode[0]));
  SDFFRQX2M \TDSP_CORE_INST_DECODE_INST_decode_reg[1] (.RN (n_70), .CK
       (m_clk), .D (TDSP_CORE_INST_p_data_out[1]), .SI
       (TDSP_CORE_INST_decode[1]), .SE (n_21), .Q
       (TDSP_CORE_INST_decode[1]));
  SDFFRQX2M \TDSP_CORE_INST_DECODE_INST_decode_reg[2] (.RN (n_70), .CK
       (m_clk), .D (TDSP_CORE_INST_p_data_out[2]), .SI
       (TDSP_CORE_INST_decode[2]), .SE (n_21), .Q
       (TDSP_CORE_INST_decode[2]));
  SDFFRQX2M \TDSP_CORE_INST_DECODE_INST_decode_reg[3] (.RN (n_70), .CK
       (m_clk), .D (TDSP_CORE_INST_p_data_out[3]), .SI
       (TDSP_CORE_INST_decode[3]), .SE (n_22), .Q
       (TDSP_CORE_INST_decode[3]));
  SDFFRQX2M \TDSP_CORE_INST_DECODE_INST_decode_reg[4] (.RN (n_70), .CK
       (m_clk), .D (TDSP_CORE_INST_p_data_out[4]), .SI
       (TDSP_CORE_INST_decode[4]), .SE (n_22), .Q
       (TDSP_CORE_INST_decode[4]));
  SDFFRQX2M \TDSP_CORE_INST_DECODE_INST_decode_reg[5] (.RN (n_70), .CK
       (m_clk), .D (TDSP_CORE_INST_p_data_out[5]), .SI
       (TDSP_CORE_INST_decode[5]), .SE (n_21), .Q
       (TDSP_CORE_INST_decode[5]));
  SDFFRQX2M \TDSP_CORE_INST_DECODE_INST_decode_reg[6] (.RN (n_70), .CK
       (m_clk), .D (TDSP_CORE_INST_p_data_out[6]), .SI
       (TDSP_CORE_INST_decode[6]), .SE (n_22), .Q
       (TDSP_CORE_INST_decode[6]));
  SDFFSQX2M \TDSP_CORE_INST_DECODE_INST_decode_reg[7] (.SN (n_70), .CK
       (m_clk), .D (TDSP_CORE_INST_p_data_out[7]), .SI
       (TDSP_CORE_INST_decode[7]), .SE (n_21), .Q
       (TDSP_CORE_INST_decode[7]));
  SDFFSQX2M \TDSP_CORE_INST_DECODE_INST_decode_reg[8] (.SN (n_70), .CK
       (m_clk), .D (TDSP_CORE_INST_p_data_out[8]), .SI
       (TDSP_CORE_INST_decode[8]), .SE (n_42), .Q
       (TDSP_CORE_INST_decode[8]));
  SDFFSQX2M \TDSP_CORE_INST_DECODE_INST_decode_reg[9] (.SN (n_70), .CK
       (m_clk), .D (TDSP_CORE_INST_p_data_out[9]), .SI
       (\TDSP_CORE_INST_DECODE_INST_decode[9]_546 ), .SE (n_22), .Q
       (\TDSP_CORE_INST_DECODE_INST_decode[9]_546 ));
  SDFFSQX2M \TDSP_CORE_INST_DECODE_INST_decode_reg[10] (.SN (n_70), .CK
       (m_clk), .D (TDSP_CORE_INST_p_data_out[10]), .SI
       (\TDSP_CORE_INST_DECODE_INST_decode[10]_547 ), .SE (n_42), .Q
       (\TDSP_CORE_INST_DECODE_INST_decode[10]_547 ));
  SDFFSQX2M \TDSP_CORE_INST_DECODE_INST_decode_reg[11] (.SN (n_70), .CK
       (m_clk), .D (TDSP_CORE_INST_p_data_out[11]), .SI
       (\TDSP_CORE_INST_DECODE_INST_decode[11]_548 ), .SE (n_42), .Q
       (\TDSP_CORE_INST_DECODE_INST_decode[11]_548 ));
  SDFFSQX2M \TDSP_CORE_INST_DECODE_INST_decode_reg[12] (.SN (n_70), .CK
       (m_clk), .D (TDSP_CORE_INST_p_data_out[12]), .SI
       (\TDSP_CORE_INST_DECODE_INST_decode[12]_549 ), .SE (n_42), .Q
       (\TDSP_CORE_INST_DECODE_INST_decode[12]_549 ));
  SDFFSQX2M \TDSP_CORE_INST_DECODE_INST_decode_reg[13] (.SN (n_70), .CK
       (m_clk), .D (TDSP_CORE_INST_p_data_out[13]), .SI
       (\TDSP_CORE_INST_DECODE_INST_decode[13]_550 ), .SE (n_42), .Q
       (\TDSP_CORE_INST_DECODE_INST_decode[13]_550 ));
  SDFFSQX1M \TDSP_CORE_INST_DECODE_INST_decode_reg[14] (.SN (n_70), .CK
       (m_clk), .D (TDSP_CORE_INST_p_data_out[14]), .SI
       (\TDSP_CORE_INST_DECODE_INST_decode[14]_551 ), .SE (n_21), .Q
       (\TDSP_CORE_INST_DECODE_INST_decode[14]_551 ));
  SDFFRQX2M \TDSP_CORE_INST_DECODE_INST_decode_reg[15] (.RN (n_70), .CK
       (m_clk), .D (TDSP_CORE_INST_p_data_out[15]), .SI
       (\TDSP_CORE_INST_DECODE_INST_decode[15]_552 ), .SE (n_22), .Q
       (\TDSP_CORE_INST_DECODE_INST_decode[15]_552 ));
  DFFRQX2M TDSP_CORE_INST_DECODE_INST_decode_skip_one_reg(.RN (n_70),
       .CK (m_clk), .D (n_543), .Q
       (TDSP_CORE_INST_DECODE_INST_decode_skip_one_536));
  DFFRQX2M TDSP_CORE_INST_DECODE_INST_go_data_reg(.RN (n_70), .CK
       (m_clk), .D (n_711), .Q (TDSP_CORE_INST_dec_go_data));
  DFFRQX2M TDSP_CORE_INST_DECODE_INST_go_port_reg(.RN (n_70), .CK
       (m_clk), .D (n_3), .Q (TDSP_CORE_INST_dec_read_port));
  DFFRQX2M TDSP_CORE_INST_DECODE_INST_go_prog_reg(.RN (n_70), .CK
       (m_clk), .D (n_580), .Q (TDSP_CORE_INST_dec_go_prog));
  SDFFRQX2M \TDSP_CORE_INST_DECODE_INST_ir_reg[1] (.RN (n_70), .CK
       (m_clk), .D (TDSP_CORE_INST_decode[1]), .SI
       (TDSP_CORE_INST_ir[1]), .SE (n_21), .Q (TDSP_CORE_INST_ir[1]));
  SDFFRQX2M \TDSP_CORE_INST_DECODE_INST_ir_reg[2] (.RN (n_70), .CK
       (m_clk), .D (TDSP_CORE_INST_decode[2]), .SI
       (TDSP_CORE_INST_ir[2]), .SE (n_22), .Q (TDSP_CORE_INST_ir[2]));
  SDFFRQX2M \TDSP_CORE_INST_DECODE_INST_ir_reg[3] (.RN (n_70), .CK
       (m_clk), .D (TDSP_CORE_INST_decode[3]), .SI
       (TDSP_CORE_INST_ir[3]), .SE (n_22), .Q (TDSP_CORE_INST_ir[3]));
  SDFFRQX2M \TDSP_CORE_INST_DECODE_INST_ir_reg[4] (.RN (n_70), .CK
       (m_clk), .D (TDSP_CORE_INST_decode[4]), .SI
       (TDSP_CORE_INST_ir[4]), .SE (n_21), .Q (TDSP_CORE_INST_ir[4]));
  SDFFRQX2M \TDSP_CORE_INST_DECODE_INST_ir_reg[6] (.RN (n_70), .CK
       (m_clk), .D (TDSP_CORE_INST_decode[6]), .SI
       (TDSP_CORE_INST_ir[6]), .SE (n_21), .Q (TDSP_CORE_INST_ir[6]));
  SDFFSHQX4M \TDSP_CORE_INST_DECODE_INST_ir_reg[8] (.SN (n_70), .CK
       (m_clk), .D (TDSP_CORE_INST_decode[8]), .SI (port_address[0]),
       .SE (n_22), .Q (port_address[0]));
  SDFFSHQX4M \TDSP_CORE_INST_DECODE_INST_ir_reg[9] (.SN (n_70), .CK
       (m_clk), .D (\TDSP_CORE_INST_DECODE_INST_decode[9]_546 ), .SI
       (port_address[1]), .SE (n_21), .Q (port_address[1]));
  SDFFSHQX4M \TDSP_CORE_INST_DECODE_INST_ir_reg[10] (.SN (n_70), .CK
       (m_clk), .D (\TDSP_CORE_INST_DECODE_INST_decode[10]_547 ), .SI
       (port_address[2]), .SE (n_42), .Q (port_address[2]));
  SDFFSHQX4M \TDSP_CORE_INST_DECODE_INST_ir_reg[11] (.SN (n_70), .CK
       (m_clk), .D (\TDSP_CORE_INST_DECODE_INST_decode[11]_548 ), .SI
       (TDSP_CORE_INST_ir[11]), .SE (n_21), .Q (TDSP_CORE_INST_ir[11]));
  SDFFSQX1M \TDSP_CORE_INST_DECODE_INST_ir_reg[13] (.SN (n_70), .CK
       (m_clk), .D (\TDSP_CORE_INST_DECODE_INST_decode[13]_550 ), .SI
       (TDSP_CORE_INST_ir[13]), .SE (n_22), .Q (TDSP_CORE_INST_ir[13]));
  SDFFSQX2M \TDSP_CORE_INST_DECODE_INST_ir_reg[14] (.SN (n_70), .CK
       (m_clk), .D (\TDSP_CORE_INST_DECODE_INST_decode[14]_551 ), .SI
       (TDSP_CORE_INST_ir[14]), .SE (n_42), .Q (TDSP_CORE_INST_ir[14]));
  SDFFRQX2M \TDSP_CORE_INST_DECODE_INST_ir_reg[15] (.RN (n_70), .CK
       (m_clk), .D (\TDSP_CORE_INST_DECODE_INST_decode[15]_552 ), .SI
       (TDSP_CORE_INST_ir[15]), .SE (n_21), .Q (TDSP_CORE_INST_ir[15]));
  DFFRQX2M TDSP_CORE_INST_DECODE_INST_read_data_reg(.RN (n_70), .CK
       (m_clk), .D (n_715), .Q (TDSP_CORE_INST_dec_read_data));
  DFFRQX2M TDSP_CORE_INST_DECODE_INST_read_prog_reg(.RN (n_70), .CK
       (m_clk), .D (n_405), .Q (TDSP_CORE_INST_dec_read_prog));
  DFFRQX2M TDSP_CORE_INST_DECODE_INST_two_cycle_reg(.RN (n_70), .CK
       (m_clk), .D (n_629), .Q (TDSP_CORE_INST_DECODE_INST_two_cycle));
  EDFFHQX2M \TDSP_CORE_INST_EXECUTE_INST_acc_reg[0] (.CK (m_clk), .D
       (n_854), .E (n_65), .Q (TDSP_CORE_INST_acc[0]));
  EDFFHQX2M \TDSP_CORE_INST_EXECUTE_INST_acc_reg[1] (.CK (m_clk), .D
       (n_853), .E (n_65), .Q (TDSP_CORE_INST_acc[1]));
  EDFFHQX2M \TDSP_CORE_INST_EXECUTE_INST_acc_reg[2] (.CK (m_clk), .D
       (n_852), .E (n_65), .Q (TDSP_CORE_INST_acc[2]));
  EDFFHQX2M \TDSP_CORE_INST_EXECUTE_INST_acc_reg[4] (.CK (m_clk), .D
       (n_850), .E (n_65), .Q (TDSP_CORE_INST_acc[4]));
  EDFFHQX2M \TDSP_CORE_INST_EXECUTE_INST_acc_reg[5] (.CK (m_clk), .D
       (n_849), .E (n_65), .Q (TDSP_CORE_INST_acc[5]));
  EDFFHQX2M \TDSP_CORE_INST_EXECUTE_INST_acc_reg[6] (.CK (m_clk), .D
       (n_848), .E (n_65), .Q (TDSP_CORE_INST_acc[6]));
  EDFFHQX2M \TDSP_CORE_INST_EXECUTE_INST_acc_reg[7] (.CK (m_clk), .D
       (n_847), .E (n_65), .Q (TDSP_CORE_INST_acc[7]));
  EDFFHQX2M \TDSP_CORE_INST_EXECUTE_INST_acc_reg[8] (.CK (m_clk), .D
       (n_846), .E (n_65), .Q (TDSP_CORE_INST_acc[8]));
  SDFFHQX2M \TDSP_CORE_INST_EXECUTE_INST_acc_reg[9] (.CK (m_clk), .D
       (TDSP_CORE_INST_acc[9]), .SI (n_845), .SE (n_65), .Q
       (TDSP_CORE_INST_acc[9]));
  SDFFHQX2M \TDSP_CORE_INST_EXECUTE_INST_acc_reg[10] (.CK (m_clk), .D
       (TDSP_CORE_INST_acc[10]), .SI (n_844), .SE (n_65), .Q
       (TDSP_CORE_INST_acc[10]));
  SDFFQX1M \TDSP_CORE_INST_EXECUTE_INST_acc_reg[12] (.CK (m_clk), .D
       (n_855), .SI (TDSP_CORE_INST_acc[12]), .SE (n_64), .Q
       (TDSP_CORE_INST_acc[12]));
  SDFFQX1M \TDSP_CORE_INST_EXECUTE_INST_acc_reg[13] (.CK (m_clk), .D
       (n_856), .SI (TDSP_CORE_INST_acc[13]), .SE (n_64), .Q
       (TDSP_CORE_INST_acc[13]));
  EDFFHQX2M \TDSP_CORE_INST_EXECUTE_INST_acc_reg[15] (.CK (m_clk), .D
       (n_826), .E (n_742), .Q (TDSP_CORE_INST_acc[15]));
  EDFFHQX1M \TDSP_CORE_INST_EXECUTE_INST_acc_reg[16] (.CK (m_clk), .D
       (n_841), .E (n_742), .Q (TDSP_CORE_INST_acc[16]));
  EDFFHQX1M \TDSP_CORE_INST_EXECUTE_INST_acc_reg[17] (.CK (m_clk), .D
       (n_840), .E (n_742), .Q (TDSP_CORE_INST_acc[17]));
  EDFFHQX1M \TDSP_CORE_INST_EXECUTE_INST_acc_reg[18] (.CK (m_clk), .D
       (n_839), .E (n_65), .Q (TDSP_CORE_INST_acc[18]));
  EDFFHQX1M \TDSP_CORE_INST_EXECUTE_INST_acc_reg[19] (.CK (m_clk), .D
       (n_838), .E (n_742), .Q (TDSP_CORE_INST_acc[19]));
  EDFFHQX1M \TDSP_CORE_INST_EXECUTE_INST_acc_reg[20] (.CK (m_clk), .D
       (n_837), .E (n_742), .Q (TDSP_CORE_INST_acc[20]));
  EDFFHQX1M \TDSP_CORE_INST_EXECUTE_INST_acc_reg[21] (.CK (m_clk), .D
       (n_836), .E (n_742), .Q (TDSP_CORE_INST_acc[21]));
  EDFFHQX1M \TDSP_CORE_INST_EXECUTE_INST_acc_reg[22] (.CK (m_clk), .D
       (n_835), .E (n_742), .Q (TDSP_CORE_INST_acc[22]));
  EDFFHQX1M \TDSP_CORE_INST_EXECUTE_INST_acc_reg[23] (.CK (m_clk), .D
       (n_834), .E (n_742), .Q (TDSP_CORE_INST_acc[23]));
  EDFFHQX1M \TDSP_CORE_INST_EXECUTE_INST_acc_reg[24] (.CK (m_clk), .D
       (n_833), .E (n_742), .Q (TDSP_CORE_INST_acc[24]));
  EDFFHQX1M \TDSP_CORE_INST_EXECUTE_INST_acc_reg[25] (.CK (m_clk), .D
       (n_832), .E (n_742), .Q (TDSP_CORE_INST_acc[25]));
  EDFFHQX1M \TDSP_CORE_INST_EXECUTE_INST_acc_reg[26] (.CK (m_clk), .D
       (n_831), .E (n_742), .Q (TDSP_CORE_INST_acc[26]));
  EDFFHQX1M \TDSP_CORE_INST_EXECUTE_INST_acc_reg[27] (.CK (m_clk), .D
       (n_830), .E (n_65), .Q (TDSP_CORE_INST_acc[27]));
  EDFFHQX1M \TDSP_CORE_INST_EXECUTE_INST_acc_reg[28] (.CK (m_clk), .D
       (n_829), .E (n_742), .Q (TDSP_CORE_INST_acc[28]));
  EDFFHQX1M \TDSP_CORE_INST_EXECUTE_INST_acc_reg[29] (.CK (m_clk), .D
       (n_828), .E (n_742), .Q (TDSP_CORE_INST_acc[29]));
  EDFFHQX1M \TDSP_CORE_INST_EXECUTE_INST_acc_reg[30] (.CK (m_clk), .D
       (n_827), .E (n_742), .Q (TDSP_CORE_INST_acc[30]));
  SMDFFHQX1M \TDSP_CORE_INST_EXECUTE_INST_acc_reg[31] (.CK (m_clk), .D0
       (n_758), .D1 (n_66), .S0 (n_730), .SI (TDSP_CORE_INST_acc[31]),
       .SE (n_64), .Q (TDSP_CORE_INST_acc[31]));
  DFFQX2M \TDSP_CORE_INST_EXECUTE_INST_ar0_reg[0] (.CK (m_clk), .D
       (n_674), .Q (TDSP_CORE_INST_ar0[0]));
  DFFQX2M \TDSP_CORE_INST_EXECUTE_INST_ar0_reg[1] (.CK (m_clk), .D
       (n_716), .Q (TDSP_CORE_INST_ar0[1]));
  DFFQX2M \TDSP_CORE_INST_EXECUTE_INST_ar0_reg[2] (.CK (m_clk), .D
       (n_708), .Q (TDSP_CORE_INST_ar0[2]));
  DFFQX2M \TDSP_CORE_INST_EXECUTE_INST_ar0_reg[3] (.CK (m_clk), .D
       (n_719), .Q (TDSP_CORE_INST_ar0[3]));
  DFFQX2M \TDSP_CORE_INST_EXECUTE_INST_ar0_reg[4] (.CK (m_clk), .D
       (n_734), .Q (TDSP_CORE_INST_ar0[4]));
  DFFQX2M \TDSP_CORE_INST_EXECUTE_INST_ar0_reg[5] (.CK (m_clk), .D
       (n_751), .Q (TDSP_CORE_INST_ar0[5]));
  DFFQX2M \TDSP_CORE_INST_EXECUTE_INST_ar0_reg[6] (.CK (m_clk), .D
       (n_810), .Q (TDSP_CORE_INST_ar0[6]));
  DFFQX2M \TDSP_CORE_INST_EXECUTE_INST_ar0_reg[7] (.CK (m_clk), .D
       (n_858), .Q (TDSP_CORE_INST_ar0[7]));
  DFFQX2M \TDSP_CORE_INST_EXECUTE_INST_ar0_reg[8] (.CK (m_clk), .D
       (n_869), .Q (TDSP_CORE_INST_ar0[8]));
  DFFQX2M \TDSP_CORE_INST_EXECUTE_INST_ar0_reg[9] (.CK (m_clk), .D
       (n_876), .Q (TDSP_CORE_INST_ar0[9]));
  DFFQX2M \TDSP_CORE_INST_EXECUTE_INST_ar0_reg[10] (.CK (m_clk), .D
       (n_884), .Q (TDSP_CORE_INST_ar0[10]));
  DFFQX2M \TDSP_CORE_INST_EXECUTE_INST_ar0_reg[11] (.CK (m_clk), .D
       (n_893), .Q (TDSP_CORE_INST_ar0[11]));
  DFFQX2M \TDSP_CORE_INST_EXECUTE_INST_ar0_reg[12] (.CK (m_clk), .D
       (n_901), .Q (TDSP_CORE_INST_ar0[12]));
  DFFQX2M \TDSP_CORE_INST_EXECUTE_INST_ar0_reg[13] (.CK (m_clk), .D
       (n_908), .Q (TDSP_CORE_INST_ar0[13]));
  DFFQX2M \TDSP_CORE_INST_EXECUTE_INST_ar0_reg[14] (.CK (m_clk), .D
       (n_918), .Q (TDSP_CORE_INST_ar0[14]));
  DFFQX2M \TDSP_CORE_INST_EXECUTE_INST_ar0_reg[15] (.CK (m_clk), .D
       (n_923), .Q (TDSP_CORE_INST_ar0[15]));
  DFFQX2M \TDSP_CORE_INST_EXECUTE_INST_ar1_reg[0] (.CK (m_clk), .D
       (n_681), .Q (TDSP_CORE_INST_ar1[0]));
  DFFQX2M \TDSP_CORE_INST_EXECUTE_INST_ar1_reg[1] (.CK (m_clk), .D
       (n_707), .Q (TDSP_CORE_INST_ar1[1]));
  DFFQX2M \TDSP_CORE_INST_EXECUTE_INST_ar1_reg[2] (.CK (m_clk), .D
       (n_709), .Q (TDSP_CORE_INST_ar1[2]));
  DFFQX2M \TDSP_CORE_INST_EXECUTE_INST_ar1_reg[3] (.CK (m_clk), .D
       (n_712), .Q (TDSP_CORE_INST_ar1[3]));
  DFFQX2M \TDSP_CORE_INST_EXECUTE_INST_ar1_reg[4] (.CK (m_clk), .D
       (n_735), .Q (TDSP_CORE_INST_ar1[4]));
  DFFQX2M \TDSP_CORE_INST_EXECUTE_INST_ar1_reg[5] (.CK (m_clk), .D
       (n_753), .Q (TDSP_CORE_INST_ar1[5]));
  DFFQX2M \TDSP_CORE_INST_EXECUTE_INST_ar1_reg[6] (.CK (m_clk), .D
       (n_811), .Q (TDSP_CORE_INST_ar1[6]));
  DFFQX2M \TDSP_CORE_INST_EXECUTE_INST_ar1_reg[7] (.CK (m_clk), .D
       (n_857), .Q (TDSP_CORE_INST_ar1[7]));
  DFFQX2M \TDSP_CORE_INST_EXECUTE_INST_ar1_reg[8] (.CK (m_clk), .D
       (n_868), .Q (TDSP_CORE_INST_ar1[8]));
  DFFQX2M \TDSP_CORE_INST_EXECUTE_INST_ar1_reg[9] (.CK (m_clk), .D
       (n_877), .Q (TDSP_CORE_INST_ar1[9]));
  DFFQX2M \TDSP_CORE_INST_EXECUTE_INST_ar1_reg[10] (.CK (m_clk), .D
       (n_885), .Q (TDSP_CORE_INST_ar1[10]));
  DFFQX2M \TDSP_CORE_INST_EXECUTE_INST_ar1_reg[11] (.CK (m_clk), .D
       (n_892), .Q (TDSP_CORE_INST_ar1[11]));
  DFFQX2M \TDSP_CORE_INST_EXECUTE_INST_ar1_reg[12] (.CK (m_clk), .D
       (n_900), .Q (TDSP_CORE_INST_ar1[12]));
  DFFQX2M \TDSP_CORE_INST_EXECUTE_INST_ar1_reg[13] (.CK (m_clk), .D
       (n_909), .Q (TDSP_CORE_INST_ar1[13]));
  DFFQX2M \TDSP_CORE_INST_EXECUTE_INST_ar1_reg[14] (.CK (m_clk), .D
       (n_917), .Q (TDSP_CORE_INST_ar1[14]));
  DFFQX2M \TDSP_CORE_INST_EXECUTE_INST_ar1_reg[15] (.CK (m_clk), .D
       (n_922), .Q (TDSP_CORE_INST_ar1[15]));
  SDFFRQX2M TDSP_CORE_INST_EXECUTE_INST_arp_reg(.RN (n_70), .CK
       (m_clk), .D (n_1530), .SI (TDSP_CORE_INST_ir[0]), .SE (n_325),
       .Q (TDSP_CORE_INST_arp));
  SDFFRQX2M TDSP_CORE_INST_EXECUTE_INST_branch_stall_delay_reg(.RN
       (n_70), .CK (m_clk), .D (n_159), .SI
       (TDSP_CORE_INST_EXECUTE_INST_branch_stall_delay), .SE (n_172),
       .Q (TDSP_CORE_INST_EXECUTE_INST_branch_stall_delay));
  DFFRQX2M TDSP_CORE_INST_EXECUTE_INST_branch_stall_reg(.RN (n_70), .CK
       (m_clk), .D (n_660), .Q
       (TDSP_CORE_INST_EXECUTE_INST_branch_stall_2503));
  DFFRQX2M TDSP_CORE_INST_EXECUTE_INST_dp_reg(.RN (n_70), .CK (m_clk),
       .D (n_578), .Q (TDSP_CORE_INST_dp));
  DFFRQX2M TDSP_CORE_INST_EXECUTE_INST_go_data_reg(.RN (n_70), .CK
       (m_clk), .D (n_689), .Q (TDSP_CORE_INST_enc_go_data));
  DFFRQX2M TDSP_CORE_INST_EXECUTE_INST_go_port_reg(.RN (n_70), .CK
       (m_clk), .D (n_511), .Q (TDSP_CORE_INST_enc_go_port));
  DFFRQX2M TDSP_CORE_INST_EXECUTE_INST_go_prog_reg(.RN (n_70), .CK
       (m_clk), .D (n_687), .Q (TDSP_CORE_INST_enc_go_prog));
  DFFRQX2MTH TDSP_CORE_INST_EXECUTE_INST_ov_flag_reg(.RN (n_70), .CK
       (m_clk), .D (n_1558), .Q
       (TDSP_CORE_INST_EXECUTE_INST_ov_flag_2710));
  DFFRQX2M TDSP_CORE_INST_EXECUTE_INST_ovm_reg(.RN (n_70), .CK (m_clk),
       .D (n_583), .Q (TDSP_CORE_INST_ovm));
  EDFFHQX2M \TDSP_CORE_INST_EXECUTE_INST_p_reg[1] (.CK (m_clk), .D
       (n_341), .E (n_58), .Q (TDSP_CORE_INST_p[1]));
  EDFFHQX2M \TDSP_CORE_INST_EXECUTE_INST_p_reg[2] (.CK (m_clk), .D
       (n_369), .E (n_58), .Q (TDSP_CORE_INST_p[2]));
  EDFFHQX2M \TDSP_CORE_INST_EXECUTE_INST_p_reg[4] (.CK (m_clk), .D
       (n_344), .E (n_58), .Q (TDSP_CORE_INST_p[4]));
  EDFFHQX2M \TDSP_CORE_INST_EXECUTE_INST_p_reg[5] (.CK (m_clk), .D
       (n_339), .E (n_58), .Q (TDSP_CORE_INST_p[5]));
  EDFFHQX2M \TDSP_CORE_INST_EXECUTE_INST_p_reg[6] (.CK (m_clk), .D
       (n_364), .E (n_58), .Q (TDSP_CORE_INST_p[6]));
  EDFFHQX2M \TDSP_CORE_INST_EXECUTE_INST_p_reg[7] (.CK (m_clk), .D
       (n_338), .E (n_58), .Q (TDSP_CORE_INST_p[7]));
  EDFFHQX2M \TDSP_CORE_INST_EXECUTE_INST_p_reg[8] (.CK (m_clk), .D
       (n_326), .E (n_58), .Q (TDSP_CORE_INST_p[8]));
  EDFFHQX2M \TDSP_CORE_INST_EXECUTE_INST_p_reg[9] (.CK (m_clk), .D
       (n_337), .E (n_58), .Q (TDSP_CORE_INST_p[9]));
  EDFFHQX2M \TDSP_CORE_INST_EXECUTE_INST_p_reg[10] (.CK (m_clk), .D
       (n_336), .E (n_58), .Q (TDSP_CORE_INST_p[10]));
  EDFFHQX2M \TDSP_CORE_INST_EXECUTE_INST_p_reg[11] (.CK (m_clk), .D
       (n_335), .E (n_58), .Q (TDSP_CORE_INST_p[11]));
  SDFFQX2M \TDSP_CORE_INST_EXECUTE_INST_p_reg[12] (.CK (m_clk), .D
       (n_342), .SI (TDSP_CORE_INST_p[12]), .SE (n_60), .Q
       (TDSP_CORE_INST_p[12]));
  SDFFQX2M \TDSP_CORE_INST_EXECUTE_INST_p_reg[13] (.CK (m_clk), .D
       (n_334), .SI (TDSP_CORE_INST_p[13]), .SE (n_60), .Q
       (TDSP_CORE_INST_p[13]));
  SDFFQX2M \TDSP_CORE_INST_EXECUTE_INST_p_reg[14] (.CK (m_clk), .D
       (n_333), .SI (TDSP_CORE_INST_p[14]), .SE (n_586), .Q
       (TDSP_CORE_INST_p[14]));
  EDFFHQX2M \TDSP_CORE_INST_EXECUTE_INST_p_reg[15] (.CK (m_clk), .D
       (n_332), .E (n_58), .Q (TDSP_CORE_INST_p[15]));
  SDFFQX2M \TDSP_CORE_INST_EXECUTE_INST_p_reg[16] (.CK (m_clk), .D
       (n_331), .SI (TDSP_CORE_INST_p[16]), .SE (n_586), .Q
       (TDSP_CORE_INST_p[16]));
  SDFFQX2M \TDSP_CORE_INST_EXECUTE_INST_p_reg[17] (.CK (m_clk), .D
       (n_343), .SI (TDSP_CORE_INST_p[17]), .SE (n_586), .Q
       (TDSP_CORE_INST_p[17]));
  SDFFQX2M \TDSP_CORE_INST_EXECUTE_INST_p_reg[18] (.CK (m_clk), .D
       (n_366), .SI (TDSP_CORE_INST_p[18]), .SE (n_586), .Q
       (TDSP_CORE_INST_p[18]));
  SDFFQX2M \TDSP_CORE_INST_EXECUTE_INST_p_reg[19] (.CK (m_clk), .D
       (n_330), .SI (TDSP_CORE_INST_p[19]), .SE (n_586), .Q
       (TDSP_CORE_INST_p[19]));
  SDFFQX2M \TDSP_CORE_INST_EXECUTE_INST_p_reg[20] (.CK (m_clk), .D
       (n_327), .SI (TDSP_CORE_INST_p[20]), .SE (n_60), .Q
       (TDSP_CORE_INST_p[20]));
  SDFFQX2M \TDSP_CORE_INST_EXECUTE_INST_p_reg[21] (.CK (m_clk), .D
       (n_329), .SI (TDSP_CORE_INST_p[21]), .SE (n_586), .Q
       (TDSP_CORE_INST_p[21]));
  SDFFQX2M \TDSP_CORE_INST_EXECUTE_INST_p_reg[22] (.CK (m_clk), .D
       (n_328), .SI (TDSP_CORE_INST_p[22]), .SE (n_60), .Q
       (TDSP_CORE_INST_p[22]));
  DFFQX1M \TDSP_CORE_INST_EXECUTE_INST_p_reg[23] (.CK (m_clk), .D
       (n_658), .Q (TDSP_CORE_INST_p[23]));
  DFFQX1M \TDSP_CORE_INST_EXECUTE_INST_p_reg[25] (.CK (m_clk), .D
       (n_670), .Q (TDSP_CORE_INST_p[25]));
  SMDFFHQX1M \TDSP_CORE_INST_EXECUTE_INST_p_reg[26] (.CK (m_clk), .D0
       (TDSP_CORE_INST_MPY_32_INST_n_238), .D1
       (TDSP_CORE_INST_MPY_32_INST_ab_result[26]), .S0 (n_46), .SI
       (TDSP_CORE_INST_p[26]), .SE (n_60), .Q (TDSP_CORE_INST_p[26]));
  SMDFFHQX1M \TDSP_CORE_INST_EXECUTE_INST_p_reg[27] (.CK (m_clk), .D0
       (TDSP_CORE_INST_MPY_32_INST_n_237), .D1
       (TDSP_CORE_INST_MPY_32_INST_ab_result[27]), .S0 (n_25), .SI
       (TDSP_CORE_INST_p[27]), .SE (n_60), .Q (TDSP_CORE_INST_p[27]));
  SMDFFHQX1M \TDSP_CORE_INST_EXECUTE_INST_p_reg[28] (.CK (m_clk), .D0
       (TDSP_CORE_INST_MPY_32_INST_n_236), .D1
       (TDSP_CORE_INST_MPY_32_INST_ab_result[28]), .S0 (n_24), .SI
       (TDSP_CORE_INST_p[28]), .SE (n_60), .Q (TDSP_CORE_INST_p[28]));
  SMDFFHQX1M \TDSP_CORE_INST_EXECUTE_INST_p_reg[29] (.CK (m_clk), .D0
       (TDSP_CORE_INST_MPY_32_INST_n_235), .D1
       (TDSP_CORE_INST_MPY_32_INST_ab_result[29]), .S0 (n_25), .SI
       (TDSP_CORE_INST_p[29]), .SE (n_586), .Q (TDSP_CORE_INST_p[29]));
  SMDFFHQX2M \TDSP_CORE_INST_EXECUTE_INST_p_reg[30] (.CK (m_clk), .D0
       (TDSP_CORE_INST_MPY_32_INST_n_234), .D1
       (TDSP_CORE_INST_MPY_32_INST_ab_result[30]), .S0 (n_24), .SI
       (TDSP_CORE_INST_p[30]), .SE (n_60), .Q (TDSP_CORE_INST_p[30]));
  SMDFFHQX2M \TDSP_CORE_INST_EXECUTE_INST_p_reg[31] (.CK (m_clk), .D0
       (n_1536), .D1 (TDSP_CORE_INST_MPY_32_INST_ab_result[31]), .S0
       (n_46), .SI (TDSP_CORE_INST_p[31]), .SE (n_586), .Q
       (TDSP_CORE_INST_p[31]));
  DFFRQX2M TDSP_CORE_INST_EXECUTE_INST_pc_acc_reg(.RN (n_70), .CK
       (m_clk), .D (n_659), .Q (TDSP_CORE_INST_pc_acc));
  DFFSQX2M \TDSP_CORE_INST_EXECUTE_INST_pc_reg[0] (.SN (n_70), .CK
       (m_clk), .D (n_938), .Q (TDSP_CORE_INST_pc[0]));
  DFFSQX2M \TDSP_CORE_INST_EXECUTE_INST_pc_reg[1] (.SN (n_70), .CK
       (m_clk), .D (n_944), .Q (TDSP_CORE_INST_pc[1]));
  DFFSQX2M \TDSP_CORE_INST_EXECUTE_INST_pc_reg[2] (.SN (n_70), .CK
       (m_clk), .D (n_949), .Q (TDSP_CORE_INST_pc[2]));
  DFFSQX2M \TDSP_CORE_INST_EXECUTE_INST_pc_reg[3] (.SN (n_70), .CK
       (m_clk), .D (n_950), .Q (TDSP_CORE_INST_pc[3]));
  DFFSQX2M \TDSP_CORE_INST_EXECUTE_INST_pc_reg[4] (.SN (n_70), .CK
       (m_clk), .D (n_946), .Q (TDSP_CORE_INST_pc[4]));
  DFFSQX2M \TDSP_CORE_INST_EXECUTE_INST_pc_reg[5] (.SN (n_70), .CK
       (m_clk), .D (n_943), .Q (TDSP_CORE_INST_pc[5]));
  DFFSQX2M \TDSP_CORE_INST_EXECUTE_INST_pc_reg[6] (.SN (n_70), .CK
       (m_clk), .D (n_947), .Q (TDSP_CORE_INST_pc[6]));
  DFFSQX2M \TDSP_CORE_INST_EXECUTE_INST_pc_reg[8] (.SN (n_70), .CK
       (m_clk), .D (n_953), .Q (TDSP_CORE_INST_pc[8]));
  DFFRQX2M TDSP_CORE_INST_EXECUTE_INST_read_prog_reg(.RN (n_70), .CK
       (m_clk), .D (n_686), .Q (TDSP_CORE_INST_enc_read_prog));
  EDFFHQX2M \TDSP_CORE_INST_EXECUTE_INST_sel_op_a_reg[0] (.CK (m_clk),
       .D (n_244), .E (n_754), .Q (TDSP_CORE_INST_sel_op_a[0]));
  DFFQX2M \TDSP_CORE_INST_EXECUTE_INST_sel_op_a_reg[1] (.CK (m_clk), .D
       (n_773), .Q (TDSP_CORE_INST_sel_op_a[1]));
  DFFQX2M \TDSP_CORE_INST_EXECUTE_INST_sel_op_a_reg[2] (.CK (m_clk), .D
       (n_814), .Q (TDSP_CORE_INST_sel_op_a[2]));
  DFFQX2M \TDSP_CORE_INST_EXECUTE_INST_sel_op_b_reg[0] (.CK (m_clk), .D
       (n_812), .Q (TDSP_CORE_INST_sel_op_b[0]));
  DFFQX2M \TDSP_CORE_INST_EXECUTE_INST_sel_op_b_reg[2] (.CK (m_clk), .D
       (n_813), .Q (TDSP_CORE_INST_sel_op_b[2]));
  DFFRQX2M TDSP_CORE_INST_EXECUTE_INST_skip_one_reg(.RN (n_70), .CK
       (m_clk), .D (n_729), .Q (TDSP_CORE_INST_skip_one));
  DFFRQX2M TDSP_CORE_INST_EXECUTE_INST_three_cycle_reg(.RN (n_70), .CK
       (m_clk), .D (n_725), .Q
       (TDSP_CORE_INST_EXECUTE_INST_three_cycle));
  EDFFHQX2M \TDSP_CORE_INST_EXECUTE_INST_top_reg[2] (.CK (m_clk), .D
       (port_pad_data_out[2]), .E (n_626), .Q (TDSP_CORE_INST_top[2]));
  EDFFHQX2M \TDSP_CORE_INST_EXECUTE_INST_top_reg[3] (.CK (m_clk), .D
       (port_pad_data_out[3]), .E (n_626), .Q (TDSP_CORE_INST_top[3]));
  EDFFHQX2M \TDSP_CORE_INST_EXECUTE_INST_top_reg[5] (.CK (m_clk), .D
       (port_pad_data_out[5]), .E (n_626), .Q (TDSP_CORE_INST_top[5]));
  EDFFHQX2M \TDSP_CORE_INST_EXECUTE_INST_top_reg[6] (.CK (m_clk), .D
       (port_pad_data_out[6]), .E (n_626), .Q (TDSP_CORE_INST_top[6]));
  EDFFHQX2M \TDSP_CORE_INST_EXECUTE_INST_top_reg[7] (.CK (m_clk), .D
       (port_pad_data_out[7]), .E (n_626), .Q (TDSP_CORE_INST_top[7]));
  EDFFHQX2M \TDSP_CORE_INST_EXECUTE_INST_top_reg[8] (.CK (m_clk), .D
       (port_pad_data_out[8]), .E (n_626), .Q (TDSP_CORE_INST_top[8]));
  SDFFQX2M \TDSP_CORE_INST_EXECUTE_INST_top_reg[9] (.CK (m_clk), .D
       (TDSP_CORE_INST_top[9]), .SI (port_pad_data_out[9]), .SE
       (n_626), .Q (TDSP_CORE_INST_top[9]));
  SDFFQX2M \TDSP_CORE_INST_EXECUTE_INST_top_reg[10] (.CK (m_clk), .D
       (TDSP_CORE_INST_top[10]), .SI (port_pad_data_out[10]), .SE
       (n_12), .Q (TDSP_CORE_INST_top[10]));
  SDFFQX2M \TDSP_CORE_INST_EXECUTE_INST_top_reg[11] (.CK (m_clk), .D
       (TDSP_CORE_INST_top[11]), .SI (port_pad_data_out[11]), .SE
       (n_12), .Q (TDSP_CORE_INST_top[11]));
  SDFFQX2M \TDSP_CORE_INST_EXECUTE_INST_top_reg[12] (.CK (m_clk), .D
       (TDSP_CORE_INST_top[12]), .SI (port_pad_data_out[12]), .SE
       (n_12), .Q (TDSP_CORE_INST_top[12]));
  SDFFQX2M \TDSP_CORE_INST_EXECUTE_INST_top_reg[13] (.CK (m_clk), .D
       (TDSP_CORE_INST_top[13]), .SI (port_pad_data_out[13]), .SE
       (n_626), .Q (TDSP_CORE_INST_top[13]));
  SDFFQX2M \TDSP_CORE_INST_EXECUTE_INST_top_reg[14] (.CK (m_clk), .D
       (TDSP_CORE_INST_top[14]), .SI (port_pad_data_out[14]), .SE
       (n_626), .Q (TDSP_CORE_INST_top[14]));
  DFFRQX2M TDSP_CORE_INST_EXECUTE_INST_two_cycle_reg(.RN (n_70), .CK
       (m_clk), .D (n_733), .Q (TDSP_CORE_INST_EXECUTE_INST_two_cycle));
  DFFRQX2M TDSP_CORE_INST_EXECUTE_INST_update_it_reg(.RN (n_70), .CK
       (m_clk), .D (n_741), .Q (TDSP_CORE_INST_EXECUTE_INST_update_it));
  DFFRQX2M TDSP_CORE_INST_EXECUTE_INST_update_stall_reg(.RN (n_70), .CK
       (m_clk), .D (n_191), .Q
       (TDSP_CORE_INST_EXECUTE_INST_update_stall));
  SDFFRQX2M \TDSP_CORE_INST_PORT_BUS_MACH_INST_data_out_reg[0] (.RN
       (n_70), .CK (m_clk), .D (TDSP_CORE_INST_port_data_out[0]), .SI
       (port_pad_data_in[0]), .SE (n_1559), .Q
       (TDSP_CORE_INST_port_data_out[0]));
  SDFFRQX2M \TDSP_CORE_INST_PORT_BUS_MACH_INST_data_out_reg[1] (.RN
       (n_70), .CK (m_clk), .D (TDSP_CORE_INST_port_data_out[1]), .SI
       (port_pad_data_in[1]), .SE (n_1559), .Q
       (TDSP_CORE_INST_port_data_out[1]));
  SDFFRQX2M \TDSP_CORE_INST_PORT_BUS_MACH_INST_data_out_reg[2] (.RN
       (n_70), .CK (m_clk), .D (TDSP_CORE_INST_port_data_out[2]), .SI
       (port_pad_data_in[2]), .SE (n_1559), .Q
       (TDSP_CORE_INST_port_data_out[2]));
  SDFFRQX2M \TDSP_CORE_INST_PORT_BUS_MACH_INST_data_out_reg[3] (.RN
       (n_70), .CK (m_clk), .D (TDSP_CORE_INST_port_data_out[3]), .SI
       (port_pad_data_in[3]), .SE (n_1559), .Q
       (TDSP_CORE_INST_port_data_out[3]));
  SDFFRQX2M \TDSP_CORE_INST_PORT_BUS_MACH_INST_data_out_reg[4] (.RN
       (n_70), .CK (m_clk), .D (TDSP_CORE_INST_port_data_out[4]), .SI
       (port_pad_data_in[4]), .SE (n_11), .Q
       (TDSP_CORE_INST_port_data_out[4]));
  SDFFRQX2M \TDSP_CORE_INST_PORT_BUS_MACH_INST_data_out_reg[5] (.RN
       (n_70), .CK (m_clk), .D (TDSP_CORE_INST_port_data_out[5]), .SI
       (port_pad_data_in[5]), .SE (n_1559), .Q
       (TDSP_CORE_INST_port_data_out[5]));
  SDFFRQX2M \TDSP_CORE_INST_PORT_BUS_MACH_INST_data_out_reg[6] (.RN
       (n_70), .CK (m_clk), .D (TDSP_CORE_INST_port_data_out[6]), .SI
       (port_pad_data_in[6]), .SE (n_11), .Q
       (TDSP_CORE_INST_port_data_out[6]));
  SDFFRQX2M \TDSP_CORE_INST_PORT_BUS_MACH_INST_data_out_reg[7] (.RN
       (n_70), .CK (m_clk), .D (TDSP_CORE_INST_port_data_out[7]), .SI
       (port_pad_data_in[7]), .SE (n_1559), .Q
       (TDSP_CORE_INST_port_data_out[7]));
  SDFFRQX2M \TDSP_CORE_INST_PORT_BUS_MACH_INST_data_out_reg[8] (.RN
       (n_70), .CK (m_clk), .D (TDSP_CORE_INST_port_data_out[8]), .SI
       (port_pad_data_in[8]), .SE (n_11), .Q
       (TDSP_CORE_INST_port_data_out[8]));
  SDFFRQX2M \TDSP_CORE_INST_PORT_BUS_MACH_INST_data_out_reg[9] (.RN
       (n_70), .CK (m_clk), .D (TDSP_CORE_INST_port_data_out[9]), .SI
       (port_pad_data_in[9]), .SE (n_1559), .Q
       (TDSP_CORE_INST_port_data_out[9]));
  SDFFRQX2M \TDSP_CORE_INST_PORT_BUS_MACH_INST_data_out_reg[10] (.RN
       (n_70), .CK (m_clk), .D (TDSP_CORE_INST_port_data_out[10]), .SI
       (port_pad_data_in[10]), .SE (n_1559), .Q
       (TDSP_CORE_INST_port_data_out[10]));
  SDFFRQX2M \TDSP_CORE_INST_PORT_BUS_MACH_INST_data_out_reg[11] (.RN
       (n_70), .CK (m_clk), .D (TDSP_CORE_INST_port_data_out[11]), .SI
       (port_pad_data_in[11]), .SE (n_11), .Q
       (TDSP_CORE_INST_port_data_out[11]));
  SDFFRQX2M \TDSP_CORE_INST_PORT_BUS_MACH_INST_data_out_reg[12] (.RN
       (n_70), .CK (m_clk), .D (TDSP_CORE_INST_port_data_out[12]), .SI
       (port_pad_data_in[12]), .SE (n_1559), .Q
       (TDSP_CORE_INST_port_data_out[12]));
  SDFFRQX2M \TDSP_CORE_INST_PORT_BUS_MACH_INST_data_out_reg[13] (.RN
       (n_70), .CK (m_clk), .D (TDSP_CORE_INST_port_data_out[13]), .SI
       (port_pad_data_in[13]), .SE (n_1559), .Q
       (TDSP_CORE_INST_port_data_out[13]));
  SDFFRQX2M \TDSP_CORE_INST_PORT_BUS_MACH_INST_data_out_reg[14] (.RN
       (n_70), .CK (m_clk), .D (TDSP_CORE_INST_port_data_out[14]), .SI
       (port_pad_data_in[14]), .SE (n_1559), .Q
       (TDSP_CORE_INST_port_data_out[14]));
  SDFFRQX2M \TDSP_CORE_INST_PORT_BUS_MACH_INST_data_out_reg[15] (.RN
       (n_70), .CK (m_clk), .D (TDSP_CORE_INST_port_data_out[15]), .SI
       (port_pad_data_in[15]), .SE (n_1559), .Q
       (TDSP_CORE_INST_port_data_out[15]));
  DFFRQX2M \TDSP_CORE_INST_PORT_BUS_MACH_INST_present_state_reg[0] (.RN
       (n_70), .CK (m_clk), .D (n_195), .Q
       (TDSP_CORE_INST_PORT_BUS_MACH_INST_present_state[0]));
  DFFRQX2M \TDSP_CORE_INST_PORT_BUS_MACH_INST_present_state_reg[1] (.RN
       (n_70), .CK (m_clk), .D (n_187), .Q
       (TDSP_CORE_INST_PORT_BUS_MACH_INST_present_state[1]));
  DFFRQX2M \TDSP_CORE_INST_PORT_BUS_MACH_INST_present_state_reg[2] (.RN
       (n_70), .CK (m_clk), .D (n_282), .Q
       (TDSP_CORE_INST_PORT_BUS_MACH_INST_present_state[2]));
  SDFFRQX2M \TDSP_CORE_INST_PROG_BUS_MACH_INST_data_out_reg[0] (.RN
       (n_70), .CK (m_clk), .D (TDSP_CORE_INST_p_data_out[0]), .SI
       (rom_data[0]), .SE (n_423), .Q (TDSP_CORE_INST_p_data_out[0]));
  SDFFRQX2M \TDSP_CORE_INST_PROG_BUS_MACH_INST_data_out_reg[1] (.RN
       (n_70), .CK (m_clk), .D (TDSP_CORE_INST_p_data_out[1]), .SI
       (rom_data[1]), .SE (n_423), .Q (TDSP_CORE_INST_p_data_out[1]));
  SDFFRQX2M \TDSP_CORE_INST_PROG_BUS_MACH_INST_data_out_reg[2] (.RN
       (n_70), .CK (m_clk), .D (TDSP_CORE_INST_p_data_out[2]), .SI
       (rom_data[2]), .SE (n_423), .Q (TDSP_CORE_INST_p_data_out[2]));
  SDFFRQX2M \TDSP_CORE_INST_PROG_BUS_MACH_INST_data_out_reg[3] (.RN
       (n_70), .CK (m_clk), .D (TDSP_CORE_INST_p_data_out[3]), .SI
       (rom_data[3]), .SE (n_423), .Q (TDSP_CORE_INST_p_data_out[3]));
  SDFFRQX2M \TDSP_CORE_INST_PROG_BUS_MACH_INST_data_out_reg[4] (.RN
       (n_70), .CK (m_clk), .D (TDSP_CORE_INST_p_data_out[4]), .SI
       (rom_data[4]), .SE (n_423), .Q (TDSP_CORE_INST_p_data_out[4]));
  SDFFRQX2M \TDSP_CORE_INST_PROG_BUS_MACH_INST_data_out_reg[5] (.RN
       (n_70), .CK (m_clk), .D (TDSP_CORE_INST_p_data_out[5]), .SI
       (rom_data[5]), .SE (n_423), .Q (TDSP_CORE_INST_p_data_out[5]));
  SDFFRQX2M \TDSP_CORE_INST_PROG_BUS_MACH_INST_data_out_reg[6] (.RN
       (n_70), .CK (m_clk), .D (TDSP_CORE_INST_p_data_out[6]), .SI
       (rom_data[6]), .SE (n_10), .Q (TDSP_CORE_INST_p_data_out[6]));
  SDFFRQX2M \TDSP_CORE_INST_PROG_BUS_MACH_INST_data_out_reg[7] (.RN
       (n_70), .CK (m_clk), .D (TDSP_CORE_INST_p_data_out[7]), .SI
       (rom_data[7]), .SE (n_10), .Q (TDSP_CORE_INST_p_data_out[7]));
  SDFFRQX2M \TDSP_CORE_INST_PROG_BUS_MACH_INST_data_out_reg[8] (.RN
       (n_70), .CK (m_clk), .D (TDSP_CORE_INST_p_data_out[8]), .SI
       (rom_data[8]), .SE (n_423), .Q (TDSP_CORE_INST_p_data_out[8]));
  SDFFRQX2M \TDSP_CORE_INST_PROG_BUS_MACH_INST_data_out_reg[9] (.RN
       (n_70), .CK (m_clk), .D (TDSP_CORE_INST_p_data_out[9]), .SI
       (rom_data[9]), .SE (n_423), .Q (TDSP_CORE_INST_p_data_out[9]));
  SDFFRQX2M \TDSP_CORE_INST_PROG_BUS_MACH_INST_data_out_reg[10] (.RN
       (n_70), .CK (m_clk), .D (TDSP_CORE_INST_p_data_out[10]), .SI
       (rom_data[10]), .SE (n_423), .Q (TDSP_CORE_INST_p_data_out[10]));
  SDFFRQX2M \TDSP_CORE_INST_PROG_BUS_MACH_INST_data_out_reg[11] (.RN
       (n_70), .CK (m_clk), .D (TDSP_CORE_INST_p_data_out[11]), .SI
       (rom_data[11]), .SE (n_423), .Q (TDSP_CORE_INST_p_data_out[11]));
  SDFFRQX2M \TDSP_CORE_INST_PROG_BUS_MACH_INST_data_out_reg[12] (.RN
       (n_70), .CK (m_clk), .D (TDSP_CORE_INST_p_data_out[12]), .SI
       (rom_data[12]), .SE (n_10), .Q (TDSP_CORE_INST_p_data_out[12]));
  SDFFRQX2M \TDSP_CORE_INST_PROG_BUS_MACH_INST_data_out_reg[13] (.RN
       (n_70), .CK (m_clk), .D (TDSP_CORE_INST_p_data_out[13]), .SI
       (rom_data[13]), .SE (n_10), .Q (TDSP_CORE_INST_p_data_out[13]));
  SDFFRQX2M \TDSP_CORE_INST_PROG_BUS_MACH_INST_data_out_reg[14] (.RN
       (n_70), .CK (m_clk), .D (TDSP_CORE_INST_p_data_out[14]), .SI
       (rom_data[14]), .SE (n_423), .Q (TDSP_CORE_INST_p_data_out[14]));
  SDFFRQX2M \TDSP_CORE_INST_PROG_BUS_MACH_INST_data_out_reg[15] (.RN
       (n_70), .CK (m_clk), .D (TDSP_CORE_INST_p_data_out[15]), .SI
       (rom_data[15]), .SE (n_423), .Q (TDSP_CORE_INST_p_data_out[15]));
  DFFRQX2M \TDSP_CORE_INST_PROG_BUS_MACH_INST_present_state_reg[0] (.RN
       (n_70), .CK (m_clk), .D (n_482), .Q
       (TDSP_CORE_INST_PROG_BUS_MACH_INST_present_state[0]));
  DFFRQX2M \TDSP_CORE_INST_PROG_BUS_MACH_INST_present_state_reg[1] (.RN
       (n_70), .CK (m_clk), .D (n_193), .Q
       (TDSP_CORE_INST_PROG_BUS_MACH_INST_present_state[1]));
  DFFRQX2M \TDSP_CORE_INST_PROG_BUS_MACH_INST_present_state_reg[2] (.RN
       (n_70), .CK (m_clk), .D (n_413), .Q
       (TDSP_CORE_INST_PROG_BUS_MACH_INST_present_state[2]));
  DFFRQX2M TDSP_CORE_INST_TDSP_CORE_MACH_INST_phi_4_reg(.RN (n_70), .CK
       (m_clk), .D (n_480), .Q (TDSP_CORE_INST_phi_4));
  DFFRQX2M TDSP_CORE_INST_TDSP_CORE_MACH_INST_phi_5_reg(.RN (n_70), .CK
       (m_clk), .D (n_371), .Q (TDSP_CORE_INST_phi_5));
  SDFFRQX2M TDSP_CORE_INST_TDSP_CORE_MACH_INST_phi_6_reg(.RN (n_70),
       .CK (m_clk), .D (TDSP_CORE_INST_phi_6), .SI (n_300), .SE
       (n_236), .Q (TDSP_CORE_INST_phi_6));
  DFFRQX2M \TDSP_CORE_INST_TDSP_CORE_MACH_INST_tdsp_state_reg[0] (.RN
       (n_70), .CK (m_clk), .D (n_516), .Q
       (TDSP_CORE_INST_TDSP_CORE_MACH_INST_tdsp_state[0]));
  OAI2B11X2M g39294(.A0 (n_925), .A1N (TDSP_CORE_INST_decode[8]), .B0
       (n_952), .C0 (n_569), .Y (n_953));
  CLKNAND2X2M g39298(.A (n_948), .B (TDSP_CORE_INST_pc[8]), .Y (n_952));
  OAI2BB1X2M g39299(.A0N (TDSP_CORE_INST_pc[7]), .A1N (n_942), .B0
       (n_932), .Y (n_951));
  AO21XLM g39301(.A0 (n_939), .A1 (TDSP_CORE_INST_pc[3]), .B0 (n_929),
       .Y (n_950));
  INVX1M g39304(.A (n_945), .Y (n_949));
  OAI21BX1M g39305(.A0 (n_234), .A1 (TDSP_CORE_INST_pc[7]), .B0N
       (n_942), .Y (n_948));
  AO21XLM g39306(.A0 (n_940), .A1 (TDSP_CORE_INST_pc[6]), .B0 (n_928),
       .Y (n_947));
  AO21XLM g39307(.A0 (n_935), .A1 (TDSP_CORE_INST_pc[4]), .B0 (n_930),
       .Y (n_946));
  AOI221XLM g39308(.A0 (TDSP_CORE_INST_pc[2]), .A1 (n_937), .B0
       (TDSP_CORE_INST_decode[2]), .B1 (n_926), .C0 (n_375), .Y
       (n_945));
  AO21XLM g39309(.A0 (n_933), .A1 (TDSP_CORE_INST_pc[1]), .B0 (n_931),
       .Y (n_944));
  INVX1M g39311(.A (n_941), .Y (n_943));
  AOI221XLM g39312(.A0 (TDSP_CORE_INST_pc[5]), .A1 (n_934), .B0
       (TDSP_CORE_INST_decode[5]), .B1 (n_926), .C0 (n_518), .Y
       (n_941));
  OAI21BX1M g39313(.A0 (n_234), .A1 (TDSP_CORE_INST_pc[6]), .B0N
       (n_940), .Y (n_942));
  OAI21BX1M g39314(.A0 (n_234), .A1 (n_113), .B0N (n_933), .Y (n_939));
  OAI21BX1M g39315(.A0 (n_234), .A1 (TDSP_CORE_INST_pc[5]), .B0N
       (n_934), .Y (n_940));
  INVX1M g39316(.A (n_936), .Y (n_938));
  OAI21BX1M g39317(.A0 (n_234), .A1 (TDSP_CORE_INST_pc[1]), .B0N
       (n_933), .Y (n_937));
  AOI221XLM g39318(.A0 (TDSP_CORE_INST_pc[0]), .A1 (n_927), .B0
       (TDSP_CORE_INST_decode[0]), .B1 (n_926), .C0 (n_320), .Y
       (n_936));
  OAI21BX1M g39319(.A0 (n_234), .A1 (n_260), .B0N (n_933), .Y (n_935));
  AOI32X1M g39320(.A0 (n_509), .A1 (n_33), .A2 (TDSP_CORE_INST_pc[6]),
       .B0 (n_926), .B1 (TDSP_CORE_INST_decode[7]), .Y (n_932));
  OAI21BX1M g39321(.A0 (n_291), .A1 (n_234), .B0N (n_927), .Y (n_934));
  OR2X2M g39322(.A (n_927), .B (n_320), .Y (n_933));
  OAI2BB2XLM g39323(.A0N (TDSP_CORE_INST_decode[1]), .A1N (n_926), .B0
       (n_311), .B1 (TDSP_CORE_INST_pc[1]), .Y (n_931));
  AO21XLM g39324(.A0 (n_926), .A1 (TDSP_CORE_INST_decode[4]), .B0
       (n_373), .Y (n_930));
  AO21XLM g39325(.A0 (n_926), .A1 (TDSP_CORE_INST_decode[3]), .B0
       (n_374), .Y (n_929));
  AO2B2X2M g39326(.A0 (n_509), .A1N (TDSP_CORE_INST_pc[6]), .B0
       (n_926), .B1 (TDSP_CORE_INST_decode[6]), .Y (n_928));
  NOR2BX2M g39327(.AN (n_234), .B (n_926), .Y (n_927));
  INVX2M g39328(.A (n_925), .Y (n_926));
  OAI211X2M g39329(.A0 (n_924), .A1 (n_713), .B0 (n_234), .C0 (n_145),
       .Y (n_925));
  OAI31X1M g39332(.A0 (n_919), .A1 (n_318), .A2 (n_148), .B0 (n_547),
       .Y (n_924));
  OAI21X2M g39333(.A0 (n_920), .A1 (n_650), .B0 (n_921), .Y (n_923));
  OAI221X1M g39334(.A0 (n_920), .A1 (n_652), .B0 (n_915), .B1 (n_648),
       .C0 (n_661), .Y (n_922));
  AOI221XLM g39336(.A0 (TDSP_CORE_INST_ar0[15]), .A1 (n_589), .B0
       (port_pad_data_out[15]), .B1 (n_57), .C0 (n_4), .Y (n_921));
  ADDHX1M g39338(.A (n_206), .B (n_911), .S (n_920), .CO (n_919));
  OAI21X2M g39340(.A0 (n_913), .A1 (n_650), .B0 (n_916), .Y (n_918));
  OAI21X2M g39341(.A0 (n_913), .A1 (n_652), .B0 (n_914), .Y (n_917));
  AOI222X1M g39342(.A0 (n_912), .A1 (n_651), .B0 (n_590), .B1
       (TDSP_CORE_INST_ar0[14]), .C0 (port_pad_data_out[14]), .C1
       (n_533), .Y (n_916));
  AOI222X1M g39343(.A0 (n_912), .A1 (n_649), .B0 (n_588), .B1
       (TDSP_CORE_INST_ar1[14]), .C0 (port_pad_data_out[14]), .C1
       (n_532), .Y (n_914));
  XOR2X2M g39344(.A (n_910), .B (n_206), .Y (n_915));
  ADDHX1M g39347(.A (n_207), .B (n_902), .S (n_913), .CO (n_911));
  ADDHX1M g39348(.A (n_208), .B (n_903), .S (n_912), .CO (n_910));
  OAI21X2M g39349(.A0 (n_904), .A1 (n_652), .B0 (n_907), .Y (n_909));
  OAI211X2M g39350(.A0 (n_904), .A1 (n_650), .B0 (n_906), .C0 (n_662),
       .Y (n_908));
  AOI222X1M g39351(.A0 (n_905), .A1 (n_649), .B0 (n_588), .B1
       (TDSP_CORE_INST_ar1[13]), .C0 (port_pad_data_out[13]), .C1
       (n_15), .Y (n_907));
  CLKNAND2X2M g39353(.A (n_905), .B (n_651), .Y (n_906));
  ADDHX1M g39355(.A (n_205), .B (n_894), .S (n_905), .CO (n_903));
  ADDHX1M g39356(.A (n_204), .B (n_895), .S (n_904), .CO (n_902));
  OAI21X2M g39357(.A0 (n_897), .A1 (n_650), .B0 (n_899), .Y (n_901));
  OAI21X2M g39358(.A0 (n_897), .A1 (n_652), .B0 (n_898), .Y (n_900));
  AOI222X1M g39359(.A0 (n_896), .A1 (n_651), .B0 (n_590), .B1
       (TDSP_CORE_INST_ar0[12]), .C0 (port_pad_data_out[12]), .C1
       (n_533), .Y (n_899));
  AOI222X1M g39360(.A0 (n_896), .A1 (n_649), .B0 (n_588), .B1
       (TDSP_CORE_INST_ar1[12]), .C0 (port_pad_data_out[12]), .C1
       (n_532), .Y (n_898));
  ADDHX1M g39363(.A (n_211), .B (n_887), .S (n_897), .CO (n_895));
  ADDHX1M g39364(.A (n_212), .B (n_886), .S (n_896), .CO (n_894));
  OAI21X2M g39365(.A0 (n_889), .A1 (n_650), .B0 (n_891), .Y (n_893));
  OAI21X2M g39366(.A0 (n_889), .A1 (n_652), .B0 (n_890), .Y (n_892));
  AOI222X1M g39367(.A0 (n_888), .A1 (n_651), .B0 (n_590), .B1
       (TDSP_CORE_INST_ar0[11]), .C0 (port_pad_data_out[11]), .C1
       (n_533), .Y (n_891));
  AOI222X1M g39368(.A0 (n_888), .A1 (n_649), .B0 (n_588), .B1
       (TDSP_CORE_INST_ar1[11]), .C0 (port_pad_data_out[11]), .C1
       (n_532), .Y (n_890));
  ADDHX1M g39371(.A (n_213), .B (n_878), .S (n_889), .CO (n_887));
  ADDHX1M g39372(.A (n_214), .B (n_879), .S (n_888), .CO (n_886));
  OAI21X2M g39373(.A0 (n_880), .A1 (n_652), .B0 (n_883), .Y (n_885));
  OAI211X2M g39374(.A0 (n_880), .A1 (n_650), .B0 (n_882), .C0 (n_663),
       .Y (n_884));
  AOI222X1M g39375(.A0 (n_881), .A1 (n_649), .B0 (n_7), .B1
       (TDSP_CORE_INST_ar1[10]), .C0 (port_pad_data_out[10]), .C1
       (n_532), .Y (n_883));
  CLKNAND2X2M g39377(.A (n_881), .B (n_651), .Y (n_882));
  ADDHX1M g39379(.A (n_216), .B (n_870), .S (n_881), .CO (n_879));
  ADDHX1M g39380(.A (n_215), .B (n_871), .S (n_880), .CO (n_878));
  OAI21X2M g39381(.A0 (n_873), .A1 (n_652), .B0 (n_875), .Y (n_877));
  OAI211X2M g39382(.A0 (n_873), .A1 (n_650), .B0 (n_874), .C0 (n_664),
       .Y (n_876));
  AOI222X1M g39383(.A0 (n_872), .A1 (n_649), .B0 (n_588), .B1
       (TDSP_CORE_INST_ar1[9]), .C0 (port_pad_data_out[9]), .C1
       (n_532), .Y (n_875));
  CLKNAND2X2M g39386(.A (n_872), .B (n_651), .Y (n_874));
  ADDHX1M g39388(.A (n_209), .B (n_860), .S (n_873), .CO (n_871));
  ADDHX1M g39389(.A (n_210), .B (n_859), .S (n_872), .CO (n_870));
  OAI21X2M g39390(.A0 (n_862), .A1 (n_650), .B0 (n_866), .Y (n_869));
  OAI21X2M g39391(.A0 (n_862), .A1 (n_652), .B0 (n_865), .Y (n_868));
  XOR2X2M g39392(.A (n_863), .B (d_addrs[7]), .Y (n_867));
  AOI222X1M g39410(.A0 (n_861), .A1 (n_651), .B0 (n_590), .B1
       (TDSP_CORE_INST_ar0[8]), .C0 (port_pad_data_out[8]), .C1
       (n_533), .Y (n_866));
  AOI222X1M g39411(.A0 (n_861), .A1 (n_649), .B0 (n_588), .B1
       (TDSP_CORE_INST_ar1[8]), .C0 (port_pad_data_out[8]), .C1
       (n_532), .Y (n_865));
  ADDHX1M g39427(.A (d_addrs[6]), .B (n_824), .S (n_864), .CO (n_863));
  ADDHX1M g39430(.A (n_217), .B (n_772), .S (n_862), .CO (n_860));
  ADDHX1M g39431(.A (n_218), .B (n_816), .S (n_861), .CO (n_859));
  OAI211X2M g39433(.A0 (n_792), .A1 (n_650), .B0 (n_819), .C0 (n_682),
       .Y (n_858));
  OAI211X2M g39434(.A0 (n_792), .A1 (n_652), .B0 (n_820), .C0 (n_676),
       .Y (n_857));
  NAND3X2M g39435(.A (n_823), .B (n_799), .C (n_622), .Y (n_856));
  NAND3X2M g39436(.A (n_823), .B (n_793), .C (n_623), .Y (n_855));
  NAND3X2M g39437(.A (n_823), .B (n_805), .C (n_634), .Y (n_854));
  NAND3X2M g39438(.A (n_69), .B (n_804), .C (n_635), .Y (n_853));
  NAND3X2M g39439(.A (n_69), .B (n_803), .C (n_636), .Y (n_852));
  NAND3X2M g39440(.A (n_823), .B (n_802), .C (n_639), .Y (n_851));
  NAND3X2M g39441(.A (n_69), .B (n_801), .C (n_640), .Y (n_850));
  NAND3X2M g39442(.A (n_823), .B (n_800), .C (n_641), .Y (n_849));
  NAND3X2M g39443(.A (n_823), .B (n_808), .C (n_637), .Y (n_848));
  NAND3X2M g39444(.A (n_823), .B (n_798), .C (n_643), .Y (n_847));
  NAND3X2M g39445(.A (n_69), .B (n_797), .C (n_644), .Y (n_846));
  NAND3X2M g39446(.A (n_69), .B (n_796), .C (n_631), .Y (n_845));
  NAND3X2M g39447(.A (n_69), .B (n_795), .C (n_611), .Y (n_844));
  NAND3X2M g39448(.A (n_69), .B (n_794), .C (n_624), .Y (n_843));
  NAND3X2M g39451(.A (n_821), .B (n_806), .C (n_621), .Y (n_842));
  NAND3X2M g39452(.A (n_822), .B (n_791), .C (n_619), .Y (n_841));
  NAND3X2M g39453(.A (n_821), .B (n_790), .C (n_618), .Y (n_840));
  NAND3X2M g39454(.A (n_821), .B (n_789), .C (n_617), .Y (n_839));
  NAND3X2M g39455(.A (n_822), .B (n_788), .C (n_616), .Y (n_838));
  NAND3X2M g39456(.A (n_822), .B (n_787), .C (n_615), .Y (n_837));
  NAND3X2M g39457(.A (n_822), .B (n_786), .C (n_614), .Y (n_836));
  NAND3X2M g39458(.A (n_822), .B (n_785), .C (n_613), .Y (n_835));
  NAND3X2M g39459(.A (n_822), .B (n_784), .C (n_612), .Y (n_834));
  NAND3X2M g39460(.A (n_822), .B (n_783), .C (n_625), .Y (n_833));
  NAND3X2M g39461(.A (n_821), .B (n_782), .C (n_610), .Y (n_832));
  NAND3X2M g39462(.A (n_821), .B (n_781), .C (n_609), .Y (n_831));
  NAND3X2M g39463(.A (n_822), .B (n_780), .C (n_608), .Y (n_830));
  NAND3X2M g39464(.A (n_821), .B (n_779), .C (n_607), .Y (n_829));
  NAND3X2M g39465(.A (n_821), .B (n_778), .C (n_606), .Y (n_828));
  NAND3X2M g39466(.A (n_821), .B (n_777), .C (n_605), .Y (n_827));
  NAND3X2M g39467(.A (n_823), .B (n_807), .C (n_675), .Y (n_826));
  ADDHX1M g39468(.A (d_addrs[5]), .B (n_767), .S (n_825), .CO (n_824));
  INVX6M g39476(.A (n_68), .Y (n_823));
  INVX4M g39478(.A (n_68), .Y (n_822));
  INVX4M g39479(.A (n_68), .Y (n_821));
  INVX2M g39480(.A (n_69), .Y (n_68));
  CLKNAND2X2M g39481(.A (n_817), .B (n_649), .Y (n_820));
  CLKNAND2X2M g39482(.A (n_817), .B (n_651), .Y (n_819));
  AOI2BB2X8M g39485(.A0N (n_66), .A1N (n_731), .B0 (n_573), .B1
       (n_197), .Y (n_69));
  ADDHX1M g39486(.A (TDSP_CORE_INST_ar[7]), .B (n_756), .S (n_817), .CO
       (n_816));
  OAI2B11X2M g39492(.A0 (n_754), .A1N (TDSP_CORE_INST_sel_op_a[2]), .B0
       (n_763), .C0 (n_759), .Y (n_814));
  OAI221X1M g39493(.A0 (n_757), .A1 (n_510), .B0 (n_748), .B1 (n_290),
       .C0 (n_775), .Y (n_813));
  OAI211X2M g39494(.A0 (n_757), .A1 (n_322), .B0 (n_762), .C0 (n_764),
       .Y (n_812));
  OAI211X2M g39495(.A0 (n_652), .A1 (n_750), .B0 (n_766), .C0 (n_677),
       .Y (n_811));
  OAI211X2M g39496(.A0 (n_650), .A1 (n_750), .B0 (n_765), .C0 (n_667),
       .Y (n_810));
  NAND2X2M g39497(.A (n_67), .B (TDSP_CORE_INST_ALU_32_INST_n_600), .Y
       (n_808));
  NAND2X2M g39498(.A (n_67), .B (TDSP_CORE_INST_ALU_32_INST_n_591), .Y
       (n_807));
  NAND2X2M g39499(.A (n_771), .B (TDSP_CORE_INST_ALU_32_INST_n_592), .Y
       (n_806));
  NAND2X2M g39500(.A (n_67), .B (TDSP_CORE_INST_ALU_32_INST_n_606), .Y
       (n_805));
  NAND2X2M g39501(.A (n_67), .B (TDSP_CORE_INST_ALU_32_INST_n_605), .Y
       (n_804));
  NAND2X2M g39502(.A (n_67), .B (TDSP_CORE_INST_ALU_32_INST_n_604), .Y
       (n_803));
  NAND2X2M g39503(.A (n_67), .B (TDSP_CORE_INST_ALU_32_INST_n_603), .Y
       (n_802));
  NAND2X2M g39504(.A (n_67), .B (TDSP_CORE_INST_ALU_32_INST_n_602), .Y
       (n_801));
  NAND2X2M g39505(.A (n_67), .B (TDSP_CORE_INST_ALU_32_INST_n_601), .Y
       (n_800));
  NAND2X2M g39506(.A (n_67), .B (TDSP_CORE_INST_ALU_32_INST_n_593), .Y
       (n_799));
  NAND2X2M g39507(.A (n_67), .B (TDSP_CORE_INST_ALU_32_INST_n_599), .Y
       (n_798));
  NAND2X2M g39508(.A (n_67), .B (TDSP_CORE_INST_ALU_32_INST_n_598), .Y
       (n_797));
  NAND2X2M g39509(.A (n_770), .B (TDSP_CORE_INST_ALU_32_INST_n_597), .Y
       (n_796));
  NAND2X2M g39510(.A (n_770), .B (TDSP_CORE_INST_ALU_32_INST_n_596), .Y
       (n_795));
  NAND2X2M g39511(.A (n_67), .B (TDSP_CORE_INST_ALU_32_INST_n_595), .Y
       (n_794));
  NAND2X2M g39512(.A (n_67), .B (TDSP_CORE_INST_ALU_32_INST_n_594), .Y
       (n_793));
  AOI21X2M g39513(.A0 (n_755), .A1 (n_386), .B0 (n_144), .Y (n_809));
  NAND2X2M g39516(.A (n_771), .B (TDSP_CORE_INST_ALU_32_INST_n_590), .Y
       (n_791));
  NAND2X2M g39517(.A (n_9), .B (TDSP_CORE_INST_ALU_32_INST_n_589), .Y
       (n_790));
  NAND2X2M g39518(.A (n_771), .B (TDSP_CORE_INST_ALU_32_INST_n_588), .Y
       (n_789));
  NAND2X2M g39519(.A (n_771), .B (TDSP_CORE_INST_ALU_32_INST_n_587), .Y
       (n_788));
  NAND2X2M g39520(.A (n_771), .B (TDSP_CORE_INST_ALU_32_INST_n_586), .Y
       (n_787));
  NAND2X2M g39521(.A (n_9), .B (TDSP_CORE_INST_ALU_32_INST_n_585), .Y
       (n_786));
  NAND2X2M g39522(.A (n_771), .B (TDSP_CORE_INST_ALU_32_INST_n_584), .Y
       (n_785));
  NAND2X2M g39523(.A (n_771), .B (TDSP_CORE_INST_ALU_32_INST_n_583), .Y
       (n_784));
  NAND2X2M g39524(.A (n_771), .B (TDSP_CORE_INST_ALU_32_INST_n_582), .Y
       (n_783));
  NAND2X2M g39525(.A (n_771), .B (TDSP_CORE_INST_ALU_32_INST_n_581), .Y
       (n_782));
  NAND2X2M g39526(.A (n_771), .B (TDSP_CORE_INST_ALU_32_INST_n_580), .Y
       (n_781));
  NAND2X2M g39527(.A (n_771), .B (TDSP_CORE_INST_ALU_32_INST_n_579), .Y
       (n_780));
  NAND2X2M g39528(.A (n_771), .B (TDSP_CORE_INST_ALU_32_INST_n_578), .Y
       (n_779));
  NAND2X2M g39529(.A (n_771), .B (TDSP_CORE_INST_ALU_32_INST_n_577), .Y
       (n_778));
  NAND2X2M g39530(.A (n_771), .B (TDSP_CORE_INST_ALU_32_INST_n_576), .Y
       (n_777));
  OAI222X1M g39531(.A0 (n_757), .A1 (n_412), .B0 (n_748), .B1 (n_655),
       .C0 (n_749), .C1 (n_27), .Y (n_776));
  MXI2X1M g39532(.S0 (n_754), .B (n_517), .A
       (TDSP_CORE_INST_sel_op_b[2]), .Y (n_775));
  OAI222X1M g39533(.A0 (n_757), .A1 (n_257), .B0 (n_748), .B1 (n_665),
       .C0 (n_749), .C1 (n_41), .Y (n_774));
  OAI2B11X2M g39534(.A0 (n_754), .A1N (TDSP_CORE_INST_sel_op_a[1]), .B0
       (n_759), .C0 (n_627), .Y (n_773));
  AOI21X2M g39535(.A0 (n_743), .A1 (TDSP_CORE_INST_ar[7]), .B0 (n_772),
       .Y (n_792));
  BUFX10M g39536(.A (n_67), .Y (n_771));
  INVX2M g39541(.A (n_769), .Y (n_770));
  INVX4M g39542(.A (n_67), .Y (n_769));
  ADDHX1M g39543(.A (d_addrs[4]), .B (n_746), .S (n_768), .CO (n_767));
  CLKNAND2X2M g39544(.A (n_649), .B (n_760), .Y (n_766));
  NOR2X2M g39547(.A (n_743), .B (TDSP_CORE_INST_ar[7]), .Y (n_772));
  AND2X8M g39548(.A (n_66), .B (n_161), .Y (n_67));
  CLKNAND2X2M g39549(.A (n_651), .B (n_760), .Y (n_765));
  NAND2BX2M g39550(.AN (n_754), .B (TDSP_CORE_INST_sel_op_b[0]), .Y
       (n_764));
  NAND2X2M g39551(.A (n_754), .B (n_264), .Y (n_763));
  OAI31X1M g39552(.A0 (n_275), .A1 (n_203), .A2 (n_264), .B0 (n_754),
       .Y (n_762));
  NOR4X1M g39553(.A (n_752), .B (n_431), .C (n_313), .D (n_345), .Y
       (n_761));
  CLKINVX2M g39554(.A (n_66), .Y (n_758));
  ADDHX1M g39556(.A (TDSP_CORE_INST_ar[6]), .B (n_737), .S (n_760), .CO
       (n_756));
  NAND2X2M g39557(.A (n_5), .B (n_704), .Y (n_755));
  CLKNAND2X2M g39558(.A (n_749), .B (n_593), .Y (n_759));
  NAND2X6M g39559(.A (n_5), .B (TDSP_CORE_INST_ovm), .Y (n_66));
  NAND2X2M g39560(.A (n_749), .B (n_235), .Y (n_757));
  OAI211X2M g39561(.A0 (n_652), .A1 (n_732), .B0 (n_744), .C0 (n_678),
       .Y (n_753));
  AOI2B1X1M g39562(.A0 (n_290), .A1N (n_249), .B0 (n_748), .Y (n_752));
  OAI211X2M g39563(.A0 (n_650), .A1 (n_732), .B0 (n_745), .C0 (n_668),
       .Y (n_751));
  NAND2X2M g39564(.A (n_748), .B (n_627), .Y (n_754));
  INVX2M g39568(.A (n_749), .Y (n_748));
  AOI21BX2M g39570(.A0 (TDSP_CORE_INST_ar[6]), .A1 (n_720), .B0N
       (n_743), .Y (n_750));
  AND2X2M g39571(.A (n_739), .B (n_261), .Y (n_749));
  ADDHX1M g39572(.A (d_addrs[3]), .B (n_723), .S (n_747), .CO (n_746));
  CLKNAND2X2M g39573(.A (n_651), .B (n_738), .Y (n_745));
  CLKNAND2X2M g39574(.A (n_649), .B (n_738), .Y (n_744));
  INVX2M g39580(.A (n_64), .Y (n_742));
  INVX2M g39585(.A (n_64), .Y (n_65));
  OAI31X1M g39586(.A0 (n_727), .A1 (n_110), .A2 (TDSP_CORE_INST_phi_1),
       .B0 (n_415), .Y (n_741));
  AOI21X2M g39587(.A0 (n_731), .A1 (n_75), .B0 (n_483), .Y (n_740));
  OAI2BB2X1M g39588(.A0N (TDSP_CORE_INST_phi_3), .A1N (n_728), .B0
       (n_534), .B1 (n_111), .Y (n_739));
  OR2X2M g39589(.A (n_720), .B (TDSP_CORE_INST_ar[6]), .Y (n_743));
  AOI21X2M g39590(.A0 (n_726), .A1 (n_312), .B0 (n_595), .Y (n_64));
  ADDHX1M g39591(.A (TDSP_CORE_INST_ar[5]), .B (n_705), .S (n_738), .CO
       (n_737));
  NAND2X2M g39592(.A (n_730), .B (n_324), .Y (n_736));
  OAI211X2M g39595(.A0 (n_652), .A1 (n_680), .B0 (n_717), .C0 (n_679),
       .Y (n_735));
  OAI211X2M g39596(.A0 (n_650), .A1 (n_680), .B0 (n_718), .C0 (n_669),
       .Y (n_734));
  OAI2B11X2M g39597(.A0 (n_721), .A1N
       (TDSP_CORE_INST_EXECUTE_INST_two_cycle), .B0 (n_666), .C0
       (n_570), .Y (n_733));
  INVX2M g39606(.A (n_731), .Y (n_730));
  OAI21X2M g39607(.A0 (n_507), .A1 (n_292), .B0 (n_710), .Y (n_729));
  CLKNAND2X2M g39608(.A (n_722), .B (n_561), .Y (n_728));
  AOI211X2M g39609(.A0 (n_545), .A1 (n_241), .B0 (n_702), .C0 (n_604),
       .Y (n_727));
  NAND2X2M g39610(.A (n_722), .B (n_508), .Y (n_726));
  AO21XLM g39611(.A0 (n_703), .A1
       (TDSP_CORE_INST_EXECUTE_INST_three_cycle), .B0 (n_721), .Y
       (n_725));
  AOI21BX2M g39612(.A0 (TDSP_CORE_INST_ar[5]), .A1 (n_653), .B0N
       (n_720), .Y (n_732));
  AOI21X4M g39614(.A0 (TDSP_CORE_INST_ALU_32_INST_n_575), .A1 (n_161),
       .B0 (n_714), .Y (n_731));
  ADDHX1M g39615(.A (d_addrs[2]), .B (n_646), .S (n_724), .CO (n_723));
  OAI211X2M g39632(.A0 (n_650), .A1 (n_563), .B0 (n_692), .C0 (n_671),
       .Y (n_719));
  CLKNAND2X2M g39633(.A (n_651), .B (n_706), .Y (n_718));
  CLKNAND2X2M g39634(.A (n_649), .B (n_706), .Y (n_717));
  OAI211X2M g39635(.A0 (n_650), .A1 (n_250), .B0 (n_691), .C0 (n_673),
       .Y (n_716));
  OAI222X1M g39636(.A0 (n_430), .A1 (n_505), .B0 (n_695), .B1 (n_307),
       .C0 (n_367), .C1 (n_122), .Y (n_715));
  OAI31X1M g39637(.A0 (n_688), .A1 (n_75), .A2 (n_409), .B0 (n_581), .Y
       (n_714));
  OAI221X1M g39638(.A0 (n_620), .A1 (n_321), .B0 (n_599), .B1 (n_295),
       .C0 (n_645), .Y (n_713));
  OAI211X2M g39639(.A0 (n_652), .A1 (n_563), .B0 (n_696), .C0 (n_700),
       .Y (n_712));
  OAI2BB1X2M g39640(.A0N (n_308), .A1N (n_685), .B0 (n_603), .Y
       (n_711));
  AOI31X2M g39641(.A0 (n_683), .A1 (n_30), .A2
       (TDSP_CORE_INST_skip_one), .B0 (n_684), .Y (n_710));
  OAI211X2M g39642(.A0 (n_652), .A1 (n_294), .B0 (n_697), .C0 (n_699),
       .Y (n_709));
  OAI211X2M g39643(.A0 (n_650), .A1 (n_294), .B0 (n_693), .C0 (n_672),
       .Y (n_708));
  OAI211X2M g39644(.A0 (n_652), .A1 (n_250), .B0 (n_690), .C0 (n_698),
       .Y (n_707));
  NOR4BX1M g39645(.AN (n_594), .B (n_593), .C (n_630), .D (n_387), .Y
       (n_722));
  AOI31X2M g39646(.A0 (n_642), .A1 (n_576), .A2 (n_534), .B0 (n_268),
       .Y (n_721));
  OR2X2M g39647(.A (n_653), .B (TDSP_CORE_INST_ar[5]), .Y (n_720));
  ADDHX1M g39648(.A (TDSP_CORE_INST_ar[4]), .B (n_597), .S (n_706), .CO
       (n_705));
  AO22XLM g39671(.A0 (n_632), .A1 (TDSP_CORE_INST_phi_6), .B0 (n_429),
       .B1 (TDSP_CORE_INST_phi_3), .Y (n_704));
  OAI21X2M g39672(.A0 (n_638), .A1 (n_574), .B0 (n_240), .Y (n_703));
  NAND3X2M g39673(.A (n_656), .B (n_544), .C (n_575), .Y (n_702));
  AND4X2M g39674(.A (n_633), .B (n_439), .C (n_426), .D (n_514), .Y
       (n_701));
  AOI222X1M g39693(.A0 (n_588), .A1 (TDSP_CORE_INST_ar1[3]), .B0
       (n_532), .B1 (port_pad_data_out[3]), .C0 (TDSP_CORE_INST_ir[3]),
       .C1 (n_506), .Y (n_700));
  AOI222X1M g39694(.A0 (n_588), .A1 (TDSP_CORE_INST_ar1[2]), .B0
       (n_532), .B1 (port_pad_data_out[2]), .C0 (TDSP_CORE_INST_ir[2]),
       .C1 (n_506), .Y (n_699));
  AOI222X1M g39695(.A0 (n_588), .A1 (TDSP_CORE_INST_ar1[1]), .B0
       (n_532), .B1 (port_pad_data_out[1]), .C0 (TDSP_CORE_INST_ir[1]),
       .C1 (n_506), .Y (n_698));
  CLKNAND2X2M g39696(.A (n_649), .B (n_440), .Y (n_697));
  CLKNAND2X2M g39697(.A (n_649), .B (n_598), .Y (n_696));
  AND2X2M g39698(.A (n_654), .B (n_363), .Y (n_695));
  CLKNAND2X2M g39699(.A (n_628), .B (n_570), .Y (n_694));
  CLKNAND2X2M g39700(.A (n_651), .B (n_440), .Y (n_693));
  CLKNAND2X2M g39701(.A (n_651), .B (n_598), .Y (n_692));
  CLKNAND2X2M g39702(.A (n_651), .B (n_250), .Y (n_691));
  CLKNAND2X2M g39703(.A (n_649), .B (n_250), .Y (n_690));
  CLKNAND2X2M g39704(.A (n_570), .B (n_600), .Y (n_689));
  AOI31X2M g39705(.A0 (TDSP_CORE_INST_ALU_32_INST_n_735), .A1 (n_572),
       .A2 (n_27), .B0 (n_40), .Y (n_688));
  NAND3X2M g39706(.A (n_596), .B (n_556), .C (n_592), .Y (n_687));
  OAI211X2M g39707(.A0 (n_541), .A1 (n_87), .B0 (n_596), .C0 (n_592),
       .Y (n_686));
  OAI31X1M g39708(.A0 (n_108), .A1 (n_116), .A2
       (\TDSP_CORE_INST_DECODE_INST_decode[14]_551 ), .B0 (n_654), .Y
       (n_685));
  OAI21X2M g39709(.A0 (n_513), .A1 (n_591), .B0 (n_562), .Y (n_684));
  NAND3BX2M g39710(.AN (n_656), .B (n_145), .C (TDSP_CORE_INST_phi_4),
       .Y (n_683));
  AOI222X1M g39711(.A0 (n_590), .A1 (TDSP_CORE_INST_ar0[7]), .B0
       (n_382), .B1 (TDSP_CORE_INST_ir[7]), .C0 (port_pad_data_out[7]),
       .C1 (n_533), .Y (n_682));
  OAI2BB1X2M g39712(.A0N (TDSP_CORE_INST_ar1[0]), .A1N (n_7), .B0
       (n_602), .Y (n_681));
  AOI222X1M g39716(.A0 (n_588), .A1 (TDSP_CORE_INST_ar1[4]), .B0
       (n_532), .B1 (port_pad_data_out[4]), .C0 (TDSP_CORE_INST_ir[4]),
       .C1 (n_506), .Y (n_679));
  AOI222X1M g39717(.A0 (n_588), .A1 (TDSP_CORE_INST_ar1[5]), .B0
       (n_532), .B1 (port_pad_data_out[5]), .C0 (TDSP_CORE_INST_ir[5]),
       .C1 (n_506), .Y (n_678));
  AOI222X1M g39718(.A0 (n_588), .A1 (TDSP_CORE_INST_ar1[6]), .B0
       (n_532), .B1 (port_pad_data_out[6]), .C0 (TDSP_CORE_INST_ir[6]),
       .C1 (n_506), .Y (n_677));
  AOI222X1M g39719(.A0 (n_588), .A1 (TDSP_CORE_INST_ar1[7]), .B0
       (n_532), .B1 (port_pad_data_out[7]), .C0 (TDSP_CORE_INST_ir[7]),
       .C1 (n_506), .Y (n_676));
  AOI221XLM g39720(.A0 (n_198), .A1 (TDSP_CORE_INST_ALU_32_INST_n_751),
       .B0 (n_48), .B1 (n_45), .C0 (n_585), .Y (n_675));
  OAI2BB1X2M g39721(.A0N (TDSP_CORE_INST_ar0[0]), .A1N (n_590), .B0
       (n_601), .Y (n_674));
  AOI222X1M g39722(.A0 (n_590), .A1 (TDSP_CORE_INST_ar0[1]), .B0
       (n_382), .B1 (TDSP_CORE_INST_ir[1]), .C0 (port_pad_data_out[1]),
       .C1 (n_533), .Y (n_673));
  AOI222X1M g39723(.A0 (n_590), .A1 (TDSP_CORE_INST_ar0[2]), .B0
       (n_382), .B1 (TDSP_CORE_INST_ir[2]), .C0 (port_pad_data_out[2]),
       .C1 (n_533), .Y (n_672));
  AOI222X1M g39724(.A0 (n_590), .A1 (TDSP_CORE_INST_ar0[3]), .B0
       (n_382), .B1 (TDSP_CORE_INST_ir[3]), .C0 (port_pad_data_out[3]),
       .C1 (n_533), .Y (n_671));
  MX3X1M g39725(.S1 (n_60), .S0 (n_46), .C (TDSP_CORE_INST_p[25]), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_result[25]), .A
       (TDSP_CORE_INST_MPY_32_INST_n_239), .Y (n_670));
  AOI222X1M g39726(.A0 (n_590), .A1 (TDSP_CORE_INST_ar0[4]), .B0
       (n_382), .B1 (TDSP_CORE_INST_ir[4]), .C0 (port_pad_data_out[4]),
       .C1 (n_533), .Y (n_669));
  AOI222X1M g39727(.A0 (n_590), .A1 (TDSP_CORE_INST_ar0[5]), .B0
       (n_382), .B1 (TDSP_CORE_INST_ir[5]), .C0 (port_pad_data_out[5]),
       .C1 (n_533), .Y (n_668));
  AOI222X1M g39728(.A0 (n_590), .A1 (TDSP_CORE_INST_ar0[6]), .B0
       (n_382), .B1 (TDSP_CORE_INST_ir[6]), .C0 (port_pad_data_out[6]),
       .C1 (n_57), .Y (n_667));
  AO21XLM g39729(.A0 (n_591), .A1 (n_383), .B0 (n_306), .Y (n_666));
  AOI21BX2M g39730(.A0 (n_31), .A1 (n_387), .B0N (n_655), .Y (n_665));
  AOI22X1M g39731(.A0 (n_590), .A1 (TDSP_CORE_INST_ar0[9]), .B0
       (n_533), .B1 (port_pad_data_out[9]), .Y (n_664));
  AOI22X1M g39732(.A0 (n_590), .A1 (TDSP_CORE_INST_ar0[10]), .B0
       (n_533), .B1 (port_pad_data_out[10]), .Y (n_663));
  AOI22X1M g39733(.A0 (n_590), .A1 (TDSP_CORE_INST_ar0[13]), .B0
       (n_533), .B1 (port_pad_data_out[13]), .Y (n_662));
  AOI22X1M g39734(.A0 (n_588), .A1 (TDSP_CORE_INST_ar1[15]), .B0
       (n_532), .B1 (port_pad_data_out[15]), .Y (n_661));
  OAI2BB2X1M g39735(.A0N
       (TDSP_CORE_INST_EXECUTE_INST_branch_stall_2503), .A1N (n_30),
       .B0 (n_582), .B1 (n_144), .Y (n_660));
  OAI2BB2X1M g39736(.A0N (TDSP_CORE_INST_pc_acc), .A1N (n_592), .B0
       (n_571), .B1 (n_292), .Y (n_659));
  MX3X1M g39737(.S1 (n_60), .S0 (n_46), .C (TDSP_CORE_INST_p[23]), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_result[23]), .A
       (TDSP_CORE_INST_MPY_32_INST_n_241), .Y (n_658));
  MX3X1M g39738(.S1 (n_586), .S0 (n_25), .C (TDSP_CORE_INST_p[24]), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_result[24]), .A
       (TDSP_CORE_INST_MPY_32_INST_n_240), .Y (n_657));
  AOI21BX2M g39739(.A0 (TDSP_CORE_INST_ar[4]), .A1 (n_535), .B0N
       (n_653), .Y (n_680));
  CLKINVX2M g39741(.A (n_649), .Y (n_648));
  ADDHX1M g39742(.A (d_addrs[1]), .B (n_529), .S (n_647), .CO (n_646));
  AOI31X2M g39743(.A0 (n_427), .A1 (n_577), .A2 (n_166), .B0 (n_546),
       .Y (n_645));
  AOI222X1M g39744(.A0 (TDSP_CORE_INST_ALU_32_INST_n_758), .A1 (n_198),
       .B0 (n_527), .B1 (TDSP_CORE_INST_opa[8]), .C0
       (TDSP_CORE_INST_opb[8]), .C1 (n_451), .Y (n_644));
  AOI222X1M g39745(.A0 (TDSP_CORE_INST_ALU_32_INST_n_759), .A1 (n_198),
       .B0 (n_526), .B1 (TDSP_CORE_INST_opa[7]), .C0
       (TDSP_CORE_INST_opb[7]), .C1 (n_467), .Y (n_643));
  NAND2BX2M g39746(.AN (n_591), .B (TDSP_CORE_INST_phi_6), .Y (n_642));
  AOI222X1M g39747(.A0 (n_525), .A1 (TDSP_CORE_INST_opa[5]), .B0
       (n_468), .B1 (TDSP_CORE_INST_opb[5]), .C0 (n_198), .C1
       (TDSP_CORE_INST_ALU_32_INST_n_761), .Y (n_641));
  AOI222X1M g39748(.A0 (n_524), .A1 (TDSP_CORE_INST_opa[4]), .B0
       (n_469), .B1 (TDSP_CORE_INST_opb[4]), .C0 (n_198), .C1
       (TDSP_CORE_INST_ALU_32_INST_n_762), .Y (n_640));
  AOI222X1M g39749(.A0 (n_523), .A1 (TDSP_CORE_INST_opa[3]), .B0
       (n_470), .B1 (TDSP_CORE_INST_opb[3]), .C0 (n_198), .C1
       (TDSP_CORE_INST_ALU_32_INST_n_763), .Y (n_639));
  NAND2X2M g39750(.A (n_591), .B (n_508), .Y (n_638));
  AOI222X1M g39751(.A0 (TDSP_CORE_INST_ALU_32_INST_n_760), .A1 (n_198),
       .B0 (n_496), .B1 (TDSP_CORE_INST_opa[6]), .C0
       (TDSP_CORE_INST_opb[6]), .C1 (n_466), .Y (n_637));
  AOI222X1M g39752(.A0 (n_522), .A1 (TDSP_CORE_INST_opa[2]), .B0
       (n_471), .B1 (TDSP_CORE_INST_opb[2]), .C0
       (TDSP_CORE_INST_ALU_32_INST_n_764), .C1 (n_198), .Y (n_636));
  AOI222X1M g39753(.A0 (n_521), .A1 (TDSP_CORE_INST_opa[1]), .B0
       (n_472), .B1 (TDSP_CORE_INST_opb[1]), .C0
       (TDSP_CORE_INST_ALU_32_INST_n_765), .C1 (n_198), .Y (n_635));
  AOI22X1M g39754(.A0 (n_555), .A1 (TDSP_CORE_INST_opa[0]), .B0
       (n_349), .B1 (TDSP_CORE_INST_opb[0]), .Y (n_634));
  NOR4X1M g39755(.A (n_429), .B (n_434), .C (n_512), .D (n_249), .Y
       (n_633));
  NAND3X2M g39756(.A (n_594), .B (n_561), .C (n_508), .Y (n_632));
  AOI222X1M g39757(.A0 (TDSP_CORE_INST_ALU_32_INST_n_757), .A1 (n_198),
       .B0 (n_500), .B1 (TDSP_CORE_INST_opa[9]), .C0
       (TDSP_CORE_INST_opb[9]), .C1 (n_465), .Y (n_631));
  OAI211X2M g39758(.A0 (n_244), .A1 (TDSP_CORE_INST_ir[12]), .B0
       (n_428), .C0 (n_575), .Y (n_630));
  OAI31X1M g39759(.A0 (n_430), .A1 (n_220), .A2 (n_259), .B0 (n_579),
       .Y (n_629));
  OAI21X2M g39760(.A0 (n_576), .A1 (n_268), .B0
       (TDSP_CORE_INST_dmov_inc), .Y (n_628));
  NAND2BX2M g39761(.AN (n_591), .B
       (TDSP_CORE_INST_EXECUTE_INST_three_cycle), .Y (n_656));
  NOR2BX2M g39762(.AN (n_244), .B (n_593), .Y (n_655));
  AOI211X2M g39765(.A0 (n_485), .A1
       (\TDSP_CORE_INST_DECODE_INST_decode[13]_550 ), .B0 (n_551), .C0
       (n_416), .Y (n_654));
  OR2X2M g39767(.A (n_535), .B (TDSP_CORE_INST_ar[4]), .Y (n_653));
  OR2X2M g39768(.A (n_61), .B (n_270), .Y (n_652));
  AND2X2M g39769(.A (n_62), .B (n_272), .Y (n_651));
  OR2X2M g39770(.A (n_589), .B (n_270), .Y (n_650));
  AND2X2M g39771(.A (n_587), .B (n_272), .Y (n_649));
  AOI222X1M g39772(.A0 (TDSP_CORE_INST_ALU_32_INST_n_742), .A1 (n_14),
       .B0 (n_493), .B1 (TDSP_CORE_INST_opa[24]), .C0
       (TDSP_CORE_INST_opb[24]), .C1 (n_452), .Y (n_625));
  AOI222X1M g39773(.A0 (TDSP_CORE_INST_ALU_32_INST_n_755), .A1 (n_198),
       .B0 (n_486), .B1 (TDSP_CORE_INST_opa[11]), .C0
       (TDSP_CORE_INST_opb[11]), .C1 (n_463), .Y (n_624));
  AOI222X1M g39774(.A0 (TDSP_CORE_INST_ALU_32_INST_n_754), .A1 (n_198),
       .B0 (n_504), .B1 (TDSP_CORE_INST_opa[12]), .C0
       (TDSP_CORE_INST_opb[12]), .C1 (n_462), .Y (n_623));
  AOI222X1M g39775(.A0 (TDSP_CORE_INST_ALU_32_INST_n_753), .A1 (n_51),
       .B0 (n_519), .B1 (TDSP_CORE_INST_opa[13]), .C0
       (TDSP_CORE_INST_opb[13]), .C1 (n_461), .Y (n_622));
  AOI222X1M g39776(.A0 (TDSP_CORE_INST_ALU_32_INST_n_752), .A1 (n_51),
       .B0 (n_520), .B1 (TDSP_CORE_INST_opa[14]), .C0
       (TDSP_CORE_INST_opb[14]), .C1 (n_473), .Y (n_621));
  MXI2X1M g39777(.S0 (n_564), .B (n_246), .A (n_252), .Y (n_620));
  AOI222X1M g39778(.A0 (TDSP_CORE_INST_ALU_32_INST_n_750), .A1 (n_197),
       .B0 (n_503), .B1 (TDSP_CORE_INST_opa[16]), .C0
       (TDSP_CORE_INST_opb[16]), .C1 (n_460), .Y (n_619));
  AOI222X1M g39779(.A0 (TDSP_CORE_INST_ALU_32_INST_n_749), .A1 (n_197),
       .B0 (n_502), .B1 (TDSP_CORE_INST_opa[17]), .C0
       (TDSP_CORE_INST_opb[17]), .C1 (n_459), .Y (n_618));
  AOI222X1M g39780(.A0 (TDSP_CORE_INST_ALU_32_INST_n_748), .A1 (n_197),
       .B0 (n_501), .B1 (TDSP_CORE_INST_opa[18]), .C0
       (TDSP_CORE_INST_opb[18]), .C1 (n_458), .Y (n_617));
  AOI222X1M g39781(.A0 (TDSP_CORE_INST_ALU_32_INST_n_747), .A1 (n_197),
       .B0 (n_499), .B1 (TDSP_CORE_INST_opa[19]), .C0
       (TDSP_CORE_INST_opb[19]), .C1 (n_457), .Y (n_616));
  AOI222X1M g39782(.A0 (TDSP_CORE_INST_ALU_32_INST_n_746), .A1 (n_197),
       .B0 (n_498), .B1 (TDSP_CORE_INST_opa[20]), .C0
       (TDSP_CORE_INST_opb[20]), .C1 (n_456), .Y (n_615));
  AOI222X1M g39783(.A0 (TDSP_CORE_INST_ALU_32_INST_n_745), .A1 (n_14),
       .B0 (n_497), .B1 (TDSP_CORE_INST_opa[21]), .C0
       (TDSP_CORE_INST_opb[21]), .C1 (n_455), .Y (n_614));
  AOI222X1M g39784(.A0 (TDSP_CORE_INST_ALU_32_INST_n_744), .A1 (n_14),
       .B0 (n_495), .B1 (TDSP_CORE_INST_opa[22]), .C0
       (TDSP_CORE_INST_opb[22]), .C1 (n_454), .Y (n_613));
  AOI222X1M g39785(.A0 (TDSP_CORE_INST_ALU_32_INST_n_743), .A1 (n_14),
       .B0 (n_494), .B1 (TDSP_CORE_INST_opa[23]), .C0
       (TDSP_CORE_INST_opb[23]), .C1 (n_453), .Y (n_612));
  AOI222X1M g39786(.A0 (TDSP_CORE_INST_ALU_32_INST_n_756), .A1 (n_198),
       .B0 (n_528), .B1 (TDSP_CORE_INST_opa[10]), .C0
       (TDSP_CORE_INST_opb[10]), .C1 (n_464), .Y (n_611));
  AOI222X1M g39787(.A0 (TDSP_CORE_INST_ALU_32_INST_n_741), .A1 (n_197),
       .B0 (n_492), .B1 (TDSP_CORE_INST_opa[25]), .C0
       (TDSP_CORE_INST_opb[25]), .C1 (n_450), .Y (n_610));
  AOI222X1M g39788(.A0 (TDSP_CORE_INST_ALU_32_INST_n_740), .A1 (n_197),
       .B0 (n_491), .B1 (TDSP_CORE_INST_opa[26]), .C0
       (TDSP_CORE_INST_opb[26]), .C1 (n_449), .Y (n_609));
  AOI222X1M g39789(.A0 (TDSP_CORE_INST_ALU_32_INST_n_739), .A1 (n_197),
       .B0 (n_490), .B1 (TDSP_CORE_INST_opa[27]), .C0
       (TDSP_CORE_INST_opb[27]), .C1 (n_448), .Y (n_608));
  AOI222X1M g39790(.A0 (TDSP_CORE_INST_ALU_32_INST_n_738), .A1 (n_197),
       .B0 (n_489), .B1 (TDSP_CORE_INST_opa[28]), .C0
       (TDSP_CORE_INST_opb[28]), .C1 (n_447), .Y (n_607));
  AOI222X1M g39791(.A0 (TDSP_CORE_INST_ALU_32_INST_n_737), .A1 (n_197),
       .B0 (n_488), .B1 (TDSP_CORE_INST_opa[29]), .C0
       (TDSP_CORE_INST_opb[29]), .C1 (n_446), .Y (n_606));
  AOI222X1M g39792(.A0 (TDSP_CORE_INST_ALU_32_INST_n_736), .A1 (n_197),
       .B0 (n_487), .B1 (TDSP_CORE_INST_opa[30]), .C0
       (TDSP_CORE_INST_opb[30]), .C1 (n_445), .Y (n_605));
  OAI32X1M g39793(.A0 (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_2134), .A1
       (TDSP_CORE_INST_ir[13]), .A2 (n_76), .B0 (n_574), .B1 (n_238),
       .Y (n_604));
  AOI2BB2XLM g39794(.A0N (n_430), .A1N (n_565), .B0 (n_28), .B1
       (TDSP_CORE_INST_dec_go_data), .Y (n_603));
  AOI221XLM g39795(.A0 (port_pad_data_out[0]), .A1 (n_15), .B0
       (TDSP_CORE_INST_ir[0]), .B1 (n_506), .C0 (n_568), .Y (n_602));
  AOI221XLM g39796(.A0 (port_pad_data_out[0]), .A1 (n_533), .B0
       (TDSP_CORE_INST_ir[0]), .B1 (n_382), .C0 (n_566), .Y (n_601));
  AOI2BB2XLM g39797(.A0N (n_306), .A1N (n_550), .B0 (n_28), .B1
       (TDSP_CORE_INST_enc_go_data), .Y (n_600));
  OA22X2M g39798(.A0 (n_577), .A1 (n_251), .B0 (n_245), .B1
       (TDSP_CORE_INST_acc[31]), .Y (n_599));
  AOI31X2M g39799(.A0 (n_539), .A1 (n_261), .A2 (TDSP_CORE_INST_phi_3),
       .B0 (n_584), .Y (n_627));
  AO21X2M g39800(.A0 (n_312), .A1 (n_515), .B0 (n_595), .Y (n_626));
  ADDHX1M g39801(.A (TDSP_CORE_INST_ar[3]), .B (n_418), .S (n_598), .CO
       (n_597));
  INVX2M g39829(.A (n_62), .Y (n_590));
  INVX2M g39830(.A (n_62), .Y (n_589));
  BUFX2M g39833(.A (n_61), .Y (n_588));
  INVX2M g39835(.A (n_61), .Y (n_587));
  AO22XLM g39840(.A0 (n_481), .A1 (TDSP_CORE_INST_opa[15]), .B0
       (TDSP_CORE_INST_opb[15]), .B1 (n_43), .Y (n_585));
  NOR2X2M g39841(.A (n_562), .B (reset), .Y (n_584));
  OAI31X1M g39842(.A0 (n_438), .A1 (n_130), .A2 (TDSP_CORE_INST_ir[5]),
       .B0 (n_558), .Y (n_583));
  AOI31X2M g39843(.A0 (n_202), .A1 (n_246), .A2
       (TDSP_CORE_INST_EXECUTE_INST_n_8979), .B0 (n_542), .Y (n_582));
  AOI22X1M g39844(.A0 (n_443), .A1 (TDSP_CORE_INST_opb[31]), .B0
       (TDSP_CORE_INST_opa[31]), .B1 (n_265), .Y (n_581));
  OAI2BB1X2M g39845(.A0N (n_476), .A1N (n_248), .B0 (n_414), .Y
       (n_580));
  AOI21X2M g39846(.A0 (n_28), .A1
       (TDSP_CORE_INST_DECODE_INST_two_cycle), .B0 (n_554), .Y (n_579));
  OAI21X2M g39847(.A0 (n_433), .A1 (n_359), .B0 (n_559), .Y (n_578));
  AOI21BX2M g39848(.A0 (n_255), .A1 (n_323), .B0N (n_570), .Y (n_596));
  NOR3BX2M g39849(.AN (n_261), .B (n_561), .C (n_79), .Y (n_595));
  AND2X2M g39850(.A (n_553), .B (n_439), .Y (n_594));
  OAI211X2M g39853(.A0 (n_290), .A1 (n_128), .B0 (n_557), .C0 (n_432),
       .Y (n_593));
  NAND2BX2M g39861(.AN (n_571), .B (n_323), .Y (n_592));
  NOR2BX2M g39863(.AN (n_571), .B (n_255), .Y (n_591));
  OR3X2M g39864(.A (n_57), .B (n_382), .C (n_537), .Y (n_62));
  NOR3X2M g39865(.A (n_531), .B (n_536), .C (n_506), .Y (n_61));
  AOI21BX2M g39867(.A0 (n_539), .A1 (n_312), .B0N (n_548), .Y (n_586));
  INVX2M g39868(.A (n_572), .Y (n_573));
  NAND4BX1M g39869(.AN (TDSP_CORE_INST_pc[8]), .B (n_509), .C
       (TDSP_CORE_INST_pc[7]), .D (TDSP_CORE_INST_pc[6]), .Y (n_569));
  NOR2BX2M g39870(.AN (n_536), .B (TDSP_CORE_INST_ar[0]), .Y (n_568));
  OAI2B11X2M g39871(.A0
       (TDSP_CORE_INST_DATA_BUS_MACH_INST_present_state[0]), .A1N
       (TDSP_CORE_INST_DATA_BUS_MACH_INST_present_state[2]), .B0
       (n_478), .C0 (TDSP_CORE_INST_DATA_BUS_MACH_INST_n_10), .Y
       (n_567));
  NOR2BX2M g39872(.AN (n_537), .B (TDSP_CORE_INST_ar[0]), .Y (n_566));
  AOI21X2M g39873(.A0 (n_410), .A1
       (\TDSP_CORE_INST_DECODE_INST_decode[12]_549 ), .B0 (n_121), .Y
       (n_565));
  NAND2BX2M g39874(.AN (TDSP_CORE_INST_acc[31]), .B (n_538), .Y
       (n_577));
  NAND2BX2M g39875(.AN (n_507), .B (TDSP_CORE_INST_phi_5), .Y (n_576));
  NAND2BX2M g39877(.AN (n_510), .B (n_235), .Y (n_575));
  NOR2X2M g39879(.A (n_538), .B (TDSP_CORE_INST_acc[31]), .Y (n_564));
  NOR2X2M g39880(.A (n_507), .B
       (TDSP_CORE_INST_EXECUTE_INST_two_cycle), .Y (n_574));
  NAND4X2M g39881(.A (n_444), .B (n_286), .C (n_194), .D (n_192), .Y
       (n_572));
  AND2X2M g39884(.A (n_540), .B (n_436), .Y (n_571));
  OR2X2M g39885(.A (n_306), .B (n_507), .Y (n_570));
  XOR2X2M g39891(.A (n_421), .B (SPI_INST_bit_cnt[3]), .Y (n_560));
  OAI21X2M g39892(.A0 (n_433), .A1 (n_160), .B0 (TDSP_CORE_INST_dp), .Y
       (n_559));
  OAI21X2M g39893(.A0 (n_438), .A1 (n_78), .B0 (TDSP_CORE_INST_ovm), .Y
       (n_558));
  AOI211X2M g39894(.A0 (n_309), .A1 (n_170), .B0 (n_431), .C0 (n_434),
       .Y (n_557));
  AOI21X2M g39895(.A0 (n_28), .A1 (TDSP_CORE_INST_enc_go_prog), .B0
       (n_541), .Y (n_556));
  NAND3X2M g39896(.A (n_23), .B (n_379), .C (n_50), .Y (n_555));
  AOI31X2M g39897(.A0 (n_319), .A1 (n_280), .A2
       (\TDSP_CORE_INST_DECODE_INST_decode[14]_551 ), .B0 (n_390), .Y
       (n_554));
  AOI2BB1X2M g39898(.A0N (n_290), .A1N (n_31), .B0 (n_442), .Y (n_553));
  OAI2BB2X1M g39899(.A0N (port_pad_data_out[15]), .A1N (n_229), .B0
       (n_347), .B1 (n_229), .Y (n_552));
  NOR4X1M g39900(.A (n_441), .B
       (\TDSP_CORE_INST_DECODE_INST_decode[15]_552 ), .C
       (\TDSP_CORE_INST_DECODE_INST_decode[11]_548 ), .D
       (\TDSP_CORE_INST_DECODE_INST_decode[12]_549 ), .Y (n_551));
  AOI21BX2M g39901(.A0 (n_76), .A1 (n_255), .B0N (n_540), .Y (n_550));
  OAI2B2X1M g39902(.A0
       (TDSP_CORE_INST_DATA_BUS_MACH_INST_present_state[0]), .A1N
       (n_1470), .B0 (n_155), .B1 (n_408), .Y (n_549));
  OR3X2M g39904(.A (n_306), .B (n_383), .C (reset), .Y (n_548));
  AOI32X1M g39905(.A0 (n_427), .A1 (TDSP_CORE_INST_acc[31]), .A2
       (n_150), .B0 (n_385), .B1
       (TDSP_CORE_INST_EXECUTE_INST_ov_flag_2710), .Y (n_547));
  OAI33X2M g39906(.A0 (n_318), .A1
       (TDSP_CORE_INST_EXECUTE_INST_n_8979), .A2
       (TDSP_CORE_INST_samp_bio), .B0 (n_201), .B1 (n_245), .B2
       (n_148), .Y (n_546));
  OAI211X2M g39907(.A0 (n_310), .A1 (n_154), .B0 (n_411), .C0 (n_417),
       .Y (n_545));
  AOI221XLM g39908(.A0 (TDSP_CORE_INST_EXECUTE_INST_two_cycle), .A1
       (n_384), .B0 (n_190), .B1 (n_252), .C0 (n_147), .Y (n_544));
  OAI2BB2X1M g39909(.A0N
       (TDSP_CORE_INST_DECODE_INST_decode_skip_one_536), .A1N (n_22),
       .B0 (n_307), .B1 (n_368), .Y (n_543));
  OAI2B11X2M g39910(.A0 (port_address[2]), .A1N (n_427), .B0 (n_386),
       .C0 (n_318), .Y (n_542));
  AOI21BX2M g39911(.A0 (TDSP_CORE_INST_ar[3]), .A1 (n_262), .B0N
       (n_535), .Y (n_563));
  NAND3BX2M g39912(.AN (n_534), .B (n_145), .C (n_156), .Y (n_562));
  AOI2B1X1M g39913(.A0 (n_156), .A1N (n_426), .B0 (n_477), .Y (n_561));
  BUFX2M g39915(.A (n_57), .Y (n_533));
  BUFX2M g39917(.A (n_531), .Y (n_532));
  ADDHX1M g39918(.A (d_addrs[0]), .B (n_263), .S (n_530), .CO (n_529));
  OAI21X2M g39919(.A0 (TDSP_CORE_INST_opb[10]), .A1 (n_18), .B0 (n_53),
       .Y (n_528));
  OAI21X2M g39920(.A0 (TDSP_CORE_INST_opb[8]), .A1 (n_18), .B0 (n_23),
       .Y (n_527));
  OAI21X2M g39921(.A0 (TDSP_CORE_INST_opb[7]), .A1 (n_19), .B0 (n_424),
       .Y (n_526));
  OAI21X2M g39922(.A0 (TDSP_CORE_INST_opb[5]), .A1 (n_47), .B0 (n_424),
       .Y (n_525));
  OAI21X2M g39923(.A0 (TDSP_CORE_INST_opb[4]), .A1 (n_196), .B0
       (n_424), .Y (n_524));
  OAI21X2M g39924(.A0 (n_196), .A1 (TDSP_CORE_INST_opb[3]), .B0
       (n_424), .Y (n_523));
  OAI21X2M g39925(.A0 (n_196), .A1 (TDSP_CORE_INST_opb[2]), .B0 (n_23),
       .Y (n_522));
  OAI21X2M g39926(.A0 (n_196), .A1 (TDSP_CORE_INST_opb[1]), .B0
       (n_424), .Y (n_521));
  OAI21X2M g39927(.A0 (TDSP_CORE_INST_opb[14]), .A1 (n_49), .B0 (n_23),
       .Y (n_520));
  OAI21X2M g39928(.A0 (TDSP_CORE_INST_opb[13]), .A1 (n_47), .B0 (n_23),
       .Y (n_519));
  NOR3BX2M g39929(.AN (n_291), .B (n_234), .C (TDSP_CORE_INST_pc[5]),
       .Y (n_518));
  OAI21X2M g39930(.A0 (n_147), .A1 (TDSP_CORE_INST_ir[13]), .B0
       (n_435), .Y (n_517));
  OAI222X1M g39931(.A0 (n_155), .A1 (n_135), .B0 (n_109), .B1 (n_223),
       .C0 (n_119), .C1 (t_as), .Y (n_516));
  OAI21X2M g39932(.A0 (n_238), .A1 (n_254), .B0 (n_432), .Y (n_515));
  AOI221XLM g39933(.A0 (n_150), .A1 (n_239), .B0 (n_147), .B1 (n_168),
       .C0 (n_313), .Y (n_514));
  AOI31X2M g39934(.A0 (n_145), .A1 (n_225), .A2 (TDSP_CORE_INST_phi_1),
       .B0 (n_305), .Y (n_513));
  NOR2BX2M g39935(.AN (n_235), .B (n_437), .Y (n_512));
  NOR2X2M g39936(.A (n_306), .B (n_436), .Y (n_541));
  NAND3BX2M g39956(.AN (TDSP_CORE_INST_EXECUTE_INST_n_8979), .B
       (n_298), .C (port_address[0]), .Y (n_540));
  NAND2BX2M g39961(.AN (n_264), .B (n_435), .Y (n_539));
  NAND4X2M g39963(.A (n_370), .B (n_174), .C (n_183), .D (n_285), .Y
       (n_538));
  NOR2X2M g39967(.A (n_389), .B (n_1530), .Y (n_537));
  NOR2X2M g39968(.A (n_389), .B (n_35), .Y (n_536));
  OR2X2M g39969(.A (n_262), .B (TDSP_CORE_INST_ar[3]), .Y (n_535));
  NAND2X2M g39971(.A (n_384), .B (TDSP_CORE_INST_phi_3), .Y (n_534));
  NOR2BX2M g39987(.AN (n_388), .B (n_257), .Y (n_57));
  NOR2BX2M g39988(.AN (n_388), .B (n_315), .Y (n_531));
  CLKINVX2M g39989(.A (n_474), .Y (n_511));
  MX2X2M g39990(.S0 (n_108), .B
       (\TDSP_CORE_INST_DECODE_INST_decode[14]_551 ), .A (n_293), .Y
       (n_505));
  OAI21X2M g39991(.A0 (TDSP_CORE_INST_opb[12]), .A1 (n_49), .B0
       (n_424), .Y (n_504));
  OAI21X2M g39992(.A0 (TDSP_CORE_INST_opb[16]), .A1 (n_196), .B0
       (n_424), .Y (n_503));
  OAI21X2M g39993(.A0 (TDSP_CORE_INST_opb[17]), .A1 (n_196), .B0
       (n_424), .Y (n_502));
  OAI21X2M g39994(.A0 (TDSP_CORE_INST_opb[18]), .A1 (n_196), .B0
       (n_424), .Y (n_501));
  OAI21X2M g39995(.A0 (TDSP_CORE_INST_opb[9]), .A1 (n_19), .B0 (n_53),
       .Y (n_500));
  OAI21X2M g39996(.A0 (TDSP_CORE_INST_opb[19]), .A1 (n_196), .B0
       (n_23), .Y (n_499));
  OAI21X2M g39997(.A0 (TDSP_CORE_INST_opb[20]), .A1 (n_47), .B0
       (n_424), .Y (n_498));
  OAI21X2M g39998(.A0 (TDSP_CORE_INST_opb[21]), .A1 (n_49), .B0
       (n_424), .Y (n_497));
  OAI21X2M g39999(.A0 (TDSP_CORE_INST_opb[6]), .A1 (n_47), .B0 (n_424),
       .Y (n_496));
  OAI21X2M g40000(.A0 (TDSP_CORE_INST_opb[22]), .A1 (n_196), .B0
       (n_23), .Y (n_495));
  OAI21X2M g40001(.A0 (TDSP_CORE_INST_opb[23]), .A1 (n_196), .B0
       (n_424), .Y (n_494));
  OAI21X2M g40002(.A0 (TDSP_CORE_INST_opb[24]), .A1 (n_47), .B0 (n_23),
       .Y (n_493));
  OAI21X2M g40003(.A0 (TDSP_CORE_INST_opb[25]), .A1 (n_196), .B0
       (n_23), .Y (n_492));
  OAI21X2M g40004(.A0 (TDSP_CORE_INST_opb[26]), .A1 (n_49), .B0
       (n_424), .Y (n_491));
  OAI21X2M g40005(.A0 (TDSP_CORE_INST_opb[27]), .A1 (n_47), .B0 (n_23),
       .Y (n_490));
  OAI21X2M g40006(.A0 (TDSP_CORE_INST_opb[28]), .A1 (n_47), .B0 (n_23),
       .Y (n_489));
  OAI21X2M g40007(.A0 (TDSP_CORE_INST_opb[29]), .A1 (n_49), .B0 (n_23),
       .Y (n_488));
  OAI21X2M g40008(.A0 (n_49), .A1 (TDSP_CORE_INST_opb[30]), .B0 (n_23),
       .Y (n_487));
  OAI21X2M g40009(.A0 (TDSP_CORE_INST_opb[11]), .A1 (n_18), .B0 (n_53),
       .Y (n_486));
  OAI22X1M g40010(.A0 (n_288), .A1
       (\TDSP_CORE_INST_DECODE_INST_decode[15]_552 ), .B0 (n_319), .B1
       (n_77), .Y (n_485));
  OAI22X1M g40011(.A0 (n_283), .A1 (n_38), .B0 (n_236), .B1 (n_28), .Y
       (n_484));
  OAI21X2M g40012(.A0 (n_75), .A1 (n_324), .B0 (n_161), .Y (n_483));
  OAI21X2M g40013(.A0 (n_274), .A1
       (TDSP_CORE_INST_PROG_BUS_MACH_INST_present_state[0]), .B0
       (n_162), .Y (n_482));
  OAI2BB1X2M g40014(.A0N (n_26), .A1N (TDSP_CORE_INST_opb[15]), .B0
       (n_53), .Y (n_481));
  AO21XLM g40015(.A0 (n_237), .A1 (TDSP_CORE_INST_phi_4), .B0 (n_419),
       .Y (n_480));
  OAI2BB1X2M g40016(.A0N
       (TDSP_CORE_INST_TDSP_CORE_MACH_INST_tdsp_state[1]), .A1N
       (n_277), .B0 (n_117), .Y (n_479));
  OR3X2M g40017(.A (n_155), .B (n_316), .C
       (TDSP_CORE_INST_dec_read_data), .Y (n_478));
  OAI32X1M g40018(.A0 (n_238), .A1 (n_158), .A2 (n_148), .B0 (n_314),
       .B1 (n_151), .Y (n_477));
  AO21XLM g40019(.A0 (n_276), .A1
       (\TDSP_CORE_INST_DECODE_INST_decode[14]_551 ), .B0 (n_380), .Y
       (n_476));
  OAI2B2X1M g40020(.A0 (n_1446), .A1N (n_1447), .B0 (n_289), .B1
       (DMA_INST_present_state[1]), .Y (n_475));
  AOI32X1M g40021(.A0 (n_305), .A1 (n_255), .A2
       (TDSP_CORE_INST_ir[12]), .B0 (n_28), .B1
       (TDSP_CORE_INST_enc_go_port), .Y (n_474));
  OAI211X2M g40022(.A0 (n_18), .A1 (TDSP_CORE_INST_opa[14]), .B0
       (n_127), .C0 (n_16), .Y (n_473));
  OAI211X2M g40023(.A0 (n_18), .A1 (TDSP_CORE_INST_opa[1]), .B0
       (n_136), .C0 (n_44), .Y (n_472));
  OAI211X2M g40024(.A0 (n_47), .A1 (TDSP_CORE_INST_opa[2]), .B0
       (n_134), .C0 (n_44), .Y (n_471));
  OAI211X2M g40025(.A0 (n_47), .A1 (TDSP_CORE_INST_opa[3]), .B0 (n_83),
       .C0 (n_44), .Y (n_470));
  OAI211X2M g40026(.A0 (n_49), .A1 (TDSP_CORE_INST_opa[4]), .B0
       (n_140), .C0 (n_44), .Y (n_469));
  OAI211X2M g40027(.A0 (n_49), .A1 (TDSP_CORE_INST_opa[5]), .B0 (n_90),
       .C0 (n_44), .Y (n_468));
  OAI211X2M g40028(.A0 (n_18), .A1 (TDSP_CORE_INST_opa[7]), .B0 (n_96),
       .C0 (n_17), .Y (n_467));
  OAI211X2M g40029(.A0 (n_47), .A1 (TDSP_CORE_INST_opa[6]), .B0
       (n_131), .C0 (n_17), .Y (n_466));
  OAI211X2M g40030(.A0 (n_196), .A1 (TDSP_CORE_INST_opa[9]), .B0
       (n_81), .C0 (n_16), .Y (n_465));
  OAI211X2M g40031(.A0 (n_196), .A1 (TDSP_CORE_INST_opa[10]), .B0
       (n_102), .C0 (n_17), .Y (n_464));
  OAI211X2M g40032(.A0 (n_49), .A1 (TDSP_CORE_INST_opa[11]), .B0
       (n_94), .C0 (n_44), .Y (n_463));
  OAI211X2M g40033(.A0 (n_49), .A1 (TDSP_CORE_INST_opa[12]), .B0
       (n_98), .C0 (n_16), .Y (n_462));
  OAI211X2M g40034(.A0 (n_47), .A1 (TDSP_CORE_INST_opa[13]), .B0
       (n_103), .C0 (n_17), .Y (n_461));
  OAI211X2M g40035(.A0 (n_19), .A1 (TDSP_CORE_INST_opa[16]), .B0
       (n_99), .C0 (n_16), .Y (n_460));
  OAI211X2M g40036(.A0 (n_18), .A1 (TDSP_CORE_INST_opa[17]), .B0
       (n_92), .C0 (n_17), .Y (n_459));
  OAI211X2M g40037(.A0 (n_19), .A1 (TDSP_CORE_INST_opa[18]), .B0
       (n_138), .C0 (n_17), .Y (n_458));
  OAI211X2M g40038(.A0 (n_18), .A1 (TDSP_CORE_INST_opa[19]), .B0
       (n_88), .C0 (n_17), .Y (n_457));
  OAI211X2M g40039(.A0 (n_19), .A1 (TDSP_CORE_INST_opa[20]), .B0
       (n_86), .C0 (n_16), .Y (n_456));
  OAI211X2M g40040(.A0 (n_18), .A1 (TDSP_CORE_INST_opa[21]), .B0
       (n_84), .C0 (n_17), .Y (n_455));
  OAI211X2M g40041(.A0 (n_18), .A1 (TDSP_CORE_INST_opa[22]), .B0
       (n_104), .C0 (n_16), .Y (n_454));
  OAI211X2M g40042(.A0 (n_18), .A1 (TDSP_CORE_INST_opa[23]), .B0
       (n_133), .C0 (n_44), .Y (n_453));
  OAI211X2M g40043(.A0 (n_19), .A1 (TDSP_CORE_INST_opa[24]), .B0
       (n_82), .C0 (n_16), .Y (n_452));
  OAI211X2M g40044(.A0 (n_19), .A1 (TDSP_CORE_INST_opa[8]), .B0
       (n_100), .C0 (n_16), .Y (n_451));
  OAI211X2M g40045(.A0 (n_18), .A1 (TDSP_CORE_INST_opa[25]), .B0
       (n_80), .C0 (n_17), .Y (n_450));
  OAI211X2M g40046(.A0 (n_19), .A1 (TDSP_CORE_INST_opa[26]), .B0
       (n_85), .C0 (n_16), .Y (n_449));
  OAI211X2M g40047(.A0 (n_19), .A1 (TDSP_CORE_INST_opa[27]), .B0
       (n_89), .C0 (n_17), .Y (n_448));
  OAI211X2M g40048(.A0 (n_18), .A1 (TDSP_CORE_INST_opa[28]), .B0
       (n_93), .C0 (n_44), .Y (n_447));
  OAI211X2M g40049(.A0 (n_19), .A1 (TDSP_CORE_INST_opa[29]), .B0
       (n_95), .C0 (n_17), .Y (n_446));
  OAI211X2M g40050(.A0 (n_19), .A1 (TDSP_CORE_INST_opa[30]), .B0
       (n_91), .C0 (n_16), .Y (n_445));
  AND4X2M g40051(.A (n_287), .B (n_281), .C (n_179), .D (n_173), .Y
       (n_444));
  OAI221X1M g40052(.A0 (n_75), .A1 (n_27), .B0
       (TDSP_CORE_INST_opa[31]), .B1 (n_49), .C0 (n_44), .Y (n_443));
  OAI21X2M g40053(.A0 (n_317), .A1
       (TDSP_CORE_INST_EXECUTE_INST_n_8979), .B0 (n_365), .Y (n_442));
  AOI22X1M g40054(.A0 (n_2), .A1 (n_116), .B0 (n_284), .B1
       (\TDSP_CORE_INST_DECODE_INST_decode[13]_550 ), .Y (n_441));
  OA21X2M g40055(.A0 (n_241), .A1 (port_address[2]), .B0 (n_437), .Y
       (n_510));
  AND3X2M g40056(.A (n_233), .B (n_291), .C (TDSP_CORE_INST_pc[5]), .Y
       (n_509));
  NAND3BX2M g40057(.AN (TDSP_CORE_INST_EXECUTE_INST_two_cycle), .B
       (n_384), .C (TDSP_CORE_INST_EXECUTE_INST_three_cycle), .Y
       (n_508));
  AOI31X2M g40058(.A0 (n_239), .A1 (n_243), .A2 (port_address[2]), .B0
       (n_425), .Y (n_507));
  AND4X2M g40059(.A (n_256), .B (n_235), .C (n_243), .D (n_29), .Y
       (n_506));
  CLKINVX2M g40060(.A (n_429), .Y (n_428));
  INVX1M g40061(.A (n_426), .Y (n_425));
  INVX2M g40062(.A (n_52), .Y (n_424));
  CLKINVX2M g40065(.A (n_52), .Y (n_53));
  ADDHX1M g40068(.A (SPI_INST_bit_cnt[2]), .B (n_165), .S (n_422), .CO
       (n_421));
  ADDHX1M g40069(.A (TDSP_CORE_INST_TDSP_CORE_MACH_INST_tdsp_state[1]),
       .B (n_109), .S (n_420), .CO (n_419));
  ADDHX1M g40070(.A (TDSP_CORE_INST_ar[2]), .B (n_118), .S (n_440), .CO
       (n_418));
  OAI21X2M g40071(.A0 (n_170), .A1 (n_243), .B0 (n_203), .Y (n_417));
  OAI33X2M g40072(.A0 (n_259), .A1 (n_116), .A2 (n_143), .B0 (n_108),
       .B1 (n_73), .B2 (\TDSP_CORE_INST_DECODE_INST_decode[14]_551 ),
       .Y (n_416));
  OAI2BB1X2M g40073(.A0N (n_30), .A1N (n_269), .B0
       (TDSP_CORE_INST_EXECUTE_INST_update_it), .Y (n_415));
  AOI31X2M g40074(.A0 (n_247), .A1 (n_28), .A2
       (TDSP_CORE_INST_dec_go_prog), .B0 (n_271), .Y (n_414));
  AO22X1M g40075(.A0 (n_186), .A1 (n_167), .B0 (n_137), .B1
       (TDSP_CORE_INST_PROG_BUS_MACH_INST_present_state[2]), .Y
       (n_413));
  AND2X2M g40076(.A (n_315), .B (n_241), .Y (n_412));
  NAND2BX2M g40077(.AN (n_317), .B (n_154), .Y (n_411));
  CLKNAND2X2M g40078(.A (n_293), .B
       (\TDSP_CORE_INST_DECODE_INST_decode[13]_550 ), .Y (n_410));
  NAND2BX2M g40079(.AN (n_303), .B (TDSP_CORE_INST_alu_cmd[2]), .Y
       (n_409));
  NAND2BX2M g40080(.AN (n_316), .B (TDSP_CORE_INST_dec_read_data), .Y
       (n_408));
  AND2X2M g40081(.A (n_302), .B (n_1447), .Y (n_407));
  NAND3BX2M g40083(.AN (n_290), .B (TDSP_CORE_INST_ir[2]), .C
       (TDSP_CORE_INST_ir[0]), .Y (n_439));
  NAND2BX2M g40084(.AN (n_290), .B (n_145), .Y (n_438));
  AND2X2M g40085(.A (n_257), .B (n_315), .Y (n_437));
  NAND2X2M g40086(.A (n_298), .B (n_258), .Y (n_436));
  NAND2X2M g40087(.A (n_309), .B (n_258), .Y (n_435));
  NOR2BX2M g40088(.AN (n_235), .B (n_322), .Y (n_434));
  NAND2X2M g40089(.A (n_240), .B (n_309), .Y (n_433));
  NAND2BX2M g40090(.AN (n_314), .B (n_166), .Y (n_432));
  NOR2BX2M g40091(.AN (n_243), .B (n_310), .Y (n_431));
  NAND2BX2M g40094(.AN (\TDSP_CORE_INST_DECODE_INST_decode[15]_552 ),
       .B (n_308), .Y (n_430));
  NOR2BX2M g40101(.AN (n_243), .B (n_317), .Y (n_429));
  NOR2X2M g40102(.A (n_321), .B (n_149), .Y (n_427));
  OR2X2M g40104(.A (n_314), .B (n_158), .Y (n_426));
  OAI31X1M g40132(.A0 (n_228), .A1 (n_41), .A2 (n_43), .B0 (n_266), .Y
       (n_52));
  NOR2X4M g40133(.A (n_162), .B
       (TDSP_CORE_INST_PROG_BUS_MACH_INST_present_state[2]), .Y
       (n_423));
  INVX2M g40134(.A (n_381), .Y (n_406));
  CLKINVX2M g40135(.A (n_378), .Y (n_405));
  INVX2M g40136(.A (n_362), .Y (n_404));
  INVX2M g40137(.A (n_361), .Y (n_403));
  INVX2M g40138(.A (n_360), .Y (n_402));
  INVX2M g40139(.A (n_358), .Y (n_401));
  INVX2M g40140(.A (n_357), .Y (n_400));
  INVX2M g40141(.A (n_356), .Y (n_399));
  INVX2M g40142(.A (n_355), .Y (n_398));
  INVX2M g40143(.A (n_354), .Y (n_397));
  INVX2M g40144(.A (n_353), .Y (n_396));
  INVX2M g40145(.A (n_352), .Y (n_395));
  INVX2M g40146(.A (n_351), .Y (n_394));
  INVX2M g40147(.A (n_350), .Y (n_393));
  INVX2M g40148(.A (n_348), .Y (n_392));
  INVX2M g40149(.A (n_346), .Y (n_391));
  INVX2M g40151(.A (n_385), .Y (n_386));
  INVX2M g40152(.A (n_384), .Y (n_383));
  AOI221XLM g40153(.A0 (RAM_128x16_TEST_INST_ramout[13]), .A1 (n_106),
       .B0 (RAM_256x16_TEST_INST_ramout[13]), .B1 (n_105), .C0
       (n_1465), .Y (n_381));
  OAI2BB2XLM g40154(.A0N (n_73), .A1N (n_259), .B0 (n_73), .B1
       (\TDSP_CORE_INST_DECODE_INST_decode[13]_550 ), .Y (n_380));
  MXI2X1M g40155(.S0 (TDSP_CORE_INST_opb[0]), .B (n_26), .A (n_48), .Y
       (n_379));
  AOI211X2M g40156(.A0 (n_28), .A1 (TDSP_CORE_INST_dec_read_prog), .B0
       (n_271), .C0 (n_248), .Y (n_378));
  OAI22X1M g40157(.A0 (n_236), .A1 (n_30), .B0 (n_119), .B1
       (TDSP_CORE_INST_TDSP_CORE_MACH_INST_tdsp_state[1]), .Y (n_377));
  AO21XLM g40158(.A0 (n_199), .A1 (SPI_INST_present_state[1]), .B0
       (n_299), .Y (n_376));
  NOR3BX2M g40159(.AN (TDSP_CORE_INST_pc[1]), .B (n_311), .C
       (TDSP_CORE_INST_pc[2]), .Y (n_375));
  NOR3BX2M g40160(.AN (n_113), .B (n_311), .C (TDSP_CORE_INST_pc[3]),
       .Y (n_374));
  NOR3BX2M g40161(.AN (n_260), .B (n_311), .C (TDSP_CORE_INST_pc[4]),
       .Y (n_373));
  NAND3X2M g40162(.A (n_316), .B (n_221), .C
       (TDSP_CORE_INST_DATA_BUS_MACH_INST_n_10), .Y (n_372));
  OAI2BB2X1M g40163(.A0N (TDSP_CORE_INST_phi_5), .A1N (n_237), .B0
       (n_117), .B1 (TDSP_CORE_INST_TDSP_CORE_MACH_INST_tdsp_state[1]),
       .Y (n_371));
  AND4X2M g40164(.A (n_175), .B (n_180), .C (n_176), .D (n_178), .Y
       (n_370));
  MX2X2M g40165(.S0 (n_25), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_result[2]), .A
       (TDSP_CORE_INST_MPY_32_INST_n_262), .Y (n_369));
  NAND4BX1M g40166(.AN (n_108), .B (n_273), .C
       (\TDSP_CORE_INST_DECODE_INST_decode[14]_551 ), .D
       (\TDSP_CORE_INST_DECODE_INST_decode[15]_552 ), .Y (n_368));
  AOI211X2M g40167(.A0 (n_107), .A1
       (\TDSP_CORE_INST_DECODE_INST_decode[10]_547 ), .B0 (n_307), .C0
       (n_74), .Y (n_367));
  MX2X2M g40168(.S0 (n_25), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_result[18]), .A
       (TDSP_CORE_INST_MPY_32_INST_n_246), .Y (n_366));
  AOI2B1X1M g40169(.A0 (n_147), .A1N (TDSP_CORE_INST_ir[13]), .B0
       (n_313), .Y (n_365));
  MX2X2M g40170(.S0 (n_46), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_result[6]), .A
       (TDSP_CORE_INST_MPY_32_INST_n_258), .Y (n_364));
  AO21XLM g40171(.A0 (n_185), .A1 (n_73), .B0 (n_122), .Y (n_363));
  AOI221XLM g40172(.A0 (RAM_128x16_TEST_INST_ramout[3]), .A1 (n_106),
       .B0 (RAM_256x16_TEST_INST_ramout[3]), .B1 (n_105), .C0 (n_1456),
       .Y (n_362));
  AOI221XLM g40173(.A0 (RAM_128x16_TEST_INST_ramout[6]), .A1 (n_106),
       .B0 (RAM_256x16_TEST_INST_ramout[6]), .B1 (n_105), .C0 (n_1453),
       .Y (n_361));
  AOI221XLM g40174(.A0 (RAM_128x16_TEST_INST_ramout[5]), .A1 (n_106),
       .B0 (RAM_256x16_TEST_INST_ramout[5]), .B1 (n_105), .C0 (n_1454),
       .Y (n_360));
  AOI32X1M g40175(.A0 (n_153), .A1 (port_pad_data_out[0]), .A2
       (port_address[1]), .B0 (n_242), .B1 (TDSP_CORE_INST_ir[0]), .Y
       (n_359));
  AOI221XLM g40176(.A0 (RAM_128x16_TEST_INST_ramout[2]), .A1 (n_106),
       .B0 (RAM_256x16_TEST_INST_ramout[2]), .B1 (n_105), .C0 (n_1451),
       .Y (n_358));
  AOI221XLM g40177(.A0 (RAM_128x16_TEST_INST_ramout[4]), .A1 (n_106),
       .B0 (RAM_256x16_TEST_INST_ramout[4]), .B1 (n_105), .C0 (n_1461),
       .Y (n_357));
  AOI221XLM g40178(.A0 (RAM_128x16_TEST_INST_ramout[7]), .A1 (n_106),
       .B0 (RAM_256x16_TEST_INST_ramout[7]), .B1 (n_105), .C0 (n_1452),
       .Y (n_356));
  AOI221XLM g40179(.A0 (RAM_128x16_TEST_INST_ramout[8]), .A1 (n_106),
       .B0 (RAM_256x16_TEST_INST_ramout[8]), .B1 (n_105), .C0 (n_1460),
       .Y (n_355));
  AOI221XLM g40180(.A0 (RAM_128x16_TEST_INST_ramout[9]), .A1 (n_106),
       .B0 (RAM_256x16_TEST_INST_ramout[9]), .B1 (n_105), .C0 (n_1450),
       .Y (n_354));
  AOI221XLM g40181(.A0 (RAM_128x16_TEST_INST_ramout[10]), .A1 (n_106),
       .B0 (RAM_256x16_TEST_INST_ramout[10]), .B1 (n_105), .C0
       (n_1462), .Y (n_353));
  AOI221XLM g40182(.A0 (RAM_128x16_TEST_INST_ramout[11]), .A1 (n_106),
       .B0 (RAM_256x16_TEST_INST_ramout[11]), .B1 (n_105), .C0
       (n_1463), .Y (n_352));
  AOI221XLM g40183(.A0 (RAM_128x16_TEST_INST_ramout[1]), .A1 (n_6), .B0
       (RAM_256x16_TEST_INST_ramout[1]), .B1 (n_8), .C0 (n_1458), .Y
       (n_351));
  AOI221XLM g40184(.A0 (RAM_128x16_TEST_INST_ramout[12]), .A1 (n_106),
       .B0 (RAM_256x16_TEST_INST_ramout[12]), .B1 (n_105), .C0
       (n_1464), .Y (n_350));
  OAI21X2M g40185(.A0 (n_196), .A1 (TDSP_CORE_INST_opa[0]), .B0 (n_16),
       .Y (n_349));
  AOI221XLM g40186(.A0 (RAM_128x16_TEST_INST_ramout[14]), .A1 (n_106),
       .B0 (RAM_256x16_TEST_INST_ramout[14]), .B1 (n_105), .C0
       (n_1457), .Y (n_348));
  AOI221XLM g40187(.A0 (RAM_128x16_TEST_INST_ramout[15]), .A1 (n_6),
       .B0 (RAM_256x16_TEST_INST_ramout[15]), .B1 (n_8), .C0 (n_1455),
       .Y (n_347));
  AOI221XLM g40188(.A0 (RAM_128x16_TEST_INST_ramout[0]), .A1 (n_106),
       .B0 (RAM_256x16_TEST_INST_ramout[0]), .B1 (n_105), .C0 (n_1459),
       .Y (n_346));
  OAI221X1M g40189(.A0 (TDSP_CORE_INST_EXECUTE_INST_n_8979), .A1
       (n_151), .B0 (n_171), .B1 (TDSP_CORE_INST_ir[13]), .C0 (n_146),
       .Y (n_345));
  MX2X2M g40190(.S0 (n_24), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_result[4]), .A
       (TDSP_CORE_INST_MPY_32_INST_n_260), .Y (n_344));
  MX2X2M g40191(.S0 (n_25), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_result[17]), .A
       (TDSP_CORE_INST_MPY_32_INST_n_247), .Y (n_343));
  MX2X2M g40192(.S0 (n_25), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_result[12]), .A
       (TDSP_CORE_INST_MPY_32_INST_n_252), .Y (n_342));
  MX2X2M g40193(.S0 (n_25), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_result[1]), .A
       (TDSP_CORE_INST_MPY_32_INST_n_263), .Y (n_341));
  MX2X2M g40194(.S0 (n_24), .B (n_1577), .A
       (TDSP_CORE_INST_MPY_32_INST_n_261), .Y (n_340));
  MX2X2M g40195(.S0 (n_25), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_result[5]), .A
       (TDSP_CORE_INST_MPY_32_INST_n_259), .Y (n_339));
  MX2X2M g40196(.S0 (n_46), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_result[7]), .A
       (TDSP_CORE_INST_MPY_32_INST_n_257), .Y (n_338));
  MX2X2M g40197(.S0 (n_24), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_result[9]), .A
       (TDSP_CORE_INST_MPY_32_INST_n_255), .Y (n_337));
  MX2X2M g40198(.S0 (n_25), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_result[10]), .A
       (TDSP_CORE_INST_MPY_32_INST_n_254), .Y (n_336));
  MX2X2M g40199(.S0 (n_24), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_result[11]), .A
       (TDSP_CORE_INST_MPY_32_INST_n_253), .Y (n_335));
  MX2X2M g40200(.S0 (n_24), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_result[13]), .A
       (TDSP_CORE_INST_MPY_32_INST_n_251), .Y (n_334));
  MX2X2M g40201(.S0 (n_46), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_result[14]), .A
       (TDSP_CORE_INST_MPY_32_INST_n_250), .Y (n_333));
  MX2X2M g40202(.S0 (n_25), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_result[15]), .A
       (TDSP_CORE_INST_MPY_32_INST_n_249), .Y (n_332));
  MX2X2M g40203(.S0 (n_25), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_result[16]), .A
       (TDSP_CORE_INST_MPY_32_INST_n_248), .Y (n_331));
  MX2X2M g40204(.S0 (n_25), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_result[19]), .A
       (TDSP_CORE_INST_MPY_32_INST_n_245), .Y (n_330));
  MX2X2M g40205(.S0 (n_46), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_result[21]), .A
       (TDSP_CORE_INST_MPY_32_INST_n_243), .Y (n_329));
  MX2X2M g40206(.S0 (n_25), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_result[22]), .A
       (TDSP_CORE_INST_MPY_32_INST_n_242), .Y (n_328));
  MX2X2M g40207(.S0 (n_24), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_result[20]), .A
       (TDSP_CORE_INST_MPY_32_INST_n_244), .Y (n_327));
  MX2X2M g40208(.S0 (n_25), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_result[8]), .A
       (TDSP_CORE_INST_MPY_32_INST_n_256), .Y (n_326));
  NAND3X2M g40209(.A (n_308), .B
       (\TDSP_CORE_INST_DECODE_INST_decode[15]_552 ), .C
       (\TDSP_CORE_INST_DECODE_INST_decode[13]_550 ), .Y (n_390));
  OAI211X2M g40210(.A0 (n_125), .A1 (n_124), .B0 (n_297), .C0 (n_120),
       .Y (n_389));
  NOR3BX2M g40211(.AN (n_256), .B (n_244), .C (n_76), .Y (n_388));
  NOR3X2M g40212(.A (n_290), .B (TDSP_CORE_INST_ir[5]), .C
       (TDSP_CORE_INST_ir[1]), .Y (n_387));
  NOR3X2M g40213(.A (n_296), .B (TDSP_CORE_INST_phi_1), .C
       (TDSP_CORE_INST_ir[3]), .Y (n_325));
  NOR3BX2M g40214(.AN (n_166), .B (n_295), .C (n_149), .Y (n_385));
  NOR3BX2M g40215(.AN (n_249), .B (n_254), .C (TDSP_CORE_INST_ir[12]),
       .Y (n_384));
  AND3X2M g40216(.A (n_256), .B (n_235), .C (n_253), .Y (n_382));
  INVX2M g40217(.A (n_304), .Y (n_324));
  INVX2M g40218(.A (n_310), .Y (n_309));
  INVX2M g40219(.A (n_308), .Y (n_307));
  INVX2M g40220(.A (n_306), .Y (n_305));
  ADDHX1M g40221(.A (n_40), .B (TDSP_CORE_INST_opb[31]), .S (n_304),
       .CO (n_303));
  OAI32X1M g40222(.A0 (n_1469), .A1 (n_34), .A2
       (DMA_INST_present_state[3]), .B0 (n_132), .B1 (n_1444), .Y
       (n_302));
  NAND2BX2M g40223(.AN (dflag), .B (n_232), .Y (n_301));
  AND2X2M g40224(.A (n_223), .B
       (TDSP_CORE_INST_TDSP_CORE_MACH_INST_tdsp_state[2]), .Y (n_300));
  OAI211X2M g40225(.A0 (SPI_INST_present_state[1]), .A1 (spi_fs), .B0
       (n_114), .C0 (n_115), .Y (n_299));
  NOR2BX2M g40226(.AN (n_240), .B (n_111), .Y (n_323));
  CLKNAND2X2M g40227(.A (n_242), .B (port_address[2]), .Y (n_322));
  NAND2BX2M g40228(.AN (n_160), .B (n_202), .Y (n_321));
  NOR2X2M g40229(.A (n_234), .B (TDSP_CORE_INST_pc[0]), .Y (n_320));
  NAND2BX2M g40230(.AN (n_220), .B
       (\TDSP_CORE_INST_DECODE_INST_decode[11]_548 ), .Y (n_319));
  NAND2X2M g40231(.A (n_202), .B (n_252), .Y (n_318));
  CLKNAND2X2M g40234(.A (n_203), .B (n_29), .Y (n_317));
  OR3X2M g40236(.A (n_101), .B (n_1470), .C
       (TDSP_CORE_INST_DATA_BUS_MACH_INST_present_state[0]), .Y
       (n_316));
  CLKNAND2X2M g40237(.A (n_258), .B (n_29), .Y (n_315));
  NAND2BX2M g40238(.AN (TDSP_CORE_INST_EXECUTE_INST_n_8979), .B
       (n_239), .Y (n_314));
  NOR2BX2M g40239(.AN (n_203), .B (n_254), .Y (n_313));
  AND2X2M g40240(.A (n_240), .B (n_70), .Y (n_312));
  NAND2X2M g40241(.A (n_233), .B (TDSP_CORE_INST_pc[0]), .Y (n_311));
  CLKNAND2X2M g40244(.A (n_203), .B (port_address[2]), .Y (n_310));
  NOR2X2M g40246(.A (n_247), .B
       (TDSP_CORE_INST_DECODE_INST_decode_skip_one_536), .Y (n_308));
  NAND2X2M g40247(.A (n_240), .B (n_156), .Y (n_306));
  INVX1M g40248(.A (n_296), .Y (n_297));
  AOI2BB1X2M g40249(.A0N (n_1444), .A1N (dma_grant), .B0 (n_227), .Y
       (n_289));
  AOI31X2M g40250(.A0 (n_164), .A1 (TDSP_CORE_INST_decode[8]), .A2
       (\TDSP_CORE_INST_DECODE_INST_decode[11]_548 ), .B0 (n_219), .Y
       (n_288));
  NOR4BX1M g40251(.AN (n_188), .B (TDSP_CORE_INST_opa[26]), .C
       (TDSP_CORE_INST_opa[17]), .D (TDSP_CORE_INST_opa[0]), .Y
       (n_287));
  NOR4BX1M g40252(.AN (n_177), .B (TDSP_CORE_INST_opa[30]), .C
       (TDSP_CORE_INST_opa[21]), .D (TDSP_CORE_INST_opa[20]), .Y
       (n_286));
  NOR4BX1M g40253(.AN (n_182), .B (TDSP_CORE_INST_acc[13]), .C
       (TDSP_CORE_INST_acc[5]), .D (TDSP_CORE_INST_acc[2]), .Y (n_285));
  OAI2BB1X2M g40255(.A0N (\TDSP_CORE_INST_DECODE_INST_decode[9]_546 ),
       .A1N (n_152), .B0 (\TDSP_CORE_INST_DECODE_INST_decode[10]_547 ),
       .Y (n_284));
  AOI2BB2XLM g40256(.A0N (n_155), .A1N (n_119), .B0
       (TDSP_CORE_INST_TDSP_CORE_MACH_INST_tdsp_state[0]), .B1
       (TDSP_CORE_INST_TDSP_CORE_MACH_INST_tdsp_state[2]), .Y (n_283));
  OAI2BB2X1M g40257(.A0N
       (TDSP_CORE_INST_PORT_BUS_MACH_INST_present_state[2]), .A1N
       (n_1472), .B0 (TDSP_CORE_INST_PORT_BUS_MACH_INST_n_115), .B1
       (n_141), .Y (n_282));
  NOR4X1M g40258(.A (n_139), .B (TDSP_CORE_INST_opa[29]), .C
       (TDSP_CORE_INST_opa[28]), .D (TDSP_CORE_INST_opa[18]), .Y
       (n_281));
  OR3X2M g40259(.A (n_163), .B (n_152), .C
       (\TDSP_CORE_INST_DECODE_INST_decode[11]_548 ), .Y (n_280));
  OAI2B1X2M g40260(.A0 (SPI_INST_present_state[2]), .A1N
       (SPI_INST_present_state[1]), .B0 (n_184), .Y (n_279));
  NOR3BX2M g40261(.AN (n_114), .B (n_200), .C (n_115), .Y (n_278));
  AO21XLM g40262(.A0 (n_155), .A1 (n_32), .B0 (n_109), .Y (n_277));
  OAI21BX1M g40263(.A0 (n_73), .A1
       (\TDSP_CORE_INST_DECODE_INST_decode[11]_548 ), .B0N (n_220), .Y
       (n_276));
  OA21X2M g40264(.A0 (n_111), .A1 (n_28), .B0 (n_249), .Y (n_275));
  AOI2BB1X2M g40265(.A0N (n_167), .A1N (n_123), .B0
       (TDSP_CORE_INST_PROG_BUS_MACH_INST_present_state[2]), .Y
       (n_274));
  OAI2BB1X2M g40266(.A0N (\TDSP_CORE_INST_DECODE_INST_decode[10]_547 ),
       .A1N (n_152), .B0 (n_224), .Y (n_273));
  NOR3X2M g40267(.A (n_267), .B (TDSP_CORE_INST_ir[12]), .C (n_29), .Y
       (n_298));
  NAND3X2M g40268(.A (n_269), .B
       (TDSP_CORE_INST_EXECUTE_INST_update_it), .C
       (TDSP_CORE_INST_ir[7]), .Y (n_296));
  NAND3BX2M g40269(.AN (port_address[1]), .B (n_202), .C
       (TDSP_CORE_INST_ir[11]), .Y (n_295));
  AOI21BX2M g40270(.A0 (TDSP_CORE_INST_ar[2]), .A1 (n_112), .B0N
       (n_262), .Y (n_294));
  NAND4BX1M g40271(.AN (\TDSP_CORE_INST_DECODE_INST_decode[10]_547 ),
       .B (n_129), .C (\TDSP_CORE_INST_DECODE_INST_decode[11]_548 ), .D
       (n_152), .Y (n_293));
  NAND3X2M g40272(.A (n_145), .B (n_156), .C (TDSP_CORE_INST_phi_1), .Y
       (n_292));
  AND3X2M g40273(.A (n_260), .B (TDSP_CORE_INST_pc[4]), .C
       (TDSP_CORE_INST_pc[0]), .Y (n_291));
  NAND4X2M g40274(.A (n_235), .B (n_153), .C (port_address[2]), .D
       (port_address[1]), .Y (n_290));
  CLKINVX2M g40275(.A (n_265), .Y (n_266));
  INVX1M g40276(.A (n_254), .Y (n_253));
  INVX1M g40277(.A (n_252), .Y (n_251));
  INVX2M g40278(.A (n_248), .Y (n_247));
  INVX2M g40279(.A (n_246), .Y (n_245));
  INVX2M g40280(.A (n_242), .Y (n_241));
  INVX2M g40281(.A (n_239), .Y (n_238));
  INVX2M g40282(.A (n_237), .Y (n_236));
  INVX2M g40283(.A (n_234), .Y (n_233));
  INVX2M g40284(.A (n_230), .Y (n_229));
  AOI21X2M g40285(.A0 (n_75), .A1 (TDSP_CORE_INST_alu_cmd[0]), .B0
       (n_26), .Y (n_228));
  NOR3BX2M g40286(.AN (dflag), .B (DMA_INST_present_state[3]), .C
       (DMA_INST_present_state[0]), .Y (n_227));
  NOR2X2M g40287(.A (n_165), .B (n_169), .Y (n_226));
  OAI21X2M g40288(.A0 (TDSP_CORE_INST_EXECUTE_INST_two_cycle), .A1
       (TDSP_CORE_INST_phi_4), .B0
       (TDSP_CORE_INST_EXECUTE_INST_three_cycle), .Y (n_225));
  OAI21X2M g40289(.A0 (TDSP_CORE_INST_decode[8]), .A1
       (\TDSP_CORE_INST_DECODE_INST_decode[9]_546 ), .B0
       (\TDSP_CORE_INST_DECODE_INST_decode[11]_548 ), .Y (n_224));
  AND2X2M g40290(.A (n_110), .B (n_124), .Y (n_272));
  NOR2BX2M g40291(.AN (TDSP_CORE_INST_DECODE_INST_decode_skip_one_536),
       .B (n_42), .Y (n_271));
  CLKNAND2X2M g40292(.A (n_110), .B (n_125), .Y (n_270));
  NOR3X2M g40293(.A (n_79), .B
       (TDSP_CORE_INST_EXECUTE_INST_update_stall), .C
       (TDSP_CORE_INST_phi_5), .Y (n_269));
  NAND2BX2M g40294(.AN (n_111), .B (n_145), .Y (n_268));
  NAND2BX2M g40296(.AN (n_149), .B (TDSP_CORE_INST_ir[14]), .Y (n_267));
  NOR2X2M g40297(.A (TDSP_CORE_INST_alu_cmd[2]), .B (n_44), .Y (n_265));
  NOR3BX2M g40298(.AN (TDSP_CORE_INST_ir[15]), .B
       (TDSP_CORE_INST_ir[13]), .C (TDSP_CORE_INST_ir[14]), .Y (n_264));
  NOR3BX2M g40299(.AN (DMA_INST_present_state[2]), .B (n_1444), .C
       (n_34), .Y (n_263));
  OR2X2M g40300(.A (n_112), .B (TDSP_CORE_INST_ar[2]), .Y (n_262));
  NOR2X2M g40301(.A (n_144), .B (reset), .Y (n_261));
  AND2X2M g40302(.A (n_113), .B (TDSP_CORE_INST_pc[3]), .Y (n_260));
  OR3X2M g40303(.A (n_77), .B
       (\TDSP_CORE_INST_DECODE_INST_decode[13]_550 ), .C
       (\TDSP_CORE_INST_DECODE_INST_decode[11]_548 ), .Y (n_259));
  NOR2X2M g40304(.A (n_154), .B (port_address[1]), .Y (n_258));
  NAND2BX2M g40305(.AN (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_3614), .B
       (n_150), .Y (n_257));
  NOR2BX2M g40306(.AN (n_120), .B (n_110), .Y (n_256));
  NOR2X2M g40307(.A (n_149), .B (TDSP_CORE_INST_ir[14]), .Y (n_255));
  OR2X2M g40308(.A (n_148), .B (n_151), .Y (n_254));
  NOR2X2M g40309(.A (n_149), .B (n_158), .Y (n_252));
  NOR2BX2M g40310(.AN (n_112), .B (n_118), .Y (n_250));
  NOR2BX2M g40311(.AN (n_171), .B (TDSP_CORE_INST_ir[13]), .Y (n_249));
  NOR2X2M g40312(.A (n_42), .B (TDSP_CORE_INST_DECODE_INST_two_cycle),
       .Y (n_248));
  NOR2X2M g40313(.A (n_149), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_2616), .Y (n_246));
  CLKNAND2X2M g40314(.A (n_147), .B (TDSP_CORE_INST_ir[13]), .Y
       (n_244));
  NOR2BX2M g40315(.AN (port_address[0]), .B (n_148), .Y (n_243));
  NOR2X2M g40316(.A (n_160), .B (port_address[0]), .Y (n_242));
  NOR2X2M g40317(.A (n_144), .B (n_79), .Y (n_240));
  NOR2BX2M g40318(.AN (n_168), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_2134), .Y (n_239));
  NOR2X2M g40319(.A (n_117), .B (n_38), .Y (n_237));
  NOR3X2M g40320(.A (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_2134), .B
       (n_37), .C (n_76), .Y (n_235));
  OR2X2M g40321(.A (n_42), .B (TDSP_CORE_INST_EXECUTE_INST_two_cycle),
       .Y (n_234));
  NAND2BX2M g40322(.AN (n_115), .B (SPI_INST_present_state[2]), .Y
       (n_232));
  NOR2X4M g40324(.A (n_97), .B
       (TDSP_CORE_INST_DATA_BUS_MACH_INST_present_state[0]), .Y
       (n_230));
  CLKINVX2M g40325(.A (n_221), .Y (n_222));
  CLKINVX2M g40326(.A (n_220), .Y (n_219));
  INVX1M g40327(.A (n_217), .Y (n_218));
  INVX1M g40328(.A (n_215), .Y (n_216));
  INVX1M g40329(.A (n_213), .Y (n_214));
  CLKINVX2M g40330(.A (n_211), .Y (n_212));
  INVX1M g40331(.A (n_209), .Y (n_210));
  CLKINVX2M g40332(.A (n_207), .Y (n_208));
  CLKINVX2M g40333(.A (n_204), .Y (n_205));
  INVX1M g40334(.A (n_202), .Y (n_201));
  INVX1M g40335(.A (n_200), .Y (n_199));
  INVX2M g40338(.A (n_50), .Y (n_51));
  BUFX2M g40340(.A (n_198), .Y (n_197));
  INVX2M g40341(.A (n_50), .Y (n_198));
  INVX2M g40358(.A (n_48), .Y (n_196));
  INVX2M g40361(.A (n_49), .Y (n_48));
  AO2B2BX2M g40364(.A0 (TDSP_CORE_INST_dec_read_port), .A1N
       (TDSP_CORE_INST_PORT_BUS_MACH_INST_n_115), .B0 (n_1471), .B1N
       (TDSP_CORE_INST_PORT_BUS_MACH_INST_present_state[0]), .Y
       (n_195));
  NOR3X2M g40365(.A (TDSP_CORE_INST_opa[14]), .B
       (TDSP_CORE_INST_opa[5]), .C (TDSP_CORE_INST_opa[4]), .Y (n_194));
  OAI2B1X2M g40366(.A0
       (TDSP_CORE_INST_PROG_BUS_MACH_INST_present_state[1]), .A1N
       (TDSP_CORE_INST_PROG_BUS_MACH_INST_present_state[0]), .B0
       (n_162), .Y (n_193));
  NOR3X2M g40367(.A (TDSP_CORE_INST_opa[27]), .B
       (TDSP_CORE_INST_opa[15]), .C (TDSP_CORE_INST_opa[16]), .Y
       (n_192));
  AO21XLM g40368(.A0 (n_30), .A1
       (TDSP_CORE_INST_EXECUTE_INST_update_stall), .B0 (n_159), .Y
       (n_191));
  NOR3BX2M g40369(.AN (TDSP_CORE_INST_ir[14]), .B (n_76), .C (n_148),
       .Y (n_190));
  OAI21BXLM g40370(.A0 (reset), .A1 (read_spi), .B0N (test_mode), .Y
       (n_189));
  NOR3X2M g40371(.A (TDSP_CORE_INST_opa[11]), .B
       (TDSP_CORE_INST_opa[2]), .C (TDSP_CORE_INST_opa[1]), .Y (n_188));
  XOR2X2M g40372(.A
       (TDSP_CORE_INST_PORT_BUS_MACH_INST_present_state[1]), .B
       (TDSP_CORE_INST_PORT_BUS_MACH_INST_present_state[0]), .Y
       (n_187));
  NOR3X2M g40373(.A (n_123), .B
       (TDSP_CORE_INST_PROG_BUS_MACH_INST_present_state[0]), .C
       (TDSP_CORE_INST_PROG_BUS_MACH_INST_present_state[1]), .Y
       (n_186));
  OAI21X2M g40374(.A0 (\TDSP_CORE_INST_DECODE_INST_decode[14]_551 ),
       .A1 (\TDSP_CORE_INST_DECODE_INST_decode[9]_546 ), .B0 (n_107),
       .Y (n_185));
  NAND3BX2M g40375(.AN (SPI_INST_present_state[0]), .B (n_114), .C
       (spi_fs), .Y (n_184));
  NOR4X1M g40376(.A (TDSP_CORE_INST_acc[14]), .B
       (TDSP_CORE_INST_acc[10]), .C (TDSP_CORE_INST_acc[9]), .D
       (TDSP_CORE_INST_acc[7]), .Y (n_183));
  NOR4X1M g40377(.A (TDSP_CORE_INST_acc[12]), .B
       (TDSP_CORE_INST_acc[11]), .C (TDSP_CORE_INST_acc[4]), .D
       (TDSP_CORE_INST_acc[1]), .Y (n_182));
  OAI2B2X1M g40378(.A0 (n_1444), .A1N (n_1443), .B0 (n_1446), .B1
       (DMA_INST_present_state[1]), .Y (n_181));
  NOR4X1M g40379(.A (TDSP_CORE_INST_acc[25]), .B
       (TDSP_CORE_INST_acc[28]), .C (TDSP_CORE_INST_acc[27]), .D
       (TDSP_CORE_INST_acc[30]), .Y (n_180));
  NOR4X1M g40380(.A (TDSP_CORE_INST_opa[25]), .B
       (TDSP_CORE_INST_opa[24]), .C (TDSP_CORE_INST_opa[13]), .D
       (TDSP_CORE_INST_opa[12]), .Y (n_179));
  NOR4X1M g40381(.A (TDSP_CORE_INST_acc[18]), .B
       (TDSP_CORE_INST_acc[29]), .C (TDSP_CORE_INST_acc[16]), .D
       (TDSP_CORE_INST_acc[15]), .Y (n_178));
  NOR4X1M g40382(.A (TDSP_CORE_INST_opa[7]), .B
       (TDSP_CORE_INST_opa[6]), .C (TDSP_CORE_INST_opa[9]), .D
       (TDSP_CORE_INST_opa[8]), .Y (n_177));
  NOR4X1M g40383(.A (TDSP_CORE_INST_acc[20]), .B
       (TDSP_CORE_INST_acc[19]), .C (TDSP_CORE_INST_acc[22]), .D
       (TDSP_CORE_INST_acc[3]), .Y (n_176));
  NOR4X1M g40384(.A (TDSP_CORE_INST_acc[21]), .B
       (TDSP_CORE_INST_acc[24]), .C (TDSP_CORE_INST_acc[23]), .D
       (TDSP_CORE_INST_acc[26]), .Y (n_175));
  NOR4X1M g40385(.A (TDSP_CORE_INST_acc[17]), .B
       (TDSP_CORE_INST_acc[8]), .C (TDSP_CORE_INST_acc[6]), .D
       (TDSP_CORE_INST_acc[0]), .Y (n_174));
  NOR4X1M g40386(.A (TDSP_CORE_INST_opa[22]), .B
       (TDSP_CORE_INST_opa[23]), .C (TDSP_CORE_INST_opa[19]), .D
       (TDSP_CORE_INST_opa[10]), .Y (n_173));
  AOI21X2M g40387(.A0 (TDSP_CORE_INST_phi_6), .A1
       (TDSP_CORE_INST_EXECUTE_INST_branch_stall_delay), .B0 (n_159),
       .Y (n_172));
  XOR2X2M g40388(.A (TDSP_CORE_INST_TDSP_CORE_MACH_INST_tdsp_state[0]),
       .B (TDSP_CORE_INST_TDSP_CORE_MACH_INST_tdsp_state[1]), .Y
       (n_223));
  XNOR2X2M g40389(.A
       (TDSP_CORE_INST_DATA_BUS_MACH_INST_present_state[1]), .B
       (TDSP_CORE_INST_DATA_BUS_MACH_INST_present_state[0]), .Y
       (n_221));
  NAND3BX2M g40390(.AN (\TDSP_CORE_INST_DECODE_INST_decode[9]_546 ), .B
       (n_164), .C (TDSP_CORE_INST_decode[8]), .Y (n_220));
  AOI22X1M g40391(.A0 (TDSP_CORE_INST_ar0[8]), .A1 (n_35), .B0
       (TDSP_CORE_INST_ar1[8]), .B1 (n_1530), .Y (n_217));
  AOI22X1M g40392(.A0 (TDSP_CORE_INST_ar0[10]), .A1 (n_35), .B0
       (TDSP_CORE_INST_ar1[10]), .B1 (TDSP_CORE_INST_arp), .Y (n_215));
  AOI22X1M g40393(.A0 (TDSP_CORE_INST_ar0[11]), .A1 (n_35), .B0
       (TDSP_CORE_INST_ar1[11]), .B1 (n_1530), .Y (n_213));
  AOI22X1M g40394(.A0 (TDSP_CORE_INST_ar0[12]), .A1 (n_35), .B0
       (TDSP_CORE_INST_ar1[12]), .B1 (TDSP_CORE_INST_arp), .Y (n_211));
  AOI22X1M g40395(.A0 (TDSP_CORE_INST_ar0[9]), .A1 (n_35), .B0
       (TDSP_CORE_INST_ar1[9]), .B1 (n_1530), .Y (n_209));
  AOI22X1M g40396(.A0 (TDSP_CORE_INST_ar0[14]), .A1 (n_35), .B0
       (TDSP_CORE_INST_ar1[14]), .B1 (TDSP_CORE_INST_arp), .Y (n_207));
  AOI22X1M g40397(.A0 (TDSP_CORE_INST_ar0[15]), .A1 (n_35), .B0
       (TDSP_CORE_INST_ar1[15]), .B1 (TDSP_CORE_INST_arp), .Y (n_206));
  AOI22X1M g40398(.A0 (TDSP_CORE_INST_ar0[13]), .A1 (n_35), .B0
       (TDSP_CORE_INST_ar1[13]), .B1 (n_1530), .Y (n_204));
  NOR3X2M g40399(.A (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_2134), .B
       (n_37), .C (TDSP_CORE_INST_ir[12]), .Y (n_203));
  AND3X2M g40400(.A (TDSP_CORE_INST_phi_1), .B (TDSP_CORE_INST_ir[14]),
       .C (TDSP_CORE_INST_ir[12]), .Y (n_202));
  NAND3BX2M g40401(.AN (SPI_INST_bit_cnt[2]), .B (n_169), .C
       (SPI_INST_bit_cnt[3]), .Y (n_200));
  NAND3X2M g40402(.A (TDSP_CORE_INST_opa[31]), .B
       (TDSP_CORE_INST_ALU_32_INST_n_574), .C
       (TDSP_CORE_INST_alu_cmd[2]), .Y (n_50));
  NAND3X2M g40403(.A (TDSP_CORE_INST_alu_cmd[2]), .B (n_27), .C (n_40),
       .Y (n_49));
  XNOR2X4M g40404(.A (TDSP_CORE_INST_opb[15]), .B
       (TDSP_CORE_INST_opa[15]), .Y (n_46));
  INVX2M g40405(.A (n_163), .Y (n_164));
  INVX2M g40406(.A (n_154), .Y (n_153));
  INVX2M g40408(.A (n_151), .Y (n_150));
  CLKINVX2M g40409(.A (n_147), .Y (n_146));
  INVX2M g40410(.A (n_145), .Y (n_144));
  NAND2BX2M g40419(.AN (TDSP_CORE_INST_decode[8]), .B (n_74), .Y
       (n_143));
  NAND2BX2M g40421(.AN (TDSP_CORE_INST_dec_read_port), .B
       (TDSP_CORE_INST_go_port), .Y (n_141));
  CLKNAND2X2M g40422(.A (TDSP_CORE_INST_opa[4]), .B (n_72), .Y (n_140));
  NAND2BX2M g40423(.AN (TDSP_CORE_INST_opa[3]), .B
       (TDSP_CORE_INST_ovm), .Y (n_139));
  CLKNAND2X2M g40424(.A (TDSP_CORE_INST_opa[18]), .B
       (TDSP_CORE_INST_alu_cmd[1]), .Y (n_138));
  NAND2X2M g40425(.A
       (TDSP_CORE_INST_PROG_BUS_MACH_INST_present_state[0]), .B
       (TDSP_CORE_INST_PROG_BUS_MACH_INST_present_state[1]), .Y
       (n_137));
  CLKNAND2X2M g40426(.A (TDSP_CORE_INST_opa[1]), .B
       (TDSP_CORE_INST_alu_cmd[1]), .Y (n_136));
  NAND2BX2M g40427(.AN
       (TDSP_CORE_INST_TDSP_CORE_MACH_INST_tdsp_state[0]), .B (t_as),
       .Y (n_135));
  CLKNAND2X2M g40428(.A (TDSP_CORE_INST_opa[2]), .B
       (TDSP_CORE_INST_alu_cmd[1]), .Y (n_134));
  CLKNAND2X2M g40429(.A (TDSP_CORE_INST_opa[23]), .B (n_72), .Y
       (n_133));
  NOR2X2M g40430(.A (dma_grant), .B (DMA_INST_present_state[2]), .Y
       (n_132));
  CLKNAND2X2M g40431(.A (TDSP_CORE_INST_opa[6]), .B (n_26), .Y (n_131));
  NAND2BX2M g40432(.AN (TDSP_CORE_INST_ir[2]), .B
       (TDSP_CORE_INST_ir[1]), .Y (n_130));
  CLKNAND2X2M g40433(.A (n_77), .B
       (\TDSP_CORE_INST_DECODE_INST_decode[9]_546 ), .Y (n_129));
  NAND2BX2M g40434(.AN (TDSP_CORE_INST_ir[0]), .B
       (TDSP_CORE_INST_ir[2]), .Y (n_128));
  CLKNAND2X2M g40435(.A (TDSP_CORE_INST_opa[14]), .B (n_72), .Y
       (n_127));
  NOR2BX2M g40436(.AN (ARB_INST_next_state[1]), .B
       (ARB_INST_next_state[0]), .Y (n_126));
  AND2X2M g40437(.A (TDSP_CORE_INST_ir[15]), .B
       (TDSP_CORE_INST_ir[14]), .Y (n_171));
  NOR2X2M g40438(.A (TDSP_CORE_INST_EXECUTE_INST_n_8979), .B
       (port_address[0]), .Y (n_170));
  NOR2X2M g40439(.A (SPI_INST_bit_cnt[0]), .B (SPI_INST_bit_cnt[1]), .Y
       (n_169));
  NOR2X2M g40440(.A (TDSP_CORE_INST_ir[13]), .B
       (TDSP_CORE_INST_ir[12]), .Y (n_168));
  NOR2X2M g40441(.A (TDSP_CORE_INST_dec_read_prog), .B
       (TDSP_CORE_INST_enc_read_prog), .Y (n_167));
  AND2X2M g40442(.A (n_29), .B (port_address[0]), .Y (n_166));
  AND2X2M g40443(.A (SPI_INST_bit_cnt[0]), .B (SPI_INST_bit_cnt[1]), .Y
       (n_165));
  NAND2X2M g40444(.A (n_74), .B
       (\TDSP_CORE_INST_DECODE_INST_decode[10]_547 ), .Y (n_163));
  NAND2BX2M g40445(.AN
       (TDSP_CORE_INST_PROG_BUS_MACH_INST_present_state[0]), .B
       (TDSP_CORE_INST_PROG_BUS_MACH_INST_present_state[1]), .Y
       (n_162));
  NOR2X2M g40446(.A (TDSP_CORE_INST_alu_cmd[2]), .B (n_26), .Y (n_161));
  NAND2X2M g40447(.A (port_address[1]), .B (TDSP_CORE_INST_ir[11]), .Y
       (n_160));
  NOR2BX2M g40448(.AN (TDSP_CORE_INST_EXECUTE_INST_branch_stall_2503),
       .B (n_30), .Y (n_159));
  NAND2BX2M g40449(.AN (port_address[0]), .B (port_address[2]), .Y
       (n_158));
  NOR2XLM g40450(.A (reset), .B (spi_fs), .Y (n_157));
  NOR2X2M g40451(.A (TDSP_CORE_INST_EXECUTE_INST_three_cycle), .B
       (TDSP_CORE_INST_EXECUTE_INST_two_cycle), .Y (n_156));
  NOR2X2M g40452(.A (n_1448), .B (t_grant), .Y (n_155));
  NAND2X2M g40453(.A (TDSP_CORE_INST_ir[11]), .B (port_address[0]), .Y
       (n_154));
  NAND2X2M g40454(.A (TDSP_CORE_INST_decode[8]), .B
       (\TDSP_CORE_INST_DECODE_INST_decode[9]_546 ), .Y (n_152));
  OR2X2M g40455(.A (port_address[2]), .B (port_address[0]), .Y (n_151));
  NAND2X2M g40456(.A (TDSP_CORE_INST_ir[15]), .B
       (TDSP_CORE_INST_ir[13]), .Y (n_149));
  OR2X2M g40457(.A (TDSP_CORE_INST_ir[11]), .B (port_address[1]), .Y
       (n_148));
  NOR2X2M g40458(.A (TDSP_CORE_INST_ir[15]), .B
       (TDSP_CORE_INST_ir[14]), .Y (n_147));
  NOR2X2M g40459(.A (TDSP_CORE_INST_EXECUTE_INST_branch_stall_2503), .B
       (TDSP_CORE_INST_EXECUTE_INST_branch_stall_delay), .Y (n_145));
  NAND2X2M g40460(.A (TDSP_CORE_INST_alu_cmd[0]), .B
       (TDSP_CORE_INST_alu_cmd[1]), .Y (n_44));
  INVX2M g40461(.A (n_108), .Y (n_107));
  CLKNAND2X2M g40466(.A (TDSP_CORE_INST_opa[22]), .B (n_72), .Y
       (n_104));
  CLKNAND2X2M g40467(.A (TDSP_CORE_INST_opa[13]), .B (n_72), .Y
       (n_103));
  CLKNAND2X2M g40468(.A (TDSP_CORE_INST_opa[10]), .B (n_26), .Y
       (n_102));
  NOR2X2M g40469(.A (TDSP_CORE_INST_dec_go_data), .B
       (TDSP_CORE_INST_enc_go_data), .Y (n_101));
  CLKNAND2X2M g40470(.A (TDSP_CORE_INST_opa[8]), .B (n_26), .Y (n_100));
  CLKNAND2X2M g40471(.A (TDSP_CORE_INST_opa[16]), .B (n_26), .Y (n_99));
  CLKNAND2X2M g40472(.A (TDSP_CORE_INST_opa[12]), .B (n_72), .Y (n_98));
  NAND2BX2M g40473(.AN
       (TDSP_CORE_INST_DATA_BUS_MACH_INST_present_state[2]), .B
       (TDSP_CORE_INST_DATA_BUS_MACH_INST_present_state[1]), .Y (n_97));
  CLKNAND2X2M g40474(.A (TDSP_CORE_INST_opa[7]), .B (n_26), .Y (n_96));
  CLKNAND2X2M g40475(.A (TDSP_CORE_INST_opa[29]), .B
       (TDSP_CORE_INST_alu_cmd[1]), .Y (n_95));
  CLKNAND2X2M g40476(.A (TDSP_CORE_INST_opa[11]), .B (n_72), .Y (n_94));
  CLKNAND2X2M g40477(.A (TDSP_CORE_INST_opa[28]), .B (n_72), .Y (n_93));
  CLKNAND2X2M g40478(.A (TDSP_CORE_INST_opa[17]), .B (n_72), .Y (n_92));
  CLKNAND2X2M g40479(.A (TDSP_CORE_INST_opa[30]), .B (n_72), .Y (n_91));
  CLKNAND2X2M g40480(.A (TDSP_CORE_INST_opa[5]), .B
       (TDSP_CORE_INST_alu_cmd[1]), .Y (n_90));
  CLKNAND2X2M g40481(.A (TDSP_CORE_INST_opa[27]), .B (n_26), .Y (n_89));
  CLKNAND2X2M g40482(.A (TDSP_CORE_INST_opa[19]), .B
       (TDSP_CORE_INST_alu_cmd[1]), .Y (n_88));
  NAND2X2M g40483(.A (n_28), .B (TDSP_CORE_INST_enc_read_prog), .Y
       (n_87));
  CLKNAND2X2M g40484(.A (TDSP_CORE_INST_opa[20]), .B (n_72), .Y (n_86));
  CLKNAND2X2M g40485(.A (TDSP_CORE_INST_opa[26]), .B (n_72), .Y (n_85));
  CLKNAND2X2M g40486(.A (TDSP_CORE_INST_opa[21]), .B (n_26), .Y (n_84));
  CLKNAND2X2M g40487(.A (TDSP_CORE_INST_opa[3]), .B
       (TDSP_CORE_INST_alu_cmd[1]), .Y (n_83));
  CLKNAND2X2M g40488(.A (TDSP_CORE_INST_opa[24]), .B (n_72), .Y (n_82));
  CLKNAND2X2M g40489(.A (TDSP_CORE_INST_opa[9]), .B (n_26), .Y (n_81));
  CLKNAND2X2M g40490(.A (TDSP_CORE_INST_opa[25]), .B
       (TDSP_CORE_INST_alu_cmd[1]), .Y (n_80));
  NOR2X2M g40491(.A (TDSP_CORE_INST_ir[5]), .B (n_31), .Y (n_125));
  NOR2X2M g40492(.A (n_78), .B (TDSP_CORE_INST_ir[4]), .Y (n_124));
  NOR2X2M g40493(.A (TDSP_CORE_INST_dec_go_prog), .B
       (TDSP_CORE_INST_enc_go_prog), .Y (n_123));
  NAND2X2M g40494(.A (n_28), .B (TDSP_CORE_INST_dec_read_data), .Y
       (n_122));
  NOR2X2M g40495(.A (\TDSP_CORE_INST_DECODE_INST_decode[14]_551 ), .B
       (\TDSP_CORE_INST_DECODE_INST_decode[12]_549 ), .Y (n_121));
  NOR2X2M g40496(.A (TDSP_CORE_INST_phi_1), .B (reset), .Y (n_120));
  OR2X2M g40497(.A (TDSP_CORE_INST_TDSP_CORE_MACH_INST_tdsp_state[0]),
       .B (TDSP_CORE_INST_TDSP_CORE_MACH_INST_tdsp_state[2]), .Y
       (n_119));
  AND2X2M g40498(.A (TDSP_CORE_INST_ar[0]), .B (TDSP_CORE_INST_ar[1]),
       .Y (n_118));
  NAND2BX2M g40499(.AN
       (TDSP_CORE_INST_TDSP_CORE_MACH_INST_tdsp_state[0]), .B
       (TDSP_CORE_INST_TDSP_CORE_MACH_INST_tdsp_state[2]), .Y (n_117));
  OR2X2M g40500(.A (\TDSP_CORE_INST_DECODE_INST_decode[10]_547 ), .B
       (\TDSP_CORE_INST_DECODE_INST_decode[9]_546 ), .Y (n_116));
  CLKNAND2X2M g40501(.A (SPI_INST_present_state[1]), .B
       (SPI_INST_present_state[0]), .Y (n_115));
  NOR2X2M g40502(.A (SPI_INST_present_state[2]), .B (spi_clk), .Y
       (n_114));
  AND2X2M g40503(.A (TDSP_CORE_INST_pc[2]), .B (TDSP_CORE_INST_pc[1]),
       .Y (n_113));
  OR2X2M g40504(.A (TDSP_CORE_INST_ar[1]), .B (TDSP_CORE_INST_ar[0]),
       .Y (n_112));
  NAND2BX2M g40505(.AN (TDSP_CORE_INST_EXECUTE_INST_three_cycle), .B
       (TDSP_CORE_INST_EXECUTE_INST_two_cycle), .Y (n_111));
  NAND2BX2M g40506(.AN (TDSP_CORE_INST_EXECUTE_INST_update_stall), .B
       (TDSP_CORE_INST_phi_5), .Y (n_110));
  AND2X2M g40507(.A (TDSP_CORE_INST_TDSP_CORE_MACH_INST_tdsp_state[0]),
       .B (n_32), .Y (n_109));
  NAND2X2M g40508(.A (\TDSP_CORE_INST_DECODE_INST_decode[13]_550 ), .B
       (\TDSP_CORE_INST_DECODE_INST_decode[12]_549 ), .Y (n_108));
  NOR2BX2M g40509(.AN (t_read_ds), .B (test_mode), .Y (n_106));
  NOR2X2M g40510(.A (t_read_ds), .B (test_mode), .Y (n_105));
  NAND2BX2M g40511(.AN (TDSP_CORE_INST_skip_one), .B
       (TDSP_CORE_INST_phi_6), .Y (n_42));
  INVX2M g40578(.A (TDSP_CORE_INST_phi_6), .Y (n_79));
  INVX2M g40586(.A (TDSP_CORE_INST_ir[5]), .Y (n_78));
  INVX2M g40599(.A (\TDSP_CORE_INST_DECODE_INST_decode[14]_551 ), .Y
       (n_77));
  INVX2M g40609(.A (TDSP_CORE_INST_ir[13]), .Y (n_37));
  INVX2M g40612(.A (TDSP_CORE_INST_ir[12]), .Y (n_76));
  INVX2M g40631(.A (TDSP_CORE_INST_arp), .Y (n_35));
  INVX2M g40699(.A (TDSP_CORE_INST_opa[31]), .Y (n_75));
  INVX2M g40709(.A (TDSP_CORE_INST_ir[4]), .Y (n_31));
  INVX2M g40714(.A (\TDSP_CORE_INST_DECODE_INST_decode[12]_549 ), .Y
       (n_74));
  INVX2M g40715(.A (\TDSP_CORE_INST_DECODE_INST_decode[15]_552 ), .Y
       (n_73));
  INVX2M g40726(.A (port_address[2]), .Y (n_29));
  INVX2M g40734(.A (n_27), .Y (n_72));
  INVX2M g40743(.A (n_27), .Y (n_26));
  CLKINVX2M g40747(.A (reset), .Y (n_70));
  DFFRX1M \DMA_INST_present_state_reg[1] (.RN (n_70), .CK (m_clk), .D
       (n_407), .Q (DMA_INST_present_state[1]), .QN (n_34));
  SDFFQX1M \TDSP_CORE_INST_EXECUTE_INST_acc_reg[14] (.CK (m_clk), .D
       (n_842), .SI (TDSP_CORE_INST_acc[14]), .SE (n_64), .Q
       (TDSP_CORE_INST_acc[14]));
  EDFFX1M \TDSP_CORE_INST_EXECUTE_INST_alu_cmd_reg[0] (.CK (m_clk), .D
       (n_701), .E (n_749), .Q (TDSP_CORE_INST_alu_cmd[0]), .QN (n_40));
  DFFX1M \TDSP_CORE_INST_EXECUTE_INST_alu_cmd_reg[2] (.CK (m_clk), .D
       (n_774), .Q (TDSP_CORE_INST_alu_cmd[2]), .QN (n_41));
  DFFSQX1M \TDSP_CORE_INST_EXECUTE_INST_p_reg[24] (.SN (1'b1), .CK
       (m_clk), .D (n_657), .Q (TDSP_CORE_INST_p[24]));
  DFFSX1M \TDSP_CORE_INST_EXECUTE_INST_pc_reg[7] (.SN (n_70), .CK
       (m_clk), .D (n_951), .Q (TDSP_CORE_INST_pc[7]), .QN (n_33));
  DFFRX1MTH TDSP_CORE_INST_TDSP_CORE_MACH_INST_phi_1_reg(.RN (n_70),
       .CK (m_clk), .D (n_377), .Q (TDSP_CORE_INST_phi_1), .QN (n_30));
  DFFRX1M TDSP_CORE_INST_TDSP_CORE_MACH_INST_phi_3_reg(.RN (n_70), .CK
       (m_clk), .D (n_484), .Q (TDSP_CORE_INST_phi_3), .QN (n_28));
  DFFRX1M \TDSP_CORE_INST_TDSP_CORE_MACH_INST_tdsp_state_reg[1] (.RN
       (n_70), .CK (m_clk), .D (n_420), .Q
       (TDSP_CORE_INST_TDSP_CORE_MACH_INST_tdsp_state[1]), .QN (n_38));
  DFFRX1M \TDSP_CORE_INST_TDSP_CORE_MACH_INST_tdsp_state_reg[2] (.RN
       (n_70), .CK (m_clk), .D (n_479), .Q
       (TDSP_CORE_INST_TDSP_CORE_MACH_INST_tdsp_state[2]), .QN (n_32));
  INVX2M drc_bufs40749(.A (n_45), .Y (n_24));
  INVX2M drc_bufs40750(.A (n_45), .Y (n_25));
  INVX2M drc_bufs40751(.A (n_46), .Y (n_45));
  INVX2M drc_bufs40761(.A (n_52), .Y (n_23));
  INVX2M drc_bufs40768(.A (n_20), .Y (n_22));
  INVX2M drc_bufs40769(.A (n_20), .Y (n_21));
  INVX2M drc_bufs40770(.A (n_42), .Y (n_20));
  INVX2M drc_bufs40776(.A (n_48), .Y (n_19));
  INVX2M drc_bufs40777(.A (n_48), .Y (n_18));
  INVX2M drc_bufs40784(.A (n_43), .Y (n_17));
  INVX2M drc_bufs40785(.A (n_43), .Y (n_16));
  INVX2M drc_bufs40786(.A (n_44), .Y (n_43));
  INVX2M drc_bufs40788(.A (n_58), .Y (n_60));
  INVX2M drc_bufs40789(.A (n_586), .Y (n_58));
  INVX2M drc_bufs40795(.A (n_48), .Y (n_47));
  BUFX2M drc_bufs40805(.A (n_532), .Y (n_15));
  BUFX2M drc_bufs40814(.A (n_197), .Y (n_14));
  BUFX2M drc_bufs40820(.A (n_230), .Y (n_13));
  BUFX2M drc_bufs40827(.A (n_626), .Y (n_12));
  BUFX2M drc_bufs40835(.A (n_1559), .Y (n_11));
  BUFX2M drc_bufs40842(.A (n_423), .Y (n_10));
  BUFX4M drc_bufs40847(.A (n_771), .Y (n_9));
  BUFX2M drc_bufs40854(.A (n_105), .Y (n_8));
  BUFX2M drc_bufs40861(.A (n_588), .Y (n_7));
  BUFX2M drc_bufs40868(.A (n_106), .Y (n_6));
  CLKAND2X4M g30296(.A (n_740), .B (n_736), .Y (n_5));
  NOR2BX2M g40887(.AN (n_651), .B (n_915), .Y (n_4));
  AO2B2X1M g40888(.A0 (n_121), .A1N (n_390), .B0 (n_28), .B1
       (TDSP_CORE_INST_dec_read_port), .Y (n_3));
  OAI2B1X2M g40889(.A0 (\TDSP_CORE_INST_DECODE_INST_decode[13]_550 ),
       .A1N (n_152), .B0 (\TDSP_CORE_INST_DECODE_INST_decode[10]_547 ),
       .Y (n_2));
  AO22XLM g22570(.A0 (ds_datain[5]), .A1 (n_1), .B0 (tdsp_data_out[5]),
       .B1 (n_0), .Y (n_1454));
  AO22XLM g22571(.A0 (ds_datain[9]), .A1 (n_1), .B0 (tdsp_data_out[9]),
       .B1 (n_0), .Y (n_1450));
  AO22XLM g22572(.A0 (ds_datain[6]), .A1 (n_1), .B0 (tdsp_data_out[6]),
       .B1 (n_0), .Y (n_1453));
  AO22XLM g22573(.A0 (ds_datain[10]), .A1 (n_1), .B0
       (tdsp_data_out[10]), .B1 (n_0), .Y (n_1462));
  AO22XLM g22574(.A0 (ds_datain[15]), .A1 (n_1), .B0
       (tdsp_data_out[15]), .B1 (n_0), .Y (n_1455));
  AO22XLM g22575(.A0 (ds_datain[11]), .A1 (n_1), .B0
       (tdsp_data_out[11]), .B1 (n_0), .Y (n_1463));
  AO22XLM g22576(.A0 (ds_datain[12]), .A1 (n_1), .B0
       (tdsp_data_out[12]), .B1 (n_0), .Y (n_1464));
  AO22XLM g22577(.A0 (ds_datain[8]), .A1 (n_1), .B0 (tdsp_data_out[8]),
       .B1 (n_0), .Y (n_1460));
  AO22XLM g22578(.A0 (ds_datain[7]), .A1 (n_1), .B0 (tdsp_data_out[7]),
       .B1 (n_0), .Y (n_1452));
  AO22XLM g22579(.A0 (ds_datain[13]), .A1 (n_1), .B0
       (tdsp_data_out[13]), .B1 (n_0), .Y (n_1465));
  AO22XLM g22580(.A0 (ds_datain[3]), .A1 (n_1), .B0 (tdsp_data_out[3]),
       .B1 (n_0), .Y (n_1456));
  AO22XLM g22581(.A0 (ds_datain[14]), .A1 (n_1), .B0
       (tdsp_data_out[14]), .B1 (n_0), .Y (n_1457));
  AO22XLM g22582(.A0 (ds_datain[4]), .A1 (n_1), .B0 (tdsp_data_out[4]),
       .B1 (n_0), .Y (n_1461));
  AO22XLM g22583(.A0 (ds_datain[2]), .A1 (n_1), .B0 (tdsp_data_out[2]),
       .B1 (n_0), .Y (n_1451));
  AO22XLM g22584(.A0 (ds_datain[1]), .A1 (n_1), .B0 (tdsp_data_out[1]),
       .B1 (n_0), .Y (n_1458));
  AO22XLM g22585(.A0 (ds_datain[0]), .A1 (n_1), .B0 (tdsp_data_out[0]),
       .B1 (n_0), .Y (n_1459));
  NAND2X1M g22586(.A (m_clk), .B (test_mode), .Y (n_1467));
  NOR2BX1M g22587(.AN (test_mode), .B (t_read_ds), .Y (n_1));
  AND2X1M g22588(.A (t_read_ds), .B (test_mode), .Y (n_0));
  XNOR2X4M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1492(.A
       (n_1560), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_95), .Y
       (TDSP_CORE_INST_ALU_32_INST_n_575));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1494(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_219), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_121), .Y
       (TDSP_CORE_INST_ALU_32_INST_n_576));
  NAND2X6M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1496(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_217), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_88), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_219));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1497(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_216), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_119), .Y
       (TDSP_CORE_INST_ALU_32_INST_n_577));
  NAND2X6M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1498(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_216), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_71), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_217));
  NAND2X6M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1499(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_214), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_68), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_216));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1500(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_213), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_118), .Y
       (TDSP_CORE_INST_ALU_32_INST_n_578));
  NAND2X4M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1501(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_213), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_86), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_214));
  NAND2X6M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1502(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_211), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_87), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_213));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1503(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_209), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_117), .Y
       (TDSP_CORE_INST_ALU_32_INST_n_579));
  NAND2X6M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1504(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_209), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_69), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_211));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1505(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_206), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_114), .Y
       (TDSP_CORE_INST_ALU_32_INST_n_581));
  NAND2X6M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1506(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_207), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_4), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_209));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1507(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_205), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_115), .Y
       (TDSP_CORE_INST_ALU_32_INST_n_580));
  NAND2X4M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1508(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_205), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_59), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_207));
  OAI21X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1509(.A0
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_202), .A1
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_56), .B0
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_83), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_206));
  NAND2X4M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1510(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_203), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_130), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_205));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1511(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_202), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_113), .Y
       (TDSP_CORE_INST_ALU_32_INST_n_582));
  NAND2X6M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1512(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_201), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_127), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_203));
  INVX2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1513(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_201), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_202));
  NAND2X6M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1514(.A
       (n_1561), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_92), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_201));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1516(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_196), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_125), .Y
       (TDSP_CORE_INST_ALU_32_INST_n_583));
  NAND2X4M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1518(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_192), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_46), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_197));
  OAI2BB1X2M
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1519(.A0N
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_46), .A1N
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_190), .B0
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_3), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_196));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1520(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_190), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_99), .Y
       (TDSP_CORE_INST_ALU_32_INST_n_584));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1521(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_191), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_108), .Y
       (TDSP_CORE_INST_ALU_32_INST_n_585));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1522(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_189), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_104), .Y
       (TDSP_CORE_INST_ALU_32_INST_n_587));
  OAI21BX4M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1523(.A0
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_186), .A1
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_45), .B0N
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_132), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_192));
  NAND2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1524(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_186), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_54), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_191));
  OAI31X1M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1525(.A0
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_183), .A1
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_82), .A2
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_45), .B0
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_133), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_190));
  OAI21X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1526(.A0
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_184), .A1
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_72), .B0
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_50), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_189));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1527(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_183), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_105), .Y
       (TDSP_CORE_INST_ALU_32_INST_n_586));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1528(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_184), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_102), .Y
       (TDSP_CORE_INST_ALU_32_INST_n_588));
  NAND2BX2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1529(.AN
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_82), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_182), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_186));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1530(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_181), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_100), .Y
       (TDSP_CORE_INST_ALU_32_INST_n_589));
  AOI2B1X1M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1531(.A0
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_178), .A1N
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_76), .B0
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_135), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_184));
  INVX2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1532(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_182), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_183));
  OAI211X4M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1533(.A0
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_137), .A1
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_52), .B0
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_180), .C0
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_60), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_182));
  NAND2BX2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1534(.AN
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_178), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_84), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_181));
  NAND2X4M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1535(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_178), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_129), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_180));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1536(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_177), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_112), .Y
       (TDSP_CORE_INST_ALU_32_INST_n_590));
  AND2X4M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1537(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_177), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_6), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_178));
  OAI2BB1X4M
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1538(.A0N
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_85), .A1N
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_175), .B0
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_58), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_177));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1539(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_174), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_123), .Y
       (TDSP_CORE_INST_ALU_32_INST_n_591));
  OAI2BB1X2M
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1540(.A0N
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_81), .A1N
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_170), .B0
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_2), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_175));
  OAI2B1X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1541(.A0
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_168), .A1N
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_81), .B0
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_2), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_174));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1542(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_168), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_106), .Y
       (TDSP_CORE_INST_ALU_32_INST_n_592));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1543(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_169), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_109), .Y
       (TDSP_CORE_INST_ALU_32_INST_n_593));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1544(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_9), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_107), .Y
       (TDSP_CORE_INST_ALU_32_INST_n_595));
  OAI21X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1545(.A0
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_164), .A1
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_73), .B0
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_134), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_170));
  NAND2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1546(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_164), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_49), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_169));
  INVX2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1547(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_167), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_168));
  OAI31X1M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1548(.A0
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_162), .A1
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_48), .A2
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_73), .B0
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_134), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_167));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1550(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_162), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_101), .Y
       (TDSP_CORE_INST_ALU_32_INST_n_594));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1551(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_160), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_103), .Y
       (TDSP_CORE_INST_ALU_32_INST_n_596));
  NAND2BX2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1552(.AN
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_48), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_161), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_164));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1553(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_159), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_110), .Y
       (TDSP_CORE_INST_ALU_32_INST_n_597));
  INVX2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1554(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_161), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_162));
  OAI211X4M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1555(.A0
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_138), .A1
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_55), .B0
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_158), .C0
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_67), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_161));
  AOI2BB1X2M
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1556(.A0N
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_156), .A1N
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_75), .B0
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_131), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_160));
  NAND2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1557(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_156), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_77), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_159));
  NAND2X4M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1558(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_155), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_128), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_158));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1559(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_154), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_124), .Y
       (TDSP_CORE_INST_ALU_32_INST_n_598));
  INVX2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1560(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_155), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_156));
  AND2X4M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1561(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_154), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_57), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_155));
  ADDFHX4M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1562(.A
       (TDSP_CORE_INST_opa[7]), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_13), .CI
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_151), .S
       (TDSP_CORE_INST_ALU_32_INST_n_599), .CO
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_154));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1563(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_149), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_97), .Y
       (TDSP_CORE_INST_ALU_32_INST_n_601));
  OAI2BB1X4M
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1564(.A0N
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_65), .A1N
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_148), .B0
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_0), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_151));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1565(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_148), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_98), .Y
       (TDSP_CORE_INST_ALU_32_INST_n_600));
  OAI2B1X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1566(.A0
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_79), .A1N
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_145), .B0
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_47), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_149));
  OAI211X4M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1567(.A0
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_78), .A1
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_47), .B0
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_146), .C0
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_66), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_148));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1568(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_145), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_122), .Y
       (TDSP_CORE_INST_ALU_32_INST_n_602));
  NAND2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1569(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_145), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_126), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_146));
  NAND2X4M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1570(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_143), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_8), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_145));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1571(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_142), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_116), .Y
       (TDSP_CORE_INST_ALU_32_INST_n_603));
  NAND2X4M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1572(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_142), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_93), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_143));
  OAI2BB1X4M
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1573(.A0N
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_91), .A1N
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_140), .B0
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_7), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_142));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1574(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_140), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_96), .Y
       (TDSP_CORE_INST_ALU_32_INST_n_604));
  OAI2BB1X4M
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1575(.A0N
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_94), .A1N
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_111), .B0
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_5), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_140));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1576(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_120), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_111), .Y
       (TDSP_CORE_INST_ALU_32_INST_n_605));
  AOI2B1X1M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1577(.A0
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_131), .A1N
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_74), .B0
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_53), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_138));
  AOI2B1X1M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1578(.A0
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_135), .A1N
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_72), .B0
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_51), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_137));
  XOR3XLM TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1579(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_12), .B
       (TDSP_CORE_INST_opa[0]), .C
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_29), .Y
       (TDSP_CORE_INST_ALU_32_INST_n_606));
  OAI21X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1580(.A0
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_84), .A1
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_76), .B0
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_90), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_135));
  OA21X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1581(.A0
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_49), .A1
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_73), .B0
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_70), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_134));
  CLKINVX2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1582(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_132), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_133));
  OAI21X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1583(.A0
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_54), .A1
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_45), .B0
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_64), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_132));
  OAI21X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1584(.A0
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_77), .A1
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_75), .B0
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_61), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_131));
  OA21X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1585(.A0
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_83), .A1
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_80), .B0
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_63), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_130));
  NOR3X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1586(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_72), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_76), .C
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_52), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_129));
  NOR3X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1587(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_74), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_55), .C
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_75), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_128));
  NOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1588(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_56), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_80), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_127));
  NOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1589(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_78), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_79), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_126));
  NAND2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1590(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_92), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_62), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_125));
  NAND2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1591(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_77), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_57), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_124));
  NAND2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1592(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_58), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_85), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_123));
  NAND2BX2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1593(.AN
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_79), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_47), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_122));
  NAND2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1594(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_1), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_89), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_121));
  NAND2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1595(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_94), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_5), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_120));
  NAND2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1596(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_88), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_71), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_119));
  NAND2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1597(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_68), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_86), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_118));
  CLKNAND2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1598(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_69), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_87), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_117));
  NAND2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1599(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_8), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_93), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_116));
  CLKNAND2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1600(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_59), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_4), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_115));
  NAND2BX2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1601(.AN
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_80), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_63), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_114));
  NOR2BX2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1602(.AN
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_83), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_56), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_113));
  NAND2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1603(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_84), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_6), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_112));
  NAND2BX2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1604(.AN
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_75), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_61), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_110));
  NAND2BX2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1605(.AN
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_73), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_70), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_109));
  NAND2BX2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1606(.AN
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_45), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_64), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_108));
  NAND2BX2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1607(.AN
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_55), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_67), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_107));
  AND2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1608(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_81), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_2), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_106));
  NOR2BX2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1609(.AN
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_54), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_82), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_105));
  NAND2BX2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1610(.AN
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_52), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_60), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_104));
  NOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1611(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_74), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_53), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_103));
  NOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1612(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_51), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_72), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_102));
  NOR2BX2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1613(.AN
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_49), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_48), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_101));
  NAND2BX2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1614(.AN
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_76), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_90), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_100));
  NAND2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1615(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_3), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_46), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_99));
  NAND2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1616(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_0), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_65), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_98));
  NAND2BX2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1617(.AN
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_78), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_66), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_97));
  NAND2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1618(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_7), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_91), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_96));
  XOR3XLM TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1619(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_10), .B
       (TDSP_CORE_INST_opb[31]), .C (TDSP_CORE_INST_opa[31]), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_95));
  OAI2BB1X2M
       TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1620(.A0N
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_12), .A1N
       (TDSP_CORE_INST_opa[0]), .B0
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_44), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_111));
  NAND2BX2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1621(.AN
       (TDSP_CORE_INST_opa[1]), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_38), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_94));
  NAND2BX2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1623(.AN
       (TDSP_CORE_INST_opa[3]), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_42), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_93));
  NAND2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1625(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_21), .B
       (TDSP_CORE_INST_opa[23]), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_92));
  NAND2BX2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1626(.AN
       (TDSP_CORE_INST_opa[2]), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_40), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_91));
  NAND2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1628(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_30), .B
       (TDSP_CORE_INST_opa[17]), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_90));
  NAND2BX2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1629(.AN
       (TDSP_CORE_INST_opa[30]), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_19), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_89));
  NAND2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1631(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_27), .B
       (TDSP_CORE_INST_opa[29]), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_88));
  NAND2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1633(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_33), .B
       (TDSP_CORE_INST_opa[27]), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_87));
  NAND2BX2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1634(.AN
       (TDSP_CORE_INST_opa[28]), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_36), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_86));
  NAND2BX2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1635(.AN
       (TDSP_CORE_INST_opa[15]), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_43), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_85));
  NAND2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1636(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_39), .B
       (TDSP_CORE_INST_opa[16]), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_84));
  NAND2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1637(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_41), .B
       (TDSP_CORE_INST_opa[24]), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_83));
  NOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1638(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_35), .B
       (TDSP_CORE_INST_opa[20]), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_82));
  NAND2BX2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1639(.AN
       (TDSP_CORE_INST_opa[14]), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_22), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_81));
  NOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1640(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_16), .B
       (TDSP_CORE_INST_opa[25]), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_80));
  NOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1641(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_37), .B
       (TDSP_CORE_INST_opa[4]), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_79));
  NOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1642(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_28), .B
       (TDSP_CORE_INST_opa[5]), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_78));
  NAND2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1643(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_20), .B
       (TDSP_CORE_INST_opa[8]), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_77));
  NOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1645(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_30), .B
       (TDSP_CORE_INST_opa[17]), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_76));
  NOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1646(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_34), .B
       (TDSP_CORE_INST_opa[9]), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_75));
  NOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1647(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_17), .B
       (TDSP_CORE_INST_opa[10]), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_74));
  NOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1648(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_24), .B
       (TDSP_CORE_INST_opa[13]), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_73));
  NOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1649(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_31), .B
       (TDSP_CORE_INST_opa[18]), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_72));
  INVX2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1651(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_50), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_51));
  OAI21X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1652(.A0
       (TDSP_CORE_INST_opa[0]), .A1
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_12), .B0
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_29), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_44));
  OR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1653(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_27), .B
       (TDSP_CORE_INST_opa[29]), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_71));
  NAND2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1654(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_24), .B
       (TDSP_CORE_INST_opa[13]), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_70));
  OR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1655(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_33), .B
       (TDSP_CORE_INST_opa[27]), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_69));
  NAND2BX2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1656(.AN
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_36), .B
       (TDSP_CORE_INST_opa[28]), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_68));
  NAND2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1657(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_26), .B
       (TDSP_CORE_INST_opa[11]), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_67));
  NAND2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1658(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_28), .B
       (TDSP_CORE_INST_opa[5]), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_66));
  NAND2BX2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1659(.AN
       (TDSP_CORE_INST_opa[6]), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_15), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_65));
  NAND2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1660(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_25), .B
       (TDSP_CORE_INST_opa[21]), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_64));
  NAND2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1663(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_16), .B
       (TDSP_CORE_INST_opa[25]), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_63));
  OR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1664(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_21), .B
       (TDSP_CORE_INST_opa[23]), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_62));
  NAND2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1665(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_34), .B
       (TDSP_CORE_INST_opa[9]), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_61));
  NAND2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1666(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_18), .B
       (TDSP_CORE_INST_opa[19]), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_60));
  NAND2BX2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1667(.AN
       (TDSP_CORE_INST_opa[26]), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_32), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_59));
  NAND2BX2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1668(.AN
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_43), .B
       (TDSP_CORE_INST_opa[15]), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_58));
  OR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1669(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_20), .B
       (TDSP_CORE_INST_opa[8]), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_57));
  NOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1670(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_41), .B
       (TDSP_CORE_INST_opa[24]), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_56));
  NOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1671(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_26), .B
       (TDSP_CORE_INST_opa[11]), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_55));
  NAND2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1672(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_35), .B
       (TDSP_CORE_INST_opa[20]), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_54));
  AND2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1673(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_17), .B
       (TDSP_CORE_INST_opa[10]), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_53));
  NOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1674(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_18), .B
       (TDSP_CORE_INST_opa[19]), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_52));
  NAND2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1675(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_31), .B
       (TDSP_CORE_INST_opa[18]), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_50));
  NAND2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1676(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_14), .B
       (TDSP_CORE_INST_opa[12]), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_49));
  NOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1677(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_14), .B
       (TDSP_CORE_INST_opa[12]), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_48));
  NAND2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1678(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_37), .B
       (TDSP_CORE_INST_opa[4]), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_47));
  NAND2BX2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1680(.AN
       (TDSP_CORE_INST_opa[22]), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_23), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_46));
  NOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1681(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_25), .B
       (TDSP_CORE_INST_opa[21]), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_45));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1687(.A
       (TDSP_CORE_INST_opb[15]), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_12), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_43));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1688(.A
       (TDSP_CORE_INST_opb[3]), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_12), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_42));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1689(.A
       (TDSP_CORE_INST_opb[24]), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_10), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_41));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1690(.A
       (TDSP_CORE_INST_opb[2]), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_12), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_40));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1691(.A
       (TDSP_CORE_INST_opb[16]), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_11), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_39));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1692(.A
       (TDSP_CORE_INST_opb[1]), .B (TDSP_CORE_INST_ALU_32_INST_n_574),
       .Y (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_38));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1693(.A
       (TDSP_CORE_INST_opb[4]), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_11), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_37));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1694(.A
       (TDSP_CORE_INST_opb[28]), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_12), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_36));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1695(.A
       (TDSP_CORE_INST_opb[20]), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_10), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_35));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1696(.A
       (TDSP_CORE_INST_opb[9]), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_11), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_34));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1697(.A
       (TDSP_CORE_INST_opb[27]), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_10), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_33));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1698(.A
       (TDSP_CORE_INST_opb[26]), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_12), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_32));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1699(.A
       (TDSP_CORE_INST_opb[18]), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_11), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_31));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1700(.A
       (TDSP_CORE_INST_opb[17]), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_11), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_30));
  XNOR2X4M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1701(.A
       (TDSP_CORE_INST_opb[0]), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_11), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_29));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1706(.A
       (TDSP_CORE_INST_opb[5]), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_11), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_28));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1707(.A
       (TDSP_CORE_INST_opb[29]), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_10), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_27));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1708(.A
       (TDSP_CORE_INST_opb[11]), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_11), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_26));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1709(.A
       (TDSP_CORE_INST_opb[21]), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_10), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_25));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1710(.A
       (TDSP_CORE_INST_opb[13]), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_11), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_24));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1711(.A
       (TDSP_CORE_INST_opb[22]), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_12), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_23));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1712(.A
       (TDSP_CORE_INST_opb[14]), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_12), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_22));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1713(.A
       (TDSP_CORE_INST_opb[23]), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_10), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_21));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1714(.A
       (TDSP_CORE_INST_opb[8]), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_11), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_20));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1715(.A
       (TDSP_CORE_INST_opb[7]), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_11), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_13));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1716(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_12), .B
       (TDSP_CORE_INST_opb[30]), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_19));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1717(.A
       (TDSP_CORE_INST_opb[19]), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_11), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_18));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1718(.A
       (TDSP_CORE_INST_opb[10]), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_11), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_17));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1719(.A
       (TDSP_CORE_INST_opb[25]), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_10), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_16));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1720(.A
       (TDSP_CORE_INST_opb[6]), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_12), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_15));
  XNOR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1721(.A
       (TDSP_CORE_INST_opb[12]), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_11), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_14));
  INVX2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1732(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_12), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_10));
  INVX4M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1745(.A
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_11), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_12));
  INVX4M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1746(.A
       (TDSP_CORE_INST_ALU_32_INST_n_574), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_11));
  OAI21BX1M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g2(.A0
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_160), .A1
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_74), .B0N
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_53), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_9));
  NAND2BX2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1747(.AN
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_42), .B
       (TDSP_CORE_INST_opa[3]), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_8));
  NAND2BX2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1748(.AN
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_40), .B
       (TDSP_CORE_INST_opa[2]), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_7));
  OR2X2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1749(.A
       (TDSP_CORE_INST_opa[16]), .B
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_39), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_6));
  NAND2BX2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1750(.AN
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_38), .B
       (TDSP_CORE_INST_opa[1]), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_5));
  NAND2BX2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1751(.AN
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_32), .B
       (TDSP_CORE_INST_opa[26]), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_4));
  NAND2BX2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1752(.AN
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_23), .B
       (TDSP_CORE_INST_opa[22]), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_3));
  NAND2BX2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1753(.AN
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_22), .B
       (TDSP_CORE_INST_opa[14]), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_2));
  NAND2BX2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1754(.AN
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_19), .B
       (TDSP_CORE_INST_opa[30]), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_1));
  NAND2BX2M TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_g1755(.AN
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_15), .B
       (TDSP_CORE_INST_opa[6]), .Y
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_0));
  CLKXOR2X2M TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_g518(.A
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_62), .B (n_1421), .Y
       (TDSP_CORE_INST_ALU_32_INST_n_739));
  CLKXOR2X2M TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_g519(.A
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_59), .B (n_1400), .Y
       (TDSP_CORE_INST_ALU_32_INST_n_743));
  ADDHX1M TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_g520(.A (n_1404), .B
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_50), .S
       (TDSP_CORE_INST_ALU_32_INST_n_740), .CO
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_62));
  CLKXOR2X2M TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_g521(.A
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_56), .B (n_1394), .Y
       (TDSP_CORE_INST_ALU_32_INST_n_747));
  ADDHX1M TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_g522(.A (n_1398), .B
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_45), .S
       (TDSP_CORE_INST_ALU_32_INST_n_744), .CO
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_59));
  XOR2X2M TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_g523(.A
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_52), .B (n_979), .Y
       (TDSP_CORE_INST_ALU_32_INST_n_751));
  ADDHX1M TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_g524(.A (n_1392), .B
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_39), .S
       (TDSP_CORE_INST_ALU_32_INST_n_748), .CO
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_56));
  CLKXOR2X2M TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_g526(.A
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_47), .B (n_1555), .Y
       (TDSP_CORE_INST_ALU_32_INST_n_755));
  ADDHX1M TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_g527(.A (n_1157), .B
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_37), .S
       (TDSP_CORE_INST_ALU_32_INST_n_752), .CO
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_52));
  ADDHX1M TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_g528(.A (n_1407), .B
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_35), .S
       (TDSP_CORE_INST_ALU_32_INST_n_741), .CO
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_50));
  CLKXOR2X2M TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_g529(.A
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_41), .B (n_1417), .Y
       (TDSP_CORE_INST_ALU_32_INST_n_737));
  ADDHX1M TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_g530(.A (n_1159), .B
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_31), .S
       (TDSP_CORE_INST_ALU_32_INST_n_756), .CO
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_47));
  ADDHX1M TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_g531(.A (n_1397), .B
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_33), .S
       (TDSP_CORE_INST_ALU_32_INST_n_745), .CO
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_45));
  ADDHX1M TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_g532(.A (n_1419), .B
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_30), .S
       (TDSP_CORE_INST_ALU_32_INST_n_736), .CO
       (TDSP_CORE_INST_ALU_32_INST_n_735));
  ADDHX1M TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_g533(.A (n_1415), .B
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_27), .S
       (TDSP_CORE_INST_ALU_32_INST_n_738), .CO
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_41));
  ADDHX1M TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_g534(.A (n_1391), .B
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_28), .S
       (TDSP_CORE_INST_ALU_32_INST_n_749), .CO
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_39));
  ADDHX1M TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_g535(.A (n_1155), .B
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_25), .S
       (TDSP_CORE_INST_ALU_32_INST_n_753), .CO
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_37));
  ADDHX1M TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_g536(.A (n_1396), .B
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_24), .S
       (TDSP_CORE_INST_ALU_32_INST_n_742), .CO
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_35));
  ADDHX1M TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_g537(.A (n_1395), .B
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_20), .S
       (TDSP_CORE_INST_ALU_32_INST_n_746), .CO
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_33));
  ADDHX1M TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_g538(.A (n_1154), .B
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_21), .S
       (TDSP_CORE_INST_ALU_32_INST_n_757), .CO
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_31));
  AND3X2M TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_g539(.A
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_27), .B (n_1415), .C
       (n_1417), .Y (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_30));
  ADDHX1M TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_g540(.A (n_1390), .B
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_17), .S
       (TDSP_CORE_INST_ALU_32_INST_n_750), .CO
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_28));
  NOR2BX2M TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_g541(.AN
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_24), .B
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_0), .Y
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_27));
  ADDHX1M TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_g542(.A (n_1156), .B
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_16), .S
       (TDSP_CORE_INST_ALU_32_INST_n_754), .CO
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_25));
  NOR2BX2M TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_g543(.AN
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_20), .B
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_3), .Y
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_24));
  CLKXOR2X2M TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_g544(.A
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_18), .B (n_1168), .Y
       (TDSP_CORE_INST_ALU_32_INST_n_759));
  ADDHX1M TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_g545(.A (n_1153), .B
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_15), .S
       (TDSP_CORE_INST_ALU_32_INST_n_758), .CO
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_21));
  NOR2BX2M TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_g546(.AN
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_17), .B
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_4), .Y
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_20));
  ADDHX1M TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_g547(.A (n_1169), .B
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_14), .S
       (TDSP_CORE_INST_ALU_32_INST_n_760), .CO
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_18));
  NOR2BX2M TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_g548(.AN
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_16), .B
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_2), .Y
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_17));
  NOR2BX2M TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_g549(.AN
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_15), .B
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_1), .Y
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_16));
  AND3X2M TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_g550(.A
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_14), .B (n_1168), .C
       (n_1169), .Y (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_15));
  ADDHX1M TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_g551(.A (n_1170), .B
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_10), .S
       (TDSP_CORE_INST_ALU_32_INST_n_761), .CO
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_14));
  XOR2X2M TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_g552(.A
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_8), .B (n_1172), .Y
       (TDSP_CORE_INST_ALU_32_INST_n_763));
  ADDHX1M TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_g553(.A (n_1171), .B
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_7), .S
       (TDSP_CORE_INST_ALU_32_INST_n_762), .CO
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_10));
  ADDHX1M TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_g554(.A (n_1173), .B
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_6), .S
       (TDSP_CORE_INST_ALU_32_INST_n_764), .CO
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_8));
  AND3X2M TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_g555(.A
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_6), .B (n_1172), .C
       (n_1173), .Y (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_7));
  ADDHX1M TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_g556(.A (n_1174), .B
       (n_1167), .S (TDSP_CORE_INST_ALU_32_INST_n_765), .CO
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_6));
  NAND4X2M TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_g557(.A (n_1394),
       .B (n_1392), .C (n_1391), .D (n_1390), .Y
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_4));
  NAND4X2M TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_g558(.A (n_1400),
       .B (n_1398), .C (n_1397), .D (n_1395), .Y
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_3));
  NAND4X2M TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_g559(.A (n_1157),
       .B (n_1156), .C (n_1155), .D (n_979), .Y
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_2));
  NAND4X2M TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_g560(.A (n_1555),
       .B (n_1159), .C (n_1154), .D (n_1153), .Y
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_1));
  NAND4X2M TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_g561(.A (n_1421),
       .B (n_1407), .C (n_1404), .D (n_1396), .Y
       (TDSP_CORE_INST_ALU_32_INST_inc_add_54_27_n_0));
  XNOR2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13121(.A
       (n_1562), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_701), .Y
       (TDSP_CORE_INST_MPY_32_INST_ab_result[31]));
  XNOR2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13123(.A
       (n_1563), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_749), .Y
       (TDSP_CORE_INST_MPY_32_INST_ab_result[30]));
  XNOR2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13126(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_942), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_748), .Y
       (TDSP_CORE_INST_MPY_32_INST_ab_result[29]));
  NAND2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13128(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_940), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_783), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_942));
  XNOR2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13129(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_939), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_789), .Y
       (TDSP_CORE_INST_MPY_32_INST_ab_result[28]));
  NAND2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13130(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_939), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_782), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_940));
  ADDFHX4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13131(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_791), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_769), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_936), .S
       (TDSP_CORE_INST_MPY_32_INST_ab_result[27]), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_939));
  XNOR2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13132(.A
       (n_1564), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_855), .Y
       (TDSP_CORE_INST_MPY_32_INST_ab_result[25]));
  OAI21X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13133(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_934), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_799), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_801), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_936));
  AOI21X6M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13137(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_931), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_848), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_863), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_934));
  XNOR2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13138(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_931), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_854), .Y
       (TDSP_CORE_INST_MPY_32_INST_ab_result[24]));
  NAND2X6M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13140(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_929), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_859), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_931));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13141(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_926), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_868), .Y
       (TDSP_CORE_INST_MPY_32_INST_ab_result[23]));
  NAND2X6M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13142(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_926), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_861), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_929));
  XNOR2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13143(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_923), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_889), .Y
       (TDSP_CORE_INST_MPY_32_INST_ab_result[21]));
  XNOR2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13144(.A
       (n_1565), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_875), .Y
       (TDSP_CORE_INST_MPY_32_INST_ab_result[19]));
  NAND2X6M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13145(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_925), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_878), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_926));
  NAND2X6M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13147(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_922), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_881), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_925));
  OAI2BB1X2M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13149(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_877), .A1N
       (n_1599), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_880), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_923));
  NAND2X6M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13151(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_917), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_893), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_922));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13152(.A
       (n_1599), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_888), .Y
       (TDSP_CORE_INST_MPY_32_INST_ab_result[20]));
  XNOR2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13153(.A
       (n_1586), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_873), .Y
       (TDSP_CORE_INST_MPY_32_INST_ab_result[18]));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13154(.A
       (n_1566), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_874), .Y
       (TDSP_CORE_INST_MPY_32_INST_ab_result[17]));
  NAND2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13156(.A
       (n_1599), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_887), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_917));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13160(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_910), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_869), .Y
       (TDSP_CORE_INST_MPY_32_INST_ab_result[16]));
  NAND2X8M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13164(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_908), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_849), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_910));
  XNOR2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13165(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_906), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_867), .Y
       (TDSP_CORE_INST_MPY_32_INST_ab_result[15]));
  NAND2X6M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13166(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_906), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_860), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_908));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13167(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_903), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_825), .Y
       (TDSP_CORE_INST_MPY_32_INST_ab_result[13]));
  NAND2X6M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13168(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_904), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_851), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_906));
  XNOR2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13169(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_902), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_862), .Y
       (TDSP_CORE_INST_MPY_32_INST_ab_result[14]));
  NAND2X6M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13170(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_902), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_853), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_904));
  OAI2BB1X2M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13171(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_816), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_900), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_817), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_903));
  OAI2BB1X4M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13172(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_827), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_900), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_835), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_902));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13173(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_900), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_826), .Y
       (TDSP_CORE_INST_MPY_32_INST_ab_result[12]));
  ADDFHX4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13174(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_768), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_764), .CI
       (n_1567), .S (TDSP_CORE_INST_MPY_32_INST_ab_result[11]), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_900));
  XNOR2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13177(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_892), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_788), .Y
       (TDSP_CORE_INST_MPY_32_INST_ab_result[10]));
  NAND2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13180(.A
       (n_1603), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_865), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_894));
  OA21X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13181(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_876), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_880), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_882), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_893));
  NAND2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13182(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_886), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_733), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_892));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13183(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_866), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_750), .Y
       (TDSP_CORE_INST_MPY_32_INST_ab_result[9]));
  AND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13184(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_881), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_878), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_890));
  NAND2BX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13185(.AN
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_876), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_882), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_889));
  NAND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13186(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_877), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_880), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_888));
  NOR2BX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13187(.AN
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_877), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_876), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_887));
  NAND2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13188(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_866), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_38), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_886));
  AND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13193(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_42), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_858), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_883));
  NAND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13194(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_872), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_850), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_882));
  OR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13195(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_871), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_846), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_881));
  NAND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13196(.A
       (n_1568), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_843), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_880));
  NAND2BX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13197(.AN
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_870), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_43), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_875));
  NAND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13198(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_45), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_42), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_874));
  NAND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13199(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_44), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_865), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_873));
  NAND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13200(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_871), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_846), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_878));
  OR2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13201(.A
       (n_1568), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_843), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_877));
  NOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13202(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_872), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_850), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_876));
  ADDFHX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13203(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_711), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_775), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_774), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_872), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_871));
  AND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13204(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_824), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_844), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_870));
  NAND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13206(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_857), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_858), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_869));
  NAND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13207(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_861), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_859), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_868));
  NAND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13208(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_860), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_849), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_867));
  XNOR2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13211(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_820), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_734), .Y
       (TDSP_CORE_INST_MPY_32_INST_ab_result[8]));
  OAI21X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13212(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_841), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_840), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_842), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_863));
  NAND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13213(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_851), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_853), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_862));
  NAND2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13216(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_847), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_723), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_866));
  NAND2BX8M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13217(.AN
       (n_1514), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_837), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_865));
  INVX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13221(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_856), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_857));
  OR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13222(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_832), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_845), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_861));
  OR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13223(.A
       (n_1569), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_829), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_860));
  NAND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13224(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_832), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_845), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_859));
  NAND2BX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13225(.AN
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_841), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_842), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_855));
  NAND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13226(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_836), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_840), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_854));
  OR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13227(.A
       (n_1600), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_830), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_858));
  AND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13228(.A
       (n_1600), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_830), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_856));
  NOR2BX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13229(.AN
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_836), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_841), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_848));
  NAND2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13230(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_820), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_722), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_847));
  OR2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13231(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_821), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_804), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_853));
  NAND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13233(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_821), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_804), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_851));
  OAI2B1X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13234(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_720), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_777), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_839), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_850));
  NAND2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13235(.A
       (n_1569), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_829), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_849));
  ADDFHX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13238(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_705), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_771), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_776), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_846), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_845));
  ADDFHX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13239(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_671), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_790), .CI
       (n_1604), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_844), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_843));
  OAI2B1X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13240(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_777), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_720), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_746), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_839));
  NAND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13241(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_833), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_798), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_842));
  NOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13242(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_833), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_798), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_841));
  NAND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13243(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_831), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_834), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_840));
  AOI2B1X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13244(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_41), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_817), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_818), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_835));
  XNOR2X8M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13246(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_806), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_793), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_837));
  OR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13247(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_831), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_834), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_836));
  ADDFX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13248(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_666), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_761), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_754), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_834), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_833));
  ADDFX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13249(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_704), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_755), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_770), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_832), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_831));
  CLKAND2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13250(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_41), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_816), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_827));
  NAND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13251(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_817), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_816), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_826));
  NAND2BX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13252(.AN
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_818), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_41), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_825));
  OAI2BB1X2M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13253(.A0N
       (n_1575), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_762), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_815), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_830));
  OAI2BB1X2M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13254(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_678), .A1N
       (n_1571), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_810), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_829));
  XNOR2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13256(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_803), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_735), .Y
       (TDSP_CORE_INST_MPY_32_INST_ab_result[7]));
  NAND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13257(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_809), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_800), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_824));
  XOR2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13260(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_786), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_713), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_821));
  NAND2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13261(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_814), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_721), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_820));
  OAI21X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13262(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_762), .A1
       (n_1575), .B0 (n_1605), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_815));
  NAND2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13263(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_803), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_36), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_814));
  NAND2BX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13264(.AN
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_799), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_801), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_813));
  AND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13265(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_805), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_792), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_818));
  NAND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13267(.A
       (n_1570), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_765), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_817));
  OR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13268(.A
       (n_1570), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_765), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_816));
  OAI21X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13269(.A0
       (n_1571), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_678), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_713), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_810));
  OAI21X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13270(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_793), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_675), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_778), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_809));
  XNOR2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13274(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_795), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_695), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_812));
  XOR2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13275(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_778), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_675), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_806));
  ADDFHX4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13278(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_692), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_736), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_693), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_805), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_804));
  ADDFHX4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13280(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_530), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_618), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_741), .S
       (TDSP_CORE_INST_MPY_32_INST_ab_result[6]), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_803));
  NAND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13281(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_797), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_794), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_801));
  NAND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13283(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_793), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_675), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_800));
  NOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13284(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_797), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_794), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_799));
  ADDFX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13288(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_665), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_703), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_760), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_798), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_797));
  ADDFHX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13289(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_631), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_651), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_650), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_796), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_795));
  ADDFX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13290(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_709), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_531), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_702), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_794), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_791));
  ADDFHX4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13291(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_681), .B
       (n_1574), .CI (n_1572), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_793), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_790));
  NAND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13292(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_783), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_782), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_789));
  NAND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13293(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_781), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_780), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_788));
  OAI2B1X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13294(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_624), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_712), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_779), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_792));
  XOR2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13295(.A
       (n_1571), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_678), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_786));
  OAI2B1X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13299(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_712), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_624), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_740), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_779));
  NAND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13300(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_773), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_725), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_783));
  OR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13301(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_773), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_725), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_782));
  OR2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13302(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_772), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_715), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_781));
  NAND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13303(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_772), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_715), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_780));
  NAND2BX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13304(.AN
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_758), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_37), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_776));
  NAND2BX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13305(.AN
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_752), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_767), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_778));
  NAND2BX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13306(.AN
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_756), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_766), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_775));
  XOR2X8M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13307(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_655), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_753), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_72));
  XOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13308(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_757), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_654), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_777));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13309(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_719), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_759), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_774));
  ADDFX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13310(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_630), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_534), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_710), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_771), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_770));
  ADDFX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13311(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_662), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_588), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_708), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_769), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_773));
  ADDFHX4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13312(.A
       (n_1579), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_663), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_669), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_772), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_768));
  OAI21X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13313(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_625), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_679), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_655), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_767));
  OAI21X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13314(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_688), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_674), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_654), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_766));
  OAI2BB1X2M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13316(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_610), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_696), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_751), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_765));
  XOR3X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13317(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_610), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_628), .C
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_696), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_764));
  ADDFX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13319(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_575), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_584), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_706), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_761), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_760));
  ADDHX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13320(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_626), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_676), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_759), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_758));
  ADDHX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13321(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_674), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_688), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_757), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_756));
  ADDFX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13322(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_585), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_533), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_707), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_755), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_754));
  ADDHX4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13323(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_679), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_625), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_753), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_752));
  OAI21X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13324(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_696), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_610), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_628), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_751));
  NAND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13325(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_38), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_733), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_750));
  NAND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13326(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_732), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_739), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_749));
  NAND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13327(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_737), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_738), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_748));
  OAI2BB1X2M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13329(.A0N
       (n_1587), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_602), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_731), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_762));
  XOR2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13330(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_636), .B
       (n_1573), .Y (TDSP_CORE_INST_MPY_32_INST_ab_result[5]));
  OAI2BB1X2M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13331(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_677), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_653), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_729), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_746));
  NAND2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13332(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_35), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_617), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_741));
  OAI2BB1X2M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13334(.A0N
       (n_1576), .A1N (n_1606), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_730), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_744));
  ADDFHX4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13336(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_511), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_647), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_513), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_740), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_736));
  NAND2BX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13338(.AN
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_726), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_668), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_739));
  OR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13339(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_724), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_727), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_738));
  NAND2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13340(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_721), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_36), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_735));
  NAND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13341(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_724), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_727), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_737));
  NAND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13342(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_722), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_723), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_734));
  OAI21X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13343(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_602), .A1
       (n_1587), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_714), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_731));
  OAI21X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13344(.A0
       (n_1606), .A1 (n_1576), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_689), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_730));
  OAI21X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13345(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_653), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_677), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_690), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_729));
  NAND2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13347(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_698), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_716), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_733));
  NAND2BX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13349(.AN
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_668), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_726), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_732));
  ADDFX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13351(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_595), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_307), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_591), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_727), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_726));
  ADDFX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13352(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_596), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_580), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_661), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_725), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_724));
  NAND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13354(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_717), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_691), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_723));
  OR2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13355(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_717), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_691), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_722));
  NAND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13356(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_680), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_648), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_721));
  ADDFHX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13361(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_571), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_527), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_573), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_711), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_710));
  ADDFX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13362(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_515), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_31), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_512), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_720), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_719));
  ADDFX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13363(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_586), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_301), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_589), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_709), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_708));
  ADDFX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13364(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_288), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_593), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_582), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_707), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_706));
  ADDFHX4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13365(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_526), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_579), .CI
       (n_1582), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_717), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_716));
  ADDFX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13366(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_570), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_572), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_583), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_705), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_704));
  ADDFX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13367(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_587), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_574), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_532), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_703), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_702));
  OAI2B1X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13368(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_520), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_521), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_685), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_715));
  XOR3XLM TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13369(.A
       (n_1542), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_286), .C
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_664), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_701));
  OAI2BB1X2M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13372(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_13), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_537), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_686), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_714));
  OAI2BB1X2M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13373(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_32), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_599), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_687), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_713));
  OAI2BB1X2M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13374(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_559), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_33), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_683), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_712));
  XOR2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13375(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_611), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_627), .Y
       (TDSP_CORE_INST_MPY_32_INST_ab_result[4]));
  XOR2X8M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13376(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_667), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_633), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_698));
  XOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13378(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_622), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_540), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_696));
  XNOR2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13379(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_621), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_629), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_693));
  XOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13380(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_620), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_649), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_692));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13381(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_634), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_542), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_695));
  OAI21BX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13382(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_599), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_32), .B0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_629), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_687));
  OAI21X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13383(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_537), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_13), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_649), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_686));
  OAI2B1X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13384(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_521), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_520), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_667), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_685));
  OAI21X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13386(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_33), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_559), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_540), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_683));
  OAI2BB1X2M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13388(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_469), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_501), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_659), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_691));
  OAI2BB1X2M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13389(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_491), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_551), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_656), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_690));
  NAND2BX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13390(.AN
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_641), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_660), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_689));
  NAND2BX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13391(.AN
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_643), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_652), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_681));
  NAND2BX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13392(.AN
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_645), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_657), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_688));
  XOR2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13393(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_522), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_606), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_680));
  XOR3XLM TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13394(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_562), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_518), .C
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_535), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_671));
  XOR2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13395(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_644), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_543), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_679));
  XOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13397(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_642), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_598), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_678));
  XOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13398(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_557), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_646), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_677));
  OAI2B1X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13399(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_295), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_563), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_658), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_676));
  XOR3X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13400(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_556), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_536), .C
       (n_1578), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_675));
  XOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13401(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_561), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_603), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_674));
  XNOR2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13402(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_619), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_516), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_673));
  XNOR3X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13403(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_545), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_358), .C
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_560), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_669));
  ADDFX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13405(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_382), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_409), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_592), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_666), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_665));
  ADDFX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13406(.A
       (n_1515), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_286), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_600), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_668), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_664));
  ADDFHX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13407(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_458), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_578), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_336), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_667), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_663));
  ADDFX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13408(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_381), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_300), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_581), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_662), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_661));
  OAI21X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13409(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_471), .A1
       (n_1581), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_598), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_660));
  OAI21X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13410(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_501), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_469), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_522), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_659));
  OAI21X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13411(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_563), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_294), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_561), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_658));
  OAI21X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13412(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_555), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_564), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_557), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_657));
  OAI21X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13413(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_551), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_491), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_558), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_656));
  OAI21X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13414(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_549), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_472), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_543), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_652));
  OAI21X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13415(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_516), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_539), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_637), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_655));
  XNOR2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13416(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_553), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_605), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_651));
  OAI21X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13417(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_518), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_535), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_638), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_654));
  OAI2BB1X2M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13418(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_538), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_554), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_639), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_650));
  OAI2B1X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13419(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_536), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_556), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_640), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_653));
  ADDFHX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13420(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_377), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_476), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_378), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_647), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_649));
  ADDHX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13421(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_564), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_555), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_646), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_645));
  ADDHX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13422(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_472), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_549), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_644), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_643));
  ADDHX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13423(.A
       (n_1581), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_471), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_642), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_641));
  OAI2B1X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13424(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_556), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_536), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_594), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_640));
  OAI21X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13425(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_554), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_538), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_601), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_639));
  OAI2BB1X2M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13426(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_535), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_518), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_562), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_638));
  OAI2BB1X2M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13427(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_539), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_516), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_524), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_637));
  NOR2BX4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13428(.AN
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_617), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_616), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_636));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13430(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_517), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_552), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_634));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13431(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_520), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_521), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_633));
  NAND2BX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13433(.AN
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_568), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_608), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_648));
  OAI2BB1X2M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13434(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_494), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_424), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_612), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_631));
  OAI22X1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13435(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_544), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_479), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_413), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_294), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_630));
  XOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13436(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_33), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_559), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_622));
  XOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13437(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_599), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_32), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_621));
  XOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13438(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_537), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_13), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_620));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13439(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_539), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_524), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_619));
  XNOR2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13440(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_503), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_569), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_618));
  OA22X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13441(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_439), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_597), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_366), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_316), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_629));
  OAI2B1X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13442(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_358), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_560), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_609), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_628));
  NAND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13443(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_614), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_566), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_627));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13444(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_544), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_480), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_626));
  OAI2BB1X2M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13445(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_493), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_553), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_615), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_625));
  XNOR2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13446(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_459), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_541), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_624));
  OAI21X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13449(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_553), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_493), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_550), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_615));
  OAI21X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13450(.A0
       (n_1580), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_24), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_467), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_614));
  NAND2BX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13451(.AN
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_552), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_517), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_613));
  OAI21X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13452(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_424), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_494), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_473), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_612));
  XNOR2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13453(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_548), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_447), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_611));
  NAND2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13454(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_525), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_546), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_617));
  NOR2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13455(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_525), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_546), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_616));
  OAI2B1X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13456(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_560), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_358), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_545), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_609));
  OAI21BX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13457(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_495), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_14), .B0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_503), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_608));
  XOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13459(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_501), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_469), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_606));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13460(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_550), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_493), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_605));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13462(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_563), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_295), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_603));
  XOR3X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13463(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_314), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_492), .C
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_362), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_610));
  CLKINVX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13464(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_590), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_600));
  INVX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13465(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_541), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_597));
  CLKINVX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13466(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_577), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_596));
  CLKINVX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13467(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_576), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_595));
  CLKINVX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13468(.A
       (n_1578), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_594));
  ADDFHX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13469(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_477), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_25), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_383), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_602), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_601));
  ADDFX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13470(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_376), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_267), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_345), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_593), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_592));
  ADDFX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13471(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_386), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_268), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_397), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_591), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_590));
  ADDFX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13472(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_337), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_388), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_399), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_589), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_588));
  ADDFHX4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13473(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_478), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_26), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_335), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_599), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_598));
  ADDFX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13474(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_380), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_264), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_348), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_587), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_586));
  ADDFX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13475(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_333), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_331), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_398), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_585), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_584));
  ADDFX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13476(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_389), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_394), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_15), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_583), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_582));
  ADDFX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13477(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_403), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_273), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_340), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_581), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_580));
  ADDFHX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13478(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_327), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_12), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_5), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_579), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_578));
  ADDFX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13479(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_387), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_307), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_400), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_577), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_576));
  ADDFX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13480(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_265), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_346), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_384), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_575), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_574));
  ADDFX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13481(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_328), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_341), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_28), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_573), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_572));
  ADDFX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13482(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_274), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_379), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_391), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_571), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_570));
  ADDHX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13483(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_14), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_495), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_569), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_568));
  NAND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13484(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_547), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_447), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_567));
  NAND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13485(.A
       (n_1580), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_24), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_566));
  NAND2BX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13486(.AN
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_447), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_548), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_565));
  INVX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13487(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_547), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_548));
  ADDFX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13488(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_405), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_73), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_266), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_564), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_563));
  ADDFHX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13489(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_325), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_406), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_338), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_562), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_561));
  ADDFX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13490(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_289), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_334), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_396), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_534), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_533));
  ADDFHX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13491(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_339), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_342), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_27), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_560), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_559));
  ADDFHX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13492(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_392), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_18), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_326), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_558), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_557));
  ADDFX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13493(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_b[1]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_269), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_390), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_556), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_555));
  ADDFHX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13494(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_88), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_393), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_317), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_554), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_553));
  ADDFHX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13495(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_332), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_344), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_330), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_552), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_551));
  ADDFX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13496(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_410), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_329), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_395), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_532), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_531));
  ADDFHX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13497(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_270), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_22), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_310), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_550), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_549));
  ADDFHX4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13498(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_262), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_318), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_404), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_547), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_546));
  OAI21X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13499(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_416), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_315), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_504), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_530));
  OAI22X1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13502(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_481), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_432), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_360), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_412), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_527));
  OAI22X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13503(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_370), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_489), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_313), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_356), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_545));
  OA22X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13504(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_487), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_430), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_419), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_418), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_544));
  OAI22X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13505(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_373), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_485), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_353), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_423), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_543));
  OA22X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13506(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_442), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_433), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_421), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_422), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_542));
  OAI2BB1X2M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13507(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_21), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_323), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_505), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_541));
  OAI21X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13508(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_282), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_359), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_506), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_540));
  OAI22X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13509(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_426), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_436), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_352), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_350), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_526));
  AOI21BX4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13510(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_364), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_361), .B0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_507), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_539));
  OAI21X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13511(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_417), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_420), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_509), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_538));
  OAI2BB1X2M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13512(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_411), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_281), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_508), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_537));
  OA21X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13513(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_438), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_427), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_443), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_536));
  AOI2BB2X2M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13514(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_437), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_428), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_365), .B1
       (n_1584), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_535));
  XOR2X8M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13516(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_496), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_457), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_525));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13517(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_486), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_373), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_524));
  XOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13518(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_488), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_430), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_515));
  XNOR2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13520(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_426), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_450), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_522));
  OAI21X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13522(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_362), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_314), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_510), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_513));
  OAI2BB1X2M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13523(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_19), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_468), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_499), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_521));
  XOR2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13524(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_490), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_370), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_520));
  XOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13525(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_482), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_432), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_512));
  XNOR2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13526(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_456), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_434), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_511));
  XOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13529(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_484), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_429), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_518));
  XOR2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13530(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_454), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_427), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_517));
  XOR2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13532(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_451), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_433), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_516));
  OAI2BB1X2M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13533(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_314), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_362), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_492), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_510));
  OAI2BB1X2M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13534(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_420), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_417), .B0
       (n_1583), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_509));
  NAND2BX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13535(.AN
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_434), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_440), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_508));
  OAI21BX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13536(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_361), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_364), .B0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_374), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_507));
  OAI2BB1X2M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13537(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_359), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_282), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_446), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_506));
  OAI21X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13538(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_323), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_21), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_16), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_505));
  OAI2BB1X2M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13539(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_315), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_416), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_496), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_504));
  OAI21X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13540(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_468), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_19), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_368), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_499));
  XNOR2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13541(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_441), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_470), .Y
       (TDSP_CORE_INST_MPY_32_INST_ab_result[2]));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13542(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_435), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_367), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_503));
  OAI21X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13544(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_283), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_312), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_474), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_501));
  ADDHX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13548(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_356), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_313), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_490), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_489));
  ADDHX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13549(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_319), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_343), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_496), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_495));
  ADDHX1MTH TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13550(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_418), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_419), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_488), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_487));
  ADDHX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13551(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_423), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_353), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_486), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_485));
  ADDHX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13552(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_349), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_351), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_484), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_483));
  ADDHX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13553(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_412), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_360), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_482), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_481));
  ADDHX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13554(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_294), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_413), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_480), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_479));
  ADDHX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13555(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_402), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_401), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_478), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_477));
  ADDHX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13556(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_347), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_17), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_494), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_493));
  ADDHX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13557(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_407), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_20), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_492), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_476));
  OAI2BB1X2M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13559(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_312), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_283), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_367), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_474));
  NAND2BX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13560(.AN
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_444), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_463), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_491));
  OAI21X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13561(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_284), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_357), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_465), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_473));
  XOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13562(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_369), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_445), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_472));
  OAI21X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13563(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_355), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_260), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_464), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_471));
  ADDHX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13564(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_176), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_320), .S
       (TDSP_CORE_INST_MPY_32_INST_ab_result[1]), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_470));
  ADDHX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13565(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_311), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_249), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_469), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_468));
  OAI2BB1X2M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13566(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_357), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_284), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_375), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_465));
  OAI2BB1X2M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13567(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_260), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_355), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_371), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_464));
  OAI21X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13568(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_303), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_50), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_369), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_463));
  XOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13572(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_366), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_316), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_459));
  XNOR2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13573(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_425), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_261), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_467));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13574(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_324), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_372), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_458));
  XNOR2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13575(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_415), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_315), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_457));
  XOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13576(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_281), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_411), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_456));
  XOR2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13578(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_414), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_354), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_454));
  XOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13581(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_421), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_422), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_451));
  XOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13582(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_352), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_350), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_450));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13584(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_322), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_21), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_448));
  ADDHX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13585(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_b[1]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_303), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_445), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_444));
  NAND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13586(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_414), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_354), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_443));
  AND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13587(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_422), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_421), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_442));
  NAND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13588(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_29), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_30), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_441));
  NOR2BX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13589(.AN
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_425), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_261), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_447));
  NOR2BX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13590(.AN
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_324), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_372), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_446));
  NAND2BX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13591(.AN
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_411), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_280), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_440));
  AND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13592(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_366), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_316), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_439));
  NOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13593(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_414), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_354), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_438));
  NOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13594(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_365), .B
       (n_1584), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_437));
  AND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13595(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_352), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_350), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_436));
  XOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13596(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_283), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_312), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_435));
  INVX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13598(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_415), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_416));
  CLKINVX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13599(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_409), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_410));
  OAI2BB2X1M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13603(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_174), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_254), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_215), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_108), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_407));
  OAI2BB2X1M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13604(.A0N
       (n_1517), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_146), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_220), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_71), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_406));
  OAI2BB1X2M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13605(.A0N
       (n_1585), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_277), .B0
       (TDSP_CORE_INST_MPY_32_INST_ab_b[3]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_405));
  AOI2BB2XLM
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13606(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_134), .A1N
       (n_1585), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_202), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_278), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_434));
  AO22X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13607(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_278), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_151), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_194), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_216), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_404));
  OAI21X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13608(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_258), .A1
       (n_1518), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_55), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_403));
  OAI2BB2X1M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13609(.A0N
       (n_1519), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_10), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_135), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_255), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_402));
  OAI22X1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13610(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_279), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_203), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_204), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_198), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_401));
  AOI22X1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13611(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_253), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_304), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_68), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_299), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_433));
  AOI22X1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13612(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_70), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_309), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_69), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_290), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_432));
  AOI2BB2XLM
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13614(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_147), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_71), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_140), .B1
       (n_1517), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_430));
  AOI22X1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13615(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_253), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_296), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_69), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_309), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_429));
  AOI22X1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13616(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_70), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_298), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_287), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_69), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_400));
  AO22XLM TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13617(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_70), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_306), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_308), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_69), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_399));
  AO22X1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13618(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_70), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_292), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_69), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_291), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_398));
  AOI22X1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13619(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_253), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_293), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_69), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_296), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_428));
  AO22XLM TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13620(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_287), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_70), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_69), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_305), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_397));
  AO22X1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13621(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_70), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_297), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_69), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_292), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_396));
  AOI22X1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13622(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_253), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_299), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_68), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_293), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_427));
  AO22X1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13623(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_70), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_302), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_69), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_306), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_395));
  OAI22X1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13624(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_259), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_224), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_164), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_196), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_394));
  AO22X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13625(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_256), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_175), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_137), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_200), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_393));
  OAI22X1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13626(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_257), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_114), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_152), .B1
       (n_1516), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_392));
  OA22X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13627(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_279), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_178), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_149), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_198), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_426));
  OAI22X1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13628(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_275), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_125), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_132), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_65), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_391));
  OAI2BB1X4M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13629(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_106), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_278), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_263), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_425));
  OAI22X1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13630(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_213), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_277), .B0
       (n_1585), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_86), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_390));
  AO22X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13631(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_253), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_271), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_68), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_304), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_424));
  AOI2BB2XLM
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13632(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_161), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_255), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_218), .B1
       (n_1519), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_423));
  OAI22X1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13633(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_115), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_71), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_198), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_58), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_389));
  OA22X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13634(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_275), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_173), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_65), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_160), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_422));
  AOI2BB2XLM
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13635(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_245), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_277), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_144), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_194), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_421));
  OAI22X1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13636(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_259), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_162), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_196), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_77), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_388));
  AOI22X1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13637(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_276), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_127), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_66), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_53), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_387));
  AOI2BB2X2M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13638(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_129), .A1N
       (n_1585), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_172), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_278), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_420));
  AOI2BB2X2M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13639(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_257), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_221), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_158), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_200), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_419));
  OAI21X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13640(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_276), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_66), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_53), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_386));
  AOI22X1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13641(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_143), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_254), .B0
       (n_1519), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_57), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_418));
  AOI2BB2X2M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13642(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_257), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_123), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_175), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_200), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_417));
  OAI22X1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13644(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_259), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_212), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_210), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_196), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_384));
  OAI2BB1X4M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13645(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_177), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_254), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_251), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_415));
  OAI22X1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13646(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_275), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_205), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_228), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_65), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_383));
  AO22XLM TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13647(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_70), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_291), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_69), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_302), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_382));
  AO22XLM TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13648(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_70), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_308), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_298), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_69), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_381));
  AO22X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13649(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_258), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_155), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_219), .B1
       (n_1518), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_414));
  AOI22X1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13650(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_253), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_290), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_69), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_297), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_413));
  AOI22X1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13651(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_258), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_230), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_142), .B1
       (n_1518), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_412));
  OAI2BB2X1M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13653(.A0N
       (n_1519), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_136), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_255), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_215), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_411));
  OAI2BB1X2M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13654(.A0N
       (n_1516), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_257), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_51), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_380));
  OAI2BB1X2M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13655(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_108), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_255), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_57), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_379));
  OAI22X1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13656(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_257), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_112), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_156), .B1
       (n_1516), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_378));
  OAI22X1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13657(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_279), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_133), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_203), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_198), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_377));
  OAI2BB1X2M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13658(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_198), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_71), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_59), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_376));
  AOI2BB2XLM
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13659(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_257), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_223), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_200), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_51), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_409));
  OAI22X1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13664(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_275), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_226), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_124), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_65), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_348));
  OAI22X1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13665(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_279), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_204), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_111), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_198), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_375));
  OA22X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13666(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_259), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_163), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_211), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_196), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_374));
  OAI22X1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13668(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_279), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_111), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_122), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_198), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_347));
  OAI22X1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13669(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_275), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_207), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_226), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_65), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_346));
  AOI2BB2X2M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13670(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_259), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_211), .B0
       (n_1518), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_155), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_373));
  OAI22X1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13672(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_150), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_257), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_223), .B1
       (n_1516), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_345));
  AOI2BB2X2M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13674(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_277), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_120), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_131), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_194), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_372));
  OAI22X1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13675(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_257), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_156), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_123), .B1
       (n_1516), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_371));
  OA22X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13676(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_279), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_165), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_227), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_198), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_370));
  OAI2BB2X1M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13678(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_118), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_256), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_114), .B1
       (n_1516), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_344));
  OAI2BB2X1M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13679(.A0N
       (n_1517), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_208), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_229), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_279), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_369));
  OAI22X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13681(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_279), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_149), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_165), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_198), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_368));
  OAI22X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13682(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_277), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_138), .B0
       (n_1585), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_121), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_367));
  OAI2BB2X1M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13684(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_216), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_278), .B0
       (n_1585), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_138), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_343));
  AO22XLM TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13685(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_254), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_116), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_174), .B1
       (n_1519), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_342));
  OAI2B2X1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13686(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_259), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_142), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_224), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_196), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_341));
  OA22X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13687(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_259), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_167), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_141), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_196), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_366));
  AO22X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13690(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_276), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_145), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_169), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_66), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_365));
  OAI2BB2X1M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13691(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_194), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_244), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_129), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_277), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_364));
  AOI22X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13693(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_258), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_4), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_166), .B1
       (n_1518), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_362));
  OAI21X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13694(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_65), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_173), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_321), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_361));
  OAI2BB2X1M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13695(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_127), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_66), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_126), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_275), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_340));
  OA22X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13696(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_275), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_117), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_125), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_65), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_360));
  OAI2BB2X1M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13697(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_194), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_217), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_277), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_130), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_339));
  AOI2BB2X2M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13698(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_279), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_227), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_225), .B1
       (n_1517), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_359));
  OAI2BB2X1M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13699(.A0N
       (n_1519), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_143), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_159), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_255), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_338));
  OA22X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13701(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_257), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_157), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_168), .B1
       (n_1516), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_358));
  AOI2BB2X2M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13702(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_171), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_108), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_10), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_254), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_357));
  AOI2BB2X2M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13703(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_255), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_113), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_116), .B1
       (n_1519), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_356));
  AOI2BB2X2M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13704(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_134), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_277), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_172), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_194), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_355));
  AO2B2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13705(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_276), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_160), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_145), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_66), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_354));
  OAI22X1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13706(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_275), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_124), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_126), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_65), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_337));
  AOI22X1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13707(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_256), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_137), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_118), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_200), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_353));
  OAI22X1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13708(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_257), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_104), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_157), .B1
       (n_1516), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_336));
  AOI2BB2X2M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13709(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_255), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_139), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_148), .B1
       (n_1519), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_352));
  OAI22X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13710(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_275), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_105), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_205), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_65), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_335));
  OAI22X1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13711(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_275), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_132), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_65), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_119), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_334));
  OAI22X1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13712(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_275), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_119), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_65), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_207), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_333));
  OA22X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13713(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_275), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_170), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_117), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_65), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_351));
  AO22X1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13714(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_218), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_254), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_214), .B1
       (n_1519), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_332));
  OAI22X1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13715(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_259), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_164), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_212), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_196), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_331));
  OAI2BB2X1M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13716(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_278), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_144), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_213), .B1
       (n_1585), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_330));
  OAI22X1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13717(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_210), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_259), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_162), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_196), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_329));
  OA22X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13718(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_277), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_121), .B0
       (n_1585), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_153), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_350));
  OAI2BB2X1M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13719(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_158), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_256), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_206), .B1
       (n_1516), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_328));
  OAI22X1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13720(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_277), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_153), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_120), .B1
       (n_1585), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_327));
  AOI2BB2X2M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13721(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_259), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_154), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_230), .B1
       (n_1518), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_349));
  OAI2BB2X1M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13722(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_254), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_214), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_159), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_108), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_326));
  OAI22X1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13723(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_257), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_152), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_221), .B1
       (n_1516), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_325));
  INVX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13726(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_322), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_323));
  NAND2BX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13727(.AN
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_228), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_276), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_321));
  OAI2BB2X1M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13728(.A0N
       (TDSP_CORE_INST_opb[0]), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_231), .B0
       (TDSP_CORE_INST_opa[0]), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_97), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_320));
  AND3X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13730(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_74), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_191), .C
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_102), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_319));
  AND3X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13731(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_51), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_1), .C
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_92), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_324));
  OAI2BB2X4M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13732(.A0N
       (TDSP_CORE_INST_opb[0]), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_237), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_241), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_97), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_318));
  OAI22X1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13733(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_243), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_97), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_240), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_82), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_317));
  NAND3X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13736(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_190), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_56), .C
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_100), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_322));
  AO2B2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13737(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_209), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_82), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_222), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_96), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_311));
  AOI2BB2X2M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13738(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_246), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_82), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_236), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_96), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_316));
  AOI2BB2X2M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13739(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_242), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_82), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_237), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_96), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_315));
  AOI2BB2XLM
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13740(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_235), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_82), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_234), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_96), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_314));
  OAI22X1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13742(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_240), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_97), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_73), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_82), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_310));
  AOI2BB2X4M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13743(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_239), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_97), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_247), .B1
       (TDSP_CORE_INST_opb[0]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_313));
  AOI2BB2X2M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13746(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_242), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_97), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_222), .B1
       (TDSP_CORE_INST_opb[0]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_312));
  CLKINVX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13747(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_300), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_301));
  INVX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13748(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_295), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_294));
  CLKINVX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13749(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_288), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_289));
  INVX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13751(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_280), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_281));
  BUFX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13756(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_279), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_71));
  INVX6M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13757(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_278), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_277));
  INVX6M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13758(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_276), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_275));
  ADDHX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13759(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_a[5]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_88), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_309), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_274));
  ADDHX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13760(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_88), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[12]), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_308), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_307));
  ADDHX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13761(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_a[11]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_88), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_306), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_273));
  ADDHX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13762(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_88), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[15]), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_305), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_272));
  ADDHX1MTH TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13763(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_a[1]), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_b[15]), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_304), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_303));
  ADDHX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13764(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_62), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_b[15]), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_271), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_270));
  ADDHX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13765(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_a[10]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_88), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_302), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_300));
  ADDHX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13766(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_a[2]), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_b[15]), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_299), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_269));
  ADDHX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13767(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_88), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[13]), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_298), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_268));
  ADDHX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13768(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_a[7]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_88), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_297), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_267));
  ADDHX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13769(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_a[4]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_88), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_296), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_295));
  ADDHX1MTH TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13770(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_a[3]), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_b[15]), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_293), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_266));
  ADDHX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13771(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_a[8]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_88), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_292), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_265));
  ADDHX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13772(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_a[9]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_88), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_291), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_264));
  ADDHX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13773(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_a[6]), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_b[15]), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_290), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_288));
  ADDHX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13774(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_88), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[14]), .S
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_287), .CO
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_286));
  NAND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13775(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_194), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_151), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_263));
  NAND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13776(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_194), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_63), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_285));
  NAND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13777(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_68), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_61), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_284));
  NAND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13778(.A
       (n_1517), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_62), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_283));
  NAND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13779(.A
       (n_1518), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_62), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_282));
  AND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13780(.A
       (n_1519), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_63), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_262));
  NAND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13782(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_66), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_62), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_280));
  NAND2X8M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13783(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_198), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_2), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_279));
  AND2X12M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13784(.A
       (n_1585), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_193), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_278));
  AND2X6M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13785(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_65), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_182), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_276));
  INVX6M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13786(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_259), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_258));
  INVX4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13787(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_257), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_256));
  INVX6M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13788(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_255), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_254));
  BUFX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13794(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_253), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_70));
  NAND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13796(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_128), .B
       (n_1519), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_251));
  NAND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13798(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_187), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_188), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_261));
  AND3X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13799(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_189), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_80), .C
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_99), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_249));
  NAND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13800(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_186), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_192), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_260));
  NAND2X12M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13802(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_180), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_196), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_259));
  NAND2X8M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13803(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_184), .B
       (n_1516), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_257));
  NAND2X12M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13804(.A
       (n_1538), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_108), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_255));
  CLKAND2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13805(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_110), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_183), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_253));
  INVX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13808(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_244), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_245));
  CLKINVX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13811(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_238), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_239));
  INVX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13812(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_235), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_236));
  INVX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13819(.A
       (n_1516), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_200));
  INVX10M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13820(.A
       (n_1517), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_198));
  INVX10M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13821(.A
       (n_1518), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_196));
  INVX6M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13822(.A
       (n_1585), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_194));
  XOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13823(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_b[2]), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_b[3]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_193));
  OAI21X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13824(.A0
       (TDSP_CORE_INST_MPY_32_INST_ab_b[12]), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_62), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_56), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_192));
  OAI21X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13825(.A0
       (TDSP_CORE_INST_MPY_32_INST_ab_b[4]), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_63), .B0
       (TDSP_CORE_INST_MPY_32_INST_ab_b[3]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_191));
  OAI21X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13826(.A0
       (TDSP_CORE_INST_MPY_32_INST_ab_b[10]), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_62), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_51), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_190));
  OAI21X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13827(.A0
       (TDSP_CORE_INST_MPY_32_INST_ab_b[6]), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_63), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_74), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_189));
  OAI21X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13829(.A0
       (TDSP_CORE_INST_MPY_32_INST_ab_b[2]), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_63), .B0
       (TDSP_CORE_INST_MPY_32_INST_ab_b[1]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_188));
  AOI21X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13830(.A0
       (TDSP_CORE_INST_MPY_32_INST_ab_b[2]), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_63), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_86), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_187));
  AOI21BX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13831(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_62), .A1
       (TDSP_CORE_INST_MPY_32_INST_ab_b[12]), .B0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_54), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_186));
  XNOR2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13833(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_78), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_b[8]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_184));
  XOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13834(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_b[14]), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_b[15]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_183));
  XOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13835(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_54), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_b[12]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_182));
  XOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13838(.A
       (n_1503), .B (TDSP_CORE_INST_MPY_32_INST_ab_b[10]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_180));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13840(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_80), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_62), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_178));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13841(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_57), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_81), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_177));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13842(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_a[9]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_73), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_247));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13843(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_a[12]), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_b[1]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_246));
  XNOR2X2MTH TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13844(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_a[13]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_86), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_244));
  XNOR2X2MTH TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13845(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_a[14]), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_b[1]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_243));
  XOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13846(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_73), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[5]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_242));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13847(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_50), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[3]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_241));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13848(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_a[15]), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_b[1]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_240));
  XNOR2X2MTH TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13849(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_a[8]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_73), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_238));
  XOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13850(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_50), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[4]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_237));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13851(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_a[11]), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_b[1]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_235));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13852(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_a[10]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_73), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_234));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13853(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_a[13]), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_b[1]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_233));
  XOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13854(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_b[1]), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[2]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_232));
  XNOR2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13855(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_b[1]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_89), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_231));
  XOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13856(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_56), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[9]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_230));
  NOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13857(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_73), .B
       (TDSP_CORE_INST_mpy_result[0]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_176));
  MX2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13858(.S0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_80), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[10]), .A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_83), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_229));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13859(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_53), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[2]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_228));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13860(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_59), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[3]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_227));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13861(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_53), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[12]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_226));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13862(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_58), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[4]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_225));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13863(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_55), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[11]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_224));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13864(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_a[15]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_51), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_223));
  XOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13865(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_a[6]), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_b[1]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_222));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13866(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_51), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[11]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_221));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13867(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_a[12]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_59), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_220));
  XOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13868(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_56), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[7]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_219));
  XOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13869(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_a[12]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_57), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_218));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13870(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_a[8]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_86), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_217));
  XOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13872(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_b[3]), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[2]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_216));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13873(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_74), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[7]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_215));
  XOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13874(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_a[13]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_57), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_214));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13875(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_a[15]), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_b[3]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_213));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13876(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_a[13]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_55), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_212));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13877(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_55), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[5]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_211));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13878(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_a[14]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_55), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_210));
  XNOR2X2MTH TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13879(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_a[7]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_73), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_209));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13880(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_a[11]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_58), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_208));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13881(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_53), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[11]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_207));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13882(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_a[13]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_51), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_206));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13883(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_53), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[1]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_205));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13884(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_59), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[7]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_204));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13885(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_59), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[6]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_203));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13886(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_a[9]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_86), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_202));
  INVX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13892(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_169), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_170));
  INVX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13894(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_166), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_167));
  INVX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13896(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_146), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_147));
  INVX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13898(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_135), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_136));
  INVX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13899(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_130), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_131));
  BUFX4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13908(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_68), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_69));
  INVX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13910(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_110), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_68));
  INVX8M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13911(.A
       (n_1519), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_108));
  INVX4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13920(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_65), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_66));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13924(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_b[3]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_81), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_106));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13925(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_53), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_61), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_105));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13926(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_51), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_61), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_104));
  XOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13927(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_52), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[6]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_175));
  XOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13928(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_57), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[6]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_174));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13929(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_54), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[3]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_173));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13930(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_a[11]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_86), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_172));
  XOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13931(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_83), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_74), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_171));
  XOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13932(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_54), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[6]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_169));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13933(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_52), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[2]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_168));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13934(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_56), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_89), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_166));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13935(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_59), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[2]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_165));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13936(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_55), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[12]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_164));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13937(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_56), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[4]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_163));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13938(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_55), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[15]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_162));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13939(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_a[11]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_57), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_161));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13940(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_53), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[4]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_160));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13941(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_a[14]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_57), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_159));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13942(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_a[12]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_78), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_158));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13943(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_52), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[1]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_157));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13944(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_52), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[4]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_156));
  XOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13945(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_56), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[6]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_155));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13946(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_56), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[8]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_154));
  XOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13947(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_86), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[5]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_153));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13948(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_51), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[10]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_152));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13949(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_b[3]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_89), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_151));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13950(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_a[14]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_51), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_150));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13951(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_59), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[1]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_149));
  XOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13952(.A
       (n_1522), .B (TDSP_CORE_INST_MPY_32_INST_ab_a[3]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_148));
  XNOR2X2MTH TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13953(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_a[13]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_58), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_146));
  XOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13954(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_54), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[5]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_145));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13955(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_a[14]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_86), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_144));
  XOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13956(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_a[15]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_57), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_143));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13957(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_56), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_83), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_142));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13958(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_56), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[2]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_141));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13959(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_a[14]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_58), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_140));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13960(.A
       (n_1522), .B (TDSP_CORE_INST_MPY_32_INST_ab_a[2]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_139));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13961(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_b[3]), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[3]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_138));
  XOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13962(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_51), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[7]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_137));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13963(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_a[8]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_57), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_135));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13964(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_a[10]), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_b[3]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_134));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13965(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_59), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[5]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_133));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13966(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_53), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[9]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_132));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13967(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_a[7]), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_b[3]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_130));
  XNOR2X2MTH TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13968(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_a[12]), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_b[3]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_129));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13969(.A
       (n_1522), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_89), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_128));
  XOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13970(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_53), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[15]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_127));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13971(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_a[14]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_53), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_126));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13972(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_53), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[8]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_125));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13973(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_a[13]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_53), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_124));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13974(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_51), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[5]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_123));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13975(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_a[9]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_59), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_122));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13976(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_b[3]), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[4]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_121));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13977(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_a[6]), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_b[3]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_120));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13978(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_53), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[10]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_119));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13979(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_78), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[8]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_118));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13980(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_54), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[7]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_117));
  XOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13981(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_57), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[5]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_116));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13982(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_a[15]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_59), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_115));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13983(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_51), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[9]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_114));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13985(.A
       (n_1522), .B (TDSP_CORE_INST_MPY_32_INST_ab_a[4]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_113));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13986(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_52), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[3]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_112));
  XNOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13987(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_59), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[8]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_111));
  XNOR2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13988(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_b[14]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_54), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_110));
  XNOR2X8M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13990(.A
       (n_1503), .B (TDSP_CORE_INST_MPY_32_INST_ab_b[12]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_65));
  NAND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13993(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_b[4]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_63), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_102));
  NAND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13996(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_b[10]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_62), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_100));
  NAND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13997(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_b[6]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_63), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_99));
  INVX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g13999(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_97), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_96));
  NAND2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14006(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_b[8]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_62), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_92));
  NAND2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14008(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_b[1]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_82), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_97));
  INVX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14013(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_a[1]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_89));
  BUFX4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14020(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_b[15]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_88));
  INVX8M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14022(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_b[3]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_86));
  INVX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14030(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_a[10]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_83));
  INVX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14032(.A
       (TDSP_CORE_INST_opb[0]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_82));
  INVX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14034(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_63), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_81));
  BUFX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14041(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_62), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_61));
  BUFX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14042(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_63), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_62));
  BUFX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14045(.A
       (TDSP_CORE_INST_opa[0]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_63));
  INVX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14055(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_58), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_80));
  INVX4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14056(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_59), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_58));
  INVX6M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14057(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_52), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_78));
  INVX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14058(.A
       (n_1503), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_77));
  BUFX4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14064(.A
       (n_1522), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_57));
  BUFX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14066(.A
       (n_1522), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_74));
  BUFX3M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_fopt14078(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_56), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_55));
  BUFX8M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_fopt14080(.A
       (n_1503), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_56));
  BUFX4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_fopt14095(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_54), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_53));
  BUFX4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_fopt14108(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_52), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_51));
  BUFX4M
       TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_drc_bufs14114(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_b[1]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_50));
  XOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g2(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_934), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_813), .Y
       (TDSP_CORE_INST_MPY_32_INST_ab_result[26]));
  XOR2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14115(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_922), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_890), .Y
       (TDSP_CORE_INST_MPY_32_INST_ab_result[22]));
  NAND2BX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14118(.AN
       (n_1513), .B (n_1601), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_45));
  NAND2BX4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14119(.AN
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_837), .B
       (n_1514), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_44));
  OR2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14120(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_824), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_844), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_43));
  NAND2BX4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14121(.AN
       (n_1601), .B (n_1513), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_42));
  OR2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14122(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_805), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_792), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_41));
  OR2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14125(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_698), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_716), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_38));
  OAI21BX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14126(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_676), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_626), .B0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_719), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_37));
  OR2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14127(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_648), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_680), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_36));
  NAND2BX4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14128(.AN
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_616), .B
       (n_1573), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_35));
  XOR2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14130(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_16), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_448), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_33));
  XOR3X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14131(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_260), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_355), .C
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_371), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_32));
  OA22X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14132(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_483), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_429), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_351), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_349), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_31));
  NAND2BX4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14133(.AN
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_23), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_285), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_30));
  NAND2BX4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14134(.AN
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_285), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_23), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_29));
  OAI2B2X1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14135(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_71), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_140), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_115), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_198), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_28));
  AO2B2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14136(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_247), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_97), .B0
       (TDSP_CORE_INST_opb[0]), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_234), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_27));
  OAI2B2X1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14137(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_246), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_96), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_233), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_82), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_26));
  OAI2B2X1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14138(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_243), .A1N
       (TDSP_CORE_INST_opb[0]), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_233), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_97), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_25));
  AO2B2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14139(.A0
       (TDSP_CORE_INST_opb[0]), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_241), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_232), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_96), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_24));
  AO2B2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14140(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_231), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_97), .B0
       (TDSP_CORE_INST_opb[0]), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_232), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_23));
  OAI2B2X1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14141(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_229), .A1N
       (n_1517), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_279), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_122), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_22));
  OAI2B2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14142(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_279), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_225), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_133), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_198), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_21));
  AO2B2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14143(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_217), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_277), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_194), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_202), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_20));
  AO2B2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14144(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_209), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_97), .B0
       (TDSP_CORE_INST_opb[0]), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_238), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_19));
  AO2B2BX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14145(.A0
       (n_1517), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_220), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_208), .B1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_71), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_18));
  OAI2B2X1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14146(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_171), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_254), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_161), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_108), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_17));
  OAI2B2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14147(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_168), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_256), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_112), .B1
       (n_1516), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_16));
  OAI2B2X1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14148(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_150), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_200), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_206), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_257), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_15));
  AO2B2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14149(.A0
       (n_1519), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_139), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_254), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_128), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_14));
  OAI2B2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14150(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_196), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_6), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_259), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_141), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_13));
  AO2B2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14151(.A0
       (n_1519), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_113), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_254), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_148), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_12));
  XOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14153(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_74), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_a[9]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_10));
  CLKMX2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14157(.S0
       (TDSP_CORE_INST_MPY_32_INST_ab_a[3]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_77), .A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_56), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_6));
  NOR2BX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14158(.AN
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_62), .B
       (n_1516), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_5));
  XOR2X2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14159(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_56), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_61), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_4));
  NOR2BX2M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14160(.AN
       (TDSP_CORE_INST_opa[0]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_82), .Y
       (TDSP_CORE_INST_mpy_result[0]));
  XOR2X4M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14161(.A
       (TDSP_CORE_INST_MPY_32_INST_ab_b[6]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_59), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_2));
  OAI21BX1M TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_g14162(.A0
       (TDSP_CORE_INST_MPY_32_INST_ab_b[8]), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_62), .B0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_58), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_1));
  NAND2X4M TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_g411(.A
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_60), .B
       (TDSP_CORE_INST_MPY_32_INST_n_202), .Y
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_62));
  XOR2X2M TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_g413(.A
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_59), .B
       (TDSP_CORE_INST_MPY_32_INST_n_203), .Y
       (TDSP_CORE_INST_MPY_32_INST_n_235));
  AND2X6M TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_g414(.A
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_59), .B
       (TDSP_CORE_INST_MPY_32_INST_n_203), .Y
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_60));
  ADDHX2M TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_g415(.A
       (TDSP_CORE_INST_MPY_32_INST_n_204), .B
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_0), .S
       (TDSP_CORE_INST_MPY_32_INST_n_236), .CO
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_59));
  XOR2X2M TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_g416(.A
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_5), .B
       (TDSP_CORE_INST_MPY_32_INST_n_205), .Y
       (TDSP_CORE_INST_MPY_32_INST_n_237));
  AOI2BB1X2M TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_g419(.A0N
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_53), .A1N
       (TDSP_CORE_INST_MPY_32_INST_n_206), .B0
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_5), .Y
       (TDSP_CORE_INST_MPY_32_INST_n_238));
  CLKINVX2M TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_g420(.A
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_55), .Y
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_5));
  NAND2X4M TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_g421(.A
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_53), .B
       (TDSP_CORE_INST_MPY_32_INST_n_206), .Y
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_55));
  NOR2BX2M TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_g422(.AN
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_2), .B
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_53), .Y
       (TDSP_CORE_INST_MPY_32_INST_n_239));
  AND2X8M TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_g424(.A
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_51), .B
       (TDSP_CORE_INST_MPY_32_INST_n_207), .Y
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_53));
  AOI2BB1X2M TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_g426(.A0N
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_49), .A1N
       (TDSP_CORE_INST_MPY_32_INST_n_208), .B0
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_51), .Y
       (TDSP_CORE_INST_MPY_32_INST_n_240));
  AND3X4M TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_g427(.A
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_47), .B
       (TDSP_CORE_INST_MPY_32_INST_n_208), .C
       (TDSP_CORE_INST_MPY_32_INST_n_209), .Y
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_51));
  ADDHX1M TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_g428(.A
       (TDSP_CORE_INST_MPY_32_INST_n_209), .B
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_47), .S
       (TDSP_CORE_INST_MPY_32_INST_n_241), .CO
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_49));
  AOI2BB1X2M TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_g429(.A0N
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_45), .A1N
       (TDSP_CORE_INST_MPY_32_INST_n_210), .B0
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_47), .Y
       (TDSP_CORE_INST_MPY_32_INST_n_242));
  AND4X6M TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_g430(.A
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_41), .B
       (TDSP_CORE_INST_MPY_32_INST_n_211), .C
       (TDSP_CORE_INST_MPY_32_INST_n_210), .D
       (TDSP_CORE_INST_MPY_32_INST_n_212), .Y
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_47));
  ADDHX1M TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_g431(.A
       (TDSP_CORE_INST_MPY_32_INST_n_211), .B
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_43), .S
       (TDSP_CORE_INST_MPY_32_INST_n_243), .CO
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_45));
  ADDHX1M TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_g432(.A
       (TDSP_CORE_INST_MPY_32_INST_n_212), .B
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_41), .S
       (TDSP_CORE_INST_MPY_32_INST_n_244), .CO
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_43));
  AOI2BB1X2M TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_g433(.A0N
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_39), .A1N
       (TDSP_CORE_INST_MPY_32_INST_n_213), .B0
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_41), .Y
       (TDSP_CORE_INST_MPY_32_INST_n_245));
  AND2X6M TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_g434(.A
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_39), .B
       (TDSP_CORE_INST_MPY_32_INST_n_213), .Y
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_41));
  AOI2BB1X2M TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_g435(.A0N
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_37), .A1N
       (TDSP_CORE_INST_MPY_32_INST_n_214), .B0
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_39), .Y
       (TDSP_CORE_INST_MPY_32_INST_n_246));
  AND3X6M TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_g436(.A
       (TDSP_CORE_INST_MPY_32_INST_n_215), .B
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_35), .C
       (TDSP_CORE_INST_MPY_32_INST_n_214), .Y
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_39));
  ADDHX1M TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_g437(.A
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_35), .B
       (TDSP_CORE_INST_MPY_32_INST_n_215), .S
       (TDSP_CORE_INST_MPY_32_INST_n_247), .CO
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_37));
  XOR2X2M TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_g438(.A
       (TDSP_CORE_INST_MPY_32_INST_n_216), .B
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_33), .Y
       (TDSP_CORE_INST_MPY_32_INST_n_248));
  AND2X4M TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_g439(.A
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_33), .B
       (TDSP_CORE_INST_MPY_32_INST_n_216), .Y
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_35));
  AOI2BB1X2M TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_g440(.A0N
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_31), .A1N
       (TDSP_CORE_INST_MPY_32_INST_n_217), .B0
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_33), .Y
       (TDSP_CORE_INST_MPY_32_INST_n_249));
  AND2X6M TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_g441(.A
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_31), .B
       (TDSP_CORE_INST_MPY_32_INST_n_217), .Y
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_33));
  AOI2BB1X2M TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_g442(.A0N
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_29), .A1N
       (TDSP_CORE_INST_MPY_32_INST_n_218), .B0
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_31), .Y
       (TDSP_CORE_INST_MPY_32_INST_n_250));
  AND3X6M TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_g443(.A
       (TDSP_CORE_INST_MPY_32_INST_n_218), .B
       (TDSP_CORE_INST_MPY_32_INST_n_219), .C
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_28), .Y
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_31));
  ADDHX1M TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_g444(.A
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_28), .B
       (TDSP_CORE_INST_MPY_32_INST_n_219), .S
       (TDSP_CORE_INST_MPY_32_INST_n_251), .CO
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_29));
  ADDHX2M TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_g445(.A
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_25), .B
       (TDSP_CORE_INST_MPY_32_INST_n_220), .S
       (TDSP_CORE_INST_MPY_32_INST_n_252), .CO
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_28));
  ADDHX2M TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_g446(.A
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_1), .B
       (TDSP_CORE_INST_MPY_32_INST_n_221), .S
       (TDSP_CORE_INST_MPY_32_INST_n_253), .CO
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_25));
  AOI2BB1X2M TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_g447(.A0N
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_22), .A1N
       (TDSP_CORE_INST_MPY_32_INST_n_222), .B0
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_1), .Y
       (TDSP_CORE_INST_MPY_32_INST_n_254));
  AOI2BB1X2M TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_g450(.A0N
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_20), .A1N
       (TDSP_CORE_INST_MPY_32_INST_n_223), .B0
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_22), .Y
       (TDSP_CORE_INST_MPY_32_INST_n_255));
  AND2X4M TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_g451(.A
       (TDSP_CORE_INST_MPY_32_INST_n_223), .B
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_20), .Y
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_22));
  XOR2X2M TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_g452(.A
       (TDSP_CORE_INST_MPY_32_INST_n_224), .B
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_19), .Y
       (TDSP_CORE_INST_MPY_32_INST_n_256));
  AND2X2M TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_g453(.A
       (TDSP_CORE_INST_MPY_32_INST_n_224), .B
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_19), .Y
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_20));
  ADDHX2M TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_g454(.A
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_16), .B
       (TDSP_CORE_INST_MPY_32_INST_n_225), .S
       (TDSP_CORE_INST_MPY_32_INST_n_257), .CO
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_19));
  AOI2BB1X2M TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_g455(.A0N
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_15), .A1N
       (TDSP_CORE_INST_MPY_32_INST_n_226), .B0
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_16), .Y
       (TDSP_CORE_INST_MPY_32_INST_n_258));
  AND2X4M TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_g456(.A
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_15), .B
       (TDSP_CORE_INST_MPY_32_INST_n_226), .Y
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_16));
  ADDHX2M TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_g457(.A
       (TDSP_CORE_INST_MPY_32_INST_n_227), .B
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_12), .S
       (TDSP_CORE_INST_MPY_32_INST_n_259), .CO
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_15));
  ADDHX2M TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_g458(.A
       (TDSP_CORE_INST_MPY_32_INST_n_228), .B
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_10), .S
       (TDSP_CORE_INST_MPY_32_INST_n_260), .CO
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_12));
  ADDHX1M TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_g459(.A
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_8), .B
       (TDSP_CORE_INST_MPY_32_INST_n_229), .S
       (TDSP_CORE_INST_MPY_32_INST_n_261), .CO
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_10));
  ADDHX1M TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_g460(.A
       (TDSP_CORE_INST_MPY_32_INST_n_230), .B
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_6), .S
       (TDSP_CORE_INST_MPY_32_INST_n_262), .CO
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_8));
  ADDHX1M TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_g461(.A
       (TDSP_CORE_INST_MPY_32_INST_n_232), .B
       (TDSP_CORE_INST_MPY_32_INST_n_231), .S
       (TDSP_CORE_INST_MPY_32_INST_n_263), .CO
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_6));
  CLKAND2X4M TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_g2(.A
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_3), .B
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_62), .Y
       (TDSP_CORE_INST_MPY_32_INST_n_234));
  OR2X4M TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_g464(.A
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_60), .B
       (TDSP_CORE_INST_MPY_32_INST_n_202), .Y
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_3));
  OR2X2M TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_g465(.A
       (TDSP_CORE_INST_MPY_32_INST_n_207), .B
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_51), .Y
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_2));
  CLKAND2X4M TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_g466(.A
       (TDSP_CORE_INST_MPY_32_INST_n_222), .B
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_22), .Y
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_1));
  NOR2BX2M TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_g467(.AN
       (TDSP_CORE_INST_MPY_32_INST_n_205), .B
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_55), .Y
       (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_0));
  OAI21X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1498(.A0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_105), .A1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_5), .B0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_26), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_755));
  OAI21X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1499(.A0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_100), .A1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_5), .B0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_26), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_757));
  OAI21X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1500(.A0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_89), .A1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_5), .B0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_26), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_758));
  OAI21X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1501(.A0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_94), .A1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_5), .B0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_26), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_759));
  OAI21X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1502(.A0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_104), .A1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_5), .B0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_26), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_753));
  OAI21X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1503(.A0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_90), .A1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_5), .B0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_26), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_756));
  OAI21X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1504(.A0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_103), .A1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_5), .B0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_26), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_752));
  OAI21X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1505(.A0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_98), .A1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_5), .B0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_26), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_754));
  MXI2X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1506(.S0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_13), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_102), .A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_95), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_768));
  OAI22X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1507(.A0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_101), .A1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_13), .B0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_70), .B1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_28), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_770));
  OAI22X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1508(.A0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_99), .A1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_13), .B0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_80), .B1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_28), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_771));
  MXI2X6M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1509(.S0
       (TDSP_CORE_INST_ir[11]), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_93), .A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_89), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_766));
  OAI22X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1510(.A0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_96), .A1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_13), .B0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_49), .B1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_28), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_773));
  OAI22X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1511(.A0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_99), .A1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_5), .B0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_105), .B1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_13), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_763));
  OAI22X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1512(.A0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_106), .A1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_12), .B0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_90), .B1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_13), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_764));
  OAI22X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1513(.A0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_96), .A1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_12), .B0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_100), .B1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_13), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_765));
  MXI2X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1514(.S0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_13), .B
       (n_1591), .A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_106), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_772));
  MXI2X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1515(.S0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_13), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_92), .A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_94), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_767));
  OAI22X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1516(.A0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_95), .A1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_5), .B0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_103), .B1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_6), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_760));
  MXI2X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1517(.S0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_12), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_97), .A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_91), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_769));
  OAI22X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1518(.A0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_97), .A1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_5), .B0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_104), .B1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_6), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_761));
  OAI22X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1519(.A0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_101), .A1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_5), .B0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_98), .B1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_13), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_762));
  NOR2X4M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1520(.A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_92), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_13), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_775));
  NOR2X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1521(.A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_93), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_13), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_774));
  NOR2X4M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1522(.A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_91), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_13), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_777));
  NOR2X4M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1523(.A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_102), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_13), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_776));
  MXI2X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1524(.S0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_16), .B
       (n_1540), .A (n_1541), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_106));
  AOI21X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1525(.A0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_73), .A1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_16), .B0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_27), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_105));
  AOI21X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1526(.A0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_85), .A1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_16), .B0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_27), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_104));
  AOI21X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1527(.A0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_86), .A1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_16), .B0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_27), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_103));
  AOI21X4M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1528(.A0
       (n_1540), .A1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_8), .B0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_58), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_102));
  MXI2X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1529(.S0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_16), .B
       (n_1588), .A (n_1589), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_101));
  MXI2X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1530(.S0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_16), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_81), .A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_85), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_100));
  MXI2X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1531(.S0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_16), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_74), .A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_72), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_99));
  AOI21X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1532(.A0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_84), .A1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_16), .B0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_27), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_98));
  MXI2X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1533(.S0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_16), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_82), .A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_81), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_97));
  MXI2X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1534(.S0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_8), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_82), .A
       (n_1590), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_96));
  MXI2X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1535(.S0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_8), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_71), .A
       (n_1541), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_95));
  MXI2X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1536(.S0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_16), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_72), .A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_73), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_94));
  MXI2X6M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1537(.S0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_8), .B
       (n_1588), .A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_69), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_93));
  AOI2BB2X4M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1538(.A0N
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_80), .A1N
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_8), .B0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_74), .B1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_8), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_92));
  MXI2X6M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1539(.S0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_8), .B
       (n_1590), .A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_48), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_91));
  AOI22X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1540(.A0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_71), .A1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_16), .B0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_86), .B1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_8), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_90));
  MXI2X6M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1541(.S0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_8), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_84), .A
       (n_1589), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_89));
  NOR2X4M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1542(.A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_70), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_1), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_778));
  NOR2X4M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1543(.A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_80), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_1), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_779));
  NOR2X4M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1544(.A
       (n_1591), .B (TDSP_CORE_INST_ir[11]), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_780));
  OAI21X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1545(.A0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_4), .A1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_14), .B0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_37), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_86));
  OAI21X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1546(.A0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_57), .A1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_14), .B0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_37), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_85));
  MXI2X3M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1547(.S0
       (port_address[1]), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_2), .A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_4), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_84));
  MXI2X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1549(.S0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_7), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_3), .A
       (n_1520), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_82));
  MXI2X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1550(.S0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_7), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_46), .A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_50), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_81));
  MXI2X3M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1551(.S0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_15), .B
       (n_1594), .A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_36), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_80));
  INVX4M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1552(.A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_69), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_70));
  MXI2X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1557(.S0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_14), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_3), .A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_54), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_74));
  MXI2X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1558(.S0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_7), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_50), .A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_57), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_73));
  MXI2X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1559(.S0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_14), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_46), .A
       (n_1520), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_72));
  MXI2X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1560(.S0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_14), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_2), .A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_56), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_71));
  NAND2X6M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1561(.A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_61), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_59), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_69));
  NOR2X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1562(.A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_49), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_1), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_781));
  NAND2X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1564(.A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_51), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_7), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_66));
  NAND2X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1565(.A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_41), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_7), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_65));
  NAND2X4M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1567(.A
       (n_1594), .B (port_address[1]), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_62));
  NAND2X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1568(.A
       (n_1595), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_14), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_61));
  NAND2X4M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1570(.A
       (n_1593), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_7), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_59));
  AND3X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1571(.A
       (n_1593), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_16), .C
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_14), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_58));
  CLKINVX2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1573(.A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_55), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_56));
  INVX2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1574(.A
       (n_1592), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_54));
  INVX2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1576(.A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_49), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_48));
  MXI2X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1577(.S0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_17), .B
       (port_pad_data_out[13]), .A (port_pad_data_out[14]), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_57));
  OAI2BB1X4M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1578(.A0N
       (port_pad_data_out[10]), .A1N
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_17), .B0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_29), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_55));
  OAI2BB1X4M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1580(.A0N
       (port_pad_data_out[4]), .A1N
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_17), .B0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_34), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_51));
  MXI2X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1582(.S0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_17), .B
       (port_pad_data_out[11]), .A (port_pad_data_out[12]), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_50));
  NAND2X4M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1583(.A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_36), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_15), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_49));
  MXI2X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1588(.S0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_9), .B
       (port_pad_data_out[10]), .A (port_pad_data_out[9]), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_46));
  OAI2BB1X4M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1590(.A0N
       (port_pad_data_out[6]), .A1N
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_17), .B0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_24), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_43));
  OAI2BB1X4M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1591(.A0N
       (port_pad_data_out[8]), .A1N
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_17), .B0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_21), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_41));
  NAND2X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1597(.A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_9), .B
       (port_pad_data_out[5]), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_34));
  NAND2X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1601(.A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_9), .B
       (port_pad_data_out[3]), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_30));
  NAND2X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1602(.A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_9), .B
       (port_pad_data_out[11]), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_29));
  NAND2X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1603(.A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_14), .B
       (port_pad_data_out[15]), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_37));
  AND2X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1604(.A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_9), .B
       (port_pad_data_out[0]), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_36));
  NAND2X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1606(.A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_9), .B
       (port_pad_data_out[7]), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_24));
  NAND2X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1609(.A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_9), .B
       (port_pad_data_out[9]), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_21));
  NAND2X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1610(.A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_9), .B
       (port_pad_data_out[1]), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_20));
  NAND2X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1612(.A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_8), .B
       (TDSP_CORE_INST_ir[11]), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_28));
  AND2X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1613(.A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_8), .B
       (port_pad_data_out[15]), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_27));
  NAND2X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1614(.A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_5), .B
       (port_pad_data_out[15]), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_26));
  INVX16M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1621(.A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_9), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_17));
  INVX16M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1629(.A
       (port_address[0]), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_9));
  INVX6M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1642(.A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_8), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_16));
  INVX6M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1644(.A
       (port_address[2]), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_8));
  INVX2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1647(.A
       (port_address[1]), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_15));
  INVX4M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1649(.A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_14), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_7));
  INVX6M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1661(.A
       (port_address[1]), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_14));
  INVX2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1663(.A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_5), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_6));
  BUFX2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1669(.A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_12), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_5));
  INVX2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1671(.A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_13), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_12));
  BUFX4M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1676(.A
       (TDSP_CORE_INST_ir[11]), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_13));
  MXI2X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g2(.S0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_9), .B
       (port_pad_data_out[15]), .A (port_pad_data_out[14]), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_4));
  AOI22X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1679(.A0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_17), .A1
       (port_pad_data_out[5]), .B0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_9), .B1
       (port_pad_data_out[6]), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_3));
  MXI2X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1680(.S0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_9), .B
       (port_pad_data_out[13]), .A (port_pad_data_out[12]), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_2));
  NAND2BX2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_g1681(.AN
       (TDSP_CORE_INST_ir[11]), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_8), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_1));
  CLKMX2X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g635(.S0
       (n_1386), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_44), .A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_39), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_658));
  OAI222X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g636(.A0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_33), .A1
       (n_1386), .B0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_17), .B1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_9), .C0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_24), .C1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_12), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_669));
  OAI2BB2X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g637(.A0N
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_2), .A1N
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_39), .B0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_47), .B1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_2), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_656));
  OAI2BB2XLM TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g638(.A0N
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_2), .A1N
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_49), .B0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_48), .B1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_2), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_657));
  OAI222X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g639(.A0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_35), .A1
       (n_1386), .B0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_30), .B1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_9), .C0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_23), .C1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_12), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_668));
  CLKMX2X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g640(.S0
       (n_1386), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_46), .A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_41), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_664));
  CLKMX2X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g641(.S0
       (n_1386), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_45), .A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_36), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_665));
  CLKMX2X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g642(.S0
       (n_1386), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_34), .A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_46), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_666));
  CLKMX2X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g643(.S0
       (n_1386), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_38), .A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_37), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_661));
  MXI2X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g645(.S0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_2), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_48), .A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_42), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_655));
  CLKMX2X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g646(.S0
       (n_1386), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_40), .A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_44), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_660));
  CLKMX2X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g647(.S0
       (n_1386), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_37), .A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_49), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_659));
  MXI2X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g648(.S0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_2), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_47), .A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_43), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_654));
  CLKMX2X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g649(.S0
       (n_1386), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_41), .A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_40), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_662));
  CLKMX2X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g650(.S0
       (n_1386), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_36), .A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_38), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_663));
  AOI222X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g651(.A0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_27), .A1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_1), .B0
       (TDSP_CORE_INST_acc[31]), .B1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_11), .C0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_10), .C1
       (TDSP_CORE_INST_acc[30]), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_43));
  AOI222X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g652(.A0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_29), .A1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_1), .B0
       (TDSP_CORE_INST_acc[30]), .B1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_11), .C0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_10), .C1
       (TDSP_CORE_INST_acc[29]), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_42));
  MXI2X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g653(.S0
       (n_1384), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_26), .A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_28), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_49));
  AOI222X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g654(.A0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_25), .A1
       (n_1384), .B0 (TDSP_CORE_INST_acc[28]), .B1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_11), .C0
       (TDSP_CORE_INST_acc[27]), .C1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_10), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_48));
  AOI222X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g655(.A0
       (TDSP_CORE_INST_acc[29]), .A1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_11), .B0
       (TDSP_CORE_INST_acc[28]), .B1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_10), .C0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_20), .C1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_1), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_47));
  MXI2X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g656(.S0
       (n_1384), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_30), .A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_21), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_46));
  MXI2X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g657(.S0
       (n_1384), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_17), .A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_18), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_45));
  MXI2X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g658(.S0
       (n_1384), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_14), .A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_19), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_44));
  CLKINVX2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g659(.A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_34), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_35));
  MXI2X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g660(.S0
       (n_1384), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_15), .A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_14), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_41));
  MXI2X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g661(.S0
       (n_1384), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_21), .A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_22), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_40));
  OAI2BB2X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g662(.A0N
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_6), .A1N
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_27), .B0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_22), .B1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_6), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_39));
  MXI2X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g663(.S0
       (n_1384), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_18), .A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_26), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_38));
  OAI2BB2X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g664(.A0N
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_6), .A1N
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_25), .B0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_13), .B1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_6), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_37));
  MXI2X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g665(.S0
       (n_1384), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_31), .A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_13), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_36));
  MX3X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g666(.S1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_6), .S0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_3), .C
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_16), .B
       (TDSP_CORE_INST_acc[12]), .A (TDSP_CORE_INST_acc[13]), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_34));
  MXI3X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g667(.S1
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_6), .S0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_3), .C
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_32), .B
       (TDSP_CORE_INST_acc[11]), .A (TDSP_CORE_INST_acc[12]), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_33));
  CLKINVX2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g668(.A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_31), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_32));
  INVX1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g669(.A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_28), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_29));
  MXI2X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g670(.S0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_3), .B
       (TDSP_CORE_INST_acc[9]), .A (TDSP_CORE_INST_acc[10]), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_24));
  MXI2X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g671(.S0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_3), .B
       (TDSP_CORE_INST_acc[10]), .A (TDSP_CORE_INST_acc[11]), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_23));
  MXI2X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g672(.S0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_7), .B
       (TDSP_CORE_INST_acc[15]), .A (TDSP_CORE_INST_acc[16]), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_31));
  MXI2X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g673(.S0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_3), .B
       (TDSP_CORE_INST_acc[14]), .A (TDSP_CORE_INST_acc[15]), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_30));
  MXI2X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g674(.S0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_3), .B
       (TDSP_CORE_INST_acc[25]), .A (TDSP_CORE_INST_acc[26]), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_28));
  MX2X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g675(.S0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_7), .B
       (TDSP_CORE_INST_acc[26]), .A (TDSP_CORE_INST_acc[27]), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_27));
  MXI2X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g676(.S0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_7), .B
       (TDSP_CORE_INST_acc[21]), .A (TDSP_CORE_INST_acc[22]), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_26));
  MX2X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g677(.S0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_7), .B
       (TDSP_CORE_INST_acc[23]), .A (TDSP_CORE_INST_acc[24]), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_25));
  INVX1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g678(.A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_19), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_20));
  INVX1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g679(.A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_15), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_16));
  MXI2X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g680(.S0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_7), .B
       (TDSP_CORE_INST_acc[22]), .A (TDSP_CORE_INST_acc[23]), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_22));
  MXI2X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g681(.S0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_7), .B
       (TDSP_CORE_INST_acc[18]), .A (TDSP_CORE_INST_acc[19]), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_21));
  MXI2X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g682(.S0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_7), .B
       (TDSP_CORE_INST_acc[24]), .A (TDSP_CORE_INST_acc[25]), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_19));
  MXI2X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g683(.S0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_7), .B
       (TDSP_CORE_INST_acc[17]), .A (TDSP_CORE_INST_acc[18]), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_18));
  MXI2X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g684(.S0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_3), .B
       (TDSP_CORE_INST_acc[13]), .A (TDSP_CORE_INST_acc[14]), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_17));
  MXI2X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g685(.S0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_7), .B
       (TDSP_CORE_INST_acc[16]), .A (TDSP_CORE_INST_acc[17]), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_15));
  MXI2X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g686(.S0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_7), .B
       (TDSP_CORE_INST_acc[20]), .A (TDSP_CORE_INST_acc[21]), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_14));
  MXI2X1M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g687(.S0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_7), .B
       (TDSP_CORE_INST_acc[19]), .A (TDSP_CORE_INST_acc[20]), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_13));
  CLKNAND2X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g688(.A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_1), .B
       (n_1386), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_12));
  NOR2X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g689(.A
       (n_1384), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_7), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_11));
  NOR2X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g690(.A
       (n_1384), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_8), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_10));
  NAND2X2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g691(.A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_6), .B
       (n_1386), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_9));
  INVX2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g693(.A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_8), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_3));
  INVX2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g695(.A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_7), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_8));
  INVX2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g697(.A
       (n_1384), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_6));
  BUFX2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g700(.A
       (n_1386), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_2));
  BUFX2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_drc_bufs712(.A
       (n_1384), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_1));
  AO2B2BX2M TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_g2(.A0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_45), .A1N
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_2), .B0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_2), .B1N
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_121_36_n_33), .Y
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_667));
  MX2X2M g40916(.S0 (n_1502), .B (TDSP_CORE_INST_opb[11]), .A (n_1202),
       .Y (n_1503));
  OAI2BB1X2M g3(.A0N (n_1320), .A1N (n_1197), .B0
       (TDSP_CORE_INST_opb[15]), .Y (n_1502));
  MX2X2M g40917(.S0 (n_1504), .B (TDSP_CORE_INST_opb[13]), .A (n_1200),
       .Y (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_54));
  NAND2X2M g40918(.A (n_1326), .B (TDSP_CORE_INST_opb[15]), .Y
       (n_1504));
  MX2X4M g40919(.S0 (n_1506), .B (TDSP_CORE_INST_opb[9]), .A (n_1198),
       .Y (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_52));
  NAND2X2M g40920(.A (n_1317), .B (TDSP_CORE_INST_opb[15]), .Y
       (n_1506));
  MX2X6M g40921(.S0 (n_1508), .B (n_1183), .A (TDSP_CORE_INST_opb[7]),
       .Y (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_59));
  NOR2BX4M g40922(.AN (TDSP_CORE_INST_opb[15]), .B (n_983), .Y
       (n_1508));
  CLKXOR2X8M g40925(.A (n_1217), .B (TDSP_CORE_INST_opb[1]), .Y
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_73));
  XOR2X4M g40926(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_72), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_812), .Y
       (n_1513));
  ADDFHX1M g40927(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_695), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_72), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_795), .S
       (UNCONNECTED131), .CO (n_1514));
  NAND2X2M g40928(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_70), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_305), .Y
       (n_1515));
  MXI2X6M g40929(.S0 (TDSP_CORE_INST_MPY_32_INST_ab_b[8]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_58), .A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_59), .Y
       (n_1516));
  XOR2X4M g40930(.A (TDSP_CORE_INST_MPY_32_INST_ab_b[6]), .B (n_1522),
       .Y (n_1517));
  MX2X4M g40931(.S0 (TDSP_CORE_INST_MPY_32_INST_ab_b[10]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_78), .A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_52), .Y
       (n_1518));
  MX2X4M g40932(.S0 (TDSP_CORE_INST_MPY_32_INST_ab_b[4]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_86), .A
       (TDSP_CORE_INST_MPY_32_INST_ab_b[3]), .Y (n_1519));
  MXI2X1M g40933(.S0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_9), .B
       (port_pad_data_out[8]), .A (port_pad_data_out[7]), .Y (n_1520));
  XOR2X4M g40934(.A (n_1521), .B (TDSP_CORE_INST_opb[5]), .Y (n_1522));
  AND2X4M g40935(.A (n_1271), .B (n_1180), .Y (n_1521));
  BUFX2M drc_buf_sp40942(.A (TDSP_CORE_INST_arp), .Y (n_1530));
  DFFRX1MTH TDSP_CORE_INST_EXECUTE_INST_dmov_inc_reg(.RN (n_70), .CK
       (m_clk), .D (n_694), .Q (TDSP_CORE_INST_dmov_inc), .QN (n_974));
  EDFFX1M \TDSP_CORE_INST_EXECUTE_INST_p_reg[3] (.CK (m_clk), .D
       (n_340), .E (n_58), .Q (TDSP_CORE_INST_p[3]), .QN (n_1379));
  EDFFX1M \TDSP_CORE_INST_EXECUTE_INST_top_reg[0] (.CK (m_clk), .D
       (port_pad_data_out[0]), .E (n_626), .Q (TDSP_CORE_INST_top[0]),
       .QN (n_1378));
  EDFFX1M \TDSP_CORE_INST_EXECUTE_INST_top_reg[1] (.CK (m_clk), .D
       (port_pad_data_out[1]), .E (n_626), .Q (TDSP_CORE_INST_top[1]),
       .QN (n_1377));
  EDFFX1M \TDSP_CORE_INST_EXECUTE_INST_top_reg[15] (.CK (m_clk), .D
       (port_pad_data_out[15]), .E (n_626), .Q
       (TDSP_CORE_INST_top[15]), .QN (n_1376));
  EDFFX1M \TDSP_CORE_INST_EXECUTE_INST_top_reg[4] (.CK (m_clk), .D
       (port_pad_data_out[4]), .E (n_626), .Q (TDSP_CORE_INST_top[4]),
       .QN (n_1375));
  EDFFX1M \TDSP_CORE_INST_EXECUTE_INST_p_reg[0] (.CK (m_clk), .D
       (TDSP_CORE_INST_mpy_result[0]), .E (n_58), .Q
       (TDSP_CORE_INST_p[0]), .QN (n_1374));
  EDFFX4M \TDSP_CORE_INST_EXECUTE_INST_sel_op_b_reg[1] (.CK (m_clk), .D
       (n_761), .E (n_754), .Q (TDSP_CORE_INST_sel_op_b[1]), .QN
       (n_999));
  DFFRX1M \ARB_INST_present_state_reg[1] (.RN (n_70), .CK (m_clk), .D
       (ARB_INST_next_state[1]), .Q (ARB_INST_present_state[1]), .QN
       (n_995));
  EDFFX1M \TDSP_CORE_INST_EXECUTE_INST_acc_reg[3] (.CK (m_clk), .D
       (n_851), .E (n_65), .Q (TDSP_CORE_INST_acc[3]), .QN (n_992));
  DFFRX1M \DMA_INST_present_state_reg[2] (.RN (n_70), .CK (m_clk), .D
       (n_181), .Q (DMA_INST_present_state[2]), .QN (n_989));
  DFFX1M \TDSP_CORE_INST_EXECUTE_INST_alu_cmd_reg[1] (.CK (m_clk), .D
       (n_776), .Q (TDSP_CORE_INST_alu_cmd[1]), .QN (n_27));
  XOR2X2M g40972(.A (TDSP_CORE_INST_MPY_32_INST_inc_add_63_54_n_62), .B
       (TDSP_CORE_INST_MPY_32_INST_ab_result[31]), .Y (n_1536));
  NAND2BX2M g40973(.AN (n_1225), .B (n_1180), .Y (n_1537));
  XOR2X4M g40974(.A (n_1522), .B (TDSP_CORE_INST_MPY_32_INST_ab_b[4]),
       .Y (n_1538));
  CLKMX2X2M g40976(.S0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_14), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_51), .A
       (n_1595), .Y (n_1540));
  CLKMX2X2M g40977(.S0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_14), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_41), .A
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_43), .Y
       (n_1541));
  XNOR2X2M g40978(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_88), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_272), .Y
       (n_1542));
  AOI2B1X2M g40979(.A0 (n_1333), .A1N (TDSP_CORE_INST_opa[12]), .B0
       (n_979), .Y (n_1543));
  OAI2B1X4M g2(.A0 (n_1301), .A1N (n_1168), .B0
       (TDSP_CORE_INST_opa[15]), .Y (n_1544));
  OAI2BB1X4M g40980(.A0N (n_1180), .A1N (n_1253), .B0
       (TDSP_CORE_INST_opb[3]), .Y (n_1545));
  OAI2B1X4M g40981(.A0 (n_1250), .A1N (n_1171), .B0 (n_978), .Y
       (n_1546));
  AOI21BX4M g40982(.A0 (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_777), .A1
       (n_1004), .B0N (n_1552), .Y (n_1547));
  AOI21BX4M g40983(.A0 (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_773), .A1
       (n_969), .B0N (n_1553), .Y (n_1548));
  AOI21BX8M g40984(.A0 (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_n_778), .A1
       (n_1004), .B0N (n_1150), .Y (n_1549));
  AOI222X1M g40985(.A0 (port_pad_data_out[10]), .A1 (n_1033), .B0
       (n_967), .B1 (TDSP_CORE_INST_p[10]), .C0 (n_1038), .C1 (n_1383),
       .Y (n_1550));
  AOI222X2M g40986(.A0 (port_pad_data_out[11]), .A1 (n_1033), .B0
       (n_967), .B1 (TDSP_CORE_INST_p[11]), .C0 (n_1038), .C1
       (TDSP_CORE_INST_ir[11]), .Y (n_1551));
  AOI222X1M g40987(.A0 (port_pad_data_out[4]), .A1 (n_1033), .B0
       (n_1027), .B1 (TDSP_CORE_INST_p[4]), .C0 (n_1038), .C1
       (TDSP_CORE_INST_ir[4]), .Y (n_1552));
  AOI222X2M g40988(.A0 (port_pad_data_out[8]), .A1 (n_1033), .B0
       (n_967), .B1 (TDSP_CORE_INST_p[8]), .C0 (n_1038), .C1
       (port_address[0]), .Y (n_1553));
  AOI222X1M g40989(.A0 (port_pad_data_out[9]), .A1 (n_1033), .B0
       (n_1027), .B1 (TDSP_CORE_INST_p[9]), .C0 (n_1038), .C1 (n_1385),
       .Y (n_1554));
  AOI222X2M g40990(.A0 (TDSP_CORE_INST_acc[11]), .A1 (n_971), .B0
       (n_1031), .B1 (TDSP_CORE_INST_top[11]), .C0 (n_1035), .C1
       (port_pad_data_out[11]), .Y (n_1555));
  AO22X4M g40991(.A0 (TDSP_CORE_INST_ir[2]), .A1 (n_1039), .B0
       (n_1035), .B1 (port_pad_data_out[2]), .Y (n_1556));
  AO22X2M g40992(.A0 (TDSP_CORE_INST_top[2]), .A1 (n_1031), .B0
       (n_1030), .B1 (TDSP_CORE_INST_acc[2]), .Y (n_1557));
  MX2X1M g40993(.S0 (n_809), .B (n_267), .A
       (TDSP_CORE_INST_EXECUTE_INST_ov_flag_2710), .Y (n_1558));
  NOR3BX4M g40994(.AN
       (TDSP_CORE_INST_PORT_BUS_MACH_INST_present_state[1]), .B
       (TDSP_CORE_INST_PORT_BUS_MACH_INST_present_state[2]), .C
       (TDSP_CORE_INST_PORT_BUS_MACH_INST_present_state[0]), .Y
       (n_1559));
  OAI2BB1X4M g40995(.A0N
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_219), .A1N
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_89), .B0
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_1), .Y
       (n_1560));
  OAI2BB1X4M g40996(.A0N
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_197), .A1N
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_3), .B0
       (TDSP_CORE_INST_ALU_32_INST_add_81_22_Y_sub_84_22_n_62), .Y
       (n_1561));
  OAI2BB1X2M g40997(.A0N (n_1563), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_739), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_732), .Y
       (n_1562));
  OAI2BB1X4M g40998(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_942), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_738), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_737), .Y
       (n_1563));
  OAI2BB1X2M g40999(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_931), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_836), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_840), .Y
       (n_1564));
  OAI2BB1X2M g41000(.A0N (n_1586), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_865), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_44), .Y
       (n_1565));
  OAI2BB1X4M g41001(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_910), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_858), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_857), .Y
       (n_1566));
  OAI2BB1X4M g41002(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_892), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_781), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_780), .Y
       (n_1567));
  XNOR3X2M g41003(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_777), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_720), .C
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_746), .Y
       (n_1568));
  XOR3X2M g41004(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_762), .B
       (n_1575), .C (n_1605), .Y (n_1569));
  XNOR3X2M g41005(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_712), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_624), .C
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_740), .Y
       (n_1570));
  XOR3X2M g41006(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_602), .B
       (n_1587), .C
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_714), .Y
       (n_1571));
  AO2B2BX2M g41007(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_552), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_517), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_613), .B1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_542), .Y
       (n_1572));
  OAI2BB1X4M g41008(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_627), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_565), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_567), .Y
       (n_1573));
  XOR3X2M g41009(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_551), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_491), .C
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_558), .Y
       (n_1574));
  XOR3X2M g41010(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_601), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_538), .C
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_554), .Y
       (n_1575));
  XOR3X2M g41011(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_424), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_494), .C
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_473), .Y
       (n_1576));
  XOR3X2M g41012(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_467), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_24), .C
       (n_1580), .Y (n_1577));
  XOR3X2M g41013(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_365), .B
       (n_1584), .C
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_428), .Y
       (n_1578));
  XOR3XLM g41014(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_282), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_359), .C
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_446), .Y
       (n_1579));
  OAI2BB1X4M g41015(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_470), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_30), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_29), .Y
       (n_1580));
  XOR3X2M g41016(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_357), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_375), .C
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_284), .Y
       (n_1581));
  XOR3X1M g41017(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_368), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_19), .C
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_468), .Y
       (n_1582));
  OAI2BB2X1M g41018(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_6), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_258), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_163), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_196), .Y
       (n_1583));
  OAI2BB2X2M g41019(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_219), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_258), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_154), .B1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_196), .Y
       (n_1584));
  MXI2X6M g41020(.S0 (TDSP_CORE_INST_MPY_32_INST_ab_b[2]), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_73), .A
       (TDSP_CORE_INST_MPY_32_INST_ab_b[1]), .Y (n_1585));
  AO21X8M g41021(.A0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_910), .A1
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_883), .B0
       (n_1603), .Y (n_1586));
  XOR3X2M g41022(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_417), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_420), .C
       (n_1583), .Y (n_1587));
  OAI2BB1X4M g41023(.A0N
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_43), .A1N
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_15), .B0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_66), .Y
       (n_1588));
  OAI2BB1X4M g41024(.A0N
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_55), .A1N
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_15), .B0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_65), .Y
       (n_1589));
  OAI2BB1X4M g41025(.A0N (n_1592), .A1N
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_14), .B0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_62), .Y
       (n_1590));
  NAND3X3M g41026(.A (n_1593), .B
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_14), .C
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_8), .Y
       (n_1591));
  AO22X8M g41027(.A0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_9), .A1
       (port_pad_data_out[4]), .B0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_17), .B1
       (port_pad_data_out[3]), .Y (n_1592));
  OAI2BB1X4M g41028(.A0N
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_17), .A1N
       (port_pad_data_out[0]), .B0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_20), .Y
       (n_1593));
  AO22X4M g41029(.A0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_9), .A1
       (port_pad_data_out[2]), .B0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_17), .B1
       (port_pad_data_out[1]), .Y (n_1594));
  OAI2BB1X4M g41030(.A0N
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_17), .A1N
       (port_pad_data_out[2]), .B0
       (TDSP_CORE_INST_TDSP_CORE_GLUE_INST_sll_120_49_n_30), .Y
       (n_1595));
  AOI21X4M g41031(.A0 (n_1033), .A1 (port_pad_data_out[1]), .B0
       (n_1596), .Y (n_1597));
  OAI2BB1X4M g41032(.A0N (n_1027), .A1N (TDSP_CORE_INST_p[1]), .B0
       (n_1062), .Y (n_1596));
  NAND3BX4M g41033(.AN
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_870), .B
       (n_1602), .C (n_1598), .Y (n_1599));
  OAI2BB1X2M g41034(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_894), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_44), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_43), .Y
       (n_1598));
  ADDFHX4M g41035(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_673), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_744), .CI
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_796), .S
       (n_1600), .CO (n_1601));
  SDFFRQX2M \TDSP_CORE_INST_DATA_BUS_MACH_INST_data_out_reg[13] (.RN
       (n_70), .CK (m_clk), .D (port_pad_data_out[13]), .SI (n_406),
       .SE (n_230), .Q (port_pad_data_out[13]));
  SDFFRQX4M \TDSP_CORE_INST_DATA_BUS_MACH_INST_data_out_reg[11] (.RN
       (n_70), .CK (m_clk), .D (port_pad_data_out[11]), .SI (n_395),
       .SE (n_230), .Q (port_pad_data_out[11]));
  SDFFRQX2M \TDSP_CORE_INST_DATA_BUS_MACH_INST_data_out_reg[10] (.RN
       (n_70), .CK (m_clk), .D (port_pad_data_out[10]), .SI (n_396),
       .SE (n_230), .Q (port_pad_data_out[10]));
  SDFFRQX4M \TDSP_CORE_INST_DATA_BUS_MACH_INST_data_out_reg[9] (.RN
       (n_70), .CK (m_clk), .D (port_pad_data_out[9]), .SI (n_397), .SE
       (n_13), .Q (port_pad_data_out[9]));
  SDFFRQX4M \TDSP_CORE_INST_DATA_BUS_MACH_INST_data_out_reg[7] (.RN
       (n_70), .CK (m_clk), .D (port_pad_data_out[7]), .SI (n_399), .SE
       (n_230), .Q (port_pad_data_out[7]));
  SDFFRQX4M \TDSP_CORE_INST_DATA_BUS_MACH_INST_data_out_reg[2] (.RN
       (n_70), .CK (m_clk), .D (port_pad_data_out[2]), .SI (n_401), .SE
       (n_230), .Q (port_pad_data_out[2]));
  SDFFRQX2M \TDSP_CORE_INST_DECODE_INST_ir_reg[0] (.RN (n_70), .CK
       (m_clk), .D (TDSP_CORE_INST_decode[0]), .SI
       (TDSP_CORE_INST_ir[0]), .SE (n_21), .Q (TDSP_CORE_INST_ir[0]));
  SDFFRQX2M \TDSP_CORE_INST_DECODE_INST_ir_reg[5] (.RN (n_70), .CK
       (m_clk), .D (TDSP_CORE_INST_decode[5]), .SI
       (TDSP_CORE_INST_ir[5]), .SE (n_22), .Q (TDSP_CORE_INST_ir[5]));
  SDFFRQX2M \TDSP_CORE_INST_EXECUTE_INST_acc_reg[11] (.RN (1'b1), .CK
       (m_clk), .D (TDSP_CORE_INST_acc[11]), .SI (n_843), .SE (n_65),
       .Q (TDSP_CORE_INST_acc[11]));
  NAND4X4M g41068(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_910), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_43), .C
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_883), .D
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_865), .Y
       (n_1602));
  OAI2BB1X4M g41069(.A0N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_42), .A1N
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_856), .B0
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_45), .Y
       (n_1603));
  XOR3X1M g41070(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_690), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_677), .C
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_653), .Y
       (n_1604));
  XOR3X2M g41071(.A (n_1606), .B (n_1576), .C
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_689), .Y
       (n_1605));
  XNOR3X2M g41072(.A
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_361), .B
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_364), .C
       (TDSP_CORE_INST_MPY_32_INST_M16X16_INST_mul_8_14_n_374), .Y
       (n_1606));
  SDFFRQX4M \TDSP_CORE_INST_DATA_BUS_MACH_INST_data_out_reg[14] (.RN
       (n_70), .CK (m_clk), .D (port_pad_data_out[14]), .SI (n_392),
       .SE (n_230), .Q (port_pad_data_out[14]));
  SDFFRQX4M \TDSP_CORE_INST_DATA_BUS_MACH_INST_data_out_reg[12] (.RN
       (n_70), .CK (m_clk), .D (port_pad_data_out[12]), .SI (n_393),
       .SE (n_13), .Q (port_pad_data_out[12]));
  SDFFRQX4M \TDSP_CORE_INST_DATA_BUS_MACH_INST_data_out_reg[8] (.RN
       (n_70), .CK (m_clk), .D (port_pad_data_out[8]), .SI (n_398), .SE
       (n_230), .Q (port_pad_data_out[8]));
  SDFFRQX4M \TDSP_CORE_INST_DATA_BUS_MACH_INST_data_out_reg[6] (.RN
       (n_70), .CK (m_clk), .D (port_pad_data_out[6]), .SI (n_403), .SE
       (n_230), .Q (port_pad_data_out[6]));
  SDFFRQX4M \TDSP_CORE_INST_DATA_BUS_MACH_INST_data_out_reg[5] (.RN
       (n_70), .CK (m_clk), .D (port_pad_data_out[5]), .SI (n_402), .SE
       (n_230), .Q (port_pad_data_out[5]));
  SDFFRQX4M \TDSP_CORE_INST_DATA_BUS_MACH_INST_data_out_reg[4] (.RN
       (n_70), .CK (m_clk), .D (port_pad_data_out[4]), .SI (n_400), .SE
       (n_230), .Q (port_pad_data_out[4]));
  SDFFRQX4M \TDSP_CORE_INST_DATA_BUS_MACH_INST_data_out_reg[0] (.RN
       (n_70), .CK (m_clk), .D (port_pad_data_out[0]), .SI (n_391), .SE
       (n_13), .Q (port_pad_data_out[0]));
  SDFFSX4M \TDSP_CORE_INST_DECODE_INST_ir_reg[7] (.SN (n_70), .CK
       (m_clk), .D (TDSP_CORE_INST_decode[7]), .SI
       (TDSP_CORE_INST_ir[7]), .SE (n_22), .Q (TDSP_CORE_INST_ir[7]),
       .QN (UNCONNECTED132));
  SDFFSX2M \TDSP_CORE_INST_DECODE_INST_ir_reg[12] (.SN (n_70), .CK
       (m_clk), .D (\TDSP_CORE_INST_DECODE_INST_decode[12]_549 ), .SI
       (TDSP_CORE_INST_ir[12]), .SE (n_22), .Q (TDSP_CORE_INST_ir[12]),
       .QN (UNCONNECTED133));
endmodule

