<?xml version="1.0" encoding="us-ascii"?>

<fileSet version="1" anchorPath="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp" xsi:schemaLocation="http://cypress.com/xsd/cypathdictionary cypathdictionary.xsd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns="http://cypress.com/xsd/cypathdictionary">
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\cyfitter_cfg.h" value="NONE;" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\cyfitter_cfg.c" value="ARM_C_FILE;" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\config.hex" value="NONE;" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\protect.hex" value="NONE;" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\eeprom.hex" value="NONE;" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\cymetadata.c" value="ARM_C_FILE;" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\cydevice.h" value="NONE;" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\cydevicegnu.inc" value="NONE;" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\cydevicerv.inc" value="NONE;" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\cydeviceiar.inc" value="NONE;" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\cydevice_trm.h" value="NONE;" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\cydevicegnu_trm.inc" value="NONE;" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\cydevicerv_trm.inc" value="NONE;" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\cydeviceiar_trm.inc" value="NONE;" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\cyfittergnu.inc" value="NONE;" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\cyfitterrv.inc" value="NONE;" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\cyfitteriar.inc" value="NONE;" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\cyfitter.h" value="NONE;" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\cydisabledsheets.h" value="NONE;" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\USBUART.c" value="ARM_C_FILE;USBUART" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\USBUART.h" value="NONE;USBUART" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\USBUART_audio.c" value="ARM_C_FILE;USBUART" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\USBUART_audio.h" value="NONE;USBUART" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\USBUART_boot.c" value="ARM_C_FILE;USBUART" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\USBUART_cdc.c" value="ARM_C_FILE;USBUART" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\USBUART_cdc.h" value="NONE;USBUART" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\USBUART_cls.c" value="ARM_C_FILE;USBUART" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\USBUART_descr.c" value="ARM_C_FILE;USBUART" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\USBUART_drv.c" value="ARM_C_FILE;USBUART" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\USBUART_episr.c" value="ARM_C_FILE;USBUART" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\USBUART_hid.c" value="ARM_C_FILE;USBUART" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\USBUART_hid.h" value="NONE;USBUART" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\USBUART_pm.c" value="ARM_C_FILE;USBUART" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\USBUART_std.c" value="ARM_C_FILE;USBUART" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\USBUART_vnd.c" value="ARM_C_FILE;USBUART" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\USBUART_cdc.inf" value="NONE;USBUART" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\USBUART_midi.c" value="ARM_C_FILE;USBUART" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\USBUART_midi.h" value="NONE;USBUART" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\USBUART_pvt.h" value="NONE;USBUART" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\USBUART_cydmac.h" value="NONE;USBUART" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\USBUART_msc.c" value="ARM_C_FILE;USBUART" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\USBUART_msc.h" value="NONE;USBUART" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\CapSense_1.c" value="ARM_C_FILE;CapSense_1" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\CapSense_1.h" value="NONE;CapSense_1" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\CapSense_1_CSHL.c" value="ARM_C_FILE;CapSense_1" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\CapSense_1_CSHL.h" value="NONE;CapSense_1" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\CapSense_1_INT.c" value="ARM_C_FILE;CapSense_1" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\CapSense_1_Pins.c" value="ARM_C_FILE;CapSense_1" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\CapSense_1_Pins.h" value="NONE;CapSense_1" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\CapSense_1_PM.c" value="ARM_C_FILE;CapSense_1" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\CapSense_1_SMS_Wrapper.c" value="ARM_C_FILE;CapSense_1" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\CapSense_1_TunerHelper.c" value="ARM_C_FILE;CapSense_1" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\CapSense_1_TunerHelper.h" value="NONE;CapSense_1" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\MISO_aliases.h" value="NONE;MISO" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\MISO.c" value="ARM_C_FILE;MISO" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\MISO.h" value="NONE;MISO" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\MOSI_aliases.h" value="NONE;MOSI" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\MOSI.c" value="ARM_C_FILE;MOSI" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\MOSI.h" value="NONE;MOSI" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\SCLK_aliases.h" value="NONE;SCLK" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\SCLK.c" value="ARM_C_FILE;SCLK" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\SCLK.h" value="NONE;SCLK" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\SPIM.c" value="ARM_C_FILE;SPIM" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\SPIM.h" value="NONE;SPIM" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\SPIM_PM.c" value="ARM_C_FILE;SPIM" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\SPIM_INT.c" value="ARM_C_FILE;SPIM" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\SPIM_PVT.h" value="NONE;SPIM" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\SS_aliases.h" value="NONE;SS" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\SS.c" value="ARM_C_FILE;SS" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\SS.h" value="NONE;SS" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\SPI_Clock.c" value="ARM_C_FILE;SPI_Clock" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\SPI_Clock.h" value="NONE;SPI_Clock" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\LED_aliases.h" value="NONE;LED" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\LED.c" value="ARM_C_FILE;LED" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\LED.h" value="NONE;LED" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\USBUART_Dm_aliases.h" value="NONE;USBUART_Dm" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\USBUART_Dm.c" value="ARM_C_FILE;USBUART_Dm" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\USBUART_Dm.h" value="NONE;USBUART_Dm" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\USBUART_Dp_aliases.h" value="NONE;USBUART_Dp" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\USBUART_Dp.c" value="ARM_C_FILE;USBUART_Dp" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\USBUART_Dp.h" value="NONE;USBUART_Dp" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\CapSense_1_CompCH0.c" value="ARM_C_FILE;CapSense_1_CompCH0" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\CapSense_1_CompCH0.h" value="NONE;CapSense_1_CompCH0" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\CapSense_1_CompCH0_PM.c" value="ARM_C_FILE;CapSense_1_CompCH0" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\CapSense_1_IdacCH0.c" value="ARM_C_FILE;CapSense_1_IdacCH0" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\CapSense_1_IdacCH0.h" value="NONE;CapSense_1_IdacCH0" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\CapSense_1_IdacCH0_PM.c" value="ARM_C_FILE;CapSense_1_IdacCH0" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\CapSense_1_AMuxCH0.c" value="ARM_C_FILE;CapSense_1_AMuxCH0" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\CapSense_1_AMuxCH0.h" value="NONE;CapSense_1_AMuxCH0" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\CapSense_1_IntClock.c" value="ARM_C_FILE;CapSense_1_IntClock" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\CapSense_1_IntClock.h" value="NONE;CapSense_1_IntClock" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\cycodeshareimport.ld" value="NONE;" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\cycodeshareexport.ld" value="NONE;" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\cycodeshareimport.scat" value="NONE;" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\cm3gcc.ld" value="NONE;cy_boot" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\Cm3RealView.scat" value="NONE;cy_boot" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\Cm3Start.c" value="ARM_C_FILE;cy_boot" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\core_cm3.h" value="NONE;cy_boot" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\core_cm3_psoc5.h" value="NONE;cy_boot" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\CyBootAsmGnu.s" value="GNU_ARM_ASM_FILE;cy_boot" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\CyBootAsmRv.s" value="REALVIEW_ARM_ASM_FILE;cy_boot" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\CyDmac.c" value="ARM_C_FILE;cy_boot" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\CyDmac.h" value="NONE;cy_boot" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\CyFlash.c" value="ARM_C_FILE;cy_boot" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\CyFlash.h" value="NONE;cy_boot" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\CyLib.c" value="ARM_C_FILE;cy_boot" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\CyLib.h" value="NONE;cy_boot" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\cypins.h" value="NONE;cy_boot" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\cyPm.c" value="ARM_C_FILE;cy_boot" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\cyPm.h" value="NONE;cy_boot" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\CySpc.c" value="ARM_C_FILE;cy_boot" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\CySpc.h" value="NONE;cy_boot" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\cytypes.h" value="NONE;cy_boot" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\cyutils.c" value="ARM_C_FILE;cy_boot" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\core_cmFunc.h" value="NONE;cy_boot" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\core_cmInstr.h" value="NONE;cy_boot" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\Cm3Iar.icf" value="NONE;cy_boot" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\CyBootAsmIar.s" value="IAR_ASM_FILE;cy_boot" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\cmsis_armcc.h" value="NONE;cy_boot" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\cmsis_gcc.h" value="NONE;cy_boot" />
  <file name="C:\Users\Lukas Creutzburg\Documents\GitHub\freeDSPPSoC-I2C\PSoC5_SPI_Master_CapSense.cydsn\codegentemp\project.h" value="NONE;" />
</fileSet>