set tool_name "ModelSim-Altera (SystemVerilog)"
set corner_file_list {
	{{"Slow Model"} {pwmleds.svo pwmleds_v.sdo}}
	{{"Fast Model"} {pwmleds_fast.svo pwmleds_v_fast.sdo}}
}
