// Copyright (c) Alexandre Mutel. All rights reserved.
// Licensed under the BSD-Clause 2 license.
// See license.txt file in the project root for full license information.
// ------------------------------------------------------------------------------
// This code was generated by AsmArm64.CodeGen.
//     Changes to this file may cause incorrect behavior and will be lost if
//     the code is regenerated.
// ------------------------------------------------------------------------------
// ReSharper disable All
// ------------------------------------------------------------------------------

using static AsmArm64.Arm64InstructionFactory;
using static AsmArm64.Arm64Factory;
namespace AsmArm64.Tests.Float;

[TestClass]
public class Arm64InstructionFactoryTests_FMSUB_Float : Arm64InstructionFactoryTests
{
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.FMSUB"/>.
    /// </summary>
    [TestMethod]
    public void Test_FMSUB_h_floatdp3_0()
    {
        TestInst(FMSUB(H0, H1, H2, H3), asm => asm.FMSUB(H0, H1, H2, H3), Arm64InstructionId.FMSUB_h_floatdp3, Arm64Mnemonic.FMSUB, "FMSUB H0, H1, H2, H3");
        TestInst(FMSUB(H31, H1, H2, H3), asm => asm.FMSUB(H31, H1, H2, H3), Arm64InstructionId.FMSUB_h_floatdp3, Arm64Mnemonic.FMSUB, "FMSUB H31, H1, H2, H3");
        TestInst(FMSUB(H0, H31, H2, H3), asm => asm.FMSUB(H0, H31, H2, H3), Arm64InstructionId.FMSUB_h_floatdp3, Arm64Mnemonic.FMSUB, "FMSUB H0, H31, H2, H3");
        TestInst(FMSUB(H31, H31, H2, H3), asm => asm.FMSUB(H31, H31, H2, H3), Arm64InstructionId.FMSUB_h_floatdp3, Arm64Mnemonic.FMSUB, "FMSUB H31, H31, H2, H3");
        TestInst(FMSUB(H0, H1, H31, H3), asm => asm.FMSUB(H0, H1, H31, H3), Arm64InstructionId.FMSUB_h_floatdp3, Arm64Mnemonic.FMSUB, "FMSUB H0, H1, H31, H3");
        TestInst(FMSUB(H31, H1, H31, H3), asm => asm.FMSUB(H31, H1, H31, H3), Arm64InstructionId.FMSUB_h_floatdp3, Arm64Mnemonic.FMSUB, "FMSUB H31, H1, H31, H3");
        TestInst(FMSUB(H0, H31, H31, H3), asm => asm.FMSUB(H0, H31, H31, H3), Arm64InstructionId.FMSUB_h_floatdp3, Arm64Mnemonic.FMSUB, "FMSUB H0, H31, H31, H3");
        TestInst(FMSUB(H31, H31, H31, H3), asm => asm.FMSUB(H31, H31, H31, H3), Arm64InstructionId.FMSUB_h_floatdp3, Arm64Mnemonic.FMSUB, "FMSUB H31, H31, H31, H3");
        TestInst(FMSUB(H0, H1, H2, H31), asm => asm.FMSUB(H0, H1, H2, H31), Arm64InstructionId.FMSUB_h_floatdp3, Arm64Mnemonic.FMSUB, "FMSUB H0, H1, H2, H31");
        TestInst(FMSUB(H31, H1, H2, H31), asm => asm.FMSUB(H31, H1, H2, H31), Arm64InstructionId.FMSUB_h_floatdp3, Arm64Mnemonic.FMSUB, "FMSUB H31, H1, H2, H31");
        TestInst(FMSUB(H0, H31, H2, H31), asm => asm.FMSUB(H0, H31, H2, H31), Arm64InstructionId.FMSUB_h_floatdp3, Arm64Mnemonic.FMSUB, "FMSUB H0, H31, H2, H31");
        TestInst(FMSUB(H31, H31, H2, H31), asm => asm.FMSUB(H31, H31, H2, H31), Arm64InstructionId.FMSUB_h_floatdp3, Arm64Mnemonic.FMSUB, "FMSUB H31, H31, H2, H31");
        TestInst(FMSUB(H0, H1, H31, H31), asm => asm.FMSUB(H0, H1, H31, H31), Arm64InstructionId.FMSUB_h_floatdp3, Arm64Mnemonic.FMSUB, "FMSUB H0, H1, H31, H31");
        TestInst(FMSUB(H31, H1, H31, H31), asm => asm.FMSUB(H31, H1, H31, H31), Arm64InstructionId.FMSUB_h_floatdp3, Arm64Mnemonic.FMSUB, "FMSUB H31, H1, H31, H31");
        TestInst(FMSUB(H0, H31, H31, H31), asm => asm.FMSUB(H0, H31, H31, H31), Arm64InstructionId.FMSUB_h_floatdp3, Arm64Mnemonic.FMSUB, "FMSUB H0, H31, H31, H31");
        TestInst(FMSUB(H31, H31, H31, H31), asm => asm.FMSUB(H31, H31, H31, H31), Arm64InstructionId.FMSUB_h_floatdp3, Arm64Mnemonic.FMSUB, "FMSUB H31, H31, H31, H31");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.FMSUB"/>.
    /// </summary>
    [TestMethod]
    public void Test_FMSUB_s_floatdp3_1()
    {
        TestInst(FMSUB(S0, S1, S2, S3), asm => asm.FMSUB(S0, S1, S2, S3), Arm64InstructionId.FMSUB_s_floatdp3, Arm64Mnemonic.FMSUB, "FMSUB S0, S1, S2, S3");
        TestInst(FMSUB(S31, S1, S2, S3), asm => asm.FMSUB(S31, S1, S2, S3), Arm64InstructionId.FMSUB_s_floatdp3, Arm64Mnemonic.FMSUB, "FMSUB S31, S1, S2, S3");
        TestInst(FMSUB(S0, S31, S2, S3), asm => asm.FMSUB(S0, S31, S2, S3), Arm64InstructionId.FMSUB_s_floatdp3, Arm64Mnemonic.FMSUB, "FMSUB S0, S31, S2, S3");
        TestInst(FMSUB(S31, S31, S2, S3), asm => asm.FMSUB(S31, S31, S2, S3), Arm64InstructionId.FMSUB_s_floatdp3, Arm64Mnemonic.FMSUB, "FMSUB S31, S31, S2, S3");
        TestInst(FMSUB(S0, S1, S31, S3), asm => asm.FMSUB(S0, S1, S31, S3), Arm64InstructionId.FMSUB_s_floatdp3, Arm64Mnemonic.FMSUB, "FMSUB S0, S1, S31, S3");
        TestInst(FMSUB(S31, S1, S31, S3), asm => asm.FMSUB(S31, S1, S31, S3), Arm64InstructionId.FMSUB_s_floatdp3, Arm64Mnemonic.FMSUB, "FMSUB S31, S1, S31, S3");
        TestInst(FMSUB(S0, S31, S31, S3), asm => asm.FMSUB(S0, S31, S31, S3), Arm64InstructionId.FMSUB_s_floatdp3, Arm64Mnemonic.FMSUB, "FMSUB S0, S31, S31, S3");
        TestInst(FMSUB(S31, S31, S31, S3), asm => asm.FMSUB(S31, S31, S31, S3), Arm64InstructionId.FMSUB_s_floatdp3, Arm64Mnemonic.FMSUB, "FMSUB S31, S31, S31, S3");
        TestInst(FMSUB(S0, S1, S2, S31), asm => asm.FMSUB(S0, S1, S2, S31), Arm64InstructionId.FMSUB_s_floatdp3, Arm64Mnemonic.FMSUB, "FMSUB S0, S1, S2, S31");
        TestInst(FMSUB(S31, S1, S2, S31), asm => asm.FMSUB(S31, S1, S2, S31), Arm64InstructionId.FMSUB_s_floatdp3, Arm64Mnemonic.FMSUB, "FMSUB S31, S1, S2, S31");
        TestInst(FMSUB(S0, S31, S2, S31), asm => asm.FMSUB(S0, S31, S2, S31), Arm64InstructionId.FMSUB_s_floatdp3, Arm64Mnemonic.FMSUB, "FMSUB S0, S31, S2, S31");
        TestInst(FMSUB(S31, S31, S2, S31), asm => asm.FMSUB(S31, S31, S2, S31), Arm64InstructionId.FMSUB_s_floatdp3, Arm64Mnemonic.FMSUB, "FMSUB S31, S31, S2, S31");
        TestInst(FMSUB(S0, S1, S31, S31), asm => asm.FMSUB(S0, S1, S31, S31), Arm64InstructionId.FMSUB_s_floatdp3, Arm64Mnemonic.FMSUB, "FMSUB S0, S1, S31, S31");
        TestInst(FMSUB(S31, S1, S31, S31), asm => asm.FMSUB(S31, S1, S31, S31), Arm64InstructionId.FMSUB_s_floatdp3, Arm64Mnemonic.FMSUB, "FMSUB S31, S1, S31, S31");
        TestInst(FMSUB(S0, S31, S31, S31), asm => asm.FMSUB(S0, S31, S31, S31), Arm64InstructionId.FMSUB_s_floatdp3, Arm64Mnemonic.FMSUB, "FMSUB S0, S31, S31, S31");
        TestInst(FMSUB(S31, S31, S31, S31), asm => asm.FMSUB(S31, S31, S31, S31), Arm64InstructionId.FMSUB_s_floatdp3, Arm64Mnemonic.FMSUB, "FMSUB S31, S31, S31, S31");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.FMSUB"/>.
    /// </summary>
    [TestMethod]
    public void Test_FMSUB_d_floatdp3_2()
    {
        TestInst(FMSUB(D0, D1, D2, D3), asm => asm.FMSUB(D0, D1, D2, D3), Arm64InstructionId.FMSUB_d_floatdp3, Arm64Mnemonic.FMSUB, "FMSUB D0, D1, D2, D3");
        TestInst(FMSUB(D31, D1, D2, D3), asm => asm.FMSUB(D31, D1, D2, D3), Arm64InstructionId.FMSUB_d_floatdp3, Arm64Mnemonic.FMSUB, "FMSUB D31, D1, D2, D3");
        TestInst(FMSUB(D0, D31, D2, D3), asm => asm.FMSUB(D0, D31, D2, D3), Arm64InstructionId.FMSUB_d_floatdp3, Arm64Mnemonic.FMSUB, "FMSUB D0, D31, D2, D3");
        TestInst(FMSUB(D31, D31, D2, D3), asm => asm.FMSUB(D31, D31, D2, D3), Arm64InstructionId.FMSUB_d_floatdp3, Arm64Mnemonic.FMSUB, "FMSUB D31, D31, D2, D3");
        TestInst(FMSUB(D0, D1, D31, D3), asm => asm.FMSUB(D0, D1, D31, D3), Arm64InstructionId.FMSUB_d_floatdp3, Arm64Mnemonic.FMSUB, "FMSUB D0, D1, D31, D3");
        TestInst(FMSUB(D31, D1, D31, D3), asm => asm.FMSUB(D31, D1, D31, D3), Arm64InstructionId.FMSUB_d_floatdp3, Arm64Mnemonic.FMSUB, "FMSUB D31, D1, D31, D3");
        TestInst(FMSUB(D0, D31, D31, D3), asm => asm.FMSUB(D0, D31, D31, D3), Arm64InstructionId.FMSUB_d_floatdp3, Arm64Mnemonic.FMSUB, "FMSUB D0, D31, D31, D3");
        TestInst(FMSUB(D31, D31, D31, D3), asm => asm.FMSUB(D31, D31, D31, D3), Arm64InstructionId.FMSUB_d_floatdp3, Arm64Mnemonic.FMSUB, "FMSUB D31, D31, D31, D3");
        TestInst(FMSUB(D0, D1, D2, D31), asm => asm.FMSUB(D0, D1, D2, D31), Arm64InstructionId.FMSUB_d_floatdp3, Arm64Mnemonic.FMSUB, "FMSUB D0, D1, D2, D31");
        TestInst(FMSUB(D31, D1, D2, D31), asm => asm.FMSUB(D31, D1, D2, D31), Arm64InstructionId.FMSUB_d_floatdp3, Arm64Mnemonic.FMSUB, "FMSUB D31, D1, D2, D31");
        TestInst(FMSUB(D0, D31, D2, D31), asm => asm.FMSUB(D0, D31, D2, D31), Arm64InstructionId.FMSUB_d_floatdp3, Arm64Mnemonic.FMSUB, "FMSUB D0, D31, D2, D31");
        TestInst(FMSUB(D31, D31, D2, D31), asm => asm.FMSUB(D31, D31, D2, D31), Arm64InstructionId.FMSUB_d_floatdp3, Arm64Mnemonic.FMSUB, "FMSUB D31, D31, D2, D31");
        TestInst(FMSUB(D0, D1, D31, D31), asm => asm.FMSUB(D0, D1, D31, D31), Arm64InstructionId.FMSUB_d_floatdp3, Arm64Mnemonic.FMSUB, "FMSUB D0, D1, D31, D31");
        TestInst(FMSUB(D31, D1, D31, D31), asm => asm.FMSUB(D31, D1, D31, D31), Arm64InstructionId.FMSUB_d_floatdp3, Arm64Mnemonic.FMSUB, "FMSUB D31, D1, D31, D31");
        TestInst(FMSUB(D0, D31, D31, D31), asm => asm.FMSUB(D0, D31, D31, D31), Arm64InstructionId.FMSUB_d_floatdp3, Arm64Mnemonic.FMSUB, "FMSUB D0, D31, D31, D31");
        TestInst(FMSUB(D31, D31, D31, D31), asm => asm.FMSUB(D31, D31, D31, D31), Arm64InstructionId.FMSUB_d_floatdp3, Arm64Mnemonic.FMSUB, "FMSUB D31, D31, D31, D31");
    }
}
