[2025-09-17 10:12:00] START suite=qualcomm_srv trace=srv241_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv241_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2605354 heartbeat IPC: 3.838 cumulative IPC: 3.838 (Simulation time: 00 hr 00 min 40 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5040004 heartbeat IPC: 4.107 cumulative IPC: 3.968 (Simulation time: 00 hr 01 min 18 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5040004 cumulative IPC: 3.968 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5040004 cumulative IPC: 3.968 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 13528166 heartbeat IPC: 1.178 cumulative IPC: 1.178 (Simulation time: 00 hr 02 min 28 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 22027460 heartbeat IPC: 1.177 cumulative IPC: 1.177 (Simulation time: 00 hr 03 min 35 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 30760237 heartbeat IPC: 1.145 cumulative IPC: 1.166 (Simulation time: 00 hr 04 min 45 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 39150560 heartbeat IPC: 1.192 cumulative IPC: 1.173 (Simulation time: 00 hr 05 min 53 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 47617462 heartbeat IPC: 1.181 cumulative IPC: 1.174 (Simulation time: 00 hr 07 min 00 sec)
Heartbeat CPU 0 instructions: 80000009 cycles: 56353935 heartbeat IPC: 1.145 cumulative IPC: 1.169 (Simulation time: 00 hr 08 min 10 sec)
Heartbeat CPU 0 instructions: 90000013 cycles: 64689706 heartbeat IPC: 1.2 cumulative IPC: 1.174 (Simulation time: 00 hr 09 min 18 sec)
Heartbeat CPU 0 instructions: 100000013 cycles: 73411263 heartbeat IPC: 1.147 cumulative IPC: 1.17 (Simulation time: 00 hr 10 min 28 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv241_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000017 cycles: 81889492 heartbeat IPC: 1.179 cumulative IPC: 1.171 (Simulation time: 00 hr 11 min 36 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 85542101 cumulative IPC: 1.169 (Simulation time: 00 hr 12 min 44 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 85542101 cumulative IPC: 1.169 (Simulation time: 00 hr 12 min 44 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv241_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.169 instructions: 100000002 cycles: 85542101
CPU 0 Branch Prediction Accuracy: 91.59% MPKI: 14.85 Average ROB Occupancy at Mispredict: 27.24
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2767
BRANCH_INDIRECT: 0.4184
BRANCH_CONDITIONAL: 12.48
BRANCH_DIRECT_CALL: 0.7017
BRANCH_INDIRECT_CALL: 0.5161
BRANCH_RETURN: 0.4546


====Backend Stall Breakdown====
ROB_STALL: 129147
LQ_STALL: 0
SQ_STALL: 530306


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 120.67416
REPLAY_LOAD: 63.61062
NON_REPLAY_LOAD: 13.555027

== Total ==
ADDR_TRANS: 10740
REPLAY_LOAD: 7188
NON_REPLAY_LOAD: 111219

== Counts ==
ADDR_TRANS: 89
REPLAY_LOAD: 113
NON_REPLAY_LOAD: 8205

cpu0->cpu0_STLB TOTAL        ACCESS:    1769747 HIT:    1764482 MISS:       5265 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1769747 HIT:    1764482 MISS:       5265 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 181.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7698878 HIT:    6634103 MISS:    1064775 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6244814 HIT:    5328647 MISS:     916167 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     534950 HIT:     406496 MISS:     128454 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     909500 HIT:     897426 MISS:      12074 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       9614 HIT:       1534 MISS:       8080 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 36.71 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14432949 HIT:    8063756 MISS:    6369193 MSHR_MERGE:    1527252
cpu0->cpu0_L1I LOAD         ACCESS:   14432949 HIT:    8063756 MISS:    6369193 MSHR_MERGE:    1527252
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.31 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29899363 HIT:   26592099 MISS:    3307264 MSHR_MERGE:    1359781
cpu0->cpu0_L1D LOAD         ACCESS:   16865433 HIT:   15125285 MISS:    1740148 MSHR_MERGE:     337252
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13022984 HIT:   11465495 MISS:    1557489 MSHR_MERGE:    1022516
cpu0->cpu0_L1D TRANSLATION  ACCESS:      10946 HIT:       1319 MISS:       9627 MSHR_MERGE:         13
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.28 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12073367 HIT:   10337145 MISS:    1736222 MSHR_MERGE:     876644
cpu0->cpu0_ITLB LOAD         ACCESS:   12073367 HIT:   10337145 MISS:    1736222 MSHR_MERGE:     876644
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.094 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28288550 HIT:   27076381 MISS:    1212169 MSHR_MERGE:     302000
cpu0->cpu0_DTLB LOAD         ACCESS:   28288550 HIT:   27076381 MISS:    1212169 MSHR_MERGE:     302000
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.966 cycles
cpu0->LLC TOTAL        ACCESS:    1246919 HIT:    1181145 MISS:      65774 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     916163 HIT:     891832 MISS:      24331 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     128453 HIT:      91245 MISS:      37208 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     194223 HIT:     193896 MISS:        327 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8080 HIT:       4172 MISS:       3908 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 116.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3362
  ROW_BUFFER_MISS:      62081
  AVG DBUS CONGESTED CYCLE: 3.584
Channel 0 WQ ROW_BUFFER_HIT:       1460
  ROW_BUFFER_MISS:      31258
  FULL:          0
Channel 0 REFRESHES ISSUED:       7128

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       536019       403803        82884         4604
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          108          679          165
  STLB miss resolved @ L2C                0          304          267          881          183
  STLB miss resolved @ LLC                0          267          460         2356          847
  STLB miss resolved @ MEM                0            1          359         1816         2100

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             158323        54914      1133889       134827          501
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          254          136           27
  STLB miss resolved @ L2C                0          184          235           92            3
  STLB miss resolved @ LLC                0           97          244          483           65
  STLB miss resolved @ MEM                0            3           99          280           82
[2025-09-17 10:24:45] END   suite=qualcomm_srv trace=srv241_ap (rc=0)
