================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Mon Jul 14 19:57:39 -0300 2025
    * Version:         2024.2 (Build 5238294 on Nov  8 2024)
    * Project:         adder_new
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  spartan7
    * Target device:   xc7s50-csga324-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              63
FF:               61
DSP:              0
BRAM:             0
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was not available
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | NA          |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+-----------------+-----+----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name            | LUT | FF | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-----------------+-----+----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst            | 63  | 61 |     |      |      |     |        |      |         |          |        |
|   BUS_A_s_axi_U | 63  | 61 |     |      |      |     |        |      |         |          |        |
+-----------------+-----+----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.19%  | OK     |
| FD                                                        | 50%       | 0.09%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.00%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 611       | 8      | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.35   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was not available
+-------+-------+------------------------------+--------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN               | ENDPOINT PIN                   | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                              |                                |              |            |                |          DELAY |        DELAY |
+-------+-------+------------------------------+--------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 |       | BUS_A_s_axi_U/int_a_reg[2]/C | BUS_A_s_axi_U/int_c_o_reg[5]/D |            5 |          4 |          3.115 |          1.824 |        1.291 |
| Path2 |       | BUS_A_s_axi_U/int_a_reg[2]/C | BUS_A_s_axi_U/int_c_o_reg[7]/D |            5 |          4 |          3.109 |          1.818 |        1.291 |
| Path3 |       | BUS_A_s_axi_U/int_a_reg[2]/C | BUS_A_s_axi_U/int_c_o_reg[6]/D |            5 |          4 |          3.034 |          1.743 |        1.291 |
| Path4 |       | BUS_A_s_axi_U/int_a_reg[2]/C | BUS_A_s_axi_U/int_c_o_reg[4]/D |            5 |          4 |          3.010 |          1.719 |        1.291 |
| Path5 |       | BUS_A_s_axi_U/int_a_reg[0]/C | BUS_A_s_axi_U/int_c_o_reg[3]/D |            3 |          4 |          2.768 |          1.608 |        1.160 |
+-------+-------+------------------------------+--------------------------------+--------------+------------+----------------+----------------+--------------+

    +----------------------------------+----------------------+
    | Path1 Cells                      | Primitive Type       |
    +----------------------------------+----------------------+
    | BUS_A_s_axi_U/int_a_reg[2]       | FLOP_LATCH.flop.FDRE |
    | BUS_A_s_axi_U/int_c_o[3]_i_2     | LUT.others.LUT3      |
    | BUS_A_s_axi_U/int_c_o[3]_i_5     | LUT.others.LUT4      |
    | BUS_A_s_axi_U/int_c_o_reg[3]_i_1 | CARRY.others.CARRY4  |
    | BUS_A_s_axi_U/int_c_o_reg[7]_i_1 | CARRY.others.CARRY4  |
    | BUS_A_s_axi_U/int_c_o_reg[5]     | FLOP_LATCH.flop.FDRE |
    | BUS_A_s_axi_U/int_a_reg[2]       | FLOP_LATCH.flop.FDRE |
    | BUS_A_s_axi_U/int_c_o[3]_i_2     | LUT.others.LUT3      |
    | BUS_A_s_axi_U/int_c_o[3]_i_5     | LUT.others.LUT4      |
    | BUS_A_s_axi_U/int_c_o_reg[3]_i_1 | CARRY.others.CARRY4  |
    | BUS_A_s_axi_U/int_c_o_reg[7]_i_1 | CARRY.others.CARRY4  |
    | BUS_A_s_axi_U/int_c_o_reg[7]     | FLOP_LATCH.flop.FDRE |
    | BUS_A_s_axi_U/int_a_reg[2]       | FLOP_LATCH.flop.FDRE |
    | BUS_A_s_axi_U/int_c_o[3]_i_2     | LUT.others.LUT3      |
    | BUS_A_s_axi_U/int_c_o[3]_i_5     | LUT.others.LUT4      |
    | BUS_A_s_axi_U/int_c_o_reg[3]_i_1 | CARRY.others.CARRY4  |
    | BUS_A_s_axi_U/int_c_o_reg[7]_i_1 | CARRY.others.CARRY4  |
    | BUS_A_s_axi_U/int_c_o_reg[6]     | FLOP_LATCH.flop.FDRE |
    | BUS_A_s_axi_U/int_a_reg[2]       | FLOP_LATCH.flop.FDRE |
    | BUS_A_s_axi_U/int_c_o[3]_i_2     | LUT.others.LUT3      |
    | BUS_A_s_axi_U/int_c_o[3]_i_5     | LUT.others.LUT4      |
    | BUS_A_s_axi_U/int_c_o_reg[3]_i_1 | CARRY.others.CARRY4  |
    | BUS_A_s_axi_U/int_c_o_reg[7]_i_1 | CARRY.others.CARRY4  |
    | BUS_A_s_axi_U/int_c_o_reg[4]     | FLOP_LATCH.flop.FDRE |
    | BUS_A_s_axi_U/int_a_reg[0]       | FLOP_LATCH.flop.FDRE |
    | BUS_A_s_axi_U/int_c_o[3]_i_4     | LUT.others.LUT3      |
    | BUS_A_s_axi_U/int_c_o_reg[3]_i_1 | CARRY.others.CARRY4  |
    | BUS_A_s_axi_U/int_c_o_reg[3]     | FLOP_LATCH.flop.FDRE |
    +----------------------------------+----------------------+

    +----------------------------------+----------------------+
    | Path2 Cells                      | Primitive Type       |
    +----------------------------------+----------------------+
    | BUS_A_s_axi_U/int_a_reg[2]       | FLOP_LATCH.flop.FDRE |
    | BUS_A_s_axi_U/int_c_o[3]_i_2     | LUT.others.LUT3      |
    | BUS_A_s_axi_U/int_c_o[3]_i_5     | LUT.others.LUT4      |
    | BUS_A_s_axi_U/int_c_o_reg[3]_i_1 | CARRY.others.CARRY4  |
    | BUS_A_s_axi_U/int_c_o_reg[7]_i_1 | CARRY.others.CARRY4  |
    | BUS_A_s_axi_U/int_c_o_reg[5]     | FLOP_LATCH.flop.FDRE |
    | BUS_A_s_axi_U/int_a_reg[2]       | FLOP_LATCH.flop.FDRE |
    | BUS_A_s_axi_U/int_c_o[3]_i_2     | LUT.others.LUT3      |
    | BUS_A_s_axi_U/int_c_o[3]_i_5     | LUT.others.LUT4      |
    | BUS_A_s_axi_U/int_c_o_reg[3]_i_1 | CARRY.others.CARRY4  |
    | BUS_A_s_axi_U/int_c_o_reg[7]_i_1 | CARRY.others.CARRY4  |
    | BUS_A_s_axi_U/int_c_o_reg[7]     | FLOP_LATCH.flop.FDRE |
    | BUS_A_s_axi_U/int_a_reg[2]       | FLOP_LATCH.flop.FDRE |
    | BUS_A_s_axi_U/int_c_o[3]_i_2     | LUT.others.LUT3      |
    | BUS_A_s_axi_U/int_c_o[3]_i_5     | LUT.others.LUT4      |
    | BUS_A_s_axi_U/int_c_o_reg[3]_i_1 | CARRY.others.CARRY4  |
    | BUS_A_s_axi_U/int_c_o_reg[7]_i_1 | CARRY.others.CARRY4  |
    | BUS_A_s_axi_U/int_c_o_reg[6]     | FLOP_LATCH.flop.FDRE |
    | BUS_A_s_axi_U/int_a_reg[2]       | FLOP_LATCH.flop.FDRE |
    | BUS_A_s_axi_U/int_c_o[3]_i_2     | LUT.others.LUT3      |
    | BUS_A_s_axi_U/int_c_o[3]_i_5     | LUT.others.LUT4      |
    | BUS_A_s_axi_U/int_c_o_reg[3]_i_1 | CARRY.others.CARRY4  |
    | BUS_A_s_axi_U/int_c_o_reg[7]_i_1 | CARRY.others.CARRY4  |
    | BUS_A_s_axi_U/int_c_o_reg[4]     | FLOP_LATCH.flop.FDRE |
    | BUS_A_s_axi_U/int_a_reg[0]       | FLOP_LATCH.flop.FDRE |
    | BUS_A_s_axi_U/int_c_o[3]_i_4     | LUT.others.LUT3      |
    | BUS_A_s_axi_U/int_c_o_reg[3]_i_1 | CARRY.others.CARRY4  |
    | BUS_A_s_axi_U/int_c_o_reg[3]     | FLOP_LATCH.flop.FDRE |
    +----------------------------------+----------------------+

    +----------------------------------+----------------------+
    | Path3 Cells                      | Primitive Type       |
    +----------------------------------+----------------------+
    | BUS_A_s_axi_U/int_a_reg[2]       | FLOP_LATCH.flop.FDRE |
    | BUS_A_s_axi_U/int_c_o[3]_i_2     | LUT.others.LUT3      |
    | BUS_A_s_axi_U/int_c_o[3]_i_5     | LUT.others.LUT4      |
    | BUS_A_s_axi_U/int_c_o_reg[3]_i_1 | CARRY.others.CARRY4  |
    | BUS_A_s_axi_U/int_c_o_reg[7]_i_1 | CARRY.others.CARRY4  |
    | BUS_A_s_axi_U/int_c_o_reg[5]     | FLOP_LATCH.flop.FDRE |
    | BUS_A_s_axi_U/int_a_reg[2]       | FLOP_LATCH.flop.FDRE |
    | BUS_A_s_axi_U/int_c_o[3]_i_2     | LUT.others.LUT3      |
    | BUS_A_s_axi_U/int_c_o[3]_i_5     | LUT.others.LUT4      |
    | BUS_A_s_axi_U/int_c_o_reg[3]_i_1 | CARRY.others.CARRY4  |
    | BUS_A_s_axi_U/int_c_o_reg[7]_i_1 | CARRY.others.CARRY4  |
    | BUS_A_s_axi_U/int_c_o_reg[7]     | FLOP_LATCH.flop.FDRE |
    | BUS_A_s_axi_U/int_a_reg[2]       | FLOP_LATCH.flop.FDRE |
    | BUS_A_s_axi_U/int_c_o[3]_i_2     | LUT.others.LUT3      |
    | BUS_A_s_axi_U/int_c_o[3]_i_5     | LUT.others.LUT4      |
    | BUS_A_s_axi_U/int_c_o_reg[3]_i_1 | CARRY.others.CARRY4  |
    | BUS_A_s_axi_U/int_c_o_reg[7]_i_1 | CARRY.others.CARRY4  |
    | BUS_A_s_axi_U/int_c_o_reg[6]     | FLOP_LATCH.flop.FDRE |
    | BUS_A_s_axi_U/int_a_reg[2]       | FLOP_LATCH.flop.FDRE |
    | BUS_A_s_axi_U/int_c_o[3]_i_2     | LUT.others.LUT3      |
    | BUS_A_s_axi_U/int_c_o[3]_i_5     | LUT.others.LUT4      |
    | BUS_A_s_axi_U/int_c_o_reg[3]_i_1 | CARRY.others.CARRY4  |
    | BUS_A_s_axi_U/int_c_o_reg[7]_i_1 | CARRY.others.CARRY4  |
    | BUS_A_s_axi_U/int_c_o_reg[4]     | FLOP_LATCH.flop.FDRE |
    | BUS_A_s_axi_U/int_a_reg[0]       | FLOP_LATCH.flop.FDRE |
    | BUS_A_s_axi_U/int_c_o[3]_i_4     | LUT.others.LUT3      |
    | BUS_A_s_axi_U/int_c_o_reg[3]_i_1 | CARRY.others.CARRY4  |
    | BUS_A_s_axi_U/int_c_o_reg[3]     | FLOP_LATCH.flop.FDRE |
    +----------------------------------+----------------------+

    +----------------------------------+----------------------+
    | Path4 Cells                      | Primitive Type       |
    +----------------------------------+----------------------+
    | BUS_A_s_axi_U/int_a_reg[2]       | FLOP_LATCH.flop.FDRE |
    | BUS_A_s_axi_U/int_c_o[3]_i_2     | LUT.others.LUT3      |
    | BUS_A_s_axi_U/int_c_o[3]_i_5     | LUT.others.LUT4      |
    | BUS_A_s_axi_U/int_c_o_reg[3]_i_1 | CARRY.others.CARRY4  |
    | BUS_A_s_axi_U/int_c_o_reg[7]_i_1 | CARRY.others.CARRY4  |
    | BUS_A_s_axi_U/int_c_o_reg[5]     | FLOP_LATCH.flop.FDRE |
    | BUS_A_s_axi_U/int_a_reg[2]       | FLOP_LATCH.flop.FDRE |
    | BUS_A_s_axi_U/int_c_o[3]_i_2     | LUT.others.LUT3      |
    | BUS_A_s_axi_U/int_c_o[3]_i_5     | LUT.others.LUT4      |
    | BUS_A_s_axi_U/int_c_o_reg[3]_i_1 | CARRY.others.CARRY4  |
    | BUS_A_s_axi_U/int_c_o_reg[7]_i_1 | CARRY.others.CARRY4  |
    | BUS_A_s_axi_U/int_c_o_reg[7]     | FLOP_LATCH.flop.FDRE |
    | BUS_A_s_axi_U/int_a_reg[2]       | FLOP_LATCH.flop.FDRE |
    | BUS_A_s_axi_U/int_c_o[3]_i_2     | LUT.others.LUT3      |
    | BUS_A_s_axi_U/int_c_o[3]_i_5     | LUT.others.LUT4      |
    | BUS_A_s_axi_U/int_c_o_reg[3]_i_1 | CARRY.others.CARRY4  |
    | BUS_A_s_axi_U/int_c_o_reg[7]_i_1 | CARRY.others.CARRY4  |
    | BUS_A_s_axi_U/int_c_o_reg[6]     | FLOP_LATCH.flop.FDRE |
    | BUS_A_s_axi_U/int_a_reg[2]       | FLOP_LATCH.flop.FDRE |
    | BUS_A_s_axi_U/int_c_o[3]_i_2     | LUT.others.LUT3      |
    | BUS_A_s_axi_U/int_c_o[3]_i_5     | LUT.others.LUT4      |
    | BUS_A_s_axi_U/int_c_o_reg[3]_i_1 | CARRY.others.CARRY4  |
    | BUS_A_s_axi_U/int_c_o_reg[7]_i_1 | CARRY.others.CARRY4  |
    | BUS_A_s_axi_U/int_c_o_reg[4]     | FLOP_LATCH.flop.FDRE |
    | BUS_A_s_axi_U/int_a_reg[0]       | FLOP_LATCH.flop.FDRE |
    | BUS_A_s_axi_U/int_c_o[3]_i_4     | LUT.others.LUT3      |
    | BUS_A_s_axi_U/int_c_o_reg[3]_i_1 | CARRY.others.CARRY4  |
    | BUS_A_s_axi_U/int_c_o_reg[3]     | FLOP_LATCH.flop.FDRE |
    +----------------------------------+----------------------+

    +----------------------------------+----------------------+
    | Path5 Cells                      | Primitive Type       |
    +----------------------------------+----------------------+
    | BUS_A_s_axi_U/int_a_reg[2]       | FLOP_LATCH.flop.FDRE |
    | BUS_A_s_axi_U/int_c_o[3]_i_2     | LUT.others.LUT3      |
    | BUS_A_s_axi_U/int_c_o[3]_i_5     | LUT.others.LUT4      |
    | BUS_A_s_axi_U/int_c_o_reg[3]_i_1 | CARRY.others.CARRY4  |
    | BUS_A_s_axi_U/int_c_o_reg[7]_i_1 | CARRY.others.CARRY4  |
    | BUS_A_s_axi_U/int_c_o_reg[5]     | FLOP_LATCH.flop.FDRE |
    | BUS_A_s_axi_U/int_a_reg[2]       | FLOP_LATCH.flop.FDRE |
    | BUS_A_s_axi_U/int_c_o[3]_i_2     | LUT.others.LUT3      |
    | BUS_A_s_axi_U/int_c_o[3]_i_5     | LUT.others.LUT4      |
    | BUS_A_s_axi_U/int_c_o_reg[3]_i_1 | CARRY.others.CARRY4  |
    | BUS_A_s_axi_U/int_c_o_reg[7]_i_1 | CARRY.others.CARRY4  |
    | BUS_A_s_axi_U/int_c_o_reg[7]     | FLOP_LATCH.flop.FDRE |
    | BUS_A_s_axi_U/int_a_reg[2]       | FLOP_LATCH.flop.FDRE |
    | BUS_A_s_axi_U/int_c_o[3]_i_2     | LUT.others.LUT3      |
    | BUS_A_s_axi_U/int_c_o[3]_i_5     | LUT.others.LUT4      |
    | BUS_A_s_axi_U/int_c_o_reg[3]_i_1 | CARRY.others.CARRY4  |
    | BUS_A_s_axi_U/int_c_o_reg[7]_i_1 | CARRY.others.CARRY4  |
    | BUS_A_s_axi_U/int_c_o_reg[6]     | FLOP_LATCH.flop.FDRE |
    | BUS_A_s_axi_U/int_a_reg[2]       | FLOP_LATCH.flop.FDRE |
    | BUS_A_s_axi_U/int_c_o[3]_i_2     | LUT.others.LUT3      |
    | BUS_A_s_axi_U/int_c_o[3]_i_5     | LUT.others.LUT4      |
    | BUS_A_s_axi_U/int_c_o_reg[3]_i_1 | CARRY.others.CARRY4  |
    | BUS_A_s_axi_U/int_c_o_reg[7]_i_1 | CARRY.others.CARRY4  |
    | BUS_A_s_axi_U/int_c_o_reg[4]     | FLOP_LATCH.flop.FDRE |
    | BUS_A_s_axi_U/int_a_reg[0]       | FLOP_LATCH.flop.FDRE |
    | BUS_A_s_axi_U/int_c_o[3]_i_4     | LUT.others.LUT3      |
    | BUS_A_s_axi_U/int_c_o_reg[3]_i_1 | CARRY.others.CARRY4  |
    | BUS_A_s_axi_U/int_c_o_reg[3]     | FLOP_LATCH.flop.FDRE |
    +----------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+------------------------------------------------------------------+
| Report Type              | Report Location                                                  |
+--------------------------+------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/adder_new_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/adder_new_failfast_synth.rpt                 |
| power                    | impl/verilog/report/adder_new_power_synth.rpt                    |
| timing                   | impl/verilog/report/adder_new_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/adder_new_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/adder_new_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/adder_new_utilization_hierarchical_synth.rpt |
+--------------------------+------------------------------------------------------------------+


