ARM LB+PPO0497
"PodWW Rfe DpDatadW Rfe DpAddrdR PosRW"
Cycle=Rfe DpAddrdR PosRW PodWW Rfe DpDatadW
Relax=
Safe=Rfe PosRW Pod*W DpAddrdR DpDatadW
Prefetch=
Com=Rf Rf
Orig=PodWW Rfe DpDatadW Rfe DpAddrdR PosRW
{
%z0=z; %x0=x;
%x1=x; %y1=y; %z1=z;
}
 P0           | P1              ;
 LDR R0,[%z0] | LDR R0,[%x1]    ;
 EOR R1,R0,R0 | EOR R1,R0,R0    ;
 ADD R1,R1,#1 | LDR R2,[R1,%y1] ;
 STR R1,[%x0] | MOV R3,#1       ;
              | STR R3,[%y1]    ;
              | MOV R4,#1       ;
              | STR R4,[%z1]    ;
exists
(0:R0=1 /\ 1:R0=1)
