--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
D:/Xilinx/share/unoxt2.cores/unoxt-sam-coupe/ise/iseconfig/filter.filter
-intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml unoxt_top.twx unoxt_top.ncd -o
unoxt_top.twr unoxt_top.pcf

Design file:              unoxt_top.ncd
Physical constraint file: unoxt_top.pcf
Device,package,speed:     xc6slx25,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk50 = PERIOD TIMEGRP "clock_50_i" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk50 = PERIOD TIMEGRP "clock_50_i" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.630ns (max period limit - period)
  Period: 40.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: sam/los_relojes/pll_base_inst/PLL_ADV/CLKFBOUT
  Logical resource: sam/los_relojes/pll_base_inst/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y0.CLKFBOUT
  Clock network: sam/los_relojes/clkfbout
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: sam/los_relojes/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: sam/los_relojes/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: sam/los_relojes/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: sam/los_relojes/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: sam/los_relojes/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: sam/los_relojes/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sam_los_relojes_clkout0 = PERIOD TIMEGRP 
"sam_los_relojes_clkout0" TS_clk50         / 0.961538462 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 318259599 paths analyzed, 1923 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.920ns.
--------------------------------------------------------------------------------

Paths for end point sam/maquina/el_saa/outmix_l/out_6 (SLICE_X46Y70.CIN), 9373484 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sam/maquina/el_saa/envelope1_7 (FF)
  Destination:          sam/maquina/el_saa/outmix_l/out_6 (FF)
  Requirement:          20.800ns
  Data Path Delay:      17.816ns (Levels of Logic = 13)
  Clock Path Skew:      0.050ns (0.373 - 0.323)
  Source Clock:         sam/clk48 rising at 0.000ns
  Destination Clock:    sam/clk48 rising at 20.800ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sam/maquina/el_saa/envelope1_7 to sam/maquina/el_saa/outmix_l/out_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y65.CQ      Tcko                  0.476   sam/maquina/el_saa/envelope1<7>
                                                       sam/maquina/el_saa/envelope1_7
    SLICE_X35Y66.B2      net (fanout=27)       1.774   sam/maquina/el_saa/envelope1<7>
    SLICE_X35Y66.B       Tilo                  0.259   sam/maquina/el_saa/amplit5<3>
                                                       sam/maquina/el_saa/bottom/amp2/Sh41
    SLICE_X31Y66.A3      net (fanout=4)        1.046   sam/maquina/el_saa/bottom/amp2/Sh4
    SLICE_X31Y66.A       Tilo                  0.259   sam/maquina/el_saa/bottom/amp2/Msub_PWR_30_o_env_l[3]_sub_172_OUT_lut<2>
                                                       sam/maquina/el_saa/bottom/amp2/mod_l/Mmux_n002411
    SLICE_X34Y66.C2      net (fanout=1)        1.134   sam/maquina/el_saa/bottom/amp2/mod_l/n0024<2>
    SLICE_X34Y66.CMUX    Tilo                  0.326   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_32
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd22
    SLICE_X34Y66.DX      net (fanout=2)        1.171   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd22
    SLICE_X34Y66.COUT    Tdxcy                 0.109   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_32
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X34Y67.CIN     net (fanout=1)        0.003   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X34Y67.DMUX    Tcind                 0.320   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_52
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd2_cy<0>_6
    SLICE_X35Y68.A2      net (fanout=1)        1.128   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_72
    SLICE_X35Y68.A       Tilo                  0.259   sam/maquina/el_saa/bottom/out2<5>
                                                       sam/maquina/el_saa/bottom/amp2/out<11>1
    SLICE_X40Y69.D2      net (fanout=1)        1.235   sam/maquina/el_saa/bottom/out2<7>
    SLICE_X40Y69.DMUX    Tilo                  0.298   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_78
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd87
    SLICE_X40Y70.A5      net (fanout=2)        0.414   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd87
    SLICE_X40Y70.AQ      Tad_logic             0.923   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_88
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd8_lut<0>8
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd8_xor<0>_9
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_88_rt
    SLICE_X48Y68.A4      net (fanout=1)        1.070   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_88
    SLICE_X48Y68.CMUX    Topac                 0.636   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<10>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_lut<8>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<10>
    SLICE_X51Y68.B1      net (fanout=9)        0.996   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_109
    SLICE_X51Y68.B       Tilo                  0.259   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_111
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_1111
    SLICE_X48Y71.A1      net (fanout=1)        1.346   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_111
    SLICE_X48Y71.BMUX    Topab                 0.519   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_cy<14>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_lut<11>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_cy<14>
    SLICE_X46Y69.D2      net (fanout=2)        1.228   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_122
    SLICE_X46Y69.COUT    Topcyd                0.312   sam/maquina/el_saa/outmix_l/out<2>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_lut<12>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_cy<12>
    SLICE_X46Y70.CIN     net (fanout=1)        0.003   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_cy<12>
    SLICE_X46Y70.CLK     Tcinck                0.313   sam/maquina/el_saa/outmix_l/out<6>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_cy<16>
                                                       sam/maquina/el_saa/outmix_l/out_6
    -------------------------------------------------  ---------------------------
    Total                                     17.816ns (5.268ns logic, 12.548ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sam/maquina/el_saa/envelope1_7 (FF)
  Destination:          sam/maquina/el_saa/outmix_l/out_6 (FF)
  Requirement:          20.800ns
  Data Path Delay:      17.708ns (Levels of Logic = 14)
  Clock Path Skew:      0.050ns (0.373 - 0.323)
  Source Clock:         sam/clk48 rising at 0.000ns
  Destination Clock:    sam/clk48 rising at 20.800ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sam/maquina/el_saa/envelope1_7 to sam/maquina/el_saa/outmix_l/out_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y65.CQ      Tcko                  0.476   sam/maquina/el_saa/envelope1<7>
                                                       sam/maquina/el_saa/envelope1_7
    SLICE_X35Y66.B2      net (fanout=27)       1.774   sam/maquina/el_saa/envelope1<7>
    SLICE_X35Y66.B       Tilo                  0.259   sam/maquina/el_saa/amplit5<3>
                                                       sam/maquina/el_saa/bottom/amp2/Sh41
    SLICE_X31Y66.A3      net (fanout=4)        1.046   sam/maquina/el_saa/bottom/amp2/Sh4
    SLICE_X31Y66.A       Tilo                  0.259   sam/maquina/el_saa/bottom/amp2/Msub_PWR_30_o_env_l[3]_sub_172_OUT_lut<2>
                                                       sam/maquina/el_saa/bottom/amp2/mod_l/Mmux_n002411
    SLICE_X34Y66.C2      net (fanout=1)        1.134   sam/maquina/el_saa/bottom/amp2/mod_l/n0024<2>
    SLICE_X34Y66.CMUX    Tilo                  0.326   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_32
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd22
    SLICE_X34Y66.DX      net (fanout=2)        1.171   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd22
    SLICE_X34Y66.COUT    Tdxcy                 0.109   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_32
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X34Y67.CIN     net (fanout=1)        0.003   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X34Y67.DMUX    Tcind                 0.320   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_52
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd2_cy<0>_6
    SLICE_X35Y68.A2      net (fanout=1)        1.128   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_72
    SLICE_X35Y68.A       Tilo                  0.259   sam/maquina/el_saa/bottom/out2<5>
                                                       sam/maquina/el_saa/bottom/amp2/out<11>1
    SLICE_X40Y69.D2      net (fanout=1)        1.235   sam/maquina/el_saa/bottom/out2<7>
    SLICE_X40Y69.DMUX    Tilo                  0.298   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_78
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd87
    SLICE_X40Y70.A5      net (fanout=2)        0.414   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd87
    SLICE_X40Y70.AQ      Tad_logic             0.923   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_88
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd8_lut<0>8
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd8_xor<0>_9
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_88_rt
    SLICE_X48Y68.A4      net (fanout=1)        1.070   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_88
    SLICE_X48Y68.AMUX    Topaa                 0.449   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<10>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_lut<8>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<10>
    SLICE_X50Y70.D2      net (fanout=10)       1.388   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd1_lut<11>
    SLICE_X50Y70.COUT    Topcyd                0.312   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_cy<11>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_lut<11>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_cy<11>
    SLICE_X50Y71.CIN     net (fanout=1)        0.003   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_cy<11>
    SLICE_X50Y71.AMUX    Tcina                 0.220   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_cy<15>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_cy<15>
    SLICE_X48Y71.B3      net (fanout=2)        0.848   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_12
    SLICE_X48Y71.BMUX    Topbb                 0.428   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_cy<14>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_lut<12>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_cy<14>
    SLICE_X46Y69.D2      net (fanout=2)        1.228   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_122
    SLICE_X46Y69.COUT    Topcyd                0.312   sam/maquina/el_saa/outmix_l/out<2>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_lut<12>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_cy<12>
    SLICE_X46Y70.CIN     net (fanout=1)        0.003   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_cy<12>
    SLICE_X46Y70.CLK     Tcinck                0.313   sam/maquina/el_saa/outmix_l/out<6>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_cy<16>
                                                       sam/maquina/el_saa/outmix_l/out_6
    -------------------------------------------------  ---------------------------
    Total                                     17.708ns (5.263ns logic, 12.445ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sam/maquina/el_saa/envelope1_7 (FF)
  Destination:          sam/maquina/el_saa/outmix_l/out_6 (FF)
  Requirement:          20.800ns
  Data Path Delay:      17.651ns (Levels of Logic = 13)
  Clock Path Skew:      0.050ns (0.373 - 0.323)
  Source Clock:         sam/clk48 rising at 0.000ns
  Destination Clock:    sam/clk48 rising at 20.800ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sam/maquina/el_saa/envelope1_7 to sam/maquina/el_saa/outmix_l/out_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y65.CQ      Tcko                  0.476   sam/maquina/el_saa/envelope1<7>
                                                       sam/maquina/el_saa/envelope1_7
    SLICE_X35Y66.B2      net (fanout=27)       1.774   sam/maquina/el_saa/envelope1<7>
    SLICE_X35Y66.B       Tilo                  0.259   sam/maquina/el_saa/amplit5<3>
                                                       sam/maquina/el_saa/bottom/amp2/Sh41
    SLICE_X31Y66.A3      net (fanout=4)        1.046   sam/maquina/el_saa/bottom/amp2/Sh4
    SLICE_X31Y66.A       Tilo                  0.259   sam/maquina/el_saa/bottom/amp2/Msub_PWR_30_o_env_l[3]_sub_172_OUT_lut<2>
                                                       sam/maquina/el_saa/bottom/amp2/mod_l/Mmux_n002411
    SLICE_X34Y66.C2      net (fanout=1)        1.134   sam/maquina/el_saa/bottom/amp2/mod_l/n0024<2>
    SLICE_X34Y66.CMUX    Tilo                  0.326   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_32
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd22
    SLICE_X34Y66.DX      net (fanout=2)        1.171   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd22
    SLICE_X34Y66.COUT    Tdxcy                 0.109   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_32
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X34Y67.CIN     net (fanout=1)        0.003   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X34Y67.DMUX    Tcind                 0.320   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_52
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd2_cy<0>_6
    SLICE_X35Y68.A2      net (fanout=1)        1.128   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_72
    SLICE_X35Y68.A       Tilo                  0.259   sam/maquina/el_saa/bottom/out2<5>
                                                       sam/maquina/el_saa/bottom/amp2/out<11>1
    SLICE_X40Y69.D2      net (fanout=1)        1.235   sam/maquina/el_saa/bottom/out2<7>
    SLICE_X40Y69.DMUX    Tilo                  0.298   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_78
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd87
    SLICE_X40Y70.A5      net (fanout=2)        0.414   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd87
    SLICE_X40Y70.AQ      Tad_logic             0.923   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_88
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd8_lut<0>8
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd8_xor<0>_9
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_88_rt
    SLICE_X48Y68.A4      net (fanout=1)        1.070   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_88
    SLICE_X48Y68.AMUX    Topaa                 0.449   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<10>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_lut<8>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<10>
    SLICE_X50Y70.D2      net (fanout=10)       1.388   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd1_lut<11>
    SLICE_X50Y70.DMUX    Topdd                 0.463   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_cy<11>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_lut<11>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_cy<11>
    SLICE_X48Y71.A6      net (fanout=2)        0.772   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_11
    SLICE_X48Y71.BMUX    Topab                 0.519   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_cy<14>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_lut<11>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_cy<14>
    SLICE_X46Y69.D2      net (fanout=2)        1.228   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_122
    SLICE_X46Y69.COUT    Topcyd                0.312   sam/maquina/el_saa/outmix_l/out<2>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_lut<12>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_cy<12>
    SLICE_X46Y70.CIN     net (fanout=1)        0.003   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_cy<12>
    SLICE_X46Y70.CLK     Tcinck                0.313   sam/maquina/el_saa/outmix_l/out<6>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_cy<16>
                                                       sam/maquina/el_saa/outmix_l/out_6
    -------------------------------------------------  ---------------------------
    Total                                     17.651ns (5.285ns logic, 12.366ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point sam/maquina/el_saa/outmix_l/out_7 (SLICE_X46Y71.CIN), 39357855 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sam/maquina/el_saa/envelope1_7 (FF)
  Destination:          sam/maquina/el_saa/outmix_l/out_7 (FF)
  Requirement:          20.800ns
  Data Path Delay:      17.812ns (Levels of Logic = 14)
  Clock Path Skew:      0.048ns (0.371 - 0.323)
  Source Clock:         sam/clk48 rising at 0.000ns
  Destination Clock:    sam/clk48 rising at 20.800ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sam/maquina/el_saa/envelope1_7 to sam/maquina/el_saa/outmix_l/out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y65.CQ      Tcko                  0.476   sam/maquina/el_saa/envelope1<7>
                                                       sam/maquina/el_saa/envelope1_7
    SLICE_X35Y66.B2      net (fanout=27)       1.774   sam/maquina/el_saa/envelope1<7>
    SLICE_X35Y66.B       Tilo                  0.259   sam/maquina/el_saa/amplit5<3>
                                                       sam/maquina/el_saa/bottom/amp2/Sh41
    SLICE_X31Y66.A3      net (fanout=4)        1.046   sam/maquina/el_saa/bottom/amp2/Sh4
    SLICE_X31Y66.A       Tilo                  0.259   sam/maquina/el_saa/bottom/amp2/Msub_PWR_30_o_env_l[3]_sub_172_OUT_lut<2>
                                                       sam/maquina/el_saa/bottom/amp2/mod_l/Mmux_n002411
    SLICE_X34Y66.C2      net (fanout=1)        1.134   sam/maquina/el_saa/bottom/amp2/mod_l/n0024<2>
    SLICE_X34Y66.CMUX    Tilo                  0.326   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_32
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd22
    SLICE_X34Y66.DX      net (fanout=2)        1.171   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd22
    SLICE_X34Y66.COUT    Tdxcy                 0.109   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_32
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X34Y67.CIN     net (fanout=1)        0.003   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X34Y67.DMUX    Tcind                 0.320   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_52
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd2_cy<0>_6
    SLICE_X35Y68.A2      net (fanout=1)        1.128   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_72
    SLICE_X35Y68.A       Tilo                  0.259   sam/maquina/el_saa/bottom/out2<5>
                                                       sam/maquina/el_saa/bottom/amp2/out<11>1
    SLICE_X40Y69.D2      net (fanout=1)        1.235   sam/maquina/el_saa/bottom/out2<7>
    SLICE_X40Y69.DMUX    Tilo                  0.298   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_78
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd87
    SLICE_X40Y70.A5      net (fanout=2)        0.414   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd87
    SLICE_X40Y70.AQ      Tad_logic             0.923   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_88
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd8_lut<0>8
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd8_xor<0>_9
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_88_rt
    SLICE_X48Y68.A4      net (fanout=1)        1.070   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_88
    SLICE_X48Y68.CMUX    Topac                 0.636   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<10>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_lut<8>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<10>
    SLICE_X51Y68.B1      net (fanout=9)        0.996   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_109
    SLICE_X51Y68.B       Tilo                  0.259   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_111
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_1111
    SLICE_X48Y71.A1      net (fanout=1)        1.346   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_111
    SLICE_X48Y71.BMUX    Topab                 0.519   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_cy<14>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_lut<11>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_cy<14>
    SLICE_X46Y69.D2      net (fanout=2)        1.228   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_122
    SLICE_X46Y69.COUT    Topcyd                0.312   sam/maquina/el_saa/outmix_l/out<2>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_lut<12>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_cy<12>
    SLICE_X46Y70.CIN     net (fanout=1)        0.003   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_cy<12>
    SLICE_X46Y70.COUT    Tbyp                  0.093   sam/maquina/el_saa/outmix_l/out<6>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_cy<16>
    SLICE_X46Y71.CIN     net (fanout=1)        0.003   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_cy<16>
    SLICE_X46Y71.CLK     Tcinck                0.213   sam/maquina/el_saa/outmix_l/out<7>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_xor<17>
                                                       sam/maquina/el_saa/outmix_l/out_7
    -------------------------------------------------  ---------------------------
    Total                                     17.812ns (5.261ns logic, 12.551ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sam/maquina/el_saa/envelope1_7 (FF)
  Destination:          sam/maquina/el_saa/outmix_l/out_7 (FF)
  Requirement:          20.800ns
  Data Path Delay:      17.794ns (Levels of Logic = 15)
  Clock Path Skew:      0.048ns (0.371 - 0.323)
  Source Clock:         sam/clk48 rising at 0.000ns
  Destination Clock:    sam/clk48 rising at 20.800ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sam/maquina/el_saa/envelope1_7 to sam/maquina/el_saa/outmix_l/out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y65.CQ      Tcko                  0.476   sam/maquina/el_saa/envelope1<7>
                                                       sam/maquina/el_saa/envelope1_7
    SLICE_X35Y66.B2      net (fanout=27)       1.774   sam/maquina/el_saa/envelope1<7>
    SLICE_X35Y66.B       Tilo                  0.259   sam/maquina/el_saa/amplit5<3>
                                                       sam/maquina/el_saa/bottom/amp2/Sh41
    SLICE_X31Y66.A3      net (fanout=4)        1.046   sam/maquina/el_saa/bottom/amp2/Sh4
    SLICE_X31Y66.A       Tilo                  0.259   sam/maquina/el_saa/bottom/amp2/Msub_PWR_30_o_env_l[3]_sub_172_OUT_lut<2>
                                                       sam/maquina/el_saa/bottom/amp2/mod_l/Mmux_n002411
    SLICE_X34Y66.C2      net (fanout=1)        1.134   sam/maquina/el_saa/bottom/amp2/mod_l/n0024<2>
    SLICE_X34Y66.CMUX    Tilo                  0.326   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_32
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd22
    SLICE_X34Y66.DX      net (fanout=2)        1.171   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd22
    SLICE_X34Y66.COUT    Tdxcy                 0.109   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_32
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X34Y67.CIN     net (fanout=1)        0.003   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X34Y67.DMUX    Tcind                 0.320   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_52
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd2_cy<0>_6
    SLICE_X35Y68.A2      net (fanout=1)        1.128   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_72
    SLICE_X35Y68.A       Tilo                  0.259   sam/maquina/el_saa/bottom/out2<5>
                                                       sam/maquina/el_saa/bottom/amp2/out<11>1
    SLICE_X40Y69.D2      net (fanout=1)        1.235   sam/maquina/el_saa/bottom/out2<7>
    SLICE_X40Y69.DMUX    Tilo                  0.298   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_78
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd87
    SLICE_X40Y70.A5      net (fanout=2)        0.414   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd87
    SLICE_X40Y70.AQ      Tad_logic             0.923   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_88
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd8_lut<0>8
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd8_xor<0>_9
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_88_rt
    SLICE_X48Y68.A4      net (fanout=1)        1.070   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_88
    SLICE_X48Y68.AMUX    Topaa                 0.449   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<10>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_lut<8>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<10>
    SLICE_X50Y70.D2      net (fanout=10)       1.388   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd1_lut<11>
    SLICE_X50Y70.COUT    Topcyd                0.312   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_cy<11>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_lut<11>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_cy<11>
    SLICE_X50Y71.CIN     net (fanout=1)        0.003   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_cy<11>
    SLICE_X50Y71.CMUX    Tcinc                 0.279   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_cy<15>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_cy<15>
    SLICE_X48Y71.D2      net (fanout=2)        1.179   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_14
    SLICE_X48Y71.COUT    Topcyd                0.290   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_cy<14>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_lut<14>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_cy<14>
    SLICE_X48Y72.CIN     net (fanout=1)        0.082   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_cy<14>
    SLICE_X48Y72.BMUX    Tcinb                 0.277   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_171
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_xor<17>
    SLICE_X46Y70.D4      net (fanout=1)        0.803   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_162
    SLICE_X46Y70.COUT    Topcyd                0.312   sam/maquina/el_saa/outmix_l/out<6>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_162_rt
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_cy<16>
    SLICE_X46Y71.CIN     net (fanout=1)        0.003   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_cy<16>
    SLICE_X46Y71.CLK     Tcinck                0.213   sam/maquina/el_saa/outmix_l/out<7>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_xor<17>
                                                       sam/maquina/el_saa/outmix_l/out_7
    -------------------------------------------------  ---------------------------
    Total                                     17.794ns (5.361ns logic, 12.433ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sam/maquina/el_saa/envelope1_7 (FF)
  Destination:          sam/maquina/el_saa/outmix_l/out_7 (FF)
  Requirement:          20.800ns
  Data Path Delay:      17.704ns (Levels of Logic = 15)
  Clock Path Skew:      0.048ns (0.371 - 0.323)
  Source Clock:         sam/clk48 rising at 0.000ns
  Destination Clock:    sam/clk48 rising at 20.800ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sam/maquina/el_saa/envelope1_7 to sam/maquina/el_saa/outmix_l/out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y65.CQ      Tcko                  0.476   sam/maquina/el_saa/envelope1<7>
                                                       sam/maquina/el_saa/envelope1_7
    SLICE_X35Y66.B2      net (fanout=27)       1.774   sam/maquina/el_saa/envelope1<7>
    SLICE_X35Y66.B       Tilo                  0.259   sam/maquina/el_saa/amplit5<3>
                                                       sam/maquina/el_saa/bottom/amp2/Sh41
    SLICE_X31Y66.A3      net (fanout=4)        1.046   sam/maquina/el_saa/bottom/amp2/Sh4
    SLICE_X31Y66.A       Tilo                  0.259   sam/maquina/el_saa/bottom/amp2/Msub_PWR_30_o_env_l[3]_sub_172_OUT_lut<2>
                                                       sam/maquina/el_saa/bottom/amp2/mod_l/Mmux_n002411
    SLICE_X34Y66.C2      net (fanout=1)        1.134   sam/maquina/el_saa/bottom/amp2/mod_l/n0024<2>
    SLICE_X34Y66.CMUX    Tilo                  0.326   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_32
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd22
    SLICE_X34Y66.DX      net (fanout=2)        1.171   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd22
    SLICE_X34Y66.COUT    Tdxcy                 0.109   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_32
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X34Y67.CIN     net (fanout=1)        0.003   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X34Y67.DMUX    Tcind                 0.320   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_52
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd2_cy<0>_6
    SLICE_X35Y68.A2      net (fanout=1)        1.128   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_72
    SLICE_X35Y68.A       Tilo                  0.259   sam/maquina/el_saa/bottom/out2<5>
                                                       sam/maquina/el_saa/bottom/amp2/out<11>1
    SLICE_X40Y69.D2      net (fanout=1)        1.235   sam/maquina/el_saa/bottom/out2<7>
    SLICE_X40Y69.DMUX    Tilo                  0.298   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_78
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd87
    SLICE_X40Y70.A5      net (fanout=2)        0.414   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd87
    SLICE_X40Y70.AQ      Tad_logic             0.923   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_88
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd8_lut<0>8
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd8_xor<0>_9
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_88_rt
    SLICE_X48Y68.A4      net (fanout=1)        1.070   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_88
    SLICE_X48Y68.AMUX    Topaa                 0.449   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<10>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_lut<8>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<10>
    SLICE_X50Y70.D2      net (fanout=10)       1.388   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd1_lut<11>
    SLICE_X50Y70.COUT    Topcyd                0.312   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_cy<11>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_lut<11>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_cy<11>
    SLICE_X50Y71.CIN     net (fanout=1)        0.003   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_cy<11>
    SLICE_X50Y71.AMUX    Tcina                 0.220   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_cy<15>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_cy<15>
    SLICE_X48Y71.B3      net (fanout=2)        0.848   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_12
    SLICE_X48Y71.BMUX    Topbb                 0.428   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_cy<14>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_lut<12>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_cy<14>
    SLICE_X46Y69.D2      net (fanout=2)        1.228   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_122
    SLICE_X46Y69.COUT    Topcyd                0.312   sam/maquina/el_saa/outmix_l/out<2>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_lut<12>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_cy<12>
    SLICE_X46Y70.CIN     net (fanout=1)        0.003   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_cy<12>
    SLICE_X46Y70.COUT    Tbyp                  0.093   sam/maquina/el_saa/outmix_l/out<6>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_cy<16>
    SLICE_X46Y71.CIN     net (fanout=1)        0.003   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_cy<16>
    SLICE_X46Y71.CLK     Tcinck                0.213   sam/maquina/el_saa/outmix_l/out<7>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_xor<17>
                                                       sam/maquina/el_saa/outmix_l/out_7
    -------------------------------------------------  ---------------------------
    Total                                     17.704ns (5.256ns logic, 12.448ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point sam/maquina/el_saa/outmix_l/out_4 (SLICE_X46Y70.CIN), 9373484 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sam/maquina/el_saa/envelope1_7 (FF)
  Destination:          sam/maquina/el_saa/outmix_l/out_4 (FF)
  Requirement:          20.800ns
  Data Path Delay:      17.806ns (Levels of Logic = 13)
  Clock Path Skew:      0.050ns (0.373 - 0.323)
  Source Clock:         sam/clk48 rising at 0.000ns
  Destination Clock:    sam/clk48 rising at 20.800ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sam/maquina/el_saa/envelope1_7 to sam/maquina/el_saa/outmix_l/out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y65.CQ      Tcko                  0.476   sam/maquina/el_saa/envelope1<7>
                                                       sam/maquina/el_saa/envelope1_7
    SLICE_X35Y66.B2      net (fanout=27)       1.774   sam/maquina/el_saa/envelope1<7>
    SLICE_X35Y66.B       Tilo                  0.259   sam/maquina/el_saa/amplit5<3>
                                                       sam/maquina/el_saa/bottom/amp2/Sh41
    SLICE_X31Y66.A3      net (fanout=4)        1.046   sam/maquina/el_saa/bottom/amp2/Sh4
    SLICE_X31Y66.A       Tilo                  0.259   sam/maquina/el_saa/bottom/amp2/Msub_PWR_30_o_env_l[3]_sub_172_OUT_lut<2>
                                                       sam/maquina/el_saa/bottom/amp2/mod_l/Mmux_n002411
    SLICE_X34Y66.C2      net (fanout=1)        1.134   sam/maquina/el_saa/bottom/amp2/mod_l/n0024<2>
    SLICE_X34Y66.CMUX    Tilo                  0.326   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_32
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd22
    SLICE_X34Y66.DX      net (fanout=2)        1.171   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd22
    SLICE_X34Y66.COUT    Tdxcy                 0.109   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_32
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X34Y67.CIN     net (fanout=1)        0.003   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X34Y67.DMUX    Tcind                 0.320   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_52
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd2_cy<0>_6
    SLICE_X35Y68.A2      net (fanout=1)        1.128   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_72
    SLICE_X35Y68.A       Tilo                  0.259   sam/maquina/el_saa/bottom/out2<5>
                                                       sam/maquina/el_saa/bottom/amp2/out<11>1
    SLICE_X40Y69.D2      net (fanout=1)        1.235   sam/maquina/el_saa/bottom/out2<7>
    SLICE_X40Y69.DMUX    Tilo                  0.298   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_78
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd87
    SLICE_X40Y70.A5      net (fanout=2)        0.414   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd87
    SLICE_X40Y70.AQ      Tad_logic             0.923   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_88
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd8_lut<0>8
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd8_xor<0>_9
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_88_rt
    SLICE_X48Y68.A4      net (fanout=1)        1.070   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_88
    SLICE_X48Y68.CMUX    Topac                 0.636   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<10>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_lut<8>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<10>
    SLICE_X51Y68.B1      net (fanout=9)        0.996   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_109
    SLICE_X51Y68.B       Tilo                  0.259   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_111
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_1111
    SLICE_X48Y71.A1      net (fanout=1)        1.346   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_111
    SLICE_X48Y71.BMUX    Topab                 0.519   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_cy<14>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_lut<11>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_cy<14>
    SLICE_X46Y69.D2      net (fanout=2)        1.228   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_122
    SLICE_X46Y69.COUT    Topcyd                0.312   sam/maquina/el_saa/outmix_l/out<2>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_lut<12>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_cy<12>
    SLICE_X46Y70.CIN     net (fanout=1)        0.003   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_cy<12>
    SLICE_X46Y70.CLK     Tcinck                0.303   sam/maquina/el_saa/outmix_l/out<6>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_cy<16>
                                                       sam/maquina/el_saa/outmix_l/out_4
    -------------------------------------------------  ---------------------------
    Total                                     17.806ns (5.258ns logic, 12.548ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sam/maquina/el_saa/envelope1_7 (FF)
  Destination:          sam/maquina/el_saa/outmix_l/out_4 (FF)
  Requirement:          20.800ns
  Data Path Delay:      17.698ns (Levels of Logic = 14)
  Clock Path Skew:      0.050ns (0.373 - 0.323)
  Source Clock:         sam/clk48 rising at 0.000ns
  Destination Clock:    sam/clk48 rising at 20.800ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sam/maquina/el_saa/envelope1_7 to sam/maquina/el_saa/outmix_l/out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y65.CQ      Tcko                  0.476   sam/maquina/el_saa/envelope1<7>
                                                       sam/maquina/el_saa/envelope1_7
    SLICE_X35Y66.B2      net (fanout=27)       1.774   sam/maquina/el_saa/envelope1<7>
    SLICE_X35Y66.B       Tilo                  0.259   sam/maquina/el_saa/amplit5<3>
                                                       sam/maquina/el_saa/bottom/amp2/Sh41
    SLICE_X31Y66.A3      net (fanout=4)        1.046   sam/maquina/el_saa/bottom/amp2/Sh4
    SLICE_X31Y66.A       Tilo                  0.259   sam/maquina/el_saa/bottom/amp2/Msub_PWR_30_o_env_l[3]_sub_172_OUT_lut<2>
                                                       sam/maquina/el_saa/bottom/amp2/mod_l/Mmux_n002411
    SLICE_X34Y66.C2      net (fanout=1)        1.134   sam/maquina/el_saa/bottom/amp2/mod_l/n0024<2>
    SLICE_X34Y66.CMUX    Tilo                  0.326   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_32
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd22
    SLICE_X34Y66.DX      net (fanout=2)        1.171   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd22
    SLICE_X34Y66.COUT    Tdxcy                 0.109   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_32
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X34Y67.CIN     net (fanout=1)        0.003   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X34Y67.DMUX    Tcind                 0.320   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_52
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd2_cy<0>_6
    SLICE_X35Y68.A2      net (fanout=1)        1.128   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_72
    SLICE_X35Y68.A       Tilo                  0.259   sam/maquina/el_saa/bottom/out2<5>
                                                       sam/maquina/el_saa/bottom/amp2/out<11>1
    SLICE_X40Y69.D2      net (fanout=1)        1.235   sam/maquina/el_saa/bottom/out2<7>
    SLICE_X40Y69.DMUX    Tilo                  0.298   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_78
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd87
    SLICE_X40Y70.A5      net (fanout=2)        0.414   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd87
    SLICE_X40Y70.AQ      Tad_logic             0.923   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_88
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd8_lut<0>8
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd8_xor<0>_9
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_88_rt
    SLICE_X48Y68.A4      net (fanout=1)        1.070   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_88
    SLICE_X48Y68.AMUX    Topaa                 0.449   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<10>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_lut<8>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<10>
    SLICE_X50Y70.D2      net (fanout=10)       1.388   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd1_lut<11>
    SLICE_X50Y70.COUT    Topcyd                0.312   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_cy<11>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_lut<11>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_cy<11>
    SLICE_X50Y71.CIN     net (fanout=1)        0.003   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_cy<11>
    SLICE_X50Y71.AMUX    Tcina                 0.220   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_cy<15>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_cy<15>
    SLICE_X48Y71.B3      net (fanout=2)        0.848   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_12
    SLICE_X48Y71.BMUX    Topbb                 0.428   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_cy<14>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_lut<12>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_cy<14>
    SLICE_X46Y69.D2      net (fanout=2)        1.228   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_122
    SLICE_X46Y69.COUT    Topcyd                0.312   sam/maquina/el_saa/outmix_l/out<2>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_lut<12>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_cy<12>
    SLICE_X46Y70.CIN     net (fanout=1)        0.003   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_cy<12>
    SLICE_X46Y70.CLK     Tcinck                0.303   sam/maquina/el_saa/outmix_l/out<6>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_cy<16>
                                                       sam/maquina/el_saa/outmix_l/out_4
    -------------------------------------------------  ---------------------------
    Total                                     17.698ns (5.253ns logic, 12.445ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sam/maquina/el_saa/envelope1_7 (FF)
  Destination:          sam/maquina/el_saa/outmix_l/out_4 (FF)
  Requirement:          20.800ns
  Data Path Delay:      17.641ns (Levels of Logic = 13)
  Clock Path Skew:      0.050ns (0.373 - 0.323)
  Source Clock:         sam/clk48 rising at 0.000ns
  Destination Clock:    sam/clk48 rising at 20.800ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sam/maquina/el_saa/envelope1_7 to sam/maquina/el_saa/outmix_l/out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y65.CQ      Tcko                  0.476   sam/maquina/el_saa/envelope1<7>
                                                       sam/maquina/el_saa/envelope1_7
    SLICE_X35Y66.B2      net (fanout=27)       1.774   sam/maquina/el_saa/envelope1<7>
    SLICE_X35Y66.B       Tilo                  0.259   sam/maquina/el_saa/amplit5<3>
                                                       sam/maquina/el_saa/bottom/amp2/Sh41
    SLICE_X31Y66.A3      net (fanout=4)        1.046   sam/maquina/el_saa/bottom/amp2/Sh4
    SLICE_X31Y66.A       Tilo                  0.259   sam/maquina/el_saa/bottom/amp2/Msub_PWR_30_o_env_l[3]_sub_172_OUT_lut<2>
                                                       sam/maquina/el_saa/bottom/amp2/mod_l/Mmux_n002411
    SLICE_X34Y66.C2      net (fanout=1)        1.134   sam/maquina/el_saa/bottom/amp2/mod_l/n0024<2>
    SLICE_X34Y66.CMUX    Tilo                  0.326   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_32
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd22
    SLICE_X34Y66.DX      net (fanout=2)        1.171   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd22
    SLICE_X34Y66.COUT    Tdxcy                 0.109   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_32
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X34Y67.CIN     net (fanout=1)        0.003   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X34Y67.DMUX    Tcind                 0.320   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_52
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd2_cy<0>_6
    SLICE_X35Y68.A2      net (fanout=1)        1.128   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_72
    SLICE_X35Y68.A       Tilo                  0.259   sam/maquina/el_saa/bottom/out2<5>
                                                       sam/maquina/el_saa/bottom/amp2/out<11>1
    SLICE_X40Y69.D2      net (fanout=1)        1.235   sam/maquina/el_saa/bottom/out2<7>
    SLICE_X40Y69.DMUX    Tilo                  0.298   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_78
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd87
    SLICE_X40Y70.A5      net (fanout=2)        0.414   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd87
    SLICE_X40Y70.AQ      Tad_logic             0.923   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_88
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd8_lut<0>8
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd8_xor<0>_9
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_88_rt
    SLICE_X48Y68.A4      net (fanout=1)        1.070   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_88
    SLICE_X48Y68.AMUX    Topaa                 0.449   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<10>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_lut<8>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<10>
    SLICE_X50Y70.D2      net (fanout=10)       1.388   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd1_lut<11>
    SLICE_X50Y70.DMUX    Topdd                 0.463   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_cy<11>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_lut<11>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_cy<11>
    SLICE_X48Y71.A6      net (fanout=2)        0.772   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_11
    SLICE_X48Y71.BMUX    Topab                 0.519   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_cy<14>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_lut<11>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd2_cy<14>
    SLICE_X46Y69.D2      net (fanout=2)        1.228   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd_122
    SLICE_X46Y69.COUT    Topcyd                0.312   sam/maquina/el_saa/outmix_l/out<2>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_lut<12>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_cy<12>
    SLICE_X46Y70.CIN     net (fanout=1)        0.003   sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_cy<12>
    SLICE_X46Y70.CLK     Tcinck                0.303   sam/maquina/el_saa/outmix_l/out<6>
                                                       sam/maquina/el_saa/outmix_l/Mmult_n0010_Madd3_cy<16>
                                                       sam/maquina/el_saa/outmix_l/out_4
    -------------------------------------------------  ---------------------------
    Total                                     17.641ns (5.275ns logic, 12.366ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sam_los_relojes_clkout0 = PERIOD TIMEGRP "sam_los_relojes_clkout0" TS_clk50
        / 0.961538462 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sam/MyCtrlModule/intcontroller/status_0 (SLICE_X18Y28.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sam/MyCtrlModule/intcontroller/pending_0 (FF)
  Destination:          sam/MyCtrlModule/intcontroller/status_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.041 - 0.039)
  Source Clock:         sam/clk48 rising at 20.800ns
  Destination Clock:    sam/clk48 rising at 20.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sam/MyCtrlModule/intcontroller/pending_0 to sam/MyCtrlModule/intcontroller/status_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y28.AQ      Tcko                  0.198   sam/MyCtrlModule/intcontroller/pending<2>
                                                       sam/MyCtrlModule/intcontroller/pending_0
    SLICE_X18Y28.AX      net (fanout=2)        0.168   sam/MyCtrlModule/intcontroller/pending<0>
    SLICE_X18Y28.CLK     Tckdi       (-Th)    -0.041   sam/MyCtrlModule/intcontroller/status<1>
                                                       sam/MyCtrlModule/intcontroller/status_0
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (0.239ns logic, 0.168ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------

Paths for end point sam/MyCtrlModule/UART.uart/txready (SLICE_X0Y34.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sam/MyCtrlModule/UART.uart/txready (FF)
  Destination:          sam/MyCtrlModule/UART.uart/txready (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sam/clk48 rising at 20.800ns
  Destination Clock:    sam/clk48 rising at 20.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sam/MyCtrlModule/UART.uart/txready to sam/MyCtrlModule/UART.uart/txready
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y34.AQ       Tcko                  0.200   sam/MyCtrlModule/UART.uart/txready
                                                       sam/MyCtrlModule/UART.uart/txready
    SLICE_X0Y34.A6       net (fanout=2)        0.028   sam/MyCtrlModule/UART.uart/txready
    SLICE_X0Y34.CLK      Tah         (-Th)    -0.190   sam/MyCtrlModule/UART.uart/txready
                                                       sam/MyCtrlModule/UART.uart/txready_glue_set
                                                       sam/MyCtrlModule/UART.uart/txready
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.390ns logic, 0.028ns route)
                                                       (93.3% logic, 6.7% route)

--------------------------------------------------------------------------------

Paths for end point sam/maquina/el_saa/bottom/noise_gen/count_4 (SLICE_X28Y62.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sam/maquina/el_saa/bottom/noise_gen/count_4 (FF)
  Destination:          sam/maquina/el_saa/bottom/noise_gen/count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sam/clk48 rising at 20.800ns
  Destination Clock:    sam/clk48 rising at 20.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sam/maquina/el_saa/bottom/noise_gen/count_4 to sam/maquina/el_saa/bottom/noise_gen/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y62.DQ      Tcko                  0.200   sam/maquina/el_saa/bottom/noise_gen/count<4>
                                                       sam/maquina/el_saa/bottom/noise_gen/count_4
    SLICE_X28Y62.D6      net (fanout=3)        0.031   sam/maquina/el_saa/bottom/noise_gen/count<4>
    SLICE_X28Y62.CLK     Tah         (-Th)    -0.190   sam/maquina/el_saa/bottom/noise_gen/count<4>
                                                       sam/maquina/el_saa/bottom/noise_gen/Mmux_count[10]_fcount[10]_mux_14_OUT61
                                                       sam/maquina/el_saa/bottom/noise_gen/count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.390ns logic, 0.031ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sam_los_relojes_clkout0 = PERIOD TIMEGRP "sam_los_relojes_clkout0" TS_clk50
        / 0.961538462 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.230ns (period - min period limit)
  Period: 20.800ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: sam/MyCtrlModule/myosd/charram/Mram_mem1/CLKA
  Logical resource: sam/MyCtrlModule/myosd/charram/Mram_mem1/CLKA
  Location pin: RAMB16_X0Y22.CLKA
  Clock network: sam/clk48
--------------------------------------------------------------------------------
Slack: 17.230ns (period - min period limit)
  Period: 20.800ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: sam/MyCtrlModule/myosd/charram/Mram_mem1/CLKB
  Logical resource: sam/MyCtrlModule/myosd/charram/Mram_mem1/CLKB
  Location pin: RAMB16_X0Y22.CLKB
  Clock network: sam/clk48
--------------------------------------------------------------------------------
Slack: 17.230ns (period - min period limit)
  Period: 20.800ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: sam/MyCtrlModule_myosd/charrom/Mram_rom/CLKA
  Logical resource: sam/MyCtrlModule_myosd/charrom/Mram_rom/CLKA
  Location pin: RAMB16_X0Y24.CLKA
  Clock network: sam/clk48
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk50
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk50                       |     20.000ns|      5.000ns|     17.231ns|            0|            0|            0|    318259599|
| TS_sam_los_relojes_clkout0    |     20.800ns|     17.920ns|          N/A|            0|            0|    318259599|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock_50_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_50_i     |   17.920|         |         |    4.150|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 318259599 paths, 0 nets, and 4424 connections

Design statistics:
   Minimum period:  17.920ns{1}   (Maximum frequency:  55.804MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 18 11:35:13 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4872 MB



