{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1550005867750 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550005867756 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 12 16:11:07 2019 " "Processing started: Tue Feb 12 16:11:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1550005867756 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1550005867756 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc Project -c Project " "Command: quartus_drc Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1550005867756 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1550005868757 ""}
{ "Info" "ISTA_SDC_FOUND" "Project.sdc " "Reading SDC File: 'Project.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1550005868827 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1550005868829 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 13 *clk clock " "Ignored filter at Project.sdc(13): *clk could not be matched with a clock" {  } { { "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.sdc" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1550005868829 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 13 Argument -clock is an empty collection " "Ignored set_input_delay at Project.sdc(13): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks *clk\] -max 3 \[all_inputs\] " "set_input_delay -clock \[get_clocks *clk\] -max 3 \[all_inputs\]" {  } { { "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.sdc" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1550005868830 ""}  } { { "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.sdc" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1550005868830 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 15 Argument -clock is an empty collection " "Ignored set_input_delay at Project.sdc(15): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks *clk\] -min 2 \[all_inputs\] " "set_input_delay -clock \[get_clocks *clk\] -min 2 \[all_inputs\]" {  } { { "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.sdc" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1550005868831 ""}  } { { "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.sdc" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1550005868831 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 19 Argument -clock is an empty collection " "Ignored set_output_delay at Project.sdc(19): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks *clk\] 0 \[all_outputs\] " "set_output_delay -clock \[get_clocks *clk\] 0 \[all_outputs\]" {  } { { "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.sdc" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1550005868831 ""}  } { { "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.sdc" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1550005868831 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Design Assistant" 0 -1 1550005868832 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " SW\[8\] " "Node  \"SW\[8\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550005868843 ""} { "Info" "IDRC_NODES_INFO" " CLOCK_50 " "Node  \"CLOCK_50\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550005868843 ""} { "Info" "IDRC_NODES_INFO" " RESET_N " "Node  \"RESET_N\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550005868843 ""} { "Info" "IDRC_NODES_INFO" " KEY\[0\] " "Node  \"KEY\[0\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550005868843 ""} { "Info" "IDRC_NODES_INFO" " KEY\[1\] " "Node  \"KEY\[1\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550005868843 ""} { "Info" "IDRC_NODES_INFO" " KEY\[2\] " "Node  \"KEY\[2\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550005868843 ""} { "Info" "IDRC_NODES_INFO" " KEY\[3\] " "Node  \"KEY\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550005868843 ""} { "Info" "IDRC_NODES_INFO" " SW\[0\] " "Node  \"SW\[0\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550005868843 ""} { "Info" "IDRC_NODES_INFO" " SW\[1\] " "Node  \"SW\[1\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550005868843 ""} { "Info" "IDRC_NODES_INFO" " SW\[2\] " "Node  \"SW\[2\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550005868843 ""} { "Info" "IDRC_NODES_INFO" " SW\[3\] " "Node  \"SW\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550005868843 ""} { "Info" "IDRC_NODES_INFO" " SW\[4\] " "Node  \"SW\[4\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550005868843 ""} { "Info" "IDRC_NODES_INFO" " SW\[5\] " "Node  \"SW\[5\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550005868843 ""} { "Info" "IDRC_NODES_INFO" " SW\[6\] " "Node  \"SW\[6\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550005868843 ""} { "Info" "IDRC_NODES_INFO" " SW\[7\] " "Node  \"SW\[7\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550005868843 ""} { "Info" "IDRC_NODES_INFO" " HEX4\[1\]~output " "Node  \"HEX4\[1\]~output\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550005868843 ""} { "Info" "IDRC_NODES_INFO" " SW\[9\] " "Node  \"SW\[9\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550005868843 ""} { "Info" "IDRC_NODES_INFO" " HEX0\[0\]~output " "Node  \"HEX0\[0\]~output\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550005868843 ""} { "Info" "IDRC_NODES_INFO" " HEX2\[5\]~output " "Node  \"HEX2\[5\]~output\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550005868843 ""} { "Info" "IDRC_NODES_INFO" " HEX0\[1\]~output " "Node  \"HEX0\[1\]~output\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550005868843 ""} { "Info" "IDRC_NODES_INFO" " HEX1\[5\]~output " "Node  \"HEX1\[5\]~output\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550005868843 ""} { "Info" "IDRC_NODES_INFO" " HEX0\[2\]~output " "Node  \"HEX0\[2\]~output\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550005868843 ""} { "Info" "IDRC_NODES_INFO" " HEX2\[3\]~output " "Node  \"HEX2\[3\]~output\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550005868843 ""} { "Info" "IDRC_NODES_INFO" " HEX0\[3\]~output " "Node  \"HEX0\[3\]~output\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550005868843 ""} { "Info" "IDRC_NODES_INFO" " HEX1\[6\]~output " "Node  \"HEX1\[6\]~output\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550005868843 ""} { "Info" "IDRC_NODES_INFO" " HEX0\[4\]~output " "Node  \"HEX0\[4\]~output\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550005868843 ""} { "Info" "IDRC_NODES_INFO" " HEX3\[0\]~output " "Node  \"HEX3\[0\]~output\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550005868843 ""} { "Info" "IDRC_NODES_INFO" " HEX0\[5\]~output " "Node  \"HEX0\[5\]~output\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550005868843 ""} { "Info" "IDRC_NODES_INFO" " HEX2\[0\]~output " "Node  \"HEX2\[0\]~output\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550005868843 ""} { "Info" "IDRC_NODES_INFO" " HEX0\[6\]~output " "Node  \"HEX0\[6\]~output\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1550005868843 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1550005868843 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1550005868843 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "50 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 50 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1550005868845 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 5 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4740 " "Peak virtual memory: 4740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1550005868894 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 12 16:11:08 2019 " "Processing ended: Tue Feb 12 16:11:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1550005868894 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1550005868894 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1550005868894 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1550005868894 ""}
