<!DOCTYPE html>
<html class="client-nojs" lang="en" dir="ltr">

<!-- Mirrored from processors.wiki.ti.com/index.php/AM18x_To_AM335x_Hardware_Migration_Guide by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 06:16:14 GMT -->
<!-- Added by HTTrack --><meta http-equiv="content-type" content="text/html;charset=UTF-8" /><!-- /Added by HTTrack -->
<head>
<meta charset="UTF-8"/>
<title>AM18x To AM335x Hardware Migration Guide - Texas Instruments Wiki</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"AM18x_To_AM335x_Hardware_Migration_Guide","wgTitle":"AM18x To AM335x Hardware Migration Guide","wgCurRevisionId":200942,"wgRevisionId":200942,"wgArticleId":13403,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["AM335x","AM335xHW"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"AM18x_To_AM335x_Hardware_Migration_Guide","wgRelevantArticleId":13403,"wgRequestId":"ee7e6561a4f040bfbb3b73eb","wgIsProbablyEditable":false,"wgRelevantPageIsProbablyEditable":false,"wgRestrictionEdit":[],"wgRestrictionMove":[]});mw.loader.state({"site.styles":"ready","noscript":"ready","user.styles":"ready","user":"ready","user.options":"ready","user.tokens":"loading","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready","mediawiki.skinning.interface":"ready","skins.vector.styles":"ready"});mw.loader.implement("user.tokens@19o3a1s",function($,jQuery,require,module){/*@nomin*/mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});
});mw.loader.load(["site","mediawiki.page.startup","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.toc","mediawiki.searchSuggest","skins.vector.js"]);});</script>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=mediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.interface%7Cskins.vector.styles&amp;only=styles&amp;skin=vector"/>
<script async="" src="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=vector"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector"/>
<meta name="generator" content="MediaWiki 1.31.6"/>
<link rel="shortcut icon" href="https://processors.wiki.ti.com/favicon.ico"/>
<link rel="search" type="application/opensearchdescription+xml" href="https://processors.wiki.ti.com/opensearch_desc.php" title="Texas Instruments Wiki (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="https://processors.wiki.ti.com/api.php?action=rsd"/>
<link rel="license" href="http://creativecommons.org/licenses/by-sa/3.0/"/>
<link rel="alternate" type="application/atom+xml" title="Texas Instruments Wiki Atom feed" href="https://processors.wiki.ti.com/index.php?title=Special:RecentChanges&amp;feed=atom"/>
<!--[if lt IE 9]><script src="/load.php?debug=false&amp;lang=en&amp;modules=html5shiv&amp;only=scripts&amp;skin=Vector&amp;sync=1"></script><![endif]-->
</head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-AM18x_To_AM335x_Hardware_Migration_Guide rootpage-AM18x_To_AM335x_Hardware_Migration_Guide skin-vector action-view">		<div id="mw-page-base" class="noprint"></div>
		<div id="mw-head-base" class="noprint"></div>
		<div id="content" class="mw-body" role="main">
			<a id="top"></a>
			<div id="siteNotice" class="mw-body-content"><div id="localNotice" lang="en" dir="ltr"><div class="mw-parser-output"><p><br />
<span style="color:#ff0000"><b>NOTICE: The Processors Wiki will End-of-Life on January 15, 2021. It is recommended to download any files or other content you may need that are hosted on processors.wiki.ti.com. The site is now set to read only.</b></span>
</p></div></div></div><div class="mw-indicators mw-body-content">
</div>
<h1 id="firstHeading" class="firstHeading" lang="en">AM18x To AM335x Hardware Migration Guide</h1>			<div id="bodyContent" class="mw-body-content">
				<div id="siteSub" class="noprint">From Texas Instruments Wiki</div>				<div id="contentSub"></div>
								<div id="jump-to-nav" class="mw-jump">
					Jump to:					<a href="#mw-head">navigation</a>, 					<a href="#p-search">search</a>
				</div>
				<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="mw-parser-output"><div id="toc" class="toc"><div class="toctitle" lang="en" dir="ltr"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Introduction"><span class="tocnumber">1</span> <span class="toctext">Introduction</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#Software_Migration_Guide"><span class="tocnumber">2</span> <span class="toctext">Software Migration Guide</span></a></li>
<li class="toclevel-1 tocsection-3"><a href="#Basic_Feature_comparison"><span class="tocnumber">3</span> <span class="toctext">Basic Feature comparison</span></a></li>
<li class="toclevel-1 tocsection-4"><a href="#Hardware_Migration"><span class="tocnumber">4</span> <span class="toctext">Hardware Migration</span></a>
<ul>
<li class="toclevel-2 tocsection-5"><a href="#CPU_and_Memory"><span class="tocnumber">4.1</span> <span class="toctext">CPU and Memory</span></a>
<ul>
<li class="toclevel-3 tocsection-6"><a href="#ARM_Processor"><span class="tocnumber">4.1.1</span> <span class="toctext">ARM Processor</span></a></li>
<li class="toclevel-3 tocsection-7"><a href="#Co-processor"><span class="tocnumber">4.1.2</span> <span class="toctext">Co-processor</span></a></li>
<li class="toclevel-3 tocsection-8"><a href="#Wake-up_Controller"><span class="tocnumber">4.1.3</span> <span class="toctext">Wake-up Controller</span></a></li>
<li class="toclevel-3 tocsection-9"><a href="#Graphics_Engine"><span class="tocnumber">4.1.4</span> <span class="toctext">Graphics Engine</span></a></li>
<li class="toclevel-3 tocsection-10"><a href="#Programmable_Real-Time_Unit_SubSystem_.28PRUSS.29"><span class="tocnumber">4.1.5</span> <span class="toctext">Programmable Real-Time Unit SubSystem (PRUSS)</span></a></li>
<li class="toclevel-3 tocsection-11"><a href="#On-Chip_Memory"><span class="tocnumber">4.1.6</span> <span class="toctext">On-Chip Memory</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-12"><a href="#External_Memory_Interfaces"><span class="tocnumber">4.2</span> <span class="toctext">External Memory Interfaces</span></a></li>
<li class="toclevel-2 tocsection-13"><a href="#Power.2C_Reset.2C_and_Clock_Management"><span class="tocnumber">4.3</span> <span class="toctext">Power, Reset, and Clock Management</span></a>
<ul>
<li class="toclevel-3 tocsection-14"><a href="#Voltage_Rails"><span class="tocnumber">4.3.1</span> <span class="toctext">Voltage Rails</span></a></li>
<li class="toclevel-3 tocsection-15"><a href="#Power_modes"><span class="tocnumber">4.3.2</span> <span class="toctext">Power modes</span></a></li>
<li class="toclevel-3 tocsection-16"><a href="#Internal_Clocks"><span class="tocnumber">4.3.3</span> <span class="toctext">Internal Clocks</span></a></li>
<li class="toclevel-3 tocsection-17"><a href="#PLLs"><span class="tocnumber">4.3.4</span> <span class="toctext">PLLs</span></a></li>
<li class="toclevel-3 tocsection-18"><a href="#Power_Management_Feature_Comparison"><span class="tocnumber">4.3.5</span> <span class="toctext">Power Management Feature Comparison</span></a></li>
<li class="toclevel-3 tocsection-19"><a href="#Bootmodes"><span class="tocnumber">4.3.6</span> <span class="toctext">Bootmodes</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-20"><a href="#Multimedia_Hardware_Components"><span class="tocnumber">4.4</span> <span class="toctext">Multimedia Hardware Components</span></a>
<ul>
<li class="toclevel-3 tocsection-21"><a href="#LCD"><span class="tocnumber">4.4.1</span> <span class="toctext">LCD</span></a></li>
<li class="toclevel-3 tocsection-22"><a href="#VPIF"><span class="tocnumber">4.4.2</span> <span class="toctext">VPIF</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-23"><a href="#Communication_Interfaces"><span class="tocnumber">4.5</span> <span class="toctext">Communication Interfaces</span></a>
<ul>
<li class="toclevel-3 tocsection-24"><a href="#MMC.2FSD"><span class="tocnumber">4.5.1</span> <span class="toctext">MMC/SD</span></a></li>
<li class="toclevel-3 tocsection-25"><a href="#USB"><span class="tocnumber">4.5.2</span> <span class="toctext">USB</span></a></li>
<li class="toclevel-3 tocsection-26"><a href="#I2C"><span class="tocnumber">4.5.3</span> <span class="toctext">I2C</span></a></li>
<li class="toclevel-3 tocsection-27"><a href="#UART"><span class="tocnumber">4.5.4</span> <span class="toctext">UART</span></a></li>
<li class="toclevel-3 tocsection-28"><a href="#MCBSP.2FMcASP"><span class="tocnumber">4.5.5</span> <span class="toctext">MCBSP/McASP</span></a></li>
<li class="toclevel-3 tocsection-29"><a href="#SPI"><span class="tocnumber">4.5.6</span> <span class="toctext">SPI</span></a></li>
<li class="toclevel-3 tocsection-30"><a href="#Ethernet"><span class="tocnumber">4.5.7</span> <span class="toctext">Ethernet</span></a></li>
<li class="toclevel-3 tocsection-31"><a href="#eCAP.2F_eHRPWM.2F_eQEP"><span class="tocnumber">4.5.8</span> <span class="toctext">eCAP/ eHRPWM/ eQEP</span></a></li>
<li class="toclevel-3 tocsection-32"><a href="#HPI"><span class="tocnumber">4.5.9</span> <span class="toctext">HPI</span></a></li>
<li class="toclevel-3 tocsection-33"><a href="#uPP"><span class="tocnumber">4.5.10</span> <span class="toctext">uPP</span></a></li>
<li class="toclevel-3 tocsection-34"><a href="#SATA_controller"><span class="tocnumber">4.5.11</span> <span class="toctext">SATA controller</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-35"><a href="#Timers"><span class="tocnumber">4.6</span> <span class="toctext">Timers</span></a>
<ul>
<li class="toclevel-3 tocsection-36"><a href="#GPTimer"><span class="tocnumber">4.6.1</span> <span class="toctext">GPTimer</span></a></li>
<li class="toclevel-3 tocsection-37"><a href="#WDTimer"><span class="tocnumber">4.6.2</span> <span class="toctext">WDTimer</span></a></li>
<li class="toclevel-3 tocsection-38"><a href="#RTC"><span class="tocnumber">4.6.3</span> <span class="toctext">RTC</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-39"><a href="#Misc"><span class="tocnumber">4.7</span> <span class="toctext">Misc</span></a>
<ul>
<li class="toclevel-3 tocsection-40"><a href="#GPIOs"><span class="tocnumber">4.7.1</span> <span class="toctext">GPIOs</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-41"><a href="#New_Interfaces_in_AM335x"><span class="tocnumber">4.8</span> <span class="toctext">New Interfaces in AM335x</span></a></li>
<li class="toclevel-2 tocsection-42"><a href="#Pin_and_package"><span class="tocnumber">4.9</span> <span class="toctext">Pin and package</span></a></li>
</ul>
</li>
</ul>
</div>

<h1><span class="mw-headline" id="Introduction">Introduction</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM18x_To_AM335x_Hardware_Migration_Guide&amp;action=edit&amp;section=1" title="Edit section: Introduction">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<p>This article documents the differences between the TI AM18x ARM-9 based processor and the TI AM335x Cortex-A8 based processor. Note AM18x is the ARM-only version of this processor. All of the documentation referenced in this migration guide can be found on the TI website located in the two device respective product folders. The device folders are found at the following web pages. 
</p>
<ul><li><a rel="nofollow" class="external text" href="http://focus.ti.com/docs/prod/folders/print/am1808.html">AM18x</a></li>
<li><a rel="nofollow" class="external text" href="http://focus.ti.com/docs/prod/folders/print/am3359.html">AM335x</a></li></ul>
<h1><span class="mw-headline" id="Software_Migration_Guide">Software Migration Guide</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM18x_To_AM335x_Hardware_Migration_Guide&amp;action=edit&amp;section=2" title="Edit section: Software Migration Guide">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<p>For more information on software migration, please see:
</p><p>TBD
</p>
<h1><span class="mw-headline" id="Basic_Feature_comparison">Basic Feature comparison</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM18x_To_AM335x_Hardware_Migration_Guide&amp;action=edit&amp;section=3" title="Edit section: Basic Feature comparison">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<p>The figures and table below show a comparison of the basic features of the&#160;AM18x and AM335x devices. The remainder of this document presents a comparison of these features in greater detail, and also provides references to the appropriate documentation for further information.
</p>
<div class="thumb tnone"><div class="thumbinner" style="width:937px;"><a href="File_AM18x_AM335x_block_diagram.html" class="image"><img alt="" src="https://processors.wiki.ti.com/images/3/37/AM18x_AM335x_block_diagram.png" width="935" height="569" class="thumbimage" /></a>  <div class="thumbcaption">AM18x and AM335x processors</div></div></div>  
<p><br />
</p>
<table style="width: 1082px; height: 2024px" cellspacing="0" cellpadding="4" border="2">

<tbody><tr>
<td align="center" bgcolor="#000080"><font color="#ffffff">Device Family</font>
</td>
<td align="center" bgcolor="#000080"><font color="#ffffff"><b>AM18x</b></font>
</td>
<td align="center" bgcolor="#000080" colspan="2"><font color="#ffffff"><b>AM335x</b></font>
</td></tr>
<tr>
<td>Device Family
</td>
<td align="center" bgcolor="#ffff99">AM1808/6/2 - ARM 9
</td>
<td align="center" bgcolor="#ffff99">AM3357/6/2 - CortexA8&#160;<br />AM3359/8/4 - CortexA8 with&#160;SGX 530
</td></tr>
<tr>
<td bgcolor="#000080"><font color="#ffffff">Package Options</font>
</td>
<td bgcolor="#000080"><font color="#ffffff">&#160;</font>
</td>
<td bgcolor="#000080" colspan="2"><font color="#ffffff">&#160;</font>
</td></tr>
<tr>
<td>Packages
</td>
<td bgcolor="#ffff99">361-ball PBGA (ZCE), .65-mm Ball Pitch<br />361-ball PBGA (ZWT), .80-mm Ball Pitch
</td>
<td bgcolor="#ffff99" colspan="2">284-pin nFBGA (ZCE), .65-mm Ball Pitch with VCA<br />324-Pin nFBGA (ZCZ), .80-mm Ball Pitch Full Array <br />
</td></tr>
<tr>
<td bgcolor="#000080"><font color="#ffffff">Co-processors and Subsystems</font>
</td>
<td bgcolor="#000080"><font color="#ffffff">&#160;</font>
</td>
<td bgcolor="#000080" colspan="2"><font color="#ffffff">&#160;</font>
</td></tr>

<tr>
<td rowspan="2">ARM Processor
</td>
<td align="center" bgcolor="#ffff99">ARM 9 up to 450 MHz; <br /> 16KB Instruction and Data Caches
</td>
<td align="center" bgcolor="#ffff99" colspan="2">Cortex-A8 up to 1.0 GHz
</td></tr>
<tr>
<td align="center" bgcolor="#ffff99">Supported CVdd: 1.0/1.1/1.2/1.3 V
</td>
<td align="center" bgcolor="#ffff99" colspan="2">Supported OPP: 50/100/120/SRTurbo
</td></tr>
<tr>
<td>Neon Co-processor
</td>
<td align="center" bgcolor="#ffff99">not present
</td>
<td align="center" bgcolor="#ffff99" colspan="2">Y
</td></tr>
<tr>
<td>SGX530 3D Graphics Engine
</td>
<td align="center" bgcolor="#ffff99">not present
</td>
<td align="center" bgcolor="#ffff99" colspan="2">Y
</td></tr>
<tr>
<td>eDMA
</td>
<td align="center" bgcolor="#ffff99">Y
</td>
<td align="center" bgcolor="#ffff99" colspan="2">Y
</td></tr>
<tr>
<td>PRUSS
</td>
<td align="center" bgcolor="#ffff99">Y
</td>
<td align="center" bgcolor="#ffff99" colspan="2">Y
</td></tr>
<tr>
<td bgcolor="#000080"><font color="#ffffff">Memory Interfaces:</font>
</td>
<td align="center" bgcolor="#000080"><font color="#ffffff">&#160;</font>
</td>
<td align="center" bgcolor="#000080" colspan="2"><font color="#ffffff">&#160;</font>
</td></tr>
<tr>
<td>Memory Subsystem
</td>
<td align="center" bgcolor="#ffff99">&#160; mDDR/DDR2 Controller; <br />EMIFA
</td>
<td align="center" bgcolor="#ffff99" colspan="2">EMIF; <br />GPMC; <br />ELM
</td></tr>
<tr>
<td bgcolor="#000080"><font color="#ffffff">Security</font>
</td>
<td bgcolor="#000080"><font color="#ffffff">&#160;</font>
</td>
<td bgcolor="#000080" colspan="2"><font color="#ffffff">&#160;</font>
</td></tr>
<tr>
<td>Crypto hardware accelerators
</td>
<td align="center" bgcolor="#ffff99">not present
</td>
<td align="center" bgcolor="#ffff99" colspan="2">Y
</td></tr>
<tr>
<td bgcolor="#000080"><font color="#ffffff">Video Interfaces</font>
</td>
<td bgcolor="#000080"><font color="#ffffff">&#160;</font>
</td>
<td bgcolor="#000080" colspan="2"><font color="#ffffff">&#160;</font>
</td></tr>
<tr>
<td>LCD Controller
</td>
<td align="center" bgcolor="#ffff99">Y
</td>
<td align="center" bgcolor="#ffff99" colspan="2">Y
</td></tr>
<tr>
<td>VPIF
</td>
<td align="center" bgcolor="#ffff99">Y
</td>
<td align="center" bgcolor="#ffff99" colspan="2">not present
</td></tr>
<tr>
<td bgcolor="#000080"><font color="#ffffff">Peripherals</font>
</td>
<td bgcolor="#000080"><font color="#ffffff">&#160;</font>
</td>
<td bgcolor="#000080" colspan="2"><font color="#ffffff">&#160;</font>
</td></tr>
<tr>
<td>USB
</td>
<td align="center" bgcolor="#ffff99">USB 1.1, USB 2.0
</td>
<td align="center" bgcolor="#ffff99" colspan="2">USB 2.0 [x2]
</td></tr>
<tr>
<td>eMAC
</td>
<td align="center" bgcolor="#ffff99">10/100 Mbps
</td>
<td align="center" bgcolor="#ffff99" colspan="2">10/100/1000 Mbps
</td></tr>
<tr>
<td>CAN
</td>
<td align="center" bgcolor="#ffff99">not present
</td>
<td align="center" bgcolor="#ffff99" colspan="2">2
</td></tr>
<tr>
<td>McASP
</td>
<td align="center" bgcolor="#ffff99">1
</td>
<td align="center" bgcolor="#ffff99" colspan="2">2
</td></tr>
<tr>
<td>McBSP
</td>
<td align="center" bgcolor="#ffff99">2
</td>
<td align="center" bgcolor="#ffff99" colspan="2">not present
</td></tr>
<tr>
<td>UART
</td>
<td align="center" bgcolor="#ffff99">3 (none with IrDA)
</td>
<td align="center" bgcolor="#ffff99" colspan="2">6 (all with IrDA)
</td></tr>
<tr>
<td>McSPI
</td>
<td align="center" bgcolor="#ffff99">2
</td>
<td align="center" bgcolor="#ffff99" colspan="2">2
</td></tr>
<tr>
<td>I2C
</td>
<td align="center" bgcolor="#ffff99">2
</td>
<td align="center" bgcolor="#ffff99" colspan="2">3
</td></tr>
<tr>
<td>GPIO
</td>
<td align="center" bgcolor="#ffff99">9 banks
</td>
<td align="center" bgcolor="#ffff99" colspan="2">4 banks
</td></tr>
<tr>
<td>eCAP
</td>
<td align="center" bgcolor="#ffff99">3
</td>
<td align="center" bgcolor="#ffff99" colspan="2">3
</td></tr>
<tr>
<td>eHRPWM
</td>
<td align="center" bgcolor="#ffff99">2
</td>
<td align="center" bgcolor="#ffff99" colspan="2">3
</td></tr>
<tr>
<td>eQPE
</td>
<td align="center" bgcolor="#ffff99">not present
</td>
<td align="center" bgcolor="#ffff99" colspan="2">3
</td></tr>
<tr>
<td>ADC/TS
</td>
<td align="center" bgcolor="#ffff99">not present
</td>
<td align="center" bgcolor="#ffff99" colspan="2">8ch 12bit
</td></tr>
<tr>
<td>HPI
</td>
<td align="center" bgcolor="#ffff99">Y
</td>
<td align="center" bgcolor="#ffff99" colspan="2">not present
</td></tr>
<tr>
<td>uPP
</td>
<td align="center" bgcolor="#ffff99">Y
</td>
<td align="center" bgcolor="#ffff99" colspan="2">not present
</td></tr>
<tr>
<td>SATA Controller
</td>
<td align="center" bgcolor="#ffff99">Y
</td>
<td align="center" bgcolor="#ffff99" colspan="2">not present
</td></tr>
<tr>
<td bgcolor="#000080"><font color="#ffffff">Removable Media</font>
</td>
<td bgcolor="#000080"><font color="#ffffff">&#160;</font>
</td>
<td bgcolor="#000080" colspan="2"><font color="#ffffff">&#160;</font>
</td></tr>
<tr>
<td>MMC/SD/SDIO
</td>
<td align="center" bgcolor="#ffff99">2
</td>
<td align="center" bgcolor="#ffff99" colspan="2">3
</td></tr>
<tr>
<td bgcolor="#000080"><font color="#ffffff">Power, Reset, and Clock Management</font>
</td>
<td bgcolor="#000080"><font color="#ffffff">&#160;</font>
</td>
<td bgcolor="#000080" colspan="2"><font color="#ffffff">&#160;</font>
</td></tr>
<tr>
<td>RTC
</td>
<td align="center" bgcolor="#ffff99">Y
</td>
<td align="center" bgcolor="#ffff99" colspan="2">Y
</td></tr>
<tr>
<td bgcolor="#000080"><font color="#ffffff">Test Interfaces</font>
</td>
<td bgcolor="#000080"><font color="#ffffff">&#160;</font>
</td>
<td bgcolor="#000080" colspan="2"><font color="#ffffff">&#160;</font>
</td></tr>
<tr>
<td>JTAG
</td>
<td align="center" bgcolor="#ffff99">Y
</td>
<td align="center" bgcolor="#ffff99" colspan="2">Y
</td></tr>
<tr>
<td>ETM &amp; ETB
</td>
<td align="center" bgcolor="#ffff99">Y
</td>
<td align="center" bgcolor="#ffff99" colspan="2">Y
</td></tr>
<tr>
<td>IEEE 1500 support
</td>
<td align="center" bgcolor="#ffff99">not present
</td>
<td align="center" bgcolor="#ffff99" colspan="2">Y
</td></tr>
<tr>
<td bgcolor="#000080"><font color="#ffffff">Misc</font>
</td>
<td bgcolor="#000080"><font color="#ffffff">&#160;</font>
</td>
<td bgcolor="#000080" colspan="2"><font color="#ffffff">&#160;</font>
</td></tr>
<tr>
<td>GP Timer
</td>
<td align="center" bgcolor="#ffff99">3 64b or 6 x32b Timers
</td>
<td align="center" bgcolor="#ffff99" colspan="2">7
</td></tr>
<tr>
<td>Watchdog Timer
</td>
<td align="center" bgcolor="#ffff99">1
</td>
<td align="center" bgcolor="#ffff99" colspan="2">1
</td></tr></tbody></table>
<h1><span class="mw-headline" id="Hardware_Migration">Hardware Migration</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM18x_To_AM335x_Hardware_Migration_Guide&amp;action=edit&amp;section=4" title="Edit section: Hardware Migration">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<h2><span class="mw-headline" id="CPU_and_Memory">CPU and Memory</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM18x_To_AM335x_Hardware_Migration_Guide&amp;action=edit&amp;section=5" title="Edit section: CPU and Memory">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="ARM_Processor">ARM Processor</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM18x_To_AM335x_Hardware_Migration_Guide&amp;action=edit&amp;section=6" title="Edit section: ARM Processor">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>AM18x is based on an ARM 9 processor, while AM335x is based on an ARM Cortex A8.  The table below shows a comparison between these two devices. 
</p>
<table width="50%" cellspacing="0" cellpadding="2" border="2" align="center">
<caption><b>AM18x and AM335x ARM Processor Comparison</b>
</caption>
<caption>
</caption>
<tbody><tr style="background-color:#C0C0C0;font-weight:bold" align="center" valign="top">
<td width="117">ARM Processor
</td>
<td width="111">AM18x
</td>
<td width="106">AM335x
</td></tr>
<tr>
<td valign="top">ARM Processor
</td>
<td align="center" valign="top">ARM 9
</td>
<td align="center" valign="top">ARM Cortex™ A8
</td></tr>
<tr>
<td height="13" valign="top">OPP/CVdd Supported
</td>
<td align="center" valign="top">1.0/1.1/1.2/1.3 V
</td>
<td align="center" valign="top">50%/100%/120%/SRTurbo   (.95/1.1/1.2/1.26 V)
</td></tr>
<tr>
<td height="26" valign="top">Operating Frequencies
</td>
<td align="center" valign="top">100/200/375/456 MHz (@1.0/1.1/1.2/1.3 V)
</td>
<td align="center" valign="top">275/550/650/1000 MHz (@50%/100%/120%/SRTurbo)
</td></tr>
<tr>
<td height="14" valign="top">L1 Instruction Cache
</td>
<td align="center" valign="top">16 Kbytes
</td>
<td align="center" valign="top">32 Kbytes
</td></tr>
<tr>
<td height="14" valign="top">L1 Data Cache
</td>
<td align="center" valign="top">16 Kbytes
</td>
<td align="center" valign="top">32 Kbytes
</td></tr>
<tr>
<td height="14" valign="top">L1 with SED
</td>
<td align="center" valign="top">No
</td>
<td align="center" valign="top">Yes
</td></tr>
<tr>
<td height="14" valign="top">L2 Cache
</td>
<td align="center" valign="top">N/A
</td>
<td align="center" valign="top">256 Kbytes
</td></tr>
<tr>
<td height="14" valign="top">L2 with ECC
</td>
<td align="center" valign="top">N/A
</td>
<td align="center" valign="top">Yes
</td></tr>
<tr>
<td height="39" valign="top">ROM Size
</td>
<td align="center" valign="top">64 Kbytes
</td>
<td align="center" valign="top">176 Kbytes
</td></tr>
<tr>
<td height="14" valign="top">RAM Size
</td>
<td align="center" valign="top">8 Kbytes
</td>
<td align="center" valign="top">64 Kbytes
</td></tr></tbody></table>
<h3><span class="mw-headline" id="Co-processor">Co-processor</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM18x_To_AM335x_Hardware_Migration_Guide&amp;action=edit&amp;section=7" title="Edit section: Co-processor">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>AM18x does not contain a co-processor.
</p><p>The Neon co-processor is supported on AM335x.
</p>
<h3><span class="mw-headline" id="Wake-up_Controller">Wake-up Controller</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM18x_To_AM335x_Hardware_Migration_Guide&amp;action=edit&amp;section=8" title="Edit section: Wake-up Controller">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>AM18x does not contain a dedicated wake-up controller.
</p><p>AM335x integrates an ARM Cortex M3 core that manages entry and exit of various stand-by and deep-sleep modes.
</p>
<h3><span class="mw-headline" id="Graphics_Engine">Graphics Engine</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM18x_To_AM335x_Hardware_Migration_Guide&amp;action=edit&amp;section=9" title="Edit section: Graphics Engine">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>AM335x supports a SGX530 3D Graphics Engine, with maximum frequency of 200 MHz.
</p><p>AM18x does not contain a graphics engine.
</p>
<h3><span id="Programmable_Real-Time_Unit_SubSystem_(PRUSS)"></span><span class="mw-headline" id="Programmable_Real-Time_Unit_SubSystem_.28PRUSS.29">Programmable Real-Time Unit SubSystem (PRUSS)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM18x_To_AM335x_Hardware_Migration_Guide&amp;action=edit&amp;section=10" title="Edit section: Programmable Real-Time Unit SubSystem (PRUSS)">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The PRUSS supported on AM335x is an enhanced version of that on AM18x.  In both devices, the PRUSS integrate two independent 32-bit Load/Store RISC processors, or Programmable Real-time Units (PRUs).  The PRU cores run at half the CPU frequency on AM18x and at 200 MHz on AM335x.
</p><p>Enhancements on AM335x include:
</p>
<dl><dd><ul><li>Additional data memory (8 KB compared to 512 B) and instruction memory (8 KB compared to 4 KB) with SED</li>
<li>12 KB Shared RAM with SED</li>
<li>Enhanced GPIO, adding serial, parallel, and MII capture of the PRU input/output pins</li>
<li>Scratch pad shared by the PRU cores</li>
<li>Multiplier with optional accumulation (MAC)</li>
<li>Internal peripheral modules (UART, eCAP, MII_RT, MDIO, and IEP)</li></ul></dd></dl>
<p>The constant table and PRUSS INTC system events are also updated on AM335x.
</p>
<h3><span class="mw-headline" id="On-Chip_Memory">On-Chip Memory</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM18x_To_AM335x_Hardware_Migration_Guide&amp;action=edit&amp;section=11" title="Edit section: On-Chip Memory">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>AM18x has 128KB RAM.
</p><p>AM335x has 64KB RAM.
</p>
<h2><span class="mw-headline" id="External_Memory_Interfaces">External Memory Interfaces</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM18x_To_AM335x_Hardware_Migration_Guide&amp;action=edit&amp;section=12" title="Edit section: External Memory Interfaces">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>AM18x supports two controllers (EMIFA and DDR2/mDDR memory controller) for interfacing with external memories.
</p><p>The EMIFA is used to interface with asynchronous and SDRAM external memories.  Up to 5 CS signals are supported.  The controller supports the following asynchronous devices:
</p>
<dl><dd><ul><li>NOR Flash (8-/16-bit-wide data),</li>
<li>NAND Flash (8-/16-bit-wide data) with 4-bit ECC,</li>
<li>16-bit SDRAM with 128 MB address space</li></ul></dd></dl>
<p>The DDR2/mDDR memory controller is used to interface with DDR2 SDRAM devices and mobile DDR (mDDR) SDRAM devices. (Memories types such as DDR1 SDRAM, SDR SDRAM, SBSRAM, and asynchronous memories are not supported.) The controller supports a 16-bit wide data path and one CS signal.  Only little endian mode is supported.  The following CAS latencies and internal banks are supported:
</p>
<dl><dd>CAS latencies:
<dl><dd><ul><li>DDR2: 2, 3, 4, and 5</li>
<li>mDDR: 2 and 3</li></ul></dd></dl></dd>
<dd>Internal banks:
<dl><dd><ul><li>DDR2: 1, 2, 4, and 8</li>
<li>mDDR: 1, 2, and 4</li></ul></dd></dl></dd></dl>
<p><br />
AM335x supports a memory subsystem that includes the GPMC and EMIF for interfacing with external memories.
</p><p>The GPMC provides an 8/16-bit asynchronous interface for:
</p>
<dl><dd><ul><li>Asynchronous SRAM-like memories and application-specific integrated circuit (ASIC) devices</li>
<li>Asynchronous, synchronous, and page mode (only available in non-multiplexed mode) burst NOR flash devices</li>
<li>NAND Flash</li>
<li>Pseudo-SRAM devices</li></ul></dd></dl>
<p>The controller supports up to 7 CS signals and uses Hamming code to support 1-bit ECC and an integrated Error Locator Module (ELM) to support 4-bit, 8-bit, or 16-bit ECC based on BCH algorithms.
</p><p>The EMIF provides a 16-bit interface to mDDR (LPDDR1), DDR2, and DDR3 memories. The controller supports a 16-bit wide data path and one CS signal.  Both big and little endian modes are supported.  The following CAS latencies and internal banks are supported:
</p>
<dl><dd>CAS latencies:
<dl><dd><ul><li>DDR2 =&gt; 3, 4, 5, 6, and 7</li>
<li>DDR3 =&gt; 5, 6, 7, 8, 9, 10, and 11</li>
<li>mDDR =&gt; 2, 3, and 4</li></ul></dd></dl></dd>
<dd>Internal banks:
<dl><dd><ul><li>DDR2 =&gt; 1, 2, 4, and 8</li>
<li>DDR3 =&gt; 1, 2, 4, and 8</li>
<li>mDDR =&gt; 1, 2, and 4</li></ul></dd></dl></dd></dl>
<h2><span id="Power,_Reset,_and_Clock_Management"></span><span class="mw-headline" id="Power.2C_Reset.2C_and_Clock_Management">Power, Reset, and Clock Management</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM18x_To_AM335x_Hardware_Migration_Guide&amp;action=edit&amp;section=13" title="Edit section: Power, Reset, and Clock Management">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Voltage_Rails">Voltage Rails</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM18x_To_AM335x_Hardware_Migration_Guide&amp;action=edit&amp;section=14" title="Edit section: Voltage Rails">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The following table compares the power supplies for AM18x and AM335x: 
<br />
</p>
<table cellspacing="0" cellpadding="4" width="75%" align="center" border="2">
<caption><b>AM18x Voltage Rails</b>
</caption>
<tbody><tr style="background-color:#C0C0C0;font-weight:bold" align="center" valign="top">
<td align="center"><b>Signal</b>
</td>
<td align="center"><b>Description</b>
</td>
<td align="center"><b>Value</b>
</td></tr>
<tr>
<td>CVDD
</td>
<td>Core Logic Supply Voltage (variable)
</td>
<td align="center">1.3/ 1.2/ 1.1/ 1.0 V
</td></tr>
<tr>
<td>RVDD
</td>
<td>Internal RAM Supply Voltage
</td>
<td align="center">1.2-1.32V
</td></tr>
<tr>
<td>RTC_CVDD
</td>
<td>RTC Core Logic Supply Voltage
</td>
<td align="center">1.2-1.32V
</td></tr>
<tr>
<td>PLL0_VDDA
</td>
<td>PLL0 Supply Voltage
</td>
<td align="center">1.2-1.32V
</td></tr>
<tr>
<td>PLL1_VDDA
</td>
<td>PLL1 Supply Voltage
</td>
<td align="center">1.2-1.32V
</td></tr>
<tr>
<td>SATA_VDD
</td>
<td>SATA Core Logic Supply Voltage
</td>
<td align="center">1.2-1.32V
</td></tr>
<tr>
<td>USB_CVDD
</td>
<td>USB0, USB1 Core Logic Supply Voltage
</td>
<td align="center">1.2-1.32V
</td></tr>
<tr>
<td>USB0_VDDA18
</td>
<td>USB0 PHY Supply Voltage
</td>
<td align="center">1.8-1.89V
</td></tr>
<tr>
<td>USB0_VDDA33
</td>
<td>USB0 PHY Supply Voltage
</td>
<td align="center">3.3-3.45V
</td></tr>
<tr>
<td>USB1_VDDA18
</td>
<td>USB1 PHY Supply Voltage
</td>
<td align="center">1.8-1.89V
</td></tr>
<tr>
<td>USB1_VDDA33
</td>
<td>USB1 PHY Supply Voltage
</td>
<td align="center">3.3-3.45V
</td></tr>
<tr>
<td>SATA_VDDR
</td>
<td>SATA PHY Internal Regulator Supply Voltage
</td>
<td align="center">1.8-1.89V
</td></tr>
<tr>
<td>DDR_DVDD18
</td>
<td>DDR2 PHY Supply Voltage
</td>
<td align="center">1.8-1.89V
</td></tr>
<tr>
<td>DDR_VREF
</td>
<td>DDR2/mDDR reference voltage
</td>
<td align="center">0.49*DDR_DVDD18-0.51*DDR_DVDD18
</td></tr>
<tr>
<td>DDR_ZP
</td>
<td>DDR2/mDDR impedance control, connected via 50Ω resistor to Vss
</td>
<td align="center">Vss
</td></tr>
<tr>
<td>DVDD3318_A
</td>
<td>Power Group A Dual-voltage IO Supply Voltage
</td>
<td align="center">1.8/3.3 - 1.89/3.45V
</td></tr>
<tr>
<td>DVDD3318_B
</td>
<td>Power Group B Dual-voltage IO Supply Voltage
</td>
<td align="center">1.8/3.3 - 1.89/3.45V
</td></tr>
<tr>
<td>DVDD3318_C
</td>
<td>Power Group C Dual-voltage IO Supply Voltage
</td>
<td align="center">1.8/3.3 - 1.89/3.45V
</td></tr></tbody></table>
<p><br /><br />
</p><p><br />
</p>
<table cellspacing="0" cellpadding="4" width="75%" align="center" border="2">
<caption><b>AM335x Voltage Rails</b>
</caption>
<tbody><tr>
<td align="center"><b>SIGNAL</b>
</td>
<td align="center"><b>DESCRIPTION</b>
</td>
<td align="center"><b>VALUE</b>
</td></tr>
<tr>
<td>VDD_CORE
</td>
<td>Core domain
</td>
<td align="center">1.1V
</td></tr>
<tr>
<td>VDD_MPU *
</td>
<td>MPU domain
</td>
<td align="center">0.95V - 1.26V
</td></tr>
<tr>
<td>CAP_VDD_RTC
</td>
<td>RTC domain input/LDO output
</td>
<td align="center">1.1V
</td></tr>
<tr>
<td>VDDS_RTC
</td>
<td>RTC domain
</td>
<td align="center">1.8V
</td></tr>
<tr>
<td>VDDS_DDR
</td>
<td>DDR IO domain (DDR2 / DDR3)
</td>
<td align="center">1.8V / 1.5V
</td></tr>
<tr>
<td>VDDS
</td>
<td>Dual voltage IO domains
</td>
<td align="center">1.8V
</td></tr>
<tr>
<td>VDDS_SRAM_CORE_BG
</td>
<td>Core SRAM LDOs, Analog
</td>
<td align="center">1.8V
</td></tr>
<tr>
<td>VDDS_SRAM_MPU_BB
</td>
<td>MPU SRAM LDOs, Analog
</td>
<td align="center">1.8V
</td></tr>
<tr>
<td>VDDS_PLL_DDR
</td>
<td>DPLL DDR, Analog
</td>
<td align="center">1.8V
</td></tr>
<tr>
<td>VDDS_PLL_CORE_LCD
</td>
<td>DPLL Core and LCD, Analog
</td>
<td align="center">1.8V
</td></tr>
<tr>
<td>VDDS_PLL_MPU
</td>
<td>DPLL MPU, Analog
</td>
<td align="center">1.8V
</td></tr>
<tr>
<td>VDDS_OSC
</td>
<td>System oscillator IOs, Analog
</td>
<td align="center">1.8V
</td></tr>
<tr>
<td>VDDA1P8V_USB0
</td>
<td>USB PHY, Analog, 1.8V
</td>
<td align="center">1.8V
</td></tr>
<tr>
<td>VDDA1P8V_USB1
</td>
<td>USB PHY, Analog, 1.8V
</td>
<td align="center">1.8V
</td></tr>
<tr>
<td>VDDA3P3V_USB0
</td>
<td>USB PHY, Analog, 3.3V
</td>
<td align="center">3.3V
</td></tr>
<tr>
<td>VDDA3P3V_USB1
</td>
<td>USB PHY, Analog, 3.3V
</td>
<td align="center">3.3V
</td></tr>
<tr>
<td>VDDA_ADC
</td>
<td>ADC, Analog
</td>
<td align="center">1.8V
</td></tr>
<tr>
<td>VDDSHV1
</td>
<td>Dual Voltage IO domain (1.8-V operation)
</td>
<td align="center">1.8V
</td></tr>
<tr>
<td>VDDSHV2 *
</td>
<td>Dual Voltage IO domain (1.8-V operation)
</td>
<td align="center">1.8V
</td></tr>
<tr>
<td>VDDSHV3 *
</td>
<td>Dual Voltage IO domain (1.8-V operation)
</td>
<td align="center">1.8V
</td></tr>
<tr>
<td>VDDSHV4
</td>
<td>Dual Voltage IO domain (1.8-V operation)
</td>
<td align="center">1.8V
</td></tr>
<tr>
<td>VDDSHV5
</td>
<td>Dual Voltage IO domain (1.8-V operation)
</td>
<td align="center">1.8V
</td></tr>
<tr>
<td>VDDSHV6
</td>
<td>Dual Voltage IO domain (1.8-V operation)
</td>
<td align="center">1.8V
</td></tr>
<tr>
<td>VDDSHV1
</td>
<td>Dual Voltage IO domain (3.3-V operation)
</td>
<td align="center">3.3V
</td></tr>
<tr>
<td>VDDSHV2 *
</td>
<td>Dual Voltage IO domain (3.3-V operation)
</td>
<td align="center">3.3V
</td></tr>
<tr>
<td>VDDSHV3 *
</td>
<td>Dual Voltage IO domain (3.3-V operation)
</td>
<td align="center">3.3V
</td></tr>
<tr>
<td>VDDSHV4
</td>
<td>Dual Voltage IO domain (3.3-V operation)
</td>
<td align="center">3.3V
</td></tr>
<tr>
<td>VDDSHV5
</td>
<td>Dual Voltage IO domain (3.3-V operation)
</td>
<td align="center">3.3V
</td></tr>
<tr>
<td>VDDSHV6
</td>
<td>Dual Voltage IO domain (3.3-V operation)
</td>
<td align="center">3.3V
</td></tr>
<tr>
<td>DDR_VREF
</td>
<td>DDR SSTL/HSTL reference input (DDR2/DDR3)
</td>
<td align="center">0.50*VDDS_DDR
</td></tr>
<tr>
<td>USB0_VBUS
</td>
<td>USB VBUS comparator input
</td>
<td>
</td></tr>
<tr>
<td>USB1_VBUS
</td>
<td>USB VBUS comparator input
</td>
<td>
</td></tr>
<tr>
<td>USB0_ID
</td>
<td>USB ID input
</td>
<td align="center">1.8V
</td></tr>
<tr>
<td>USB1_ID
</td>
<td>USB ID input
</td>
<td align="center">1.8V
</td></tr></tbody></table>
<p> *  <i>Note: These voltage rails are not available in the 13x13 package.</i>
</p>
<h3><span class="mw-headline" id="Power_modes">Power modes</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM18x_To_AM335x_Hardware_Migration_Guide&amp;action=edit&amp;section=15" title="Edit section: Power modes">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The following table compares the power modes for AM18x and AM335x: 
</p>
<table cellspacing="0" cellpadding="4" width="75%" align="center" border="2">
<caption><b>AM18x Power Modes</b>
</caption>
<tbody><tr style="background-color:#C0C0C0;font-weight:bold" align="center" valign="top">
<td align="center"><b>Power Mode</b>
</td>
<td align="center"><b>Device Power Excluding IO (mW)</b>
</td>
<td align="center"><b>Description</b>
</td></tr>
<tr>
<td>RTC-Only
</td>
<td>0.02
</td>
<td>Only RTC voltage rail is powered; core and I/O rails are powered off.
</td></tr>
<tr>
<td>DeepSleep
</td>
<td>10.93
</td>
<td>The 24MHz CLKIN is cut off and voltage is applied to the various core and I/O rails.
</td></tr>
<tr>
<td>Standby
</td>
<td>36.13
</td>
<td>PLL0 is powered down/disabled and the system is operating in bypass mode with the 24MHz CLKIN as the system clock. The ARM is in the wait for interrupt sleep mode and all peripherals are disabled.
</td></tr>
<tr>
<td>Typical/Active*
</td>
<td>267.93 - 1.2V/300MHz<br />376.82 - 1.3V/456MHz
</td>
<td>The device power values for typical/active mode assume the ARM is running at typical activity and mDDR, EDMA3CC, EDMA3TC0, EDMA3TC1, McASP0, SPI0, and GPIO are enabled and all other modules are not used and disabled.
</td></tr></tbody></table>
<p>* <i>Note, the Power and Sleep Controller (PSC) is used to enable and disable any peripheral. This prevents consumption of any unnecessary power.</i> 
</p><p><br /> 
</p>
<table cellspacing="0" cellpadding="4" width="75%" align="center" border="2">
<caption><b>AM335x Power Modes</b>
</caption>
<tbody><tr style="background-color:#C0C0C0;font-weight:bold" align="center" valign="top">
<td align="center"><b>Power Mode</b>
</td>
<td align="center">Total&#160;<b>Device Power (mW)</b>
</td>
<td align="center"><b>Description</b>
</td></tr>
<tr>
<td>RTC-Only
</td>
<td>0.08
</td>
<td>Only RTC voltage domain is alive. Optionally, SDRAM can be kept in self-refresh which will reduce the boot time.
</td></tr>
<tr>
<td>DeepSleep0
</td>
<td>5
</td>
<td>PD_PER peripheral &amp; CortexA8 / MPU register information will be lost. On-chip peripheral register (context) information of PD_PER domain needs to be saved by application to SDRAM before entering this mode. SDRAM is in self-refresh. For wakeup, boot ROM executes and branches to peripheral context restore followed by system resume.
</td></tr>
<tr>
<td>DeepSleep1
</td>
<td>9
</td>
<td>On-chip peripheral registers are preserved. CortexA8 context/registers are lost and hence application needs to save them to MPU Subsystem or L3 OCMC RAM or SDRAM before entering DeepSleep. SDRAM is in self-refresh. For wakeup, boot ROM executes and branch to system resume.
</td></tr>
<tr>
<td>DeepSleep2
</td>
<td>13
</td>
<td>Everything is preserved including SDRAM.
</td></tr>
<tr>
<td>Standby
</td>
<td>22
</td>
<td>Everything is preserved including SDRAM. DS2 + OSC ON.
</td></tr>
<tr>
<td>Active
</td>
<td>&lt; 1000
</td>
<td>All Features.
</td></tr></tbody></table>
<h3><span class="mw-headline" id="Internal_Clocks">Internal Clocks</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM18x_To_AM335x_Hardware_Migration_Guide&amp;action=edit&amp;section=16" title="Edit section: Internal Clocks">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The following table compares the clock inputs for AM18x and AM335x:
</p>
<table cellspacing="0" cellpadding="4" width="75%" align="center" border="2">
<caption><b>AM18x Clock Inputs</b>
</caption>
<tbody><tr style="background-color:#C0C0C0;font-weight:bold" align="center" valign="top">
<td align="center"><b>CLOCK NAME</b>
</td>
<td align="center"><b>SOURCE</b>
</td>
<td align="center"><b>VALUE</b>
</td></tr>
<tr>
<td>Ref clk for PLL
</td>
<td>Divide down of PER PLL output (PLL uses Master Osc)
</td>
<td align="center">12 - 50 MHz
</td></tr>
<tr>
<td>Ref clk for RTC
</td>
<td>External 32.768-kHz crystal or external clock source of the same frequency
</td>
<td align="center">32768 Hz Precise
</td></tr></tbody></table>
<p><br />
</p>
<table cellspacing="0" cellpadding="4" width="75%" align="center" border="2">
<caption><b>AM335x Clock Inputs</b>
</caption>
<tbody><tr style="background-color:#C0C0C0;font-weight:bold" align="center" valign="top">
<td align="center"><b>CLOCK NAME</b>
</td>
<td align="center"><b>SOURCE</b>
</td>
<td align="center"><b>VALUE</b>
</td></tr>
<tr>
<td>CLK_M_OSC
</td>
<td>Master Oscillator
</td>
<td align="center">19.2, 24, 25, 26 MHz
</td></tr>
<tr>
<td>CLK_32KHZ
</td>
<td>Divide down of PER PLL output (PLL uses Master Osc)
</td>
<td align="center">32768 Hz Precise
</td></tr>
<tr>
<td>CLK_RC_32KHZ
</td>
<td>Internal RC Oscillator
</td>
<td align="center">16 - 60 kHz
</td></tr>
<tr>
<td>CLK_32K_RTC
</td>
<td>External 32768 Hz crystal with internal 32K Osc or external 32768 Hz clock
</td>
<td align="center">32768 Hz Precise
</td></tr></tbody></table>
<p>On AM18x, the reference clock for the PLL has the option to be sourced from the on-chip oscillator or an external clock on the OSCIN pin.  The AM335x has the option to obtain the 32KHz clock from the high frequency 20MHz clock using an internal RTCDIVDER. If this is used, an external 32KHz clock source is not necessary. The 32KHz provides a clock for the following modules: 
</p>
<dl><dd><dl><dd><ul><li>RTC</li>
<li>GPIO0/1/2/3</li>
<li>TIMER1/2/3/4/5/6/7</li>
<li>ARM</li>
<li>SYNCTIMER</li></ul></dd></dl></dd></dl>
<h3><span class="mw-headline" id="PLLs">PLLs</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM18x_To_AM335x_Hardware_Migration_Guide&amp;action=edit&amp;section=17" title="Edit section: PLLs">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>AM18x has the following phase-locked loop controllers (PLLCs), driven by the reference clock for PLLs:
</p>
<dl><dd><dl><dd><ul><li>PLL0 - for ARM RAM/ROM, Shared RAM, UART0, EDMA, SPI0, MMC/SDs, VPIF, LCDC, SATA, uPP, DDR2/mDDR bus ports, USB2.0, HPI, PRU, EMIFA, SYSCFG, GPIO, PLLCs, PSCs, I2C1, EMAC/MDIO, USB1.1, ARM INTC, ARM, EMAC RMII clock, I2C0, Timer64P0/P1, RTC, USB2.0 PHY, McASP serial clock, Observation clock</li>
<li>PLL1 - for mDDR/DDR2 PHY</li></ul></dd></dl></dd></dl>
<p>AM335x has the following PLLs, driven by a crystal (CLK_M_OSC):
</p>
<dl><dd><dl><dd><ul><li>Core PLL - for SGX, EMAC, L3S, L3F, L4F, L4_PER, L4_WKUP, PRUSS IEP, Debugss</li>
<li>Peripheral (Per) PLL - for USB PHY, PRUSS UART, MMC/SD, SPI, I2C, UART</li>
<li>MPU PLL -  for MPU Subsystem (includes Cortex A-8)</li>
<li>Display PLL - for LCD Pixel Clock</li>
<li>DDR PLL - for EMIF</li></ul></dd></dl></dd></dl>
<h3><span class="mw-headline" id="Power_Management_Feature_Comparison">Power Management Feature Comparison</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM18x_To_AM335x_Hardware_Migration_Guide&amp;action=edit&amp;section=18" title="Edit section: Power Management Feature Comparison">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<table width="75%" cellspacing="0" cellpadding="2" border="2" align="center">

<tbody><tr>
<td><b>HW Provisions for Power Optimization/ Control</b>
</td>
<td><b>AM18x</b>
</td>
<td><b>AM335x</b>
</td></tr>
<tr>
<td>Individually Switchable Power Domains<br />
</td>
<td>Not supported<br />
</td>
<td>Full support for Individual Power Domain ON/OFF:
<p>VDD_MPU, VDD_CORE, VDD_PER, VDD_SGX and SRAMs. In RTC_Only mode, even WAKEUP Domain can be OFF'd.
<br />
</p>
</td></tr>
<tr>
<td>Dynamically gating OFF of Clocks to one/more of groups of <br />modules (clock domains) when inactive to conserve power<br />
</td>
<td>Supported<br />
</td>
<td>Supported<br />
</td></tr>
<tr>
<td>Operating Voltage-Frequencies (OPPs)<br />
</td>
<td>1.0/1.1/1.2/1.3 V<br />100/200/375/456 MHz
</td>
<td>OPP50, OPP100, OPP120, SRTurbo <br />
</td></tr>
<tr>
<td>Adaptive Voltage Scaling<br />
</td>
<td>Not supported<br />
</td>
<td>Class 2B Smart Reflex
</td></tr>
<tr>
<td>SRAM memory retention<br />
</td>
<td>Supported<br />
</td>
<td>Supported<br />
</td></tr>
<tr>
<td>Logic (Register) State Retention<br />
</td>
<td>Not Supported<br />
</td>
<td>Not Supported<br />
</td></tr>
<tr>
<td>Low Power Deep-Sleep State w/ Auto Wakeup<br />
</td>
<td>Supported<br />
</td>
<td>GPIO0 bank, UART0, RTC,  I2C0,  DMTimer 1ms, USB Resume and TSC/ ADC Control events  <br />
</td></tr>
<tr>
<td>RTC Only Cold State<br />
</td>
<td>Supported<br />
</td>
<td>Supported<br />
</td></tr>
<tr>
<td>Splitting Of Primary Voltage Supply Rails<br />
</td>
<td><br /> RTC has own voltage domain
</td>
<td>VDD_CORE, VDD_MPU*, VDD_RTC
</td></tr></tbody></table>
<p><br />
</p>
<dl><dd><dl><dd>* On 13x13 mm package option, VDD_CORE and VDD_MPU are merged.</dd></dl></dd></dl>
<h3><span class="mw-headline" id="Bootmodes">Bootmodes</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM18x_To_AM335x_Hardware_Migration_Guide&amp;action=edit&amp;section=19" title="Edit section: Bootmodes">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The available bootmodes for AM18x and AM335x are shown in the table below.  
</p>
<table width="75%" cellspacing="0" cellpadding="2" border="2" align="center">
<caption><b>Available Bootmodes on AM18x and AM335x</b>

</caption>
<tbody><tr style="background-color:#C0C0C0;font-size:12pt;font-weight:bold" align="center" valign="top">
<td>AM18x
</td>
<td>AM335x
</td>
<td>Boot Type
</td>
<td>Description
</td></tr>
<tr>
<td align="center">Y
</td>
<td align="center">Y
</td>
<td align="center">NOR
</td>
<td>This mode allows booting over the asynchronous interface. ARM pulls data from a memory device such as a NOR flash.  <br />
<p>For AM18x, NOR Flash should be connected to the EMIFA peripheral on EMA_CS[2].  <br /> 
</p><p>For AM335x, NOR Flash should be connected to the GPMC peripheral on GPMC_CSN0. 
</p>
</td></tr>
<tr>
<td align="center">Y
</td>
<td align="center">Y
</td>
<td align="center">NAND
</td>
<td>This mode starts downloading code from an NAND memory.  <br />
<p>For AM18x, NAND flash should be connected to the EMIFA peripheral on EMA_CS[3].  The ALE and CLE pins of the NAND device should be connected to the EMA_A[1] and EMA_A[2] pins of the EMIFA peripheral, respectively.<br /> 
</p><p>For AM335x, NAND flash should be be connected to the GPMC peripheral on GPMC_CSN0.  The ALE and CLE pins of the NAND device should be connected to GPMC_ADVN_ALE and GPMC_BEN0_CLE, respectively.
</p>
</td></tr>
<tr>
<td align="center">Y
</td>
<td align="center">Y
</td>
<td align="center">SPI
</td>
<td>This mode starts downloading code from an SPI EEPROM or SPI Flash.   <br />
<p>For AM18x, the external SPI device should be connected to the SPI chip select 0 signal (SPI0_SCS[0] or SPI1_SCS[0]).  SPI EEPROM devices must use 16-bit addressing, and its read command must equal 0x03. <br /> 
</p><p>For AM335x, the external SPI device should be connected to the SPI0 chip select 0 signal (SPI0_CS0).  SPI EEPROM devices must use 24-bit addressing, and its read command must equal 0x03.
</p>
</td></tr>
<tr>
<td align="center">Y
</td>
<td align="center">Y
</td>
<td align="center">UART
</td>
<td>In this mode, the UART sends a BOOTME request to the UART peripheral and waits for a response along with code from a host processor.<br />
<p>Both AM18x and AM335x must be booted using a baud rate of 115200. <br />
AM18x can use UART0-3. AM335x can only boot from UART0.
</p>
</td></tr>
<tr>
<td align="center">N
</td>
<td align="center">Y
</td>
<td align="center">MMCSD
</td>
<td>This mode starts booting code from an MMC/SD Controller.  <br />
<p>For AM335x, the MMC/SD cards should connected to either MMC0 or MMC1.  
</p>
</td></tr>
<tr>
<td align="center">N
</td>
<td align="center">Y
</td>
<td align="center">EMAC
</td>
<td>This mode starts booting code from the EMAC port.  <br /> For AM335x, EMAC boot uses the CPGMAC port 1 of the device.
</td></tr>
<tr>
<td align="center">Y
</td>
<td align="center">N
</td>
<td align="center">HPI
</td>
<td>This mode allows for booting code through the HPI port.   <br /> For AM18x, HPI boot happens from the HPI0 peripheral in 16-bit mode.
</td></tr>
<tr>
<td align="center">Y
</td>
<td align="center">N
</td>
<td align="center">I2C
</td>
<td>This mode starts downloading code from an I2C. <br /> For AM18x, either I2C0 or I2C1 can be used.
</td></tr></tbody></table>
<h2><span class="mw-headline" id="Multimedia_Hardware_Components">Multimedia Hardware Components</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM18x_To_AM335x_Hardware_Migration_Guide&amp;action=edit&amp;section=20" title="Edit section: Multimedia Hardware Components">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="LCD">LCD</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM18x_To_AM335x_Hardware_Migration_Guide&amp;action=edit&amp;section=21" title="Edit section: LCD">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The AM335x LCD controller is an upgraded version from the controller in AM18x.  The enhancements include:
</p>
<dl><dd><ul><li>Higher resolution support (up to WXGA) vs XGA on AM18x</li>
<li>24bit output (8bpp) vs 16bit output on AM18x</li>
<li>Increased horizontal blanking fields HSW/HFP/HBP to 10 bits vs 8bits on AM18x</li></ul></dd></dl>
<h3><span class="mw-headline" id="VPIF">VPIF</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM18x_To_AM335x_Hardware_Migration_Guide&amp;action=edit&amp;section=22" title="Edit section: VPIF">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The VPIF module does not exist on AM335x.
</p>
<h2><span class="mw-headline" id="Communication_Interfaces">Communication Interfaces</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM18x_To_AM335x_Hardware_Migration_Guide&amp;action=edit&amp;section=23" title="Edit section: Communication Interfaces">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span id="MMC/SD"></span><span class="mw-headline" id="MMC.2FSD">MMC/SD</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM18x_To_AM335x_Hardware_Migration_Guide&amp;action=edit&amp;section=24" title="Edit section: MMC/SD">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The AM18x and AM335x devices support different versions of industry standards (shown below).  The FIFO sizes are also different on each device:  AM335x supports a 1024-byte FIFO, and AM18x only supports a 512-bit FIFO.
</p>
<table cellspacing="0" cellpadding="4" width="75%" align="center" border="2">
<caption><b>Feature Comparison</b>
</caption>
<tbody><tr style="background-color:#C0C0C0;font-weight:bold" align="center" valign="top">
<td align="center"><b>Feature</b>
</td>
<td align="center"><b>AM18x</b>
</td>
<td align="center"><b>AM335x</b>
</td></tr>
<tr>
<td>Spec Compliance
</td>
<td>MMC v4.0<br />SD Physical Layer v1.1<br />SDIO v2.0
</td>
<td>MMC v4.3<br />SD Physical Layer v3.0<br />SDIO v2.0
</td></tr>
<tr>
<td>Data Width *
</td>
<td>8-bit (MMC0/1)
</td>
<td>8-bit (MMC0/1/2)
</td></tr>
<tr>
<td>Max Clock Rate
</td>
<td>20MHz (MCC),<br />25MHz (SD)
</td>
<td>48MHz (MCC),<br />48MHz (SD)
</td></tr></tbody></table>
<p>* <i>Note the supported data width is subject to pinmux constraints.</i>
</p>
<h3><span class="mw-headline" id="USB">USB</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM18x_To_AM335x_Hardware_Migration_Guide&amp;action=edit&amp;section=25" title="Edit section: USB">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>AM18x supports one USB 1.1 OHCI (Host) With Integrated PHY (USB1) and one USB 2.0 OTG Port With Integrated PHY (USB0).  The USB 2.0 OTG peripheral supports 4KB endpoint FIFO RAM.
</p><p>AM335x supports two USB 2.0 High Speed OTG Ports with integrated PHY. This USB peripheral supports 32KB endpoint FIFO RAM.
</p>
<h3><span class="mw-headline" id="I2C">I2C</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM18x_To_AM335x_Hardware_Migration_Guide&amp;action=edit&amp;section=26" title="Edit section: I2C">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Both AM18x and AM335x support 3 I2C ports.
</p><p>The AM18x I2C generates 7 interrupts to the CPU and contains a I2C data transmit register (ICDXR) and I2C receive shift register (ICRSR) each holding up to 8 data bits.
</p><p>The AM335x I2C generates 12 interrupts to the CPU.  The I2C's  built-in configurable FIFOs (32 bytes size) are used for buffered read or write.
</p>
<h3><span class="mw-headline" id="UART">UART</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM18x_To_AM335x_Hardware_Migration_Guide&amp;action=edit&amp;section=27" title="Edit section: UART">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>AM18x has 3 UART ports, all supporting modem control signals.  None of the UART ports support IrDA.  The AM18x UARTs are functionality compatible with the TL16C550 UART.  AM18x UARTs support 16-byte transmit and receive FIFOs.
</p><p>AM335x has 6 UART ports, all supporting IrDA / flow control and only 1 instance supporting full modem control.  AM335x allows 1 instance of UART rx/ tx lines to be muxed with USB DP/ DM lines.  The UARTs are functionality compatible with the TL16C750 (and TL16C550) UART.  AM335x UARTs support 64-byte transmit and receive FIFOs.
</p>
<h3><span id="MCBSP/McASP"></span><span class="mw-headline" id="MCBSP.2FMcASP">MCBSP/McASP</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM18x_To_AM335x_Hardware_Migration_Guide&amp;action=edit&amp;section=28" title="Edit section: MCBSP/McASP">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The McASP ports on AM335x and AM18x are functionally identical.  Note the McASP is a superset of the McBSP.  It is suggested to use the McASP ports for McBSP functionality.
</p><p>AM18x has 2 McBSP ports and 1 McASP ports.  McASP0 supports up to 16 McASP serializers. <br />
AM335x has no McBSP ports and 2 McASP ports.  McASP0/1 support up to 4 McASP serializers.
</p>
<h3><span class="mw-headline" id="SPI">SPI</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM18x_To_AM335x_Hardware_Migration_Guide&amp;action=edit&amp;section=29" title="Edit section: SPI">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Both AM18x and AM335x support two (2) SPI ports.  The AM18x SPI supports 6 CS and 2-16 bit word length. The AM335x SPI supports 2 CS and 4-32 bit word length.
</p>
<h3><span class="mw-headline" id="Ethernet">Ethernet</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM18x_To_AM335x_Hardware_Migration_Guide&amp;action=edit&amp;section=30" title="Edit section: Ethernet">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>AM18x supports one Ethernet MAC with a maximum data rate of 100 Mbps.  The AM18x MAC interfaces include MII/RMII and MDIO.
</p><p>AM335x supports two Gigabit Ethernet MACs with an integrated switch, with reset isolation, and supporting 1588 precision time stamping.  The AM335x MAC interfaces include MII/RMII/RGMII and MDIO.
</p>
<h3><span id="eCAP/_eHRPWM/_eQEP"></span><span class="mw-headline" id="eCAP.2F_eHRPWM.2F_eQEP">eCAP/ eHRPWM/ eQEP</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM18x_To_AM335x_Hardware_Migration_Guide&amp;action=edit&amp;section=31" title="Edit section: eCAP/ eHRPWM/ eQEP">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The eCAP and eHRPWM modules supported on AM18x and AM335x are identical.  The eQEP module is a new interface on AM335x.
</p><p>AM18x supports the eCAP and eHRPWM peripherals as separate modules.  AM335x integrates eCAP, eHRPWM, and eQEP into a single subsystem.
</p>
<h3><span class="mw-headline" id="HPI">HPI</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM18x_To_AM335x_Hardware_Migration_Guide&amp;action=edit&amp;section=32" title="Edit section: HPI">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The HPI module does not exist on AM335x. It is suggested to use GPMC to achieve 16-bit parallel port functionality.
</p>
<h3><span class="mw-headline" id="uPP">uPP</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM18x_To_AM335x_Hardware_Migration_Guide&amp;action=edit&amp;section=33" title="Edit section: uPP">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The uPP module does not exist on AM335x.
</p>
<h3><span class="mw-headline" id="SATA_controller">SATA controller</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM18x_To_AM335x_Hardware_Migration_Guide&amp;action=edit&amp;section=34" title="Edit section: SATA controller">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The SATA controller does not exist on AM335x.
</p>
<h2><span class="mw-headline" id="Timers">Timers</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM18x_To_AM335x_Hardware_Migration_Guide&amp;action=edit&amp;section=35" title="Edit section: Timers">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="GPTimer">GPTimer</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM18x_To_AM335x_Hardware_Migration_Guide&amp;action=edit&amp;section=36" title="Edit section: GPTimer">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>AM18x supports three (3) one 64-bit or two 32-bit GPTimers.  All GPTimers are pinned out.
</p><p>AM335x supports seven (7) 32-bit GPTimers.  One GPTimer (DMTIMER1) is specialized for accurate 1mS OS Ticks.  Only 4 GPTimers (DMTIMER4 - DMTIMER7) are pinned out.
</p>
<h3><span class="mw-headline" id="WDTimer">WDTimer</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM18x_To_AM335x_Hardware_Migration_Guide&amp;action=edit&amp;section=37" title="Edit section: WDTimer">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>AM18x supports 1 WDTimer that can be configured as one 64-bit or two 32-bit WDTimers.  
</p><p>AM335x supports 1 32-bit WDTimer.
</p>
<h3><span class="mw-headline" id="RTC">RTC</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM18x_To_AM335x_Hardware_Migration_Guide&amp;action=edit&amp;section=38" title="Edit section: RTC">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>AM18x and AM335x both support 1 RTC.
</p><p>The AM335x RTC adds a keep alive LDO to power the RTC core logic and supports wake up events to the Cortex M3 for wake up.
</p>
<h2><span class="mw-headline" id="Misc">Misc</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM18x_To_AM335x_Hardware_Migration_Guide&amp;action=edit&amp;section=39" title="Edit section: Misc">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="GPIOs">GPIOs</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM18x_To_AM335x_Hardware_Migration_Guide&amp;action=edit&amp;section=40" title="Edit section: GPIOs">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>AM18x supports 9 banks of GPIO signals.  Each bank supports 16 GPIOs and one interrupt.
</p><p>AM335x supports 4 banks of GPIO signals.  Each bank supports 32 GPIOs and two interrupts.
</p>
<h2><span class="mw-headline" id="New_Interfaces_in_AM335x">New Interfaces in AM335x</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM18x_To_AM335x_Hardware_Migration_Guide&amp;action=edit&amp;section=41" title="Edit section: New Interfaces in AM335x">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The following are new interfaces in the AM335x device that do not exist in AM18x. Any details about these interfaces can be found in the Technical Reference Manual for AM335x.
</p>
<ul><li>Mailbox</li>
<li>eQEP</li>
<li>TS/ADC</li>
<li>CAN -  Controller Area Network Interface</li></ul>
<h2><span class="mw-headline" id="Pin_and_package">Pin and package</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM18x_To_AM335x_Hardware_Migration_Guide&amp;action=edit&amp;section=42" title="Edit section: Pin and package">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The AM18x and the AM335x devices are offered different mechanical packages. The physical dimensions and pin out of the packages are also different.  The table below lists the variations between the AM18x and the AM335x devices.
</p>
<table cellspacing="0" cellpadding="4" width="75%" align="center" border="2">
<caption><b>Pin and Package Comparison</b>
</caption>
<tbody><tr style="background-color:#C0C0C0;font-weight:bold" align="center" valign="top">
<td align="center"><b>Device</b>
</td>
<td align="center"><b>Size (mm)</b>
</td>
<td align="center"><b>Pitch (mm)</b>
</td>
<td align="center"><b>No. of Pins</b>
</td>
<td align="center"><b>Package Designator</b>
</td></tr>
<tr>
<td rowspan="2">AM18x
</td>
<td>13 x 13 mm
</td>
<td>0.65 mm
</td>
<td>361
</td>
<td>ZCE
</td></tr>
<tr>
<td>16 x 16 mm
</td>
<td>0.80 mm
</td>
<td>361
</td>
<td>ZWT
</td></tr>
<tr>
<td rowspan="2">AM335x
</td>
<td>13 x 13 mm
</td>
<td>0.65 mm
</td>
<td>298
</td>
<td>ZCE
</td></tr>
<tr>
<td>15 x 15 mm
</td>
<td>0.80 mm
</td>
<td>324
</td>
<td>ZCZ
</td></tr></tbody></table>

<!-- 
NewPP limit report
Cached time: 20201130084506
Cache expiry: 86400
Dynamic content: false
CPU time usage: 0.144 seconds
Real time usage: 0.147 seconds
Preprocessor visited node count: 235/1000000
Preprocessor generated node count: 318/1000000
Post‐expand include size: 0/2097152 bytes
Template argument size: 0/2097152 bytes
Highest expansion depth: 2/40
Expensive parser function count: 0/100
Unstrip recursion depth: 0/20
Unstrip post‐expand size: 6/5000000 bytes
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00%    0.000      1 -total
-->
</div>
<!-- Saved in parser cache with key procwiki:pcache:idhash:13403-0!canonical and timestamp 20201130084506 and revision id 200942
 -->
<div class='hf-nsfooter' id='hf-nsfooter-'><table style="text-align:center; background:white; width:100%; text-align:left; height: 65px border-top: 1px solid; border-bottom: 1px solid; border-left: 1px solid; border-right: 1px solid; border-width: 1px; border-style: solid;">
<tr>
<td width="305px"><a href="File_E2e.html" class="image"><img alt="E2e.jpg" src="https://processors.wiki.ti.com/images/8/82/E2e.jpg" width="305" height="63" /></a>
</td>
<td>{{
<ol><li>switchcategory:MultiCore=</li></ol>
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>AM18x To AM335x Hardware Migration Guide</b> here.<i></i>
</p>
</td>
<td>Keystone=
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>AM18x To AM335x Hardware Migration Guide</b> here.<i></i>
</p>
</td>
<td>C2000=<i>For technical support on the C2000 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/tms320c2000_32-bit_real-time_mcus/f/171.aspx">The C2000 Forum</a>. Please post only comments about the article <b>AM18x To AM335x Hardware Migration Guide</b> here.</i>
</td>
<td>DaVinci=<i>For technical support on DaVincoplease post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/davinci_digital_media_processors/default.aspx">The DaVinci Forum</a>. Please post only comments about the article <b>AM18x To AM335x Hardware Migration Guide</b> here.</i>
</td>
<td>MSP430=<i>For technical support on MSP430 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/msp43016-bit_ultra-low_power_mcus/default.aspx">The MSP430 Forum</a>. Please post only comments about the article <b>AM18x To AM335x Hardware Migration Guide</b> here.</i>
</td>
<td>OMAP35x=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>AM18x To AM335x Hardware Migration Guide</b> here.</i>
</td>
<td>OMAPL1=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>AM18x To AM335x Hardware Migration Guide</b> here.</i>
</td>
<td>MAVRK=<i>For technical support on MAVRK please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/development_tools/mavrk/default.aspx">The MAVRK Toolbox Forum</a>. Please post only comments about the article <b>AM18x To AM335x Hardware Migration Guide</b> here.</i>
</td>
<td><i>For technical support please post your questions at <a rel="nofollow" class="external text" href="http://e2e.ti.com/">http://e2e.ti.com</a>. Please post only comments about the article <b>AM18x To AM335x Hardware Migration Guide</b> here.</i>
<p>}}
</p>
</td></tr></table>
<table style="border-style:solid; border-width:1px; text-align:center; width:100%;">

<tr style="font-size:150%;">
<td rowspan="2"><a href="File_Hyperlink_blue.html" class="image"><img alt="Hyperlink blue.png" src="https://processors.wiki.ti.com/images/9/9f/Hyperlink_blue.png" width="96" height="96" /></a>
</td>
<td><b>Links</b>
</td></tr>
<tr>
<td>
<table style="text-align: left;">
<tr>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/amplifier_and_linear.page">Amplifiers &amp; Linear</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/audio/audio_overview.page">Audio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/rfif.page">Broadband RF/IF &amp; Digital Radio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/clocksandtimers/clocks_and_timers.page">Clocks &amp; Timers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/dataconverters/data_converter.page">Data Converters</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/mems/mems.page">DLP &amp; MEMS</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/high_reliability.page">High-Reliability</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/interface/interface.page">Interface</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/logic/home_overview.page">Logic</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/powermanagement/power_portal.page">Power Management</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/embedded_processor.page">Processors</a>
</p>
<ul><li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/arm.page">ARM Processors</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/home.page">Digital Signal Processors (DSP)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/microcontroller/home.page">Microcontrollers (MCU)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/omap-applications-processors/the-omap-experience.page">OMAP Applications Processors</a></li></ul>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/switches_and_multiplexers.page">Switches &amp; Multiplexers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/temperature_sensor.page">Temperature Sensors &amp; Control ICs</a><br/>
<a rel="nofollow" class="external text" href="http://focus.ti.com/wireless/docs/wirelessoverview.tsp?familyId=2003&amp;sectionId=646&amp;tabId=2735">Wireless Connectivity</a>
</p>
</td></tr></table>
</td></tr></table>
<div id="tiPrivacy"></div>
</div></div>					<div class="printfooter">
						Retrieved from "<a dir="ltr" href="https://processors.wiki.ti.com/index.php?title=AM18x_To_AM335x_Hardware_Migration_Guide&amp;oldid=200942">https://processors.wiki.ti.com/index.php?title=AM18x_To_AM335x_Hardware_Migration_Guide&amp;oldid=200942</a>"					</div>
				<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="Special_Categories.html" title="Special:Categories">Categories</a>: <ul><li><a href="Category_AM335x.html" title="Category:AM335x">AM335x</a></li><li><a href="Category_AM335xHW.html" title="Category:AM335xHW">AM335xHW</a></li></ul></div></div>				<div class="visualClear"></div>
							</div>
		</div>
		<div id="mw-navigation">
			<h2>Navigation menu</h2>
			<div id="mw-head">
									<div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
						<h3 id="p-personal-label">Personal tools</h3>
						<ul>
							<li id="pt-login"><a href="https://processors.wiki.ti.com/index.php?title=Special:UserLogin&amp;returnto=AM18x+To+AM335x+Hardware+Migration+Guide" title="You are encouraged to log in; however, it is not mandatory [o]" accesskey="o">Log in</a></li><li id="pt-createaccount"><a href="Special_RequestAccount.html" title="You are encouraged to create an account and log in; however, it is not mandatory">Request account</a></li>						</ul>
					</div>
									<div id="left-navigation">
										<div id="p-namespaces" role="navigation" class="vectorTabs" aria-labelledby="p-namespaces-label">
						<h3 id="p-namespaces-label">Namespaces</h3>
						<ul>
							<li id="ca-nstab-main" class="selected"><span><a href="AM18x_To_AM335x_Hardware_Migration_Guide.html" title="View the content page [c]" accesskey="c">Page</a></span></li><li id="ca-talk" class="new"><span><a href="https://processors.wiki.ti.com/index.php?title=Talk:AM18x_To_AM335x_Hardware_Migration_Guide&amp;action=edit&amp;redlink=1" rel="discussion" title="Discussion about the content page (page does not exist) [t]" accesskey="t">Discussion</a></span></li>						</ul>
					</div>
										<div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
												<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-variants-label" />
						<h3 id="p-variants-label">
							<span>Variants</span>
						</h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
									</div>
				<div id="right-navigation">
										<div id="p-views" role="navigation" class="vectorTabs" aria-labelledby="p-views-label">
						<h3 id="p-views-label">Views</h3>
						<ul>
							<li id="ca-view" class="collapsible selected"><span><a href="AM18x_To_AM335x_Hardware_Migration_Guide.html">Read</a></span></li><li id="ca-viewsource" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=AM18x_To_AM335x_Hardware_Migration_Guide&amp;action=edit" title="This page is protected.&#10;You can view its source [e]" accesskey="e">View source</a></span></li><li id="ca-history" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=AM18x_To_AM335x_Hardware_Migration_Guide&amp;action=history" title="Past revisions of this page [h]" accesskey="h">View history</a></span></li>						</ul>
					</div>
										<div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">
						<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-cactions-label" />
						<h3 id="p-cactions-label"><span>More</span></h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
										<div id="p-search" role="search">
						<h3>
							<label for="searchInput">Search</label>
						</h3>
						<form action="https://processors.wiki.ti.com/index.php" id="searchform">
							<div id="simpleSearch">
								<input type="search" name="search" placeholder="Search Texas Instruments Wiki" title="Search Texas Instruments Wiki [f]" accesskey="f" id="searchInput"/><input type="hidden" value="Special:Search" name="title"/><input type="submit" name="fulltext" value="Search" title="Search the pages for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton"/><input type="submit" name="go" value="Go" title="Go to a page with this exact name if it exists" id="searchButton" class="searchButton"/>							</div>
						</form>
					</div>
									</div>
			</div>
			<div id="mw-panel">
				<div id="p-logo" role="banner"><a class="mw-wiki-logo" href="Main_Page.html"  title="Visit the main page"></a></div>
						<div class="portal" role="navigation" id="p-navigation" aria-labelledby="p-navigation-label">
			<h3 id="p-navigation-label">Navigation</h3>
			<div class="body">
								<ul>
					<li id="n-mainpage"><a href="Main_Page.html" title="Visit the main page [z]" accesskey="z">Main Page</a></li><li id="n-All-pages"><a href="Special_AllPages.html">All pages</a></li><li id="n-All-categories"><a href="Special_Categories.html">All categories</a></li><li id="n-recentchanges"><a href="Special_RecentChanges.html" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li><li id="n-randompage"><a href="Package_Reflow_Profiles.html" title="Load a random page [x]" accesskey="x">Random page</a></li><li id="n-help"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/Help:Contents" title="The place to find out">Help</a></li>				</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id="p-tb" aria-labelledby="p-tb-label">
			<h3 id="p-tb-label">Toolbox</h3>
			<div class="body">
								<ul>
					<li id="t-whatlinkshere"><a href="Special_WhatLinksHere/AM18x_To_AM335x_Hardware_Migration_Guide.html" title="A list of all wiki pages that link here [j]" accesskey="j">What links here</a></li><li id="t-recentchangeslinked"><a href="Special_RecentChangesLinked/AM18x_To_AM335x_Hardware_Migration_Guide.html" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li><li id="t-specialpages"><a href="Special_SpecialPages.html" title="A list of all special pages [q]" accesskey="q">Special pages</a></li><li id="t-print"><a href="https://processors.wiki.ti.com/index.php?title=AM18x_To_AM335x_Hardware_Migration_Guide&amp;printable=yes" rel="alternate" title="Printable version of this page [p]" accesskey="p">Printable version</a></li><li id="t-permalink"><a href="https://processors.wiki.ti.com/index.php?title=AM18x_To_AM335x_Hardware_Migration_Guide&amp;oldid=200942" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="https://processors.wiki.ti.com/index.php?title=AM18x_To_AM335x_Hardware_Migration_Guide&amp;action=info" title="More information about this page">Page information</a></li>				</ul>
							</div>
		</div>
				</div>
		</div>
				<div id="footer" role="contentinfo">
						<ul id="footer-info">
								<li id="footer-info-lastmod"> This page was last edited on 29 May 2015, at 13:12.</li>
								<li id="footer-info-copyright">Content is available under <a class="external" rel="nofollow" href="http://creativecommons.org/licenses/by-sa/3.0/">Creative Commons Attribution-ShareAlike</a> unless otherwise noted.</li>
							</ul>
						<ul id="footer-places">
								<li id="footer-places-privacy"><a href="Project_Privacy_policy.html" title="Project:Privacy policy">Privacy policy</a></li>
								<li id="footer-places-about"><a href="Project_About.html" title="Project:About">About Texas Instruments Wiki</a></li>
								<li id="footer-places-disclaimer"><a href="Project_General_disclaimer.html" title="Project:General disclaimer">Disclaimers</a></li>
								<li id="footer-places-termsofservice"><a href="Project_Terms_of_Service.html" title="Project:Terms of Service">Terms of Use</a></li>
							</ul>
										<ul id="footer-icons" class="noprint">
										<li id="footer-copyrightico">
						<a href="http://creativecommons.org/licenses/by-sa/3.0/"><img src="https://processors.wiki.ti.com/resources/assets/licenses/cc-by-sa.png" alt="Creative Commons Attribution-ShareAlike" width="88" height="31"/></a>					</li>
										<li id="footer-poweredbyico">
						<a href="http://www.mediawiki.org/"><img src="https://processors.wiki.ti.com/resources/assets/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/resources/assets/poweredby_mediawiki_132x47.png 1.5x, /resources/assets/poweredby_mediawiki_176x62.png 2x" width="88" height="31"/></a>					</li>
									</ul>
						<div style="clear: both;"></div>
		</div>
		<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"0.144","walltime":"0.147","ppvisitednodes":{"value":235,"limit":1000000},"ppgeneratednodes":{"value":318,"limit":1000000},"postexpandincludesize":{"value":0,"limit":2097152},"templateargumentsize":{"value":0,"limit":2097152},"expansiondepth":{"value":2,"limit":40},"expensivefunctioncount":{"value":0,"limit":100},"unstrip-depth":{"value":0,"limit":20},"unstrip-size":{"value":6,"limit":5000000},"timingprofile":["100.00%    0.000      1 -total"]},"cachereport":{"timestamp":"20201130084506","ttl":86400,"transientcontent":false}}});});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":225});});</script>
	</body>

<!-- Mirrored from processors.wiki.ti.com/index.php/AM18x_To_AM335x_Hardware_Migration_Guide by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 06:16:17 GMT -->
</html>
