#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f32030 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f31cb0 .scope module, "tb" "tb" 3 63;
 .timescale -12 -12;
L_0x1f64e40 .functor NOT 1, L_0x1f9f120, C4<0>, C4<0>, C4<0>;
L_0x1f9ef00 .functor XOR 2, L_0x1f9eca0, L_0x1f9ee60, C4<00>, C4<00>;
L_0x1f9f010 .functor XOR 2, L_0x1f9ef00, L_0x1f9ef70, C4<00>, C4<00>;
v0x1f8c740_0 .net *"_ivl_10", 1 0, L_0x1f9ef70;  1 drivers
v0x1f8c840_0 .net *"_ivl_12", 1 0, L_0x1f9f010;  1 drivers
v0x1f8c920_0 .net *"_ivl_2", 1 0, L_0x1f9ec00;  1 drivers
v0x1f8c9e0_0 .net *"_ivl_4", 1 0, L_0x1f9eca0;  1 drivers
v0x1f8cac0_0 .net *"_ivl_6", 1 0, L_0x1f9ee60;  1 drivers
v0x1f8cbf0_0 .net *"_ivl_8", 1 0, L_0x1f9ef00;  1 drivers
v0x1f8ccd0_0 .var "clk", 0 0;
v0x1f8cd70_0 .net "f_dut", 0 0, L_0x1f9e330;  1 drivers
v0x1f8ce10_0 .net "f_ref", 0 0, L_0x1f9d740;  1 drivers
v0x1f8ceb0_0 .net "g_dut", 0 0, L_0x1f9e9e0;  1 drivers
v0x1f8cf50_0 .net "g_ref", 0 0, L_0x1f35be0;  1 drivers
v0x1f8cff0_0 .net "resetn", 0 0, v0x1f8a3b0_0;  1 drivers
v0x1f8d090_0 .var/2u "stats1", 223 0;
v0x1f8d130_0 .var/2u "strobe", 0 0;
v0x1f8d1d0_0 .net "tb_match", 0 0, L_0x1f9f120;  1 drivers
v0x1f8d270_0 .net "tb_mismatch", 0 0, L_0x1f64e40;  1 drivers
v0x1f8d330_0 .net "x", 0 0, v0x1f8a480_0;  1 drivers
v0x1f8d4e0_0 .net "y", 0 0, v0x1f8a580_0;  1 drivers
L_0x1f9ec00 .concat [ 1 1 0 0], L_0x1f35be0, L_0x1f9d740;
L_0x1f9eca0 .concat [ 1 1 0 0], L_0x1f35be0, L_0x1f9d740;
L_0x1f9ee60 .concat [ 1 1 0 0], L_0x1f9e9e0, L_0x1f9e330;
L_0x1f9ef70 .concat [ 1 1 0 0], L_0x1f35be0, L_0x1f9d740;
L_0x1f9f120 .cmp/eeq 2, L_0x1f9ec00, L_0x1f9f010;
S_0x1f531d0 .scope module, "good1" "reference_module" 3 110, 3 4 0, S_0x1f31cb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /OUTPUT 1 "f";
    .port_info 5 /OUTPUT 1 "g";
P_0x1f533b0 .param/l "A" 0 3 12, +C4<00000000000000000000000000000000>;
P_0x1f533f0 .param/l "B" 0 3 12, +C4<00000000000000000000000000000001>;
P_0x1f53430 .param/l "G1" 0 3 12, +C4<00000000000000000000000000000101>;
P_0x1f53470 .param/l "G2" 0 3 12, +C4<00000000000000000000000000000110>;
P_0x1f534b0 .param/l "P0" 0 3 12, +C4<00000000000000000000000000000111>;
P_0x1f534f0 .param/l "P1" 0 3 12, +C4<00000000000000000000000000001000>;
P_0x1f53530 .param/l "S0" 0 3 12, +C4<00000000000000000000000000000010>;
P_0x1f53570 .param/l "S1" 0 3 12, +C4<00000000000000000000000000000011>;
P_0x1f535b0 .param/l "S10" 0 3 12, +C4<00000000000000000000000000000100>;
L_0x1f35a00 .functor OR 1, L_0x1f9da10, L_0x1f9dcc0, C4<0>, C4<0>;
L_0x1f35be0 .functor OR 1, L_0x1f35a00, L_0x1f9df80, C4<0>, C4<0>;
v0x1f65030_0 .net *"_ivl_0", 31 0, L_0x1f8d5d0;  1 drivers
L_0x7fadc31910a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f650d0_0 .net *"_ivl_11", 27 0, L_0x7fadc31910a8;  1 drivers
L_0x7fadc31910f0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x1f35a70_0 .net/2u *"_ivl_12", 31 0, L_0x7fadc31910f0;  1 drivers
v0x1f35c50_0 .net *"_ivl_14", 0 0, L_0x1f9da10;  1 drivers
v0x1f88f80_0 .net *"_ivl_16", 31 0, L_0x1f9db80;  1 drivers
L_0x7fadc3191138 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f890b0_0 .net *"_ivl_19", 27 0, L_0x7fadc3191138;  1 drivers
L_0x7fadc3191180 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x1f89190_0 .net/2u *"_ivl_20", 31 0, L_0x7fadc3191180;  1 drivers
v0x1f89270_0 .net *"_ivl_22", 0 0, L_0x1f9dcc0;  1 drivers
v0x1f89330_0 .net *"_ivl_25", 0 0, L_0x1f35a00;  1 drivers
v0x1f893f0_0 .net *"_ivl_26", 31 0, L_0x1f9dee0;  1 drivers
L_0x7fadc31911c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f894d0_0 .net *"_ivl_29", 27 0, L_0x7fadc31911c8;  1 drivers
L_0x7fadc3191018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f895b0_0 .net *"_ivl_3", 27 0, L_0x7fadc3191018;  1 drivers
L_0x7fadc3191210 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x1f89690_0 .net/2u *"_ivl_30", 31 0, L_0x7fadc3191210;  1 drivers
v0x1f89770_0 .net *"_ivl_32", 0 0, L_0x1f9df80;  1 drivers
L_0x7fadc3191060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1f89830_0 .net/2u *"_ivl_4", 31 0, L_0x7fadc3191060;  1 drivers
v0x1f89910_0 .net *"_ivl_8", 31 0, L_0x1f9d8d0;  1 drivers
v0x1f899f0_0 .net "clk", 0 0, v0x1f8ccd0_0;  1 drivers
v0x1f89ab0_0 .net "f", 0 0, L_0x1f9d740;  alias, 1 drivers
v0x1f89b70_0 .net "g", 0 0, L_0x1f35be0;  alias, 1 drivers
v0x1f89c30_0 .var "next", 3 0;
v0x1f89d10_0 .net "resetn", 0 0, v0x1f8a3b0_0;  alias, 1 drivers
v0x1f89dd0_0 .var "state", 3 0;
v0x1f89eb0_0 .net "x", 0 0, v0x1f8a480_0;  alias, 1 drivers
v0x1f89f70_0 .net "y", 0 0, v0x1f8a580_0;  alias, 1 drivers
E_0x1f4b330 .event anyedge, v0x1f89dd0_0, v0x1f89eb0_0, v0x1f89f70_0;
E_0x1f4b830 .event posedge, v0x1f899f0_0;
L_0x1f8d5d0 .concat [ 4 28 0 0], v0x1f89dd0_0, L_0x7fadc3191018;
L_0x1f9d740 .cmp/eq 32, L_0x1f8d5d0, L_0x7fadc3191060;
L_0x1f9d8d0 .concat [ 4 28 0 0], v0x1f89dd0_0, L_0x7fadc31910a8;
L_0x1f9da10 .cmp/eq 32, L_0x1f9d8d0, L_0x7fadc31910f0;
L_0x1f9db80 .concat [ 4 28 0 0], v0x1f89dd0_0, L_0x7fadc3191138;
L_0x1f9dcc0 .cmp/eq 32, L_0x1f9db80, L_0x7fadc3191180;
L_0x1f9dee0 .concat [ 4 28 0 0], v0x1f89dd0_0, L_0x7fadc31911c8;
L_0x1f9df80 .cmp/eq 32, L_0x1f9dee0, L_0x7fadc3191210;
S_0x1f8a0f0 .scope module, "stim1" "stimulus_gen" 3 104, 3 40 0, S_0x1f31cb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "resetn";
    .port_info 2 /OUTPUT 1 "x";
    .port_info 3 /OUTPUT 1 "y";
v0x1f8a2c0_0 .net "clk", 0 0, v0x1f8ccd0_0;  alias, 1 drivers
v0x1f8a3b0_0 .var "resetn", 0 0;
v0x1f8a480_0 .var "x", 0 0;
v0x1f8a580_0 .var "y", 0 0;
E_0x1f4b0d0/0 .event negedge, v0x1f899f0_0;
E_0x1f4b0d0/1 .event posedge, v0x1f899f0_0;
E_0x1f4b0d0 .event/or E_0x1f4b0d0/0, E_0x1f4b0d0/1;
S_0x1f8a680 .scope module, "top_module1" "top_module" 3 118, 4 1 0, S_0x1f31cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /OUTPUT 1 "f";
    .port_info 5 /OUTPUT 1 "g";
P_0x1f8a860 .param/l "A" 0 4 11, C4<0000>;
P_0x1f8a8a0 .param/l "B" 0 4 12, C4<0001>;
P_0x1f8a8e0 .param/l "G1" 0 4 16, C4<0101>;
P_0x1f8a920 .param/l "G2" 0 4 17, C4<0110>;
P_0x1f8a960 .param/l "P0" 0 4 18, C4<0111>;
P_0x1f8a9a0 .param/l "P1" 0 4 19, C4<1000>;
P_0x1f8a9e0 .param/l "S0" 0 4 13, C4<0010>;
P_0x1f8aa20 .param/l "S1" 0 4 14, C4<0011>;
P_0x1f8aa60 .param/l "S10" 0 4 15, C4<0100>;
L_0x1f53ea0 .functor OR 1, L_0x1f9e510, L_0x1f9e650, C4<0>, C4<0>;
L_0x1f64eb0 .functor OR 1, L_0x1f53ea0, L_0x1f9e810, C4<0>, C4<0>;
L_0x7fadc3191258 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x1f8afd0_0 .net/2u *"_ivl_0", 3 0, L_0x7fadc3191258;  1 drivers
L_0x7fadc3191330 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x1f8b0d0_0 .net/2u *"_ivl_10", 3 0, L_0x7fadc3191330;  1 drivers
v0x1f8b1b0_0 .net *"_ivl_12", 0 0, L_0x1f9e510;  1 drivers
L_0x7fadc3191378 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x1f8b280_0 .net/2u *"_ivl_14", 3 0, L_0x7fadc3191378;  1 drivers
v0x1f8b360_0 .net *"_ivl_16", 0 0, L_0x1f9e650;  1 drivers
v0x1f8b470_0 .net *"_ivl_19", 0 0, L_0x1f53ea0;  1 drivers
v0x1f8b530_0 .net *"_ivl_2", 0 0, L_0x1f9e290;  1 drivers
L_0x7fadc31913c0 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x1f8b5f0_0 .net/2u *"_ivl_20", 3 0, L_0x7fadc31913c0;  1 drivers
v0x1f8b6d0_0 .net *"_ivl_22", 0 0, L_0x1f9e810;  1 drivers
v0x1f8b820_0 .net *"_ivl_25", 0 0, L_0x1f64eb0;  1 drivers
L_0x7fadc3191408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1f8b8e0_0 .net/2u *"_ivl_26", 0 0, L_0x7fadc3191408;  1 drivers
L_0x7fadc3191450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f8b9c0_0 .net/2u *"_ivl_28", 0 0, L_0x7fadc3191450;  1 drivers
L_0x7fadc31912a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1f8baa0_0 .net/2u *"_ivl_4", 0 0, L_0x7fadc31912a0;  1 drivers
L_0x7fadc31912e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f8bb80_0 .net/2u *"_ivl_6", 0 0, L_0x7fadc31912e8;  1 drivers
v0x1f8bc60_0 .net "clk", 0 0, v0x1f8ccd0_0;  alias, 1 drivers
v0x1f8bd00_0 .var "current_state", 3 0;
v0x1f8bde0_0 .net "f", 0 0, L_0x1f9e330;  alias, 1 drivers
v0x1f8bfb0_0 .net "g", 0 0, L_0x1f9e9e0;  alias, 1 drivers
v0x1f8c070_0 .var "next_state", 3 0;
v0x1f8c150_0 .net "resetn", 0 0, v0x1f8a3b0_0;  alias, 1 drivers
v0x1f8c240_0 .net "x", 0 0, v0x1f8a480_0;  alias, 1 drivers
v0x1f8c330_0 .net "y", 0 0, v0x1f8a580_0;  alias, 1 drivers
E_0x1f6b510 .event anyedge, v0x1f89eb0_0, v0x1f8bd00_0;
E_0x1f8af70/0 .event negedge, v0x1f89d10_0;
E_0x1f8af70/1 .event posedge, v0x1f899f0_0;
E_0x1f8af70 .event/or E_0x1f8af70/0, E_0x1f8af70/1;
L_0x1f9e290 .cmp/eq 4, v0x1f8bd00_0, L_0x7fadc3191258;
L_0x1f9e330 .functor MUXZ 1, L_0x7fadc31912e8, L_0x7fadc31912a0, L_0x1f9e290, C4<>;
L_0x1f9e510 .cmp/eq 4, v0x1f8bd00_0, L_0x7fadc3191330;
L_0x1f9e650 .cmp/eq 4, v0x1f8bd00_0, L_0x7fadc3191378;
L_0x1f9e810 .cmp/eq 4, v0x1f8bd00_0, L_0x7fadc31913c0;
L_0x1f9e9e0 .functor MUXZ 1, L_0x7fadc3191450, L_0x7fadc3191408, L_0x1f64eb0, C4<>;
S_0x1f8c520 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 128, 3 128 0, S_0x1f31cb0;
 .timescale -12 -12;
E_0x1f6b1f0 .event anyedge, v0x1f8d130_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f8d130_0;
    %nor/r;
    %assign/vec4 v0x1f8d130_0, 0;
    %wait E_0x1f6b1f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f8a0f0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f8a3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f8a480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f8a580_0, 0, 1;
    %wait E_0x1f4b830;
    %wait E_0x1f4b830;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f8a3b0_0, 0, 1;
    %pushi/vec4 500, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f4b0d0;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x1f8a3b0_0, 0;
    %vpi_func 3 55 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1f8a580_0, 0;
    %assign/vec4 v0x1f8a480_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 58 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1f531d0;
T_2 ;
    %wait E_0x1f4b830;
    %load/vec4 v0x1f89d10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1f89dd0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1f89c30_0;
    %assign/vec4 v0x1f89dd0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1f531d0;
T_3 ;
Ewait_0 .event/or E_0x1f4b330, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x1f89dd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x1f89c30_0, 0, 4;
    %jmp T_3.10;
T_3.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1f89c30_0, 0, 4;
    %jmp T_3.10;
T_3.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1f89c30_0, 0, 4;
    %jmp T_3.10;
T_3.2 ;
    %load/vec4 v0x1f89eb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.11, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.12, 8;
T_3.11 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.12, 8;
 ; End of false expr.
    %blend;
T_3.12;
    %pad/s 4;
    %store/vec4 v0x1f89c30_0, 0, 4;
    %jmp T_3.10;
T_3.3 ;
    %load/vec4 v0x1f89eb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.13, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.14, 8;
T_3.13 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_3.14, 8;
 ; End of false expr.
    %blend;
T_3.14;
    %pad/s 4;
    %store/vec4 v0x1f89c30_0, 0, 4;
    %jmp T_3.10;
T_3.4 ;
    %load/vec4 v0x1f89eb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.15, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_3.16, 8;
T_3.15 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.16, 8;
 ; End of false expr.
    %blend;
T_3.16;
    %pad/s 4;
    %store/vec4 v0x1f89c30_0, 0, 4;
    %jmp T_3.10;
T_3.5 ;
    %load/vec4 v0x1f89f70_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.17, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_3.18, 8;
T_3.17 ; End of true expr.
    %pushi/vec4 6, 0, 32;
    %jmp/0 T_3.18, 8;
 ; End of false expr.
    %blend;
T_3.18;
    %pad/s 4;
    %store/vec4 v0x1f89c30_0, 0, 4;
    %jmp T_3.10;
T_3.6 ;
    %load/vec4 v0x1f89f70_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.19, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_3.20, 8;
T_3.19 ; End of true expr.
    %pushi/vec4 7, 0, 32;
    %jmp/0 T_3.20, 8;
 ; End of false expr.
    %blend;
T_3.20;
    %pad/s 4;
    %store/vec4 v0x1f89c30_0, 0, 4;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x1f89c30_0, 0, 4;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x1f89c30_0, 0, 4;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1f8a680;
T_4 ;
    %wait E_0x1f8af70;
    %load/vec4 v0x1f8c150_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1f8bd00_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1f8c070_0;
    %assign/vec4 v0x1f8bd00_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1f8a680;
T_5 ;
    %wait E_0x1f6b510;
    %load/vec4 v0x1f8bd00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1f8c070_0, 0, 4;
    %jmp T_5.10;
T_5.0 ;
    %load/vec4 v0x1f8c240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1f8c070_0, 0, 4;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1f8c070_0, 0, 4;
T_5.12 ;
    %jmp T_5.10;
T_5.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1f8c070_0, 0, 4;
    %jmp T_5.10;
T_5.2 ;
    %load/vec4 v0x1f8c240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.13, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x1f8c070_0, 0, 4;
    %jmp T_5.14;
T_5.13 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1f8c070_0, 0, 4;
T_5.14 ;
    %jmp T_5.10;
T_5.3 ;
    %load/vec4 v0x1f8c240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x1f8c070_0, 0, 4;
    %jmp T_5.16;
T_5.15 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x1f8c070_0, 0, 4;
T_5.16 ;
    %jmp T_5.10;
T_5.4 ;
    %load/vec4 v0x1f8c240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.17, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x1f8c070_0, 0, 4;
    %jmp T_5.18;
T_5.17 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1f8c070_0, 0, 4;
T_5.18 ;
    %jmp T_5.10;
T_5.5 ;
    %load/vec4 v0x1f8c330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.19, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x1f8c070_0, 0, 4;
    %jmp T_5.20;
T_5.19 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x1f8c070_0, 0, 4;
T_5.20 ;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v0x1f8c330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.21, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x1f8c070_0, 0, 4;
    %jmp T_5.22;
T_5.21 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x1f8c070_0, 0, 4;
T_5.22 ;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v0x1f8bd00_0;
    %store/vec4 v0x1f8c070_0, 0, 4;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v0x1f8bd00_0;
    %store/vec4 v0x1f8c070_0, 0, 4;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1f31cb0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f8ccd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f8d130_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1f31cb0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f8ccd0_0;
    %inv;
    %store/vec4 v0x1f8ccd0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1f31cb0;
T_8 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f8a2c0_0, v0x1f8d270_0, v0x1f8ccd0_0, v0x1f8cff0_0, v0x1f8d330_0, v0x1f8d4e0_0, v0x1f8ce10_0, v0x1f8cd70_0, v0x1f8cf50_0, v0x1f8ceb0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1f31cb0;
T_9 ;
    %load/vec4 v0x1f8d090_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1f8d090_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f8d090_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 137 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 138 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1f8d090_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1f8d090_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f8d090_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 139 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "g", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 140 "$display", "Hint: Output '%s' has no mismatches.", "g" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1f8d090_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1f8d090_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 142 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 143 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f8d090_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1f8d090_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 144 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1f31cb0;
T_10 ;
    %wait E_0x1f4b0d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f8d090_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f8d090_0, 4, 32;
    %load/vec4 v0x1f8d1d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1f8d090_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f8d090_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f8d090_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f8d090_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1f8ce10_0;
    %load/vec4 v0x1f8ce10_0;
    %load/vec4 v0x1f8cd70_0;
    %xor;
    %load/vec4 v0x1f8ce10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1f8d090_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 159 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f8d090_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1f8d090_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f8d090_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1f8cf50_0;
    %load/vec4 v0x1f8cf50_0;
    %load/vec4 v0x1f8ceb0_0;
    %xor;
    %load/vec4 v0x1f8cf50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1f8d090_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 162 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f8d090_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1f8d090_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f8d090_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/2013_q2bfsm/2013_q2bfsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/machine/2013_q2bfsm/iter0/response9/top_module.sv";
