; ModuleID = '/llk/IR_all_yes/drivers/net/wireless/mediatek/mt76/sdio.c_pt.bc'
source_filename = "../drivers/net/wireless/mediatek/mt76/sdio.c"
target datalayout = "E-m:e-p:32:32-Fi8-i64:64-v128:64:128-a:0:32-n32-S64"
target triple = "armebv6k-unknown-linux-gnueabi"

module asm ".syntax unified"
module asm "\09.section \22___kcrctab_gpl+mt76s_read_pcr\22, \22a\22\09"
module asm "\09.weak\09__crc_mt76s_read_pcr\09\09\09\09"
module asm "\09.long\09__crc_mt76s_read_pcr\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_mt76s_read_pcr:\09\09\09\09\09"
module asm "\09.asciz \09\22mt76s_read_pcr\22\09\09\09\09\09"
module asm "__kstrtabns_mt76s_read_pcr:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+mt76s_rr\22, \22a\22\09"
module asm "\09.weak\09__crc_mt76s_rr\09\09\09\09"
module asm "\09.long\09__crc_mt76s_rr\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_mt76s_rr:\09\09\09\09\09"
module asm "\09.asciz \09\22mt76s_rr\22\09\09\09\09\09"
module asm "__kstrtabns_mt76s_rr:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+mt76s_wr\22, \22a\22\09"
module asm "\09.weak\09__crc_mt76s_wr\09\09\09\09"
module asm "\09.long\09__crc_mt76s_wr\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_mt76s_wr:\09\09\09\09\09"
module asm "\09.asciz \09\22mt76s_wr\22\09\09\09\09\09"
module asm "__kstrtabns_mt76s_wr:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+mt76s_rmw\22, \22a\22\09"
module asm "\09.weak\09__crc_mt76s_rmw\09\09\09\09"
module asm "\09.long\09__crc_mt76s_rmw\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_mt76s_rmw:\09\09\09\09\09"
module asm "\09.asciz \09\22mt76s_rmw\22\09\09\09\09\09"
module asm "__kstrtabns_mt76s_rmw:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+mt76s_write_copy\22, \22a\22\09"
module asm "\09.weak\09__crc_mt76s_write_copy\09\09\09\09"
module asm "\09.long\09__crc_mt76s_write_copy\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_mt76s_write_copy:\09\09\09\09\09"
module asm "\09.asciz \09\22mt76s_write_copy\22\09\09\09\09\09"
module asm "__kstrtabns_mt76s_write_copy:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+mt76s_read_copy\22, \22a\22\09"
module asm "\09.weak\09__crc_mt76s_read_copy\09\09\09\09"
module asm "\09.long\09__crc_mt76s_read_copy\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_mt76s_read_copy:\09\09\09\09\09"
module asm "\09.asciz \09\22mt76s_read_copy\22\09\09\09\09\09"
module asm "__kstrtabns_mt76s_read_copy:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+mt76s_wr_rp\22, \22a\22\09"
module asm "\09.weak\09__crc_mt76s_wr_rp\09\09\09\09"
module asm "\09.long\09__crc_mt76s_wr_rp\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_mt76s_wr_rp:\09\09\09\09\09"
module asm "\09.asciz \09\22mt76s_wr_rp\22\09\09\09\09\09"
module asm "__kstrtabns_mt76s_wr_rp:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+mt76s_rd_rp\22, \22a\22\09"
module asm "\09.weak\09__crc_mt76s_rd_rp\09\09\09\09"
module asm "\09.long\09__crc_mt76s_rd_rp\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_mt76s_rd_rp:\09\09\09\09\09"
module asm "\09.asciz \09\22mt76s_rd_rp\22\09\09\09\09\09"
module asm "__kstrtabns_mt76s_rd_rp:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+mt76s_hw_init\22, \22a\22\09"
module asm "\09.weak\09__crc_mt76s_hw_init\09\09\09\09"
module asm "\09.long\09__crc_mt76s_hw_init\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_mt76s_hw_init:\09\09\09\09\09"
module asm "\09.asciz \09\22mt76s_hw_init\22\09\09\09\09\09"
module asm "__kstrtabns_mt76s_hw_init:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+mt76s_alloc_rx_queue\22, \22a\22\09"
module asm "\09.weak\09__crc_mt76s_alloc_rx_queue\09\09\09\09"
module asm "\09.long\09__crc_mt76s_alloc_rx_queue\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_mt76s_alloc_rx_queue:\09\09\09\09\09"
module asm "\09.asciz \09\22mt76s_alloc_rx_queue\22\09\09\09\09\09"
module asm "__kstrtabns_mt76s_alloc_rx_queue:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+mt76s_alloc_tx\22, \22a\22\09"
module asm "\09.weak\09__crc_mt76s_alloc_tx\09\09\09\09"
module asm "\09.long\09__crc_mt76s_alloc_tx\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_mt76s_alloc_tx:\09\09\09\09\09"
module asm "\09.asciz \09\22mt76s_alloc_tx\22\09\09\09\09\09"
module asm "__kstrtabns_mt76s_alloc_tx:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+mt76s_deinit\22, \22a\22\09"
module asm "\09.weak\09__crc_mt76s_deinit\09\09\09\09"
module asm "\09.long\09__crc_mt76s_deinit\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_mt76s_deinit:\09\09\09\09\09"
module asm "\09.asciz \09\22mt76s_deinit\22\09\09\09\09\09"
module asm "__kstrtabns_mt76s_deinit:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+mt76s_init\22, \22a\22\09"
module asm "\09.weak\09__crc_mt76s_init\09\09\09\09"
module asm "\09.long\09__crc_mt76s_init\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_mt76s_init:\09\09\09\09\09"
module asm "\09.asciz \09\22mt76s_init\22\09\09\09\09\09"
module asm "__kstrtabns_mt76s_init:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"

%struct.kernel_symbol = type { i32, ptr, ptr }
%struct.pi_entry = type { ptr, ptr, ptr, i32, ptr, ptr }
%struct.lock_class_key = type { %union.anon.0 }
%union.anon.0 = type { %struct.hlist_node }
%struct.hlist_node = type { ptr, ptr }
%struct.mt76_queue_ops = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.lockdep_map = type { ptr, [2 x ptr], ptr, i8, i8, i8, i32, i32 }
%struct.mt76_dev = type { %struct.mt76_phy, ptr, ptr, %struct.spinlock, %struct.spinlock, i32, %struct.mt76_rx_status, i32, i32, %struct.mutex, ptr, ptr, ptr, ptr, %struct.mt76_mcu, [84 x i8], %struct.net_device, %struct.net_device, %struct.spinlock, [5 x %struct.napi_struct], [5 x %struct.sk_buff_head], %struct.list_head, [3 x ptr], [5 x %struct.mt76_queue], ptr, [4 x i32], %struct.mt76_worker, %struct.napi_struct, %struct.spinlock, %struct.idr, i32, %struct.wait_queue_head, %struct.spinlock, [9 x i32], [9 x i32], i32, %struct.mt76_wcid, [288 x ptr], %struct.list_head, i32, [32 x i32], %struct.tasklet_struct, i32, i8, %struct.debugfs_blob_wrapper, %struct.debugfs_blob_wrapper, %struct.mt76_rate_power, [3 x i8], i32, i32, %struct.led_classdev, [32 x i8], i8, i8, i8, i32, ptr, %struct.anon.142, ptr, %union.anon.143, [20 x i8] }
%struct.mt76_phy = type { ptr, ptr, ptr, i32, [7 x ptr], %struct.cfg80211_chan_def, ptr, ptr, i64, %struct.mt76_hw_cap, %struct.mt76_sband, %struct.mt76_sband, %struct.mt76_sband, [6 x i8], i32, i8, i16, %struct.mt76_testmode_data, %struct.delayed_work, i8, [5 x %struct.anon.134], ptr }
%struct.cfg80211_chan_def = type { ptr, i32, i32, i32, %struct.ieee80211_edmg, i16 }
%struct.ieee80211_edmg = type { i8, i32 }
%struct.mt76_hw_cap = type { i8, i8, i8 }
%struct.mt76_sband = type { %struct.ieee80211_supported_band, ptr }
%struct.ieee80211_supported_band = type { ptr, ptr, i32, i32, i32, %struct.ieee80211_sta_ht_cap, %struct.ieee80211_sta_vht_cap, %struct.ieee80211_sta_s1g_cap, %struct.ieee80211_edmg, i16, ptr }
%struct.ieee80211_sta_ht_cap = type <{ i16, i8, i8, i8, %struct.ieee80211_mcs_info, i8 }>
%struct.ieee80211_mcs_info = type { [10 x i8], i16, i8, [3 x i8] }
%struct.ieee80211_sta_vht_cap = type { i8, i32, %struct.ieee80211_vht_mcs_info }
%struct.ieee80211_vht_mcs_info = type { i16, i16, i16, i16 }
%struct.ieee80211_sta_s1g_cap = type { i8, [10 x i8], [5 x i8] }
%struct.mt76_testmode_data = type { i32, [1 x i32], ptr, i32, i16, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32, i32, i32, [4 x i8], i8, [3 x [6 x i8]], i32, i32, i16, i32, %struct.anon.133 }
%struct.anon.133 = type { [5 x i64], [5 x i64] }
%struct.delayed_work = type { %struct.work_struct, %struct.timer_list, ptr, i32 }
%struct.work_struct = type { %struct.atomic_t, %struct.list_head, ptr, %struct.lockdep_map }
%struct.atomic_t = type { i32 }
%struct.timer_list = type { %struct.hlist_node, i32, ptr, i32, %struct.lockdep_map }
%struct.anon.134 = type { ptr, ptr, i16 }
%struct.mt76_rx_status = type <{ %union.anon.135, i32, i32, i32, [6 x i8], i8, i8, i16, i16, i32, i8, i16, i8, i8, i8, i8, i8, [4 x i8] }>
%union.anon.135 = type { ptr }
%struct.mutex = type { %struct.atomic_t, %struct.raw_spinlock, %struct.optimistic_spin_queue, %struct.list_head, ptr, %struct.lockdep_map }
%struct.raw_spinlock = type { %struct.arch_spinlock_t, i32, i32, ptr, %struct.lockdep_map }
%struct.arch_spinlock_t = type { %union.anon }
%union.anon = type { i32 }
%struct.optimistic_spin_queue = type { %struct.atomic_t }
%struct.mt76_mcu = type { %struct.mutex, i32, i32, %struct.sk_buff_head, %struct.wait_queue_head }
%struct.sk_buff_head = type { %union.anon.61, i32, %struct.spinlock }
%union.anon.61 = type { %struct.anon.62 }
%struct.anon.62 = type { ptr, ptr }
%struct.net_device = type { [16 x i8], ptr, ptr, i32, i32, i32, i32, %struct.list_head, %struct.list_head, %struct.list_head, %struct.list_head, %struct.list_head, %struct.list_head, %struct.anon.105, i32, i64, ptr, i32, i16, i16, i32, i16, i16, i64, i64, i64, i64, i64, i64, i64, i32, i32, i16, i8, i8, i32, %struct.net_device_stats, %struct.atomic_t, %struct.atomic_t, %struct.atomic_t, %struct.atomic_t, %struct.atomic_t, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, i8, i8, i8, i8, [32 x i8], i8, i8, i8, i8, i16, i16, i16, i16, %struct.spinlock, i32, %struct.netdev_hw_addr_list, %struct.netdev_hw_addr_list, %struct.netdev_hw_addr_list, ptr, %struct.list_head, i32, i32, i8, i8, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, i32, i32, ptr, i32, i32, i32, ptr, ptr, ptr, ptr, ptr, [32 x i8], ptr, %struct.hlist_node, [96 x i8], ptr, i32, i32, ptr, i32, %struct.spinlock, ptr, [2 x ptr], ptr, ptr, [16 x %struct.hlist_head], %struct.timer_list, i32, i32, %struct.list_head, ptr, %struct.ref_tracker_dir, %struct.list_head, i8, i8, i16, i8, ptr, ptr, %struct.possible_net_t, ptr, i32, %union.anon.126, ptr, ptr, %struct.device, [4 x ptr], ptr, ptr, i32, i16, ptr, i16, [16 x %struct.netdev_tc_txq], [16 x i8], i32, ptr, ptr, ptr, ptr, i8, i8, %struct.list_head, ptr, ptr, ptr, [3 x %struct.bpf_xdp_entity], [32 x i8], ptr, ptr, [44 x i8] }
%struct.anon.105 = type { %struct.list_head, %struct.list_head }
%struct.net_device_stats = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.netdev_hw_addr_list = type { %struct.list_head, i32, %struct.rb_root }
%struct.rb_root = type { ptr }
%struct.hlist_head = type { ptr }
%struct.ref_tracker_dir = type { %struct.spinlock, i32, %struct.refcount_struct, %struct.list_head, %struct.list_head }
%struct.refcount_struct = type { %struct.atomic_t }
%struct.possible_net_t = type { ptr }
%union.anon.126 = type { ptr }
%struct.device = type { %struct.kobject, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, %struct.mutex, %struct.mutex, %struct.dev_links_info, %struct.dev_pm_info, ptr, ptr, ptr, %struct.dev_msi_info, ptr, ptr, i64, i64, ptr, ptr, %struct.list_head, ptr, ptr, %struct.dev_archdata, ptr, ptr, i32, i32, %struct.spinlock, %struct.list_head, ptr, ptr, ptr, ptr, ptr, i32, i8 }
%struct.kobject = type { ptr, %struct.list_head, ptr, ptr, ptr, ptr, %struct.kref, %struct.delayed_work, i8 }
%struct.kref = type { %struct.refcount_struct }
%struct.dev_links_info = type { %struct.list_head, %struct.list_head, %struct.list_head, i32 }
%struct.dev_pm_info = type { %struct.pm_message, i16, i32, %struct.spinlock, %struct.list_head, %struct.completion, ptr, i8, %struct.hrtimer, i64, %struct.work_struct, %struct.wait_queue_head, ptr, %struct.atomic_t, %struct.atomic_t, i16, i32, i32, i32, i32, i32, i32, i64, i64, i64, i64, ptr, ptr, ptr }
%struct.pm_message = type { i32 }
%struct.completion = type { i32, %struct.swait_queue_head }
%struct.swait_queue_head = type { %struct.raw_spinlock, %struct.list_head }
%struct.hrtimer = type { %struct.timerqueue_node, i64, ptr, ptr, i8, i8, i8, i8 }
%struct.timerqueue_node = type { %struct.rb_node, i64 }
%struct.rb_node = type { i32, ptr, ptr }
%struct.dev_msi_info = type { ptr, ptr }
%struct.dev_archdata = type { ptr, i8 }
%struct.netdev_tc_txq = type { i16, i16 }
%struct.bpf_xdp_entity = type { ptr, ptr }
%struct.mt76_queue = type { ptr, %struct.spinlock, %struct.spinlock, ptr, ptr, i16, i16, i16, i32, i32, i32, i8, i8, i8, i8, i8, i32, ptr, %struct.page_frag_cache }
%struct.page_frag_cache = type { ptr, i16, i16, i32, i8 }
%struct.mt76_worker = type { ptr, ptr, i32 }
%struct.napi_struct = type { %struct.list_head, i32, i32, i32, i32, ptr, i32, ptr, [8 x %struct.gro_list], ptr, %struct.list_head, i32, %struct.hrtimer, %struct.list_head, %struct.hlist_node, i32, ptr }
%struct.gro_list = type { %struct.list_head, i32 }
%struct.idr = type { %struct.xarray, i32, i32 }
%struct.xarray = type { %struct.spinlock, i32, ptr }
%struct.wait_queue_head = type { %struct.spinlock, %struct.list_head }
%struct.spinlock = type { %union.anon.2 }
%union.anon.2 = type { %struct.raw_spinlock }
%struct.mt76_wcid = type { [16 x ptr], %struct.atomic_t, i32, %struct.ewma_signal, i32, %struct.rate_info, i16, i8, i8, i8, i8, [17 x [6 x i8]], i16, i32, i8, %struct.list_head, %struct.idr }
%struct.ewma_signal = type { i32 }
%struct.rate_info = type { i8, i8, i16, i8, i8, i8, i8, i8, i8 }
%struct.list_head = type { ptr, ptr }
%struct.tasklet_struct = type { ptr, i32, %struct.atomic_t, i8, %union.anon.139, i32 }
%union.anon.139 = type { ptr }
%struct.debugfs_blob_wrapper = type { ptr, i32 }
%struct.mt76_rate_power = type { %union.anon.140 }
%union.anon.140 = type { %struct.anon.141 }
%struct.anon.141 = type { [4 x i8], [8 x i8], [10 x i8], [16 x i8], [10 x i8] }
%struct.led_classdev = type { ptr, i32, i32, i32, i32, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, %struct.list_head, ptr, i32, i32, %struct.timer_list, i32, i32, ptr, %struct.work_struct, i32, %struct.rw_semaphore, ptr, %struct.list_head, ptr, i8, ptr, i32, ptr, %struct.mutex }
%struct.rw_semaphore = type { %struct.atomic_t, %struct.atomic_t, %struct.optimistic_spin_queue, %struct.raw_spinlock, %struct.list_head, ptr, %struct.lockdep_map }
%struct.anon.142 = type { ptr, i32 }
%union.anon.143 = type { %struct.mt76_usb }
%struct.mt76_usb = type { %struct.mutex, ptr, i16, %struct.mt76_worker, %struct.mt76_worker, %struct.work_struct, [6 x i8], [2 x i8], i8, %struct.mt76u_mcu }
%struct.mt76u_mcu = type { ptr, ptr, i32, i32, i8 }
%struct.mt76_mcu_ops = type { i32, i32, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.mt76_reg_pair = type { i32, i32 }
%struct.mt76_queue_entry = type { %union.anon.131, %union.anon.132, [2 x i32], [2 x i16], i16, i8 }
%union.anon.131 = type { ptr }
%union.anon.132 = type { ptr }
%struct.ieee80211_hw = type { %struct.ieee80211_conf, ptr, ptr, ptr, [2 x i32], i32, i32, i32, i32, i32, i32, i16, i16, i8, i8, i8, i8, i16, i16, i8, i8, i8, i16, %struct.anon.130, i64, i8, i8, i8, ptr, i8, i8, i8, i32 }
%struct.ieee80211_conf = type { i32, i32, i32, i16, i8, i8, i8, %struct.cfg80211_chan_def, i8, i32 }
%struct.anon.130 = type { i32, i16 }
%struct.wiphy = type { %struct.mutex, [6 x i8], [6 x i8], ptr, ptr, ptr, i32, i16, i16, i16, i16, i32, i32, i32, [8 x i8], i32, i32, i32, i8, i8, i8, i8, i16, i16, i32, i32, i32, i32, ptr, i32, ptr, ptr, i32, i8, i8, i32, i32, i8, [32 x i8], i32, ptr, ptr, i16, i8, i32, i32, i32, ptr, ptr, i8, ptr, i32, ptr, [6 x ptr], ptr, ptr, %struct.device, i8, ptr, ptr, ptr, %struct.list_head, %struct.possible_net_t, ptr, ptr, ptr, ptr, i32, i32, i16, i8, i32, i8, i32, i32, i32, i32, i8, ptr, %struct.anon.129, i8, ptr, ptr, i8, i8, [18 x i8], [0 x i8] }
%struct.anon.129 = type { i64, i64, i8 }
%struct.mt76_driver_ops = type { i32, i32, i16, i16, i8, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.thread_info = type { i32, i32, ptr, i32, i32, %struct.cpu_context_save, i32, [16 x i8], [2 x i32], %union.fp_state, %union.vfp_state, i32 }
%struct.cpu_context_save = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, [2 x i32] }
%union.fp_state = type { %struct.iwmmxt_struct }
%struct.iwmmxt_struct = type { [38 x i32] }
%union.vfp_state = type { %struct.vfp_hard_struct }
%struct.vfp_hard_struct = type { [32 x i64], i32, i32, i32, i32, i32 }
%struct.mt76_tx_info = type { [32 x %struct.mt76_queue_buf], ptr, i32, i32 }
%struct.mt76_queue_buf = type { i32, i16, i8 }
%struct.sk_buff = type { %union.anon.40, %union.anon.43, %union.anon.44, [48 x i8], %union.anon.45, i32, i32, i32, i16, i16, i16, [0 x i8], i8, i8, [4 x i8], %union.anon.47, ptr, ptr, ptr, ptr, i32, %struct.refcount_struct, ptr }
%union.anon.40 = type { %struct.anon.41 }
%struct.anon.41 = type { ptr, ptr, %union.anon.42 }
%union.anon.42 = type { ptr }
%union.anon.43 = type { ptr }
%union.anon.44 = type { i64 }
%union.anon.45 = type { %struct.anon.46 }
%struct.anon.46 = type { i32, ptr }
%union.anon.47 = type { %struct.anon.48 }
%struct.anon.48 = type <{ [0 x i8], i16, [0 x i8], i24, i16, %union.anon.49, i32, i32, i32, i16, i16, %union.anon.51, i32, %union.anon.52, %union.anon.53, i16, i16, i16, i16, i16, i16, i16, i64 }>
%union.anon.49 = type { i32 }
%union.anon.51 = type { i32 }
%union.anon.52 = type { i32 }
%union.anon.53 = type { i16 }

@__kstrtab_mt76s_read_pcr = external dso_local constant [0 x i8], align 1
@__kstrtabns_mt76s_read_pcr = external dso_local constant [0 x i8], align 1
@__ksymtab_mt76s_read_pcr = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @mt76s_read_pcr to i32), ptr @__kstrtab_mt76s_read_pcr, ptr @__kstrtabns_mt76s_read_pcr }, section "___ksymtab_gpl+mt76s_read_pcr", align 4
@__kstrtab_mt76s_rr = external dso_local constant [0 x i8], align 1
@__kstrtabns_mt76s_rr = external dso_local constant [0 x i8], align 1
@__ksymtab_mt76s_rr = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @mt76s_rr to i32), ptr @__kstrtab_mt76s_rr, ptr @__kstrtabns_mt76s_rr }, section "___ksymtab_gpl+mt76s_rr", align 4
@__kstrtab_mt76s_wr = external dso_local constant [0 x i8], align 1
@__kstrtabns_mt76s_wr = external dso_local constant [0 x i8], align 1
@__ksymtab_mt76s_wr = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @mt76s_wr to i32), ptr @__kstrtab_mt76s_wr, ptr @__kstrtabns_mt76s_wr }, section "___ksymtab_gpl+mt76s_wr", align 4
@__kstrtab_mt76s_rmw = external dso_local constant [0 x i8], align 1
@__kstrtabns_mt76s_rmw = external dso_local constant [0 x i8], align 1
@__ksymtab_mt76s_rmw = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @mt76s_rmw to i32), ptr @__kstrtab_mt76s_rmw, ptr @__kstrtabns_mt76s_rmw }, section "___ksymtab_gpl+mt76s_rmw", align 4
@__kstrtab_mt76s_write_copy = external dso_local constant [0 x i8], align 1
@__kstrtabns_mt76s_write_copy = external dso_local constant [0 x i8], align 1
@__ksymtab_mt76s_write_copy = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @mt76s_write_copy to i32), ptr @__kstrtab_mt76s_write_copy, ptr @__kstrtabns_mt76s_write_copy }, section "___ksymtab_gpl+mt76s_write_copy", align 4
@__kstrtab_mt76s_read_copy = external dso_local constant [0 x i8], align 1
@__kstrtabns_mt76s_read_copy = external dso_local constant [0 x i8], align 1
@__ksymtab_mt76s_read_copy = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @mt76s_read_copy to i32), ptr @__kstrtab_mt76s_read_copy, ptr @__kstrtabns_mt76s_read_copy }, section "___ksymtab_gpl+mt76s_read_copy", align 4
@__kstrtab_mt76s_wr_rp = external dso_local constant [0 x i8], align 1
@__kstrtabns_mt76s_wr_rp = external dso_local constant [0 x i8], align 1
@__ksymtab_mt76s_wr_rp = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @mt76s_wr_rp to i32), ptr @__kstrtab_mt76s_wr_rp, ptr @__kstrtabns_mt76s_wr_rp }, section "___ksymtab_gpl+mt76s_wr_rp", align 4
@__kstrtab_mt76s_rd_rp = external dso_local constant [0 x i8], align 1
@__kstrtabns_mt76s_rd_rp = external dso_local constant [0 x i8], align 1
@__ksymtab_mt76s_rd_rp = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @mt76s_rd_rp to i32), ptr @__kstrtab_mt76s_rd_rp, ptr @__kstrtabns_mt76s_rd_rp }, section "___ksymtab_gpl+mt76s_rd_rp", align 4
@.str = internal constant { [42 x i8], [54 x i8] } { [42 x i8] c"drivers/net/wireless/mediatek/mt76/sdio.c\00", [54 x i8] zeroinitializer }, align 32
@mt76s_hw_init._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @.str.2, ptr @.str, i32 246, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.1 = internal constant { [33 x i8], [63 x i8] } { [33 x i8] c"Cannot get ownership from device\00", [63 x i8] zeroinitializer }, align 32
@.str.2 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"mt76s_hw_init\00", [18 x i8] zeroinitializer }, align 32
@.str.3 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"\013\00", [29 x i8] zeroinitializer }, align 32
@.str.4 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"%s %s: \00", [24 x i8] zeroinitializer }, align 32
@mt76s_hw_init._entry_ptr = internal global ptr @mt76s_hw_init._entry, section ".printk_index", align 4
@__kstrtab_mt76s_hw_init = external dso_local constant [0 x i8], align 1
@__kstrtabns_mt76s_hw_init = external dso_local constant [0 x i8], align 1
@__ksymtab_mt76s_hw_init = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @mt76s_hw_init to i32), ptr @__kstrtab_mt76s_hw_init, ptr @__kstrtabns_mt76s_hw_init }, section "___ksymtab_gpl+mt76s_hw_init", align 4
@mt76s_alloc_rx_queue.__key = internal global { %struct.lock_class_key, [24 x i8] } zeroinitializer, align 32
@.str.5 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"&q->lock\00", [23 x i8] zeroinitializer }, align 32
@__kstrtab_mt76s_alloc_rx_queue = external dso_local constant [0 x i8], align 1
@__kstrtabns_mt76s_alloc_rx_queue = external dso_local constant [0 x i8], align 1
@__ksymtab_mt76s_alloc_rx_queue = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @mt76s_alloc_rx_queue to i32), ptr @__kstrtab_mt76s_alloc_rx_queue, ptr @__kstrtabns_mt76s_alloc_rx_queue }, section "___ksymtab_gpl+mt76s_alloc_rx_queue", align 4
@__kstrtab_mt76s_alloc_tx = external dso_local constant [0 x i8], align 1
@__kstrtabns_mt76s_alloc_tx = external dso_local constant [0 x i8], align 1
@__ksymtab_mt76s_alloc_tx = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @mt76s_alloc_tx to i32), ptr @__kstrtab_mt76s_alloc_tx, ptr @__kstrtabns_mt76s_alloc_tx }, section "___ksymtab_gpl+mt76s_alloc_tx", align 4
@__kstrtab_mt76s_deinit = external dso_local constant [0 x i8], align 1
@__kstrtabns_mt76s_deinit = external dso_local constant [0 x i8], align 1
@__ksymtab_mt76s_deinit = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @mt76s_deinit to i32), ptr @__kstrtab_mt76s_deinit, ptr @__kstrtabns_mt76s_deinit }, section "___ksymtab_gpl+mt76s_deinit", align 4
@.str.6 = internal constant { [12 x i8], [20 x i8] } { [12 x i8] c"sdio-status\00", [20 x i8] zeroinitializer }, align 32
@.str.7 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"sdio-net\00", [23 x i8] zeroinitializer }, align 32
@mt76s_init.__key = internal global { %struct.lock_class_key, [24 x i8] } zeroinitializer, align 32
@.str.8 = internal constant { [36 x i8], [60 x i8] } { [36 x i8] c"(work_completion)(&sdio->stat_work)\00", [60 x i8] zeroinitializer }, align 32
@sdio_queue_ops = internal constant { %struct.mt76_queue_ops, [56 x i8] } { %struct.mt76_queue_ops { ptr null, ptr null, ptr @mt76s_tx_queue_skb, ptr @mt76s_tx_queue_skb_raw, ptr null, ptr null, ptr null, ptr null, ptr @mt76s_tx_kick, ptr null }, [56 x i8] zeroinitializer }, align 32
@__kstrtab_mt76s_init = external dso_local constant [0 x i8], align 1
@__kstrtabns_mt76s_init = external dso_local constant [0 x i8], align 1
@__ksymtab_mt76s_init = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @mt76s_init to i32), ptr @__kstrtab_mt76s_init, ptr @__kstrtabns_mt76s_init }, section "___ksymtab_gpl+mt76s_init", align 4
@__UNIQUE_ID_author381 = internal constant [52 x i8] c"mt76_sdio.author=Sean Wang <sean.wang@mediatek.com>\00", section ".modinfo", align 1
@__UNIQUE_ID_author382 = internal constant [55 x i8] c"mt76_sdio.author=Lorenzo Bianconi <lorenzo@kernel.org>\00", section ".modinfo", align 1
@__UNIQUE_ID_file383 = internal constant [60 x i8] c"mt76_sdio.file=drivers/net/wireless/mediatek/mt76/mt76-sdio\00", section ".modinfo", align 1
@__UNIQUE_ID_license384 = internal constant [31 x i8] c"mt76_sdio.license=Dual BSD/GPL\00", section ".modinfo", align 1
@mt76s_read_mailbox._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.9, ptr @.str.10, ptr @.str, i32 44, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.9 = internal constant { [33 x i8], [63 x i8] } { [33 x i8] c"failed setting address [err=%d]\0A\00", [63 x i8] zeroinitializer }, align 32
@.str.10 = internal constant { [19 x i8], [45 x i8] } { [19 x i8] c"mt76s_read_mailbox\00", [45 x i8] zeroinitializer }, align 32
@mt76s_read_mailbox._entry_ptr = internal global ptr @mt76s_read_mailbox._entry, section ".printk_index", align 4
@mt76s_read_mailbox._entry.11 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.12, ptr @.str.10, ptr @.str, i32 50, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.12 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"failed setting read mode [err=%d]\0A\00", [61 x i8] zeroinitializer }, align 32
@mt76s_read_mailbox._entry_ptr.13 = internal global ptr @mt76s_read_mailbox._entry.11, section ".printk_index", align 4
@mt76s_read_mailbox._entry.14 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.15, ptr @.str.10, ptr @.str, i32 57, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.15 = internal constant { [21 x i8], [43 x i8] } { [21 x i8] c"query whisr timeout\0A\00", [43 x i8] zeroinitializer }, align 32
@mt76s_read_mailbox._entry_ptr.16 = internal global ptr @mt76s_read_mailbox._entry.14, section ".printk_index", align 4
@mt76s_read_mailbox._entry.17 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.12, ptr @.str.10, ptr @.str, i32 63, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@mt76s_read_mailbox._entry_ptr.18 = internal global ptr @mt76s_read_mailbox._entry.17, section ".printk_index", align 4
@mt76s_read_mailbox._entry.19 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.20, ptr @.str.10, ptr @.str, i32 69, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.20 = internal constant { [33 x i8], [63 x i8] } { [33 x i8] c"failed reading h2dsm0r [err=%d]\0A\00", [63 x i8] zeroinitializer }, align 32
@mt76s_read_mailbox._entry_ptr.21 = internal global ptr @mt76s_read_mailbox._entry.19, section ".printk_index", align 4
@mt76s_read_mailbox._entry.22 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.23, ptr @.str.10, ptr @.str, i32 74, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.23 = internal constant { [19 x i8], [45 x i8] } { [19 x i8] c"register mismatch\0A\00", [45 x i8] zeroinitializer }, align 32
@mt76s_read_mailbox._entry_ptr.24 = internal global ptr @mt76s_read_mailbox._entry.22, section ".printk_index", align 4
@mt76s_read_mailbox._entry.25 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.26, ptr @.str.10, ptr @.str, i32 81, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.26 = internal constant { [33 x i8], [63 x i8] } { [33 x i8] c"failed reading d2hrm1r [err=%d]\0A\00", [63 x i8] zeroinitializer }, align 32
@mt76s_read_mailbox._entry_ptr.27 = internal global ptr @mt76s_read_mailbox._entry.25, section ".printk_index", align 4
@mt76s_write_mailbox._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.9, ptr @.str.28, ptr @.str, i32 99, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.28 = internal constant { [20 x i8], [44 x i8] } { [20 x i8] c"mt76s_write_mailbox\00", [44 x i8] zeroinitializer }, align 32
@mt76s_write_mailbox._entry_ptr = internal global ptr @mt76s_write_mailbox._entry, section ".printk_index", align 4
@mt76s_write_mailbox._entry.29 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.30, ptr @.str.28, ptr @.str, i32 106, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.30 = internal constant { [37 x i8], [59 x i8] } { [37 x i8] c"failed setting write value [err=%d]\0A\00", [59 x i8] zeroinitializer }, align 32
@mt76s_write_mailbox._entry_ptr.31 = internal global ptr @mt76s_write_mailbox._entry.29, section ".printk_index", align 4
@mt76s_write_mailbox._entry.32 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.33, ptr @.str.28, ptr @.str, i32 112, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.33 = internal constant { [36 x i8], [60 x i8] } { [36 x i8] c"failed setting write mode [err=%d]\0A\00", [60 x i8] zeroinitializer }, align 32
@mt76s_write_mailbox._entry_ptr.34 = internal global ptr @mt76s_write_mailbox._entry.32, section ".printk_index", align 4
@mt76s_write_mailbox._entry.35 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.15, ptr @.str.28, ptr @.str, i32 119, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@mt76s_write_mailbox._entry_ptr.36 = internal global ptr @mt76s_write_mailbox._entry.35, section ".printk_index", align 4
@mt76s_write_mailbox._entry.37 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.33, ptr @.str.28, ptr @.str, i32 125, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@mt76s_write_mailbox._entry_ptr.38 = internal global ptr @mt76s_write_mailbox._entry.37, section ".printk_index", align 4
@mt76s_write_mailbox._entry.39 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.20, ptr @.str.28, ptr @.str, i32 131, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@mt76s_write_mailbox._entry_ptr.40 = internal global ptr @mt76s_write_mailbox._entry.39, section ".printk_index", align 4
@mt76s_write_mailbox._entry.41 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.23, ptr @.str.28, ptr @.str, i32 136, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@mt76s_write_mailbox._entry_ptr.42 = internal global ptr @mt76s_write_mailbox._entry.41, section ".printk_index", align 4
@mt76s_alloc_tx_queue.__key = internal global { %struct.lock_class_key, [24 x i8] } zeroinitializer, align 32
@.str.43 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"mt76-%s %s\00", [21 x i8] zeroinitializer }, align 32
@rcu_lock_map = external dso_local global %struct.lockdep_map, align 4
@rcu_read_lock.__warned = internal unnamed_addr global i1 false, section ".data.unlikely", align 1
@.str.44 = internal constant { [25 x i8], [39 x i8] } { [25 x i8] c"include/linux/rcupdate.h\00", [39 x i8] zeroinitializer }, align 32
@.str.45 = internal constant { [42 x i8], [54 x i8] } { [42 x i8] c"rcu_read_lock() used illegally while idle\00", [54 x i8] zeroinitializer }, align 32
@rcu_read_unlock.__warned = internal unnamed_addr global i1 false, section ".data.unlikely", align 1
@.str.46 = internal constant { [44 x i8], [52 x i8] } { [44 x i8] c"rcu_read_unlock() used illegally while idle\00", [52 x i8] zeroinitializer }, align 32
@___asan_gen_.49 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.159, i32 243, i32 8 }
@___asan_gen_.64 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.159, i32 246, i32 3 }
@___asan_gen_.70 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.159, i32 306, i32 2 }
@___asan_gen_.73 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.159, i32 633, i32 26 }
@___asan_gen_.76 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.159, i32 638, i32 5 }
@___asan_gen_.82 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.159, i32 645, i32 2 }
@___asan_gen_.83 = private unnamed_addr constant [15 x i8] c"sdio_queue_ops\00", align 1
@___asan_gen_.85 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.159, i32 585, i32 36 }
@___asan_gen_.94 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.159, i32 44, i32 3 }
@___asan_gen_.100 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.159, i32 50, i32 3 }
@___asan_gen_.106 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.159, i32 57, i32 3 }
@___asan_gen_.109 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.159, i32 63, i32 3 }
@___asan_gen_.115 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.159, i32 69, i32 3 }
@___asan_gen_.121 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.159, i32 74, i32 3 }
@___asan_gen_.127 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.159, i32 81, i32 3 }
@___asan_gen_.133 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.159, i32 99, i32 3 }
@___asan_gen_.139 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.159, i32 105, i32 3 }
@___asan_gen_.145 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.159, i32 112, i32 3 }
@___asan_gen_.148 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.159, i32 119, i32 3 }
@___asan_gen_.151 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.159, i32 125, i32 3 }
@___asan_gen_.154 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.159, i32 131, i32 3 }
@___asan_gen_.155 = private unnamed_addr constant [7 x i8] c"_entry\00", align 1
@___asan_gen_.157 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.159, i32 136, i32 3 }
@___asan_gen_.158 = private unnamed_addr constant [6 x i8] c"__key\00", align 1
@___asan_gen_.159 = private constant [45 x i8] c"../drivers/net/wireless/mediatek/mt76/sdio.c\00", align 1
@___asan_gen_.160 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.159, i32 329, i32 2 }
@___asan_gen_.162 = private unnamed_addr constant [45 x i8] c"../drivers/net/wireless/mediatek/mt76/util.h\00", align 1
@___asan_gen_.163 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.162, i32 73, i32 12 }
@___asan_gen_.169 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.171, i32 695, i32 2 }
@___asan_gen_.170 = private unnamed_addr constant [17 x i8] c"<string literal>\00", align 1
@___asan_gen_.171 = private unnamed_addr constant [28 x i8] c"../include/linux/rcupdate.h\00", align 1
@___asan_gen_.172 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.171, i32 723, i32 2 }
@llvm.compiler.used = appending global [74 x ptr] [ptr @__UNIQUE_ID_author381, ptr @__UNIQUE_ID_author382, ptr @__UNIQUE_ID_file383, ptr @__UNIQUE_ID_license384, ptr @__ksymtab_mt76s_alloc_rx_queue, ptr @__ksymtab_mt76s_alloc_tx, ptr @__ksymtab_mt76s_deinit, ptr @__ksymtab_mt76s_hw_init, ptr @__ksymtab_mt76s_init, ptr @__ksymtab_mt76s_rd_rp, ptr @__ksymtab_mt76s_read_copy, ptr @__ksymtab_mt76s_read_pcr, ptr @__ksymtab_mt76s_rmw, ptr @__ksymtab_mt76s_rr, ptr @__ksymtab_mt76s_wr, ptr @__ksymtab_mt76s_wr_rp, ptr @__ksymtab_mt76s_write_copy, ptr @mt76s_hw_init._entry, ptr @mt76s_hw_init._entry_ptr, ptr @mt76s_read_mailbox._entry, ptr @mt76s_read_mailbox._entry.11, ptr @mt76s_read_mailbox._entry.14, ptr @mt76s_read_mailbox._entry.17, ptr @mt76s_read_mailbox._entry.19, ptr @mt76s_read_mailbox._entry.22, ptr @mt76s_read_mailbox._entry.25, ptr @mt76s_read_mailbox._entry_ptr, ptr @mt76s_read_mailbox._entry_ptr.13, ptr @mt76s_read_mailbox._entry_ptr.16, ptr @mt76s_read_mailbox._entry_ptr.18, ptr @mt76s_read_mailbox._entry_ptr.21, ptr @mt76s_read_mailbox._entry_ptr.24, ptr @mt76s_read_mailbox._entry_ptr.27, ptr @mt76s_write_mailbox._entry, ptr @mt76s_write_mailbox._entry.29, ptr @mt76s_write_mailbox._entry.32, ptr @mt76s_write_mailbox._entry.35, ptr @mt76s_write_mailbox._entry.37, ptr @mt76s_write_mailbox._entry.39, ptr @mt76s_write_mailbox._entry.41, ptr @mt76s_write_mailbox._entry_ptr, ptr @mt76s_write_mailbox._entry_ptr.31, ptr @mt76s_write_mailbox._entry_ptr.34, ptr @mt76s_write_mailbox._entry_ptr.36, ptr @mt76s_write_mailbox._entry_ptr.38, ptr @mt76s_write_mailbox._entry_ptr.40, ptr @mt76s_write_mailbox._entry_ptr.42, ptr @.str, ptr @.str.1, ptr @.str.2, ptr @.str.3, ptr @.str.4, ptr @mt76s_alloc_rx_queue.__key, ptr @.str.5, ptr @.str.6, ptr @.str.7, ptr @mt76s_init.__key, ptr @.str.8, ptr @sdio_queue_ops, ptr @.str.9, ptr @.str.10, ptr @.str.12, ptr @.str.15, ptr @.str.20, ptr @.str.23, ptr @.str.26, ptr @.str.28, ptr @.str.30, ptr @.str.33, ptr @mt76s_alloc_tx_queue.__key, ptr @.str.43, ptr @.str.44, ptr @.str.45, ptr @.str.46], section "llvm.metadata"
@0 = internal global [42 x { i32, i32, i32, i32, i32, i32, i32, i32 }] [{ i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str to i32), i32 42, i32 96, i32 ptrtoint (ptr @___asan_gen_.170 to i32), i32 ptrtoint (ptr @___asan_gen_.159 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.49 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mt76s_hw_init._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.155 to i32), i32 ptrtoint (ptr @___asan_gen_.159 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.64 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.1 to i32), i32 33, i32 96, i32 ptrtoint (ptr @___asan_gen_.170 to i32), i32 ptrtoint (ptr @___asan_gen_.159 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.64 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.2 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.170 to i32), i32 ptrtoint (ptr @___asan_gen_.159 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.64 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.3 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.170 to i32), i32 ptrtoint (ptr @___asan_gen_.159 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.64 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.4 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.170 to i32), i32 ptrtoint (ptr @___asan_gen_.159 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.64 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mt76s_alloc_rx_queue.__key to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.158 to i32), i32 ptrtoint (ptr @___asan_gen_.159 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.70 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.5 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.170 to i32), i32 ptrtoint (ptr @___asan_gen_.159 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.70 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.6 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.170 to i32), i32 ptrtoint (ptr @___asan_gen_.159 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.73 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.7 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.170 to i32), i32 ptrtoint (ptr @___asan_gen_.159 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.76 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mt76s_init.__key to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.158 to i32), i32 ptrtoint (ptr @___asan_gen_.159 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.82 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.8 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.170 to i32), i32 ptrtoint (ptr @___asan_gen_.159 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.82 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sdio_queue_ops to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.83 to i32), i32 ptrtoint (ptr @___asan_gen_.159 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.85 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mt76s_read_mailbox._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.155 to i32), i32 ptrtoint (ptr @___asan_gen_.159 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.94 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.9 to i32), i32 33, i32 96, i32 ptrtoint (ptr @___asan_gen_.170 to i32), i32 ptrtoint (ptr @___asan_gen_.159 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.94 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.10 to i32), i32 19, i32 64, i32 ptrtoint (ptr @___asan_gen_.170 to i32), i32 ptrtoint (ptr @___asan_gen_.159 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.94 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mt76s_read_mailbox._entry.11 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.155 to i32), i32 ptrtoint (ptr @___asan_gen_.159 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.100 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.12 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.170 to i32), i32 ptrtoint (ptr @___asan_gen_.159 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.100 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mt76s_read_mailbox._entry.14 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.155 to i32), i32 ptrtoint (ptr @___asan_gen_.159 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.106 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.15 to i32), i32 21, i32 64, i32 ptrtoint (ptr @___asan_gen_.170 to i32), i32 ptrtoint (ptr @___asan_gen_.159 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.106 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mt76s_read_mailbox._entry.17 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.155 to i32), i32 ptrtoint (ptr @___asan_gen_.159 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.109 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mt76s_read_mailbox._entry.19 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.155 to i32), i32 ptrtoint (ptr @___asan_gen_.159 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.115 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.20 to i32), i32 33, i32 96, i32 ptrtoint (ptr @___asan_gen_.170 to i32), i32 ptrtoint (ptr @___asan_gen_.159 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.115 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mt76s_read_mailbox._entry.22 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.155 to i32), i32 ptrtoint (ptr @___asan_gen_.159 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.121 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.23 to i32), i32 19, i32 64, i32 ptrtoint (ptr @___asan_gen_.170 to i32), i32 ptrtoint (ptr @___asan_gen_.159 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.121 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mt76s_read_mailbox._entry.25 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.155 to i32), i32 ptrtoint (ptr @___asan_gen_.159 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.127 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.26 to i32), i32 33, i32 96, i32 ptrtoint (ptr @___asan_gen_.170 to i32), i32 ptrtoint (ptr @___asan_gen_.159 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.127 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mt76s_write_mailbox._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.155 to i32), i32 ptrtoint (ptr @___asan_gen_.159 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.133 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.28 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.170 to i32), i32 ptrtoint (ptr @___asan_gen_.159 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.133 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mt76s_write_mailbox._entry.29 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.155 to i32), i32 ptrtoint (ptr @___asan_gen_.159 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.139 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.30 to i32), i32 37, i32 96, i32 ptrtoint (ptr @___asan_gen_.170 to i32), i32 ptrtoint (ptr @___asan_gen_.159 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.139 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mt76s_write_mailbox._entry.32 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.155 to i32), i32 ptrtoint (ptr @___asan_gen_.159 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.145 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.33 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.170 to i32), i32 ptrtoint (ptr @___asan_gen_.159 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.145 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mt76s_write_mailbox._entry.35 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.155 to i32), i32 ptrtoint (ptr @___asan_gen_.159 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.148 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mt76s_write_mailbox._entry.37 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.155 to i32), i32 ptrtoint (ptr @___asan_gen_.159 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.151 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mt76s_write_mailbox._entry.39 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.155 to i32), i32 ptrtoint (ptr @___asan_gen_.159 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.154 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mt76s_write_mailbox._entry.41 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.155 to i32), i32 ptrtoint (ptr @___asan_gen_.159 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.157 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mt76s_alloc_tx_queue.__key to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.158 to i32), i32 ptrtoint (ptr @___asan_gen_.159 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.160 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.43 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.170 to i32), i32 ptrtoint (ptr @___asan_gen_.159 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.163 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.44 to i32), i32 25, i32 64, i32 ptrtoint (ptr @___asan_gen_.170 to i32), i32 ptrtoint (ptr @___asan_gen_.159 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.169 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.45 to i32), i32 42, i32 96, i32 ptrtoint (ptr @___asan_gen_.170 to i32), i32 ptrtoint (ptr @___asan_gen_.159 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.169 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.46 to i32), i32 44, i32 96, i32 ptrtoint (ptr @___asan_gen_.170 to i32), i32 ptrtoint (ptr @___asan_gen_.159 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.172 to i32), i32 -1 }]
@llvm.used = appending global [2 x ptr] [ptr @asan.module_ctor, ptr @asan.module_dtor], section "llvm.metadata"
@llvm.global_ctors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_ctor, ptr null }]
@llvm.global_dtors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_dtor, ptr null }]

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @mt76s_read_pcr(ptr nocapture noundef readonly %dev) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #8
  call void @llvm.arm.gnu.eabi.mcount()
  %func = getelementptr inbounds %struct.mt76_dev, ptr %dev, i32 0, i32 59, i32 0, i32 3, i32 1
  %0 = ptrtoint ptr %func to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %func, align 4
  %call = tail call i32 @sdio_readl(ptr noundef %1, i32 noundef 4, ptr noundef null) #6
  ret i32 %call
}

; Function Attrs: argmemonly nocallback nofree nosync nounwind willreturn
declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @sdio_readl(ptr noundef, i32 noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: argmemonly nocallback nofree nosync nounwind willreturn
declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @mt76s_rr(ptr noundef %dev, i32 noundef %offset) #0 align 64 {
entry:
  %err.i = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #8
  call void @llvm.arm.gnu.eabi.mcount()
  %state = getelementptr inbounds %struct.mt76_phy, ptr %dev, i32 0, i32 3
  %0 = ptrtoint ptr %state to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load volatile i32, ptr %state, align 4
  %2 = and i32 %1, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %2)
  %tobool.not = icmp eq i32 %2, 0
  br i1 %tobool.not, label %if.else, label %if.then

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #8
  %mcu_ops = getelementptr inbounds %struct.mt76_dev, ptr %dev, i32 0, i32 12
  %3 = ptrtoint ptr %mcu_ops to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %mcu_ops, align 4
  %mcu_rr = getelementptr inbounds %struct.mt76_mcu_ops, ptr %4, i32 0, i32 5
  %5 = ptrtoint ptr %mcu_rr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %mcu_rr, align 4
  %call1 = tail call i32 %6(ptr noundef %dev, i32 noundef %offset) #6
  br label %return

if.else:                                          ; preds = %entry
  %func1.i = getelementptr inbounds %struct.mt76_dev, ptr %dev, i32 0, i32 59, i32 0, i32 3, i32 1
  %7 = ptrtoint ptr %func1.i to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %func1.i, align 4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %err.i) #6
  %9 = ptrtoint ptr %err.i to i32
  call void @__asan_store4_noabort(i32 %9)
  store i32 -1, ptr %err.i, align 4, !annotation !127
  tail call void @sdio_claim_host(ptr noundef %8) #6
  call void @sdio_writel(ptr noundef %8, i32 noundef %offset, i32 noundef 112, ptr noundef nonnull %err.i) #6
  %10 = ptrtoint ptr %err.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %err.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %11)
  %cmp.i = icmp slt i32 %11, 0
  br i1 %cmp.i, label %do.end.i, label %if.end.i

do.end.i:                                         ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #8
  %dev2.i = getelementptr inbounds %struct.mt76_dev, ptr %dev, i32 0, i32 13
  %12 = ptrtoint ptr %dev2.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %dev2.i, align 8
  call void (ptr, ptr, ...) @_dev_err(ptr noundef %13, ptr noundef nonnull @.str.9, i32 noundef %11) #9
  br label %mt76s_read_mailbox.exit

if.end.i:                                         ; preds = %if.else
  call void @sdio_writel(ptr noundef %8, i32 noundef 65536, i32 noundef 36, ptr noundef nonnull %err.i) #6
  %14 = ptrtoint ptr %err.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %err.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %15)
  %cmp3.i = icmp slt i32 %15, 0
  br i1 %cmp3.i, label %do.end7.i, label %if.end9.i

do.end7.i:                                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #8
  %dev8.i = getelementptr inbounds %struct.mt76_dev, ptr %dev, i32 0, i32 13
  %16 = ptrtoint ptr %dev8.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %dev8.i, align 8
  call void (ptr, ptr, ...) @_dev_err(ptr noundef %17, ptr noundef nonnull @.str.12, i32 noundef %15) #9
  br label %mt76s_read_mailbox.exit

if.end9.i:                                        ; preds = %if.end.i
  %call.i = call i64 @ktime_get() #6
  %add.i.i = add i64 %call.i, 1000000000
  br label %for.cond.i

for.cond.i:                                       ; preds = %land.lhs.true.i.for.cond.i_crit_edge, %if.end9.i
  %18 = ptrtoint ptr %func1.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %func1.i, align 4
  %call.i.i = call i32 @sdio_readl(ptr noundef %19, i32 noundef 16, ptr noundef null) #6
  %and.i = and i32 %call.i.i, 65536
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %land.lhs.true.i, label %for.cond.i.for.end.i_crit_edge

for.cond.i.for.end.i_crit_edge:                   ; preds = %for.cond.i
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.end.i

land.lhs.true.i:                                  ; preds = %for.cond.i
  %call27.i = call i64 @ktime_get() #6
  %cmp3.i.i = icmp sgt i64 %call27.i, %add.i.i
  br i1 %cmp3.i.i, label %if.then30.i, label %land.lhs.true.i.for.cond.i_crit_edge

land.lhs.true.i.for.cond.i_crit_edge:             ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.cond.i

if.then30.i:                                      ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #8
  %20 = ptrtoint ptr %func1.i to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %func1.i, align 4
  %call.i102.i = call i32 @sdio_readl(ptr noundef %21, i32 noundef 16, ptr noundef null) #6
  br label %for.end.i

for.end.i:                                        ; preds = %if.then30.i, %for.cond.i.for.end.i_crit_edge
  %status.0.i = phi i32 [ %call.i102.i, %if.then30.i ], [ %call.i.i, %for.cond.i.for.end.i_crit_edge ]
  %and36.i = and i32 %status.0.i, 65536
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and36.i)
  %tobool37.not.i = icmp eq i32 %and36.i, 0
  %cond.i = select i1 %tobool37.not.i, i32 -110, i32 0
  %22 = ptrtoint ptr %err.i to i32
  call void @__asan_store4_noabort(i32 %22)
  store i32 %cond.i, ptr %err.i, align 4
  br i1 %tobool37.not.i, label %do.end42.i, label %if.end44.i

do.end42.i:                                       ; preds = %for.end.i
  call void @__sanitizer_cov_trace_pc() #8
  %dev43.i = getelementptr inbounds %struct.mt76_dev, ptr %dev, i32 0, i32 13
  %23 = ptrtoint ptr %dev43.i to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load ptr, ptr %dev43.i, align 8
  call void (ptr, ptr, ...) @_dev_err(ptr noundef %24, ptr noundef nonnull @.str.15) #9
  br label %mt76s_read_mailbox.exit

if.end44.i:                                       ; preds = %for.end.i
  call void @sdio_writel(ptr noundef %8, i32 noundef 65536, i32 noundef 16, ptr noundef nonnull %err.i) #6
  %25 = ptrtoint ptr %err.i to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load i32, ptr %err.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %26)
  %cmp45.i = icmp slt i32 %26, 0
  br i1 %cmp45.i, label %do.end49.i, label %if.end51.i

do.end49.i:                                       ; preds = %if.end44.i
  call void @__sanitizer_cov_trace_pc() #8
  %dev50.i = getelementptr inbounds %struct.mt76_dev, ptr %dev, i32 0, i32 13
  %27 = ptrtoint ptr %dev50.i to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load ptr, ptr %dev50.i, align 8
  call void (ptr, ptr, ...) @_dev_err(ptr noundef %28, ptr noundef nonnull @.str.12, i32 noundef %26) #9
  br label %mt76s_read_mailbox.exit

if.end51.i:                                       ; preds = %if.end44.i
  %call52.i = call i32 @sdio_readl(ptr noundef %8, i32 noundef 112, ptr noundef nonnull %err.i) #6
  %29 = ptrtoint ptr %err.i to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %err.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %30)
  %cmp53.i = icmp slt i32 %30, 0
  br i1 %cmp53.i, label %do.end57.i, label %if.end59.i

do.end57.i:                                       ; preds = %if.end51.i
  call void @__sanitizer_cov_trace_pc() #8
  %dev58.i = getelementptr inbounds %struct.mt76_dev, ptr %dev, i32 0, i32 13
  %31 = ptrtoint ptr %dev58.i to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load ptr, ptr %dev58.i, align 8
  call void (ptr, ptr, ...) @_dev_err(ptr noundef %32, ptr noundef nonnull @.str.20, i32 noundef %30) #9
  br label %mt76s_read_mailbox.exit

if.end59.i:                                       ; preds = %if.end51.i
  call void @__sanitizer_cov_trace_cmp4(i32 %call52.i, i32 %offset)
  %cmp60.not.i = icmp eq i32 %call52.i, %offset
  br i1 %cmp60.not.i, label %if.end66.i, label %do.end64.i

do.end64.i:                                       ; preds = %if.end59.i
  call void @__sanitizer_cov_trace_pc() #8
  %dev65.i = getelementptr inbounds %struct.mt76_dev, ptr %dev, i32 0, i32 13
  %33 = ptrtoint ptr %dev65.i to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load ptr, ptr %dev65.i, align 8
  call void (ptr, ptr, ...) @_dev_err(ptr noundef %34, ptr noundef nonnull @.str.23) #9
  br label %mt76s_read_mailbox.exit

if.end66.i:                                       ; preds = %if.end59.i
  %call67.i = call i32 @sdio_readl(ptr noundef %8, i32 noundef 124, ptr noundef nonnull %err.i) #6
  %35 = ptrtoint ptr %err.i to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load i32, ptr %err.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %36)
  %cmp68.i = icmp slt i32 %36, 0
  br i1 %cmp68.i, label %do.end72.i, label %if.end66.i.mt76s_read_mailbox.exit_crit_edge

if.end66.i.mt76s_read_mailbox.exit_crit_edge:     ; preds = %if.end66.i
  call void @__sanitizer_cov_trace_pc() #8
  br label %mt76s_read_mailbox.exit

do.end72.i:                                       ; preds = %if.end66.i
  call void @__sanitizer_cov_trace_pc() #8
  %dev73.i = getelementptr inbounds %struct.mt76_dev, ptr %dev, i32 0, i32 13
  %37 = ptrtoint ptr %dev73.i to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load ptr, ptr %dev73.i, align 8
  call void (ptr, ptr, ...) @_dev_err(ptr noundef %38, ptr noundef nonnull @.str.26, i32 noundef %36) #9
  br label %mt76s_read_mailbox.exit

mt76s_read_mailbox.exit:                          ; preds = %do.end72.i, %if.end66.i.mt76s_read_mailbox.exit_crit_edge, %do.end64.i, %do.end57.i, %do.end49.i, %do.end42.i, %do.end7.i, %do.end.i
  %val.0.i = phi i32 [ -1, %do.end.i ], [ -1, %do.end7.i ], [ -1, %do.end42.i ], [ -1, %do.end49.i ], [ %call52.i, %do.end57.i ], [ -1, %do.end64.i ], [ %call67.i, %do.end72.i ], [ %call67.i, %if.end66.i.mt76s_read_mailbox.exit_crit_edge ]
  call void @sdio_release_host(ptr noundef %8) #6
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %err.i) #6
  br label %return

return:                                           ; preds = %mt76s_read_mailbox.exit, %if.then
  %retval.0 = phi i32 [ %call1, %if.then ], [ %val.0.i, %mt76s_read_mailbox.exit ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @mt76s_wr(ptr noundef %dev, i32 noundef %offset, i32 noundef %val) #0 align 64 {
entry:
  %err.i = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #8
  call void @llvm.arm.gnu.eabi.mcount()
  %state = getelementptr inbounds %struct.mt76_phy, ptr %dev, i32 0, i32 3
  %0 = ptrtoint ptr %state to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load volatile i32, ptr %state, align 4
  %2 = and i32 %1, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %2)
  %tobool.not = icmp eq i32 %2, 0
  br i1 %tobool.not, label %if.else, label %if.then

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #8
  %mcu_ops = getelementptr inbounds %struct.mt76_dev, ptr %dev, i32 0, i32 12
  %3 = ptrtoint ptr %mcu_ops to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %mcu_ops, align 4
  %mcu_wr = getelementptr inbounds %struct.mt76_mcu_ops, ptr %4, i32 0, i32 6
  %5 = ptrtoint ptr %mcu_wr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %mcu_wr, align 4
  tail call void %6(ptr noundef %dev, i32 noundef %offset, i32 noundef %val) #6
  br label %if.end

if.else:                                          ; preds = %entry
  %func1.i = getelementptr inbounds %struct.mt76_dev, ptr %dev, i32 0, i32 59, i32 0, i32 3, i32 1
  %7 = ptrtoint ptr %func1.i to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %func1.i, align 4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %err.i) #6
  %9 = ptrtoint ptr %err.i to i32
  call void @__asan_store4_noabort(i32 %9)
  store i32 -1, ptr %err.i, align 4, !annotation !127
  tail call void @sdio_claim_host(ptr noundef %8) #6
  call void @sdio_writel(ptr noundef %8, i32 noundef %offset, i32 noundef 112, ptr noundef nonnull %err.i) #6
  %10 = ptrtoint ptr %err.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %err.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %11)
  %cmp.i = icmp slt i32 %11, 0
  br i1 %cmp.i, label %do.end.i, label %if.end.i

do.end.i:                                         ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #8
  %dev2.i = getelementptr inbounds %struct.mt76_dev, ptr %dev, i32 0, i32 13
  %12 = ptrtoint ptr %dev2.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %dev2.i, align 8
  call void (ptr, ptr, ...) @_dev_err(ptr noundef %13, ptr noundef nonnull @.str.9, i32 noundef %11) #9
  br label %mt76s_write_mailbox.exit

if.end.i:                                         ; preds = %if.else
  call void @sdio_writel(ptr noundef %8, i32 noundef %val, i32 noundef 116, ptr noundef nonnull %err.i) #6
  %14 = ptrtoint ptr %err.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %err.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %15)
  %cmp3.i = icmp slt i32 %15, 0
  br i1 %cmp3.i, label %do.end7.i, label %if.end9.i

do.end7.i:                                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #8
  %dev8.i = getelementptr inbounds %struct.mt76_dev, ptr %dev, i32 0, i32 13
  %16 = ptrtoint ptr %dev8.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %dev8.i, align 8
  call void (ptr, ptr, ...) @_dev_err(ptr noundef %17, ptr noundef nonnull @.str.30, i32 noundef %15) #9
  br label %mt76s_write_mailbox.exit

if.end9.i:                                        ; preds = %if.end.i
  call void @sdio_writel(ptr noundef %8, i32 noundef 131072, i32 noundef 36, ptr noundef nonnull %err.i) #6
  %18 = ptrtoint ptr %err.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %err.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %19)
  %cmp10.i = icmp slt i32 %19, 0
  br i1 %cmp10.i, label %do.end14.i, label %if.end16.i

do.end14.i:                                       ; preds = %if.end9.i
  call void @__sanitizer_cov_trace_pc() #8
  %dev15.i = getelementptr inbounds %struct.mt76_dev, ptr %dev, i32 0, i32 13
  %20 = ptrtoint ptr %dev15.i to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %dev15.i, align 8
  call void (ptr, ptr, ...) @_dev_err(ptr noundef %21, ptr noundef nonnull @.str.33, i32 noundef %19) #9
  br label %mt76s_write_mailbox.exit

if.end16.i:                                       ; preds = %if.end9.i
  %call.i = call i64 @ktime_get() #6
  %add.i.i = add i64 %call.i, 1000000000
  br label %for.cond.i

for.cond.i:                                       ; preds = %land.lhs.true.i.for.cond.i_crit_edge, %if.end16.i
  %22 = ptrtoint ptr %func1.i to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %func1.i, align 4
  %call.i.i = call i32 @sdio_readl(ptr noundef %23, i32 noundef 16, ptr noundef null) #6
  %and.i = and i32 %call.i.i, 131072
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %land.lhs.true.i, label %for.cond.i.for.end.i_crit_edge

for.cond.i.for.end.i_crit_edge:                   ; preds = %for.cond.i
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.end.i

land.lhs.true.i:                                  ; preds = %for.cond.i
  %call34.i = call i64 @ktime_get() #6
  %cmp3.i.i = icmp sgt i64 %call34.i, %add.i.i
  br i1 %cmp3.i.i, label %if.then37.i, label %land.lhs.true.i.for.cond.i_crit_edge

land.lhs.true.i.for.cond.i_crit_edge:             ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.cond.i

if.then37.i:                                      ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #8
  %24 = ptrtoint ptr %func1.i to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %func1.i, align 4
  %call.i101.i = call i32 @sdio_readl(ptr noundef %25, i32 noundef 16, ptr noundef null) #6
  br label %for.end.i

for.end.i:                                        ; preds = %if.then37.i, %for.cond.i.for.end.i_crit_edge
  %status.0.i = phi i32 [ %call.i101.i, %if.then37.i ], [ %call.i.i, %for.cond.i.for.end.i_crit_edge ]
  %and43.i = and i32 %status.0.i, 131072
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and43.i)
  %tobool44.not.i = icmp eq i32 %and43.i, 0
  %cond.i = select i1 %tobool44.not.i, i32 -110, i32 0
  %26 = ptrtoint ptr %err.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 %cond.i, ptr %err.i, align 4
  br i1 %tobool44.not.i, label %do.end49.i, label %if.end51.i

do.end49.i:                                       ; preds = %for.end.i
  call void @__sanitizer_cov_trace_pc() #8
  %dev50.i = getelementptr inbounds %struct.mt76_dev, ptr %dev, i32 0, i32 13
  %27 = ptrtoint ptr %dev50.i to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load ptr, ptr %dev50.i, align 8
  call void (ptr, ptr, ...) @_dev_err(ptr noundef %28, ptr noundef nonnull @.str.15) #9
  br label %mt76s_write_mailbox.exit

if.end51.i:                                       ; preds = %for.end.i
  call void @sdio_writel(ptr noundef %8, i32 noundef 131072, i32 noundef 16, ptr noundef nonnull %err.i) #6
  %29 = ptrtoint ptr %err.i to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %err.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %30)
  %cmp52.i = icmp slt i32 %30, 0
  br i1 %cmp52.i, label %do.end56.i, label %if.end58.i

do.end56.i:                                       ; preds = %if.end51.i
  call void @__sanitizer_cov_trace_pc() #8
  %dev57.i = getelementptr inbounds %struct.mt76_dev, ptr %dev, i32 0, i32 13
  %31 = ptrtoint ptr %dev57.i to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load ptr, ptr %dev57.i, align 8
  call void (ptr, ptr, ...) @_dev_err(ptr noundef %32, ptr noundef nonnull @.str.33, i32 noundef %30) #9
  br label %mt76s_write_mailbox.exit

if.end58.i:                                       ; preds = %if.end51.i
  %call59.i = call i32 @sdio_readl(ptr noundef %8, i32 noundef 112, ptr noundef nonnull %err.i) #6
  %33 = ptrtoint ptr %err.i to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load i32, ptr %err.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %34)
  %cmp60.i = icmp slt i32 %34, 0
  br i1 %cmp60.i, label %do.end64.i, label %if.end66.i

do.end64.i:                                       ; preds = %if.end58.i
  call void @__sanitizer_cov_trace_pc() #8
  %dev65.i = getelementptr inbounds %struct.mt76_dev, ptr %dev, i32 0, i32 13
  %35 = ptrtoint ptr %dev65.i to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load ptr, ptr %dev65.i, align 8
  call void (ptr, ptr, ...) @_dev_err(ptr noundef %36, ptr noundef nonnull @.str.20, i32 noundef %34) #9
  br label %mt76s_write_mailbox.exit

if.end66.i:                                       ; preds = %if.end58.i
  call void @__sanitizer_cov_trace_cmp4(i32 %call59.i, i32 %offset)
  %cmp67.not.i = icmp eq i32 %call59.i, %offset
  br i1 %cmp67.not.i, label %if.end66.i.mt76s_write_mailbox.exit_crit_edge, label %do.end71.i

if.end66.i.mt76s_write_mailbox.exit_crit_edge:    ; preds = %if.end66.i
  call void @__sanitizer_cov_trace_pc() #8
  br label %mt76s_write_mailbox.exit

do.end71.i:                                       ; preds = %if.end66.i
  call void @__sanitizer_cov_trace_pc() #8
  %dev72.i = getelementptr inbounds %struct.mt76_dev, ptr %dev, i32 0, i32 13
  %37 = ptrtoint ptr %dev72.i to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load ptr, ptr %dev72.i, align 8
  call void (ptr, ptr, ...) @_dev_err(ptr noundef %38, ptr noundef nonnull @.str.23) #9
  br label %mt76s_write_mailbox.exit

mt76s_write_mailbox.exit:                         ; preds = %do.end71.i, %if.end66.i.mt76s_write_mailbox.exit_crit_edge, %do.end64.i, %do.end56.i, %do.end49.i, %do.end14.i, %do.end7.i, %do.end.i
  call void @sdio_release_host(ptr noundef %8) #6
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %err.i) #6
  br label %if.end

if.end:                                           ; preds = %mt76s_write_mailbox.exit, %if.then
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @mt76s_rmw(ptr noundef %dev, i32 noundef %offset, i32 noundef %mask, i32 noundef %val) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #8
  call void @llvm.arm.gnu.eabi.mcount()
  %call = tail call i32 @mt76s_rr(ptr noundef %dev, i32 noundef %offset)
  %neg = xor i32 %mask, -1
  %and = and i32 %call, %neg
  %or = or i32 %and, %val
  tail call void @mt76s_wr(ptr noundef %dev, i32 noundef %offset, i32 noundef %or)
  ret i32 %or
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @mt76s_write_copy(ptr noundef %dev, i32 noundef %offset, ptr nocapture noundef readonly %data, i32 noundef %len) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #8
  call void @llvm.arm.gnu.eabi.mcount()
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %len)
  %cmp5.not = icmp ult i32 %len, 4
  br i1 %cmp5.not, label %entry.for.end_crit_edge, label %for.body.preheader

entry.for.end_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.end

for.body.preheader:                               ; preds = %entry
  %div4 = lshr i32 %len, 2
  br label %for.body

for.body:                                         ; preds = %for.body.for.body_crit_edge, %for.body.preheader
  %i.07 = phi i32 [ %inc, %for.body.for.body_crit_edge ], [ 0, %for.body.preheader ]
  %offset.addr.06 = phi i32 [ %add, %for.body.for.body_crit_edge ], [ %offset, %for.body.preheader ]
  %arrayidx = getelementptr i32, ptr %data, i32 %i.07
  %0 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %arrayidx, align 4
  tail call void @mt76s_wr(ptr noundef %dev, i32 noundef %offset.addr.06, i32 noundef %1)
  %add = add i32 %offset.addr.06, 4
  %inc = add nuw nsw i32 %i.07, 1
  %exitcond.not = icmp eq i32 %inc, %div4
  br i1 %exitcond.not, label %for.body.for.end_crit_edge, label %for.body.for.body_crit_edge

for.body.for.body_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.body

for.body.for.end_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.end

for.end:                                          ; preds = %for.body.for.end_crit_edge, %entry.for.end_crit_edge
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @mt76s_read_copy(ptr noundef %dev, i32 noundef %offset, ptr nocapture noundef writeonly %data, i32 noundef %len) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #8
  call void @llvm.arm.gnu.eabi.mcount()
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %len)
  %cmp5.not = icmp ult i32 %len, 4
  br i1 %cmp5.not, label %entry.for.end_crit_edge, label %for.body.preheader

entry.for.end_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.end

for.body.preheader:                               ; preds = %entry
  %div4 = lshr i32 %len, 2
  br label %for.body

for.body:                                         ; preds = %for.body.for.body_crit_edge, %for.body.preheader
  %i.07 = phi i32 [ %inc, %for.body.for.body_crit_edge ], [ 0, %for.body.preheader ]
  %offset.addr.06 = phi i32 [ %add, %for.body.for.body_crit_edge ], [ %offset, %for.body.preheader ]
  %call = tail call i32 @mt76s_rr(ptr noundef %dev, i32 noundef %offset.addr.06)
  %arrayidx = getelementptr i32, ptr %data, i32 %i.07
  %0 = ptrtoint ptr %arrayidx to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 %call, ptr %arrayidx, align 4
  %add = add i32 %offset.addr.06, 4
  %inc = add nuw nsw i32 %i.07, 1
  %exitcond.not = icmp eq i32 %inc, %div4
  br i1 %exitcond.not, label %for.body.for.end_crit_edge, label %for.body.for.body_crit_edge

for.body.for.body_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.body

for.body.for.end_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.end

for.end:                                          ; preds = %for.body.for.end_crit_edge, %entry.for.end_crit_edge
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @mt76s_wr_rp(ptr noundef %dev, i32 %base, ptr nocapture noundef readonly %data, i32 noundef %len) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #8
  call void @llvm.arm.gnu.eabi.mcount()
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %len)
  %cmp4 = icmp sgt i32 %len, 0
  br i1 %cmp4, label %entry.for.body_crit_edge, label %entry.for.end_crit_edge

entry.for.end_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.end

entry.for.body_crit_edge:                         ; preds = %entry
  br label %for.body

for.body:                                         ; preds = %for.body.for.body_crit_edge, %entry.for.body_crit_edge
  %i.06 = phi i32 [ %inc, %for.body.for.body_crit_edge ], [ 0, %entry.for.body_crit_edge ]
  %data.addr.05 = phi ptr [ %incdec.ptr, %for.body.for.body_crit_edge ], [ %data, %entry.for.body_crit_edge ]
  %0 = ptrtoint ptr %data.addr.05 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %data.addr.05, align 4
  %value = getelementptr inbounds %struct.mt76_reg_pair, ptr %data.addr.05, i32 0, i32 1
  %2 = ptrtoint ptr %value to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %value, align 4
  tail call void @mt76s_wr(ptr noundef %dev, i32 noundef %1, i32 noundef %3)
  %incdec.ptr = getelementptr %struct.mt76_reg_pair, ptr %data.addr.05, i32 1
  %inc = add nuw nsw i32 %i.06, 1
  %exitcond.not = icmp eq i32 %inc, %len
  br i1 %exitcond.not, label %for.body.for.end_crit_edge, label %for.body.for.body_crit_edge

for.body.for.body_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.body

for.body.for.end_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.end

for.end:                                          ; preds = %for.body.for.end_crit_edge, %entry.for.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @mt76s_rd_rp(ptr noundef %dev, i32 %base, ptr nocapture noundef %data, i32 noundef %len) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #8
  call void @llvm.arm.gnu.eabi.mcount()
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %len)
  %cmp4 = icmp sgt i32 %len, 0
  br i1 %cmp4, label %entry.for.body_crit_edge, label %entry.for.end_crit_edge

entry.for.end_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.end

entry.for.body_crit_edge:                         ; preds = %entry
  br label %for.body

for.body:                                         ; preds = %for.body.for.body_crit_edge, %entry.for.body_crit_edge
  %i.06 = phi i32 [ %inc, %for.body.for.body_crit_edge ], [ 0, %entry.for.body_crit_edge ]
  %data.addr.05 = phi ptr [ %incdec.ptr, %for.body.for.body_crit_edge ], [ %data, %entry.for.body_crit_edge ]
  %0 = ptrtoint ptr %data.addr.05 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %data.addr.05, align 4
  %call = tail call i32 @mt76s_rr(ptr noundef %dev, i32 noundef %1)
  %value = getelementptr inbounds %struct.mt76_reg_pair, ptr %data.addr.05, i32 0, i32 1
  %2 = ptrtoint ptr %value to i32
  call void @__asan_store4_noabort(i32 %2)
  store i32 %call, ptr %value, align 4
  %incdec.ptr = getelementptr %struct.mt76_reg_pair, ptr %data.addr.05, i32 1
  %inc = add nuw nsw i32 %i.06, 1
  %exitcond.not = icmp eq i32 %inc, %len
  br i1 %exitcond.not, label %for.body.for.end_crit_edge, label %for.body.for.body_crit_edge

for.body.for.body_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.body

for.body.for.end_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.end

for.end:                                          ; preds = %for.body.for.end_crit_edge, %entry.for.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @mt76s_hw_init(ptr nocapture noundef %dev, ptr noundef %func, i32 noundef %hw_ver) #0 align 64 {
entry:
  %ret = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #8
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %ret) #6
  %conv = trunc i32 %hw_ver to i8
  %hw_ver1 = getelementptr inbounds %struct.mt76_dev, ptr %dev, i32 0, i32 59, i32 0, i32 4
  %0 = ptrtoint ptr %hw_ver1 to i32
  call void @__asan_store1_noabort(i32 %0)
  store i8 %conv, ptr %hw_ver1, align 4
  tail call void @sdio_claim_host(ptr noundef %func) #6
  %call = tail call i32 @sdio_enable_func(ptr noundef %func) #6
  %1 = ptrtoint ptr %ret to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 %call, ptr %ret, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %cmp = icmp slt i32 %call, 0
  br i1 %cmp, label %entry.release_crit_edge, label %if.end

entry.release_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #8
  br label %release

if.end:                                           ; preds = %entry
  call void @sdio_writel(ptr noundef %func, i32 noundef 514, i32 noundef 4, ptr noundef nonnull %ret) #6
  %2 = ptrtoint ptr %ret to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %ret, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %3)
  %cmp3 = icmp slt i32 %3, 0
  br i1 %cmp3, label %if.end.disable_func_crit_edge, label %if.end6

if.end.disable_func_crit_edge:                    ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #8
  br label %disable_func

if.end6:                                          ; preds = %if.end
  %call7 = call i64 @ktime_get() #6
  %add.i = add i64 %call7, 1000000000
  call void @__might_sleep(ptr noundef nonnull @.str, i32 noundef 244) #6
  %func.i = getelementptr inbounds %struct.mt76_dev, ptr %dev, i32 0, i32 59, i32 0, i32 3, i32 1
  %4 = ptrtoint ptr %func.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %func.i, align 4
  %call.i143 = call i32 @sdio_readl(ptr noundef %5, i32 noundef 4, ptr noundef null) #6
  %and144 = and i32 %call.i143, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and144)
  %tobool.not145 = icmp eq i32 %and144, 0
  br i1 %tobool.not145, label %if.end6.land.lhs.true_crit_edge, label %if.end6.for.end_crit_edge

if.end6.for.end_crit_edge:                        ; preds = %if.end6
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.end

if.end6.land.lhs.true_crit_edge:                  ; preds = %if.end6
  br label %land.lhs.true

land.lhs.true:                                    ; preds = %if.then31.land.lhs.true_crit_edge, %if.end6.land.lhs.true_crit_edge
  %call23 = call i64 @ktime_get() #6
  call void @__sanitizer_cov_trace_cmp8(i64 %call23, i64 %add.i)
  %cmp3.i = icmp sgt i64 %call23, %add.i
  br i1 %cmp3.i, label %if.then27, label %if.then31

if.then27:                                        ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #8
  %6 = ptrtoint ptr %func.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %func.i, align 4
  %call.i140 = call i32 @sdio_readl(ptr noundef %7, i32 noundef 4, ptr noundef null) #6
  br label %for.end

if.then31:                                        ; preds = %land.lhs.true
  call void @usleep_range_state(i32 noundef 501, i32 noundef 2000, i32 noundef 2) #6
  %8 = ptrtoint ptr %func.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %func.i, align 4
  %call.i = call i32 @sdio_readl(ptr noundef %9, i32 noundef 4, ptr noundef null) #6
  %and = and i32 %call.i, 256
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.then31.land.lhs.true_crit_edge, label %if.then31.for.end_crit_edge

if.then31.for.end_crit_edge:                      ; preds = %if.then31
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.end

if.then31.land.lhs.true_crit_edge:                ; preds = %if.then31
  call void @__sanitizer_cov_trace_pc() #8
  br label %land.lhs.true

for.end:                                          ; preds = %if.then31.for.end_crit_edge, %if.then27, %if.end6.for.end_crit_edge
  %status.0 = phi i32 [ %call.i140, %if.then27 ], [ %call.i143, %if.end6.for.end_crit_edge ], [ %call.i, %if.then31.for.end_crit_edge ]
  %and33 = and i32 %status.0, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and33)
  %tobool34.not = icmp eq i32 %and33, 0
  %cond = select i1 %tobool34.not, i32 -110, i32 0
  %10 = ptrtoint ptr %ret to i32
  call void @__asan_store4_noabort(i32 %10)
  store i32 %cond, ptr %ret, align 4
  br i1 %tobool34.not, label %do.end40, label %if.end42

do.end40:                                         ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #8
  %dev41 = getelementptr inbounds %struct.mt76_dev, ptr %dev, i32 0, i32 13
  %11 = ptrtoint ptr %dev41 to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %dev41, align 8
  call void (ptr, ptr, ...) @_dev_err(ptr noundef %12, ptr noundef nonnull @.str.1) #9
  br label %disable_func

if.end42:                                         ; preds = %for.end
  %call43 = call i32 @sdio_set_block_size(ptr noundef %func, i32 noundef 512) #6
  %13 = ptrtoint ptr %ret to i32
  call void @__asan_store4_noabort(i32 %13)
  store i32 %call43, ptr %ret, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call43)
  %cmp44 = icmp slt i32 %call43, 0
  br i1 %cmp44, label %if.end42.disable_func_crit_edge, label %if.end47

if.end42.disable_func_crit_edge:                  ; preds = %if.end42
  call void @__sanitizer_cov_trace_pc() #8
  br label %disable_func

if.end47:                                         ; preds = %if.end42
  call void @sdio_writel(ptr noundef %func, i32 noundef 1, i32 noundef 4, ptr noundef nonnull %ret) #6
  %14 = ptrtoint ptr %ret to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %ret, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %15)
  %cmp48 = icmp slt i32 %15, 0
  br i1 %cmp48, label %if.end47.disable_func_crit_edge, label %if.end51

if.end47.disable_func_crit_edge:                  ; preds = %if.end47
  call void @__sanitizer_cov_trace_pc() #8
  br label %disable_func

if.end51:                                         ; preds = %if.end47
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %hw_ver)
  %cmp52 = icmp eq i32 %hw_ver, 1
  %spec.select = select i1 %cmp52, i32 7, i32 3
  call void @sdio_writel(ptr noundef %func, i32 noundef %spec.select, i32 noundef 20, ptr noundef nonnull %ret) #6
  %16 = ptrtoint ptr %ret to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %ret, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %17)
  %cmp56 = icmp slt i32 %17, 0
  br i1 %cmp56, label %if.end51.disable_func_crit_edge, label %if.end59

if.end51.disable_func_crit_edge:                  ; preds = %if.end51
  call void @__sanitizer_cov_trace_pc() #8
  br label %disable_func

if.end59:                                         ; preds = %if.end51
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %hw_ver)
  %cond112 = icmp eq i32 %hw_ver, 0
  br i1 %cond112, label %if.end59.sw.epilog_crit_edge, label %sw.default

if.end59.sw.epilog_crit_edge:                     ; preds = %if.end59
  call void @__sanitizer_cov_trace_pc() #8
  br label %sw.epilog

sw.default:                                       ; preds = %if.end59
  %call76 = call i32 @sdio_readl(ptr noundef %func, i32 noundef 12, ptr noundef nonnull %ret) #6
  %18 = ptrtoint ptr %ret to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %ret, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %19)
  %cmp77 = icmp slt i32 %19, 0
  br i1 %cmp77, label %sw.default.disable_func_crit_edge, label %if.end80

sw.default.disable_func_crit_edge:                ; preds = %sw.default
  call void @__sanitizer_cov_trace_pc() #8
  br label %disable_func

if.end80:                                         ; preds = %sw.default
  call void @__sanitizer_cov_trace_pc() #8
  %and82 = and i32 %call76, -32515
  br label %sw.epilog

sw.epilog:                                        ; preds = %if.end80, %if.end59.sw.epilog_crit_edge
  %ctrl.1 = phi i32 [ %and82, %if.end80 ], [ 4096, %if.end59.sw.epilog_crit_edge ]
  call void @sdio_writel(ptr noundef %func, i32 noundef %ctrl.1, i32 noundef 12, ptr noundef nonnull %ret) #6
  %20 = ptrtoint ptr %ret to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %ret, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %21)
  %cmp100 = icmp slt i32 %21, 0
  br i1 %cmp100, label %sw.epilog.disable_func_crit_edge, label %if.end103

sw.epilog.disable_func_crit_edge:                 ; preds = %sw.epilog
  call void @__sanitizer_cov_trace_pc() #8
  br label %disable_func

if.end103:                                        ; preds = %sw.epilog
  %call104 = call i32 @sdio_claim_irq(ptr noundef %func, ptr noundef nonnull @mt76s_sdio_irq) #6
  %22 = ptrtoint ptr %ret to i32
  call void @__asan_store4_noabort(i32 %22)
  store i32 %call104, ptr %ret, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call104)
  %cmp105 = icmp slt i32 %call104, 0
  br i1 %cmp105, label %if.end103.disable_func_crit_edge, label %if.end108

if.end103.disable_func_crit_edge:                 ; preds = %if.end103
  call void @__sanitizer_cov_trace_pc() #8
  br label %disable_func

if.end108:                                        ; preds = %if.end103
  call void @__sanitizer_cov_trace_pc() #8
  call void @sdio_release_host(ptr noundef %func) #6
  br label %cleanup

disable_func:                                     ; preds = %if.end103.disable_func_crit_edge, %sw.epilog.disable_func_crit_edge, %sw.default.disable_func_crit_edge, %if.end51.disable_func_crit_edge, %if.end47.disable_func_crit_edge, %if.end42.disable_func_crit_edge, %do.end40, %if.end.disable_func_crit_edge
  %call109 = call i32 @sdio_disable_func(ptr noundef %func) #6
  br label %release

release:                                          ; preds = %disable_func, %entry.release_crit_edge
  call void @sdio_release_host(ptr noundef %func) #6
  %23 = ptrtoint ptr %ret to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load i32, ptr %ret, align 4
  br label %cleanup

cleanup:                                          ; preds = %release, %if.end108
  %retval.0 = phi i32 [ %24, %release ], [ 0, %if.end108 ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %ret) #6
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @sdio_claim_host(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @sdio_enable_func(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @sdio_writel(ptr noundef, i32 noundef, i32 noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i64 @ktime_get() local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @__might_sleep(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: cold null_pointer_is_valid
declare dso_local void @_dev_err(ptr noundef, ptr noundef, ...) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @sdio_set_block_size(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @sdio_claim_irq(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @mt76s_sdio_irq(ptr noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @sdio_release_host(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @sdio_disable_func(ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @mt76s_alloc_rx_queue(ptr noundef %dev, i32 noundef %qid) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #8
  call void @llvm.arm.gnu.eabi.mcount()
  %lock = getelementptr %struct.mt76_dev, ptr %dev, i32 0, i32 23, i32 %qid, i32 1
  tail call void @__raw_spin_lock_init(ptr noundef %lock, ptr noundef nonnull @.str.5, ptr noundef nonnull @mt76s_alloc_rx_queue.__key, i16 noundef signext 3) #6
  %dev1 = getelementptr inbounds %struct.mt76_dev, ptr %dev, i32 0, i32 13
  %0 = ptrtoint ptr %dev1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %dev1, align 8
  %call5.i.i = tail call noalias ptr @devm_kmalloc(ptr noundef %1, i32 noundef 12288, i32 noundef 3520) #6
  %entry3 = getelementptr %struct.mt76_dev, ptr %dev, i32 0, i32 23, i32 %qid, i32 3
  %2 = ptrtoint ptr %entry3 to i32
  call void @__asan_store4_noabort(i32 %2)
  store ptr %call5.i.i, ptr %entry3, align 4
  %tobool.not = icmp eq ptr %call5.i.i, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #8
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #8
  %ndesc = getelementptr %struct.mt76_dev, ptr %dev, i32 0, i32 23, i32 %qid, i32 8
  %3 = ptrtoint ptr %ndesc to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 512, ptr %ndesc, align 4
  %tail = getelementptr %struct.mt76_dev, ptr %dev, i32 0, i32 23, i32 %qid, i32 7
  %4 = ptrtoint ptr %tail to i32
  call void @__asan_store2_noabort(i32 %4)
  store i16 0, ptr %tail, align 4
  %head = getelementptr %struct.mt76_dev, ptr %dev, i32 0, i32 23, i32 %qid, i32 6
  %5 = ptrtoint ptr %head to i32
  call void @__asan_store2_noabort(i32 %5)
  store i16 0, ptr %head, align 2
  %queued = getelementptr %struct.mt76_dev, ptr %dev, i32 0, i32 23, i32 %qid, i32 9
  %6 = ptrtoint ptr %queued to i32
  call void @__asan_store4_noabort(i32 %6)
  store i32 0, ptr %queued, align 4
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %if.end ], [ -12, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @__raw_spin_lock_init(ptr noundef, ptr noundef, ptr noundef, i16 noundef signext) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @mt76s_alloc_tx(ptr nocapture noundef %dev) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #8
  call void @llvm.arm.gnu.eabi.mcount()
  %dev1.i = getelementptr inbounds %struct.mt76_dev, ptr %dev, i32 0, i32 13
  %0 = ptrtoint ptr %dev1.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %dev1.i, align 8
  %call.i.i = tail call noalias ptr @devm_kmalloc(ptr noundef %1, i32 noundef 152, i32 noundef 3520) #6
  %tobool.not.i = icmp eq ptr %call.i.i, null
  br i1 %tobool.not.i, label %entry.if.then_crit_edge, label %do.body.i

entry.if.then_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #8
  br label %if.then

do.body.i:                                        ; preds = %entry
  %lock.i = getelementptr inbounds %struct.mt76_queue, ptr %call.i.i, i32 0, i32 1
  tail call void @__raw_spin_lock_init(ptr noundef %lock.i, ptr noundef nonnull @.str.5, ptr noundef nonnull @mt76s_alloc_tx_queue.__key, i16 noundef signext 3) #6
  %2 = ptrtoint ptr %dev1.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %dev1.i, align 8
  %call5.i.i.i = tail call noalias ptr @devm_kmalloc(ptr noundef %3, i32 noundef 6144, i32 noundef 3520) #6
  %entry6.i = getelementptr inbounds %struct.mt76_queue, ptr %call.i.i, i32 0, i32 3
  %4 = ptrtoint ptr %entry6.i to i32
  call void @__asan_store4_noabort(i32 %4)
  store ptr %call5.i.i.i, ptr %entry6.i, align 4
  %tobool8.not.i = icmp eq ptr %call5.i.i.i, null
  br i1 %tobool8.not.i, label %do.body.i.if.then_crit_edge, label %mt76s_alloc_tx_queue.exit

do.body.i.if.then_crit_edge:                      ; preds = %do.body.i
  call void @__sanitizer_cov_trace_pc() #8
  br label %if.then

mt76s_alloc_tx_queue.exit:                        ; preds = %do.body.i
  %ndesc.i = getelementptr inbounds %struct.mt76_queue, ptr %call.i.i, i32 0, i32 8
  %5 = ptrtoint ptr %ndesc.i to i32
  call void @__asan_store4_noabort(i32 %5)
  store i32 256, ptr %ndesc.i, align 4
  %cmp.i = icmp ugt ptr %call.i.i, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i, label %mt76s_alloc_tx_queue.exit.if.then_crit_edge, label %if.end

mt76s_alloc_tx_queue.exit.if.then_crit_edge:      ; preds = %mt76s_alloc_tx_queue.exit
  call void @__sanitizer_cov_trace_pc() #8
  br label %if.then

if.then:                                          ; preds = %mt76s_alloc_tx_queue.exit.4.if.then_crit_edge, %do.body.i.4.if.then_crit_edge, %if.end.3.if.then_crit_edge, %mt76s_alloc_tx_queue.exit.3.if.then_crit_edge, %do.body.i.3.if.then_crit_edge, %if.end.2.if.then_crit_edge, %mt76s_alloc_tx_queue.exit.2.if.then_crit_edge, %do.body.i.2.if.then_crit_edge, %if.end.1.if.then_crit_edge, %mt76s_alloc_tx_queue.exit.1.if.then_crit_edge, %do.body.i.1.if.then_crit_edge, %if.end.if.then_crit_edge, %mt76s_alloc_tx_queue.exit.if.then_crit_edge, %do.body.i.if.then_crit_edge, %entry.if.then_crit_edge
  %retval.0.i39 = phi ptr [ %call.i.i, %mt76s_alloc_tx_queue.exit.if.then_crit_edge ], [ inttoptr (i32 -12 to ptr), %entry.if.then_crit_edge ], [ inttoptr (i32 -12 to ptr), %do.body.i.if.then_crit_edge ], [ inttoptr (i32 -12 to ptr), %if.end.if.then_crit_edge ], [ inttoptr (i32 -12 to ptr), %do.body.i.1.if.then_crit_edge ], [ %call.i.i.1, %mt76s_alloc_tx_queue.exit.1.if.then_crit_edge ], [ inttoptr (i32 -12 to ptr), %if.end.1.if.then_crit_edge ], [ inttoptr (i32 -12 to ptr), %do.body.i.2.if.then_crit_edge ], [ %call.i.i.2, %mt76s_alloc_tx_queue.exit.2.if.then_crit_edge ], [ inttoptr (i32 -12 to ptr), %if.end.2.if.then_crit_edge ], [ inttoptr (i32 -12 to ptr), %do.body.i.3.if.then_crit_edge ], [ %call.i.i.3, %mt76s_alloc_tx_queue.exit.3.if.then_crit_edge ], [ inttoptr (i32 -12 to ptr), %if.end.3.if.then_crit_edge ], [ inttoptr (i32 -12 to ptr), %do.body.i.4.if.then_crit_edge ], [ %call.i.i.4, %mt76s_alloc_tx_queue.exit.4.if.then_crit_edge ]
  %6 = ptrtoint ptr %retval.0.i39 to i32
  br label %cleanup

if.end:                                           ; preds = %mt76s_alloc_tx_queue.exit
  %qid = getelementptr inbounds %struct.mt76_queue, ptr %call.i.i, i32 0, i32 15
  %7 = ptrtoint ptr %qid to i32
  call void @__asan_store1_noabort(i32 %7)
  store i8 0, ptr %qid, align 4
  %arrayidx = getelementptr %struct.mt76_phy, ptr %dev, i32 0, i32 4, i32 0
  %8 = ptrtoint ptr %arrayidx to i32
  call void @__asan_store4_noabort(i32 %8)
  store ptr %call.i.i, ptr %arrayidx, align 4
  %9 = ptrtoint ptr %dev1.i to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %dev1.i, align 8
  %call.i.i.1 = tail call noalias ptr @devm_kmalloc(ptr noundef %10, i32 noundef 152, i32 noundef 3520) #6
  %tobool.not.i.1 = icmp eq ptr %call.i.i.1, null
  br i1 %tobool.not.i.1, label %if.end.if.then_crit_edge, label %do.body.i.1

if.end.if.then_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #8
  br label %if.then

do.body.i.1:                                      ; preds = %if.end
  %lock.i.1 = getelementptr inbounds %struct.mt76_queue, ptr %call.i.i.1, i32 0, i32 1
  tail call void @__raw_spin_lock_init(ptr noundef %lock.i.1, ptr noundef nonnull @.str.5, ptr noundef nonnull @mt76s_alloc_tx_queue.__key, i16 noundef signext 3) #6
  %11 = ptrtoint ptr %dev1.i to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %dev1.i, align 8
  %call5.i.i.i.1 = tail call noalias ptr @devm_kmalloc(ptr noundef %12, i32 noundef 6144, i32 noundef 3520) #6
  %entry6.i.1 = getelementptr inbounds %struct.mt76_queue, ptr %call.i.i.1, i32 0, i32 3
  %13 = ptrtoint ptr %entry6.i.1 to i32
  call void @__asan_store4_noabort(i32 %13)
  store ptr %call5.i.i.i.1, ptr %entry6.i.1, align 4
  %tobool8.not.i.1 = icmp eq ptr %call5.i.i.i.1, null
  br i1 %tobool8.not.i.1, label %do.body.i.1.if.then_crit_edge, label %mt76s_alloc_tx_queue.exit.1

do.body.i.1.if.then_crit_edge:                    ; preds = %do.body.i.1
  call void @__sanitizer_cov_trace_pc() #8
  br label %if.then

mt76s_alloc_tx_queue.exit.1:                      ; preds = %do.body.i.1
  %ndesc.i.1 = getelementptr inbounds %struct.mt76_queue, ptr %call.i.i.1, i32 0, i32 8
  %14 = ptrtoint ptr %ndesc.i.1 to i32
  call void @__asan_store4_noabort(i32 %14)
  store i32 256, ptr %ndesc.i.1, align 4
  %cmp.i.1 = icmp ugt ptr %call.i.i.1, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i.1, label %mt76s_alloc_tx_queue.exit.1.if.then_crit_edge, label %if.end.1

mt76s_alloc_tx_queue.exit.1.if.then_crit_edge:    ; preds = %mt76s_alloc_tx_queue.exit.1
  call void @__sanitizer_cov_trace_pc() #8
  br label %if.then

if.end.1:                                         ; preds = %mt76s_alloc_tx_queue.exit.1
  %qid.1 = getelementptr inbounds %struct.mt76_queue, ptr %call.i.i.1, i32 0, i32 15
  %15 = ptrtoint ptr %qid.1 to i32
  call void @__asan_store1_noabort(i32 %15)
  store i8 1, ptr %qid.1, align 4
  %arrayidx.1 = getelementptr %struct.mt76_phy, ptr %dev, i32 0, i32 4, i32 1
  %16 = ptrtoint ptr %arrayidx.1 to i32
  call void @__asan_store4_noabort(i32 %16)
  store ptr %call.i.i.1, ptr %arrayidx.1, align 4
  %17 = ptrtoint ptr %dev1.i to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %dev1.i, align 8
  %call.i.i.2 = tail call noalias ptr @devm_kmalloc(ptr noundef %18, i32 noundef 152, i32 noundef 3520) #6
  %tobool.not.i.2 = icmp eq ptr %call.i.i.2, null
  br i1 %tobool.not.i.2, label %if.end.1.if.then_crit_edge, label %do.body.i.2

if.end.1.if.then_crit_edge:                       ; preds = %if.end.1
  call void @__sanitizer_cov_trace_pc() #8
  br label %if.then

do.body.i.2:                                      ; preds = %if.end.1
  %lock.i.2 = getelementptr inbounds %struct.mt76_queue, ptr %call.i.i.2, i32 0, i32 1
  tail call void @__raw_spin_lock_init(ptr noundef %lock.i.2, ptr noundef nonnull @.str.5, ptr noundef nonnull @mt76s_alloc_tx_queue.__key, i16 noundef signext 3) #6
  %19 = ptrtoint ptr %dev1.i to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %dev1.i, align 8
  %call5.i.i.i.2 = tail call noalias ptr @devm_kmalloc(ptr noundef %20, i32 noundef 6144, i32 noundef 3520) #6
  %entry6.i.2 = getelementptr inbounds %struct.mt76_queue, ptr %call.i.i.2, i32 0, i32 3
  %21 = ptrtoint ptr %entry6.i.2 to i32
  call void @__asan_store4_noabort(i32 %21)
  store ptr %call5.i.i.i.2, ptr %entry6.i.2, align 4
  %tobool8.not.i.2 = icmp eq ptr %call5.i.i.i.2, null
  br i1 %tobool8.not.i.2, label %do.body.i.2.if.then_crit_edge, label %mt76s_alloc_tx_queue.exit.2

do.body.i.2.if.then_crit_edge:                    ; preds = %do.body.i.2
  call void @__sanitizer_cov_trace_pc() #8
  br label %if.then

mt76s_alloc_tx_queue.exit.2:                      ; preds = %do.body.i.2
  %ndesc.i.2 = getelementptr inbounds %struct.mt76_queue, ptr %call.i.i.2, i32 0, i32 8
  %22 = ptrtoint ptr %ndesc.i.2 to i32
  call void @__asan_store4_noabort(i32 %22)
  store i32 256, ptr %ndesc.i.2, align 4
  %cmp.i.2 = icmp ugt ptr %call.i.i.2, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i.2, label %mt76s_alloc_tx_queue.exit.2.if.then_crit_edge, label %if.end.2

mt76s_alloc_tx_queue.exit.2.if.then_crit_edge:    ; preds = %mt76s_alloc_tx_queue.exit.2
  call void @__sanitizer_cov_trace_pc() #8
  br label %if.then

if.end.2:                                         ; preds = %mt76s_alloc_tx_queue.exit.2
  %qid.2 = getelementptr inbounds %struct.mt76_queue, ptr %call.i.i.2, i32 0, i32 15
  %23 = ptrtoint ptr %qid.2 to i32
  call void @__asan_store1_noabort(i32 %23)
  store i8 2, ptr %qid.2, align 4
  %arrayidx.2 = getelementptr %struct.mt76_phy, ptr %dev, i32 0, i32 4, i32 2
  %24 = ptrtoint ptr %arrayidx.2 to i32
  call void @__asan_store4_noabort(i32 %24)
  store ptr %call.i.i.2, ptr %arrayidx.2, align 4
  %25 = ptrtoint ptr %dev1.i to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load ptr, ptr %dev1.i, align 8
  %call.i.i.3 = tail call noalias ptr @devm_kmalloc(ptr noundef %26, i32 noundef 152, i32 noundef 3520) #6
  %tobool.not.i.3 = icmp eq ptr %call.i.i.3, null
  br i1 %tobool.not.i.3, label %if.end.2.if.then_crit_edge, label %do.body.i.3

if.end.2.if.then_crit_edge:                       ; preds = %if.end.2
  call void @__sanitizer_cov_trace_pc() #8
  br label %if.then

do.body.i.3:                                      ; preds = %if.end.2
  %lock.i.3 = getelementptr inbounds %struct.mt76_queue, ptr %call.i.i.3, i32 0, i32 1
  tail call void @__raw_spin_lock_init(ptr noundef %lock.i.3, ptr noundef nonnull @.str.5, ptr noundef nonnull @mt76s_alloc_tx_queue.__key, i16 noundef signext 3) #6
  %27 = ptrtoint ptr %dev1.i to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load ptr, ptr %dev1.i, align 8
  %call5.i.i.i.3 = tail call noalias ptr @devm_kmalloc(ptr noundef %28, i32 noundef 6144, i32 noundef 3520) #6
  %entry6.i.3 = getelementptr inbounds %struct.mt76_queue, ptr %call.i.i.3, i32 0, i32 3
  %29 = ptrtoint ptr %entry6.i.3 to i32
  call void @__asan_store4_noabort(i32 %29)
  store ptr %call5.i.i.i.3, ptr %entry6.i.3, align 4
  %tobool8.not.i.3 = icmp eq ptr %call5.i.i.i.3, null
  br i1 %tobool8.not.i.3, label %do.body.i.3.if.then_crit_edge, label %mt76s_alloc_tx_queue.exit.3

do.body.i.3.if.then_crit_edge:                    ; preds = %do.body.i.3
  call void @__sanitizer_cov_trace_pc() #8
  br label %if.then

mt76s_alloc_tx_queue.exit.3:                      ; preds = %do.body.i.3
  %ndesc.i.3 = getelementptr inbounds %struct.mt76_queue, ptr %call.i.i.3, i32 0, i32 8
  %30 = ptrtoint ptr %ndesc.i.3 to i32
  call void @__asan_store4_noabort(i32 %30)
  store i32 256, ptr %ndesc.i.3, align 4
  %cmp.i.3 = icmp ugt ptr %call.i.i.3, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i.3, label %mt76s_alloc_tx_queue.exit.3.if.then_crit_edge, label %if.end.3

mt76s_alloc_tx_queue.exit.3.if.then_crit_edge:    ; preds = %mt76s_alloc_tx_queue.exit.3
  call void @__sanitizer_cov_trace_pc() #8
  br label %if.then

if.end.3:                                         ; preds = %mt76s_alloc_tx_queue.exit.3
  %qid.3 = getelementptr inbounds %struct.mt76_queue, ptr %call.i.i.3, i32 0, i32 15
  %31 = ptrtoint ptr %qid.3 to i32
  call void @__asan_store1_noabort(i32 %31)
  store i8 3, ptr %qid.3, align 4
  %arrayidx.3 = getelementptr %struct.mt76_phy, ptr %dev, i32 0, i32 4, i32 3
  %32 = ptrtoint ptr %arrayidx.3 to i32
  call void @__asan_store4_noabort(i32 %32)
  store ptr %call.i.i.3, ptr %arrayidx.3, align 4
  %33 = ptrtoint ptr %dev1.i to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load ptr, ptr %dev1.i, align 8
  %call.i.i.4 = tail call noalias ptr @devm_kmalloc(ptr noundef %34, i32 noundef 152, i32 noundef 3520) #6
  %tobool.not.i.4 = icmp eq ptr %call.i.i.4, null
  br i1 %tobool.not.i.4, label %if.end.3.if.then_crit_edge, label %do.body.i.4

if.end.3.if.then_crit_edge:                       ; preds = %if.end.3
  call void @__sanitizer_cov_trace_pc() #8
  br label %if.then

do.body.i.4:                                      ; preds = %if.end.3
  %lock.i.4 = getelementptr inbounds %struct.mt76_queue, ptr %call.i.i.4, i32 0, i32 1
  tail call void @__raw_spin_lock_init(ptr noundef %lock.i.4, ptr noundef nonnull @.str.5, ptr noundef nonnull @mt76s_alloc_tx_queue.__key, i16 noundef signext 3) #6
  %35 = ptrtoint ptr %dev1.i to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load ptr, ptr %dev1.i, align 8
  %call5.i.i.i.4 = tail call noalias ptr @devm_kmalloc(ptr noundef %36, i32 noundef 6144, i32 noundef 3520) #6
  %entry6.i.4 = getelementptr inbounds %struct.mt76_queue, ptr %call.i.i.4, i32 0, i32 3
  %37 = ptrtoint ptr %entry6.i.4 to i32
  call void @__asan_store4_noabort(i32 %37)
  store ptr %call5.i.i.i.4, ptr %entry6.i.4, align 4
  %tobool8.not.i.4 = icmp eq ptr %call5.i.i.i.4, null
  br i1 %tobool8.not.i.4, label %do.body.i.4.if.then_crit_edge, label %mt76s_alloc_tx_queue.exit.4

do.body.i.4.if.then_crit_edge:                    ; preds = %do.body.i.4
  call void @__sanitizer_cov_trace_pc() #8
  br label %if.then

mt76s_alloc_tx_queue.exit.4:                      ; preds = %do.body.i.4
  %ndesc.i.4 = getelementptr inbounds %struct.mt76_queue, ptr %call.i.i.4, i32 0, i32 8
  %38 = ptrtoint ptr %ndesc.i.4 to i32
  call void @__asan_store4_noabort(i32 %38)
  store i32 256, ptr %ndesc.i.4, align 4
  %cmp.i.4 = icmp ugt ptr %call.i.i.4, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i.4, label %mt76s_alloc_tx_queue.exit.4.if.then_crit_edge, label %if.end.4

mt76s_alloc_tx_queue.exit.4.if.then_crit_edge:    ; preds = %mt76s_alloc_tx_queue.exit.4
  call void @__sanitizer_cov_trace_pc() #8
  br label %if.then

if.end.4:                                         ; preds = %mt76s_alloc_tx_queue.exit.4
  %qid.4 = getelementptr inbounds %struct.mt76_queue, ptr %call.i.i.4, i32 0, i32 15
  %39 = ptrtoint ptr %qid.4 to i32
  call void @__asan_store1_noabort(i32 %39)
  store i8 4, ptr %qid.4, align 4
  %arrayidx.4 = getelementptr %struct.mt76_phy, ptr %dev, i32 0, i32 4, i32 4
  %40 = ptrtoint ptr %arrayidx.4 to i32
  call void @__asan_store4_noabort(i32 %40)
  store ptr %call.i.i.4, ptr %arrayidx.4, align 4
  %41 = ptrtoint ptr %dev1.i to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load ptr, ptr %dev1.i, align 8
  %call.i.i25 = tail call noalias ptr @devm_kmalloc(ptr noundef %42, i32 noundef 152, i32 noundef 3520) #6
  %tobool.not.i26 = icmp eq ptr %call.i.i25, null
  br i1 %tobool.not.i26, label %if.end.4.if.then5_crit_edge, label %do.body.i31

if.end.4.if.then5_crit_edge:                      ; preds = %if.end.4
  call void @__sanitizer_cov_trace_pc() #8
  br label %if.then5

do.body.i31:                                      ; preds = %if.end.4
  %lock.i27 = getelementptr inbounds %struct.mt76_queue, ptr %call.i.i25, i32 0, i32 1
  tail call void @__raw_spin_lock_init(ptr noundef %lock.i27, ptr noundef nonnull @.str.5, ptr noundef nonnull @mt76s_alloc_tx_queue.__key, i16 noundef signext 3) #6
  %43 = ptrtoint ptr %dev1.i to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load ptr, ptr %dev1.i, align 8
  %call5.i.i.i28 = tail call noalias ptr @devm_kmalloc(ptr noundef %44, i32 noundef 6144, i32 noundef 3520) #6
  %entry6.i29 = getelementptr inbounds %struct.mt76_queue, ptr %call.i.i25, i32 0, i32 3
  %45 = ptrtoint ptr %entry6.i29 to i32
  call void @__asan_store4_noabort(i32 %45)
  store ptr %call5.i.i.i28, ptr %entry6.i29, align 4
  %tobool8.not.i30 = icmp eq ptr %call5.i.i.i28, null
  br i1 %tobool8.not.i30, label %do.body.i31.if.then5_crit_edge, label %mt76s_alloc_tx_queue.exit35

do.body.i31.if.then5_crit_edge:                   ; preds = %do.body.i31
  call void @__sanitizer_cov_trace_pc() #8
  br label %if.then5

mt76s_alloc_tx_queue.exit35:                      ; preds = %do.body.i31
  %ndesc.i32 = getelementptr inbounds %struct.mt76_queue, ptr %call.i.i25, i32 0, i32 8
  %46 = ptrtoint ptr %ndesc.i32 to i32
  call void @__asan_store4_noabort(i32 %46)
  store i32 256, ptr %ndesc.i32, align 4
  %cmp.i36 = icmp ugt ptr %call.i.i25, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i36, label %mt76s_alloc_tx_queue.exit35.if.then5_crit_edge, label %if.end7

mt76s_alloc_tx_queue.exit35.if.then5_crit_edge:   ; preds = %mt76s_alloc_tx_queue.exit35
  call void @__sanitizer_cov_trace_pc() #8
  br label %if.then5

if.then5:                                         ; preds = %mt76s_alloc_tx_queue.exit35.if.then5_crit_edge, %do.body.i31.if.then5_crit_edge, %if.end.4.if.then5_crit_edge
  %retval.0.i3442 = phi ptr [ %call.i.i25, %mt76s_alloc_tx_queue.exit35.if.then5_crit_edge ], [ inttoptr (i32 -12 to ptr), %if.end.4.if.then5_crit_edge ], [ inttoptr (i32 -12 to ptr), %do.body.i31.if.then5_crit_edge ]
  %47 = ptrtoint ptr %retval.0.i3442 to i32
  br label %cleanup

if.end7:                                          ; preds = %mt76s_alloc_tx_queue.exit35
  call void @__sanitizer_cov_trace_pc() #8
  %qid8 = getelementptr inbounds %struct.mt76_queue, ptr %call.i.i25, i32 0, i32 15
  %48 = ptrtoint ptr %qid8 to i32
  call void @__asan_store1_noabort(i32 %48)
  store i8 0, ptr %qid8, align 4
  %q_mcu = getelementptr inbounds %struct.mt76_dev, ptr %dev, i32 0, i32 22
  %49 = ptrtoint ptr %q_mcu to i32
  call void @__asan_store4_noabort(i32 %49)
  store ptr %call.i.i25, ptr %q_mcu, align 16
  br label %cleanup

cleanup:                                          ; preds = %if.end7, %if.then5, %if.then
  %retval.0 = phi i32 [ %6, %if.then ], [ %47, %if.then5 ], [ 0, %if.end7 ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @mt76s_deinit(ptr noundef %dev) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #8
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = getelementptr inbounds %struct.mt76_dev, ptr %dev, i32 0, i32 59
  %1 = ptrtoint ptr %0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load ptr, ptr %0, align 4
  %tobool.not.i = icmp eq ptr %2, null
  br i1 %tobool.not.i, label %entry.mt76_worker_teardown.exit_crit_edge, label %if.end.i

entry.mt76_worker_teardown.exit_crit_edge:        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #8
  br label %mt76_worker_teardown.exit

if.end.i:                                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #8
  %call.i = tail call i32 @kthread_stop(ptr noundef nonnull %2) #6
  %3 = ptrtoint ptr %0 to i32
  call void @__asan_store4_noabort(i32 %3)
  store ptr null, ptr %0, align 4
  br label %mt76_worker_teardown.exit

mt76_worker_teardown.exit:                        ; preds = %if.end.i, %entry.mt76_worker_teardown.exit_crit_edge
  %status_worker = getelementptr inbounds %struct.mt76_dev, ptr %dev, i32 0, i32 59, i32 0, i32 0, i32 1, i32 2
  %4 = ptrtoint ptr %status_worker to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %status_worker, align 4
  %tobool.not.i34 = icmp eq ptr %5, null
  br i1 %tobool.not.i34, label %mt76_worker_teardown.exit.mt76_worker_teardown.exit37_crit_edge, label %if.end.i36

mt76_worker_teardown.exit.mt76_worker_teardown.exit37_crit_edge: ; preds = %mt76_worker_teardown.exit
  call void @__sanitizer_cov_trace_pc() #8
  br label %mt76_worker_teardown.exit37

if.end.i36:                                       ; preds = %mt76_worker_teardown.exit
  call void @__sanitizer_cov_trace_pc() #8
  %call.i35 = tail call i32 @kthread_stop(ptr noundef nonnull %5) #6
  %6 = ptrtoint ptr %status_worker to i32
  call void @__asan_store4_noabort(i32 %6)
  store ptr null, ptr %status_worker, align 4
  br label %mt76_worker_teardown.exit37

mt76_worker_teardown.exit37:                      ; preds = %if.end.i36, %mt76_worker_teardown.exit.mt76_worker_teardown.exit37_crit_edge
  %net_worker = getelementptr inbounds %struct.mt76_dev, ptr %dev, i32 0, i32 59, i32 0, i32 0, i32 1, i32 4, i32 1
  %7 = ptrtoint ptr %net_worker to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %net_worker, align 4
  %tobool.not.i38 = icmp eq ptr %8, null
  br i1 %tobool.not.i38, label %mt76_worker_teardown.exit37.mt76_worker_teardown.exit41_crit_edge, label %if.end.i40

mt76_worker_teardown.exit37.mt76_worker_teardown.exit41_crit_edge: ; preds = %mt76_worker_teardown.exit37
  call void @__sanitizer_cov_trace_pc() #8
  br label %mt76_worker_teardown.exit41

if.end.i40:                                       ; preds = %mt76_worker_teardown.exit37
  call void @__sanitizer_cov_trace_pc() #8
  %call.i39 = tail call i32 @kthread_stop(ptr noundef nonnull %8) #6
  %9 = ptrtoint ptr %net_worker to i32
  call void @__asan_store4_noabort(i32 %9)
  store ptr null, ptr %net_worker, align 4
  br label %mt76_worker_teardown.exit41

mt76_worker_teardown.exit41:                      ; preds = %if.end.i40, %mt76_worker_teardown.exit37.mt76_worker_teardown.exit41_crit_edge
  %stat_work = getelementptr inbounds %struct.mt76_dev, ptr %dev, i32 0, i32 59, i32 0, i32 0, i32 1, i32 4, i32 3
  %call = tail call zeroext i1 @cancel_work_sync(ptr noundef %stat_work) #6
  %state = getelementptr inbounds %struct.mt76_phy, ptr %dev, i32 0, i32 3
  tail call void @_clear_bit(i32 noundef 10, ptr noundef %state) #6
  tail call void @mt76_tx_status_check(ptr noundef %dev, i1 noundef zeroext true) #6
  %func = getelementptr inbounds %struct.mt76_dev, ptr %dev, i32 0, i32 59, i32 0, i32 3, i32 1
  %10 = ptrtoint ptr %func to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %func, align 4
  tail call void @sdio_claim_host(ptr noundef %11) #6
  %12 = ptrtoint ptr %func to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %func, align 4
  %call2 = tail call i32 @sdio_release_irq(ptr noundef %13) #6
  %14 = ptrtoint ptr %func to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %func, align 4
  tail call void @sdio_release_host(ptr noundef %15) #6
  %ndesc = getelementptr %struct.mt76_dev, ptr %dev, i32 0, i32 23, i32 0, i32 8
  %16 = ptrtoint ptr %ndesc to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %ndesc, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %17)
  %tobool.not = icmp eq i32 %17, 0
  br i1 %tobool.not, label %mt76_worker_teardown.exit41.for.end15_crit_edge, label %for.cond6.preheader

mt76_worker_teardown.exit41.for.end15_crit_edge:  ; preds = %mt76_worker_teardown.exit41
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.end15

for.cond6.preheader:                              ; preds = %mt76_worker_teardown.exit41
  %18 = ptrtoint ptr %ndesc to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %ndesc, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %19)
  %cmp842 = icmp sgt i32 %19, 0
  br i1 %cmp842, label %for.body9.lr.ph, label %for.cond6.preheader.for.end_crit_edge

for.cond6.preheader.for.end_crit_edge:            ; preds = %for.cond6.preheader
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.end

for.body9.lr.ph:                                  ; preds = %for.cond6.preheader
  %entry10 = getelementptr %struct.mt76_dev, ptr %dev, i32 0, i32 23, i32 0, i32 3
  br label %for.body9

for.body9:                                        ; preds = %cleanup.for.body9_crit_edge, %for.body9.lr.ph
  %j.043 = phi i32 [ 0, %for.body9.lr.ph ], [ %inc, %cleanup.for.body9_crit_edge ]
  %20 = ptrtoint ptr %entry10 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %entry10, align 4
  %arrayidx11 = getelementptr %struct.mt76_queue_entry, ptr %21, i32 %j.043
  %22 = ptrtoint ptr %arrayidx11 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %arrayidx11, align 4
  %tobool12.not = icmp eq ptr %23, null
  br i1 %tobool12.not, label %for.body9.cleanup_crit_edge, label %if.end

for.body9.cleanup_crit_edge:                      ; preds = %for.body9
  call void @__sanitizer_cov_trace_pc() #8
  br label %cleanup

if.end:                                           ; preds = %for.body9
  call void @__sanitizer_cov_trace_pc() #8
  tail call void @consume_skb(ptr noundef nonnull %23) #6
  %24 = ptrtoint ptr %arrayidx11 to i32
  call void @__asan_store4_noabort(i32 %24)
  store ptr null, ptr %arrayidx11, align 4
  br label %cleanup

cleanup:                                          ; preds = %if.end, %for.body9.cleanup_crit_edge
  %inc = add nuw nsw i32 %j.043, 1
  %25 = ptrtoint ptr %ndesc to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load i32, ptr %ndesc, align 4
  %cmp8 = icmp slt i32 %inc, %26
  br i1 %cmp8, label %cleanup.for.body9_crit_edge, label %cleanup.for.end_crit_edge

cleanup.for.end_crit_edge:                        ; preds = %cleanup
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.end

cleanup.for.body9_crit_edge:                      ; preds = %cleanup
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.body9

for.end:                                          ; preds = %cleanup.for.end_crit_edge, %for.cond6.preheader.for.end_crit_edge
  %ndesc.1 = getelementptr %struct.mt76_dev, ptr %dev, i32 0, i32 23, i32 1, i32 8
  %27 = ptrtoint ptr %ndesc.1 to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load i32, ptr %ndesc.1, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %28)
  %tobool.not.1 = icmp eq i32 %28, 0
  br i1 %tobool.not.1, label %for.end.for.end15_crit_edge, label %for.cond6.preheader.1

for.end.for.end15_crit_edge:                      ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.end15

for.cond6.preheader.1:                            ; preds = %for.end
  %29 = ptrtoint ptr %ndesc.1 to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %ndesc.1, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %30)
  %cmp842.1 = icmp sgt i32 %30, 0
  br i1 %cmp842.1, label %for.body9.lr.ph.1, label %for.cond6.preheader.1.for.end.1_crit_edge

for.cond6.preheader.1.for.end.1_crit_edge:        ; preds = %for.cond6.preheader.1
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.end.1

for.body9.lr.ph.1:                                ; preds = %for.cond6.preheader.1
  %entry10.1 = getelementptr %struct.mt76_dev, ptr %dev, i32 0, i32 23, i32 1, i32 3
  br label %for.body9.1

for.body9.1:                                      ; preds = %cleanup.1.for.body9.1_crit_edge, %for.body9.lr.ph.1
  %j.043.1 = phi i32 [ 0, %for.body9.lr.ph.1 ], [ %inc.1, %cleanup.1.for.body9.1_crit_edge ]
  %31 = ptrtoint ptr %entry10.1 to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load ptr, ptr %entry10.1, align 4
  %arrayidx11.1 = getelementptr %struct.mt76_queue_entry, ptr %32, i32 %j.043.1
  %33 = ptrtoint ptr %arrayidx11.1 to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load ptr, ptr %arrayidx11.1, align 4
  %tobool12.not.1 = icmp eq ptr %34, null
  br i1 %tobool12.not.1, label %for.body9.1.cleanup.1_crit_edge, label %if.end.1

for.body9.1.cleanup.1_crit_edge:                  ; preds = %for.body9.1
  call void @__sanitizer_cov_trace_pc() #8
  br label %cleanup.1

if.end.1:                                         ; preds = %for.body9.1
  call void @__sanitizer_cov_trace_pc() #8
  tail call void @consume_skb(ptr noundef nonnull %34) #6
  %35 = ptrtoint ptr %arrayidx11.1 to i32
  call void @__asan_store4_noabort(i32 %35)
  store ptr null, ptr %arrayidx11.1, align 4
  br label %cleanup.1

cleanup.1:                                        ; preds = %if.end.1, %for.body9.1.cleanup.1_crit_edge
  %inc.1 = add nuw nsw i32 %j.043.1, 1
  %36 = ptrtoint ptr %ndesc.1 to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %ndesc.1, align 4
  %cmp8.1 = icmp slt i32 %inc.1, %37
  br i1 %cmp8.1, label %cleanup.1.for.body9.1_crit_edge, label %cleanup.1.for.end.1_crit_edge

cleanup.1.for.end.1_crit_edge:                    ; preds = %cleanup.1
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.end.1

cleanup.1.for.body9.1_crit_edge:                  ; preds = %cleanup.1
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.body9.1

for.end.1:                                        ; preds = %cleanup.1.for.end.1_crit_edge, %for.cond6.preheader.1.for.end.1_crit_edge
  %ndesc.2 = getelementptr %struct.mt76_dev, ptr %dev, i32 0, i32 23, i32 2, i32 8
  %38 = ptrtoint ptr %ndesc.2 to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %ndesc.2, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %39)
  %tobool.not.2 = icmp eq i32 %39, 0
  br i1 %tobool.not.2, label %for.end.1.for.end15_crit_edge, label %for.cond6.preheader.2

for.end.1.for.end15_crit_edge:                    ; preds = %for.end.1
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.end15

for.cond6.preheader.2:                            ; preds = %for.end.1
  %40 = ptrtoint ptr %ndesc.2 to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load i32, ptr %ndesc.2, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %41)
  %cmp842.2 = icmp sgt i32 %41, 0
  br i1 %cmp842.2, label %for.body9.lr.ph.2, label %for.cond6.preheader.2.for.end.2_crit_edge

for.cond6.preheader.2.for.end.2_crit_edge:        ; preds = %for.cond6.preheader.2
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.end.2

for.body9.lr.ph.2:                                ; preds = %for.cond6.preheader.2
  %entry10.2 = getelementptr %struct.mt76_dev, ptr %dev, i32 0, i32 23, i32 2, i32 3
  br label %for.body9.2

for.body9.2:                                      ; preds = %cleanup.2.for.body9.2_crit_edge, %for.body9.lr.ph.2
  %j.043.2 = phi i32 [ 0, %for.body9.lr.ph.2 ], [ %inc.2, %cleanup.2.for.body9.2_crit_edge ]
  %42 = ptrtoint ptr %entry10.2 to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load ptr, ptr %entry10.2, align 4
  %arrayidx11.2 = getelementptr %struct.mt76_queue_entry, ptr %43, i32 %j.043.2
  %44 = ptrtoint ptr %arrayidx11.2 to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load ptr, ptr %arrayidx11.2, align 4
  %tobool12.not.2 = icmp eq ptr %45, null
  br i1 %tobool12.not.2, label %for.body9.2.cleanup.2_crit_edge, label %if.end.2

for.body9.2.cleanup.2_crit_edge:                  ; preds = %for.body9.2
  call void @__sanitizer_cov_trace_pc() #8
  br label %cleanup.2

if.end.2:                                         ; preds = %for.body9.2
  call void @__sanitizer_cov_trace_pc() #8
  tail call void @consume_skb(ptr noundef nonnull %45) #6
  %46 = ptrtoint ptr %arrayidx11.2 to i32
  call void @__asan_store4_noabort(i32 %46)
  store ptr null, ptr %arrayidx11.2, align 4
  br label %cleanup.2

cleanup.2:                                        ; preds = %if.end.2, %for.body9.2.cleanup.2_crit_edge
  %inc.2 = add nuw nsw i32 %j.043.2, 1
  %47 = ptrtoint ptr %ndesc.2 to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load i32, ptr %ndesc.2, align 4
  %cmp8.2 = icmp slt i32 %inc.2, %48
  br i1 %cmp8.2, label %cleanup.2.for.body9.2_crit_edge, label %cleanup.2.for.end.2_crit_edge

cleanup.2.for.end.2_crit_edge:                    ; preds = %cleanup.2
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.end.2

cleanup.2.for.body9.2_crit_edge:                  ; preds = %cleanup.2
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.body9.2

for.end.2:                                        ; preds = %cleanup.2.for.end.2_crit_edge, %for.cond6.preheader.2.for.end.2_crit_edge
  %ndesc.3 = getelementptr %struct.mt76_dev, ptr %dev, i32 0, i32 23, i32 3, i32 8
  %49 = ptrtoint ptr %ndesc.3 to i32
  call void @__asan_load4_noabort(i32 %49)
  %50 = load i32, ptr %ndesc.3, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %50)
  %tobool.not.3 = icmp eq i32 %50, 0
  br i1 %tobool.not.3, label %for.end.2.for.end15_crit_edge, label %for.cond6.preheader.3

for.end.2.for.end15_crit_edge:                    ; preds = %for.end.2
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.end15

for.cond6.preheader.3:                            ; preds = %for.end.2
  %51 = ptrtoint ptr %ndesc.3 to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load i32, ptr %ndesc.3, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %52)
  %cmp842.3 = icmp sgt i32 %52, 0
  br i1 %cmp842.3, label %for.body9.lr.ph.3, label %for.cond6.preheader.3.for.end.3_crit_edge

for.cond6.preheader.3.for.end.3_crit_edge:        ; preds = %for.cond6.preheader.3
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.end.3

for.body9.lr.ph.3:                                ; preds = %for.cond6.preheader.3
  %entry10.3 = getelementptr %struct.mt76_dev, ptr %dev, i32 0, i32 23, i32 3, i32 3
  br label %for.body9.3

for.body9.3:                                      ; preds = %cleanup.3.for.body9.3_crit_edge, %for.body9.lr.ph.3
  %j.043.3 = phi i32 [ 0, %for.body9.lr.ph.3 ], [ %inc.3, %cleanup.3.for.body9.3_crit_edge ]
  %53 = ptrtoint ptr %entry10.3 to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load ptr, ptr %entry10.3, align 4
  %arrayidx11.3 = getelementptr %struct.mt76_queue_entry, ptr %54, i32 %j.043.3
  %55 = ptrtoint ptr %arrayidx11.3 to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load ptr, ptr %arrayidx11.3, align 4
  %tobool12.not.3 = icmp eq ptr %56, null
  br i1 %tobool12.not.3, label %for.body9.3.cleanup.3_crit_edge, label %if.end.3

for.body9.3.cleanup.3_crit_edge:                  ; preds = %for.body9.3
  call void @__sanitizer_cov_trace_pc() #8
  br label %cleanup.3

if.end.3:                                         ; preds = %for.body9.3
  call void @__sanitizer_cov_trace_pc() #8
  tail call void @consume_skb(ptr noundef nonnull %56) #6
  %57 = ptrtoint ptr %arrayidx11.3 to i32
  call void @__asan_store4_noabort(i32 %57)
  store ptr null, ptr %arrayidx11.3, align 4
  br label %cleanup.3

cleanup.3:                                        ; preds = %if.end.3, %for.body9.3.cleanup.3_crit_edge
  %inc.3 = add nuw nsw i32 %j.043.3, 1
  %58 = ptrtoint ptr %ndesc.3 to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load i32, ptr %ndesc.3, align 4
  %cmp8.3 = icmp slt i32 %inc.3, %59
  br i1 %cmp8.3, label %cleanup.3.for.body9.3_crit_edge, label %cleanup.3.for.end.3_crit_edge

cleanup.3.for.end.3_crit_edge:                    ; preds = %cleanup.3
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.end.3

cleanup.3.for.body9.3_crit_edge:                  ; preds = %cleanup.3
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.body9.3

for.end.3:                                        ; preds = %cleanup.3.for.end.3_crit_edge, %for.cond6.preheader.3.for.end.3_crit_edge
  %ndesc.4 = getelementptr %struct.mt76_dev, ptr %dev, i32 0, i32 23, i32 4, i32 8
  %60 = ptrtoint ptr %ndesc.4 to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load i32, ptr %ndesc.4, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %61)
  %tobool.not.4 = icmp eq i32 %61, 0
  br i1 %tobool.not.4, label %for.end.3.for.end15_crit_edge, label %for.cond6.preheader.4

for.end.3.for.end15_crit_edge:                    ; preds = %for.end.3
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.end15

for.cond6.preheader.4:                            ; preds = %for.end.3
  %62 = ptrtoint ptr %ndesc.4 to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load i32, ptr %ndesc.4, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %63)
  %cmp842.4 = icmp sgt i32 %63, 0
  br i1 %cmp842.4, label %for.body9.lr.ph.4, label %for.cond6.preheader.4.for.end15_crit_edge

for.cond6.preheader.4.for.end15_crit_edge:        ; preds = %for.cond6.preheader.4
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.end15

for.body9.lr.ph.4:                                ; preds = %for.cond6.preheader.4
  %entry10.4 = getelementptr %struct.mt76_dev, ptr %dev, i32 0, i32 23, i32 4, i32 3
  br label %for.body9.4

for.body9.4:                                      ; preds = %cleanup.4.for.body9.4_crit_edge, %for.body9.lr.ph.4
  %j.043.4 = phi i32 [ 0, %for.body9.lr.ph.4 ], [ %inc.4, %cleanup.4.for.body9.4_crit_edge ]
  %64 = ptrtoint ptr %entry10.4 to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load ptr, ptr %entry10.4, align 4
  %arrayidx11.4 = getelementptr %struct.mt76_queue_entry, ptr %65, i32 %j.043.4
  %66 = ptrtoint ptr %arrayidx11.4 to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load ptr, ptr %arrayidx11.4, align 4
  %tobool12.not.4 = icmp eq ptr %67, null
  br i1 %tobool12.not.4, label %for.body9.4.cleanup.4_crit_edge, label %if.end.4

for.body9.4.cleanup.4_crit_edge:                  ; preds = %for.body9.4
  call void @__sanitizer_cov_trace_pc() #8
  br label %cleanup.4

if.end.4:                                         ; preds = %for.body9.4
  call void @__sanitizer_cov_trace_pc() #8
  tail call void @consume_skb(ptr noundef nonnull %67) #6
  %68 = ptrtoint ptr %arrayidx11.4 to i32
  call void @__asan_store4_noabort(i32 %68)
  store ptr null, ptr %arrayidx11.4, align 4
  br label %cleanup.4

cleanup.4:                                        ; preds = %if.end.4, %for.body9.4.cleanup.4_crit_edge
  %inc.4 = add nuw nsw i32 %j.043.4, 1
  %69 = ptrtoint ptr %ndesc.4 to i32
  call void @__asan_load4_noabort(i32 %69)
  %70 = load i32, ptr %ndesc.4, align 4
  %cmp8.4 = icmp slt i32 %inc.4, %70
  br i1 %cmp8.4, label %cleanup.4.for.body9.4_crit_edge, label %cleanup.4.for.end15_crit_edge

cleanup.4.for.end15_crit_edge:                    ; preds = %cleanup.4
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.end15

cleanup.4.for.body9.4_crit_edge:                  ; preds = %cleanup.4
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.body9.4

for.end15:                                        ; preds = %cleanup.4.for.end15_crit_edge, %for.cond6.preheader.4.for.end15_crit_edge, %for.end.3.for.end15_crit_edge, %for.end.2.for.end15_crit_edge, %for.end.1.for.end15_crit_edge, %for.end.for.end15_crit_edge, %mt76_worker_teardown.exit41.for.end15_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @cancel_work_sync(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @_clear_bit(i32 noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @mt76_tx_status_check(ptr noundef, i1 noundef zeroext) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @sdio_release_irq(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @consume_skb(ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @mt76s_init(ptr noundef %dev, ptr noundef %func, ptr noundef %bus_ops) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #8
  call void @llvm.arm.gnu.eabi.mcount()
  %hw = getelementptr inbounds %struct.mt76_dev, ptr %dev, i32 0, i32 2
  %0 = ptrtoint ptr %hw to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %hw, align 4
  %status_worker = getelementptr inbounds %struct.mt76_dev, ptr %dev, i32 0, i32 59, i32 0, i32 0, i32 1, i32 2
  %wiphy.i = getelementptr inbounds %struct.ieee80211_hw, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %wiphy.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %wiphy.i, align 8
  %init_name.i.i.i = getelementptr inbounds %struct.wiphy, ptr %3, i32 0, i32 56, i32 3
  %4 = ptrtoint ptr %init_name.i.i.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %init_name.i.i.i, align 8
  %tobool.not.i.i.i = icmp eq ptr %5, null
  br i1 %tobool.not.i.i.i, label %if.end.i.i.i, label %entry.wiphy_name.exit.i_crit_edge

entry.wiphy_name.exit.i_crit_edge:                ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #8
  br label %wiphy_name.exit.i

if.end.i.i.i:                                     ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #8
  %dev.i.i = getelementptr inbounds %struct.wiphy, ptr %3, i32 0, i32 56
  %6 = ptrtoint ptr %dev.i.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %dev.i.i, align 4
  br label %wiphy_name.exit.i

wiphy_name.exit.i:                                ; preds = %if.end.i.i.i, %entry.wiphy_name.exit.i_crit_edge
  %retval.0.i.i.i = phi ptr [ %7, %if.end.i.i.i ], [ %5, %entry.wiphy_name.exit.i_crit_edge ]
  %fn1.i = getelementptr inbounds %struct.mt76_dev, ptr %dev, i32 0, i32 59, i32 0, i32 0, i32 1, i32 3
  %8 = ptrtoint ptr %fn1.i to i32
  call void @__asan_store4_noabort(i32 %8)
  store ptr @mt76s_status_worker, ptr %fn1.i, align 4
  %call2.i = tail call ptr (ptr, ptr, i32, ptr, ...) @kthread_create_on_node(ptr noundef nonnull @__mt76_worker_fn, ptr noundef %status_worker, i32 noundef -1, ptr noundef nonnull @.str.43, ptr noundef nonnull @.str.6, ptr noundef %retval.0.i.i.i) #6
  %cmp.i.i = icmp ugt ptr %call2.i, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i.i, label %mt76_worker_setup.exit, label %mt76_worker_setup.exit.thread

mt76_worker_setup.exit.thread:                    ; preds = %wiphy_name.exit.i
  %call5.i = tail call i32 @wake_up_process(ptr noundef %call2.i) #6
  %9 = ptrtoint ptr %status_worker to i32
  call void @__asan_store4_noabort(i32 %9)
  store ptr %call2.i, ptr %status_worker, align 4
  %10 = ptrtoint ptr %hw to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %hw, align 4
  %net_worker = getelementptr inbounds %struct.mt76_dev, ptr %dev, i32 0, i32 59, i32 0, i32 0, i32 1, i32 4, i32 1
  %wiphy.i33 = getelementptr inbounds %struct.ieee80211_hw, ptr %11, i32 0, i32 1
  %12 = ptrtoint ptr %wiphy.i33 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %wiphy.i33, align 8
  %init_name.i.i.i34 = getelementptr inbounds %struct.wiphy, ptr %13, i32 0, i32 56, i32 3
  %14 = ptrtoint ptr %init_name.i.i.i34 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %init_name.i.i.i34, align 8
  %tobool.not.i.i.i35 = icmp eq ptr %15, null
  br i1 %tobool.not.i.i.i35, label %if.end.i.i.i37, label %mt76_worker_setup.exit.thread.wiphy_name.exit.i39_crit_edge

mt76_worker_setup.exit.thread.wiphy_name.exit.i39_crit_edge: ; preds = %mt76_worker_setup.exit.thread
  call void @__sanitizer_cov_trace_pc() #8
  br label %wiphy_name.exit.i39

mt76_worker_setup.exit:                           ; preds = %wiphy_name.exit.i
  call void @__sanitizer_cov_trace_pc() #8
  %16 = ptrtoint ptr %call2.i to i32
  %17 = ptrtoint ptr %status_worker to i32
  call void @__asan_store4_noabort(i32 %17)
  store ptr null, ptr %status_worker, align 4
  br label %cleanup

if.end.i.i.i37:                                   ; preds = %mt76_worker_setup.exit.thread
  call void @__sanitizer_cov_trace_pc() #8
  %dev.i.i36 = getelementptr inbounds %struct.wiphy, ptr %13, i32 0, i32 56
  %18 = ptrtoint ptr %dev.i.i36 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %dev.i.i36, align 4
  br label %wiphy_name.exit.i39

wiphy_name.exit.i39:                              ; preds = %if.end.i.i.i37, %mt76_worker_setup.exit.thread.wiphy_name.exit.i39_crit_edge
  %retval.0.i.i.i38 = phi ptr [ %19, %if.end.i.i.i37 ], [ %15, %mt76_worker_setup.exit.thread.wiphy_name.exit.i39_crit_edge ]
  %fn1.i40 = getelementptr inbounds %struct.mt76_dev, ptr %dev, i32 0, i32 59, i32 0, i32 0, i32 1, i32 4, i32 1, i32 1
  %20 = ptrtoint ptr %fn1.i40 to i32
  call void @__asan_store4_noabort(i32 %20)
  store ptr @mt76s_net_worker, ptr %fn1.i40, align 4
  %call2.i41 = tail call ptr (ptr, ptr, i32, ptr, ...) @kthread_create_on_node(ptr noundef nonnull @__mt76_worker_fn, ptr noundef %net_worker, i32 noundef -1, ptr noundef nonnull @.str.43, ptr noundef nonnull @.str.7, ptr noundef %retval.0.i.i.i38) #6
  %cmp.i.i42 = icmp ugt ptr %call2.i41, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i.i42, label %mt76_worker_setup.exit48, label %mt76_worker_setup.exit48.thread

mt76_worker_setup.exit48.thread:                  ; preds = %wiphy_name.exit.i39
  call void @__sanitizer_cov_trace_pc() #8
  %call5.i43 = tail call i32 @wake_up_process(ptr noundef %call2.i41) #6
  %21 = ptrtoint ptr %net_worker to i32
  call void @__asan_store4_noabort(i32 %21)
  store ptr %call2.i41, ptr %net_worker, align 4
  %22 = ptrtoint ptr %status_worker to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %status_worker, align 4
  tail call void @sched_set_fifo_low(ptr noundef %23) #6
  %24 = ptrtoint ptr %net_worker to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %net_worker, align 4
  tail call void @sched_set_fifo_low(ptr noundef %25) #6
  %stat_work = getelementptr inbounds %struct.mt76_dev, ptr %dev, i32 0, i32 59, i32 0, i32 0, i32 1, i32 4, i32 3
  tail call void @__init_work(ptr noundef %stat_work, i32 noundef 0) #6
  %26 = ptrtoint ptr %stat_work to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 -64, ptr %stat_work, align 4
  %lockdep_map = getelementptr inbounds %struct.mt76_dev, ptr %dev, i32 0, i32 59, i32 0, i32 0, i32 3
  tail call void @lockdep_init_map_type(ptr noundef %lockdep_map, ptr noundef nonnull @.str.8, ptr noundef nonnull @mt76s_init.__key, i32 noundef 0, i8 noundef zeroext 0, i8 noundef zeroext 0, i8 noundef zeroext 0) #6
  %entry12 = getelementptr inbounds %struct.mt76_dev, ptr %dev, i32 0, i32 59, i32 0, i32 0, i32 1, i32 4, i32 6
  %27 = ptrtoint ptr %entry12 to i32
  call void @__asan_store4_noabort(i32 %27)
  store volatile ptr %entry12, ptr %entry12, align 4
  %prev.i = getelementptr inbounds %struct.mt76_dev, ptr %dev, i32 0, i32 59, i32 0, i32 0, i32 1, i32 4, i32 7
  %28 = ptrtoint ptr %prev.i to i32
  call void @__asan_store4_noabort(i32 %28)
  store ptr %entry12, ptr %prev.i, align 4
  %func14 = getelementptr inbounds %struct.mt76_dev, ptr %dev, i32 0, i32 59, i32 0, i32 0, i32 2
  %29 = ptrtoint ptr %func14 to i32
  call void @__asan_store4_noabort(i32 %29)
  store ptr @mt76s_tx_status_data, ptr %func14, align 4
  %queue_ops = getelementptr inbounds %struct.mt76_dev, ptr %dev, i32 0, i32 24
  %30 = ptrtoint ptr %queue_ops to i32
  call void @__asan_store4_noabort(i32 %30)
  store ptr @sdio_queue_ops, ptr %queue_ops, align 4
  %bus = getelementptr inbounds %struct.mt76_dev, ptr %dev, i32 0, i32 10
  %31 = ptrtoint ptr %bus to i32
  call void @__asan_store4_noabort(i32 %31)
  store ptr %bus_ops, ptr %bus, align 4
  %func15 = getelementptr inbounds %struct.mt76_dev, ptr %dev, i32 0, i32 59, i32 0, i32 3, i32 1
  %32 = ptrtoint ptr %func15 to i32
  call void @__asan_store4_noabort(i32 %32)
  store ptr %func, ptr %func15, align 4
  br label %cleanup

mt76_worker_setup.exit48:                         ; preds = %wiphy_name.exit.i39
  call void @__sanitizer_cov_trace_pc() #8
  %33 = ptrtoint ptr %call2.i41 to i32
  %34 = ptrtoint ptr %net_worker to i32
  call void @__asan_store4_noabort(i32 %34)
  store ptr null, ptr %net_worker, align 4
  br label %cleanup

cleanup:                                          ; preds = %mt76_worker_setup.exit48, %mt76_worker_setup.exit48.thread, %mt76_worker_setup.exit
  %retval.0 = phi i32 [ 0, %mt76_worker_setup.exit48.thread ], [ %16, %mt76_worker_setup.exit ], [ %33, %mt76_worker_setup.exit48 ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @mt76s_status_worker(ptr noundef %w) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #8
  call void @llvm.arm.gnu.eabi.mcount()
  %add.ptr3 = getelementptr i8, ptr %w, i32 -10800
  %q_mcu = getelementptr i8, ptr %w, i32 -3456
  %q_tx = getelementptr i8, ptr %w, i32 -10784
  %drv = getelementptr i8, ptr %w, i32 -9824
  %state = getelementptr i8, ptr %w, i32 -10788
  %wq = getelementptr i8, ptr %w, i32 -16
  %stat_work = getelementptr i8, ptr %w, i32 24
  %arrayidx4.1 = getelementptr i8, ptr %w, i32 -10780
  %arrayidx4.2 = getelementptr i8, ptr %w, i32 -10776
  %arrayidx4.3 = getelementptr i8, ptr %w, i32 -10772
  %arrayidx4.4 = getelementptr i8, ptr %w, i32 -10768
  br label %do.body

do.body:                                          ; preds = %if.end18.do.body_crit_edge, %entry
  %resched.0.off0 = phi i1 [ false, %entry ], [ %spec.select, %if.end18.do.body_crit_edge ]
  %0 = ptrtoint ptr %q_mcu to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %q_mcu, align 16
  %call = tail call fastcc i32 @mt76s_process_tx_queue(ptr noundef %add.ptr3, ptr noundef %1)
  %2 = ptrtoint ptr %q_tx to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %q_tx, align 4
  %call5 = tail call fastcc i32 @mt76s_process_tx_queue(ptr noundef %add.ptr3, ptr noundef %3)
  %4 = ptrtoint ptr %arrayidx4.1 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %arrayidx4.1, align 4
  %call5.1 = tail call fastcc i32 @mt76s_process_tx_queue(ptr noundef %add.ptr3, ptr noundef %5)
  %add.1 = add i32 %call5.1, %call5
  %6 = ptrtoint ptr %arrayidx4.2 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %arrayidx4.2, align 4
  %call5.2 = tail call fastcc i32 @mt76s_process_tx_queue(ptr noundef %add.ptr3, ptr noundef %7)
  %add.2 = add i32 %call5.2, %add.1
  %8 = ptrtoint ptr %arrayidx4.3 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %arrayidx4.3, align 4
  %call5.3 = tail call fastcc i32 @mt76s_process_tx_queue(ptr noundef %add.ptr3, ptr noundef %9)
  %add.3 = add i32 %call5.3, %add.2
  %10 = ptrtoint ptr %arrayidx4.4 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %arrayidx4.4, align 4
  %call5.4 = tail call fastcc i32 @mt76s_process_tx_queue(ptr noundef %add.ptr3, ptr noundef %11)
  %add.4 = add i32 %call5.4, %add.3
  %add6 = add i32 %add.4, %call
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %add.4)
  %cmp7 = icmp sgt i32 %add.4, 0
  %spec.select = select i1 %cmp7, i1 true, i1 %resched.0.off0
  %12 = ptrtoint ptr %drv to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %drv, align 16
  %tx_status_data = getelementptr inbounds %struct.mt76_driver_ops, ptr %13, i32 0, i32 8
  %14 = ptrtoint ptr %tx_status_data to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %tx_status_data, align 4
  %tobool.not = icmp eq ptr %15, null
  br i1 %tobool.not, label %do.body.if.end18_crit_edge, label %land.lhs.true

do.body.if.end18_crit_edge:                       ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #8
  br label %if.end18

land.lhs.true:                                    ; preds = %do.body
  %call9 = tail call i32 @_test_and_set_bit(i32 noundef 10, ptr noundef %state) #6
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call9)
  %tobool10.not = icmp eq i32 %call9, 0
  br i1 %tobool10.not, label %land.lhs.true11, label %land.lhs.true.if.end18_crit_edge

land.lhs.true.if.end18_crit_edge:                 ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #8
  br label %if.end18

land.lhs.true11:                                  ; preds = %land.lhs.true
  %16 = ptrtoint ptr %state to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load volatile i32, ptr %state, align 4
  %18 = and i32 %17, 4096
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %18)
  %tobool15.not = icmp eq i32 %18, 0
  br i1 %tobool15.not, label %if.then16, label %land.lhs.true11.if.end18_crit_edge

land.lhs.true11.if.end18_crit_edge:               ; preds = %land.lhs.true11
  call void @__sanitizer_cov_trace_pc() #8
  br label %if.end18

if.then16:                                        ; preds = %land.lhs.true11
  call void @__sanitizer_cov_trace_pc() #8
  %19 = ptrtoint ptr %wq to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %wq, align 32
  %call.i = tail call zeroext i1 @queue_work_on(i32 noundef 4, ptr noundef %20, ptr noundef %stat_work) #6
  br label %if.end18

if.end18:                                         ; preds = %if.then16, %land.lhs.true11.if.end18_crit_edge, %land.lhs.true.if.end18_crit_edge, %do.body.if.end18_crit_edge
  %cmp19 = icmp sgt i32 %add6, 0
  br i1 %cmp19, label %if.end18.do.body_crit_edge, label %do.end

if.end18.do.body_crit_edge:                       ; preds = %if.end18
  call void @__sanitizer_cov_trace_pc() #8
  br label %do.body

do.end:                                           ; preds = %if.end18
  br i1 %spec.select, label %if.then21, label %do.end.if.end22_crit_edge

do.end.if.end22_crit_edge:                        ; preds = %do.end
  call void @__sanitizer_cov_trace_pc() #8
  br label %if.end22

if.then21:                                        ; preds = %do.end
  %21 = getelementptr i8, ptr %w, i32 -12
  %22 = ptrtoint ptr %21 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %21, align 4
  %tobool.not.i = icmp eq ptr %23, null
  br i1 %tobool.not.i, label %if.then21.if.end22_crit_edge, label %if.end.i

if.then21.if.end22_crit_edge:                     ; preds = %if.then21
  call void @__sanitizer_cov_trace_pc() #8
  br label %if.end22

if.end.i:                                         ; preds = %if.then21
  %state.i = getelementptr i8, ptr %w, i32 -4
  %call.i38 = tail call i32 @_test_and_set_bit(i32 noundef 0, ptr noundef %state.i) #6
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i38)
  %tobool1.not.i = icmp eq i32 %call.i38, 0
  br i1 %tobool1.not.i, label %land.lhs.true.i, label %if.end.i.if.end22_crit_edge

if.end.i.if.end22_crit_edge:                      ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #8
  br label %if.end22

land.lhs.true.i:                                  ; preds = %if.end.i
  %24 = ptrtoint ptr %state.i to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load volatile i32, ptr %state.i, align 4
  %26 = and i32 %25, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %26)
  %tobool4.not.i = icmp eq i32 %26, 0
  br i1 %tobool4.not.i, label %if.then5.i, label %land.lhs.true.i.if.end22_crit_edge

land.lhs.true.i.if.end22_crit_edge:               ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #8
  br label %if.end22

if.then5.i:                                       ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #8
  %27 = ptrtoint ptr %21 to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load ptr, ptr %21, align 4
  %call7.i = tail call i32 @wake_up_process(ptr noundef %28) #6
  br label %if.end22

if.end22:                                         ; preds = %if.then5.i, %land.lhs.true.i.if.end22_crit_edge, %if.end.i.if.end22_crit_edge, %if.then21.if.end22_crit_edge, %do.end.if.end22_crit_edge
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @mt76s_net_worker(ptr noundef %w) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #8
  call void @llvm.arm.gnu.eabi.mcount()
  %add.ptr3 = getelementptr i8, ptr %w, i32 -10812
  %q_rx = getelementptr i8, ptr %w, i32 -3456
  %state.i = getelementptr i8, ptr %w, i32 -10800
  %drv.i = getelementptr i8, ptr %w, i32 -9836
  br label %do.body

do.body:                                          ; preds = %rcu_read_unlock.exit.do.body_crit_edge, %entry
  tail call fastcc void @local_bh_disable()
  %0 = tail call i32 @llvm.read_register.i32(metadata !117) #6
  %and.i.i.i.i.i = and i32 %0, -16384
  %1 = inttoptr i32 %and.i.i.i.i.i to ptr
  %preempt_count.i.i.i.i = getelementptr inbounds %struct.thread_info, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %preempt_count.i.i.i.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load volatile i32, ptr %preempt_count.i.i.i.i, align 4
  %add.i.i.i = add i32 %3, 1
  store volatile i32 %add.i.i.i, ptr %preempt_count.i.i.i.i, align 4
  tail call void asm sideeffect "", "~{memory}"() #6, !srcloc !128
  tail call fastcc void @rcu_lock_acquire(ptr noundef nonnull @rcu_lock_map) #6
  %call.i = tail call zeroext i1 @rcu_is_watching() #6
  br i1 %call.i, label %do.body.land.rhs.preheader_crit_edge, label %land.lhs.true.i

do.body.land.rhs.preheader_crit_edge:             ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #8
  br label %land.rhs.preheader

land.lhs.true.i:                                  ; preds = %do.body
  %call1.i = tail call i32 @debug_lockdep_rcu_enabled() #6
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1.i)
  %tobool.not.i = icmp eq i32 %call1.i, 0
  br i1 %tobool.not.i, label %land.lhs.true.i.land.rhs.preheader_crit_edge, label %land.lhs.true2.i

land.lhs.true.i.land.rhs.preheader_crit_edge:     ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #8
  br label %land.rhs.preheader

land.lhs.true2.i:                                 ; preds = %land.lhs.true.i
  %.b4.i = load i1, ptr @rcu_read_lock.__warned, align 1
  br i1 %.b4.i, label %land.lhs.true2.i.land.rhs.preheader_crit_edge, label %if.then.i

land.lhs.true2.i.land.rhs.preheader_crit_edge:    ; preds = %land.lhs.true2.i
  call void @__sanitizer_cov_trace_pc() #8
  br label %land.rhs.preheader

if.then.i:                                        ; preds = %land.lhs.true2.i
  call void @__sanitizer_cov_trace_pc() #8
  store i1 true, ptr @rcu_read_lock.__warned, align 1
  tail call void @lockdep_rcu_suspicious(ptr noundef nonnull @.str.44, i32 noundef 696, ptr noundef nonnull @.str.45) #6
  br label %land.rhs.preheader

land.rhs.preheader:                               ; preds = %if.then.i, %land.lhs.true2.i.land.rhs.preheader_crit_edge, %land.lhs.true.i.land.rhs.preheader_crit_edge, %do.body.land.rhs.preheader_crit_edge
  br label %land.rhs

land.rhs:                                         ; preds = %mt76s_process_rx_queue.exit.land.rhs_crit_edge, %land.rhs.preheader
  %nframes.025 = phi i32 [ %add, %mt76s_process_rx_queue.exit.land.rhs_crit_edge ], [ 0, %land.rhs.preheader ]
  %i.024 = phi i32 [ %inc, %mt76s_process_rx_queue.exit.land.rhs_crit_edge ], [ 0, %land.rhs.preheader ]
  %arrayidx = getelementptr [5 x %struct.mt76_queue], ptr %q_rx, i32 0, i32 %i.024
  %ndesc = getelementptr inbounds %struct.mt76_queue, ptr %arrayidx, i32 0, i32 8
  %4 = ptrtoint ptr %ndesc to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %ndesc, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %5)
  %tobool.not = icmp eq i32 %5, 0
  br i1 %tobool.not, label %land.rhs.for.end_crit_edge, label %for.body

land.rhs.for.end_crit_edge:                       ; preds = %land.rhs
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.end

for.body:                                         ; preds = %land.rhs
  %6 = ptrtoint ptr %state.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load volatile i32, ptr %state.i, align 4
  %and1.i27.i = and i32 %7, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1.i27.i)
  %tobool.not28.i = icmp eq i32 %and1.i27.i, 0
  br i1 %tobool.not28.i, label %for.body.while.end.i_crit_edge, label %if.end.lr.ph.i

for.body.while.end.i_crit_edge:                   ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #8
  br label %while.end.i

if.end.lr.ph.i:                                   ; preds = %for.body
  %lock.i.i = getelementptr inbounds %struct.mt76_queue, ptr %arrayidx, i32 0, i32 1
  %queued.i.i = getelementptr inbounds %struct.mt76_queue, ptr %arrayidx, i32 0, i32 9
  %entry1.i.i = getelementptr inbounds %struct.mt76_queue, ptr %arrayidx, i32 0, i32 3
  %tail.i.i = getelementptr inbounds %struct.mt76_queue, ptr %arrayidx, i32 0, i32 7
  br label %if.end.i

if.end.i:                                         ; preds = %cleanup.i.if.end.i_crit_edge, %if.end.lr.ph.i
  %nframes.029.i = phi i32 [ 0, %if.end.lr.ph.i ], [ %inc.i, %cleanup.i.if.end.i_crit_edge ]
  tail call void @_raw_spin_lock_bh(ptr noundef %lock.i.i) #6
  %8 = ptrtoint ptr %queued.i.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %queued.i.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %9)
  %cmp.i.i = icmp sgt i32 %9, 0
  br i1 %cmp.i.i, label %mt76s_get_next_rx_entry.exit.i, label %mt76s_get_next_rx_entry.exit.thread.i

mt76s_get_next_rx_entry.exit.thread.i:            ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #8
  tail call void @_raw_spin_unlock_bh(ptr noundef %lock.i.i) #6
  br label %while.end.i

mt76s_get_next_rx_entry.exit.i:                   ; preds = %if.end.i
  %10 = ptrtoint ptr %entry1.i.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %entry1.i.i, align 4
  %12 = ptrtoint ptr %tail.i.i to i32
  call void @__asan_load2_noabort(i32 %12)
  %13 = load i16, ptr %tail.i.i, align 4
  %idxprom.i.i = zext i16 %13 to i32
  %arrayidx.i.i = getelementptr %struct.mt76_queue_entry, ptr %11, i32 %idxprom.i.i
  %add.i.i = add nuw nsw i32 %idxprom.i.i, 1
  %14 = ptrtoint ptr %ndesc to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %ndesc, align 4
  %rem.i.i = srem i32 %add.i.i, %15
  %conv3.i.i = trunc i32 %rem.i.i to i16
  store i16 %conv3.i.i, ptr %tail.i.i, align 4
  %dec.i.i = add nsw i32 %9, -1
  %16 = ptrtoint ptr %queued.i.i to i32
  call void @__asan_store4_noabort(i32 %16)
  store i32 %dec.i.i, ptr %queued.i.i, align 4
  tail call void @_raw_spin_unlock_bh(ptr noundef %lock.i.i) #6
  %tobool2.not.i = icmp eq ptr %arrayidx.i.i, null
  br i1 %tobool2.not.i, label %mt76s_get_next_rx_entry.exit.i.while.end.i_crit_edge, label %lor.lhs.false.i

mt76s_get_next_rx_entry.exit.i.while.end.i_crit_edge: ; preds = %mt76s_get_next_rx_entry.exit.i
  call void @__sanitizer_cov_trace_pc() #8
  br label %while.end.i

lor.lhs.false.i:                                  ; preds = %mt76s_get_next_rx_entry.exit.i
  %17 = ptrtoint ptr %arrayidx.i.i to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %arrayidx.i.i, align 4
  %tobool3.not.i = icmp eq ptr %18, null
  br i1 %tobool3.not.i, label %lor.lhs.false.i.while.end.i_crit_edge, label %cleanup.i

lor.lhs.false.i.while.end.i_crit_edge:            ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #8
  br label %while.end.i

cleanup.i:                                        ; preds = %lor.lhs.false.i
  %19 = ptrtoint ptr %drv.i to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %drv.i, align 16
  %rx_skb.i = getelementptr inbounds %struct.mt76_driver_ops, ptr %20, i32 0, i32 10
  %21 = ptrtoint ptr %rx_skb.i to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %rx_skb.i, align 4
  tail call void %22(ptr noundef %add.ptr3, i32 noundef 0, ptr noundef nonnull %18) #6
  %23 = ptrtoint ptr %arrayidx.i.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store ptr null, ptr %arrayidx.i.i, align 4
  %inc.i = add i32 %nframes.029.i, 1
  %24 = ptrtoint ptr %state.i to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load volatile i32, ptr %state.i, align 4
  %and1.i.i = and i32 %25, 1
  %tobool.not.i13 = icmp eq i32 %and1.i.i, 0
  br i1 %tobool.not.i13, label %cleanup.i.while.end.i_crit_edge, label %cleanup.i.if.end.i_crit_edge

cleanup.i.if.end.i_crit_edge:                     ; preds = %cleanup.i
  call void @__sanitizer_cov_trace_pc() #8
  br label %if.end.i

cleanup.i.while.end.i_crit_edge:                  ; preds = %cleanup.i
  call void @__sanitizer_cov_trace_pc() #8
  br label %while.end.i

while.end.i:                                      ; preds = %cleanup.i.while.end.i_crit_edge, %lor.lhs.false.i.while.end.i_crit_edge, %mt76s_get_next_rx_entry.exit.i.while.end.i_crit_edge, %mt76s_get_next_rx_entry.exit.thread.i, %for.body.while.end.i_crit_edge
  %nframes.026.i = phi i32 [ %nframes.029.i, %mt76s_get_next_rx_entry.exit.thread.i ], [ 0, %for.body.while.end.i_crit_edge ], [ %inc.i, %cleanup.i.while.end.i_crit_edge ], [ %nframes.029.i, %lor.lhs.false.i.while.end.i_crit_edge ], [ %nframes.029.i, %mt76s_get_next_rx_entry.exit.i.while.end.i_crit_edge ]
  %26 = icmp eq ptr %q_rx, %arrayidx
  br i1 %26, label %if.then6.i, label %while.end.i.mt76s_process_rx_queue.exit_crit_edge

while.end.i.mt76s_process_rx_queue.exit_crit_edge: ; preds = %while.end.i
  call void @__sanitizer_cov_trace_pc() #8
  br label %mt76s_process_rx_queue.exit

if.then6.i:                                       ; preds = %while.end.i
  call void @__sanitizer_cov_trace_pc() #8
  tail call void @mt76_rx_poll_complete(ptr noundef %add.ptr3, i32 noundef 0, ptr noundef null) #6
  br label %mt76s_process_rx_queue.exit

mt76s_process_rx_queue.exit:                      ; preds = %if.then6.i, %while.end.i.mt76s_process_rx_queue.exit_crit_edge
  %add = add i32 %nframes.026.i, %nframes.025
  %inc = add nuw nsw i32 %i.024, 1
  %exitcond.not = icmp eq i32 %inc, 5
  br i1 %exitcond.not, label %mt76s_process_rx_queue.exit.for.end_crit_edge, label %mt76s_process_rx_queue.exit.land.rhs_crit_edge

mt76s_process_rx_queue.exit.land.rhs_crit_edge:   ; preds = %mt76s_process_rx_queue.exit
  call void @__sanitizer_cov_trace_pc() #8
  br label %land.rhs

mt76s_process_rx_queue.exit.for.end_crit_edge:    ; preds = %mt76s_process_rx_queue.exit
  call void @__sanitizer_cov_trace_pc() #8
  br label %for.end

for.end:                                          ; preds = %mt76s_process_rx_queue.exit.for.end_crit_edge, %land.rhs.for.end_crit_edge
  %nframes.0.lcssa = phi i32 [ %add, %mt76s_process_rx_queue.exit.for.end_crit_edge ], [ %nframes.025, %land.rhs.for.end_crit_edge ]
  %call.i14 = tail call zeroext i1 @rcu_is_watching() #6
  br i1 %call.i14, label %for.end.rcu_read_unlock.exit_crit_edge, label %land.lhs.true.i17

for.end.rcu_read_unlock.exit_crit_edge:           ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #8
  br label %rcu_read_unlock.exit

land.lhs.true.i17:                                ; preds = %for.end
  %call1.i15 = tail call i32 @debug_lockdep_rcu_enabled() #6
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1.i15)
  %tobool.not.i16 = icmp eq i32 %call1.i15, 0
  br i1 %tobool.not.i16, label %land.lhs.true.i17.rcu_read_unlock.exit_crit_edge, label %land.lhs.true2.i19

land.lhs.true.i17.rcu_read_unlock.exit_crit_edge: ; preds = %land.lhs.true.i17
  call void @__sanitizer_cov_trace_pc() #8
  br label %rcu_read_unlock.exit

land.lhs.true2.i19:                               ; preds = %land.lhs.true.i17
  %.b4.i18 = load i1, ptr @rcu_read_unlock.__warned, align 1
  br i1 %.b4.i18, label %land.lhs.true2.i19.rcu_read_unlock.exit_crit_edge, label %if.then.i20

land.lhs.true2.i19.rcu_read_unlock.exit_crit_edge: ; preds = %land.lhs.true2.i19
  call void @__sanitizer_cov_trace_pc() #8
  br label %rcu_read_unlock.exit

if.then.i20:                                      ; preds = %land.lhs.true2.i19
  call void @__sanitizer_cov_trace_pc() #8
  store i1 true, ptr @rcu_read_unlock.__warned, align 1
  tail call void @lockdep_rcu_suspicious(ptr noundef nonnull @.str.44, i32 noundef 724, ptr noundef nonnull @.str.46) #6
  br label %rcu_read_unlock.exit

rcu_read_unlock.exit:                             ; preds = %if.then.i20, %land.lhs.true2.i19.rcu_read_unlock.exit_crit_edge, %land.lhs.true.i17.rcu_read_unlock.exit_crit_edge, %for.end.rcu_read_unlock.exit_crit_edge
  tail call void asm sideeffect "", "~{memory}"() #6, !srcloc !129
  %27 = tail call i32 @llvm.read_register.i32(metadata !117) #6
  %and.i.i.i.i.i21 = and i32 %27, -16384
  %28 = inttoptr i32 %and.i.i.i.i.i21 to ptr
  %preempt_count.i.i.i.i22 = getelementptr inbounds %struct.thread_info, ptr %28, i32 0, i32 1
  %29 = ptrtoint ptr %preempt_count.i.i.i.i22 to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load volatile i32, ptr %preempt_count.i.i.i.i22, align 4
  %sub.i.i.i = add i32 %30, -1
  store volatile i32 %sub.i.i.i, ptr %preempt_count.i.i.i.i22, align 4
  tail call void @rcu_read_unlock_strict() #6
  tail call fastcc void @rcu_lock_release(ptr noundef nonnull @rcu_lock_map) #6
  tail call fastcc void @local_bh_enable()
  %cmp6 = icmp sgt i32 %nframes.0.lcssa, 0
  br i1 %cmp6, label %rcu_read_unlock.exit.do.body_crit_edge, label %do.end

rcu_read_unlock.exit.do.body_crit_edge:           ; preds = %rcu_read_unlock.exit
  call void @__sanitizer_cov_trace_pc() #8
  br label %do.body

do.end:                                           ; preds = %rcu_read_unlock.exit
  call void @__sanitizer_cov_trace_pc() #8
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @sched_set_fifo_low(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @__init_work(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @mt76s_tx_status_data(ptr noundef %work) #0 align 64 {
entry:
  %update = alloca i8, align 1
  call void @__sanitizer_cov_trace_pc() #8
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 1, ptr nonnull %update) #6
  %0 = ptrtoint ptr %update to i32
  call void @__asan_store1_noabort(i32 %0)
  store i8 1, ptr %update, align 1
  %add.ptr3 = getelementptr i8, ptr %work, i32 -10824
  %state = getelementptr i8, ptr %work, i32 -10812
  %1 = ptrtoint ptr %state to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile i32, ptr %state, align 4
  %3 = and i32 %2, 512
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %3)
  %tobool.not26 = icmp eq i32 %3, 0
  br i1 %tobool.not26, label %if.end.lr.ph, label %entry.if.else_crit_edge

entry.if.else_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #8
  br label %if.else

if.end.lr.ph:                                     ; preds = %entry
  %drv = getelementptr i8, ptr %work, i32 -9848
  br label %if.end

if.end:                                           ; preds = %if.end6.if.end_crit_edge, %if.end.lr.ph
  %count.027 = phi i16 [ 0, %if.end.lr.ph ], [ %inc, %if.end6.if.end_crit_edge ]
  %4 = ptrtoint ptr %drv to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %drv, align 16
  %tx_status_data = getelementptr inbounds %struct.mt76_driver_ops, ptr %5, i32 0, i32 8
  %6 = ptrtoint ptr %tx_status_data to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %tx_status_data, align 4
  %call4 = call zeroext i1 %7(ptr noundef %add.ptr3, ptr noundef nonnull %update) #6
  br i1 %call4, label %if.end6, label %if.end.while.end_crit_edge

if.end.while.end_crit_edge:                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #8
  br label %while.end

if.end6:                                          ; preds = %if.end
  %inc = add i16 %count.027, 1
  %8 = ptrtoint ptr %state to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load volatile i32, ptr %state, align 4
  %10 = and i32 %9, 512
  %tobool.not = icmp eq i32 %10, 0
  br i1 %tobool.not, label %if.end6.if.end_crit_edge, label %if.end6.while.end_crit_edge

if.end6.while.end_crit_edge:                      ; preds = %if.end6
  call void @__sanitizer_cov_trace_pc() #8
  br label %while.end

if.end6.if.end_crit_edge:                         ; preds = %if.end6
  call void @__sanitizer_cov_trace_pc() #8
  br label %if.end

while.end:                                        ; preds = %if.end6.while.end_crit_edge, %if.end.while.end_crit_edge
  %count.0.lcssa = phi i16 [ %inc, %if.end6.while.end_crit_edge ], [ %count.027, %if.end.while.end_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %count.0.lcssa)
  %tobool7.not = icmp eq i16 %count.0.lcssa, 0
  br i1 %tobool7.not, label %while.end.if.else_crit_edge, label %land.lhs.true

while.end.if.else_crit_edge:                      ; preds = %while.end
  call void @__sanitizer_cov_trace_pc() #8
  br label %if.else

land.lhs.true:                                    ; preds = %while.end
  %11 = ptrtoint ptr %state to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load volatile i32, ptr %state, align 4
  %13 = and i32 %12, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %13)
  %tobool11.not = icmp eq i32 %13, 0
  br i1 %tobool11.not, label %land.lhs.true.if.else_crit_edge, label %if.then12

land.lhs.true.if.else_crit_edge:                  ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #8
  br label %if.else

if.then12:                                        ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #8
  %wq = getelementptr i8, ptr %work, i32 -40
  %14 = ptrtoint ptr %wq to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %wq, align 32
  %call.i = call zeroext i1 @queue_work_on(i32 noundef 4, ptr noundef %15, ptr noundef %work) #6
  br label %if.end16

if.else:                                          ; preds = %land.lhs.true.if.else_crit_edge, %while.end.if.else_crit_edge, %entry.if.else_crit_edge
  call void @_clear_bit(i32 noundef 10, ptr noundef %state) #6
  br label %if.end16

if.end16:                                         ; preds = %if.else, %if.then12
  call void @llvm.lifetime.end.p0(i64 1, ptr nonnull %update) #6
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @usleep_range_state(i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local noalias ptr @devm_kmalloc(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @kthread_stop(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @kthread_create_on_node(ptr noundef, ptr noundef, i32 noundef, ptr noundef, ...) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @__mt76_worker_fn(ptr noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @wake_up_process(ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @mt76s_process_tx_queue(ptr noundef %dev, ptr noundef %q) unnamed_addr #0 align 64 {
entry:
  %entry1 = alloca %struct.mt76_queue_entry, align 4
  call void @__sanitizer_cov_trace_pc() #8
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %entry1) #6
  %0 = call ptr @memset(ptr %entry1, i32 255, i32 24)
  %tobool.not = icmp eq ptr %q, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #8
  br label %cleanup

if.end:                                           ; preds = %entry
  %q_mcu = getelementptr inbounds %struct.mt76_dev, ptr %dev, i32 0, i32 22
  %1 = ptrtoint ptr %q_mcu to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load ptr, ptr %q_mcu, align 16
  %cmp = icmp eq ptr %2, %q
  %queued = getelementptr inbounds %struct.mt76_queue, ptr %q, i32 0, i32 9
  %3 = ptrtoint ptr %queued to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %queued, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %4)
  %cmp243 = icmp sgt i32 %4, 0
  br i1 %cmp243, label %while.body.lr.ph, label %if.end.while.end_crit_edge

if.end.while.end_crit_edge:                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #8
  br label %while.end

while.body.lr.ph:                                 ; preds = %if.end
  %entry3 = getelementptr inbounds %struct.mt76_queue, ptr %q, i32 0, i32 3
  %tail = getelementptr inbounds %struct.mt76_queue, ptr %q, i32 0, i32 7
  br label %while.body

while.body:                                       ; preds = %if.end20.while.body_crit_edge, %while.body.lr.ph
  %nframes.044 = phi i32 [ 0, %while.body.lr.ph ], [ %inc, %if.end20.while.body_crit_edge ]
  %5 = ptrtoint ptr %entry3 to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %entry3, align 4
  %7 = ptrtoint ptr %tail to i32
  call void @__asan_load2_noabort(i32 %7)
  %8 = load i16, ptr %tail, align 4
  %idxprom = zext i16 %8 to i32
  %done = getelementptr %struct.mt76_queue_entry, ptr %6, i32 %idxprom, i32 5
  %9 = ptrtoint ptr %done to i32
  call void @__asan_load1_noabort(i32 %9)
  %bf.load = load i8, ptr %done, align 2
  %10 = and i8 %bf.load, 32
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %10)
  %bf.cast.not = icmp eq i8 %10, 0
  br i1 %bf.cast.not, label %while.body.cleanup_crit_edge, label %if.end6

while.body.cleanup_crit_edge:                     ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #8
  br label %cleanup

if.end6:                                          ; preds = %while.body
  %arrayidx4 = getelementptr %struct.mt76_queue_entry, ptr %6, i32 %idxprom
  %11 = call ptr @memcpy(ptr %entry1, ptr %arrayidx4, i32 24)
  %12 = ptrtoint ptr %done to i32
  call void @__asan_load1_noabort(i32 %12)
  %bf.load16 = load i8, ptr %done, align 2
  %bf.clear17 = and i8 %bf.load16, -33
  store i8 %bf.clear17, ptr %done, align 2
  br i1 %cmp, label %if.then19, label %if.end6.if.end20_crit_edge

if.end6.if.end20_crit_edge:                       ; preds = %if.end6
  call void @__sanitizer_cov_trace_pc() #8
  br label %if.end20

if.then19:                                        ; preds = %if.end6
  call void @__sanitizer_cov_trace_pc() #8
  %13 = ptrtoint ptr %entry1 to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %entry1, align 4
  call void @consume_skb(ptr noundef %14) #6
  %15 = ptrtoint ptr %entry1 to i32
  call void @__asan_store4_noabort(i32 %15)
  store ptr null, ptr %entry1, align 4
  br label %if.end20

if.end20:                                         ; preds = %if.then19, %if.end6.if.end20_crit_edge
  call void @mt76_queue_tx_complete(ptr noundef %dev, ptr noundef nonnull %q, ptr noundef nonnull %entry1) #6
  %inc = add i32 %nframes.044, 1
  %16 = ptrtoint ptr %queued to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %queued, align 4
  %cmp2 = icmp sgt i32 %17, 0
  br i1 %cmp2, label %if.end20.while.body_crit_edge, label %if.end20.while.end_crit_edge

if.end20.while.end_crit_edge:                     ; preds = %if.end20
  call void @__sanitizer_cov_trace_pc() #8
  br label %while.end

if.end20.while.body_crit_edge:                    ; preds = %if.end20
  call void @__sanitizer_cov_trace_pc() #8
  br label %while.body

while.end:                                        ; preds = %if.end20.while.end_crit_edge, %if.end.while.end_crit_edge
  %nframes.0.lcssa = phi i32 [ 0, %if.end.while.end_crit_edge ], [ %inc, %if.end20.while.end_crit_edge ]
  %.lcssa = phi i32 [ %4, %if.end.while.end_crit_edge ], [ %17, %if.end20.while.end_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %.lcssa)
  %tobool22.not = icmp eq i32 %.lcssa, 0
  br i1 %tobool22.not, label %if.then23, label %while.end.cleanup_crit_edge

while.end.cleanup_crit_edge:                      ; preds = %while.end
  call void @__sanitizer_cov_trace_pc() #8
  br label %cleanup

if.then23:                                        ; preds = %while.end
  call void @__sanitizer_cov_trace_pc() #8
  %tx_wait = getelementptr inbounds %struct.mt76_dev, ptr %dev, i32 0, i32 31
  call void @__wake_up(ptr noundef %tx_wait, i32 noundef 3, i32 noundef 1, ptr noundef null) #6
  br label %cleanup

cleanup:                                          ; preds = %if.then23, %while.end.cleanup_crit_edge, %while.body.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %entry.cleanup_crit_edge ], [ %nframes.0.lcssa, %if.then23 ], [ %nframes.0.lcssa, %while.end.cleanup_crit_edge ], [ %nframes.044, %while.body.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %entry1) #6
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @_test_and_set_bit(i32 noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @mt76_queue_tx_complete(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @__wake_up(ptr noundef, i32 noundef, i32 noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @queue_work_on(i32 noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: inlinehint nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @local_bh_disable() #4 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #8
  br label %__here

__here:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #8
  tail call void @__local_bh_disable_ip(i32 noundef ptrtoint (ptr blockaddress(@local_bh_disable, %__here) to i32), i32 noundef 512) #6
  ret void
}

; Function Attrs: inlinehint nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @local_bh_enable() #4 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #8
  br label %__here

__here:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #8
  tail call void @__local_bh_enable_ip(i32 noundef ptrtoint (ptr blockaddress(@local_bh_enable, %__here) to i32), i32 noundef 512) #6
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @__local_bh_disable_ip(i32 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: inlinehint nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @rcu_lock_acquire(ptr nocapture noundef readnone %map) #4 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #8
  br label %__here

__here:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #8
  tail call void @lock_acquire(ptr noundef nonnull @rcu_lock_map, i32 noundef 0, i32 noundef 0, i32 noundef 2, i32 noundef 0, ptr noundef null, i32 noundef ptrtoint (ptr blockaddress(@rcu_lock_acquire, %__here) to i32)) #6
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @rcu_is_watching() local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @debug_lockdep_rcu_enabled() local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @lockdep_rcu_suspicious(ptr noundef, i32 noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind readonly
declare i32 @llvm.read_register.i32(metadata) #5

; Function Attrs: null_pointer_is_valid
declare dso_local void @lock_acquire(ptr noundef, i32 noundef, i32 noundef, i32 noundef, i32 noundef, ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @mt76_rx_poll_complete(ptr noundef, i32 noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @_raw_spin_lock_bh(ptr noundef) local_unnamed_addr #2 section ".spinlock.text"

; Function Attrs: null_pointer_is_valid
declare dso_local void @_raw_spin_unlock_bh(ptr noundef) local_unnamed_addr #2 section ".spinlock.text"

; Function Attrs: inlinehint nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @rcu_lock_release(ptr nocapture noundef readnone %map) #4 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #8
  br label %__here

__here:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #8
  tail call void @lock_release(ptr noundef nonnull @rcu_lock_map, i32 noundef ptrtoint (ptr blockaddress(@rcu_lock_release, %__here) to i32)) #6
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @rcu_read_unlock_strict() local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @lock_release(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @__local_bh_enable_ip(i32 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @lockdep_init_map_type(ptr noundef, ptr noundef, ptr noundef, i32 noundef, i8 noundef zeroext, i8 noundef zeroext, i8 noundef zeroext) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @mt76s_tx_queue_skb(ptr noundef %dev, ptr nocapture noundef %q, ptr noundef %skb, ptr noundef %wcid, ptr noundef %sta) #0 align 64 {
entry:
  %tx_info = alloca %struct.mt76_tx_info, align 4
  call void @__sanitizer_cov_trace_pc() #8
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 268, ptr nonnull %tx_info) #6
  %0 = call ptr @memset(ptr %tx_info, i32 0, i32 268)
  %skb1 = getelementptr inbounds %struct.mt76_tx_info, ptr %tx_info, i32 0, i32 1
  %1 = ptrtoint ptr %skb1 to i32
  call void @__asan_store4_noabort(i32 %1)
  store ptr %skb, ptr %skb1, align 4
  %len2 = getelementptr inbounds %struct.sk_buff, ptr %skb, i32 0, i32 6
  %2 = ptrtoint ptr %len2 to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %len2, align 4
  %head = getelementptr inbounds %struct.mt76_queue, ptr %q, i32 0, i32 6
  %4 = ptrtoint ptr %head to i32
  call void @__asan_load2_noabort(i32 %4)
  %5 = load i16, ptr %head, align 2
  %queued = getelementptr inbounds %struct.mt76_queue, ptr %q, i32 0, i32 9
  %6 = ptrtoint ptr %queued to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %queued, align 4
  %ndesc = getelementptr inbounds %struct.mt76_queue, ptr %q, i32 0, i32 8
  %8 = ptrtoint ptr %ndesc to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %ndesc, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %7, i32 %9)
  %cmp = icmp eq i32 %7, %9
  br i1 %cmp, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #8
  br label %cleanup

if.end:                                           ; preds = %entry
  %10 = ptrtoint ptr %skb to i32
  call void @__asan_store4_noabort(i32 %10)
  store ptr null, ptr %skb, align 8
  %prev = getelementptr inbounds %struct.anon.41, ptr %skb, i32 0, i32 1
  %11 = ptrtoint ptr %prev to i32
  call void @__asan_store4_noabort(i32 %11)
  store ptr null, ptr %prev, align 4
  %drv = getelementptr inbounds %struct.mt76_dev, ptr %dev, i32 0, i32 11
  %12 = ptrtoint ptr %drv to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %drv, align 16
  %tx_prepare_skb = getelementptr inbounds %struct.mt76_driver_ops, ptr %13, i32 0, i32 6
  %14 = ptrtoint ptr %tx_prepare_skb to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %tx_prepare_skb, align 4
  %qid = getelementptr inbounds %struct.mt76_queue, ptr %q, i32 0, i32 15
  %16 = ptrtoint ptr %qid to i32
  call void @__asan_load1_noabort(i32 %16)
  %17 = load i8, ptr %qid, align 4
  %conv = zext i8 %17 to i32
  %call = call i32 %15(ptr noundef %dev, ptr noundef null, i32 noundef %conv, ptr noundef %wcid, ptr noundef %sta, ptr noundef nonnull %tx_info) #6
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %cmp3 = icmp slt i32 %call, 0
  br i1 %cmp3, label %if.end.cleanup_crit_edge, label %if.end6

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #8
  br label %cleanup

if.end6:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #8
  %18 = ptrtoint ptr %skb1 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %skb1, align 4
  %entry8 = getelementptr inbounds %struct.mt76_queue, ptr %q, i32 0, i32 3
  %20 = ptrtoint ptr %entry8 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %entry8, align 4
  %22 = ptrtoint ptr %head to i32
  call void @__asan_load2_noabort(i32 %22)
  %23 = load i16, ptr %head, align 2
  %idxprom = zext i16 %23 to i32
  %arrayidx = getelementptr %struct.mt76_queue_entry, ptr %21, i32 %idxprom
  %24 = ptrtoint ptr %arrayidx to i32
  call void @__asan_store4_noabort(i32 %24)
  store ptr %19, ptr %arrayidx, align 4
  %25 = load ptr, ptr %entry8, align 4
  %26 = load i16, ptr %head, align 2
  %idxprom12 = zext i16 %26 to i32
  %27 = getelementptr %struct.mt76_queue_entry, ptr %25, i32 %idxprom12, i32 1
  %28 = ptrtoint ptr %27 to i32
  call void @__asan_store4_noabort(i32 %28)
  store i32 %3, ptr %27, align 4
  %29 = load ptr, ptr %entry8, align 4
  %30 = load i16, ptr %head, align 2
  %idxprom16 = zext i16 %30 to i32
  %wcid18 = getelementptr %struct.mt76_queue_entry, ptr %29, i32 %idxprom16, i32 4
  %31 = ptrtoint ptr %wcid18 to i32
  call void @__asan_store2_noabort(i32 %31)
  store i16 -1, ptr %wcid18, align 4
  call void asm sideeffect "mcr p15, 0, $0, c7, c10, 5", "r,~{memory}"(i32 0) #6, !srcloc !130
  %32 = ptrtoint ptr %head to i32
  call void @__asan_load2_noabort(i32 %32)
  %33 = load i16, ptr %head, align 2
  %conv23 = zext i16 %33 to i32
  %add = add nuw nsw i32 %conv23, 1
  %34 = ptrtoint ptr %ndesc to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %ndesc, align 4
  %rem = srem i32 %add, %35
  %conv25 = trunc i32 %rem to i16
  store i16 %conv25, ptr %head, align 2
  %36 = ptrtoint ptr %queued to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %queued, align 4
  %inc = add i32 %37, 1
  store i32 %inc, ptr %queued, align 4
  %conv28 = zext i16 %5 to i32
  br label %cleanup

cleanup:                                          ; preds = %if.end6, %if.end.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %conv28, %if.end6 ], [ -28, %entry.cleanup_crit_edge ], [ %call, %if.end.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 268, ptr nonnull %tx_info) #6
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @mt76s_tx_queue_skb_raw(ptr nocapture noundef readnone %dev, ptr noundef %q, ptr noundef %skb, i32 noundef %tx_info) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #8
  call void @llvm.arm.gnu.eabi.mcount()
  %len1 = getelementptr inbounds %struct.sk_buff, ptr %skb, i32 0, i32 6
  %0 = ptrtoint ptr %len1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %len1, align 4
  %queued = getelementptr inbounds %struct.mt76_queue, ptr %q, i32 0, i32 9
  %2 = ptrtoint ptr %queued to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %queued, align 4
  %ndesc = getelementptr inbounds %struct.mt76_queue, ptr %q, i32 0, i32 8
  %4 = ptrtoint ptr %ndesc to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %ndesc, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %3, i32 %5)
  %cmp = icmp eq i32 %3, %5
  br i1 %cmp, label %entry.error_crit_edge, label %if.end

entry.error_crit_edge:                            ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #8
  br label %error

if.end:                                           ; preds = %entry
  %sub = add i32 %1, -1
  %or = or i32 %sub, 3
  %add = sub i32 1, %1
  %sub4 = add i32 %add, %or
  %call = tail call i32 @mt76_skb_adjust_pad(ptr noundef %skb, i32 noundef %sub4) #6
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %if.end6, label %if.end.error_crit_edge

if.end.error_crit_edge:                           ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #8
  br label %error

if.end6:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #8
  %lock = getelementptr inbounds %struct.mt76_queue, ptr %q, i32 0, i32 1
  tail call void @_raw_spin_lock_bh(ptr noundef %lock) #6
  %entry7 = getelementptr inbounds %struct.mt76_queue, ptr %q, i32 0, i32 3
  %6 = ptrtoint ptr %entry7 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %entry7, align 4
  %head = getelementptr inbounds %struct.mt76_queue, ptr %q, i32 0, i32 6
  %8 = ptrtoint ptr %head to i32
  call void @__asan_load2_noabort(i32 %8)
  %9 = load i16, ptr %head, align 2
  %idxprom = zext i16 %9 to i32
  %10 = getelementptr %struct.mt76_queue_entry, ptr %7, i32 %idxprom, i32 1
  %11 = ptrtoint ptr %10 to i32
  call void @__asan_store4_noabort(i32 %11)
  store i32 %1, ptr %10, align 4
  %12 = load ptr, ptr %entry7, align 4
  %13 = load i16, ptr %head, align 2
  %idxprom10 = zext i16 %13 to i32
  %arrayidx11 = getelementptr %struct.mt76_queue_entry, ptr %12, i32 %idxprom10
  %14 = ptrtoint ptr %arrayidx11 to i32
  call void @__asan_store4_noabort(i32 %14)
  store ptr %skb, ptr %arrayidx11, align 4
  %15 = load i16, ptr %head, align 2
  %conv = zext i16 %15 to i32
  %add13 = add nuw nsw i32 %conv, 1
  %16 = ptrtoint ptr %ndesc to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %ndesc, align 4
  %rem = srem i32 %add13, %17
  %conv15 = trunc i32 %rem to i16
  store i16 %conv15, ptr %head, align 2
  %18 = ptrtoint ptr %queued to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %queued, align 4
  %inc = add i32 %19, 1
  store i32 %inc, ptr %queued, align 4
  tail call void @_raw_spin_unlock_bh(ptr noundef %lock) #6
  br label %cleanup

error:                                            ; preds = %if.end.error_crit_edge, %entry.error_crit_edge
  %ret.0 = phi i32 [ -28, %entry.error_crit_edge ], [ %call, %if.end.error_crit_edge ]
  tail call void @consume_skb(ptr noundef %skb) #6
  br label %cleanup

cleanup:                                          ; preds = %error, %if.end6
  %retval.0 = phi i32 [ %ret.0, %error ], [ 0, %if.end6 ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @mt76s_tx_kick(ptr noundef %dev, ptr nocapture noundef readnone %q) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #8
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = getelementptr inbounds %struct.mt76_dev, ptr %dev, i32 0, i32 59
  %1 = ptrtoint ptr %0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load ptr, ptr %0, align 4
  %tobool.not.i = icmp eq ptr %2, null
  br i1 %tobool.not.i, label %entry.mt76_worker_schedule.exit_crit_edge, label %if.end.i

entry.mt76_worker_schedule.exit_crit_edge:        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #8
  br label %mt76_worker_schedule.exit

if.end.i:                                         ; preds = %entry
  %state.i = getelementptr inbounds %struct.mt76_dev, ptr %dev, i32 0, i32 59, i32 0, i32 0, i32 1, i32 1
  %call.i = tail call i32 @_test_and_set_bit(i32 noundef 0, ptr noundef %state.i) #6
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool1.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool1.not.i, label %land.lhs.true.i, label %if.end.i.mt76_worker_schedule.exit_crit_edge

if.end.i.mt76_worker_schedule.exit_crit_edge:     ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #8
  br label %mt76_worker_schedule.exit

land.lhs.true.i:                                  ; preds = %if.end.i
  %3 = ptrtoint ptr %state.i to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load volatile i32, ptr %state.i, align 4
  %5 = and i32 %4, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %5)
  %tobool4.not.i = icmp eq i32 %5, 0
  br i1 %tobool4.not.i, label %if.then5.i, label %land.lhs.true.i.mt76_worker_schedule.exit_crit_edge

land.lhs.true.i.mt76_worker_schedule.exit_crit_edge: ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #8
  br label %mt76_worker_schedule.exit

if.then5.i:                                       ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #8
  %6 = ptrtoint ptr %0 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %0, align 4
  %call7.i = tail call i32 @wake_up_process(ptr noundef %7) #6
  br label %mt76_worker_schedule.exit

mt76_worker_schedule.exit:                        ; preds = %if.then5.i, %land.lhs.true.i.mt76_worker_schedule.exit_crit_edge, %if.end.i.mt76_worker_schedule.exit_crit_edge, %entry.mt76_worker_schedule.exit_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @mt76_skb_adjust_pad(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: nounwind
declare void @llvm.arm.gnu.eabi.mcount() #6

declare void @__sanitizer_cov_trace_cmp4(i32 zeroext, i32 zeroext)

declare void @__sanitizer_cov_trace_cmp8(i64, i64)

declare void @__sanitizer_cov_trace_const_cmp1(i8 zeroext, i8 zeroext)

declare void @__sanitizer_cov_trace_const_cmp2(i16 zeroext, i16 zeroext)

declare void @__sanitizer_cov_trace_const_cmp4(i32 zeroext, i32 zeroext)

declare void @__sanitizer_cov_trace_pc()

declare void @__asan_load1_noabort(i32)

declare void @__asan_load2_noabort(i32)

declare void @__asan_load4_noabort(i32)

declare void @__asan_store1_noabort(i32)

declare void @__asan_store2_noabort(i32)

declare void @__asan_store4_noabort(i32)

declare ptr @memcpy(ptr, ptr, i32)

declare ptr @memset(ptr, i32, i32)

declare void @__asan_register_globals(i32, i32)

declare void @__asan_unregister_globals(i32, i32)

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_ctor() #7 {
  call void @__asan_register_globals(i32 ptrtoint (ptr @0 to i32), i32 42)
  ret void
}

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_dtor() #7 {
  call void @__asan_unregister_globals(i32 ptrtoint (ptr @0 to i32), i32 42)
  ret void
}

attributes #0 = { nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #1 = { argmemonly nocallback nofree nosync nounwind willreturn }
attributes #2 = { null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #3 = { cold null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #4 = { inlinehint nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #5 = { nounwind readonly }
attributes #6 = { nounwind }
attributes #7 = { nounwind uwtable(sync) "frame-pointer"="all" }
attributes #8 = { nomerge }
attributes #9 = { cold nounwind }

!llvm.asan.globals = !{!0, !2, !4, !6, !8, !10, !12, !14, !16, !18, !20, !21, !22, !23, !24, !25, !27, !29, !30, !32, !34, !36, !38, !40, !42, !43, !45, !47, !49, !51, !52, !54, !55, !56, !57, !59, !60, !61, !63, !64, !65, !67, !68, !70, !71, !72, !74, !75, !76, !78, !79, !80, !82, !83, !84, !86, !87, !88, !90, !91, !92, !94, !95, !97, !98, !100, !101, !103, !104, !106, !108, !110, !111, !112, !114, !115}
!llvm.named.register.sp = !{!117}
!llvm.module.flags = !{!118, !119, !120, !121, !122, !123, !124, !125}
!llvm.ident = !{!126}

!0 = !{ptr @__ksymtab_mt76s_read_pcr, !1, !"__ksymtab_mt76s_read_pcr", i1 false, i1 false}
!1 = !{!"../drivers/net/wireless/mediatek/mt76/sdio.c", i32 32, i32 1}
!2 = !{ptr @__ksymtab_mt76s_rr, !3, !"__ksymtab_mt76s_rr", i1 false, i1 false}
!3 = !{!"../drivers/net/wireless/mediatek/mt76/sdio.c", i32 149, i32 1}
!4 = !{ptr @__ksymtab_mt76s_wr, !5, !"__ksymtab_mt76s_wr", i1 false, i1 false}
!5 = !{!"../drivers/net/wireless/mediatek/mt76/sdio.c", i32 158, i32 1}
!6 = !{ptr @__ksymtab_mt76s_rmw, !7, !"__ksymtab_mt76s_rmw", i1 false, i1 false}
!7 = !{!"../drivers/net/wireless/mediatek/mt76/sdio.c", i32 167, i32 1}
!8 = !{ptr @__ksymtab_mt76s_write_copy, !9, !"__ksymtab_mt76s_write_copy", i1 false, i1 false}
!9 = !{!"../drivers/net/wireless/mediatek/mt76/sdio.c", i32 180, i32 1}
!10 = !{ptr @__ksymtab_mt76s_read_copy, !11, !"__ksymtab_mt76s_read_copy", i1 false, i1 false}
!11 = !{!"../drivers/net/wireless/mediatek/mt76/sdio.c", i32 193, i32 1}
!12 = !{ptr @__ksymtab_mt76s_wr_rp, !13, !"__ksymtab_mt76s_wr_rp", i1 false, i1 false}
!13 = !{!"../drivers/net/wireless/mediatek/mt76/sdio.c", i32 208, i32 1}
!14 = !{ptr @__ksymtab_mt76s_rd_rp, !15, !"__ksymtab_mt76s_rd_rp", i1 false, i1 false}
!15 = !{!"../drivers/net/wireless/mediatek/mt76/sdio.c", i32 222, i32 1}
!16 = !{ptr @.str, !17, !"<string literal>", i1 false, i1 false}
!17 = !{!"../drivers/net/wireless/mediatek/mt76/sdio.c", i32 243, i32 8}
!18 = !{ptr @.str.1, !19, !"<string literal>", i1 false, i1 false}
!19 = !{!"../drivers/net/wireless/mediatek/mt76/sdio.c", i32 246, i32 3}
!20 = !{ptr @.str.2, !19, !"<string literal>", i1 false, i1 false}
!21 = !{ptr @.str.3, !19, !"<string literal>", i1 false, i1 false}
!22 = !{ptr @.str.4, !19, !"<string literal>", i1 false, i1 false}
!23 = !{ptr @mt76s_hw_init._entry, !19, !"_entry", i1 false, i1 false}
!24 = !{ptr @mt76s_hw_init._entry_ptr, !19, !"_entry_ptr", i1 false, i1 false}
!25 = !{ptr @__ksymtab_mt76s_hw_init, !26, !"__ksymtab_mt76s_hw_init", i1 false, i1 false}
!26 = !{!"../drivers/net/wireless/mediatek/mt76/sdio.c", i32 300, i32 1}
!27 = !{ptr @mt76s_alloc_rx_queue.__key, !28, !"__key", i1 false, i1 false}
!28 = !{!"../drivers/net/wireless/mediatek/mt76/sdio.c", i32 306, i32 2}
!29 = !{ptr @.str.5, !28, !"<string literal>", i1 false, i1 false}
!30 = !{ptr @__ksymtab_mt76s_alloc_rx_queue, !31, !"__ksymtab_mt76s_alloc_rx_queue", i1 false, i1 false}
!31 = !{!"../drivers/net/wireless/mediatek/mt76/sdio.c", i32 319, i32 1}
!32 = !{ptr @__ksymtab_mt76s_alloc_tx, !33, !"__ksymtab_mt76s_alloc_tx", i1 false, i1 false}
!33 = !{!"../drivers/net/wireless/mediatek/mt76/sdio.c", i32 364, i32 1}
!34 = !{ptr @__ksymtab_mt76s_deinit, !35, !"__ksymtab_mt76s_deinit", i1 false, i1 false}
!35 = !{!"../drivers/net/wireless/mediatek/mt76/sdio.c", i32 624, i32 1}
!36 = !{ptr @.str.6, !37, !"<string literal>", i1 false, i1 false}
!37 = !{!"../drivers/net/wireless/mediatek/mt76/sdio.c", i32 633, i32 26}
!38 = !{ptr @.str.7, !39, !"<string literal>", i1 false, i1 false}
!39 = !{!"../drivers/net/wireless/mediatek/mt76/sdio.c", i32 638, i32 5}
!40 = !{ptr @mt76s_init.__key, !41, !"__key", i1 false, i1 false}
!41 = !{!"../drivers/net/wireless/mediatek/mt76/sdio.c", i32 645, i32 2}
!42 = !{ptr @.str.8, !41, !"<string literal>", i1 false, i1 false}
!43 = !{ptr @__ksymtab_mt76s_init, !44, !"__ksymtab_mt76s_init", i1 false, i1 false}
!44 = !{!"../drivers/net/wireless/mediatek/mt76/sdio.c", i32 653, i32 1}
!45 = !{ptr @__UNIQUE_ID_author381, !46, !"__UNIQUE_ID_author381", i1 false, i1 false}
!46 = !{!"../drivers/net/wireless/mediatek/mt76/sdio.c", i32 655, i32 1}
!47 = !{ptr @__UNIQUE_ID_author382, !48, !"__UNIQUE_ID_author382", i1 false, i1 false}
!48 = !{!"../drivers/net/wireless/mediatek/mt76/sdio.c", i32 656, i32 1}
!49 = !{ptr @__UNIQUE_ID_file383, !50, !"__UNIQUE_ID_file383", i1 false, i1 false}
!50 = !{!"../drivers/net/wireless/mediatek/mt76/sdio.c", i32 657, i32 1}
!51 = !{ptr @__UNIQUE_ID_license384, !50, !"__UNIQUE_ID_license384", i1 false, i1 false}
!52 = !{ptr @.str.9, !53, !"<string literal>", i1 false, i1 false}
!53 = !{!"../drivers/net/wireless/mediatek/mt76/sdio.c", i32 44, i32 3}
!54 = !{ptr @.str.10, !53, !"<string literal>", i1 false, i1 false}
!55 = !{ptr @mt76s_read_mailbox._entry, !53, !"_entry", i1 false, i1 false}
!56 = !{ptr @mt76s_read_mailbox._entry_ptr, !53, !"_entry_ptr", i1 false, i1 false}
!57 = !{ptr @.str.12, !58, !"<string literal>", i1 false, i1 false}
!58 = !{!"../drivers/net/wireless/mediatek/mt76/sdio.c", i32 50, i32 3}
!59 = !{ptr @mt76s_read_mailbox._entry.11, !58, !"_entry", i1 false, i1 false}
!60 = !{ptr @mt76s_read_mailbox._entry_ptr.13, !58, !"_entry_ptr", i1 false, i1 false}
!61 = !{ptr @.str.15, !62, !"<string literal>", i1 false, i1 false}
!62 = !{!"../drivers/net/wireless/mediatek/mt76/sdio.c", i32 57, i32 3}
!63 = !{ptr @mt76s_read_mailbox._entry.14, !62, !"_entry", i1 false, i1 false}
!64 = !{ptr @mt76s_read_mailbox._entry_ptr.16, !62, !"_entry_ptr", i1 false, i1 false}
!65 = !{ptr @mt76s_read_mailbox._entry.17, !66, !"_entry", i1 false, i1 false}
!66 = !{!"../drivers/net/wireless/mediatek/mt76/sdio.c", i32 63, i32 3}
!67 = !{ptr @mt76s_read_mailbox._entry_ptr.18, !66, !"_entry_ptr", i1 false, i1 false}
!68 = !{ptr @.str.20, !69, !"<string literal>", i1 false, i1 false}
!69 = !{!"../drivers/net/wireless/mediatek/mt76/sdio.c", i32 69, i32 3}
!70 = !{ptr @mt76s_read_mailbox._entry.19, !69, !"_entry", i1 false, i1 false}
!71 = !{ptr @mt76s_read_mailbox._entry_ptr.21, !69, !"_entry_ptr", i1 false, i1 false}
!72 = !{ptr @.str.23, !73, !"<string literal>", i1 false, i1 false}
!73 = !{!"../drivers/net/wireless/mediatek/mt76/sdio.c", i32 74, i32 3}
!74 = !{ptr @mt76s_read_mailbox._entry.22, !73, !"_entry", i1 false, i1 false}
!75 = !{ptr @mt76s_read_mailbox._entry_ptr.24, !73, !"_entry_ptr", i1 false, i1 false}
!76 = !{ptr @.str.26, !77, !"<string literal>", i1 false, i1 false}
!77 = !{!"../drivers/net/wireless/mediatek/mt76/sdio.c", i32 81, i32 3}
!78 = !{ptr @mt76s_read_mailbox._entry.25, !77, !"_entry", i1 false, i1 false}
!79 = !{ptr @mt76s_read_mailbox._entry_ptr.27, !77, !"_entry_ptr", i1 false, i1 false}
!80 = !{ptr @.str.28, !81, !"<string literal>", i1 false, i1 false}
!81 = !{!"../drivers/net/wireless/mediatek/mt76/sdio.c", i32 99, i32 3}
!82 = !{ptr @mt76s_write_mailbox._entry, !81, !"_entry", i1 false, i1 false}
!83 = !{ptr @mt76s_write_mailbox._entry_ptr, !81, !"_entry_ptr", i1 false, i1 false}
!84 = !{ptr @.str.30, !85, !"<string literal>", i1 false, i1 false}
!85 = !{!"../drivers/net/wireless/mediatek/mt76/sdio.c", i32 105, i32 3}
!86 = !{ptr @mt76s_write_mailbox._entry.29, !85, !"_entry", i1 false, i1 false}
!87 = !{ptr @mt76s_write_mailbox._entry_ptr.31, !85, !"_entry_ptr", i1 false, i1 false}
!88 = !{ptr @.str.33, !89, !"<string literal>", i1 false, i1 false}
!89 = !{!"../drivers/net/wireless/mediatek/mt76/sdio.c", i32 112, i32 3}
!90 = !{ptr @mt76s_write_mailbox._entry.32, !89, !"_entry", i1 false, i1 false}
!91 = !{ptr @mt76s_write_mailbox._entry_ptr.34, !89, !"_entry_ptr", i1 false, i1 false}
!92 = !{ptr @mt76s_write_mailbox._entry.35, !93, !"_entry", i1 false, i1 false}
!93 = !{!"../drivers/net/wireless/mediatek/mt76/sdio.c", i32 119, i32 3}
!94 = !{ptr @mt76s_write_mailbox._entry_ptr.36, !93, !"_entry_ptr", i1 false, i1 false}
!95 = !{ptr @mt76s_write_mailbox._entry.37, !96, !"_entry", i1 false, i1 false}
!96 = !{!"../drivers/net/wireless/mediatek/mt76/sdio.c", i32 125, i32 3}
!97 = !{ptr @mt76s_write_mailbox._entry_ptr.38, !96, !"_entry_ptr", i1 false, i1 false}
!98 = !{ptr @mt76s_write_mailbox._entry.39, !99, !"_entry", i1 false, i1 false}
!99 = !{!"../drivers/net/wireless/mediatek/mt76/sdio.c", i32 131, i32 3}
!100 = !{ptr @mt76s_write_mailbox._entry_ptr.40, !99, !"_entry_ptr", i1 false, i1 false}
!101 = !{ptr @mt76s_write_mailbox._entry.41, !102, !"_entry", i1 false, i1 false}
!102 = !{!"../drivers/net/wireless/mediatek/mt76/sdio.c", i32 136, i32 3}
!103 = !{ptr @mt76s_write_mailbox._entry_ptr.42, !102, !"_entry_ptr", i1 false, i1 false}
!104 = !{ptr @mt76s_alloc_tx_queue.__key, !105, !"__key", i1 false, i1 false}
!105 = !{!"../drivers/net/wireless/mediatek/mt76/sdio.c", i32 329, i32 2}
!106 = !{ptr @.str.43, !107, !"<string literal>", i1 false, i1 false}
!107 = !{!"../drivers/net/wireless/mediatek/mt76/util.h", i32 73, i32 12}
!108 = distinct !{null, !109, !"__warned", i1 false, i1 false}
!109 = !{!"../include/linux/rcupdate.h", i32 695, i32 2}
!110 = !{ptr @.str.44, !109, !"<string literal>", i1 false, i1 false}
!111 = !{ptr @.str.45, !109, !"<string literal>", i1 false, i1 false}
!112 = distinct !{null, !113, !"__warned", i1 false, i1 false}
!113 = !{!"../include/linux/rcupdate.h", i32 723, i32 2}
!114 = !{ptr @.str.46, !113, !"<string literal>", i1 false, i1 false}
!115 = !{ptr @sdio_queue_ops, !116, !"sdio_queue_ops", i1 false, i1 false}
!116 = !{!"../drivers/net/wireless/mediatek/mt76/sdio.c", i32 585, i32 36}
!117 = !{!"sp"}
!118 = !{i32 1, !"wchar_size", i32 2}
!119 = !{i32 1, !"min_enum_size", i32 4}
!120 = !{i32 8, !"branch-target-enforcement", i32 0}
!121 = !{i32 8, !"sign-return-address", i32 0}
!122 = !{i32 8, !"sign-return-address-all", i32 0}
!123 = !{i32 8, !"sign-return-address-with-bkey", i32 0}
!124 = !{i32 7, !"uwtable", i32 1}
!125 = !{i32 7, !"frame-pointer", i32 2}
!126 = !{!"clang version 15.0.0 (git@github.com:linkeLi0421/llvm-project15-IRDumperPass.git 23ab625cb005cd08da083f9b643a7feed9af8abe)"}
!127 = !{!"auto-init"}
!128 = !{i64 2149342347}
!129 = !{i64 2149342613}
!130 = !{i64 2157890870}
