{"vcs1":{"timestamp_begin":1684268968.029782316, "rt":8.61, "ut":0.49, "st":0.21}}
{"vcselab":{"timestamp_begin":1684268976.728574316, "rt":1.28, "ut":0.49, "st":0.18}}
{"link":{"timestamp_begin":1684268978.081395767, "rt":0.53, "ut":0.22, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684268967.351172357}
{"VCS_COMP_START_TIME": 1684268967.351172357}
{"VCS_COMP_END_TIME": 1684268980.204584264}
{"VCS_USER_OPTIONS": "testbench.v test_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 331072}}
{"stitch_vcselab": {"peak_mem": 220928}}
