// Seed: 4027955066
module module_0 (
    output supply1 id_0,
    output tri id_1
);
  wire [-1 'd0 : -1] id_3;
  wire id_4, id_5;
endmodule
module module_1 (
    input  tri0  id_0,
    output uwire id_1,
    output wand  id_2,
    input  tri0  id_3,
    input  tri0  id_4,
    input  wor   id_5,
    input  wand  id_6,
    output tri0  id_7,
    output wire  id_8,
    input  tri   id_9,
    input  wor   id_10
);
  module_0 modCall_1 (
      id_2,
      id_7
  );
  logic [1 : -1] id_12;
  ;
endmodule
