<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1516" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1516{left:69px;bottom:1141px;letter-spacing:-0.2px;}
#t2_1516{left:69px;bottom:68px;letter-spacing:0.1px;}
#t3_1516{left:122px;bottom:68px;letter-spacing:0.1px;}
#t4_1516{left:87px;bottom:1088px;letter-spacing:-0.11px;}
#t5_1516{left:143px;bottom:1088px;}
#t6_1516{left:150px;bottom:1088px;letter-spacing:0.12px;}
#t7_1516{left:87px;bottom:1072px;letter-spacing:-0.11px;}
#t8_1516{left:197px;bottom:1072px;}
#t9_1516{left:205px;bottom:1073px;letter-spacing:0.09px;}
#ta_1516{left:87px;bottom:1057px;letter-spacing:-0.11px;}
#tb_1516{left:167px;bottom:1057px;}
#tc_1516{left:175px;bottom:1058px;letter-spacing:0.09px;}
#td_1516{left:69px;bottom:1042px;letter-spacing:-0.12px;word-spacing:0.01px;}
#te_1516{left:69px;bottom:1027px;letter-spacing:-0.11px;}
#tf_1516{left:87px;bottom:1011px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tg_1516{left:158px;bottom:1011px;}
#th_1516{left:166px;bottom:1012px;letter-spacing:0.12px;}
#ti_1516{left:87px;bottom:996px;letter-spacing:-0.15px;}
#tj_1516{left:111px;bottom:996px;}
#tk_1516{left:118px;bottom:997px;letter-spacing:0.09px;}
#tl_1516{left:87px;bottom:981px;letter-spacing:-0.12px;}
#tm_1516{left:174px;bottom:981px;}
#tn_1516{left:182px;bottom:981px;letter-spacing:0.12px;}
#to_1516{left:87px;bottom:965px;letter-spacing:-0.15px;}
#tp_1516{left:111px;bottom:965px;}
#tq_1516{left:118px;bottom:966px;letter-spacing:0.09px;}
#tr_1516{left:87px;bottom:950px;letter-spacing:-0.14px;word-spacing:0.01px;}
#ts_1516{left:155px;bottom:950px;}
#tt_1516{left:162px;bottom:951px;letter-spacing:0.13px;}
#tu_1516{left:180px;bottom:950px;}
#tv_1516{left:188px;bottom:951px;letter-spacing:0.12px;}
#tw_1516{left:87px;bottom:935px;letter-spacing:-0.15px;}
#tx_1516{left:111px;bottom:935px;}
#ty_1516{left:118px;bottom:936px;letter-spacing:0.09px;}
#tz_1516{left:87px;bottom:920px;letter-spacing:-0.11px;}
#t10_1516{left:167px;bottom:920px;}
#t11_1516{left:175px;bottom:920px;letter-spacing:0.09px;}
#t12_1516{left:87px;bottom:904px;letter-spacing:-0.11px;}
#t13_1516{left:174px;bottom:904px;}
#t14_1516{left:181px;bottom:905px;letter-spacing:0.13px;}
#t15_1516{left:69px;bottom:889px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t16_1516{left:87px;bottom:874px;letter-spacing:-0.12px;}
#t17_1516{left:194px;bottom:874px;}
#t18_1516{left:202px;bottom:874px;letter-spacing:0.09px;}
#t19_1516{left:226px;bottom:874px;}
#t1a_1516{left:234px;bottom:874px;letter-spacing:0.09px;}
#t1b_1516{left:69px;bottom:859px;letter-spacing:-0.12px;}
#t1c_1516{left:87px;bottom:843px;letter-spacing:-0.12px;}
#t1d_1516{left:423px;bottom:843px;}
#t1e_1516{left:106px;bottom:829px;letter-spacing:0.09px;}
#t1f_1516{left:130px;bottom:828px;}
#t1g_1516{left:138px;bottom:829px;letter-spacing:0.12px;}
#t1h_1516{left:69px;bottom:813px;letter-spacing:-0.14px;}
#t1i_1516{left:87px;bottom:797px;letter-spacing:-0.11px;}
#t1j_1516{left:167px;bottom:797px;}
#t1k_1516{left:175px;bottom:798px;letter-spacing:0.08px;}
#t1l_1516{left:87px;bottom:782px;letter-spacing:-0.11px;}
#t1m_1516{left:238px;bottom:782px;}
#t1n_1516{left:245px;bottom:783px;letter-spacing:0.08px;}
#t1o_1516{left:69px;bottom:767px;letter-spacing:-0.11px;}
#t1p_1516{left:87px;bottom:752px;letter-spacing:-0.1px;}
#t1q_1516{left:149px;bottom:752px;}
#t1r_1516{left:157px;bottom:752px;letter-spacing:0.12px;}
#t1s_1516{left:87px;bottom:736px;letter-spacing:-0.11px;}
#t1t_1516{left:209px;bottom:736px;}
#t1u_1516{left:216px;bottom:737px;letter-spacing:0.09px;}
#t1v_1516{left:87px;bottom:721px;letter-spacing:-0.12px;}
#t1w_1516{left:196px;bottom:721px;}
#t1x_1516{left:203px;bottom:722px;letter-spacing:0.09px;}
#t1y_1516{left:87px;bottom:706px;letter-spacing:-0.1px;}
#t1z_1516{left:217px;bottom:706px;}
#t20_1516{left:225px;bottom:706px;letter-spacing:0.12px;}
#t21_1516{left:87px;bottom:690px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t22_1516{left:177px;bottom:690px;}
#t23_1516{left:185px;bottom:691px;letter-spacing:0.08px;}
#t24_1516{left:69px;bottom:675px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t25_1516{left:186px;bottom:675px;}
#t26_1516{left:193px;bottom:676px;letter-spacing:0.12px;}
#t27_1516{left:87px;bottom:660px;letter-spacing:-0.11px;}
#t28_1516{left:167px;bottom:660px;}
#t29_1516{left:175px;bottom:661px;letter-spacing:0.09px;}
#t2a_1516{left:87px;bottom:645px;letter-spacing:-0.11px;}
#t2b_1516{left:174px;bottom:645px;}
#t2c_1516{left:181px;bottom:645px;letter-spacing:0.13px;}
#t2d_1516{left:87px;bottom:629px;letter-spacing:-0.11px;}
#t2e_1516{left:269px;bottom:629px;}
#t2f_1516{left:276px;bottom:630px;letter-spacing:0.09px;}
#t2g_1516{left:69px;bottom:614px;letter-spacing:-0.11px;}
#t2h_1516{left:249px;bottom:614px;}
#t2i_1516{left:256px;bottom:615px;letter-spacing:0.12px;}
#t2j_1516{left:69px;bottom:599px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2k_1516{left:87px;bottom:584px;letter-spacing:-0.11px;}
#t2l_1516{left:167px;bottom:584px;}
#t2m_1516{left:175px;bottom:584px;letter-spacing:0.09px;}
#t2n_1516{left:87px;bottom:568px;letter-spacing:-0.11px;}
#t2o_1516{left:174px;bottom:568px;}
#t2p_1516{left:181px;bottom:569px;letter-spacing:0.13px;}
#t2q_1516{left:69px;bottom:553px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2r_1516{left:87px;bottom:538px;letter-spacing:-0.11px;}
#t2s_1516{left:216px;bottom:538px;}
#t2t_1516{left:224px;bottom:538px;letter-spacing:0.13px;}
#t2u_1516{left:242px;bottom:538px;}
#t2v_1516{left:249px;bottom:538px;letter-spacing:0.08px;}
#t2w_1516{left:87px;bottom:522px;letter-spacing:-0.11px;}
#t2x_1516{left:167px;bottom:522px;}
#t2y_1516{left:175px;bottom:523px;letter-spacing:0.09px;}
#t2z_1516{left:87px;bottom:507px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t30_1516{left:123px;bottom:507px;}
#t31_1516{left:131px;bottom:508px;letter-spacing:0.08px;}
#t32_1516{left:149px;bottom:507px;}
#t33_1516{left:156px;bottom:508px;letter-spacing:0.12px;}
#t34_1516{left:87px;bottom:492px;letter-spacing:-0.11px;}
#t35_1516{left:174px;bottom:492px;}
#t36_1516{left:181px;bottom:493px;letter-spacing:0.13px;}
#t37_1516{left:87px;bottom:477px;letter-spacing:-0.1px;}
#t38_1516{left:242px;bottom:477px;}
#t39_1516{left:250px;bottom:477px;letter-spacing:0.09px;}
#t3a_1516{left:87px;bottom:461px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t3b_1516{left:214px;bottom:461px;}
#t3c_1516{left:222px;bottom:462px;letter-spacing:0.08px;}
#t3d_1516{left:87px;bottom:446px;letter-spacing:-0.12px;}
#t3e_1516{left:251px;bottom:446px;}
#t3f_1516{left:259px;bottom:447px;letter-spacing:0.08px;}
#t3g_1516{left:87px;bottom:431px;letter-spacing:-0.12px;}
#t3h_1516{left:228px;bottom:431px;}
#t3i_1516{left:235px;bottom:431px;letter-spacing:0.08px;}
#t3j_1516{left:69px;bottom:415px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3k_1516{left:87px;bottom:400px;letter-spacing:-0.11px;}
#t3l_1516{left:167px;bottom:400px;}
#t3m_1516{left:175px;bottom:401px;letter-spacing:0.09px;}
#t3n_1516{left:87px;bottom:385px;letter-spacing:-0.11px;}
#t3o_1516{left:238px;bottom:385px;}
#t3p_1516{left:246px;bottom:386px;letter-spacing:0.09px;}
#t3q_1516{left:87px;bottom:370px;letter-spacing:-0.11px;}
#t3r_1516{left:261px;bottom:370px;}
#t3s_1516{left:268px;bottom:370px;letter-spacing:0.12px;}
#t3t_1516{left:87px;bottom:354px;letter-spacing:-0.11px;}
#t3u_1516{left:174px;bottom:354px;}
#t3v_1516{left:181px;bottom:355px;letter-spacing:0.13px;}
#t3w_1516{left:87px;bottom:339px;letter-spacing:-0.13px;}
#t3x_1516{left:168px;bottom:339px;}
#t3y_1516{left:176px;bottom:340px;letter-spacing:0.09px;}
#t3z_1516{left:69px;bottom:324px;letter-spacing:-0.11px;}
#t40_1516{left:142px;bottom:324px;}
#t41_1516{left:149px;bottom:324px;letter-spacing:0.08px;}
#t42_1516{left:87px;bottom:309px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t43_1516{left:158px;bottom:309px;}
#t44_1516{left:166px;bottom:309px;letter-spacing:0.12px;}
#t45_1516{left:87px;bottom:293px;letter-spacing:-0.12px;}
#t46_1516{left:197px;bottom:293px;}
#t47_1516{left:205px;bottom:294px;letter-spacing:0.12px;}
#t48_1516{left:87px;bottom:278px;letter-spacing:-0.11px;}
#t49_1516{left:167px;bottom:278px;}
#t4a_1516{left:175px;bottom:279px;letter-spacing:0.09px;}
#t4b_1516{left:87px;bottom:263px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t4c_1516{left:213px;bottom:263px;}
#t4d_1516{left:221px;bottom:263px;letter-spacing:0.12px;}
#t4e_1516{left:87px;bottom:247px;letter-spacing:-0.12px;}
#t4f_1516{left:174px;bottom:247px;}
#t4g_1516{left:181px;bottom:248px;letter-spacing:0.09px;}
#t4h_1516{left:69px;bottom:232px;letter-spacing:-0.11px;}
#t4i_1516{left:133px;bottom:232px;}
#t4j_1516{left:140px;bottom:233px;letter-spacing:0.12px;}
#t4k_1516{left:87px;bottom:217px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#t4l_1516{left:248px;bottom:217px;}
#t4m_1516{left:255px;bottom:218px;letter-spacing:0.12px;}
#t4n_1516{left:69px;bottom:202px;letter-spacing:-0.12px;}
#t4o_1516{left:111px;bottom:202px;}
#t4p_1516{left:119px;bottom:202px;letter-spacing:0.12px;}
#t4q_1516{left:69px;bottom:186px;letter-spacing:-0.12px;word-spacing:-0.82px;}
#t4r_1516{left:124px;bottom:171px;}
#t4s_1516{left:132px;bottom:172px;letter-spacing:0.12px;}
#t4t_1516{left:170px;bottom:171px;}
#t4u_1516{left:177px;bottom:172px;letter-spacing:0.12px;}
#t4v_1516{left:69px;bottom:156px;letter-spacing:-0.11px;}
#t4w_1516{left:472px;bottom:1084px;}
#t4x_1516{left:472px;bottom:1068px;letter-spacing:-0.11px;}
#t4y_1516{left:490px;bottom:1053px;letter-spacing:-0.12px;}
#t4z_1516{left:603px;bottom:1053px;}
#t50_1516{left:611px;bottom:1053px;letter-spacing:0.12px;}
#t51_1516{left:635px;bottom:1053px;}
#t52_1516{left:643px;bottom:1053px;letter-spacing:0.12px;}
#t53_1516{left:472px;bottom:1037px;letter-spacing:-0.12px;}
#t54_1516{left:688px;bottom:1037px;}
#t55_1516{left:696px;bottom:1038px;letter-spacing:0.12px;}
#t56_1516{left:472px;bottom:1022px;letter-spacing:-0.13px;}
#t57_1516{left:490px;bottom:1007px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t58_1516{left:570px;bottom:1007px;}
#t59_1516{left:577px;bottom:1007px;letter-spacing:0.12px;}
#t5a_1516{left:490px;bottom:991px;letter-spacing:-0.11px;}
#t5b_1516{left:589px;bottom:991px;}
#t5c_1516{left:596px;bottom:992px;letter-spacing:0.13px;}
#t5d_1516{left:490px;bottom:976px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t5e_1516{left:599px;bottom:976px;}
#t5f_1516{left:607px;bottom:977px;letter-spacing:0.12px;}
#t5g_1516{left:490px;bottom:961px;letter-spacing:-0.11px;}
#t5h_1516{left:544px;bottom:961px;}
#t5i_1516{left:552px;bottom:962px;letter-spacing:0.13px;}
#t5j_1516{left:490px;bottom:946px;letter-spacing:-0.12px;}
#t5k_1516{left:719px;bottom:946px;}
#t5l_1516{left:726px;bottom:946px;letter-spacing:0.08px;}
#t5m_1516{left:472px;bottom:930px;letter-spacing:-0.12px;word-spacing:-0.09px;}
#t5n_1516{left:774px;bottom:930px;}
#t5o_1516{left:781px;bottom:931px;letter-spacing:0.12px;}
#t5p_1516{left:806px;bottom:930px;}
#t5q_1516{left:813px;bottom:931px;letter-spacing:0.12px;}
#t5r_1516{left:845px;bottom:930px;}
#t5s_1516{left:527px;bottom:916px;letter-spacing:0.09px;}
#t5t_1516{left:472px;bottom:900px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t5u_1516{left:606px;bottom:900px;}
#t5v_1516{left:614px;bottom:900px;letter-spacing:0.13px;}
#t5w_1516{left:632px;bottom:900px;}
#t5x_1516{left:639px;bottom:900px;letter-spacing:0.12px;}
#t5y_1516{left:664px;bottom:900px;}
#t5z_1516{left:671px;bottom:900px;letter-spacing:0.13px;}
#t60_1516{left:689px;bottom:900px;}
#t61_1516{left:697px;bottom:900px;letter-spacing:0.12px;}
#t62_1516{left:721px;bottom:900px;}
#t63_1516{left:729px;bottom:900px;letter-spacing:0.12px;}
#t64_1516{left:760px;bottom:900px;}
#t65_1516{left:768px;bottom:900px;letter-spacing:0.12px;}
#t66_1516{left:472px;bottom:884px;letter-spacing:-0.12px;}
#t67_1516{left:472px;bottom:869px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t68_1516{left:589px;bottom:869px;}
#t69_1516{left:596px;bottom:870px;letter-spacing:0.09px;}
#t6a_1516{left:628px;bottom:869px;}
#t6b_1516{left:635px;bottom:870px;letter-spacing:0.09px;}
#t6c_1516{left:472px;bottom:854px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6d_1516{left:490px;bottom:839px;letter-spacing:-0.12px;}
#t6e_1516{left:649px;bottom:839px;}
#t6f_1516{left:657px;bottom:839px;letter-spacing:0.09px;}
#t6g_1516{left:490px;bottom:823px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6h_1516{left:623px;bottom:823px;}
#t6i_1516{left:631px;bottom:824px;letter-spacing:0.09px;}
#t6j_1516{left:490px;bottom:808px;letter-spacing:-0.12px;}
#t6k_1516{left:643px;bottom:808px;}
#t6l_1516{left:651px;bottom:809px;letter-spacing:0.09px;}
#t6m_1516{left:490px;bottom:793px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6n_1516{left:647px;bottom:793px;}
#t6o_1516{left:655px;bottom:793px;letter-spacing:0.12px;}
#t6p_1516{left:490px;bottom:778px;letter-spacing:-0.13px;}
#t6q_1516{left:554px;bottom:778px;}
#t6r_1516{left:561px;bottom:778px;letter-spacing:0.09px;}
#t6s_1516{left:490px;bottom:762px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6t_1516{left:584px;bottom:762px;}
#t6u_1516{left:592px;bottom:763px;letter-spacing:0.09px;}
#t6v_1516{left:490px;bottom:747px;letter-spacing:-0.11px;}
#t6w_1516{left:759px;bottom:747px;}
#t6x_1516{left:766px;bottom:748px;letter-spacing:0.12px;}
#t6y_1516{left:791px;bottom:747px;}
#t6z_1516{left:798px;bottom:748px;letter-spacing:0.12px;}
#t70_1516{left:490px;bottom:732px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t71_1516{left:644px;bottom:732px;}
#t72_1516{left:651px;bottom:732px;letter-spacing:0.08px;}
#t73_1516{left:490px;bottom:716px;letter-spacing:-0.13px;}
#t74_1516{left:560px;bottom:716px;}
#t75_1516{left:568px;bottom:717px;letter-spacing:0.09px;}
#t76_1516{left:490px;bottom:701px;letter-spacing:-0.12px;}
#t77_1516{left:686px;bottom:701px;}
#t78_1516{left:694px;bottom:702px;letter-spacing:0.12px;}
#t79_1516{left:490px;bottom:686px;letter-spacing:-0.12px;}
#t7a_1516{left:508px;bottom:672px;letter-spacing:0.09px;}
#t7b_1516{left:579px;bottom:672px;}
#t7c_1516{left:587px;bottom:672px;letter-spacing:0.12px;}
#t7d_1516{left:508px;bottom:659px;letter-spacing:0.09px;}
#t7e_1516{left:585px;bottom:658px;}
#t7f_1516{left:593px;bottom:659px;letter-spacing:0.08px;}
#t7g_1516{left:508px;bottom:645px;letter-spacing:0.09px;}
#t7h_1516{left:545px;bottom:644px;}
#t7i_1516{left:553px;bottom:645px;letter-spacing:0.12px;}
#t7j_1516{left:490px;bottom:629px;letter-spacing:-0.12px;}
#t7k_1516{left:637px;bottom:629px;}
#t7l_1516{left:645px;bottom:630px;letter-spacing:0.09px;}
#t7m_1516{left:490px;bottom:614px;letter-spacing:-0.12px;}
#t7n_1516{left:490px;bottom:599px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t7o_1516{left:627px;bottom:599px;}
#t7p_1516{left:634px;bottom:599px;letter-spacing:0.12px;}
#t7q_1516{left:490px;bottom:584px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t7r_1516{left:617px;bottom:584px;}
#t7s_1516{left:625px;bottom:584px;letter-spacing:0.12px;}
#t7t_1516{left:472px;bottom:568px;letter-spacing:-0.12px;}
#t7u_1516{left:560px;bottom:568px;}
#t7v_1516{left:568px;bottom:569px;letter-spacing:0.13px;}
#t7w_1516{left:472px;bottom:553px;letter-spacing:-0.12px;}
#t7x_1516{left:668px;bottom:553px;}
#t7y_1516{left:675px;bottom:554px;letter-spacing:0.12px;}
#t7z_1516{left:472px;bottom:538px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t80_1516{left:602px;bottom:538px;}
#t81_1516{left:610px;bottom:538px;letter-spacing:0.12px;}
#t82_1516{left:472px;bottom:522px;letter-spacing:-0.12px;}
#t83_1516{left:689px;bottom:522px;}
#t84_1516{left:697px;bottom:523px;letter-spacing:0.12px;}
#t85_1516{left:722px;bottom:522px;}
#t86_1516{left:729px;bottom:523px;letter-spacing:0.12px;}
#t87_1516{left:754px;bottom:522px;}
#t88_1516{left:761px;bottom:523px;letter-spacing:0.12px;}
#t89_1516{left:786px;bottom:522px;}
#t8a_1516{left:793px;bottom:523px;letter-spacing:0.12px;}
#t8b_1516{left:818px;bottom:522px;}
#t8c_1516{left:527px;bottom:508px;letter-spacing:0.09px;}
#t8d_1516{left:558px;bottom:507px;}
#t8e_1516{left:566px;bottom:508px;letter-spacing:0.09px;}
#t8f_1516{left:472px;bottom:492px;letter-spacing:-0.19px;}
#t8g_1516{left:490px;bottom:477px;letter-spacing:-0.12px;}
#t8h_1516{left:654px;bottom:477px;}
#t8i_1516{left:662px;bottom:477px;letter-spacing:0.09px;}
#t8j_1516{left:693px;bottom:477px;}
#t8k_1516{left:701px;bottom:477px;letter-spacing:0.09px;}
#t8l_1516{left:732px;bottom:477px;}
#t8m_1516{left:740px;bottom:477px;letter-spacing:0.09px;}
#t8n_1516{left:472px;bottom:461px;letter-spacing:-0.11px;}
#t8o_1516{left:582px;bottom:461px;}
#t8p_1516{left:590px;bottom:462px;letter-spacing:0.09px;}
#t8q_1516{left:621px;bottom:461px;}
#t8r_1516{left:629px;bottom:462px;letter-spacing:0.09px;}
#t8s_1516{left:472px;bottom:446px;letter-spacing:-0.11px;}
#t8t_1516{left:558px;bottom:446px;}
#t8u_1516{left:565px;bottom:447px;letter-spacing:0.12px;}
#t8v_1516{left:472px;bottom:431px;letter-spacing:-0.11px;}
#t8w_1516{left:700px;bottom:431px;}
#t8x_1516{left:707px;bottom:431px;letter-spacing:0.12px;}
#t8y_1516{left:472px;bottom:415px;letter-spacing:-0.11px;}
#t8z_1516{left:638px;bottom:415px;}
#t90_1516{left:645px;bottom:416px;letter-spacing:0.12px;}
#t91_1516{left:670px;bottom:415px;}
#t92_1516{left:677px;bottom:416px;letter-spacing:0.12px;}
#t93_1516{left:472px;bottom:400px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t94_1516{left:640px;bottom:400px;}
#t95_1516{left:648px;bottom:401px;letter-spacing:0.09px;}
#t96_1516{left:672px;bottom:400px;}
#t97_1516{left:680px;bottom:401px;letter-spacing:0.12px;}
#t98_1516{left:472px;bottom:385px;letter-spacing:-0.11px;word-spacing:-0.99px;}
#t99_1516{left:790px;bottom:385px;}
#t9a_1516{left:797px;bottom:386px;letter-spacing:0.12px;}
#t9b_1516{left:821px;bottom:385px;}
#t9c_1516{left:828px;bottom:386px;letter-spacing:0.08px;}
#t9d_1516{left:846px;bottom:385px;}
#t9e_1516{left:527px;bottom:370px;letter-spacing:0.08px;}
#t9f_1516{left:544px;bottom:370px;}
#t9g_1516{left:552px;bottom:370px;letter-spacing:0.13px;}
#t9h_1516{left:472px;bottom:354px;letter-spacing:-0.12px;}
#t9i_1516{left:696px;bottom:354px;}
#t9j_1516{left:704px;bottom:355px;letter-spacing:0.09px;}
#t9k_1516{left:728px;bottom:354px;}
#t9l_1516{left:736px;bottom:355px;letter-spacing:0.09px;}
#t9m_1516{left:760px;bottom:354px;}
#t9n_1516{left:768px;bottom:355px;letter-spacing:0.09px;}
#t9o_1516{left:799px;bottom:354px;}
#t9p_1516{left:807px;bottom:355px;letter-spacing:0.09px;}
#t9q_1516{left:838px;bottom:354px;}
#t9r_1516{left:527px;bottom:340px;letter-spacing:0.09px;}
#t9s_1516{left:472px;bottom:324px;letter-spacing:-0.12px;}
#t9t_1516{left:620px;bottom:324px;}
#t9u_1516{left:628px;bottom:324px;letter-spacing:0.09px;}
#t9v_1516{left:652px;bottom:324px;}
#t9w_1516{left:660px;bottom:324px;letter-spacing:0.09px;}
#t9x_1516{left:472px;bottom:309px;letter-spacing:-0.12px;}
#t9y_1516{left:625px;bottom:309px;}
#t9z_1516{left:633px;bottom:309px;letter-spacing:0.09px;}
#ta0_1516{left:490px;bottom:293px;letter-spacing:-0.12px;}
#ta1_1516{left:641px;bottom:293px;}
#ta2_1516{left:648px;bottom:294px;letter-spacing:0.12px;}
#ta3_1516{left:490px;bottom:278px;letter-spacing:-0.11px;}
#ta4_1516{left:725px;bottom:278px;}
#ta5_1516{left:733px;bottom:279px;letter-spacing:0.09px;}
#ta6_1516{left:490px;bottom:263px;letter-spacing:-0.11px;}
#ta7_1516{left:605px;bottom:263px;}
#ta8_1516{left:612px;bottom:263px;letter-spacing:0.12px;}
#ta9_1516{left:490px;bottom:247px;letter-spacing:-0.11px;}
#taa_1516{left:609px;bottom:247px;}
#tab_1516{left:616px;bottom:248px;letter-spacing:0.12px;}
#tac_1516{left:490px;bottom:232px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tad_1516{left:623px;bottom:232px;}
#tae_1516{left:631px;bottom:233px;letter-spacing:0.09px;}
#taf_1516{left:490px;bottom:217px;letter-spacing:-0.11px;}
#tag_1516{left:567px;bottom:217px;}
#tah_1516{left:574px;bottom:218px;letter-spacing:0.12px;}
#tai_1516{left:472px;bottom:202px;letter-spacing:-0.12px;word-spacing:0.01px;}
#taj_1516{left:629px;bottom:202px;}
#tak_1516{left:637px;bottom:202px;letter-spacing:0.12px;}
#tal_1516{left:490px;bottom:186px;letter-spacing:-0.12px;}
#tam_1516{left:711px;bottom:186px;}
#tan_1516{left:719px;bottom:187px;letter-spacing:0.12px;}
#tao_1516{left:490px;bottom:171px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tap_1516{left:670px;bottom:171px;}
#taq_1516{left:677px;bottom:172px;letter-spacing:0.12px;}
#tar_1516{left:490px;bottom:156px;letter-spacing:-0.11px;}
#tas_1516{left:720px;bottom:156px;}
#tat_1516{left:727px;bottom:156px;letter-spacing:0.09px;}
#tau_1516{left:490px;bottom:140px;letter-spacing:-0.11px;}
#tav_1516{left:700px;bottom:140px;}
#taw_1516{left:708px;bottom:141px;letter-spacing:0.12px;}
#tax_1516{left:490px;bottom:125px;letter-spacing:-0.11px;}
#tay_1516{left:706px;bottom:125px;}
#taz_1516{left:714px;bottom:126px;letter-spacing:0.12px;}
#tb0_1516{left:490px;bottom:110px;letter-spacing:-0.12px;}
#tb1_1516{left:643px;bottom:110px;}
#tb2_1516{left:651px;bottom:111px;letter-spacing:0.09px;}

.s1_1516{font-size:14px;font-family:Verdana-Bold_3e7;color:#0860A8;}
.s2_1516{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s3_1516{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s4_1516{font-size:14px;font-family:Arial_3ed;color:#000;}
.s5_1516{font-size:12px;font-family:Arial_3ed;color:#000;}
.s6_1516{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1516" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1516Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1516" style="-webkit-user-select: none;"><object width="935" height="1210" data="1516/1516.svg" type="image/svg+xml" id="pdf1516" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1516" class="t s1_1516">INDEX </span>
<span id="t2_1516" class="t s2_1516">INDEX-4 </span><span id="t3_1516" class="t s2_1516">Vol. 3D </span>
<span id="t4_1516" class="t s3_1516">accessing</span><span id="t5_1516" class="t s4_1516">, </span><span id="t6_1516" class="t s5_1516">5-12 </span>
<span id="t7_1516" class="t s3_1516">C (conforming) flag</span><span id="t8_1516" class="t s4_1516">, </span><span id="t9_1516" class="t s5_1516">5-11 </span>
<span id="ta_1516" class="t s3_1516">description of</span><span id="tb_1516" class="t s4_1516">, </span><span id="tc_1516" class="t s5_1516">3-13 </span>
<span id="td_1516" class="t s3_1516">Context, task (see Task state) </span>
<span id="te_1516" class="t s3_1516">Control registers </span>
<span id="tf_1516" class="t s3_1516">64-bit mode</span><span id="tg_1516" class="t s4_1516">, </span><span id="th_1516" class="t s5_1516">2-13 </span>
<span id="ti_1516" class="t s3_1516">CR0</span><span id="tj_1516" class="t s4_1516">, </span><span id="tk_1516" class="t s5_1516">2-13 </span>
<span id="tl_1516" class="t s3_1516">CR1 (reserved)</span><span id="tm_1516" class="t s4_1516">, </span><span id="tn_1516" class="t s5_1516">2-13 </span>
<span id="to_1516" class="t s3_1516">CR2</span><span id="tp_1516" class="t s4_1516">, </span><span id="tq_1516" class="t s5_1516">2-13 </span>
<span id="tr_1516" class="t s3_1516">CR3 (PDBR)</span><span id="ts_1516" class="t s4_1516">, </span><span id="tt_1516" class="t s5_1516">2-6</span><span id="tu_1516" class="t s4_1516">, </span><span id="tv_1516" class="t s5_1516">2-13 </span>
<span id="tw_1516" class="t s3_1516">CR4</span><span id="tx_1516" class="t s4_1516">, </span><span id="ty_1516" class="t s5_1516">2-13 </span>
<span id="tz_1516" class="t s3_1516">description of</span><span id="t10_1516" class="t s4_1516">, </span><span id="t11_1516" class="t s5_1516">2-13 </span>
<span id="t12_1516" class="t s3_1516">introduction to</span><span id="t13_1516" class="t s4_1516">, </span><span id="t14_1516" class="t s5_1516">2-6 </span>
<span id="t15_1516" class="t s3_1516">Coprocessor segment </span>
<span id="t16_1516" class="t s3_1516">overrun exception</span><span id="t17_1516" class="t s4_1516">, </span><span id="t18_1516" class="t s5_1516">6-35</span><span id="t19_1516" class="t s4_1516">, </span><span id="t1a_1516" class="t s5_1516">23-12 </span>
<span id="t1b_1516" class="t s3_1516">Counter mask field </span>
<span id="t1c_1516" class="t s3_1516">PerfEvtSel0 and PerfEvtSel1 MSRs (P6 family processors)</span><span id="t1d_1516" class="t s4_1516">, </span>
<span id="t1e_1516" class="t s5_1516">20-5</span><span id="t1f_1516" class="t s4_1516">, </span><span id="t1g_1516" class="t s5_1516">20-135 </span>
<span id="t1h_1516" class="t s3_1516">CPL </span>
<span id="t1i_1516" class="t s3_1516">description of</span><span id="t1j_1516" class="t s4_1516">, </span><span id="t1k_1516" class="t s5_1516">5-7 </span>
<span id="t1l_1516" class="t s3_1516">field, CS segment selector</span><span id="t1m_1516" class="t s4_1516">, </span><span id="t1n_1516" class="t s5_1516">5-2 </span>
<span id="t1o_1516" class="t s3_1516">CPUID instruction </span>
<span id="t1p_1516" class="t s3_1516">availability</span><span id="t1q_1516" class="t s4_1516">, </span><span id="t1r_1516" class="t s5_1516">23-5 </span>
<span id="t1s_1516" class="t s3_1516">control register flags</span><span id="t1t_1516" class="t s4_1516">, </span><span id="t1u_1516" class="t s5_1516">2-20 </span>
<span id="t1v_1516" class="t s3_1516">detecting features</span><span id="t1w_1516" class="t s4_1516">, </span><span id="t1x_1516" class="t s5_1516">23-2 </span>
<span id="t1y_1516" class="t s3_1516">serializing instructions</span><span id="t1z_1516" class="t s4_1516">, </span><span id="t20_1516" class="t s5_1516">9-18 </span>
<span id="t21_1516" class="t s3_1516">syntax for data</span><span id="t22_1516" class="t s4_1516">, </span><span id="t23_1516" class="t s5_1516">1-9 </span>
<span id="t24_1516" class="t s3_1516">CR0 control register</span><span id="t25_1516" class="t s4_1516">, </span><span id="t26_1516" class="t s5_1516">23-8 </span>
<span id="t27_1516" class="t s3_1516">description of</span><span id="t28_1516" class="t s4_1516">, </span><span id="t29_1516" class="t s5_1516">2-13 </span>
<span id="t2a_1516" class="t s3_1516">introduction to</span><span id="t2b_1516" class="t s4_1516">, </span><span id="t2c_1516" class="t s5_1516">2-6 </span>
<span id="t2d_1516" class="t s3_1516">state following processor reset</span><span id="t2e_1516" class="t s4_1516">, </span><span id="t2f_1516" class="t s5_1516">10-2 </span>
<span id="t2g_1516" class="t s3_1516">CR1 control register (reserved)</span><span id="t2h_1516" class="t s4_1516">, </span><span id="t2i_1516" class="t s5_1516">2-13 </span>
<span id="t2j_1516" class="t s3_1516">CR2 control register </span>
<span id="t2k_1516" class="t s3_1516">description of</span><span id="t2l_1516" class="t s4_1516">, </span><span id="t2m_1516" class="t s5_1516">2-13 </span>
<span id="t2n_1516" class="t s3_1516">introduction to</span><span id="t2o_1516" class="t s4_1516">, </span><span id="t2p_1516" class="t s5_1516">2-6 </span>
<span id="t2q_1516" class="t s3_1516">CR3 control register (PDBR) </span>
<span id="t2r_1516" class="t s3_1516">associated with a task</span><span id="t2s_1516" class="t s4_1516">, </span><span id="t2t_1516" class="t s5_1516">8-1</span><span id="t2u_1516" class="t s4_1516">, </span><span id="t2v_1516" class="t s5_1516">8-3 </span>
<span id="t2w_1516" class="t s3_1516">description of</span><span id="t2x_1516" class="t s4_1516">, </span><span id="t2y_1516" class="t s5_1516">2-13 </span>
<span id="t2z_1516" class="t s3_1516">in TSS</span><span id="t30_1516" class="t s4_1516">, </span><span id="t31_1516" class="t s5_1516">8-4</span><span id="t32_1516" class="t s4_1516">, </span><span id="t33_1516" class="t s5_1516">8-17 </span>
<span id="t34_1516" class="t s3_1516">introduction to</span><span id="t35_1516" class="t s4_1516">, </span><span id="t36_1516" class="t s5_1516">2-6 </span>
<span id="t37_1516" class="t s3_1516">loading during initialization</span><span id="t38_1516" class="t s4_1516">, </span><span id="t39_1516" class="t s5_1516">10-10 </span>
<span id="t3a_1516" class="t s3_1516">memory management</span><span id="t3b_1516" class="t s4_1516">, </span><span id="t3c_1516" class="t s5_1516">2-6 </span>
<span id="t3d_1516" class="t s3_1516">page directory base address</span><span id="t3e_1516" class="t s4_1516">, </span><span id="t3f_1516" class="t s5_1516">2-6 </span>
<span id="t3g_1516" class="t s3_1516">page table base address</span><span id="t3h_1516" class="t s4_1516">, </span><span id="t3i_1516" class="t s5_1516">2-5 </span>
<span id="t3j_1516" class="t s3_1516">CR4 control register </span>
<span id="t3k_1516" class="t s3_1516">description of</span><span id="t3l_1516" class="t s4_1516">, </span><span id="t3m_1516" class="t s5_1516">2-13 </span>
<span id="t3n_1516" class="t s3_1516">enabling control functions</span><span id="t3o_1516" class="t s4_1516">, </span><span id="t3p_1516" class="t s5_1516">23-2 </span>
<span id="t3q_1516" class="t s3_1516">inclusion in IA-32 architecture</span><span id="t3r_1516" class="t s4_1516">, </span><span id="t3s_1516" class="t s5_1516">23-18 </span>
<span id="t3t_1516" class="t s3_1516">introduction to</span><span id="t3u_1516" class="t s4_1516">, </span><span id="t3v_1516" class="t s5_1516">2-6 </span>
<span id="t3w_1516" class="t s3_1516">VMX usage of</span><span id="t3x_1516" class="t s4_1516">, </span><span id="t3y_1516" class="t s5_1516">24-3 </span>
<span id="t3z_1516" class="t s3_1516">CR8 register</span><span id="t40_1516" class="t s4_1516">, </span><span id="t41_1516" class="t s5_1516">2-7 </span>
<span id="t42_1516" class="t s3_1516">64-bit mode</span><span id="t43_1516" class="t s4_1516">, </span><span id="t44_1516" class="t s5_1516">2-13 </span>
<span id="t45_1516" class="t s3_1516">compatibility mode</span><span id="t46_1516" class="t s4_1516">, </span><span id="t47_1516" class="t s5_1516">2-13 </span>
<span id="t48_1516" class="t s3_1516">description of</span><span id="t49_1516" class="t s4_1516">, </span><span id="t4a_1516" class="t s5_1516">2-13 </span>
<span id="t4b_1516" class="t s3_1516">task priority level bits</span><span id="t4c_1516" class="t s4_1516">, </span><span id="t4d_1516" class="t s5_1516">2-20 </span>
<span id="t4e_1516" class="t s3_1516">when available</span><span id="t4f_1516" class="t s4_1516">, </span><span id="t4g_1516" class="t s5_1516">2-13 </span>
<span id="t4h_1516" class="t s3_1516">CS register</span><span id="t4i_1516" class="t s4_1516">, </span><span id="t4j_1516" class="t s5_1516">23-11 </span>
<span id="t4k_1516" class="t s3_1516">state following initialization</span><span id="t4l_1516" class="t s4_1516">, </span><span id="t4m_1516" class="t s5_1516">10-5 </span>
<span id="t4n_1516" class="t s3_1516">C-state</span><span id="t4o_1516" class="t s4_1516">, </span><span id="t4p_1516" class="t s5_1516">15-35 </span>
<span id="t4q_1516" class="t s3_1516">CTR0 and CTR1 (performance counters) MSRs (Pentium processor) </span>
<span id="t4r_1516" class="t s4_1516">, </span><span id="t4s_1516" class="t s5_1516">20-136</span><span id="t4t_1516" class="t s4_1516">, </span><span id="t4u_1516" class="t s5_1516">20-138 </span>
<span id="t4v_1516" class="t s3_1516">Current privilege level (see CPL) </span>
<span id="t4w_1516" class="t s6_1516">D </span>
<span id="t4x_1516" class="t s3_1516">D (default operation size) flag </span>
<span id="t4y_1516" class="t s3_1516">segment descriptor</span><span id="t4z_1516" class="t s4_1516">, </span><span id="t50_1516" class="t s5_1516">22-1</span><span id="t51_1516" class="t s4_1516">, </span><span id="t52_1516" class="t s5_1516">23-33 </span>
<span id="t53_1516" class="t s3_1516">Data breakpoint exception conditions</span><span id="t54_1516" class="t s4_1516">, </span><span id="t55_1516" class="t s5_1516">18-10 </span>
<span id="t56_1516" class="t s3_1516">Data segments </span>
<span id="t57_1516" class="t s3_1516">description of</span><span id="t58_1516" class="t s4_1516">, </span><span id="t59_1516" class="t s5_1516">3-12 </span>
<span id="t5a_1516" class="t s3_1516">descriptor layout</span><span id="t5b_1516" class="t s4_1516">, </span><span id="t5c_1516" class="t s5_1516">5-2 </span>
<span id="t5d_1516" class="t s3_1516">expand-down type</span><span id="t5e_1516" class="t s4_1516">, </span><span id="t5f_1516" class="t s5_1516">3-11 </span>
<span id="t5g_1516" class="t s3_1516">paging of</span><span id="t5h_1516" class="t s4_1516">, </span><span id="t5i_1516" class="t s5_1516">2-6 </span>
<span id="t5j_1516" class="t s3_1516">privilege level checking when accessing</span><span id="t5k_1516" class="t s4_1516">, </span><span id="t5l_1516" class="t s5_1516">5-8 </span>
<span id="t5m_1516" class="t s3_1516">DE (debugging extensions) flag, CR4 control register</span><span id="t5n_1516" class="t s4_1516">, </span><span id="t5o_1516" class="t s5_1516">2-17</span><span id="t5p_1516" class="t s4_1516">, </span><span id="t5q_1516" class="t s5_1516">23-18</span><span id="t5r_1516" class="t s4_1516">, </span>
<span id="t5s_1516" class="t s5_1516">23-20 </span>
<span id="t5t_1516" class="t s3_1516">Debug exception (#DB)</span><span id="t5u_1516" class="t s4_1516">, </span><span id="t5v_1516" class="t s5_1516">6-7</span><span id="t5w_1516" class="t s4_1516">, </span><span id="t5x_1516" class="t s5_1516">6-25</span><span id="t5y_1516" class="t s4_1516">, </span><span id="t5z_1516" class="t s5_1516">8-5</span><span id="t60_1516" class="t s4_1516">, </span><span id="t61_1516" class="t s5_1516">18-7</span><span id="t62_1516" class="t s4_1516">, </span><span id="t63_1516" class="t s5_1516">18-14</span><span id="t64_1516" class="t s4_1516">, </span><span id="t65_1516" class="t s5_1516">18-42 </span>
<span id="t66_1516" class="t s3_1516">Debug store (see DS) </span>
<span id="t67_1516" class="t s3_1516">DEBUGCTLMSR MSR</span><span id="t68_1516" class="t s4_1516">, </span><span id="t69_1516" class="t s5_1516">18-40</span><span id="t6a_1516" class="t s4_1516">, </span><span id="t6b_1516" class="t s5_1516">18-42 </span>
<span id="t6c_1516" class="t s3_1516">Debugging facilities </span>
<span id="t6d_1516" class="t s3_1516">breakpoint exception (#BP)</span><span id="t6e_1516" class="t s4_1516">, </span><span id="t6f_1516" class="t s5_1516">18-1 </span>
<span id="t6g_1516" class="t s3_1516">debug exception (#DB)</span><span id="t6h_1516" class="t s4_1516">, </span><span id="t6i_1516" class="t s5_1516">18-1 </span>
<span id="t6j_1516" class="t s3_1516">DR6 debug status register</span><span id="t6k_1516" class="t s4_1516">, </span><span id="t6l_1516" class="t s5_1516">18-1 </span>
<span id="t6m_1516" class="t s3_1516">DR7 debug control register</span><span id="t6n_1516" class="t s4_1516">, </span><span id="t6o_1516" class="t s5_1516">18-1 </span>
<span id="t6p_1516" class="t s3_1516">exceptions</span><span id="t6q_1516" class="t s4_1516">, </span><span id="t6r_1516" class="t s5_1516">18-7 </span>
<span id="t6s_1516" class="t s3_1516">INT3 instruction</span><span id="t6t_1516" class="t s4_1516">, </span><span id="t6u_1516" class="t s5_1516">18-1 </span>
<span id="t6v_1516" class="t s3_1516">last branch, interrupt, and exception recording</span><span id="t6w_1516" class="t s4_1516">, </span><span id="t6x_1516" class="t s5_1516">18-2</span><span id="t6y_1516" class="t s4_1516">, </span><span id="t6z_1516" class="t s5_1516">18-12 </span>
<span id="t70_1516" class="t s3_1516">masking debug exceptions</span><span id="t71_1516" class="t s4_1516">, </span><span id="t72_1516" class="t s5_1516">6-7 </span>
<span id="t73_1516" class="t s3_1516">overview of</span><span id="t74_1516" class="t s4_1516">, </span><span id="t75_1516" class="t s5_1516">18-1 </span>
<span id="t76_1516" class="t s3_1516">performance-monitoring counters</span><span id="t77_1516" class="t s4_1516">, </span><span id="t78_1516" class="t s5_1516">20-1 </span>
<span id="t79_1516" class="t s3_1516">registers </span>
<span id="t7a_1516" class="t s2_1516">description of</span><span id="t7b_1516" class="t s4_1516">, </span><span id="t7c_1516" class="t s5_1516">18-2 </span>
<span id="t7d_1516" class="t s2_1516">introduction to</span><span id="t7e_1516" class="t s4_1516">, </span><span id="t7f_1516" class="t s5_1516">2-6 </span>
<span id="t7g_1516" class="t s2_1516">loading</span><span id="t7h_1516" class="t s4_1516">, </span><span id="t7i_1516" class="t s5_1516">2-25 </span>
<span id="t7j_1516" class="t s3_1516">RF (resume) flag, EFLAGS</span><span id="t7k_1516" class="t s4_1516">, </span><span id="t7l_1516" class="t s5_1516">18-1 </span>
<span id="t7m_1516" class="t s3_1516">see DS (debug store) mechanism </span>
<span id="t7n_1516" class="t s3_1516">T (debug trap) flag, TSS</span><span id="t7o_1516" class="t s4_1516">, </span><span id="t7p_1516" class="t s5_1516">18-1 </span>
<span id="t7q_1516" class="t s3_1516">TF (trap) flag, EFLAGS</span><span id="t7r_1516" class="t s4_1516">, </span><span id="t7s_1516" class="t s5_1516">18-1 </span>
<span id="t7t_1516" class="t s3_1516">DEC instruction</span><span id="t7u_1516" class="t s4_1516">, </span><span id="t7v_1516" class="t s5_1516">9-4 </span>
<span id="t7w_1516" class="t s3_1516">Denormal operand exception (#D)</span><span id="t7x_1516" class="t s4_1516">, </span><span id="t7y_1516" class="t s5_1516">23-10 </span>
<span id="t7z_1516" class="t s3_1516">Denormalized operand</span><span id="t80_1516" class="t s4_1516">, </span><span id="t81_1516" class="t s5_1516">23-12 </span>
<span id="t82_1516" class="t s3_1516">Device-not-available exception (#NM)</span><span id="t83_1516" class="t s4_1516">, </span><span id="t84_1516" class="t s5_1516">2-16</span><span id="t85_1516" class="t s4_1516">, </span><span id="t86_1516" class="t s5_1516">2-24</span><span id="t87_1516" class="t s4_1516">, </span><span id="t88_1516" class="t s5_1516">6-32</span><span id="t89_1516" class="t s4_1516">, </span><span id="t8a_1516" class="t s5_1516">10-7</span><span id="t8b_1516" class="t s4_1516">, </span>
<span id="t8c_1516" class="t s5_1516">23-11</span><span id="t8d_1516" class="t s4_1516">, </span><span id="t8e_1516" class="t s5_1516">23-12 </span>
<span id="t8f_1516" class="t s3_1516">DFR </span>
<span id="t8g_1516" class="t s3_1516">Destination Format Register</span><span id="t8h_1516" class="t s4_1516">, </span><span id="t8i_1516" class="t s5_1516">11-38</span><span id="t8j_1516" class="t s4_1516">, </span><span id="t8k_1516" class="t s5_1516">11-41</span><span id="t8l_1516" class="t s4_1516">, </span><span id="t8m_1516" class="t s5_1516">11-46 </span>
<span id="t8n_1516" class="t s3_1516">Digital readout bits</span><span id="t8o_1516" class="t s4_1516">, </span><span id="t8p_1516" class="t s5_1516">15-43</span><span id="t8q_1516" class="t s4_1516">, </span><span id="t8r_1516" class="t s5_1516">15-46 </span>
<span id="t8s_1516" class="t s3_1516">DIV instruction</span><span id="t8t_1516" class="t s4_1516">, </span><span id="t8u_1516" class="t s5_1516">6-24 </span>
<span id="t8v_1516" class="t s3_1516">Divide configuration register, local APIC</span><span id="t8w_1516" class="t s4_1516">, </span><span id="t8x_1516" class="t s5_1516">11-17 </span>
<span id="t8y_1516" class="t s3_1516">Divide-error exception (#DE)</span><span id="t8z_1516" class="t s4_1516">, </span><span id="t90_1516" class="t s5_1516">6-24</span><span id="t91_1516" class="t s4_1516">, </span><span id="t92_1516" class="t s5_1516">23-21 </span>
<span id="t93_1516" class="t s3_1516">Double-fault exception (#DF)</span><span id="t94_1516" class="t s4_1516">, </span><span id="t95_1516" class="t s5_1516">6-33</span><span id="t96_1516" class="t s4_1516">, </span><span id="t97_1516" class="t s5_1516">23-27 </span>
<span id="t98_1516" class="t s3_1516">DPL (descriptor privilege level) field, segment descriptor</span><span id="t99_1516" class="t s4_1516">, </span><span id="t9a_1516" class="t s5_1516">3-11</span><span id="t9b_1516" class="t s4_1516">, </span><span id="t9c_1516" class="t s5_1516">5-2</span><span id="t9d_1516" class="t s4_1516">, </span>
<span id="t9e_1516" class="t s5_1516">5-4</span><span id="t9f_1516" class="t s4_1516">, </span><span id="t9g_1516" class="t s5_1516">5-7 </span>
<span id="t9h_1516" class="t s3_1516">DR0-DR3 breakpoint-address registers</span><span id="t9i_1516" class="t s4_1516">, </span><span id="t9j_1516" class="t s5_1516">18-1</span><span id="t9k_1516" class="t s4_1516">, </span><span id="t9l_1516" class="t s5_1516">18-4</span><span id="t9m_1516" class="t s4_1516">, </span><span id="t9n_1516" class="t s5_1516">18-39</span><span id="t9o_1516" class="t s4_1516">, </span><span id="t9p_1516" class="t s5_1516">18-41</span><span id="t9q_1516" class="t s4_1516">, </span>
<span id="t9r_1516" class="t s5_1516">18-42 </span>
<span id="t9s_1516" class="t s3_1516">DR4-DR5 debug registers</span><span id="t9t_1516" class="t s4_1516">, </span><span id="t9u_1516" class="t s5_1516">18-4</span><span id="t9v_1516" class="t s4_1516">, </span><span id="t9w_1516" class="t s5_1516">23-20 </span>
<span id="t9x_1516" class="t s3_1516">DR6 debug status register</span><span id="t9y_1516" class="t s4_1516">, </span><span id="t9z_1516" class="t s5_1516">18-4 </span>
<span id="ta0_1516" class="t s3_1516">B0-B3 (BP detected) flags</span><span id="ta1_1516" class="t s4_1516">, </span><span id="ta2_1516" class="t s5_1516">18-4 </span>
<span id="ta3_1516" class="t s3_1516">BD (debug register access detected) flag</span><span id="ta4_1516" class="t s4_1516">, </span><span id="ta5_1516" class="t s5_1516">18-4 </span>
<span id="ta6_1516" class="t s3_1516">BS (single step) flag</span><span id="ta7_1516" class="t s4_1516">, </span><span id="ta8_1516" class="t s5_1516">18-4 </span>
<span id="ta9_1516" class="t s3_1516">BT (task switch) flag</span><span id="taa_1516" class="t s4_1516">, </span><span id="tab_1516" class="t s5_1516">18-4 </span>
<span id="tac_1516" class="t s3_1516">debug exception (#DB)</span><span id="tad_1516" class="t s4_1516">, </span><span id="tae_1516" class="t s5_1516">6-25 </span>
<span id="taf_1516" class="t s3_1516">reserved bits</span><span id="tag_1516" class="t s4_1516">, </span><span id="tah_1516" class="t s5_1516">23-20 </span>
<span id="tai_1516" class="t s3_1516">DR7 debug control register</span><span id="taj_1516" class="t s4_1516">, </span><span id="tak_1516" class="t s5_1516">18-4 </span>
<span id="tal_1516" class="t s3_1516">G0-G3 (global breakpoint enable) flags</span><span id="tam_1516" class="t s4_1516">, </span><span id="tan_1516" class="t s5_1516">18-5 </span>
<span id="tao_1516" class="t s3_1516">GD (general detect enable) flag</span><span id="tap_1516" class="t s4_1516">, </span><span id="taq_1516" class="t s5_1516">18-5 </span>
<span id="tar_1516" class="t s3_1516">GE (global exact breakpoint enable) flag</span><span id="tas_1516" class="t s4_1516">, </span><span id="tat_1516" class="t s5_1516">18-5 </span>
<span id="tau_1516" class="t s3_1516">L0-L3 (local breakpoint enable) flags</span><span id="tav_1516" class="t s4_1516">, </span><span id="taw_1516" class="t s5_1516">18-5 </span>
<span id="tax_1516" class="t s3_1516">LE local exact breakpoint enable) flag</span><span id="tay_1516" class="t s4_1516">, </span><span id="taz_1516" class="t s5_1516">18-5 </span>
<span id="tb0_1516" class="t s3_1516">LEN0-LEN3 (Length) fields</span><span id="tb1_1516" class="t s4_1516">, </span><span id="tb2_1516" class="t s5_1516">18-5 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
