Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: schematic.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "schematic.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "schematic"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : schematic
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\week7_8bitInOut\c.v" into library work
Parsing module <Clk_2000Hz>.
WARNING:HDLCompiler:751 - "D:\week7_8bitInOut\c.v" Line 6: Redeclaration of ansi port Clk_Out is not allowed
Analyzing Verilog file "D:\week7_8bitInOut\b.v" into library work
Parsing module <Read_8SIPO>.
Analyzing Verilog file "D:\week7_8bitInOut\a.v" into library work
Parsing module <Drive_74595>.
Analyzing Verilog file "D:\week7_8bitInOut\schematic.vf" into library work
Parsing module <schematic>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <schematic>.

Elaborating module <Clk_2000Hz>.
WARNING:HDLCompiler:413 - "D:\week7_8bitInOut\c.v" Line 9: Result of 29-bit expression is truncated to fit in 28-bit target.

Elaborating module <Read_8SIPO>.
WARNING:HDLCompiler:413 - "D:\week7_8bitInOut\b.v" Line 11: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <Drive_74595>.
WARNING:HDLCompiler:413 - "D:\week7_8bitInOut\a.v" Line 14: Result of 9-bit expression is truncated to fit in 8-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <schematic>.
    Related source file is "D:\week7_8bitInOut\schematic.vf".
    Summary:
	no macro.
Unit <schematic> synthesized.

Synthesizing Unit <Clk_2000Hz>.
    Related source file is "D:\week7_8bitInOut\c.v".
    Found 1-bit register for signal <Clk_Out>.
    Found 28-bit register for signal <Counter>.
    Found 28-bit adder for signal <Counter[27]_GND_2_o_add_1_OUT> created at line 9.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
Unit <Clk_2000Hz> synthesized.

Synthesizing Unit <Read_8SIPO>.
    Related source file is "D:\week7_8bitInOut\b.v".
        nBit = 8
    Found 1-bit register for signal <R_ShiftLoad>.
    Found 8-bit register for signal <temp_Parl_O>.
    Found 8-bit register for signal <R_Parl_O>.
    Found 8-bit register for signal <Clk_Count>.
    Found 8-bit adder for signal <Clk_Count[7]_GND_3_o_add_1_OUT> created at line 11.
    Found 8-bit comparator greater for signal <GND_3_o_Clk_Count[7]_LessThan_3_o> created at line 12
    Found 8-bit comparator lessequal for signal <n0008> created at line 18
    Found 8-bit comparator lessequal for signal <n0010> created at line 18
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <Read_8SIPO> synthesized.

Synthesizing Unit <Drive_74595>.
    Related source file is "D:\week7_8bitInOut\a.v".
        nBit = 8
    Found 1-bit register for signal <R_Shift>.
    Found 1-bit register for signal <R_Latch>.
    Found 1-bit register for signal <R_DataO>.
    Found 8-bit register for signal <Clk_Count>.
    Found 8-bit adder for signal <Clk_Count[7]_GND_4_o_add_1_OUT> created at line 14.
    Found 1-bit 8-to-1 multiplexer for signal <Clk_Count[3]_Data_In[7]_Mux_6_o> created at line 22.
    Found 8-bit comparator greater for signal <GND_4_o_Clk_Count[7]_LessThan_3_o> created at line 15
    Found 8-bit comparator greater for signal <Clk_Count[7]_GND_4_o_LessThan_5_o> created at line 19
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Drive_74595> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 28-bit adder                                          : 1
 8-bit adder                                           : 2
# Registers                                            : 10
 1-bit register                                        : 5
 28-bit register                                       : 1
 8-bit register                                        : 4
# Comparators                                          : 5
 8-bit comparator greater                              : 3
 8-bit comparator lessequal                            : 2
# Multiplexers                                         : 1
 1-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Clk_2000Hz>.
The following registers are absorbed into counter <Counter>: 1 register on signal <Counter>.
Unit <Clk_2000Hz> synthesized (advanced).

Synthesizing (advanced) Unit <Drive_74595>.
The following registers are absorbed into counter <Clk_Count>: 1 register on signal <Clk_Count>.
Unit <Drive_74595> synthesized (advanced).

Synthesizing (advanced) Unit <Read_8SIPO>.
The following registers are absorbed into counter <Clk_Count>: 1 register on signal <Clk_Count>.
Unit <Read_8SIPO> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 28-bit up counter                                     : 1
 8-bit up counter                                      : 2
# Registers                                            : 21
 Flip-Flops                                            : 21
# Comparators                                          : 5
 8-bit comparator greater                              : 3
 8-bit comparator lessequal                            : 2
# Multiplexers                                         : 1
 1-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <schematic> ...

Optimizing unit <Read_8SIPO> ...

Optimizing unit <Drive_74595> ...
WARNING:Xst:1710 - FF/Latch <XLXI_2/Clk_Count_7> (without init value) has a constant value of 0 in block <schematic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_2/Clk_Count_6> (without init value) has a constant value of 0 in block <schematic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_2/Clk_Count_5> (without init value) has a constant value of 0 in block <schematic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_2/Clk_Count_4> (without init value) has a constant value of 0 in block <schematic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_3/Clk_Count_7> (without init value) has a constant value of 0 in block <schematic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_3/Clk_Count_6> (without init value) has a constant value of 0 in block <schematic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_3/Clk_Count_5> (without init value) has a constant value of 0 in block <schematic>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block schematic, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 58
 Flip-Flops                                            : 58

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : schematic.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 160
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 34
#      LUT2                        : 1
#      LUT3                        : 1
#      LUT4                        : 4
#      LUT5                        : 2
#      LUT6                        : 42
#      MUXCY                       : 34
#      VCC                         : 1
#      XORCY                       : 37
# FlipFlops/Latches                : 58
#      FD                          : 33
#      FDE                         : 16
#      FDR                         : 9
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 1
#      OBUF                        : 13

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              58  out of  11440     0%  
 Number of Slice LUTs:                   87  out of   5720     1%  
    Number used as Logic:                87  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    101
   Number with an unused Flip Flop:      43  out of    101    42%  
   Number with an unused LUT:            14  out of    101    13%  
   Number of fully used LUT-FF pairs:    44  out of    101    43%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    102    14%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
XLXI_1/Clk_Out                     | BUFG                   | 29    |
Clk_50MHz                          | BUFGP                  | 29    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.272ns (Maximum Frequency: 305.591MHz)
   Minimum input arrival time before clock: 1.903ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/Clk_Out'
  Clock period: 2.822ns (frequency: 354.415MHz)
  Total number of paths / destination ports: 171 / 53
-------------------------------------------------------------------------
Delay:               2.822ns (Levels of Logic = 1)
  Source:            XLXI_3/Clk_Count_0 (FF)
  Destination:       XLXI_3/Clk_Count_4 (FF)
  Source Clock:      XLXI_1/Clk_Out rising
  Destination Clock: XLXI_1/Clk_Out rising

  Data Path: XLXI_3/Clk_Count_0 to XLXI_3/Clk_Count_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.447   1.028  XLXI_3/Clk_Count_0 (XLXI_3/Clk_Count_0)
     LUT5:I0->O            5   0.203   0.714  XLXI_3/GND_4_o_Clk_Count[7]_LessThan_3_o11 (XLXI_3/GND_4_o_Clk_Count[7]_LessThan_3_o)
     FDR:R                     0.430          XLXI_3/Clk_Count_0
    ----------------------------------------
    Total                      2.822ns (1.080ns logic, 1.742ns route)
                                       (38.3% logic, 61.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_50MHz'
  Clock period: 3.272ns (frequency: 305.591MHz)
  Total number of paths / destination ports: 1219 / 29
-------------------------------------------------------------------------
Delay:               3.272ns (Levels of Logic = 2)
  Source:            XLXI_1/Counter_19 (FF)
  Destination:       XLXI_1/Counter_22 (FF)
  Source Clock:      Clk_50MHz rising
  Destination Clock: Clk_50MHz rising

  Data Path: XLXI_1/Counter_19 to XLXI_1/Counter_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   1.015  XLXI_1/Counter_19 (XLXI_1/Counter_19)
     LUT6:I0->O           14   0.203   1.302  XLXI_1/GND_2_o_GND_2_o_equal_3_o<27>4_1 (XLXI_1/GND_2_o_GND_2_o_equal_3_o<27>41)
     LUT6:I1->O            1   0.203   0.000  XLXI_1/Counter_22_rstpot (XLXI_1/Counter_22_rstpot)
     FD:D                      0.102          XLXI_1/Counter_22
    ----------------------------------------
    Total                      3.272ns (0.955ns logic, 2.317ns route)
                                       (29.2% logic, 70.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1/Clk_Out'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            Data_Input (PAD)
  Destination:       XLXI_2/temp_Parl_O_0 (FF)
  Destination Clock: XLXI_1/Clk_Out rising

  Data Path: Data_Input to XLXI_2/temp_Parl_O_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  Data_Input_IBUF (Data_Input_IBUF)
     FDE:D                     0.102          XLXI_2/temp_Parl_O_0
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_1/Clk_Out'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            XLXI_2/R_Parl_O_7 (FF)
  Destination:       xCount<7> (PAD)
  Source Clock:      XLXI_1/Clk_Out rising

  Data Path: XLXI_2/R_Parl_O_7 to xCount<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.616  XLXI_2/R_Parl_O_7 (XLXI_2/R_Parl_O_7)
     OBUF:I->O                 2.571          xCount_7_OBUF (xCount<7>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk_50MHz'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            XLXI_1/Clk_Out (FF)
  Destination:       Clk_Out (PAD)
  Source Clock:      Clk_50MHz rising

  Data Path: XLXI_1/Clk_Out to Clk_Out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  XLXI_1/Clk_Out (XLXI_1/Clk_Out)
     OBUF:I->O                 2.571          Clk_Out_OBUF (Clk_Out)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50MHz      |    3.272|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/Clk_Out
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_1/Clk_Out |    2.822|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.02 secs
 
--> 

Total memory usage is 294716 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :    0 (   0 filtered)

