Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jul 25 16:49:00 2024
| Host         : PA32 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file miniRV_SoC_timing_summary_routed.rpt -pb miniRV_SoC_timing_summary_routed.pb -rpx miniRV_SoC_timing_summary_routed.rpx -warn_on_violation
| Design       : miniRV_SoC
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: Core_cpu/U_id_ex/ex_npc_op_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Core_cpu/U_id_ex/ex_npc_op_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.389       -6.496                     49                 2925        0.040        0.000                      0                 2925        3.000        0.000                       0                   930  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
fpga_clk           {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk  {0.000 5.000}      10.000          100.000         
  clkfbout_cpuclk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fpga_clk                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_cpuclk       -0.389       -6.496                     49                 2925        0.040        0.000                      0                 2925        3.750        0.000                       0                   926  
  clkfbout_cpuclk                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :           49  Failing Endpoints,  Worst Slack       -0.389ns,  Total Violation       -6.496ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.389ns  (required time - arrival time)
  Source:                 Core_cpu/U_id_ex/ex_rR2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/U_ifetch/U_PC/pc_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        10.250ns  (logic 2.231ns (21.765%)  route 8.019ns (78.235%))
  Logic Levels:           11  (CARRY4=2 LUT3=3 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.892ns = ( 10.892 - 10.000 ) 
    Source Clock Delay      (SCD):    0.849ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=2, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=827, routed)         1.605     0.849    Core_cpu/U_id_ex/CLK
    SLICE_X52Y76         FDCE                                         r  Core_cpu/U_id_ex/ex_rR2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDCE (Prop_fdce_C_Q)         0.419     1.268 r  Core_cpu/U_id_ex/ex_rR2_reg[0]/Q
                         net (fo=2, routed)           0.809     2.076    Core_cpu/U_ex_mem/mem_rD2[31]_i_4[0]
    SLICE_X52Y79         LUT4 (Prop_lut4_I1_O)        0.299     2.375 r  Core_cpu/U_ex_mem/mem_rD2[31]_i_5/O
                         net (fo=3, routed)           0.811     3.186    Core_cpu/U_ex_mem/mem_writeRegister_reg[0]_1
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.124     3.310 r  Core_cpu/U_ex_mem/mem_rD2[31]_i_3/O
                         net (fo=32, routed)          1.092     4.402    Core_cpu/U_ex_mem/mem_rD2[31]_i_3_n_0
    SLICE_X53Y80         LUT6 (Prop_lut6_I3_O)        0.124     4.526 r  Core_cpu/U_ex_mem/mem_rD2[20]_i_1/O
                         net (fo=2, routed)           0.618     5.143    Core_cpu/U_id_ex/mem_alu_C[31]_i_10_0[20]
    SLICE_X52Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.267 r  Core_cpu/U_id_ex/i__carry__1_i_13/O
                         net (fo=13, routed)          1.160     6.427    Core_cpu/U_id_ex/i__carry__1_i_13_n_0
    SLICE_X46Y84         LUT4 (Prop_lut4_I0_O)        0.124     6.551 r  Core_cpu/U_id_ex/i__carry__1_i_2__0/O
                         net (fo=2, routed)           0.632     7.183    Core_cpu/U_id_ex/ex_ext_reg[22]_0[2]
    SLICE_X46Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.587 r  Core_cpu/U_id_ex/if_id_flush_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.587    Core_cpu/U_id_ex/if_id_flush_reg_i_10_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.704 f  Core_cpu/U_id_ex/if_id_flush_reg_i_7/CO[3]
                         net (fo=3, routed)           1.014     8.718    Core_cpu/U_id_ex/if_id_flush_reg_i_7_n_0
    SLICE_X47Y85         LUT6 (Prop_lut6_I3_O)        0.124     8.842 f  Core_cpu/U_id_ex/if_id_flush_reg_i_5/O
                         net (fo=1, routed)           0.436     9.278    Core_cpu/U_id_ex/if_id_flush_reg_i_5_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I4_O)        0.124     9.402 f  Core_cpu/U_id_ex/if_id_flush_reg_i_3/O
                         net (fo=18, routed)          0.613    10.015    Core_cpu/U_id_ex/ex_alu_f
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.124    10.139 r  Core_cpu/U_id_ex/pc[31]_i_4/O
                         net (fo=17, routed)          0.836    10.975    Core_cpu/U_id_ex/pc[31]_i_4_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I3_O)        0.124    11.099 r  Core_cpu/U_id_ex/pc[6]_i_1/O
                         net (fo=1, routed)           0.000    11.099    Core_cpu/U_ifetch/U_PC/pc_reg[31]_0[6]
    SLICE_X43Y83         FDPE                                         r  Core_cpu/U_ifetch/U_PC/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     4.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     6.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=2, routed)           2.041     8.558    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100     8.658 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     9.296    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.387 r  cpu_clk_BUFG_inst/O
                         net (fo=827, routed)         1.505    10.892    Core_cpu/U_ifetch/U_PC/CLK
    SLICE_X43Y83         FDPE                                         r  Core_cpu/U_ifetch/U_PC/pc_reg[6]/C
                         clock pessimism             -0.136    10.757    
                         clock uncertainty           -0.077    10.679    
    SLICE_X43Y83         FDPE (Setup_fdpe_C_D)        0.031    10.710    Core_cpu/U_ifetch/U_PC/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         10.710    
                         arrival time                         -11.099    
  -------------------------------------------------------------------
                         slack                                 -0.389    

Slack (VIOLATED) :        -0.355ns  (required time - arrival time)
  Source:                 Core_cpu/U_id_ex/ex_rR2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/U_ifetch/U_PC/pc_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        10.268ns  (logic 2.231ns (21.728%)  route 8.037ns (78.272%))
  Logic Levels:           11  (CARRY4=2 LUT3=3 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.893ns = ( 10.893 - 10.000 ) 
    Source Clock Delay      (SCD):    0.849ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=2, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=827, routed)         1.605     0.849    Core_cpu/U_id_ex/CLK
    SLICE_X52Y76         FDCE                                         r  Core_cpu/U_id_ex/ex_rR2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDCE (Prop_fdce_C_Q)         0.419     1.268 r  Core_cpu/U_id_ex/ex_rR2_reg[0]/Q
                         net (fo=2, routed)           0.809     2.076    Core_cpu/U_ex_mem/mem_rD2[31]_i_4[0]
    SLICE_X52Y79         LUT4 (Prop_lut4_I1_O)        0.299     2.375 r  Core_cpu/U_ex_mem/mem_rD2[31]_i_5/O
                         net (fo=3, routed)           0.811     3.186    Core_cpu/U_ex_mem/mem_writeRegister_reg[0]_1
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.124     3.310 r  Core_cpu/U_ex_mem/mem_rD2[31]_i_3/O
                         net (fo=32, routed)          1.092     4.402    Core_cpu/U_ex_mem/mem_rD2[31]_i_3_n_0
    SLICE_X53Y80         LUT6 (Prop_lut6_I3_O)        0.124     4.526 r  Core_cpu/U_ex_mem/mem_rD2[20]_i_1/O
                         net (fo=2, routed)           0.618     5.143    Core_cpu/U_id_ex/mem_alu_C[31]_i_10_0[20]
    SLICE_X52Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.267 r  Core_cpu/U_id_ex/i__carry__1_i_13/O
                         net (fo=13, routed)          1.160     6.427    Core_cpu/U_id_ex/i__carry__1_i_13_n_0
    SLICE_X46Y84         LUT4 (Prop_lut4_I0_O)        0.124     6.551 r  Core_cpu/U_id_ex/i__carry__1_i_2__0/O
                         net (fo=2, routed)           0.632     7.183    Core_cpu/U_id_ex/ex_ext_reg[22]_0[2]
    SLICE_X46Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.587 r  Core_cpu/U_id_ex/if_id_flush_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.587    Core_cpu/U_id_ex/if_id_flush_reg_i_10_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.704 f  Core_cpu/U_id_ex/if_id_flush_reg_i_7/CO[3]
                         net (fo=3, routed)           1.014     8.718    Core_cpu/U_id_ex/if_id_flush_reg_i_7_n_0
    SLICE_X47Y85         LUT6 (Prop_lut6_I3_O)        0.124     8.842 f  Core_cpu/U_id_ex/if_id_flush_reg_i_5/O
                         net (fo=1, routed)           0.436     9.278    Core_cpu/U_id_ex/if_id_flush_reg_i_5_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I4_O)        0.124     9.402 f  Core_cpu/U_id_ex/if_id_flush_reg_i_3/O
                         net (fo=18, routed)          0.613    10.015    Core_cpu/U_id_ex/ex_alu_f
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.124    10.139 r  Core_cpu/U_id_ex/pc[31]_i_4/O
                         net (fo=17, routed)          0.853    10.992    Core_cpu/U_id_ex/pc[31]_i_4_n_0
    SLICE_X42Y84         LUT6 (Prop_lut6_I3_O)        0.124    11.116 r  Core_cpu/U_id_ex/pc[13]_i_1/O
                         net (fo=1, routed)           0.000    11.116    Core_cpu/U_ifetch/U_PC/pc_reg[31]_0[13]
    SLICE_X42Y84         FDPE                                         r  Core_cpu/U_ifetch/U_PC/pc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     4.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     6.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=2, routed)           2.041     8.558    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100     8.658 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     9.296    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.387 r  cpu_clk_BUFG_inst/O
                         net (fo=827, routed)         1.506    10.893    Core_cpu/U_ifetch/U_PC/CLK
    SLICE_X42Y84         FDPE                                         r  Core_cpu/U_ifetch/U_PC/pc_reg[13]/C
                         clock pessimism             -0.136    10.758    
                         clock uncertainty           -0.077    10.680    
    SLICE_X42Y84         FDPE (Setup_fdpe_C_D)        0.081    10.761    Core_cpu/U_ifetch/U_PC/pc_reg[13]
  -------------------------------------------------------------------
                         required time                         10.761    
                         arrival time                         -11.116    
  -------------------------------------------------------------------
                         slack                                 -0.355    

Slack (VIOLATED) :        -0.276ns  (required time - arrival time)
  Source:                 Core_cpu/U_id_ex/ex_rR2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/U_ifetch/U_PC/pc_reg[27]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        10.138ns  (logic 2.231ns (22.006%)  route 7.907ns (77.994%))
  Logic Levels:           11  (CARRY4=2 LUT3=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.892ns = ( 10.892 - 10.000 ) 
    Source Clock Delay      (SCD):    0.849ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=2, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=827, routed)         1.605     0.849    Core_cpu/U_id_ex/CLK
    SLICE_X52Y76         FDCE                                         r  Core_cpu/U_id_ex/ex_rR2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDCE (Prop_fdce_C_Q)         0.419     1.268 r  Core_cpu/U_id_ex/ex_rR2_reg[0]/Q
                         net (fo=2, routed)           0.809     2.076    Core_cpu/U_ex_mem/mem_rD2[31]_i_4[0]
    SLICE_X52Y79         LUT4 (Prop_lut4_I1_O)        0.299     2.375 r  Core_cpu/U_ex_mem/mem_rD2[31]_i_5/O
                         net (fo=3, routed)           0.811     3.186    Core_cpu/U_ex_mem/mem_writeRegister_reg[0]_1
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.124     3.310 r  Core_cpu/U_ex_mem/mem_rD2[31]_i_3/O
                         net (fo=32, routed)          1.092     4.402    Core_cpu/U_ex_mem/mem_rD2[31]_i_3_n_0
    SLICE_X53Y80         LUT6 (Prop_lut6_I3_O)        0.124     4.526 r  Core_cpu/U_ex_mem/mem_rD2[20]_i_1/O
                         net (fo=2, routed)           0.618     5.143    Core_cpu/U_id_ex/mem_alu_C[31]_i_10_0[20]
    SLICE_X52Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.267 r  Core_cpu/U_id_ex/i__carry__1_i_13/O
                         net (fo=13, routed)          1.160     6.427    Core_cpu/U_id_ex/i__carry__1_i_13_n_0
    SLICE_X46Y84         LUT4 (Prop_lut4_I0_O)        0.124     6.551 r  Core_cpu/U_id_ex/i__carry__1_i_2__0/O
                         net (fo=2, routed)           0.632     7.183    Core_cpu/U_id_ex/ex_ext_reg[22]_0[2]
    SLICE_X46Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.587 r  Core_cpu/U_id_ex/if_id_flush_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.587    Core_cpu/U_id_ex/if_id_flush_reg_i_10_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.704 r  Core_cpu/U_id_ex/if_id_flush_reg_i_7/CO[3]
                         net (fo=3, routed)           1.014     8.718    Core_cpu/U_id_ex/if_id_flush_reg_i_7_n_0
    SLICE_X47Y85         LUT6 (Prop_lut6_I3_O)        0.124     8.842 r  Core_cpu/U_id_ex/if_id_flush_reg_i_5/O
                         net (fo=1, routed)           0.436     9.278    Core_cpu/U_id_ex/if_id_flush_reg_i_5_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I4_O)        0.124     9.402 r  Core_cpu/U_id_ex/if_id_flush_reg_i_3/O
                         net (fo=18, routed)          0.773    10.175    Core_cpu/U_id_ex/ex_alu_f
    SLICE_X46Y86         LUT5 (Prop_lut5_I2_O)        0.124    10.299 r  Core_cpu/U_id_ex/pc[27]_i_5/O
                         net (fo=1, routed)           0.563    10.863    Core_cpu/U_id_ex/npc_npc[27]
    SLICE_X49Y86         LUT6 (Prop_lut6_I5_O)        0.124    10.986 r  Core_cpu/U_id_ex/pc[27]_i_1/O
                         net (fo=1, routed)           0.000    10.986    Core_cpu/U_ifetch/U_PC/pc_reg[31]_0[27]
    SLICE_X49Y86         FDPE                                         r  Core_cpu/U_ifetch/U_PC/pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     4.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     6.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=2, routed)           2.041     8.558    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100     8.658 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     9.296    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.387 r  cpu_clk_BUFG_inst/O
                         net (fo=827, routed)         1.505    10.892    Core_cpu/U_ifetch/U_PC/CLK
    SLICE_X49Y86         FDPE                                         r  Core_cpu/U_ifetch/U_PC/pc_reg[27]/C
                         clock pessimism             -0.136    10.757    
                         clock uncertainty           -0.077    10.679    
    SLICE_X49Y86         FDPE (Setup_fdpe_C_D)        0.031    10.710    Core_cpu/U_ifetch/U_PC/pc_reg[27]
  -------------------------------------------------------------------
                         required time                         10.710    
                         arrival time                         -10.987    
  -------------------------------------------------------------------
                         slack                                 -0.276    

Slack (VIOLATED) :        -0.250ns  (required time - arrival time)
  Source:                 Core_cpu/U_id_ex/ex_rR2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/U_ifetch/U_PC/pc_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        10.111ns  (logic 2.231ns (22.066%)  route 7.880ns (77.934%))
  Logic Levels:           11  (CARRY4=2 LUT3=3 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.893ns = ( 10.893 - 10.000 ) 
    Source Clock Delay      (SCD):    0.849ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=2, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=827, routed)         1.605     0.849    Core_cpu/U_id_ex/CLK
    SLICE_X52Y76         FDCE                                         r  Core_cpu/U_id_ex/ex_rR2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDCE (Prop_fdce_C_Q)         0.419     1.268 r  Core_cpu/U_id_ex/ex_rR2_reg[0]/Q
                         net (fo=2, routed)           0.809     2.076    Core_cpu/U_ex_mem/mem_rD2[31]_i_4[0]
    SLICE_X52Y79         LUT4 (Prop_lut4_I1_O)        0.299     2.375 r  Core_cpu/U_ex_mem/mem_rD2[31]_i_5/O
                         net (fo=3, routed)           0.811     3.186    Core_cpu/U_ex_mem/mem_writeRegister_reg[0]_1
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.124     3.310 r  Core_cpu/U_ex_mem/mem_rD2[31]_i_3/O
                         net (fo=32, routed)          1.092     4.402    Core_cpu/U_ex_mem/mem_rD2[31]_i_3_n_0
    SLICE_X53Y80         LUT6 (Prop_lut6_I3_O)        0.124     4.526 r  Core_cpu/U_ex_mem/mem_rD2[20]_i_1/O
                         net (fo=2, routed)           0.618     5.143    Core_cpu/U_id_ex/mem_alu_C[31]_i_10_0[20]
    SLICE_X52Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.267 r  Core_cpu/U_id_ex/i__carry__1_i_13/O
                         net (fo=13, routed)          1.160     6.427    Core_cpu/U_id_ex/i__carry__1_i_13_n_0
    SLICE_X46Y84         LUT4 (Prop_lut4_I0_O)        0.124     6.551 r  Core_cpu/U_id_ex/i__carry__1_i_2__0/O
                         net (fo=2, routed)           0.632     7.183    Core_cpu/U_id_ex/ex_ext_reg[22]_0[2]
    SLICE_X46Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.587 r  Core_cpu/U_id_ex/if_id_flush_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.587    Core_cpu/U_id_ex/if_id_flush_reg_i_10_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.704 f  Core_cpu/U_id_ex/if_id_flush_reg_i_7/CO[3]
                         net (fo=3, routed)           1.014     8.718    Core_cpu/U_id_ex/if_id_flush_reg_i_7_n_0
    SLICE_X47Y85         LUT6 (Prop_lut6_I3_O)        0.124     8.842 f  Core_cpu/U_id_ex/if_id_flush_reg_i_5/O
                         net (fo=1, routed)           0.436     9.278    Core_cpu/U_id_ex/if_id_flush_reg_i_5_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I4_O)        0.124     9.402 f  Core_cpu/U_id_ex/if_id_flush_reg_i_3/O
                         net (fo=18, routed)          0.613    10.015    Core_cpu/U_id_ex/ex_alu_f
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.124    10.139 r  Core_cpu/U_id_ex/pc[31]_i_4/O
                         net (fo=17, routed)          0.696    10.835    Core_cpu/U_id_ex/pc[31]_i_4_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I3_O)        0.124    10.959 r  Core_cpu/U_id_ex/pc[16]_i_1/O
                         net (fo=1, routed)           0.000    10.959    Core_cpu/U_ifetch/U_PC/pc_reg[31]_0[16]
    SLICE_X45Y84         FDPE                                         r  Core_cpu/U_ifetch/U_PC/pc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     4.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     6.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=2, routed)           2.041     8.558    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100     8.658 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     9.296    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.387 r  cpu_clk_BUFG_inst/O
                         net (fo=827, routed)         1.506    10.893    Core_cpu/U_ifetch/U_PC/CLK
    SLICE_X45Y84         FDPE                                         r  Core_cpu/U_ifetch/U_PC/pc_reg[16]/C
                         clock pessimism             -0.136    10.758    
                         clock uncertainty           -0.077    10.680    
    SLICE_X45Y84         FDPE (Setup_fdpe_C_D)        0.029    10.709    Core_cpu/U_ifetch/U_PC/pc_reg[16]
  -------------------------------------------------------------------
                         required time                         10.709    
                         arrival time                         -10.959    
  -------------------------------------------------------------------
                         slack                                 -0.250    

Slack (VIOLATED) :        -0.243ns  (required time - arrival time)
  Source:                 Core_cpu/U_id_ex/ex_rR2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/U_ifetch/U_PC/pc_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        10.105ns  (logic 2.231ns (22.077%)  route 7.874ns (77.923%))
  Logic Levels:           11  (CARRY4=2 LUT3=3 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.893ns = ( 10.893 - 10.000 ) 
    Source Clock Delay      (SCD):    0.849ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=2, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=827, routed)         1.605     0.849    Core_cpu/U_id_ex/CLK
    SLICE_X52Y76         FDCE                                         r  Core_cpu/U_id_ex/ex_rR2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDCE (Prop_fdce_C_Q)         0.419     1.268 r  Core_cpu/U_id_ex/ex_rR2_reg[0]/Q
                         net (fo=2, routed)           0.809     2.076    Core_cpu/U_ex_mem/mem_rD2[31]_i_4[0]
    SLICE_X52Y79         LUT4 (Prop_lut4_I1_O)        0.299     2.375 r  Core_cpu/U_ex_mem/mem_rD2[31]_i_5/O
                         net (fo=3, routed)           0.811     3.186    Core_cpu/U_ex_mem/mem_writeRegister_reg[0]_1
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.124     3.310 r  Core_cpu/U_ex_mem/mem_rD2[31]_i_3/O
                         net (fo=32, routed)          1.092     4.402    Core_cpu/U_ex_mem/mem_rD2[31]_i_3_n_0
    SLICE_X53Y80         LUT6 (Prop_lut6_I3_O)        0.124     4.526 r  Core_cpu/U_ex_mem/mem_rD2[20]_i_1/O
                         net (fo=2, routed)           0.618     5.143    Core_cpu/U_id_ex/mem_alu_C[31]_i_10_0[20]
    SLICE_X52Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.267 r  Core_cpu/U_id_ex/i__carry__1_i_13/O
                         net (fo=13, routed)          1.160     6.427    Core_cpu/U_id_ex/i__carry__1_i_13_n_0
    SLICE_X46Y84         LUT4 (Prop_lut4_I0_O)        0.124     6.551 r  Core_cpu/U_id_ex/i__carry__1_i_2__0/O
                         net (fo=2, routed)           0.632     7.183    Core_cpu/U_id_ex/ex_ext_reg[22]_0[2]
    SLICE_X46Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.587 r  Core_cpu/U_id_ex/if_id_flush_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.587    Core_cpu/U_id_ex/if_id_flush_reg_i_10_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.704 f  Core_cpu/U_id_ex/if_id_flush_reg_i_7/CO[3]
                         net (fo=3, routed)           1.014     8.718    Core_cpu/U_id_ex/if_id_flush_reg_i_7_n_0
    SLICE_X47Y85         LUT6 (Prop_lut6_I3_O)        0.124     8.842 f  Core_cpu/U_id_ex/if_id_flush_reg_i_5/O
                         net (fo=1, routed)           0.436     9.278    Core_cpu/U_id_ex/if_id_flush_reg_i_5_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I4_O)        0.124     9.402 f  Core_cpu/U_id_ex/if_id_flush_reg_i_3/O
                         net (fo=18, routed)          0.613    10.015    Core_cpu/U_id_ex/ex_alu_f
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.124    10.139 r  Core_cpu/U_id_ex/pc[31]_i_4/O
                         net (fo=17, routed)          0.691    10.830    Core_cpu/U_id_ex/pc[31]_i_4_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I3_O)        0.124    10.954 r  Core_cpu/U_id_ex/pc[8]_i_1/O
                         net (fo=1, routed)           0.000    10.954    Core_cpu/U_ifetch/U_PC/pc_reg[31]_0[8]
    SLICE_X44Y84         FDPE                                         r  Core_cpu/U_ifetch/U_PC/pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     4.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     6.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=2, routed)           2.041     8.558    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100     8.658 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     9.296    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.387 r  cpu_clk_BUFG_inst/O
                         net (fo=827, routed)         1.506    10.893    Core_cpu/U_ifetch/U_PC/CLK
    SLICE_X44Y84         FDPE                                         r  Core_cpu/U_ifetch/U_PC/pc_reg[8]/C
                         clock pessimism             -0.136    10.758    
                         clock uncertainty           -0.077    10.680    
    SLICE_X44Y84         FDPE (Setup_fdpe_C_D)        0.031    10.711    Core_cpu/U_ifetch/U_PC/pc_reg[8]
  -------------------------------------------------------------------
                         required time                         10.711    
                         arrival time                         -10.954    
  -------------------------------------------------------------------
                         slack                                 -0.243    

Slack (VIOLATED) :        -0.241ns  (required time - arrival time)
  Source:                 Core_cpu/U_id_ex/ex_rR2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/U_ifetch/U_PC/pc_reg[22]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        10.105ns  (logic 2.231ns (22.078%)  route 7.874ns (77.922%))
  Logic Levels:           11  (CARRY4=2 LUT3=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.893ns = ( 10.893 - 10.000 ) 
    Source Clock Delay      (SCD):    0.849ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=2, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=827, routed)         1.605     0.849    Core_cpu/U_id_ex/CLK
    SLICE_X52Y76         FDCE                                         r  Core_cpu/U_id_ex/ex_rR2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDCE (Prop_fdce_C_Q)         0.419     1.268 r  Core_cpu/U_id_ex/ex_rR2_reg[0]/Q
                         net (fo=2, routed)           0.809     2.076    Core_cpu/U_ex_mem/mem_rD2[31]_i_4[0]
    SLICE_X52Y79         LUT4 (Prop_lut4_I1_O)        0.299     2.375 r  Core_cpu/U_ex_mem/mem_rD2[31]_i_5/O
                         net (fo=3, routed)           0.811     3.186    Core_cpu/U_ex_mem/mem_writeRegister_reg[0]_1
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.124     3.310 r  Core_cpu/U_ex_mem/mem_rD2[31]_i_3/O
                         net (fo=32, routed)          1.092     4.402    Core_cpu/U_ex_mem/mem_rD2[31]_i_3_n_0
    SLICE_X53Y80         LUT6 (Prop_lut6_I3_O)        0.124     4.526 r  Core_cpu/U_ex_mem/mem_rD2[20]_i_1/O
                         net (fo=2, routed)           0.618     5.143    Core_cpu/U_id_ex/mem_alu_C[31]_i_10_0[20]
    SLICE_X52Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.267 r  Core_cpu/U_id_ex/i__carry__1_i_13/O
                         net (fo=13, routed)          1.160     6.427    Core_cpu/U_id_ex/i__carry__1_i_13_n_0
    SLICE_X46Y84         LUT4 (Prop_lut4_I0_O)        0.124     6.551 r  Core_cpu/U_id_ex/i__carry__1_i_2__0/O
                         net (fo=2, routed)           0.632     7.183    Core_cpu/U_id_ex/ex_ext_reg[22]_0[2]
    SLICE_X46Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.587 r  Core_cpu/U_id_ex/if_id_flush_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.587    Core_cpu/U_id_ex/if_id_flush_reg_i_10_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.704 r  Core_cpu/U_id_ex/if_id_flush_reg_i_7/CO[3]
                         net (fo=3, routed)           1.014     8.718    Core_cpu/U_id_ex/if_id_flush_reg_i_7_n_0
    SLICE_X47Y85         LUT6 (Prop_lut6_I3_O)        0.124     8.842 r  Core_cpu/U_id_ex/if_id_flush_reg_i_5/O
                         net (fo=1, routed)           0.436     9.278    Core_cpu/U_id_ex/if_id_flush_reg_i_5_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I4_O)        0.124     9.402 r  Core_cpu/U_id_ex/if_id_flush_reg_i_3/O
                         net (fo=18, routed)          0.865    10.267    Core_cpu/U_id_ex/ex_alu_f
    SLICE_X46Y86         LUT5 (Prop_lut5_I2_O)        0.124    10.391 r  Core_cpu/U_id_ex/pc[22]_i_5/O
                         net (fo=1, routed)           0.439    10.830    Core_cpu/U_id_ex/npc_npc[22]
    SLICE_X47Y87         LUT6 (Prop_lut6_I5_O)        0.124    10.954 r  Core_cpu/U_id_ex/pc[22]_i_1/O
                         net (fo=1, routed)           0.000    10.954    Core_cpu/U_ifetch/U_PC/pc_reg[31]_0[22]
    SLICE_X47Y87         FDPE                                         r  Core_cpu/U_ifetch/U_PC/pc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     4.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     6.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=2, routed)           2.041     8.558    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100     8.658 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     9.296    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.387 r  cpu_clk_BUFG_inst/O
                         net (fo=827, routed)         1.506    10.893    Core_cpu/U_ifetch/U_PC/CLK
    SLICE_X47Y87         FDPE                                         r  Core_cpu/U_ifetch/U_PC/pc_reg[22]/C
                         clock pessimism             -0.136    10.758    
                         clock uncertainty           -0.077    10.680    
    SLICE_X47Y87         FDPE (Setup_fdpe_C_D)        0.032    10.712    Core_cpu/U_ifetch/U_PC/pc_reg[22]
  -------------------------------------------------------------------
                         required time                         10.712    
                         arrival time                         -10.954    
  -------------------------------------------------------------------
                         slack                                 -0.241    

Slack (VIOLATED) :        -0.239ns  (required time - arrival time)
  Source:                 Core_cpu/U_id_ex/ex_rR2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/U_ifetch/U_PC/pc_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        10.102ns  (logic 2.231ns (22.085%)  route 7.871ns (77.915%))
  Logic Levels:           11  (CARRY4=2 LUT3=3 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.893ns = ( 10.893 - 10.000 ) 
    Source Clock Delay      (SCD):    0.849ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=2, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=827, routed)         1.605     0.849    Core_cpu/U_id_ex/CLK
    SLICE_X52Y76         FDCE                                         r  Core_cpu/U_id_ex/ex_rR2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDCE (Prop_fdce_C_Q)         0.419     1.268 r  Core_cpu/U_id_ex/ex_rR2_reg[0]/Q
                         net (fo=2, routed)           0.809     2.076    Core_cpu/U_ex_mem/mem_rD2[31]_i_4[0]
    SLICE_X52Y79         LUT4 (Prop_lut4_I1_O)        0.299     2.375 r  Core_cpu/U_ex_mem/mem_rD2[31]_i_5/O
                         net (fo=3, routed)           0.811     3.186    Core_cpu/U_ex_mem/mem_writeRegister_reg[0]_1
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.124     3.310 r  Core_cpu/U_ex_mem/mem_rD2[31]_i_3/O
                         net (fo=32, routed)          1.092     4.402    Core_cpu/U_ex_mem/mem_rD2[31]_i_3_n_0
    SLICE_X53Y80         LUT6 (Prop_lut6_I3_O)        0.124     4.526 r  Core_cpu/U_ex_mem/mem_rD2[20]_i_1/O
                         net (fo=2, routed)           0.618     5.143    Core_cpu/U_id_ex/mem_alu_C[31]_i_10_0[20]
    SLICE_X52Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.267 r  Core_cpu/U_id_ex/i__carry__1_i_13/O
                         net (fo=13, routed)          1.160     6.427    Core_cpu/U_id_ex/i__carry__1_i_13_n_0
    SLICE_X46Y84         LUT4 (Prop_lut4_I0_O)        0.124     6.551 r  Core_cpu/U_id_ex/i__carry__1_i_2__0/O
                         net (fo=2, routed)           0.632     7.183    Core_cpu/U_id_ex/ex_ext_reg[22]_0[2]
    SLICE_X46Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.587 r  Core_cpu/U_id_ex/if_id_flush_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.587    Core_cpu/U_id_ex/if_id_flush_reg_i_10_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.704 f  Core_cpu/U_id_ex/if_id_flush_reg_i_7/CO[3]
                         net (fo=3, routed)           1.014     8.718    Core_cpu/U_id_ex/if_id_flush_reg_i_7_n_0
    SLICE_X47Y85         LUT6 (Prop_lut6_I3_O)        0.124     8.842 f  Core_cpu/U_id_ex/if_id_flush_reg_i_5/O
                         net (fo=1, routed)           0.436     9.278    Core_cpu/U_id_ex/if_id_flush_reg_i_5_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I4_O)        0.124     9.402 f  Core_cpu/U_id_ex/if_id_flush_reg_i_3/O
                         net (fo=18, routed)          0.613    10.015    Core_cpu/U_id_ex/ex_alu_f
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.124    10.139 r  Core_cpu/U_id_ex/pc[31]_i_4/O
                         net (fo=17, routed)          0.687    10.826    Core_cpu/U_id_ex/pc[31]_i_4_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I3_O)        0.124    10.950 r  Core_cpu/U_id_ex/pc[11]_i_1/O
                         net (fo=1, routed)           0.000    10.950    Core_cpu/U_ifetch/U_PC/pc_reg[31]_0[11]
    SLICE_X44Y84         FDPE                                         r  Core_cpu/U_ifetch/U_PC/pc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     4.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     6.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=2, routed)           2.041     8.558    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100     8.658 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     9.296    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.387 r  cpu_clk_BUFG_inst/O
                         net (fo=827, routed)         1.506    10.893    Core_cpu/U_ifetch/U_PC/CLK
    SLICE_X44Y84         FDPE                                         r  Core_cpu/U_ifetch/U_PC/pc_reg[11]/C
                         clock pessimism             -0.136    10.758    
                         clock uncertainty           -0.077    10.680    
    SLICE_X44Y84         FDPE (Setup_fdpe_C_D)        0.031    10.711    Core_cpu/U_ifetch/U_PC/pc_reg[11]
  -------------------------------------------------------------------
                         required time                         10.711    
                         arrival time                         -10.950    
  -------------------------------------------------------------------
                         slack                                 -0.239    

Slack (VIOLATED) :        -0.237ns  (required time - arrival time)
  Source:                 Core_cpu/U_id_ex/ex_rR2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/U_ifetch/U_PC/pc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        10.101ns  (logic 2.231ns (22.087%)  route 7.870ns (77.913%))
  Logic Levels:           11  (CARRY4=2 LUT3=3 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.893ns = ( 10.893 - 10.000 ) 
    Source Clock Delay      (SCD):    0.849ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=2, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=827, routed)         1.605     0.849    Core_cpu/U_id_ex/CLK
    SLICE_X52Y76         FDCE                                         r  Core_cpu/U_id_ex/ex_rR2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDCE (Prop_fdce_C_Q)         0.419     1.268 r  Core_cpu/U_id_ex/ex_rR2_reg[0]/Q
                         net (fo=2, routed)           0.809     2.076    Core_cpu/U_ex_mem/mem_rD2[31]_i_4[0]
    SLICE_X52Y79         LUT4 (Prop_lut4_I1_O)        0.299     2.375 r  Core_cpu/U_ex_mem/mem_rD2[31]_i_5/O
                         net (fo=3, routed)           0.811     3.186    Core_cpu/U_ex_mem/mem_writeRegister_reg[0]_1
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.124     3.310 r  Core_cpu/U_ex_mem/mem_rD2[31]_i_3/O
                         net (fo=32, routed)          1.092     4.402    Core_cpu/U_ex_mem/mem_rD2[31]_i_3_n_0
    SLICE_X53Y80         LUT6 (Prop_lut6_I3_O)        0.124     4.526 r  Core_cpu/U_ex_mem/mem_rD2[20]_i_1/O
                         net (fo=2, routed)           0.618     5.143    Core_cpu/U_id_ex/mem_alu_C[31]_i_10_0[20]
    SLICE_X52Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.267 r  Core_cpu/U_id_ex/i__carry__1_i_13/O
                         net (fo=13, routed)          1.160     6.427    Core_cpu/U_id_ex/i__carry__1_i_13_n_0
    SLICE_X46Y84         LUT4 (Prop_lut4_I0_O)        0.124     6.551 r  Core_cpu/U_id_ex/i__carry__1_i_2__0/O
                         net (fo=2, routed)           0.632     7.183    Core_cpu/U_id_ex/ex_ext_reg[22]_0[2]
    SLICE_X46Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.587 r  Core_cpu/U_id_ex/if_id_flush_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.587    Core_cpu/U_id_ex/if_id_flush_reg_i_10_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.704 f  Core_cpu/U_id_ex/if_id_flush_reg_i_7/CO[3]
                         net (fo=3, routed)           1.014     8.718    Core_cpu/U_id_ex/if_id_flush_reg_i_7_n_0
    SLICE_X47Y85         LUT6 (Prop_lut6_I3_O)        0.124     8.842 f  Core_cpu/U_id_ex/if_id_flush_reg_i_5/O
                         net (fo=1, routed)           0.436     9.278    Core_cpu/U_id_ex/if_id_flush_reg_i_5_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I4_O)        0.124     9.402 f  Core_cpu/U_id_ex/if_id_flush_reg_i_3/O
                         net (fo=18, routed)          0.613    10.015    Core_cpu/U_id_ex/ex_alu_f
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.124    10.139 r  Core_cpu/U_id_ex/pc[31]_i_4/O
                         net (fo=17, routed)          0.686    10.825    Core_cpu/U_id_ex/pc[31]_i_4_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I3_O)        0.124    10.949 r  Core_cpu/U_id_ex/pc[1]_i_1/O
                         net (fo=1, routed)           0.000    10.949    Core_cpu/U_ifetch/U_PC/pc_reg[31]_0[1]
    SLICE_X44Y84         FDCE                                         r  Core_cpu/U_ifetch/U_PC/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     4.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     6.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=2, routed)           2.041     8.558    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100     8.658 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     9.296    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.387 r  cpu_clk_BUFG_inst/O
                         net (fo=827, routed)         1.506    10.893    Core_cpu/U_ifetch/U_PC/CLK
    SLICE_X44Y84         FDCE                                         r  Core_cpu/U_ifetch/U_PC/pc_reg[1]/C
                         clock pessimism             -0.136    10.758    
                         clock uncertainty           -0.077    10.680    
    SLICE_X44Y84         FDCE (Setup_fdce_C_D)        0.032    10.712    Core_cpu/U_ifetch/U_PC/pc_reg[1]
  -------------------------------------------------------------------
                         required time                         10.712    
                         arrival time                         -10.949    
  -------------------------------------------------------------------
                         slack                                 -0.237    

Slack (VIOLATED) :        -0.232ns  (required time - arrival time)
  Source:                 Core_cpu/U_id_ex/ex_rR2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/U_ifetch/U_PC/pc_reg[26]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        10.094ns  (logic 2.231ns (22.102%)  route 7.863ns (77.898%))
  Logic Levels:           11  (CARRY4=2 LUT3=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.892ns = ( 10.892 - 10.000 ) 
    Source Clock Delay      (SCD):    0.849ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=2, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=827, routed)         1.605     0.849    Core_cpu/U_id_ex/CLK
    SLICE_X52Y76         FDCE                                         r  Core_cpu/U_id_ex/ex_rR2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDCE (Prop_fdce_C_Q)         0.419     1.268 r  Core_cpu/U_id_ex/ex_rR2_reg[0]/Q
                         net (fo=2, routed)           0.809     2.076    Core_cpu/U_ex_mem/mem_rD2[31]_i_4[0]
    SLICE_X52Y79         LUT4 (Prop_lut4_I1_O)        0.299     2.375 r  Core_cpu/U_ex_mem/mem_rD2[31]_i_5/O
                         net (fo=3, routed)           0.811     3.186    Core_cpu/U_ex_mem/mem_writeRegister_reg[0]_1
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.124     3.310 r  Core_cpu/U_ex_mem/mem_rD2[31]_i_3/O
                         net (fo=32, routed)          1.092     4.402    Core_cpu/U_ex_mem/mem_rD2[31]_i_3_n_0
    SLICE_X53Y80         LUT6 (Prop_lut6_I3_O)        0.124     4.526 r  Core_cpu/U_ex_mem/mem_rD2[20]_i_1/O
                         net (fo=2, routed)           0.618     5.143    Core_cpu/U_id_ex/mem_alu_C[31]_i_10_0[20]
    SLICE_X52Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.267 r  Core_cpu/U_id_ex/i__carry__1_i_13/O
                         net (fo=13, routed)          1.160     6.427    Core_cpu/U_id_ex/i__carry__1_i_13_n_0
    SLICE_X46Y84         LUT4 (Prop_lut4_I0_O)        0.124     6.551 r  Core_cpu/U_id_ex/i__carry__1_i_2__0/O
                         net (fo=2, routed)           0.632     7.183    Core_cpu/U_id_ex/ex_ext_reg[22]_0[2]
    SLICE_X46Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.587 r  Core_cpu/U_id_ex/if_id_flush_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.587    Core_cpu/U_id_ex/if_id_flush_reg_i_10_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.704 r  Core_cpu/U_id_ex/if_id_flush_reg_i_7/CO[3]
                         net (fo=3, routed)           1.014     8.718    Core_cpu/U_id_ex/if_id_flush_reg_i_7_n_0
    SLICE_X47Y85         LUT6 (Prop_lut6_I3_O)        0.124     8.842 r  Core_cpu/U_id_ex/if_id_flush_reg_i_5/O
                         net (fo=1, routed)           0.436     9.278    Core_cpu/U_id_ex/if_id_flush_reg_i_5_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I4_O)        0.124     9.402 r  Core_cpu/U_id_ex/if_id_flush_reg_i_3/O
                         net (fo=18, routed)          0.728    10.131    Core_cpu/U_id_ex/ex_alu_f
    SLICE_X48Y85         LUT5 (Prop_lut5_I2_O)        0.124    10.255 r  Core_cpu/U_id_ex/pc[26]_i_5/O
                         net (fo=1, routed)           0.564    10.819    Core_cpu/U_id_ex/npc_npc[26]
    SLICE_X47Y85         LUT6 (Prop_lut6_I5_O)        0.124    10.943 r  Core_cpu/U_id_ex/pc[26]_i_1/O
                         net (fo=1, routed)           0.000    10.943    Core_cpu/U_ifetch/U_PC/pc_reg[31]_0[26]
    SLICE_X47Y85         FDPE                                         r  Core_cpu/U_ifetch/U_PC/pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     4.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     6.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=2, routed)           2.041     8.558    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100     8.658 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     9.296    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.387 r  cpu_clk_BUFG_inst/O
                         net (fo=827, routed)         1.505    10.892    Core_cpu/U_ifetch/U_PC/CLK
    SLICE_X47Y85         FDPE                                         r  Core_cpu/U_ifetch/U_PC/pc_reg[26]/C
                         clock pessimism             -0.136    10.757    
                         clock uncertainty           -0.077    10.679    
    SLICE_X47Y85         FDPE (Setup_fdpe_C_D)        0.031    10.710    Core_cpu/U_ifetch/U_PC/pc_reg[26]
  -------------------------------------------------------------------
                         required time                         10.710    
                         arrival time                         -10.943    
  -------------------------------------------------------------------
                         slack                                 -0.232    

Slack (VIOLATED) :        -0.224ns  (required time - arrival time)
  Source:                 Core_cpu/U_id_ex/ex_rR2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/U_ifetch/U_PC/pc_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        10.091ns  (logic 2.231ns (22.109%)  route 7.860ns (77.891%))
  Logic Levels:           11  (CARRY4=2 LUT3=3 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.896ns = ( 10.896 - 10.000 ) 
    Source Clock Delay      (SCD):    0.849ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=2, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=827, routed)         1.605     0.849    Core_cpu/U_id_ex/CLK
    SLICE_X52Y76         FDCE                                         r  Core_cpu/U_id_ex/ex_rR2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDCE (Prop_fdce_C_Q)         0.419     1.268 r  Core_cpu/U_id_ex/ex_rR2_reg[0]/Q
                         net (fo=2, routed)           0.809     2.076    Core_cpu/U_ex_mem/mem_rD2[31]_i_4[0]
    SLICE_X52Y79         LUT4 (Prop_lut4_I1_O)        0.299     2.375 r  Core_cpu/U_ex_mem/mem_rD2[31]_i_5/O
                         net (fo=3, routed)           0.811     3.186    Core_cpu/U_ex_mem/mem_writeRegister_reg[0]_1
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.124     3.310 r  Core_cpu/U_ex_mem/mem_rD2[31]_i_3/O
                         net (fo=32, routed)          1.092     4.402    Core_cpu/U_ex_mem/mem_rD2[31]_i_3_n_0
    SLICE_X53Y80         LUT6 (Prop_lut6_I3_O)        0.124     4.526 r  Core_cpu/U_ex_mem/mem_rD2[20]_i_1/O
                         net (fo=2, routed)           0.618     5.143    Core_cpu/U_id_ex/mem_alu_C[31]_i_10_0[20]
    SLICE_X52Y81         LUT3 (Prop_lut3_I2_O)        0.124     5.267 r  Core_cpu/U_id_ex/i__carry__1_i_13/O
                         net (fo=13, routed)          1.160     6.427    Core_cpu/U_id_ex/i__carry__1_i_13_n_0
    SLICE_X46Y84         LUT4 (Prop_lut4_I0_O)        0.124     6.551 r  Core_cpu/U_id_ex/i__carry__1_i_2__0/O
                         net (fo=2, routed)           0.632     7.183    Core_cpu/U_id_ex/ex_ext_reg[22]_0[2]
    SLICE_X46Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.587 r  Core_cpu/U_id_ex/if_id_flush_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.587    Core_cpu/U_id_ex/if_id_flush_reg_i_10_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.704 f  Core_cpu/U_id_ex/if_id_flush_reg_i_7/CO[3]
                         net (fo=3, routed)           1.014     8.718    Core_cpu/U_id_ex/if_id_flush_reg_i_7_n_0
    SLICE_X47Y85         LUT6 (Prop_lut6_I3_O)        0.124     8.842 f  Core_cpu/U_id_ex/if_id_flush_reg_i_5/O
                         net (fo=1, routed)           0.436     9.278    Core_cpu/U_id_ex/if_id_flush_reg_i_5_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I4_O)        0.124     9.402 f  Core_cpu/U_id_ex/if_id_flush_reg_i_3/O
                         net (fo=18, routed)          0.613    10.015    Core_cpu/U_id_ex/ex_alu_f
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.124    10.139 r  Core_cpu/U_id_ex/pc[31]_i_4/O
                         net (fo=17, routed)          0.676    10.815    Core_cpu/U_id_ex/pc[31]_i_4_n_0
    SLICE_X37Y83         LUT6 (Prop_lut6_I3_O)        0.124    10.939 r  Core_cpu/U_id_ex/pc[4]_i_1/O
                         net (fo=1, routed)           0.000    10.939    Core_cpu/U_ifetch/U_PC/pc_reg[31]_0[4]
    SLICE_X37Y83         FDPE                                         r  Core_cpu/U_ifetch/U_PC/pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     4.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     6.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=2, routed)           2.041     8.558    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100     8.658 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     9.296    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.387 r  cpu_clk_BUFG_inst/O
                         net (fo=827, routed)         1.509    10.896    Core_cpu/U_ifetch/U_PC/CLK
    SLICE_X37Y83         FDPE                                         r  Core_cpu/U_ifetch/U_PC/pc_reg[4]/C
                         clock pessimism             -0.136    10.761    
                         clock uncertainty           -0.077    10.683    
    SLICE_X37Y83         FDPE (Setup_fdpe_C_D)        0.032    10.715    Core_cpu/U_ifetch/U_PC/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         10.715    
                         arrival time                         -10.939    
  -------------------------------------------------------------------
                         slack                                 -0.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 Core_cpu/U_ex_mem/mem_ext_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/U_mem_wb/wb_ext_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.540%)  route 0.225ns (61.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=827, routed)         0.556     0.637    Core_cpu/U_ex_mem/CLK
    SLICE_X51Y81         FDCE                                         r  Core_cpu/U_ex_mem/mem_ext_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDCE (Prop_fdce_C_Q)         0.141     0.778 r  Core_cpu/U_ex_mem/mem_ext_reg[27]/Q
                         net (fo=1, routed)           0.225     1.003    Core_cpu/U_mem_wb/wb_ext_reg[31]_0[27]
    SLICE_X56Y81         FDCE                                         r  Core_cpu/U_mem_wb/wb_ext_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=827, routed)         0.824     1.232    Core_cpu/U_mem_wb/CLK
    SLICE_X56Y81         FDCE                                         r  Core_cpu/U_mem_wb/wb_ext_reg[27]/C
                         clock pessimism             -0.332     0.900    
    SLICE_X56Y81         FDCE (Hold_fdce_C_D)         0.063     0.963    Core_cpu/U_mem_wb/wb_ext_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Core_cpu/U_ex_mem/mem_writeRegister_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/U_mem_wb/wb_writeRegister_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.643%)  route 0.234ns (62.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=827, routed)         0.553     0.634    Core_cpu/U_ex_mem/CLK
    SLICE_X51Y78         FDCE                                         r  Core_cpu/U_ex_mem/mem_writeRegister_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y78         FDCE (Prop_fdce_C_Q)         0.141     0.775 r  Core_cpu/U_ex_mem/mem_writeRegister_reg[0]/Q
                         net (fo=4, routed)           0.234     1.009    Core_cpu/U_mem_wb/wb_writeRegister_reg[4]_0[0]
    SLICE_X53Y77         FDCE                                         r  Core_cpu/U_mem_wb/wb_writeRegister_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.227    Core_cpu/U_mem_wb/CLK
    SLICE_X53Y77         FDCE                                         r  Core_cpu/U_mem_wb/wb_writeRegister_reg[0]/C
                         clock pessimism             -0.332     0.895    
    SLICE_X53Y77         FDCE (Hold_fdce_C_D)         0.070     0.965    Core_cpu/U_mem_wb/wb_writeRegister_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Core_cpu/U_id_ex/ex_rf_we_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/U_ex_mem/mem_rf_we_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.151%)  route 0.284ns (66.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=827, routed)         0.551     0.632    Core_cpu/U_id_ex/CLK
    SLICE_X49Y75         FDCE                                         r  Core_cpu/U_id_ex/ex_rf_we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDCE (Prop_fdce_C_Q)         0.141     0.773 r  Core_cpu/U_id_ex/ex_rf_we_reg/Q
                         net (fo=1, routed)           0.284     1.057    Core_cpu/U_ex_mem/ex_rf_we
    SLICE_X52Y78         FDCE                                         r  Core_cpu/U_ex_mem/mem_rf_we_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=827, routed)         0.820     1.228    Core_cpu/U_ex_mem/CLK
    SLICE_X52Y78         FDCE                                         r  Core_cpu/U_ex_mem/mem_rf_we_reg/C
                         clock pessimism             -0.332     0.896    
    SLICE_X52Y78         FDCE (Hold_fdce_C_D)         0.070     0.966    Core_cpu/U_ex_mem/mem_rf_we_reg
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 Core_cpu/U_if_id/id_inst_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/U_id_ex/ex_ext_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.663%)  route 0.283ns (60.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=827, routed)         0.552     0.633    Core_cpu/U_if_id/CLK
    SLICE_X52Y71         FDCE                                         r  Core_cpu/U_if_id/id_inst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDCE (Prop_fdce_C_Q)         0.141     0.774 r  Core_cpu/U_if_id/id_inst_reg[7]/Q
                         net (fo=3, routed)           0.283     1.057    Core_cpu/U_if_id/id_inst[7]
    SLICE_X49Y73         LUT6 (Prop_lut6_I0_O)        0.045     1.102 r  Core_cpu/U_if_id/ex_ext[0]_i_1/O
                         net (fo=1, routed)           0.000     1.102    Core_cpu/U_id_ex/ex_ext_reg[31]_4[0]
    SLICE_X49Y73         FDCE                                         r  Core_cpu/U_id_ex/ex_ext_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=827, routed)         0.820     1.228    Core_cpu/U_id_ex/CLK
    SLICE_X49Y73         FDCE                                         r  Core_cpu/U_id_ex/ex_ext_reg[0]/C
                         clock pessimism             -0.332     0.896    
    SLICE_X49Y73         FDCE (Hold_fdce_C_D)         0.091     0.987    Core_cpu/U_id_ex/ex_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Core_cpu/U_id_ex/ex_store_op_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/U_ex_mem/mem_store_op_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=827, routed)         0.554     0.635    Core_cpu/U_id_ex/CLK
    SLICE_X43Y73         FDCE                                         r  Core_cpu/U_id_ex/ex_store_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDCE (Prop_fdce_C_Q)         0.141     0.776 r  Core_cpu/U_id_ex/ex_store_op_reg[0]/Q
                         net (fo=1, routed)           0.056     0.832    Core_cpu/U_ex_mem/mem_store_op_reg[1]_0[0]
    SLICE_X43Y73         FDCE                                         r  Core_cpu/U_ex_mem/mem_store_op_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=827, routed)         0.821     1.229    Core_cpu/U_ex_mem/CLK
    SLICE_X43Y73         FDCE                                         r  Core_cpu/U_ex_mem/mem_store_op_reg[0]/C
                         clock pessimism             -0.594     0.635    
    SLICE_X43Y73         FDCE (Hold_fdce_C_D)         0.075     0.710    Core_cpu/U_ex_mem/mem_store_op_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Core_cpu/U_id_ex/ex_store_op_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/U_ex_mem/mem_store_op_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=827, routed)         0.554     0.635    Core_cpu/U_id_ex/CLK
    SLICE_X43Y73         FDCE                                         r  Core_cpu/U_id_ex/ex_store_op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDCE (Prop_fdce_C_Q)         0.141     0.776 r  Core_cpu/U_id_ex/ex_store_op_reg[1]/Q
                         net (fo=1, routed)           0.056     0.832    Core_cpu/U_ex_mem/mem_store_op_reg[1]_0[1]
    SLICE_X43Y73         FDCE                                         r  Core_cpu/U_ex_mem/mem_store_op_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=827, routed)         0.821     1.229    Core_cpu/U_ex_mem/CLK
    SLICE_X43Y73         FDCE                                         r  Core_cpu/U_ex_mem/mem_store_op_reg[1]/C
                         clock pessimism             -0.594     0.635    
    SLICE_X43Y73         FDCE (Hold_fdce_C_D)         0.071     0.706    Core_cpu/U_ex_mem/mem_store_op_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Core_cpu/U_ex_mem/mem_ext_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/U_mem_wb/wb_ext_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=827, routed)         0.549     0.630    Core_cpu/U_ex_mem/CLK
    SLICE_X55Y75         FDCE                                         r  Core_cpu/U_ex_mem/mem_ext_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDCE (Prop_fdce_C_Q)         0.141     0.771 r  Core_cpu/U_ex_mem/mem_ext_reg[0]/Q
                         net (fo=1, routed)           0.056     0.827    Core_cpu/U_mem_wb/wb_ext_reg[31]_0[0]
    SLICE_X55Y75         FDCE                                         r  Core_cpu/U_mem_wb/wb_ext_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=827, routed)         0.816     1.224    Core_cpu/U_mem_wb/CLK
    SLICE_X55Y75         FDCE                                         r  Core_cpu/U_mem_wb/wb_ext_reg[0]/C
                         clock pessimism             -0.594     0.630    
    SLICE_X55Y75         FDCE (Hold_fdce_C_D)         0.071     0.701    Core_cpu/U_mem_wb/wb_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Core_cpu/U_id_ex/ex_pc4_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/U_ex_mem/mem_pc4_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=827, routed)         0.559     0.640    Core_cpu/U_id_ex/CLK
    SLICE_X68Y81         FDCE                                         r  Core_cpu/U_id_ex/ex_pc4_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y81         FDCE (Prop_fdce_C_Q)         0.141     0.781 r  Core_cpu/U_id_ex/ex_pc4_reg[31]/Q
                         net (fo=1, routed)           0.065     0.846    Core_cpu/U_ex_mem/mem_pc4_reg[31]_1[31]
    SLICE_X68Y81         FDCE                                         r  Core_cpu/U_ex_mem/mem_pc4_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=827, routed)         0.829     1.237    Core_cpu/U_ex_mem/CLK
    SLICE_X68Y81         FDCE                                         r  Core_cpu/U_ex_mem/mem_pc4_reg[31]/C
                         clock pessimism             -0.597     0.640    
    SLICE_X68Y81         FDCE (Hold_fdce_C_D)         0.075     0.715    Core_cpu/U_ex_mem/mem_pc4_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Core_cpu/U_ex_mem/mem_alu_C_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/U_mem_wb/wb_alu_C_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.115%)  route 0.327ns (69.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=827, routed)         0.556     0.637    Core_cpu/U_ex_mem/CLK
    SLICE_X44Y78         FDCE                                         r  Core_cpu/U_ex_mem/mem_alu_C_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDCE (Prop_fdce_C_Q)         0.141     0.778 r  Core_cpu/U_ex_mem/mem_alu_C_reg[20]/Q
                         net (fo=6, routed)           0.327     1.105    Core_cpu/U_mem_wb/wb_alu_C_reg[31]_0[20]
    SLICE_X56Y74         FDCE                                         r  Core_cpu/U_mem_wb/wb_alu_C_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=827, routed)         0.817     1.225    Core_cpu/U_mem_wb/CLK
    SLICE_X56Y74         FDCE                                         r  Core_cpu/U_mem_wb/wb_alu_C_reg[20]/C
                         clock pessimism             -0.332     0.893    
    SLICE_X56Y74         FDCE (Hold_fdce_C_D)         0.076     0.969    Core_cpu/U_mem_wb/wb_alu_C_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Core_cpu/U_ifetch/U_PC/pc_reg[27]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/U_if_id/id_pc_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.938%)  route 0.332ns (64.062%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=827, routed)         0.560     0.641    Core_cpu/U_ifetch/U_PC/CLK
    SLICE_X49Y86         FDPE                                         r  Core_cpu/U_ifetch/U_PC/pc_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDPE (Prop_fdpe_C_Q)         0.141     0.782 r  Core_cpu/U_ifetch/U_PC/pc_reg[27]/Q
                         net (fo=2, routed)           0.332     1.114    Core_cpu/U_ifetch/U_PC/Q[24]
    SLICE_X54Y82         LUT2 (Prop_lut2_I0_O)        0.045     1.159 r  Core_cpu/U_ifetch/U_PC/id_pc[27]_i_1/O
                         net (fo=1, routed)           0.000     1.159    Core_cpu/U_if_id/p_1_in[27]
    SLICE_X54Y82         FDCE                                         r  Core_cpu/U_if_id/id_pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=827, routed)         0.824     1.232    Core_cpu/U_if_id/CLK
    SLICE_X54Y82         FDCE                                         r  Core_cpu/U_if_id/id_pc_reg[27]/C
                         clock pessimism             -0.332     0.900    
    SLICE_X54Y82         FDCE (Hold_fdce_C_D)         0.121     1.021    Core_cpu/U_if_id/id_pc_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clkgen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12    U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12    U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y17    U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y17    U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y15    U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y15    U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y19    U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y19    U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y14    U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y14    U_mem/Mem_DRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y75    Core_cpu/U_idecode/U_RF/register_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y75    Core_cpu/U_idecode/U_RF/register_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y75    Core_cpu/U_idecode/U_RF/register_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y75    Core_cpu/U_idecode/U_RF/register_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y75    Core_cpu/U_idecode/U_RF/register_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y75    Core_cpu/U_idecode/U_RF/register_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y75    Core_cpu/U_idecode/U_RF/register_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y75    Core_cpu/U_idecode/U_RF/register_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y77    Core_cpu/U_idecode/U_RF/register_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y77    Core_cpu/U_idecode/U_RF/register_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y75    Core_cpu/U_idecode/U_RF/register_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y75    Core_cpu/U_idecode/U_RF/register_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y75    Core_cpu/U_idecode/U_RF/register_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y75    Core_cpu/U_idecode/U_RF/register_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y75    Core_cpu/U_idecode/U_RF/register_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y75    Core_cpu/U_idecode/U_RF/register_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y75    Core_cpu/U_idecode/U_RF/register_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y75    Core_cpu/U_idecode/U_RF/register_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y77    Core_cpu/U_idecode/U_RF/register_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y77    Core_cpu/U_idecode/U_RF/register_reg_r1_0_31_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clkgen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   Clkgen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKFBOUT



