5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd multi_exp1.6.vcd -o multi_exp1.6.cdd -v multi_exp1.6.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" multi_exp1.6.v 1 25 1
2 1 5 140014 1 1 8 0 0 d
2 2 5 f000f 1 1 4 0 0 c
2 3 5 a000a 1 1 8 0 0 b
2 4 5 a000f 1 8 20104 2 3 1 2 1002
2 5 5 a0014 1 8 20084 1 4 1 2 102
2 6 5 50006 0 1 400 0 0 a0
2 7 5 50014 1 36 f006 5 6
2 8 6 140014 1 1 8 0 0 d
2 9 6 f000f 1 1 4 0 0 c
2 10 6 a000a 1 1 8 0 0 b
2 11 6 a000f 1 18 20104 9 10 1 2 1002
2 12 6 a0014 1 18 20084 8 11 1 2 102
2 13 6 50006 0 1 400 0 0 a1
2 14 6 50014 1 36 f006 12 13
2 15 7 140014 1 1 4 0 0 g
2 16 7 f000f 1 1 8 0 0 f
2 17 7 a000a 1 1 4 0 0 e
2 18 7 a000f 1 9 20088 16 17 1 2 1002
2 19 7 a0014 1 9 20108 15 18 1 2 102
2 20 7 50006 0 1 400 0 0 a2
2 21 7 50014 1 36 f00a 19 20
2 22 8 140014 1 1 4 0 0 g
2 23 8 f000f 1 1 8 0 0 f
2 24 8 a000a 1 1 4 0 0 e
2 25 8 a000f 1 17 20088 23 24 1 2 1002
2 26 8 a0014 1 17 20108 22 25 1 2 102
2 27 8 50006 0 1 400 0 0 a3
2 28 8 50014 1 36 f00a 26 27
1 b 3 30005 1 0 0 0 1 33 2
1 c 3 30008 1 0 0 0 1 33 2
1 d 3 3000b 1 0 0 0 1 33 2
1 e 3 3000e 1 0 0 0 1 33 2
1 f 3 30011 1 0 0 0 1 33 2
1 g 3 30014 1 0 0 0 1 33 2
1 a0 5 30005 1 0 0 0 1 33 2
1 a1 6 30005 1 0 0 0 1 33 2
1 a2 7 30005 1 0 0 0 1 33 2
1 a3 8 30005 1 0 0 0 1 33 2
4 7 7 7
4 14 14 14
4 21 21 21
4 28 28 28
3 1 main.$u0 "main.$u0" multi_exp1.6.v 0 23 1
