<profile>
    <ReportVersion>
        <Version>2025.1.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>versalhbm</ProductFamily>
        <Part>xcv80-lsva4737-2MHP-e-S</Part>
        <TopModelName>Softmax</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.649</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>28759</Best-caseLatency>
            <Average-caseLatency>28759</Average-caseLatency>
            <Worst-caseLatency>28759</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.144 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.144 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.144 ms</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>16450</DataflowPipelineThroughput>
            <Interval-min>16450</Interval-min>
            <Interval-max>16450</Interval-max>
            <PerformancePragma>-</PerformancePragma>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>../src/main/SoftMax.cpp:14</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>3</DSP>
            <FF>1068</FF>
            <LUT>3743</LUT>
            <URAM>2</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>7482</BRAM_18K>
            <DSP>10848</DSP>
            <FF>5148416</FF>
            <LUT>2574208</LUT>
            <URAM>1925</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_AWVALID</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_AWREADY</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_AWADDR</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_WVALID</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_WREADY</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_WDATA</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_WSTRB</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_ARVALID</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_ARREADY</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_ARADDR</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_RVALID</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_RREADY</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_RDATA</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_RRESP</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_BVALID</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_BREADY</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_BRESP</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>Softmax</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>Softmax</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>Softmax</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>Softmax</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>Softmax</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>Softmax</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_TDATA</name>
            <Object>in_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_TVALID</name>
            <Object>in_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_TREADY</name>
            <Object>in_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_TDATA</name>
            <Object>out_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_TVALID</name>
            <Object>out_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_TREADY</name>
            <Object>out_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>Softmax</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>Loop_max_value_proc_U0</InstName>
                    <ModuleName>Loop_max_value_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>124</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Loop_max_value_proc_Pipeline_VITIS_LOOP_41_1_fu_101</InstName>
                            <ModuleName>Loop_max_value_proc_Pipeline_VITIS_LOOP_41_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>101</ID>
                            <BindInstances>add_ln41_fu_108_p2 icmp_ln41_fu_118_p2 hcmp_16ns_16ns_1_1_no_dsp_1_U1 max_val_fu_146_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>head_6_fu_123_p2 icmp_ln38_fu_129_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Loop_sub_max_proc_U0</InstName>
                    <ModuleName>Loop_sub_max_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>135</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2_fu_161</InstName>
                            <ModuleName>Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>161</ID>
                            <BindInstances>add_ln57_fu_212_p2 icmp_ln57_fu_222_p2 hsub_16ns_16ns_16_3_no_dsp_1_U14 hexp_16ns_16ns_16_3_full_dsp_1_U16 hadd_16ns_16ns_16_3_no_dsp_1_U13 hptodp_16ns_64_1_no_dsp_1_U15 sub_ln67_fu_309_p2 select_ln67_fu_315_p3 icmp_ln67_fu_323_p2 sub_ln67_1_fu_329_p2 icmp_ln67_1_fu_343_p2 add_ln67_fu_349_p2 sub_ln67_2_fu_359_p2 select_ln67_1_fu_365_p3 icmp_ln67_2_fu_503_p2 icmp_ln67_3_fu_508_p2 select_ln67_8_fu_513_p3 ashr_ln67_fu_523_p2 select_ln67_2_fu_532_p3 icmp_ln67_4_fu_377_p2 icmp_ln67_5_fu_393_p2 shl_ln67_fu_540_p2 ref_tmp_i_i_fu_608_p6 tmp_4_fu_405_p2 bitselect_1ns_54ns_6ns_1_1_1_U17 cond63_i_fu_552_p3 add_ln67_2_fu_569_p2 xor_ln67_fu_583_p2 xor_ln67_2_fu_589_p2 and_ln67_10_fu_595_p2 sparsemux_7_2_32_1_1_U19 and_ln67_11_fu_627_p2 carry_1_i_fu_633_p2 add_ln67_3_fu_425_p2 icmp_ln67_6_fu_441_p2 add_ln67_4_fu_447_p2 add_ln67_5_fu_639_p2 icmp_ln67_7_fu_457_p2 xor_ln67_11_fu_652_p2 icmp_ln67_8_fu_471_p2 bitselect_1ns_54ns_6ns_1_1_1_U18 lD_0_i_fu_485_p2 icmp_ln67_9_fu_657_p2 icmp_ln67_10_fu_663_p2 neg_src_0_i_fu_885_p2 lshr_ln67_fu_677_p2 lshr_ln67_1_fu_682_p2 icmp_ln67_11_fu_688_p2 xor_ln67_12_fu_702_p2 Range2_all_ones_1_i_fu_708_p3 and_ln67_1_fu_716_p2 Range1_all_ones_2_i_fu_786_p2 xor_ln67_1_fu_727_p2 icmp_ln67_12_fu_732_p2 Range1_all_zeros_2_i_fu_805_p2 icmp_ln67_13_fu_744_p2 icmp_ln67_14_fu_750_p2 Range1_all_zeros_2_i_fu_805_p6 xor_ln67_13_fu_761_p2 or_ln67_5_fu_767_p2 and_ln67_12_fu_772_p2 sparsemux_7_2_1_1_1_U20 sparsemux_7_2_1_1_1_U21 select_ln67_4_fu_832_p3 or_ln67_1_fu_837_p2 and_ln67_4_fu_841_p2 cond189_i_fu_846_p3 and_ln67_5_fu_852_p2 neg_src_0_i_fu_885_p4 not_icmp_ln67_753_fu_862_p2 deleted_ones_0_i_fu_867_p2 and_ln67_13_fu_873_p2 sparsemux_7_2_1_1_1_U22 xor_ln67_5_fu_905_p2 and_ln67_14_fu_911_p2 or_ln67_2_fu_916_p2 xor_ln67_6_fu_921_p2 and_ln67_6_fu_926_p2 and_ln67_7_fu_932_p2 xor_ln67_7_fu_937_p2 and_ln67_8_fu_943_p2 or_ln67_3_fu_949_p2 ref_tmp_i_i_4_fu_986_p4 xor_ln67_10_fu_963_p2 and_ln67_15_fu_968_p2 and_ln67_16_fu_973_p2 sparsemux_7_2_32_1_1_U23 add_ln67_6_fu_1013_p2 add_ln67_7_fu_1019_p2 xor_ln67_8_fu_1041_p2 and_ln67_9_fu_1047_p2 xor_ln67_9_fu_1053_p2 select_ln67_6_fu_1059_p3 select_ln67_7_fu_1067_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>head_2_fu_186_p2 icmp_ln52_fu_192_p2 icmp_ln70_fu_239_p2 sub_ln70_fu_253_p2 tmp_6_fu_267_p1 ctlz_32_32_1_1_U36 sub_ln70_1_fu_282_p2 add_ln70_fu_292_p2 icmp_ln70_1_fu_312_p2 sub_ln70_4_fu_318_p2 lshr_ln70_2_fu_328_p2 and_ln70_fu_334_p2 icmp_ln70_2_fu_339_p2 phi_ln70_fu_345_p2 xor_ln70_fu_359_p2 bitselect_1ns_32ns_5ns_1_1_1_U37 phi_ln70_1_fu_372_p2 or_ln70_fu_378_p2 icmp_ln70_3_fu_388_p2 add_ln70_1_fu_394_p2 lshr_ln70_fu_404_p2 sub_ln70_2_fu_409_p2 shl_ln70_fu_419_p2 select_ln70_1_fu_432_p3 add_ln70_2_fu_440_p2 select_ln70_2_fu_467_p3 empty_fu_504_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Loop_divide_proc_U0</InstName>
                    <ModuleName>Loop_divide_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>145</ID>
                    <BindInstances>head_fu_76_p2 hdiv_16ns_16ns_16_7_no_dsp_1_U46 icmp_ln75_fu_97_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Loop_softmax_output_proc_U0</InstName>
                    <ModuleName>Loop_softmax_output_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>151</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3_fu_82</InstName>
                            <ModuleName>Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>82</ID>
                            <BindInstances>add_ln86_fu_95_p2 icmp_ln86_fu_105_p2 hmul_16ns_16ns_16_1_full_dsp_1_U50</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>head_4_fu_102_p2 icmp_ln83_fu_108_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>max_value_stream_U max_bypass_stream_U seq_len_c1_U sum_exp_stream_U exp_bypass_stream_U seq_len_c_U inv_sum_exp_stream_U CTRL_BUS_s_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>Loop_max_value_proc_Pipeline_VITIS_LOOP_41_1</Name>
            <Loops>
                <VITIS_LOOP_41_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.733</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4098</Best-caseLatency>
                    <Average-caseLatency>4098</Average-caseLatency>
                    <Worst-caseLatency>4098</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.490 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.490 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.490 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4097</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_41_1>
                        <Name>VITIS_LOOP_41_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>4096</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>4096</Latency>
                        <AbsoluteTimeLatency>20.480 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_41_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src/main/SoftMax.cpp:240</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_41_1>
                            <Name>VITIS_LOOP_41_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../src/main/SoftMax.cpp:41</SourceLocation>
                        </VITIS_LOOP_41_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>50</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>153</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_108_p2" SOURCE="../src/main/SoftMax.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_41_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln41_fu_118_p2" SOURCE="../src/main/SoftMax.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hcmp" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_41_1" OPTYPE="hcmp" PRAGMA="" RTLNAME="hcmp_16ns_16ns_1_1_no_dsp_1_U1" SOURCE="../src/main/SoftMax.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_41_1" OPTYPE="select" PRAGMA="" RTLNAME="max_val_fu_146_p3" SOURCE="../src/main/SoftMax.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="max_val" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_max_value_proc</Name>
            <Loops>
                <max_value/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.733</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16405</Best-caseLatency>
                    <Average-caseLatency>16405</Average-caseLatency>
                    <Worst-caseLatency>16405</Worst-caseLatency>
                    <Best-caseRealTimeLatency>82.025 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>82.025 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>82.025 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16405</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <max_value>
                        <Name>max_value</Name>
                        <Slack>3.65</Slack>
                        <TripCount>4</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>16404</Latency>
                        <AbsoluteTimeLatency>82.020 us</AbsoluteTimeLatency>
                        <IterationLatency>4101</IterationLatency>
                        <PipelineDepth>4101</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_Loop_max_value_proc_Pipeline_VITIS_LOOP_41_1_fu_101</Instance>
                        </InstanceList>
                    </max_value>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src/main/SoftMax.cpp:38</SourceLocation>
                    <SummaryOfLoopViolations>
                        <max_value>
                            <Name>max_value</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../src/main/SoftMax.cpp:38</SourceLocation>
                        </max_value>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>92</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>179</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="max_value" OPTYPE="add" PRAGMA="" RTLNAME="head_6_fu_123_p2" SOURCE="../src/main/SoftMax.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="head_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="max_value" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln38_fu_129_p2" SOURCE="../src/main/SoftMax.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln38" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2</Name>
            <Loops>
                <VITIS_LOOP_57_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.649</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4107</Best-caseLatency>
                    <Average-caseLatency>4107</Average-caseLatency>
                    <Worst-caseLatency>4107</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.535 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.535 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.535 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4097</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_57_2>
                        <Name>VITIS_LOOP_57_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>4096</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>4105</Latency>
                        <AbsoluteTimeLatency>20.525 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_57_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src/main/SoftMax.cpp:52</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_57_2>
                            <Name>VITIS_LOOP_57_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../src/main/SoftMax.cpp:57</SourceLocation>
                        </VITIS_LOOP_57_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>384</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2054</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_212_p2" SOURCE="../src/main/SoftMax.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln57_fu_222_p2" SOURCE="../src/main/SoftMax.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="0" ID="" IMPL="fabric" LATENCY="2" LOOP="VITIS_LOOP_57_2" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_3_no_dsp_1_U14" SOURCE="../src/main/SoftMax.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_val" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hexp" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="VITIS_LOOP_57_2" OPTYPE="hexp" PRAGMA="" RTLNAME="hexp_16ns_16ns_16_3_full_dsp_1_U16" SOURCE="../src/main/SoftMax.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="0" ID="" IMPL="fabric" LATENCY="2" LOOP="VITIS_LOOP_57_2" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_3_no_dsp_1_U13" SOURCE="../src/main/SoftMax.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="exp_val" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hptodp" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="hptodp" PRAGMA="" RTLNAME="hptodp_16ns_64_1_no_dsp_1_U15" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="pf" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln67_fu_309_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_fu_315_p3" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_fu_323_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln67_1_fu_329_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln67_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln67_1_fu_343_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_349_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln67_2_fu_359_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln67_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_1_fu_365_p3" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln67_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_2_fu_503_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln67_3_fu_508_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_8_fu_513_p3" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln67_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln67_fu_523_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="ashr_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_2_fu_532_p3" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln67_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln67_4_fu_377_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_5_fu_393_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln67_fu_540_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="select" PRAGMA="" RTLNAME="ref_tmp_i_i_fu_608_p6" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln67_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="add" PRAGMA="" RTLNAME="tmp_4_fu_405_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op bitselect" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="bitselect" PRAGMA="" RTLNAME="bitselect_1ns_54ns_6ns_1_1_1_U17" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="select" PRAGMA="" RTLNAME="cond63_i_fu_552_p3" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="cond63_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_2_fu_569_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln67_fu_583_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln67_2_fu_589_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln67_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_10_fu_595_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln67_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U19" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="ref_tmp_i_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_11_fu_627_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln67_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="and" PRAGMA="" RTLNAME="carry_1_i_fu_633_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="carry_1_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_3_fu_425_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln67_6_fu_441_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_4_fu_447_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_5_fu_639_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln67_7_fu_457_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln67_11_fu_652_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln67_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln67_8_fu_471_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op bitselect" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="bitselect" PRAGMA="" RTLNAME="bitselect_1ns_54ns_6ns_1_1_1_U18" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="tobool130_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="and" PRAGMA="" RTLNAME="lD_0_i_fu_485_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="lD_0_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln67_9_fu_657_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln67_10_fu_663_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="and" PRAGMA="" RTLNAME="neg_src_0_i_fu_885_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln67_fu_677_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln67_1_fu_682_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln67_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_11_fu_688_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln67_12_fu_702_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln67_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="select" PRAGMA="" RTLNAME="Range2_all_ones_1_i_fu_708_p3" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="Range2_all_ones_1_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_1_fu_716_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln67_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="and" PRAGMA="" RTLNAME="Range1_all_ones_2_i_fu_786_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln67_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln67_1_fu_727_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln67_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_12_fu_732_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="and" PRAGMA="" RTLNAME="Range1_all_zeros_2_i_fu_805_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln67_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_13_fu_744_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_14_fu_750_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="or" PRAGMA="" RTLNAME="Range1_all_zeros_2_i_fu_805_p6" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln67_13_fu_761_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln67_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln67_5_fu_767_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln67_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_12_fu_772_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln67_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_1_U20" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="Range1_all_ones_2_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_1_U21" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="Range1_all_zeros_2_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_4_fu_832_p3" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln67_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln67_1_fu_837_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln67_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_4_fu_841_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln67_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="select" PRAGMA="" RTLNAME="cond189_i_fu_846_p3" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="cond189_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_5_fu_852_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln67_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="xor" PRAGMA="" RTLNAME="neg_src_0_i_fu_885_p4" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln67_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="xor" PRAGMA="" RTLNAME="not_icmp_ln67_753_fu_862_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="not_icmp_ln67_753" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="or" PRAGMA="" RTLNAME="deleted_ones_0_i_fu_867_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="deleted_ones_0_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_13_fu_873_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln67_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_1_U22" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="neg_src_0_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln67_5_fu_905_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln67_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_14_fu_911_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln67_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln67_2_fu_916_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln67_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln67_6_fu_921_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln67_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_6_fu_926_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln67_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_7_fu_932_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln67_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln67_7_fu_937_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln67_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_8_fu_943_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln67_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln67_3_fu_949_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln67_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="select" PRAGMA="" RTLNAME="ref_tmp_i_i_4_fu_986_p4" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln67_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln67_10_fu_963_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln67_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_15_fu_968_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln67_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_16_fu_973_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln67_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U23" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="ref_tmp_i_i_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_6_fu_1013_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_7_fu_1019_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln67_8_fu_1041_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln67_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_9_fu_1047_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln67_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln67_9_fu_1053_p2" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln67_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_6_fu_1059_p3" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln67_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_7_fu_1067_p3" SOURCE="../src/main/SoftMax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln67_7" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_sub_max_proc</Name>
            <Loops>
                <sub_max/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.649</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16449</Best-caseLatency>
                    <Average-caseLatency>16449</Average-caseLatency>
                    <Worst-caseLatency>16449</Worst-caseLatency>
                    <Best-caseRealTimeLatency>82.245 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>82.245 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>82.245 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16449</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sub_max>
                        <Name>sub_max</Name>
                        <Slack>3.65</Slack>
                        <TripCount>4</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>16448</Latency>
                        <AbsoluteTimeLatency>82.240 us</AbsoluteTimeLatency>
                        <IterationLatency>4112</IterationLatency>
                        <PipelineDepth>4112</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2_fu_161</Instance>
                        </InstanceList>
                    </sub_max>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src/main/SoftMax.cpp:52</SourceLocation>
                    <SummaryOfLoopViolations>
                        <sub_max>
                            <Name>sub_max</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../src/main/SoftMax.cpp:52</SourceLocation>
                        </sub_max>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>499</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2643</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sub_max" OPTYPE="add" PRAGMA="" RTLNAME="head_2_fu_186_p2" SOURCE="../src/main/SoftMax.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="head_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sub_max" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln52_fu_192_p2" SOURCE="../src/main/SoftMax.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sub_max" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln70_fu_239_p2" SOURCE="../src/main/SoftMax.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sub_max" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln70_fu_253_p2" SOURCE="../src/main/SoftMax.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sub_max" OPTYPE="select" PRAGMA="" RTLNAME="tmp_6_fu_267_p1" SOURCE="../src/main/SoftMax.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ctlz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sub_max" OPTYPE="ctlz" PRAGMA="" RTLNAME="ctlz_32_32_1_1_U36" SOURCE="../src/main/SoftMax.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sub_max" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln70_1_fu_282_p2" SOURCE="../src/main/SoftMax.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln70_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sub_max" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_292_p2" SOURCE="../src/main/SoftMax.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sub_max" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln70_1_fu_312_p2" SOURCE="../src/main/SoftMax.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln70_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sub_max" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln70_4_fu_318_p2" SOURCE="../src/main/SoftMax.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln70_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="sub_max" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln70_2_fu_328_p2" SOURCE="../src/main/SoftMax.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln70_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sub_max" OPTYPE="and" PRAGMA="" RTLNAME="and_ln70_fu_334_p2" SOURCE="../src/main/SoftMax.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sub_max" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln70_2_fu_339_p2" SOURCE="../src/main/SoftMax.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln70_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sub_max" OPTYPE="and" PRAGMA="" RTLNAME="phi_ln70_fu_345_p2" SOURCE="../src/main/SoftMax.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="phi_ln70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sub_max" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln70_fu_359_p2" SOURCE="../src/main/SoftMax.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op bitselect" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sub_max" OPTYPE="bitselect" PRAGMA="" RTLNAME="bitselect_1ns_32ns_5ns_1_1_1_U37" SOURCE="../src/main/SoftMax.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sub_max" OPTYPE="and" PRAGMA="" RTLNAME="phi_ln70_1_fu_372_p2" SOURCE="../src/main/SoftMax.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="phi_ln70_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sub_max" OPTYPE="or" PRAGMA="" RTLNAME="or_ln70_fu_378_p2" SOURCE="../src/main/SoftMax.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sub_max" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln70_3_fu_388_p2" SOURCE="../src/main/SoftMax.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln70_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sub_max" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_1_fu_394_p2" SOURCE="../src/main/SoftMax.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln70_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="sub_max" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln70_fu_404_p2" SOURCE="../src/main/SoftMax.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sub_max" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln70_2_fu_409_p2" SOURCE="../src/main/SoftMax.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln70_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="sub_max" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln70_fu_419_p2" SOURCE="../src/main/SoftMax.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sub_max" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_1_fu_432_p3" SOURCE="../src/main/SoftMax.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sub_max" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_2_fu_440_p2" SOURCE="../src/main/SoftMax.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln70_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sub_max" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_2_fu_467_p3" SOURCE="../src/main/SoftMax.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="sub_max" OPTYPE="select" PRAGMA="" RTLNAME="empty_fu_504_p3" SOURCE="../src/main/SoftMax.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_divide_proc</Name>
            <Loops>
                <divide/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.608</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>55.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>55.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>55.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <divide>
                        <Name>divide</Name>
                        <Slack>3.65</Slack>
                        <TripCount>4</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>9</Latency>
                        <AbsoluteTimeLatency>45.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </divide>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src/main/SoftMax.cpp:75</SourceLocation>
                    <SummaryOfLoopViolations>
                        <divide>
                            <Name>divide</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../src/main/SoftMax.cpp:75</SourceLocation>
                        </divide>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>16</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>35</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="divide" OPTYPE="add" PRAGMA="" RTLNAME="head_fu_76_p2" SOURCE="../src/main/SoftMax.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="head" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hdiv" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="divide" OPTYPE="hdiv" PRAGMA="" RTLNAME="hdiv_16ns_16ns_16_7_no_dsp_1_U46" SOURCE="../src/main/SoftMax.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="inv_sum_exp" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="divide" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln75_fu_97_p2" SOURCE="../src/main/SoftMax.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln75" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3</Name>
            <Loops>
                <VITIS_LOOP_86_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.228</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4100</Best-caseLatency>
                    <Average-caseLatency>4100</Average-caseLatency>
                    <Worst-caseLatency>4100</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.500 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.500 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.500 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4097</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_86_3>
                        <Name>VITIS_LOOP_86_3</Name>
                        <Slack>3.65</Slack>
                        <TripCount>4096</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>4098</Latency>
                        <AbsoluteTimeLatency>20.490 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_86_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src/main/SoftMax.cpp:83</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_86_3>
                            <Name>VITIS_LOOP_86_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../src/main/SoftMax.cpp:86</SourceLocation>
                        </VITIS_LOOP_86_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>70</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>177</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_95_p2" SOURCE="../src/main/SoftMax.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_86_3" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln86_fu_105_p2" SOURCE="../src/main/SoftMax.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln86" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="1" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_86_3" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_1_full_dsp_1_U50" SOURCE="../src/main/SoftMax.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="softmax_val" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_softmax_output_proc</Name>
            <Loops>
                <softmax_output/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.228</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16410</Best-caseLatency>
                    <Average-caseLatency>16410</Average-caseLatency>
                    <Worst-caseLatency>16410</Worst-caseLatency>
                    <Best-caseRealTimeLatency>82.050 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>82.050 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>82.050 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16410</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <softmax_output>
                        <Name>softmax_output</Name>
                        <Slack>3.65</Slack>
                        <TripCount>4</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>16408</Latency>
                        <AbsoluteTimeLatency>82.040 us</AbsoluteTimeLatency>
                        <IterationLatency>4102</IterationLatency>
                        <PipelineDepth>4102</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3_fu_82</Instance>
                        </InstanceList>
                    </softmax_output>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src/main/SoftMax.cpp:83</SourceLocation>
                    <SummaryOfLoopViolations>
                        <softmax_output>
                            <Name>softmax_output</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../src/main/SoftMax.cpp:83</SourceLocation>
                        </softmax_output>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>143</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>221</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="softmax_output" OPTYPE="add" PRAGMA="" RTLNAME="head_4_fu_102_p2" SOURCE="../src/main/SoftMax.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="head_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="softmax_output" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln83_fu_108_p2" SOURCE="../src/main/SoftMax.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln83" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Softmax</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.649</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28759</Best-caseLatency>
                    <Average-caseLatency>28759</Average-caseLatency>
                    <Worst-caseLatency>28759</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.144 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.144 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.144 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>16450</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>16450</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src/main/SoftMax.cpp:14</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>3</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1068</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3745</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>2</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>~0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="max_value_stream_U" SOURCE="../src/main/SoftMax.cpp:16" STORAGESIZE="16 128 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="max_value_stream" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="uram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="max_bypass_stream_U" SOURCE="../src/main/SoftMax.cpp:28" STORAGESIZE="16 16384 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="1" VARIABLE="max_bypass_stream" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="seq_len_c1_U" SOURCE="../src/main/SoftMax.cpp:14" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="seq_len_c1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sum_exp_stream_U" SOURCE="../src/main/SoftMax.cpp:20" STORAGESIZE="16 128 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="sum_exp_stream" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="uram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="exp_bypass_stream_U" SOURCE="../src/main/SoftMax.cpp:32" STORAGESIZE="16 16384 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="1" VARIABLE="exp_bypass_stream" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="seq_len_c_U" SOURCE="../src/main/SoftMax.cpp:14" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="seq_len_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="inv_sum_exp_stream_U" SOURCE="../src/main/SoftMax.cpp:24" STORAGESIZE="16 128 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="inv_sum_exp_stream" VISIBLE="true"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="CTRL_BUS" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="CTRL_BUS_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>max_value_stream_U</Name>
            <ParentInst/>
            <StaticDepth>128</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>max_bypass_stream_U</Name>
            <ParentInst/>
            <StaticDepth>16384</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sum_exp_stream_U</Name>
            <ParentInst/>
            <StaticDepth>128</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>exp_bypass_stream_U</Name>
            <ParentInst/>
            <StaticDepth>16384</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>inv_sum_exp_stream_U</Name>
            <ParentInst/>
            <StaticDepth>128</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="in_stream" index="0" direction="in" srcType="stream&lt;__fp16, 0&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="in_stream" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out_stream" index="1" direction="out" srcType="stream&lt;__fp16, 0&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="out_stream" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="seq_len" index="2" direction="in" srcType="int const " srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL_BUS" name="seq_len" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_CTRL_BUS" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="5" portPrefix="s_axi_CTRL_BUS_" paramPrefix="C_S_AXI_CTRL_BUS_">
            <ports>
                <port>s_axi_CTRL_BUS_ARADDR</port>
                <port>s_axi_CTRL_BUS_ARREADY</port>
                <port>s_axi_CTRL_BUS_ARVALID</port>
                <port>s_axi_CTRL_BUS_AWADDR</port>
                <port>s_axi_CTRL_BUS_AWREADY</port>
                <port>s_axi_CTRL_BUS_AWVALID</port>
                <port>s_axi_CTRL_BUS_BREADY</port>
                <port>s_axi_CTRL_BUS_BRESP</port>
                <port>s_axi_CTRL_BUS_BVALID</port>
                <port>s_axi_CTRL_BUS_RDATA</port>
                <port>s_axi_CTRL_BUS_RREADY</port>
                <port>s_axi_CTRL_BUS_RRESP</port>
                <port>s_axi_CTRL_BUS_RVALID</port>
                <port>s_axi_CTRL_BUS_WDATA</port>
                <port>s_axi_CTRL_BUS_WREADY</port>
                <port>s_axi_CTRL_BUS_WSTRB</port>
                <port>s_axi_CTRL_BUS_WVALID</port>
            </ports>
            <registers>
                <register offset="0x10" name="seq_len" access="W" description="Data signal of seq_len" range="32">
                    <fields>
                        <field offset="0" width="32" name="seq_len" access="W" description="Bit 31 to 0 of seq_len"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="seq_len"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_CTRL_BUS:in_stream:out_stream</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="in_stream" type="axi4stream" busTypeName="axis" mode="slave" direction="in" dataWidth="16" portPrefix="in_stream_">
            <ports>
                <port>in_stream_TDATA</port>
                <port>in_stream_TREADY</port>
                <port>in_stream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="in_stream"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_stream" type="axi4stream" busTypeName="axis" mode="master" direction="out" dataWidth="16" portPrefix="out_stream_">
            <ports>
                <port>out_stream_TDATA</port>
                <port>out_stream_TREADY</port>
                <port>out_stream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="out_stream"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_CTRL_BUS">32, 5, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="6">Interface, Register, Offset, Width, Access, Description</keys>
                    <column name="s_axi_CTRL_BUS">seq_len, 0x10, 32, W, Data signal of seq_len</column>
                </table>
            </item>
            <item name="AXIS">
                <table>
                    <keys size="6">Interface, Direction, Register Mode, TDATA, TREADY, TVALID</keys>
                    <column name="in_stream">in, both, 16, 1, 1</column>
                    <column name="out_stream">out, both, 16, 1, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="in_stream">in, stream&lt;__fp16 0&gt;&amp;</column>
                    <column name="out_stream">out, stream&lt;__fp16 0&gt;&amp;</column>
                    <column name="seq_len">in, int const </column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Info</keys>
                    <column name="in_stream">in_stream, interface, </column>
                    <column name="out_stream">out_stream, interface, </column>
                    <column name="seq_len">s_axi_CTRL_BUS, register, name=seq_len offset=0x10 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="loop_tripcount" location="../src/main/Accumulator_Quantizer.cpp:12" status="valid" parentFunction="accumulator_quantizer" variable="" isDirective="0" options="min=896 max=896"/>
        <Pragma type="loop_tripcount" location="../src/main/Accumulator_Quantizer.cpp:18" status="valid" parentFunction="accumulator_quantizer" variable="" isDirective="0" options="min=28 max=28"/>
        <Pragma type="pipeline" location="../src/main/Accumulator_Quantizer.cpp:19" status="valid" parentFunction="accumulator_quantizer" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="bind_op" location="../src/main/Accumulator_Quantizer.cpp:29" status="valid" parentFunction="accumulator_quantizer" variable="acc_result" isDirective="0" options="variable=acc_result op=mul impl=dsp"/>
        <Pragma type="loop_tripcount" location="../src/main/Bias_Merger.cpp:15" status="valid" parentFunction="bias_merger" variable="" isDirective="0" options="min=896 max=896"/>
        <Pragma type="pipeline" location="../src/main/Bias_Merger.cpp:16" status="valid" parentFunction="bias_merger" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="../src/main/Bias_Merger.cpp:20" status="valid" parentFunction="bias_merger" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../src/main/Gemv_Test.cpp:36" status="warning" parentFunction="gemv_test" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="stream" location="../src/main/Gemv_Test.cpp:40" status="valid" parentFunction="gemv_test" variable="dispacher" isDirective="0" options="variable=dispacher depth=2"/>
        <Pragma type="bind_storage" location="../src/main/Gemv_Test.cpp:41" status="valid" parentFunction="gemv_test" variable="dispacher" isDirective="0" options="variable=dispacher type=fifo impl=srl"/>
        <Pragma type="stream" location="../src/main/Gemv_Test.cpp:44" status="valid" parentFunction="gemv_test" variable="weight_streams" isDirective="0" options="variable=weight_streams depth=2"/>
        <Pragma type="bind_storage" location="../src/main/Gemv_Test.cpp:45" status="valid" parentFunction="gemv_test" variable="weight_streams" isDirective="0" options="variable=weight_streams type=fifo impl=srl"/>
        <Pragma type="stream" location="../src/main/Gemv_Test.cpp:48" status="valid" parentFunction="gemv_test" variable="adder_tree_output" isDirective="0" options="variable=adder_tree_output depth=2"/>
        <Pragma type="bind_storage" location="../src/main/Gemv_Test.cpp:49" status="valid" parentFunction="gemv_test" variable="adder_tree_output" isDirective="0" options="variable=adder_tree_output type=fifo impl=srl"/>
        <Pragma type="stream" location="../src/main/Gemv_Test.cpp:52" status="valid" parentFunction="gemv_test" variable="scale_dispacher" isDirective="0" options="variable=scale_dispacher depth=2"/>
        <Pragma type="bind_storage" location="../src/main/Gemv_Test.cpp:53" status="valid" parentFunction="gemv_test" variable="scale_dispacher" isDirective="0" options="variable=scale_dispacher type=fifo impl=srl"/>
        <Pragma type="stream" location="../src/main/Gemv_Test.cpp:56" status="valid" parentFunction="gemv_test" variable="dequantized_output" isDirective="0" options="variable=dequantized_output depth=2"/>
        <Pragma type="bind_storage" location="../src/main/Gemv_Test.cpp:57" status="valid" parentFunction="gemv_test" variable="dequantized_output" isDirective="0" options="variable=dequantized_output type=fifo impl=srl"/>
        <Pragma type="unroll" location="../src/main/Gemv_Test.cpp:77" status="valid" parentFunction="gemv_test" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../src/main/Mul_Adder_Tree_128.cpp:30" status="warning" parentFunction="mul_adder_tree_128" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
            <Msg msg_id="214-169" msg_severity="WARNING" msg_body="There are a total of 8 such instances of non-canonical statements in the dataflow region"/>
        </Pragma>
        <Pragma type="stream" location="../src/main/Mul_Adder_Tree_128.cpp:33" status="valid" parentFunction="mul_adder_tree_128" variable="pass_128" isDirective="0" options="variable=pass_128 depth=2"/>
        <Pragma type="bind_storage" location="../src/main/Mul_Adder_Tree_128.cpp:34" status="valid" parentFunction="mul_adder_tree_128" variable="" isDirective="0" options="variable = pass_128 type = fifo impl = srl"/>
        <Pragma type="stream" location="../src/main/Mul_Adder_Tree_128.cpp:37" status="valid" parentFunction="mul_adder_tree_128" variable="pass_64" isDirective="0" options="variable=pass_64 depth=2"/>
        <Pragma type="bind_storage" location="../src/main/Mul_Adder_Tree_128.cpp:38" status="valid" parentFunction="mul_adder_tree_128" variable="" isDirective="0" options="variable = pass_64 type = fifo impl = srl"/>
        <Pragma type="stream" location="../src/main/Mul_Adder_Tree_128.cpp:41" status="valid" parentFunction="mul_adder_tree_128" variable="pass_32" isDirective="0" options="variable=pass_32 depth=2"/>
        <Pragma type="bind_storage" location="../src/main/Mul_Adder_Tree_128.cpp:42" status="valid" parentFunction="mul_adder_tree_128" variable="" isDirective="0" options="variable = pass_32 type = fifo impl = srl"/>
        <Pragma type="stream" location="../src/main/Mul_Adder_Tree_128.cpp:45" status="valid" parentFunction="mul_adder_tree_128" variable="pass_16" isDirective="0" options="variable=pass_16 depth=2"/>
        <Pragma type="bind_storage" location="../src/main/Mul_Adder_Tree_128.cpp:46" status="valid" parentFunction="mul_adder_tree_128" variable="" isDirective="0" options="variable = pass_16 type = fifo impl = srl"/>
        <Pragma type="stream" location="../src/main/Mul_Adder_Tree_128.cpp:49" status="valid" parentFunction="mul_adder_tree_128" variable="pass_8" isDirective="0" options="variable=pass_8 depth=2"/>
        <Pragma type="bind_storage" location="../src/main/Mul_Adder_Tree_128.cpp:50" status="valid" parentFunction="mul_adder_tree_128" variable="" isDirective="0" options="variable = pass_8 type = fifo impl = srl"/>
        <Pragma type="stream" location="../src/main/Mul_Adder_Tree_128.cpp:53" status="valid" parentFunction="mul_adder_tree_128" variable="pass_4" isDirective="0" options="variable=pass_4 depth=2"/>
        <Pragma type="bind_storage" location="../src/main/Mul_Adder_Tree_128.cpp:54" status="valid" parentFunction="mul_adder_tree_128" variable="" isDirective="0" options="variable = pass_4 type = fifo impl = srl"/>
        <Pragma type="stream" location="../src/main/Mul_Adder_Tree_128.cpp:57" status="valid" parentFunction="mul_adder_tree_128" variable="pass_2" isDirective="0" options="variable=pass_2 depth=2"/>
        <Pragma type="bind_storage" location="../src/main/Mul_Adder_Tree_128.cpp:58" status="valid" parentFunction="mul_adder_tree_128" variable="" isDirective="0" options="variable = pass_2 type = fifo impl = srl"/>
        <Pragma type="loop_tripcount" location="../src/main/Mul_Adder_Tree_128.cpp:64" status="valid" parentFunction="mul_adder_tree_128" variable="" isDirective="0" options="min=25088 max=25088"/>
        <Pragma type="pipeline" location="../src/main/Mul_Adder_Tree_128.cpp:65" status="valid" parentFunction="mul_adder_tree_128" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="../src/main/Mul_Adder_Tree_128.cpp:71" status="valid" parentFunction="mul_adder_tree_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../src/main/Mul_Adder_Tree_128.cpp:96" status="valid" parentFunction="mul_adder_tree_128" variable="" isDirective="0" options="min=25088 max=25088"/>
        <Pragma type="pipeline" location="../src/main/Mul_Adder_Tree_128.cpp:97" status="valid" parentFunction="mul_adder_tree_128" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="../src/main/Mul_Adder_Tree_128.cpp:101" status="valid" parentFunction="mul_adder_tree_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../src/main/Mul_Adder_Tree_128.cpp:110" status="valid" parentFunction="mul_adder_tree_128" variable="" isDirective="0" options="min=25088 max=25088"/>
        <Pragma type="pipeline" location="../src/main/Mul_Adder_Tree_128.cpp:111" status="valid" parentFunction="mul_adder_tree_128" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="../src/main/Mul_Adder_Tree_128.cpp:115" status="valid" parentFunction="mul_adder_tree_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../src/main/Mul_Adder_Tree_128.cpp:125" status="valid" parentFunction="mul_adder_tree_128" variable="" isDirective="0" options="min=25088 max=25088"/>
        <Pragma type="pipeline" location="../src/main/Mul_Adder_Tree_128.cpp:126" status="valid" parentFunction="mul_adder_tree_128" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="../src/main/Mul_Adder_Tree_128.cpp:130" status="valid" parentFunction="mul_adder_tree_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../src/main/Mul_Adder_Tree_128.cpp:140" status="valid" parentFunction="mul_adder_tree_128" variable="" isDirective="0" options="min=25088 max=25088"/>
        <Pragma type="pipeline" location="../src/main/Mul_Adder_Tree_128.cpp:141" status="valid" parentFunction="mul_adder_tree_128" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="../src/main/Mul_Adder_Tree_128.cpp:145" status="valid" parentFunction="mul_adder_tree_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../src/main/Mul_Adder_Tree_128.cpp:154" status="valid" parentFunction="mul_adder_tree_128" variable="" isDirective="0" options="min=25088 max=25088"/>
        <Pragma type="pipeline" location="../src/main/Mul_Adder_Tree_128.cpp:155" status="valid" parentFunction="mul_adder_tree_128" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="../src/main/Mul_Adder_Tree_128.cpp:159" status="valid" parentFunction="mul_adder_tree_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../src/main/Mul_Adder_Tree_128.cpp:169" status="valid" parentFunction="mul_adder_tree_128" variable="" isDirective="0" options="min=25088 max=25088"/>
        <Pragma type="pipeline" location="../src/main/Mul_Adder_Tree_128.cpp:170" status="valid" parentFunction="mul_adder_tree_128" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="../src/main/Mul_Adder_Tree_128.cpp:174" status="valid" parentFunction="mul_adder_tree_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../src/main/Mul_Adder_Tree_128.cpp:183" status="valid" parentFunction="mul_adder_tree_128" variable="" isDirective="0" options="min=25088 max=25088"/>
        <Pragma type="pipeline" location="../src/main/Mul_Adder_Tree_128.cpp:184" status="valid" parentFunction="mul_adder_tree_128" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="loop_tripcount" location="../src/main/Scale_Loader_Distributor.cpp:25" status="valid" parentFunction="scale_loader_distributor" variable="" isDirective="0" options="min=6272 max=6272"/>
        <Pragma type="pipeline" location="../src/main/Scale_Loader_Distributor.cpp:26" status="valid" parentFunction="scale_loader_distributor" variable="" isDirective="0" options="ii=8"/>
        <Pragma type="unroll" location="../src/main/Scale_Loader_Distributor.cpp:30" status="valid" parentFunction="scale_loader_distributor" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../src/main/Scale_Loader_Distributor.cpp:33" status="valid" parentFunction="scale_loader_distributor" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="../src/main/SoftMax.cpp:9" status="valid" parentFunction="softmax" variable="in_stream" isDirective="0" options="axis port=in_stream depth=16384"/>
        <Pragma type="interface" location="../src/main/SoftMax.cpp:10" status="valid" parentFunction="softmax" variable="out_stream" isDirective="0" options="axis port=out_stream depth=16384"/>
        <Pragma type="interface" location="../src/main/SoftMax.cpp:11" status="valid" parentFunction="softmax" variable="seq_len" isDirective="0" options="s_axilite port=seq_len bundle=CTRL_BUS"/>
        <Pragma type="dataflow" location="../src/main/SoftMax.cpp:14" status="warning" parentFunction="softmax" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
            <Msg msg_id="214-169" msg_severity="WARNING" msg_body="There are a total of 4 such instances of non-canonical statements in the dataflow region"/>
        </Pragma>
        <Pragma type="stream" location="../src/main/SoftMax.cpp:17" status="valid" parentFunction="softmax" variable="max_value_stream" isDirective="0" options="variable=max_value_stream depth=128"/>
        <Pragma type="bind_storage" location="../src/main/SoftMax.cpp:18" status="valid" parentFunction="softmax" variable="" isDirective="0" options="variable = max_value_stream type = fifo impl = srl"/>
        <Pragma type="stream" location="../src/main/SoftMax.cpp:21" status="valid" parentFunction="softmax" variable="sum_exp_stream" isDirective="0" options="variable=sum_exp_stream depth=128"/>
        <Pragma type="bind_storage" location="../src/main/SoftMax.cpp:22" status="valid" parentFunction="softmax" variable="" isDirective="0" options="variable = sum_exp_stream type = fifo impl = srl"/>
        <Pragma type="stream" location="../src/main/SoftMax.cpp:25" status="valid" parentFunction="softmax" variable="inv_sum_exp_stream" isDirective="0" options="variable=inv_sum_exp_stream depth=128"/>
        <Pragma type="bind_storage" location="../src/main/SoftMax.cpp:26" status="valid" parentFunction="softmax" variable="" isDirective="0" options="variable = inv_sum_exp_stream type = fifo impl = srl"/>
        <Pragma type="stream" location="../src/main/SoftMax.cpp:29" status="valid" parentFunction="softmax" variable="max_bypass_stream" isDirective="0" options="variable=max_bypass_stream depth=16384"/>
        <Pragma type="bind_storage" location="../src/main/SoftMax.cpp:30" status="valid" parentFunction="softmax" variable="" isDirective="0" options="variable = max_bypass_stream type = fifo impl = uram"/>
        <Pragma type="stream" location="../src/main/SoftMax.cpp:33" status="valid" parentFunction="softmax" variable="exp_bypass_stream" isDirective="0" options="variable=exp_bypass_stream depth=16384"/>
        <Pragma type="bind_storage" location="../src/main/SoftMax.cpp:34" status="valid" parentFunction="softmax" variable="" isDirective="0" options="variable = exp_bypass_stream type = fifo impl = uram"/>
        <Pragma type="loop_tripcount" location="../src/main/SoftMax.cpp:39" status="valid" parentFunction="softmax" variable="" isDirective="0" options="min=4 max=4"/>
        <Pragma type="loop_tripcount" location="../src/main/SoftMax.cpp:42" status="valid" parentFunction="softmax" variable="" isDirective="0" options="min=4096 max=4096"/>
        <Pragma type="pipeline" location="../src/main/SoftMax.cpp:43" status="valid" parentFunction="softmax" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="loop_tripcount" location="../src/main/SoftMax.cpp:53" status="valid" parentFunction="softmax" variable="" isDirective="0" options="min=4 max=4"/>
        <Pragma type="loop_tripcount" location="../src/main/SoftMax.cpp:58" status="valid" parentFunction="softmax" variable="" isDirective="0" options="min=4096 max=4096"/>
        <Pragma type="pipeline" location="../src/main/SoftMax.cpp:59" status="valid" parentFunction="softmax" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="loop_tripcount" location="../src/main/SoftMax.cpp:76" status="valid" parentFunction="softmax" variable="" isDirective="0" options="min=4 max=4"/>
        <Pragma type="loop_tripcount" location="../src/main/SoftMax.cpp:84" status="valid" parentFunction="softmax" variable="" isDirective="0" options="min=4 max=4"/>
        <Pragma type="loop_tripcount" location="../src/main/SoftMax.cpp:87" status="valid" parentFunction="softmax" variable="" isDirective="0" options="min=4096 max=4096"/>
        <Pragma type="pipeline" location="../src/main/SoftMax.cpp:88" status="valid" parentFunction="softmax" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="loop_tripcount" location="../src/main/Stream_Copy.cpp:12" status="valid" parentFunction="stream_copy" variable="" isDirective="0" options="min=896 max=896"/>
        <Pragma type="loop_tripcount" location="../src/main/Stream_Copy.cpp:15" status="valid" parentFunction="stream_copy" variable="" isDirective="0" options="min=28 max=28"/>
        <Pragma type="pipeline" location="../src/main/Stream_Copy.cpp:16" status="valid" parentFunction="stream_copy" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="../src/main/Stream_Copy.cpp:23" status="valid" parentFunction="stream_copy" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../src/main/Stream_Copy.cpp:28" status="valid" parentFunction="stream_copy" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../src/main/Weight_Loader.cpp:10" status="valid" parentFunction="weight_loader" variable="" isDirective="0" options="min=25088 max=25088"/>
        <Pragma type="pipeline" location="../src/main/Weight_Loader.cpp:11" status="valid" parentFunction="weight_loader" variable="" isDirective="0" options="ii=1"/>
    </PragmaReport>
</profile>

