
*** Running vivado
    with args -log top_uart_basys3.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_uart_basys3.tcl -notrace


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top_uart_basys3.tcl -notrace
Command: link_design -top top_uart_basys3 -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.805 ; gain = 0.000 ; free physical = 6797 ; free virtual = 16934
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/student/pzieba/UEC2/UEC2_LAB2/fpga/constraints/top_vga_basys3.xdc]
Finished Parsing XDC File [/home/student/pzieba/UEC2/UEC2_LAB2/fpga/constraints/top_vga_basys3.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.805 ; gain = 0.000 ; free physical = 6693 ; free virtual = 16830
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2781.723 ; gain = 63.918 ; free physical = 6687 ; free virtual = 16824

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 191bf977c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2781.723 ; gain = 0.000 ; free physical = 6279 ; free virtual = 16416

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 191bf977c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2979.832 ; gain = 0.004 ; free physical = 6062 ; free virtual = 16199
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 191bf977c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2979.832 ; gain = 0.004 ; free physical = 6061 ; free virtual = 16198
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1baa6578e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2979.832 ; gain = 0.004 ; free physical = 6061 ; free virtual = 16198
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1baa6578e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2979.832 ; gain = 0.004 ; free physical = 6060 ; free virtual = 16197
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1baa6578e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2979.832 ; gain = 0.004 ; free physical = 6074 ; free virtual = 16211
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 19b4d4e10

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2979.832 ; gain = 0.004 ; free physical = 6074 ; free virtual = 16211
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2979.832 ; gain = 0.000 ; free physical = 6073 ; free virtual = 16210
Ending Logic Optimization Task | Checksum: e77be942

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2979.832 ; gain = 0.004 ; free physical = 6072 ; free virtual = 16209

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: e77be942

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2979.832 ; gain = 0.000 ; free physical = 6070 ; free virtual = 16207

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: e77be942

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2979.832 ; gain = 0.000 ; free physical = 6070 ; free virtual = 16207

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2979.832 ; gain = 0.000 ; free physical = 6070 ; free virtual = 16207
Ending Netlist Obfuscation Task | Checksum: e77be942

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2979.832 ; gain = 0.000 ; free physical = 6070 ; free virtual = 16207
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2979.832 ; gain = 262.027 ; free physical = 6069 ; free virtual = 16206
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3019.852 ; gain = 0.004 ; free physical = 6072 ; free virtual = 16209
INFO: [Common 17-1381] The checkpoint '/home/student/pzieba/UEC2/UEC2_LAB2/fpga/build/uart_project.runs/impl_1/top_uart_basys3_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_uart_basys3_drc_opted.rpt -pb top_uart_basys3_drc_opted.pb -rpx top_uart_basys3_drc_opted.rpx
Command: report_drc -file top_uart_basys3_drc_opted.rpt -pb top_uart_basys3_drc_opted.pb -rpx top_uart_basys3_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home_local/Xilinx/Vivado/2021.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/student/pzieba/UEC2/UEC2_LAB2/fpga/build/uart_project.runs/impl_1/top_uart_basys3_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3199.375 ; gain = 0.000 ; free physical = 6032 ; free virtual = 16169
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d960965c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3199.375 ; gain = 0.000 ; free physical = 6032 ; free virtual = 16169
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3199.375 ; gain = 0.000 ; free physical = 6032 ; free virtual = 16169

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1784313e7

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3199.375 ; gain = 0.000 ; free physical = 6045 ; free virtual = 16184

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a79f190d

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3199.375 ; gain = 0.000 ; free physical = 6050 ; free virtual = 16190

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a79f190d

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3199.375 ; gain = 0.000 ; free physical = 6050 ; free virtual = 16190
Phase 1 Placer Initialization | Checksum: 1a79f190d

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3199.375 ; gain = 0.000 ; free physical = 6050 ; free virtual = 16190

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 17b0ff227

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3199.375 ; gain = 0.000 ; free physical = 6047 ; free virtual = 16188

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 22d9046fd

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3199.375 ; gain = 0.000 ; free physical = 6047 ; free virtual = 16188

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 22d9046fd

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3199.375 ; gain = 0.000 ; free physical = 6047 ; free virtual = 16188

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3199.375 ; gain = 0.000 ; free physical = 6033 ; free virtual = 16176

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 18113b1ec

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3199.375 ; gain = 0.000 ; free physical = 6033 ; free virtual = 16176
Phase 2.4 Global Placement Core | Checksum: 1dcda1598

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.80 . Memory (MB): peak = 3199.375 ; gain = 0.000 ; free physical = 6033 ; free virtual = 16176
Phase 2 Global Placement | Checksum: 1dcda1598

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.80 . Memory (MB): peak = 3199.375 ; gain = 0.000 ; free physical = 6033 ; free virtual = 16176

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 276f5ed58

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.81 . Memory (MB): peak = 3199.375 ; gain = 0.000 ; free physical = 6032 ; free virtual = 16175

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 26c9bad2a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 3199.375 ; gain = 0.000 ; free physical = 6031 ; free virtual = 16174

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 27684ad51

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.86 . Memory (MB): peak = 3199.375 ; gain = 0.000 ; free physical = 6027 ; free virtual = 16170

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f03827ea

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.87 . Memory (MB): peak = 3199.375 ; gain = 0.000 ; free physical = 6026 ; free virtual = 16169

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: e5731f52

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.97 . Memory (MB): peak = 3199.375 ; gain = 0.000 ; free physical = 6025 ; free virtual = 16168

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: e5731f52

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.98 . Memory (MB): peak = 3199.375 ; gain = 0.000 ; free physical = 6024 ; free virtual = 16168

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 16cffa27b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.98 . Memory (MB): peak = 3199.375 ; gain = 0.000 ; free physical = 6023 ; free virtual = 16167
Phase 3 Detail Placement | Checksum: 16cffa27b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.98 . Memory (MB): peak = 3199.375 ; gain = 0.000 ; free physical = 6023 ; free virtual = 16167

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f2e469bb

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.883 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: eeb778c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3199.375 ; gain = 0.000 ; free physical = 6012 ; free virtual = 16156
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: b0724a96

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3199.375 ; gain = 0.000 ; free physical = 6012 ; free virtual = 16155
Phase 4.1.1.1 BUFG Insertion | Checksum: f2e469bb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3199.375 ; gain = 0.000 ; free physical = 6011 ; free virtual = 16155

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.883. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: b2fb11fa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3199.375 ; gain = 0.000 ; free physical = 6026 ; free virtual = 16170

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3199.375 ; gain = 0.000 ; free physical = 6026 ; free virtual = 16170
Phase 4.1 Post Commit Optimization | Checksum: b2fb11fa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3199.375 ; gain = 0.000 ; free physical = 6026 ; free virtual = 16170

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: b2fb11fa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3199.375 ; gain = 0.000 ; free physical = 6028 ; free virtual = 16171

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: b2fb11fa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3199.375 ; gain = 0.000 ; free physical = 6028 ; free virtual = 16171
Phase 4.3 Placer Reporting | Checksum: b2fb11fa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3199.375 ; gain = 0.000 ; free physical = 6028 ; free virtual = 16171

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3199.375 ; gain = 0.000 ; free physical = 6028 ; free virtual = 16171

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3199.375 ; gain = 0.000 ; free physical = 6028 ; free virtual = 16171
Phase 4 Post Placement Optimization and Clean-Up | Checksum: b2fb11fa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3199.375 ; gain = 0.000 ; free physical = 6028 ; free virtual = 16171
Ending Placer Task | Checksum: a256f7b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3199.375 ; gain = 0.000 ; free physical = 6028 ; free virtual = 16171
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3199.375 ; gain = 0.000 ; free physical = 6042 ; free virtual = 16187
INFO: [Common 17-1381] The checkpoint '/home/student/pzieba/UEC2/UEC2_LAB2/fpga/build/uart_project.runs/impl_1/top_uart_basys3_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_uart_basys3_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3199.375 ; gain = 0.000 ; free physical = 6033 ; free virtual = 16178
INFO: [runtcl-4] Executing : report_utilization -file top_uart_basys3_utilization_placed.rpt -pb top_uart_basys3_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_uart_basys3_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3199.375 ; gain = 0.000 ; free physical = 6040 ; free virtual = 16185
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3199.375 ; gain = 0.000 ; free physical = 6024 ; free virtual = 16169
INFO: [Common 17-1381] The checkpoint '/home/student/pzieba/UEC2/UEC2_LAB2/fpga/build/uart_project.runs/impl_1/top_uart_basys3_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 124843d9 ConstDB: 0 ShapeSum: 900eb3d7 RouteDB: 0
Post Restoration Checksum: NetGraph: 48e71c36 NumContArr: fe0edfc6 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 146f5fbfc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3200.957 ; gain = 1.582 ; free physical = 5912 ; free virtual = 16057

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 146f5fbfc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3200.957 ; gain = 1.582 ; free physical = 5913 ; free virtual = 16058

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 146f5fbfc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3221.953 ; gain = 22.578 ; free physical = 5879 ; free virtual = 16025

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 146f5fbfc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3221.953 ; gain = 22.578 ; free physical = 5879 ; free virtual = 16025
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 197b51ac1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3231.953 ; gain = 32.578 ; free physical = 5872 ; free virtual = 16017
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.790  | TNS=0.000  | WHS=-0.003 | THS=-0.003 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 124f1862d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3236.953 ; gain = 37.578 ; free physical = 5869 ; free virtual = 16015

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 124f1862d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3236.953 ; gain = 37.578 ; free physical = 5869 ; free virtual = 16015
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 79f27bd8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3268.969 ; gain = 69.594 ; free physical = 5871 ; free virtual = 16017

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.791  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 102c55218

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3268.969 ; gain = 69.594 ; free physical = 5871 ; free virtual = 16017
Phase 4 Rip-up And Reroute | Checksum: 102c55218

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3268.969 ; gain = 69.594 ; free physical = 5871 ; free virtual = 16017

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 102c55218

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3268.969 ; gain = 69.594 ; free physical = 5871 ; free virtual = 16017

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 102c55218

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3268.969 ; gain = 69.594 ; free physical = 5871 ; free virtual = 16017
Phase 5 Delay and Skew Optimization | Checksum: 102c55218

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3268.969 ; gain = 69.594 ; free physical = 5871 ; free virtual = 16017

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1305fe0ce

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3268.969 ; gain = 69.594 ; free physical = 5871 ; free virtual = 16017
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.885  | TNS=0.000  | WHS=0.230  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1305fe0ce

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3268.969 ; gain = 69.594 ; free physical = 5871 ; free virtual = 16017
Phase 6 Post Hold Fix | Checksum: 1305fe0ce

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3268.969 ; gain = 69.594 ; free physical = 5871 ; free virtual = 16017

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0251136 %
  Global Horizontal Routing Utilization  = 0.0115825 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1305fe0ce

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3268.969 ; gain = 69.594 ; free physical = 5871 ; free virtual = 16017

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1305fe0ce

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3268.969 ; gain = 69.594 ; free physical = 5871 ; free virtual = 16017

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: c8e13dd1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3316.988 ; gain = 117.613 ; free physical = 5871 ; free virtual = 16017

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.885  | TNS=0.000  | WHS=0.230  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: c8e13dd1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3316.988 ; gain = 117.613 ; free physical = 5871 ; free virtual = 16017
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3316.988 ; gain = 117.613 ; free physical = 5904 ; free virtual = 16050

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3316.988 ; gain = 117.613 ; free physical = 5905 ; free virtual = 16051
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3316.988 ; gain = 0.000 ; free physical = 5902 ; free virtual = 16048
INFO: [Common 17-1381] The checkpoint '/home/student/pzieba/UEC2/UEC2_LAB2/fpga/build/uart_project.runs/impl_1/top_uart_basys3_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_uart_basys3_drc_routed.rpt -pb top_uart_basys3_drc_routed.pb -rpx top_uart_basys3_drc_routed.rpx
Command: report_drc -file top_uart_basys3_drc_routed.rpt -pb top_uart_basys3_drc_routed.pb -rpx top_uart_basys3_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/student/pzieba/UEC2/UEC2_LAB2/fpga/build/uart_project.runs/impl_1/top_uart_basys3_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_uart_basys3_methodology_drc_routed.rpt -pb top_uart_basys3_methodology_drc_routed.pb -rpx top_uart_basys3_methodology_drc_routed.rpx
Command: report_methodology -file top_uart_basys3_methodology_drc_routed.rpt -pb top_uart_basys3_methodology_drc_routed.pb -rpx top_uart_basys3_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/student/pzieba/UEC2/UEC2_LAB2/fpga/build/uart_project.runs/impl_1/top_uart_basys3_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_uart_basys3_power_routed.rpt -pb top_uart_basys3_power_summary_routed.pb -rpx top_uart_basys3_power_routed.rpx
Command: report_power -file top_uart_basys3_power_routed.rpt -pb top_uart_basys3_power_summary_routed.pb -rpx top_uart_basys3_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
93 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_uart_basys3_route_status.rpt -pb top_uart_basys3_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_uart_basys3_timing_summary_routed.rpt -pb top_uart_basys3_timing_summary_routed.pb -rpx top_uart_basys3_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_uart_basys3_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_uart_basys3_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_uart_basys3_bus_skew_routed.rpt -pb top_uart_basys3_bus_skew_routed.pb -rpx top_uart_basys3_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force top_uart_basys3.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_uart_basys3.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 3581.781 ; gain = 264.793 ; free physical = 5875 ; free virtual = 16028
INFO: [Common 17-206] Exiting Vivado at Mon May  8 19:27:45 2023...
