;redcode
;assert 1
	SPL 0, <-75
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	MOV -1, <-20
	SUB #12, @29
	SLT 0, @0
	SLT 0, @0
	SUB @121, 104
	SUB 810, 1
	SUB #12, @29
	SUB 810, 1
	SUB @121, 106
	MOV -7, <-20
	MOV -1, <-20
	SUB @121, 106
	SUB #12, @29
	SPL <12, #10
	SUB #1, <1
	SUB 12, @10
	MOV -1, <-20
	MOV 621, 550
	SUB #1, <1
	SUB @121, 106
	SUB @121, 106
	SUB #72, @200
	SLT 0, @0
	SUB 101, <-1
	JMP 101, @-1
	SUB @121, 106
	SPL <12, #10
	SUB @121, 106
	SUB @121, 106
	MOV -1, <-20
	JMP @130, 9
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	SUB 101, <-1
	SPL <12, #10
	SLT 721, -0
	SLT 721, -0
	SLT 721, -0
	SPL 0, <-75
	SLT 621, 290
	SUB #1, <1
	ADD #270, <1
	CMP -207, <-120
	CMP -207, <-120
	ADD #270, <1
