Timing Analyzer report for pfa_sensor_fusion
Mon Aug 18 11:55:15 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_div'
 13. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'clk_50MHz'
 15. Slow 1200mV 85C Model Hold: 'clk_div'
 16. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'clk_50MHz'
 18. Slow 1200mV 85C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Recovery: 'clk_div'
 20. Slow 1200mV 85C Model Removal: 'clk_div'
 21. Slow 1200mV 85C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Metastability Summary
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'clk_div'
 30. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Setup: 'clk_50MHz'
 32. Slow 1200mV 0C Model Hold: 'clk_div'
 33. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Hold: 'clk_50MHz'
 35. Slow 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Recovery: 'clk_div'
 37. Slow 1200mV 0C Model Removal: 'clk_div'
 38. Slow 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Metastability Summary
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'clk_div'
 46. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Setup: 'clk_50MHz'
 48. Fast 1200mV 0C Model Hold: 'clk_div'
 49. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 50. Fast 1200mV 0C Model Hold: 'clk_50MHz'
 51. Fast 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 52. Fast 1200mV 0C Model Recovery: 'clk_div'
 53. Fast 1200mV 0C Model Removal: 'clk_div'
 54. Fast 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 55. Fast 1200mV 0C Model Metastability Summary
 56. Multicorner Timing Analysis Summary
 57. Board Trace Model Assignments
 58. Input Transition Times
 59. Signal Integrity Metrics (Slow 1200mv 0c Model)
 60. Signal Integrity Metrics (Slow 1200mv 85c Model)
 61. Signal Integrity Metrics (Fast 1200mv 0c Model)
 62. Setup Transfers
 63. Hold Transfers
 64. Recovery Transfers
 65. Removal Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths Summary
 69. Clock Status Summary
 70. Unconstrained Input Ports
 71. Unconstrained Output Ports
 72. Unconstrained Input Ports
 73. Unconstrained Output Ports
 74. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; pfa_sensor_fusion                                       ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE6E22C8                                             ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.36        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   6.6%      ;
;     Processor 3            ;   3.0%      ;
;     Processors 4-12        ;   3.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------------+----------------------------------------------------------+
; clk_50MHz                                            ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                        ; { clk_50MHz }                                            ;
; clk_div                                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                        ; { clk_div }                                              ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 7.516  ; 133.05 MHz ; 0.000 ; 3.758  ; 50.00      ; 56        ; 149         ;       ;        ;           ;            ; false    ; clk_50MHz ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 92.25 MHz  ; 92.25 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 117.21 MHz ; 117.21 MHz      ; clk_div                                              ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_div                                              ; -7.532 ; -170.634      ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -4.819 ; -988.194      ;
; clk_50MHz                                            ; -0.911 ; -0.911        ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_div                                              ; -1.762 ; -7.527        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.234  ; 0.000         ;
; clk_50MHz                                            ; 0.703  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -6.419 ; -188.577      ;
; clk_div                                              ; -3.273 ; -133.227      ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; clk_div                                              ; 1.708 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.369 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_div                                              ; -1.487 ; -93.681       ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.315  ; 0.000         ;
; clk_50MHz                                            ; 9.761  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_div'                                                                                                                                                                          ;
+--------+------------------------------------------------+-----------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                 ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+-----------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -7.532 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; fifo_buffer:pixel_fifo|read_data[1]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.048     ; 8.485      ;
; -7.441 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; fifo_buffer:pixel_fifo|read_data[0]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 8.362      ;
; -7.382 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; fifo_buffer:pixel_fifo|read_data[0]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 8.303      ;
; -7.367 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; fifo_buffer:pixel_fifo|read_data[1]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.048     ; 8.320      ;
; -7.353 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; fifo_buffer:pixel_fifo|read_data[2]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.048     ; 8.306      ;
; -7.293 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; fifo_buffer:pixel_fifo|read_data[1]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.048     ; 8.246      ;
; -7.269 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; fifo_buffer:pixel_fifo|read_data[0]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 8.190      ;
; -7.244 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; fifo_buffer:pixel_fifo|read_data[0]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 8.165      ;
; -7.239 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; fifo_buffer:pixel_fifo|read_data[1]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.048     ; 8.192      ;
; -7.219 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]         ; fifo_buffer:pixel_fifo|read_data[1]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.048     ; 8.172      ;
; -7.096 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; fifo_buffer:pixel_fifo|read_data[2]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.048     ; 8.049      ;
; -7.081 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; fifo_buffer:pixel_fifo|read_data[2]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.048     ; 8.034      ;
; -7.079 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; fifo_buffer:pixel_fifo|read_data[2]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.048     ; 8.032      ;
; -7.053 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]         ; fifo_buffer:pixel_fifo|read_data[2]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.048     ; 8.006      ;
; -7.009 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]         ; fifo_buffer:pixel_fifo|read_data[0]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 7.930      ;
; -6.962 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]         ; fifo_buffer:pixel_fifo|read_data[2]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.048     ; 7.915      ;
; -6.947 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]         ; fifo_buffer:pixel_fifo|read_data[1]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.048     ; 7.900      ;
; -6.763 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]         ; fifo_buffer:pixel_fifo|read_data[0]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 7.684      ;
; -6.015 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]        ; fifo_buffer:pixel_fifo|read_ptr_gray[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.075     ; 6.941      ;
; -5.986 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; fifo_buffer:pixel_fifo|read_ptr_gray[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.075     ; 6.912      ;
; -5.970 ; fifo_buffer:pixel_fifo|memory~84               ; fifo_buffer:pixel_fifo|read_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.908      ; 7.803      ;
; -5.948 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]        ; fifo_buffer:pixel_fifo|read_ptr_gray[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.075     ; 6.874      ;
; -5.921 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]        ; fifo_buffer:pixel_fifo|read_ptr_gray[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.075     ; 6.847      ;
; -5.918 ; fifo_buffer:pixel_fifo|memory~253              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.911      ; 7.754      ;
; -5.898 ; fifo_buffer:pixel_fifo|memory~55               ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.911      ; 7.734      ;
; -5.892 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; fifo_buffer:pixel_fifo|read_ptr_gray[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.075     ; 6.818      ;
; -5.885 ; fifo_buffer:pixel_fifo|memory~205              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.912      ; 7.722      ;
; -5.866 ; fifo_buffer:pixel_fifo|memory~96               ; fifo_buffer:pixel_fifo|read_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.883      ; 7.674      ;
; -5.865 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6] ; fifo_buffer:pixel_fifo|read_ptr_gray[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 6.785      ;
; -5.854 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]        ; fifo_buffer:pixel_fifo|read_ptr_gray[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.075     ; 6.780      ;
; -5.828 ; fifo_buffer:pixel_fifo|memory~87               ; fifo_buffer:pixel_fifo|read_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.891      ; 7.644      ;
; -5.825 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]        ; fifo_buffer:pixel_fifo|read_ptr_gray[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.075     ; 6.751      ;
; -5.796 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; fifo_buffer:pixel_fifo|read_ptr_gray[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.075     ; 6.722      ;
; -5.783 ; fifo_buffer:pixel_fifo|memory~88               ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.923      ; 7.631      ;
; -5.777 ; fifo_buffer:pixel_fifo|memory~28               ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.442      ; 7.144      ;
; -5.777 ; fifo_buffer:pixel_fifo|memory~133              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.950      ; 7.652      ;
; -5.771 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6] ; fifo_buffer:pixel_fifo|read_ptr_gray[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 6.691      ;
; -5.765 ; fifo_buffer:pixel_fifo|memory~220              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.939      ; 7.629      ;
; -5.758 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]        ; fifo_buffer:pixel_fifo|read_ptr_gray[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.075     ; 6.684      ;
; -5.757 ; fifo_buffer:pixel_fifo|memory~272              ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.428      ; 7.110      ;
; -5.740 ; fifo_buffer:pixel_fifo|memory~29               ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.448      ; 7.113      ;
; -5.726 ; fifo_buffer:pixel_fifo|memory~78               ; fifo_buffer:pixel_fifo|read_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.895      ; 7.546      ;
; -5.713 ; fifo_buffer:pixel_fifo|read_ptr_gray[3]        ; fifo_buffer:pixel_fifo|read_ptr_gray[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.075     ; 6.639      ;
; -5.707 ; fifo_buffer:pixel_fifo|memory~275              ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.958      ; 7.590      ;
; -5.707 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4] ; fifo_buffer:pixel_fifo|read_ptr_gray[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 6.627      ;
; -5.702 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]        ; fifo_buffer:pixel_fifo|read_ptr_gray[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 6.623      ;
; -5.699 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1] ; fifo_buffer:pixel_fifo|read_ptr_gray[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 6.620      ;
; -5.682 ; fifo_buffer:pixel_fifo|memory~60               ; fifo_buffer:pixel_fifo|read_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.885      ; 7.492      ;
; -5.675 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6] ; fifo_buffer:pixel_fifo|read_ptr_gray[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 6.595      ;
; -5.665 ; fifo_buffer:pixel_fifo|memory~71               ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.923      ; 7.513      ;
; -5.664 ; fifo_buffer:pixel_fifo|memory~195              ; fifo_buffer:pixel_fifo|read_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.886      ; 7.475      ;
; -5.662 ; fifo_buffer:pixel_fifo|memory~340              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.918      ; 7.505      ;
; -5.635 ; fifo_buffer:pixel_fifo|read_ptr_gray[4]        ; fifo_buffer:pixel_fifo|read_ptr_gray[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.075     ; 6.561      ;
; -5.634 ; fifo_buffer:pixel_fifo|memory~85               ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.940      ; 7.499      ;
; -5.620 ; fifo_buffer:pixel_fifo|memory~30               ; fifo_buffer:pixel_fifo|read_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.891      ; 7.436      ;
; -5.618 ; fifo_buffer:pixel_fifo|memory~162              ; fifo_buffer:pixel_fifo|read_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.900      ; 7.443      ;
; -5.615 ; fifo_buffer:pixel_fifo|memory~259              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.914      ; 7.454      ;
; -5.615 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]        ; fifo_buffer:pixel_fifo|read_ptr_gray[4] ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 6.536      ;
; -5.613 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4] ; fifo_buffer:pixel_fifo|read_ptr_gray[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 6.533      ;
; -5.612 ; fifo_buffer:pixel_fifo|read_ptr_gray[3]        ; fifo_buffer:pixel_fifo|read_ptr_gray[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.075     ; 6.538      ;
; -5.608 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]        ; fifo_buffer:pixel_fifo|read_ptr_gray[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 6.529      ;
; -5.605 ; fifo_buffer:pixel_fifo|memory~173              ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.945      ; 7.475      ;
; -5.605 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1] ; fifo_buffer:pixel_fifo|read_ptr_gray[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 6.526      ;
; -5.600 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]        ; fifo_buffer:pixel_fifo|read_ptr_gray[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 6.521      ;
; -5.594 ; fifo_buffer:pixel_fifo|memory~274              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.952      ; 7.471      ;
; -5.586 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; fifo_buffer:pixel_fifo|read_ptr_gray[4] ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 6.507      ;
; -5.572 ; fifo_buffer:pixel_fifo|memory~270              ; fifo_buffer:pixel_fifo|read_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.887      ; 7.384      ;
; -5.566 ; fifo_buffer:pixel_fifo|memory~379              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.944      ; 7.435      ;
; -5.565 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]        ; fifo_buffer:pixel_fifo|read_ptr_gray[6] ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 6.486      ;
; -5.565 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]        ; fifo_buffer:pixel_fifo|read_ptr_bin[7]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 6.486      ;
; -5.558 ; fifo_buffer:pixel_fifo|memory~307              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.926      ; 7.409      ;
; -5.557 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]        ; fifo_buffer:pixel_fifo|read_ptr_gray[5] ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 6.478      ;
; -5.551 ; vga_display_controller:vga_ctrl|h_count[8]     ; fifo_buffer:pixel_fifo|read_ptr_gray[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.094     ; 6.458      ;
; -5.550 ; vga_display_controller:vga_ctrl|h_count[9]     ; fifo_buffer:pixel_fifo|read_ptr_gray[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.094     ; 6.457      ;
; -5.548 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]        ; fifo_buffer:pixel_fifo|read_ptr_gray[4] ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 6.469      ;
; -5.544 ; fifo_buffer:pixel_fifo|memory~44               ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.919      ; 7.388      ;
; -5.541 ; fifo_buffer:pixel_fifo|read_ptr_gray[4]        ; fifo_buffer:pixel_fifo|read_ptr_gray[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.075     ; 6.467      ;
; -5.536 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; fifo_buffer:pixel_fifo|read_ptr_gray[6] ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 6.457      ;
; -5.536 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; fifo_buffer:pixel_fifo|read_ptr_bin[7]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 6.457      ;
; -5.528 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; fifo_buffer:pixel_fifo|read_ptr_gray[5] ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 6.449      ;
; -5.517 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4] ; fifo_buffer:pixel_fifo|read_ptr_gray[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 6.437      ;
; -5.516 ; fifo_buffer:pixel_fifo|read_ptr_gray[3]        ; fifo_buffer:pixel_fifo|read_ptr_gray[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.075     ; 6.442      ;
; -5.512 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]        ; fifo_buffer:pixel_fifo|read_ptr_gray[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 6.433      ;
; -5.511 ; fifo_buffer:pixel_fifo|memory~343              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.489      ; 6.925      ;
; -5.509 ; fifo_buffer:pixel_fifo|memory~335              ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.931      ; 7.365      ;
; -5.509 ; fifo_buffer:pixel_fifo|memory~267              ; fifo_buffer:pixel_fifo|read_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.880      ; 7.314      ;
; -5.509 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1] ; fifo_buffer:pixel_fifo|read_ptr_gray[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 6.430      ;
; -5.506 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]        ; fifo_buffer:pixel_fifo|read_ptr_gray[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 6.427      ;
; -5.501 ; fifo_buffer:pixel_fifo|memory~176              ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.454      ; 6.880      ;
; -5.498 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]        ; fifo_buffer:pixel_fifo|read_ptr_gray[6] ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 6.419      ;
; -5.498 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]        ; fifo_buffer:pixel_fifo|read_ptr_bin[7]  ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 6.419      ;
; -5.490 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]        ; fifo_buffer:pixel_fifo|read_ptr_gray[5] ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 6.411      ;
; -5.475 ; fifo_buffer:pixel_fifo|memory~251              ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.953      ; 7.353      ;
; -5.465 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6] ; fifo_buffer:pixel_fifo|read_ptr_gray[4] ; clk_div                                              ; clk_div     ; 1.000        ; -0.086     ; 6.380      ;
; -5.463 ; fifo_buffer:pixel_fifo|memory~66               ; fifo_buffer:pixel_fifo|read_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.883      ; 7.271      ;
; -5.457 ; vga_display_controller:vga_ctrl|h_count[8]     ; fifo_buffer:pixel_fifo|read_ptr_gray[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.094     ; 6.364      ;
; -5.456 ; vga_display_controller:vga_ctrl|h_count[9]     ; fifo_buffer:pixel_fifo|read_ptr_gray[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.094     ; 6.363      ;
; -5.445 ; fifo_buffer:pixel_fifo|read_ptr_gray[4]        ; fifo_buffer:pixel_fifo|read_ptr_gray[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.075     ; 6.371      ;
; -5.439 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]        ; fifo_buffer:pixel_fifo|read_ptr_gray[3] ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 6.360      ;
; -5.427 ; fifo_buffer:pixel_fifo|memory~49               ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.443      ; 6.795      ;
+--------+------------------------------------------------+-----------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                             ;
+--------+---------------------------------------------+---------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -4.819 ; vga_display_controller:vga_ctrl|v_count[5]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.028     ; 2.746      ;
; -4.809 ; vga_display_controller:vga_ctrl|v_count[7]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.028     ; 2.736      ;
; -4.757 ; vga_display_controller:vga_ctrl|h_count[7]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.028     ; 2.684      ;
; -4.609 ; vga_display_controller:vga_ctrl|v_count[6]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.028     ; 2.536      ;
; -4.587 ; vga_display_controller:vga_ctrl|h_count[9]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.029     ; 2.513      ;
; -4.564 ; vga_display_controller:vga_ctrl|h_count[5]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.029     ; 2.490      ;
; -4.478 ; vga_display_controller:vga_ctrl|v_count[8]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.028     ; 2.405      ;
; -4.427 ; vga_display_controller:vga_ctrl|h_count[8]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.029     ; 2.353      ;
; -4.423 ; vga_display_controller:vga_ctrl|v_count[9]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.029     ; 2.349      ;
; -4.415 ; vga_display_controller:vga_ctrl|h_count[6]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.028     ; 2.342      ;
; -4.365 ; vga_display_controller:vga_ctrl|h_count[4]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.028     ; 2.292      ;
; -4.342 ; vga_display_controller:vga_ctrl|v_count[4]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.028     ; 2.269      ;
; -4.332 ; vga_display_controller:vga_ctrl|v_count[1]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.028     ; 2.259      ;
; -4.202 ; vga_display_controller:vga_ctrl|v_count[0]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.028     ; 2.129      ;
; -4.069 ; vga_display_controller:vga_ctrl|v_count[2]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.029     ; 1.995      ;
; -4.045 ; vga_display_controller:vga_ctrl|h_count[0]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.028     ; 1.972      ;
; -4.029 ; vga_display_controller:vga_ctrl|h_count[2]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.028     ; 1.956      ;
; -3.818 ; vga_display_controller:vga_ctrl|h_count[3]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.028     ; 1.745      ;
; -3.683 ; vga_display_controller:vga_ctrl|h_count[1]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.028     ; 1.610      ;
; -3.672 ; fifo_buffer:pixel_fifo|read_ptr_gray[3]     ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[3]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.033     ; 1.594      ;
; -3.620 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]     ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[1]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.473     ; 1.102      ;
; -3.515 ; vga_display_controller:vga_ctrl|v_count[3]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.029     ; 1.441      ;
; -3.490 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]      ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[7]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.036     ; 1.409      ;
; -3.426 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]     ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[2]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.473     ; 0.908      ;
; -3.412 ; fifo_buffer:pixel_fifo|read_ptr_gray[0]     ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[0]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.473     ; 0.894      ;
; -3.324 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~144                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.073     ; 10.768     ;
; -3.200 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]     ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[5]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.036     ; 1.119      ;
; -3.200 ; fifo_buffer:pixel_fifo|read_ptr_gray[4]     ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[4]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.036     ; 1.119      ;
; -3.198 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]     ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[6]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.036     ; 1.117      ;
; -3.143 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~270                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.044     ; 10.616     ;
; -3.015 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~60                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.042     ; 10.490     ;
; -3.006 ; fifo_buffer:pixel_fifo|write_ptr_bin[1]     ; fifo_buffer:pixel_fifo|write_ptr_gray[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.080     ; 10.443     ;
; -2.945 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~162                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.062     ; 10.400     ;
; -2.945 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~163                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.062     ; 10.400     ;
; -2.945 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~164                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.062     ; 10.400     ;
; -2.911 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~273                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.076     ; 10.352     ;
; -2.911 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~274                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.076     ; 10.352     ;
; -2.911 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~275                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.076     ; 10.352     ;
; -2.901 ; fifo_buffer:pixel_fifo|write_ptr_bin[1]     ; fifo_buffer:pixel_fifo|memory~144                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.073     ; 10.345     ;
; -2.898 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~84                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.070     ; 10.345     ;
; -2.898 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~85                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.070     ; 10.345     ;
; -2.898 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~86                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.070     ; 10.345     ;
; -2.885 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~11                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.052     ; 10.350     ;
; -2.862 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~174                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.067     ; 10.312     ;
; -2.862 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~175                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.067     ; 10.312     ;
; -2.857 ; fifo_buffer:pixel_fifo|write_ptr_bin[3]     ; fifo_buffer:pixel_fifo|write_ptr_gray[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.080     ; 10.294     ;
; -2.855 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~54                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.042     ; 10.330     ;
; -2.855 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~55                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.042     ; 10.330     ;
; -2.855 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~56                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.042     ; 10.330     ;
; -2.834 ; vga_frame_reader:frame_reader|state.READING ; vga_frame_reader:frame_reader|pixels_read_reg[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.368      ; 10.719     ;
; -2.833 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~210                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.039     ; 10.311     ;
; -2.833 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~211                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.039     ; 10.311     ;
; -2.833 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~212                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.039     ; 10.311     ;
; -2.826 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~42                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.044     ; 10.299     ;
; -2.826 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~43                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.044     ; 10.299     ;
; -2.826 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~44                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.044     ; 10.299     ;
; -2.810 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~300                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.044     ; 10.283     ;
; -2.810 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~301                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.044     ; 10.283     ;
; -2.810 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~302                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.044     ; 10.283     ;
; -2.800 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~10                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.041     ; 10.276     ;
; -2.795 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~267                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.043     ; 10.269     ;
; -2.795 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~268                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.043     ; 10.269     ;
; -2.795 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~269                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.043     ; 10.269     ;
; -2.780 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~69                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.041     ; 10.256     ;
; -2.780 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~252                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.042     ; 10.255     ;
; -2.780 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~253                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.042     ; 10.255     ;
; -2.780 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~70                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.041     ; 10.256     ;
; -2.780 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~254                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.042     ; 10.255     ;
; -2.780 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~71                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.041     ; 10.256     ;
; -2.771 ; fifo_buffer:pixel_fifo|write_ptr_bin[1]     ; fifo_buffer:pixel_fifo|write_ptr_gray[5]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.079     ; 10.209     ;
; -2.769 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]     ; fifo_buffer:pixel_fifo|write_ptr_gray[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.080     ; 10.206     ;
; -2.764 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~61                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.041     ; 10.240     ;
; -2.764 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~62                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.041     ; 10.240     ;
; -2.761 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~4                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.052     ; 10.226     ;
; -2.761 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~5                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.052     ; 10.226     ;
; -2.760 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~303                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.044     ; 10.233     ;
; -2.760 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~304                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.044     ; 10.233     ;
; -2.760 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~305                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.044     ; 10.233     ;
; -2.737 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~93                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.050     ; 10.204     ;
; -2.737 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~94                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.050     ; 10.204     ;
; -2.737 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~95                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.050     ; 10.204     ;
; -2.727 ; vga_frame_reader:frame_reader|state.READING ; vga_frame_reader:frame_reader|pixels_read_reg[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.368      ; 10.612     ;
; -2.727 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~271                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.372      ; 10.616     ;
; -2.726 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~219                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.069     ; 10.174     ;
; -2.726 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~220                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.069     ; 10.174     ;
; -2.726 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~221                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.069     ; 10.174     ;
; -2.725 ; vga_frame_reader:frame_reader|state.READING ; vga_frame_reader:frame_reader|pixels_read_reg[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.116     ; 10.126     ;
; -2.720 ; fifo_buffer:pixel_fifo|write_ptr_bin[1]     ; fifo_buffer:pixel_fifo|memory~270                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.044     ; 10.193     ;
; -2.713 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]     ; fifo_buffer:pixel_fifo|write_ptr_gray[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.080     ; 10.150     ;
; -2.710 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~3                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.407      ; 10.634     ;
; -2.701 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~315                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.043     ; 10.175     ;
; -2.701 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~316                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.043     ; 10.175     ;
; -2.701 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~317                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.043     ; 10.175     ;
; -2.688 ; fifo_buffer:pixel_fifo|write_ptr_bin[3]     ; fifo_buffer:pixel_fifo|memory~144                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.073     ; 10.132     ;
; -2.682 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~30                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.047     ; 10.152     ;
; -2.682 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~31                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.047     ; 10.152     ;
; -2.682 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~32                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.047     ; 10.152     ;
; -2.661 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~171                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.068     ; 10.110     ;
; -2.661 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~172                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.068     ; 10.110     ;
; -2.661 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~173                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.068     ; 10.110     ;
+--------+---------------------------------------------+---------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_50MHz'                                                           ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; -0.911 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; 0.500        ; 1.793      ; 3.456      ;
; -0.368 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; 1.000        ; 1.793      ; 3.413      ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_div'                                                                                                                                                                                                ;
+--------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -1.762 ; fifo_buffer:pixel_fifo|write_ptr_gray[4]              ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.473      ; 0.993      ;
; -1.752 ; fifo_buffer:pixel_fifo|write_ptr_gray[5]              ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.474      ; 1.004      ;
; -1.356 ; fifo_buffer:pixel_fifo|write_ptr_gray[6]              ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.474      ; 1.400      ;
; -1.329 ; fifo_buffer:pixel_fifo|write_ptr_gray[2]              ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.039      ; 0.992      ;
; -1.328 ; fifo_buffer:pixel_fifo|write_ptr_gray[3]              ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.039      ; 0.993      ;
; 0.534  ; vga_display_controller:vga_ctrl|pixel_valid           ; vga_display_controller:vga_ctrl|rgb[1]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 0.827      ;
; 0.535  ; vga_display_controller:vga_ctrl|pixel_valid           ; vga_display_controller:vga_ctrl|rgb[0]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 0.828      ;
; 0.643  ; vga_display_controller:vga_ctrl|current_pixel_data[2] ; vga_display_controller:vga_ctrl|rgb[2]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 0.936      ;
; 0.714  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 1.007      ;
; 0.742  ; vga_display_controller:vga_ctrl|current_pixel_data[1] ; vga_display_controller:vga_ctrl|rgb[1]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 1.035      ;
; 0.742  ; vga_display_controller:vga_ctrl|current_pixel_data[0] ; vga_display_controller:vga_ctrl|rgb[0]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 1.035      ;
; 0.751  ; vga_display_controller:vga_ctrl|v_count[1]            ; vga_display_controller:vga_ctrl|v_count[1]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 1.044      ;
; 0.752  ; vga_display_controller:vga_ctrl|v_count[5]            ; vga_display_controller:vga_ctrl|v_count[5]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 1.045      ;
; 0.754  ; vga_display_controller:vga_ctrl|v_count[7]            ; vga_display_controller:vga_ctrl|v_count[7]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 1.047      ;
; 0.754  ; vga_display_controller:vga_ctrl|v_count[4]            ; vga_display_controller:vga_ctrl|v_count[4]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 1.047      ;
; 0.754  ; vga_display_controller:vga_ctrl|h_count[1]            ; vga_display_controller:vga_ctrl|h_count[1]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 1.046      ;
; 0.755  ; vga_display_controller:vga_ctrl|h_count[3]            ; vga_display_controller:vga_ctrl|h_count[3]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 1.047      ;
; 0.756  ; vga_display_controller:vga_ctrl|v_count[8]            ; vga_display_controller:vga_ctrl|v_count[8]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 1.049      ;
; 0.756  ; vga_display_controller:vga_ctrl|v_count[6]            ; vga_display_controller:vga_ctrl|v_count[6]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 1.049      ;
; 0.756  ; vga_display_controller:vga_ctrl|h_count[2]            ; vga_display_controller:vga_ctrl|h_count[2]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 1.048      ;
; 0.771  ; vga_display_controller:vga_ctrl|h_count[7]            ; vga_display_controller:vga_ctrl|h_count[7]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 1.063      ;
; 0.774  ; vga_display_controller:vga_ctrl|h_count[6]            ; vga_display_controller:vga_ctrl|h_count[6]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 1.066      ;
; 0.774  ; vga_display_controller:vga_ctrl|h_count[4]            ; vga_display_controller:vga_ctrl|h_count[4]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 1.066      ;
; 0.805  ; vga_display_controller:vga_ctrl|h_count[0]            ; vga_display_controller:vga_ctrl|h_count[0]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 1.097      ;
; 0.822  ; vga_display_controller:vga_ctrl|pixel_valid           ; vga_display_controller:vga_ctrl|rgb[2]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 1.115      ;
; 0.899  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.082      ; 1.193      ;
; 0.902  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 1.194      ;
; 0.910  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.079      ; 1.201      ;
; 0.924  ; fifo_buffer:pixel_fifo|read_ptr_bin[7]                ; fifo_buffer:pixel_fifo|read_ptr_gray[6]               ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 1.216      ;
; 0.924  ; fifo_buffer:pixel_fifo|read_ptr_bin[7]                ; fifo_buffer:pixel_fifo|read_ptr_bin[7]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 1.216      ;
; 1.043  ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 1.335      ;
; 1.053  ; fifo_buffer:pixel_fifo|memory~357                     ; fifo_buffer:pixel_fifo|read_data[0]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.977      ; 3.312      ;
; 1.097  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 1.390      ;
; 1.107  ; vga_display_controller:vga_ctrl|v_count[5]            ; vga_display_controller:vga_ctrl|v_count[6]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 1.400      ;
; 1.108  ; vga_display_controller:vga_ctrl|v_count[7]            ; vga_display_controller:vga_ctrl|v_count[8]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 1.401      ;
; 1.109  ; vga_display_controller:vga_ctrl|h_count[1]            ; vga_display_controller:vga_ctrl|h_count[2]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 1.401      ;
; 1.109  ; vga_display_controller:vga_ctrl|h_count[3]            ; vga_display_controller:vga_ctrl|h_count[4]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 1.401      ;
; 1.115  ; vga_display_controller:vga_ctrl|v_count[4]            ; vga_display_controller:vga_ctrl|v_count[5]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 1.408      ;
; 1.117  ; vga_display_controller:vga_ctrl|v_count[6]            ; vga_display_controller:vga_ctrl|v_count[7]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 1.410      ;
; 1.117  ; vga_display_controller:vga_ctrl|h_count[2]            ; vga_display_controller:vga_ctrl|h_count[3]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 1.409      ;
; 1.124  ; vga_display_controller:vga_ctrl|v_count[4]            ; vga_display_controller:vga_ctrl|v_count[6]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 1.417      ;
; 1.126  ; vga_display_controller:vga_ctrl|v_count[6]            ; vga_display_controller:vga_ctrl|v_count[8]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 1.419      ;
; 1.126  ; vga_display_controller:vga_ctrl|h_count[2]            ; vga_display_controller:vga_ctrl|h_count[4]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 1.418      ;
; 1.134  ; vga_display_controller:vga_ctrl|v_count[0]            ; vga_display_controller:vga_ctrl|v_count[1]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 1.427      ;
; 1.135  ; vga_display_controller:vga_ctrl|h_count[6]            ; vga_display_controller:vga_ctrl|h_count[7]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 1.427      ;
; 1.143  ; vga_display_controller:vga_ctrl|h_count[0]            ; vga_display_controller:vga_ctrl|h_count[1]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 1.435      ;
; 1.144  ; vga_display_controller:vga_ctrl|h_count[4]            ; vga_display_controller:vga_ctrl|h_count[6]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 1.436      ;
; 1.150  ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                ; fifo_buffer:pixel_fifo|read_ptr_bin[3]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 1.442      ;
; 1.152  ; vga_display_controller:vga_ctrl|h_count[0]            ; vga_display_controller:vga_ctrl|h_count[2]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 1.444      ;
; 1.156  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 1.448      ;
; 1.159  ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                ; fifo_buffer:pixel_fifo|read_ptr_bin[4]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 1.451      ;
; 1.210  ; vga_display_controller:vga_ctrl|fifo_was_read         ; vga_display_controller:vga_ctrl|current_pixel_data[2] ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 1.503      ;
; 1.210  ; vga_display_controller:vga_ctrl|fifo_was_read         ; vga_display_controller:vga_ctrl|current_pixel_data[0] ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 1.503      ;
; 1.210  ; vga_display_controller:vga_ctrl|fifo_was_read         ; vga_display_controller:vga_ctrl|current_pixel_data[1] ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 1.503      ;
; 1.212  ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 1.504      ;
; 1.214  ; vga_display_controller:vga_ctrl|fifo_was_read         ; vga_display_controller:vga_ctrl|pixel_valid           ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 1.507      ;
; 1.228  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.108      ; 1.548      ;
; 1.234  ; fifo_buffer:pixel_fifo|read_ptr_bin[0]                ; fifo_buffer:pixel_fifo|read_ptr_bin[0]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 1.526      ;
; 1.238  ; vga_display_controller:vga_ctrl|v_count[5]            ; vga_display_controller:vga_ctrl|v_count[7]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 1.531      ;
; 1.240  ; vga_display_controller:vga_ctrl|h_count[1]            ; vga_display_controller:vga_ctrl|h_count[3]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 1.532      ;
; 1.241  ; fifo_buffer:pixel_fifo|read_data[0]                   ; vga_display_controller:vga_ctrl|current_pixel_data[0] ; clk_div                                              ; clk_div     ; 0.000        ; 0.114      ; 1.567      ;
; 1.245  ; vga_display_controller:vga_ctrl|v_count[1]            ; vga_display_controller:vga_ctrl|v_count[4]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 1.538      ;
; 1.247  ; vga_display_controller:vga_ctrl|v_count[5]            ; vga_display_controller:vga_ctrl|v_count[8]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 1.540      ;
; 1.249  ; vga_display_controller:vga_ctrl|h_count[1]            ; vga_display_controller:vga_ctrl|h_count[4]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 1.541      ;
; 1.249  ; vga_display_controller:vga_ctrl|h_count[3]            ; vga_display_controller:vga_ctrl|h_count[6]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 1.541      ;
; 1.255  ; vga_display_controller:vga_ctrl|v_count[4]            ; vga_display_controller:vga_ctrl|v_count[7]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 1.548      ;
; 1.264  ; vga_display_controller:vga_ctrl|v_count[4]            ; vga_display_controller:vga_ctrl|v_count[8]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 1.557      ;
; 1.266  ; vga_display_controller:vga_ctrl|h_count[2]            ; vga_display_controller:vga_ctrl|h_count[6]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 1.558      ;
; 1.274  ; fifo_buffer:pixel_fifo|read_ptr_bin[1]                ; fifo_buffer:pixel_fifo|read_ptr_bin[3]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 1.566      ;
; 1.275  ; vga_display_controller:vga_ctrl|h_count[4]            ; vga_display_controller:vga_ctrl|h_count[7]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 1.567      ;
; 1.283  ; vga_display_controller:vga_ctrl|h_count[0]            ; vga_display_controller:vga_ctrl|h_count[3]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 1.575      ;
; 1.283  ; vga_display_controller:vga_ctrl|v_count[0]            ; vga_display_controller:vga_ctrl|v_count[4]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 1.576      ;
; 1.283  ; fifo_buffer:pixel_fifo|read_ptr_bin[1]                ; fifo_buffer:pixel_fifo|read_ptr_bin[4]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 1.575      ;
; 1.290  ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                ; fifo_buffer:pixel_fifo|read_ptr_bin[5]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 1.582      ;
; 1.292  ; vga_display_controller:vga_ctrl|h_count[0]            ; vga_display_controller:vga_ctrl|h_count[4]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 1.584      ;
; 1.292  ; fifo_buffer:pixel_fifo|read_ptr_bin[0]                ; fifo_buffer:pixel_fifo|read_ptr_bin[3]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 1.584      ;
; 1.299  ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 1.591      ;
; 1.301  ; fifo_buffer:pixel_fifo|read_ptr_bin[0]                ; fifo_buffer:pixel_fifo|read_ptr_bin[4]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 1.593      ;
; 1.317  ; vga_display_controller:vga_ctrl|h_count[1]            ; vga_display_controller:vga_ctrl|h_count[5]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 1.610      ;
; 1.324  ; vga_display_controller:vga_ctrl|h_count[1]            ; vga_display_controller:vga_ctrl|h_count[8]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 1.617      ;
; 1.328  ; fifo_buffer:pixel_fifo|memory~351                     ; fifo_buffer:pixel_fifo|read_data[0]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.938      ; 3.548      ;
; 1.341  ; fifo_buffer:pixel_fifo|memory~11                      ; fifo_buffer:pixel_fifo|read_data[2]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.474      ; 4.097      ;
; 1.354  ; fifo_buffer:pixel_fifo|read_ptr_bin[1]                ; fifo_buffer:pixel_fifo|read_ptr_bin[1]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 1.646      ;
; 1.376  ; vga_display_controller:vga_ctrl|v_count[1]            ; vga_display_controller:vga_ctrl|v_count[5]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 1.669      ;
; 1.380  ; vga_display_controller:vga_ctrl|h_count[3]            ; vga_display_controller:vga_ctrl|h_count[7]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 1.672      ;
; 1.385  ; vga_display_controller:vga_ctrl|v_count[1]            ; vga_display_controller:vga_ctrl|v_count[6]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 1.678      ;
; 1.388  ; vga_display_controller:vga_ctrl|h_count[5]            ; vga_display_controller:vga_ctrl|h_count[6]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.079      ; 1.679      ;
; 1.389  ; vga_display_controller:vga_ctrl|h_count[1]            ; vga_display_controller:vga_ctrl|h_count[6]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 1.681      ;
; 1.397  ; vga_display_controller:vga_ctrl|h_count[2]            ; vga_display_controller:vga_ctrl|h_count[7]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 1.689      ;
; 1.414  ; vga_display_controller:vga_ctrl|v_count[0]            ; vga_display_controller:vga_ctrl|v_count[5]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 1.707      ;
; 1.414  ; fifo_buffer:pixel_fifo|read_ptr_bin[1]                ; fifo_buffer:pixel_fifo|read_ptr_bin[5]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 1.706      ;
; 1.423  ; vga_display_controller:vga_ctrl|v_count[0]            ; vga_display_controller:vga_ctrl|v_count[6]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 1.716      ;
; 1.423  ; fifo_buffer:pixel_fifo|read_ptr_bin[1]                ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 1.715      ;
; 1.425  ; fifo_buffer:pixel_fifo|read_ptr_bin[3]                ; fifo_buffer:pixel_fifo|read_ptr_bin[3]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 1.717      ;
; 1.432  ; vga_display_controller:vga_ctrl|h_count[0]            ; vga_display_controller:vga_ctrl|h_count[6]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 1.724      ;
; 1.432  ; fifo_buffer:pixel_fifo|read_ptr_bin[0]                ; fifo_buffer:pixel_fifo|read_ptr_bin[5]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 1.724      ;
; 1.441  ; fifo_buffer:pixel_fifo|read_ptr_bin[0]                ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 1.733      ;
; 1.460  ; vga_display_controller:vga_ctrl|h_count[5]            ; vga_display_controller:vga_ctrl|h_count[7]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.079      ; 1.751      ;
; 1.472  ; vga_display_controller:vga_ctrl|h_count[1]            ; vga_display_controller:vga_ctrl|h_count[9]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 1.765      ;
; 1.478  ; vga_display_controller:vga_ctrl|v_count[0]            ; vga_display_controller:vga_ctrl|v_count[0]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 1.771      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                                ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.234 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[2]                                                 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[2]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.533      ; 0.979      ;
; 0.432 ; vga_frame_reader:frame_reader|sdram_ready_latched                                             ; vga_frame_reader:frame_reader|sdram_ready_latched                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.433 ; vga_frame_reader:frame_reader|pixels_read_reg[14]                                             ; vga_frame_reader:frame_reader|pixels_read_reg[14]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; vga_frame_reader:frame_reader|pixels_read_reg[16]                                             ; vga_frame_reader:frame_reader|pixels_read_reg[16]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; vga_frame_reader:frame_reader|pixels_read_reg[17]                                             ; vga_frame_reader:frame_reader|pixels_read_reg[17]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; vga_frame_reader:frame_reader|pixels_read_reg[15]                                             ; vga_frame_reader:frame_reader|pixels_read_reg[15]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; vga_frame_reader:frame_reader|pixels_read_reg[13]                                             ; vga_frame_reader:frame_reader|pixels_read_reg[13]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; vga_frame_reader:frame_reader|pixels_read_reg[9]                                              ; vga_frame_reader:frame_reader|pixels_read_reg[9]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.434 ; vga_frame_reader:frame_reader|pixels_read_reg[12]                                             ; vga_frame_reader:frame_reader|pixels_read_reg[12]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; vga_frame_reader:frame_reader|pixels_read_reg[11]                                             ; vga_frame_reader:frame_reader|pixels_read_reg[11]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; vga_frame_reader:frame_reader|pixels_read_reg[5]                                              ; vga_frame_reader:frame_reader|pixels_read_reg[5]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; vga_frame_reader:frame_reader|pixels_read_reg[4]                                              ; vga_frame_reader:frame_reader|pixels_read_reg[4]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; vga_frame_reader:frame_reader|pixels_read_reg[3]                                              ; vga_frame_reader:frame_reader|pixels_read_reg[3]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; vga_frame_reader:frame_reader|pixels_read_reg[2]                                              ; vga_frame_reader:frame_reader|pixels_read_reg[2]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; vga_frame_reader:frame_reader|pixels_read_reg[1]                                              ; vga_frame_reader:frame_reader|pixels_read_reg[1]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.436 ; vga_frame_reader:frame_reader|pixels_read_reg[6]                                              ; vga_frame_reader:frame_reader|pixels_read_reg[6]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.452 ; vga_frame_reader:frame_reader|state.WAIT_READY                                                ; vga_frame_reader:frame_reader|state.WAIT_READY                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_frame_reader:frame_reader|state.READING                                                   ; vga_frame_reader:frame_reader|state.READING                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_frame_reader:frame_reader|state.IDLE                                                      ; vga_frame_reader:frame_reader|state.IDLE                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_frame_reader:frame_reader|state.WAIT_NEXT_FRAME                                           ; vga_frame_reader:frame_reader|state.WAIT_NEXT_FRAME                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; image_loader:img_loader|state.WAIT_WRITE                                                      ; image_loader:img_loader|state.WAIT_WRITE                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; image_loader:img_loader|state.WAIT_SDRAM                                                      ; image_loader:img_loader|state.WAIT_SDRAM                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_frame_reader:frame_reader|pixels_read_reg[10]                                             ; vga_frame_reader:frame_reader|pixels_read_reg[10]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_frame_reader:frame_reader|pixels_read_reg[0]                                              ; vga_frame_reader:frame_reader|pixels_read_reg[0]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller_wrapper:sdram_wrapper|state.WRITING                                          ; sdram_controller_wrapper:sdram_wrapper|state.WRITING                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller_wrapper:sdram_wrapper|state.READING                                          ; sdram_controller_wrapper:sdram_wrapper|state.READING                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sys_state.SYS_DISPLAYING                                                                      ; sys_state.SYS_DISPLAYING                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sys_state.SYS_LOADING                                                                         ; sys_state.SYS_LOADING                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sys_state.SYS_WAIT_BUTTON                                                                     ; sys_state.SYS_WAIT_BUTTON                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sys_state.SYS_WAIT_INIT                                                                       ; sys_state.SYS_WAIT_INIT                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[10]               ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[10]                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[7]                ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[7]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|tx_enable_reg              ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|tx_enable_reg                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|refresh_twice_reg          ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|refresh_twice_reg                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|init_done_reg              ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|init_done_reg                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|old_state_reg.ST_NOP       ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|old_state_reg.ST_NOP                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_frame_reader:frame_reader|pixels_read_reg[8]                                              ; vga_frame_reader:frame_reader|pixels_read_reg[8]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_frame_reader:frame_reader|pixels_read_reg[7]                                              ; vga_frame_reader:frame_reader|pixels_read_reg[7]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; sdram_controller_wrapper:sdram_wrapper|state.IDLE                                             ; sdram_controller_wrapper:sdram_wrapper|state.IDLE                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.471 ; image_loader:img_loader|pixel_counter[0]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.201      ;
; 0.472 ; image_loader:img_loader|pixel_counter[6]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.202      ;
; 0.481 ; image_loader:img_loader|pixel_counter[4]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.211      ;
; 0.486 ; image_loader:img_loader|pixel_counter[0]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a9~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.219      ;
; 0.490 ; image_loader:img_loader|pixel_counter[0]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.494      ; 1.238      ;
; 0.496 ; image_loader:img_loader|pixel_counter[1]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.226      ;
; 0.501 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|state.ST_WRITE             ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|old_state_reg.ST_WRITE              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|state.ST_ACTIVE            ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|old_state_reg.ST_ACTIVE             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.503 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|state.ST_READ              ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|old_state_reg.ST_READ               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[0]                                                 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[0]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; image_loader:img_loader|pixel_counter[5]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.233      ;
; 0.506 ; fifo_buffer:pixel_fifo|write_ptr_bin[7]                                                       ; fifo_buffer:pixel_fifo|write_ptr_bin[7]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.798      ;
; 0.510 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cas_shift_reg[0]           ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cas_shift_reg[1]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.802      ;
; 0.516 ; image_loader:img_loader|pixel_counter[4]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a8~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.237      ;
; 0.525 ; image_loader:img_loader|state.CHECK_DONE                                                      ; image_loader:img_loader|state.IDLE                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.818      ;
; 0.525 ; image_loader:img_loader|pixel_counter[0]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a5~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.490      ; 1.269      ;
; 0.530 ; image_loader:img_loader|pixel_counter[0]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a24~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.262      ;
; 0.531 ; image_loader:img_loader|pixel_counter[7]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.261      ;
; 0.539 ; image_loader:img_loader|pixel_counter[0]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.270      ;
; 0.540 ; image_loader:img_loader|pixel_counter[0]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.270      ;
; 0.542 ; image_loader:img_loader|pixel_counter[3]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.273      ;
; 0.545 ; image_loader:img_loader|pixel_counter[4]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a24~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.277      ;
; 0.545 ; image_loader:img_loader|pixel_counter[4]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.494      ; 1.293      ;
; 0.552 ; sys_state.SYS_LOADING                                                                         ; sys_state.SYS_DISPLAYING                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.845      ;
; 0.553 ; image_loader:img_loader|pixel_counter[1]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a27~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.494      ; 1.301      ;
; 0.553 ; image_loader:img_loader|pixel_counter[4]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.284      ;
; 0.556 ; image_loader:img_loader|pixel_counter[1]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.494      ; 1.304      ;
; 0.562 ; image_loader:img_loader|pixel_counter[4]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a9~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.295      ;
; 0.563 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|state.ST_NOP               ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cas_shift_reg[0]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.855      ;
; 0.572 ; image_loader:img_loader|pixel_counter[1]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.303      ;
; 0.579 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|state.ST_NOP               ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|old_state_reg.ST_NOP                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.871      ;
; 0.580 ; image_loader:img_loader|pixel_counter[1]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a9~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.313      ;
; 0.582 ; image_loader:img_loader|pixel_counter[3]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a27~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.494      ; 1.330      ;
; 0.584 ; image_loader:img_loader|pixel_counter[1]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a8~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.305      ;
; 0.584 ; image_loader:img_loader|pixel_counter[3]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a8~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.305      ;
; 0.586 ; image_loader:img_loader|pixel_counter[3]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.494      ; 1.334      ;
; 0.591 ; image_loader:img_loader|pixel_counter[3]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a5~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.490      ; 1.335      ;
; 0.593 ; image_loader:img_loader|pixel_counter[1]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a5~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.490      ; 1.337      ;
; 0.607 ; image_loader:img_loader|pixel_counter[3]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.337      ;
; 0.643 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cas_shift_reg[1]           ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cas_shift_reg[2]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.935      ;
; 0.669 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|old_state_reg.ST_OPERATE   ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|state.ST_PRECHARGE                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.962      ;
; 0.684 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|old_state_reg.ST_READ      ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|state.ST_READ                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.976      ;
; 0.684 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[3]                                                 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[3]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.994      ;
; 0.701 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|state.ST_SET_MODE_REG      ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|old_state_reg.ST_SET_MODE_REG       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.993      ;
; 0.702 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[1]                                                 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[1]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.994      ;
; 0.718 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|old_state_reg.ST_PRECHARGE ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|command_reg[2]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.010      ;
; 0.736 ; image_loader:img_loader|pixel_counter[12]                                                     ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a9~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.467      ;
; 0.740 ; image_loader:img_loader|state.WAIT_WRITE                                                      ; image_loader:img_loader|state.CHECK_DONE                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.033      ;
; 0.747 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|refresh_count_reg[8]       ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|refresh_count_reg[8]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.749 ; image_loader:img_loader|pixel_counter[17]                                                     ; image_loader:img_loader|pixel_counter[17]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 0.754 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cols_read_reg[3]           ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cols_read_reg[3]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.046      ;
; 0.759 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cols_read_reg[6]           ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cols_read_reg[6]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.051      ;
; 0.761 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]                                                       ; fifo_buffer:pixel_fifo|write_ptr_bin[5]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.053      ;
; 0.762 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[3]         ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[3]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; image_loader:img_loader|pixel_counter[9]                                                      ; image_loader:img_loader|pixel_counter[9]                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; fifo_buffer:pixel_fifo|write_ptr_bin[6]                                                       ; fifo_buffer:pixel_fifo|write_ptr_bin[6]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.763 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[1]         ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[1]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[5]         ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[5]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[13]        ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[13]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[11]        ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[11]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|rows_read_reg[1]           ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|rows_read_reg[1]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
+-------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_50MHz'                                                           ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.703 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; 0.000        ; 1.859      ; 3.065      ;
; 1.282 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; -0.500       ; 1.859      ; 3.144      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                   ;
+--------+----------------+-----------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                                                                                 ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+-----------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -6.419 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[2]                                           ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.473     ; 3.901      ;
; -6.419 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[1]                                           ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.473     ; 3.901      ;
; -6.419 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[0]                                           ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.473     ; 3.901      ;
; -6.419 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[5]                                                ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.473     ; 3.901      ;
; -6.419 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[5]                                           ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.473     ; 3.901      ;
; -6.419 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[4]                                           ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.473     ; 3.901      ;
; -6.419 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[1]                                           ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.473     ; 3.901      ;
; -6.419 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[0]                                           ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.473     ; 3.901      ;
; -6.107 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]                                                 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.474     ; 3.588      ;
; -6.107 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]                                                 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.474     ; 3.588      ;
; -6.107 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[2]                                                 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.474     ; 3.588      ;
; -6.107 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[3]                                                 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.474     ; 3.588      ;
; -6.107 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[4]                                                 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.474     ; 3.588      ;
; -6.107 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[5]                                                 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.474     ; 3.588      ;
; -6.107 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[6]                                                 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.474     ; 3.588      ;
; -6.107 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[7]                                                 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.474     ; 3.588      ;
; -6.107 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[6]                                                ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.474     ; 3.588      ;
; -6.107 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[1]                                                ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.474     ; 3.588      ;
; -6.107 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[4]                                                ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.474     ; 3.588      ;
; -6.107 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[7]                                           ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.474     ; 3.588      ;
; -6.107 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[6]                                           ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.474     ; 3.588      ;
; -5.961 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[5]                                           ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.041     ; 3.875      ;
; -5.961 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[4]                                           ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.041     ; 3.875      ;
; -5.961 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[6]                                           ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.041     ; 3.875      ;
; -5.961 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[7]                                           ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.041     ; 3.875      ;
; -5.665 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[3]                                           ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.038     ; 3.582      ;
; -5.665 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[3]                                                ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.038     ; 3.582      ;
; -5.665 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[2]                                                ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.038     ; 3.582      ;
; -5.665 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[0]                                                ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.038     ; 3.582      ;
; -5.665 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[2]                                           ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.038     ; 3.582      ;
; -5.665 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[3]                                           ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.038     ; 3.582      ;
; 2.310  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[5]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.080     ; 5.127      ;
; 2.310  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[0]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.080     ; 5.127      ;
; 2.310  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.080     ; 5.127      ;
; 2.310  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[4]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.080     ; 5.127      ;
; 2.310  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[5]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.080     ; 5.127      ;
; 2.310  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[2]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.080     ; 5.127      ;
; 2.310  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.080     ; 5.127      ;
; 2.310  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[0]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.080     ; 5.127      ;
; 2.622  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[1]                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.081     ; 4.814      ;
; 2.622  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[1]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.081     ; 4.814      ;
; 2.622  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.081     ; 4.814      ;
; 2.622  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[3]                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.081     ; 4.814      ;
; 2.622  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.081     ; 4.814      ;
; 2.622  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[4]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.081     ; 4.814      ;
; 2.622  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[6]                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.081     ; 4.814      ;
; 2.622  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[6]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.081     ; 4.814      ;
; 2.622  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[7]                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.081     ; 4.814      ;
; 2.622  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[4]                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.081     ; 4.814      ;
; 2.622  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.081     ; 4.814      ;
; 2.622  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[6]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.081     ; 4.814      ;
; 2.622  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[7]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.081     ; 4.814      ;
; 2.768  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[7]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.352      ; 5.101      ;
; 2.768  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[6]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.352      ; 5.101      ;
; 2.768  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[5]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.352      ; 5.101      ;
; 2.768  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[4]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.352      ; 5.101      ;
; 2.866  ; reset_sync_133 ; vga_frame_reader:frame_reader|state.IDLE                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.054     ; 4.597      ;
; 2.866  ; reset_sync_133 ; vga_frame_reader:frame_reader|state.START_READ                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.054     ; 4.597      ;
; 2.866  ; reset_sync_133 ; vga_frame_reader:frame_reader|state.READING                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.054     ; 4.597      ;
; 2.866  ; reset_sync_133 ; vga_frame_reader:frame_reader|state.WAIT_NEXT_FRAME                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.054     ; 4.597      ;
; 2.866  ; reset_sync_133 ; vga_frame_reader:frame_reader|state.WAIT_READY                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.054     ; 4.597      ;
; 2.873  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.074     ; 4.570      ;
; 2.873  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.074     ; 4.570      ;
; 2.873  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.074     ; 4.570      ;
; 2.873  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[4]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.075     ; 4.569      ;
; 2.873  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[5]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.075     ; 4.569      ;
; 2.873  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[8]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.076     ; 4.568      ;
; 2.873  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[9]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.076     ; 4.568      ;
; 2.873  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[11]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.076     ; 4.568      ;
; 2.873  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|rows_written_reg[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.069     ; 4.575      ;
; 2.873  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|rows_written_reg[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.069     ; 4.575      ;
; 2.873  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|rows_written_reg[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.069     ; 4.575      ;
; 2.873  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|rows_written_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.069     ; 4.575      ;
; 2.873  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|rows_written_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.069     ; 4.575      ;
; 2.873  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|rows_written_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.069     ; 4.575      ;
; 2.873  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|rows_written_reg[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.069     ; 4.575      ;
; 2.873  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|rows_written_reg[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.069     ; 4.575      ;
; 2.873  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|rows_written_reg[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.069     ; 4.575      ;
; 2.873  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|rows_written_reg[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.069     ; 4.575      ;
; 2.873  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|rows_written_reg[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.069     ; 4.575      ;
; 2.873  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|rows_written_reg[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.069     ; 4.575      ;
; 2.874  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[6]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.078     ; 4.565      ;
; 2.874  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[3]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.078     ; 4.565      ;
; 2.874  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|command_reg[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.074     ; 4.569      ;
; 2.874  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[10]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.074     ; 4.569      ;
; 2.874  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|state.ST_OPERATE     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.074     ; 4.569      ;
; 2.874  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cas_shift_reg[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.079     ; 4.564      ;
; 2.874  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|state.ST_READ        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.079     ; 4.564      ;
; 2.874  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[7]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.078     ; 4.565      ;
; 2.874  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|command_reg[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.074     ; 4.569      ;
; 2.874  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|state.ST_ACTIVE      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.078     ; 4.565      ;
; 2.874  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|command_reg[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.075     ; 4.568      ;
; 2.874  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.077     ; 4.566      ;
; 2.874  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.077     ; 4.566      ;
; 2.874  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.077     ; 4.566      ;
; 2.874  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.077     ; 4.566      ;
; 2.874  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.077     ; 4.566      ;
; 2.874  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.077     ; 4.566      ;
; 2.874  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.077     ; 4.566      ;
; 2.874  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.077     ; 4.566      ;
+--------+----------------+-----------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk_div'                                                                                                                                                     ;
+--------+----------------+-------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                                               ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+-------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -3.273 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.929      ; 5.127      ;
; -3.273 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[0]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.929      ; 5.127      ;
; -3.273 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.929      ; 5.127      ;
; -3.273 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.929      ; 5.127      ;
; -3.273 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.929      ; 5.127      ;
; -3.273 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.929      ; 5.127      ;
; -3.252 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.924      ; 5.101      ;
; -3.252 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.924      ; 5.101      ;
; -3.252 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.924      ; 5.101      ;
; -3.252 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[3]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.924      ; 5.101      ;
; -3.252 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.924      ; 5.101      ;
; -3.252 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.924      ; 5.101      ;
; -3.252 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.924      ; 5.101      ;
; -3.252 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.924      ; 5.101      ;
; -3.252 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.924      ; 5.101      ;
; -3.252 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[4]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.924      ; 5.101      ;
; -3.252 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.924      ; 5.101      ;
; -3.252 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.924      ; 5.101      ;
; -3.246 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.951      ; 5.122      ;
; -3.246 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.951      ; 5.122      ;
; -2.980 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[0]               ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 3.901      ;
; -2.980 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[2]               ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 3.901      ;
; -2.980 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[1]               ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 3.901      ;
; -2.980 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 3.901      ;
; -2.980 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 3.901      ;
; -2.980 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 3.901      ;
; -2.961 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.928      ; 4.814      ;
; -2.961 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.928      ; 4.814      ;
; -2.961 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.928      ; 4.814      ;
; -2.959 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[0]                ; clk_div                                              ; clk_div     ; 1.000        ; -0.085     ; 3.875      ;
; -2.959 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                ; clk_div                                              ; clk_div     ; 1.000        ; -0.085     ; 3.875      ;
; -2.959 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[3]               ; clk_div                                              ; clk_div     ; 1.000        ; -0.085     ; 3.875      ;
; -2.959 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[4]                ; clk_div                                              ; clk_div     ; 1.000        ; -0.085     ; 3.875      ;
; -2.959 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[4]               ; clk_div                                              ; clk_div     ; 1.000        ; -0.085     ; 3.875      ;
; -2.959 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[6]               ; clk_div                                              ; clk_div     ; 1.000        ; -0.085     ; 3.875      ;
; -2.959 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[7]                ; clk_div                                              ; clk_div     ; 1.000        ; -0.085     ; 3.875      ;
; -2.959 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                ; clk_div                                              ; clk_div     ; 1.000        ; -0.085     ; 3.875      ;
; -2.959 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[5]               ; clk_div                                              ; clk_div     ; 1.000        ; -0.085     ; 3.875      ;
; -2.959 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[5]                ; clk_div                                              ; clk_div     ; 1.000        ; -0.085     ; 3.875      ;
; -2.959 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[3]                ; clk_div                                              ; clk_div     ; 1.000        ; -0.085     ; 3.875      ;
; -2.959 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[1]                ; clk_div                                              ; clk_div     ; 1.000        ; -0.085     ; 3.875      ;
; -2.959 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.064     ; 3.896      ;
; -2.959 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.064     ; 3.896      ;
; -2.953 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.930      ; 4.808      ;
; -2.953 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.930      ; 4.808      ;
; -2.953 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.930      ; 4.808      ;
; -2.953 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.930      ; 4.808      ;
; -2.953 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.930      ; 4.808      ;
; -2.953 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.930      ; 4.808      ;
; -2.953 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.930      ; 4.808      ;
; -2.953 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.930      ; 4.808      ;
; -2.668 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 3.588      ;
; -2.668 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 3.588      ;
; -2.668 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 3.588      ;
; -2.660 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.079     ; 3.582      ;
; -2.660 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.079     ; 3.582      ;
; -2.660 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.079     ; 3.582      ;
; -2.660 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.079     ; 3.582      ;
; -2.660 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.079     ; 3.582      ;
; -2.660 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.079     ; 3.582      ;
; -2.660 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.079     ; 3.582      ;
; -2.660 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.079     ; 3.582      ;
; -1.294 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[7]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.079     ; 2.216      ;
; -1.294 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[6]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.079     ; 2.216      ;
; -1.294 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[4]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.079     ; 2.216      ;
; -1.294 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[3]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.079     ; 2.216      ;
; -1.294 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[2]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.079     ; 2.216      ;
; -1.294 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[1]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.079     ; 2.216      ;
; -1.294 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[0]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.079     ; 2.216      ;
; -1.286 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[2]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.078     ; 2.209      ;
; -1.286 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[9]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.078     ; 2.209      ;
; -1.286 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[3]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.078     ; 2.209      ;
; -1.286 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[9]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.078     ; 2.209      ;
; -1.286 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[8]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.078     ; 2.209      ;
; -1.286 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[5]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.078     ; 2.209      ;
; -1.257 ; reset_sync_25  ; vga_display_controller:vga_ctrl|current_pixel_data[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.064     ; 2.194      ;
; -1.257 ; reset_sync_25  ; vga_display_controller:vga_ctrl|current_pixel_data[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.064     ; 2.194      ;
; -1.257 ; reset_sync_25  ; vga_display_controller:vga_ctrl|fifo_was_read         ; clk_div                                              ; clk_div     ; 1.000        ; -0.064     ; 2.194      ;
; -1.257 ; reset_sync_25  ; vga_display_controller:vga_ctrl|rgb[0]                ; clk_div                                              ; clk_div     ; 1.000        ; -0.064     ; 2.194      ;
; -1.257 ; reset_sync_25  ; vga_display_controller:vga_ctrl|rgb[1]                ; clk_div                                              ; clk_div     ; 1.000        ; -0.064     ; 2.194      ;
; -1.257 ; reset_sync_25  ; vga_display_controller:vga_ctrl|rgb[2]                ; clk_div                                              ; clk_div     ; 1.000        ; -0.064     ; 2.194      ;
; -1.257 ; reset_sync_25  ; vga_display_controller:vga_ctrl|current_pixel_data[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.064     ; 2.194      ;
; -1.257 ; reset_sync_25  ; vga_display_controller:vga_ctrl|pixel_valid           ; clk_div                                              ; clk_div     ; 1.000        ; -0.064     ; 2.194      ;
; -1.248 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[8]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 2.169      ;
; -1.248 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[7]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 2.169      ;
; -1.248 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[6]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 2.169      ;
; -1.248 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[5]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 2.169      ;
; -1.248 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[4]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 2.169      ;
; -1.248 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[1]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 2.169      ;
; -1.248 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[0]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 2.169      ;
+--------+----------------+-------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk_div'                                                                                                                                                     ;
+-------+----------------+-------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                                               ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+-------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 1.708 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[8]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.093      ; 2.013      ;
; 1.708 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[7]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.093      ; 2.013      ;
; 1.708 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[6]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.093      ; 2.013      ;
; 1.708 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[5]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.093      ; 2.013      ;
; 1.708 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[4]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.093      ; 2.013      ;
; 1.708 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[1]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.093      ; 2.013      ;
; 1.708 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[0]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.093      ; 2.013      ;
; 1.731 ; reset_sync_25  ; vga_display_controller:vga_ctrl|current_pixel_data[0] ; clk_div                                              ; clk_div     ; 0.000        ; 0.109      ; 2.052      ;
; 1.731 ; reset_sync_25  ; vga_display_controller:vga_ctrl|current_pixel_data[1] ; clk_div                                              ; clk_div     ; 0.000        ; 0.109      ; 2.052      ;
; 1.731 ; reset_sync_25  ; vga_display_controller:vga_ctrl|fifo_was_read         ; clk_div                                              ; clk_div     ; 0.000        ; 0.109      ; 2.052      ;
; 1.731 ; reset_sync_25  ; vga_display_controller:vga_ctrl|rgb[0]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.109      ; 2.052      ;
; 1.731 ; reset_sync_25  ; vga_display_controller:vga_ctrl|rgb[1]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.109      ; 2.052      ;
; 1.731 ; reset_sync_25  ; vga_display_controller:vga_ctrl|rgb[2]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.109      ; 2.052      ;
; 1.731 ; reset_sync_25  ; vga_display_controller:vga_ctrl|current_pixel_data[2] ; clk_div                                              ; clk_div     ; 0.000        ; 0.109      ; 2.052      ;
; 1.731 ; reset_sync_25  ; vga_display_controller:vga_ctrl|pixel_valid           ; clk_div                                              ; clk_div     ; 0.000        ; 0.109      ; 2.052      ;
; 1.750 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[2]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.094      ; 2.056      ;
; 1.750 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[9]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.094      ; 2.056      ;
; 1.750 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[3]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.094      ; 2.056      ;
; 1.750 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[9]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.094      ; 2.056      ;
; 1.750 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[8]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.094      ; 2.056      ;
; 1.750 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[5]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.094      ; 2.056      ;
; 1.761 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[7]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.093      ; 2.066      ;
; 1.761 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[6]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.093      ; 2.066      ;
; 1.761 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[4]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.093      ; 2.066      ;
; 1.761 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[3]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.093      ; 2.066      ;
; 1.761 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[2]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.093      ; 2.066      ;
; 1.761 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[1]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.093      ; 2.066      ;
; 1.761 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[0]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.093      ; 2.066      ;
; 1.764 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.474      ; 4.520      ;
; 1.764 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.474      ; 4.520      ;
; 1.764 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.474      ; 4.520      ;
; 1.764 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.474      ; 4.520      ;
; 1.764 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.474      ; 4.520      ;
; 1.764 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.474      ; 4.520      ;
; 1.764 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.474      ; 4.520      ;
; 1.764 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.474      ; 4.520      ;
; 1.772 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.472      ; 4.526      ;
; 1.772 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.472      ; 4.526      ;
; 1.772 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.472      ; 4.526      ;
; 1.995 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.468      ; 4.745      ;
; 1.995 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.468      ; 4.745      ;
; 1.995 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.468      ; 4.745      ;
; 1.995 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[3]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.468      ; 4.745      ;
; 1.995 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.468      ; 4.745      ;
; 1.995 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.468      ; 4.745      ;
; 1.995 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.468      ; 4.745      ;
; 1.995 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.468      ; 4.745      ;
; 1.995 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.468      ; 4.745      ;
; 1.995 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[4]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.468      ; 4.745      ;
; 1.995 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.468      ; 4.745      ;
; 1.995 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.468      ; 4.745      ;
; 2.001 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.496      ; 4.779      ;
; 2.001 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.496      ; 4.779      ;
; 2.021 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.473      ; 4.776      ;
; 2.021 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[0]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.473      ; 4.776      ;
; 2.021 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.473      ; 4.776      ;
; 2.021 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.473      ; 4.776      ;
; 2.021 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.473      ; 4.776      ;
; 2.021 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.473      ; 4.776      ;
; 2.949 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 3.242      ;
; 2.949 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 3.242      ;
; 2.949 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 3.242      ;
; 2.949 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 3.242      ;
; 2.949 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 3.242      ;
; 2.949 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 3.242      ;
; 2.949 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 3.242      ;
; 2.949 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 3.242      ;
; 2.957 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.079      ; 3.248      ;
; 2.957 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.079      ; 3.248      ;
; 2.957 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.079      ; 3.248      ;
; 3.180 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[0]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.075      ; 3.467      ;
; 3.180 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.075      ; 3.467      ;
; 3.180 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[3]               ; clk_div                                              ; clk_div     ; 0.000        ; 0.075      ; 3.467      ;
; 3.180 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[4]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.075      ; 3.467      ;
; 3.180 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[4]               ; clk_div                                              ; clk_div     ; 0.000        ; 0.075      ; 3.467      ;
; 3.180 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[6]               ; clk_div                                              ; clk_div     ; 0.000        ; 0.075      ; 3.467      ;
; 3.180 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[7]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.075      ; 3.467      ;
; 3.180 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.075      ; 3.467      ;
; 3.180 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[5]               ; clk_div                                              ; clk_div     ; 0.000        ; 0.075      ; 3.467      ;
; 3.180 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[5]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.075      ; 3.467      ;
; 3.180 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[3]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.075      ; 3.467      ;
; 3.180 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[1]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.075      ; 3.467      ;
; 3.180 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.109      ; 3.501      ;
; 3.180 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.109      ; 3.501      ;
; 3.206 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[0]               ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 3.498      ;
; 3.206 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[2]               ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 3.498      ;
; 3.206 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[1]               ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 3.498      ;
; 3.206 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 3.498      ;
; 3.206 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 3.498      ;
; 3.206 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 3.498      ;
+-------+----------------+-------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                       ;
+-------+----------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 3.369 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[12]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.591      ; 4.172      ;
; 3.369 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[11]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.591      ; 4.172      ;
; 3.369 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[4]                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.591      ; 4.172      ;
; 3.369 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[2]                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.591      ; 4.172      ;
; 3.369 ; reset_sync_133 ; start_sync1                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.591      ; 4.172      ;
; 3.372 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[14]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.589      ; 4.173      ;
; 3.372 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[16]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.589      ; 4.173      ;
; 3.372 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[17]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.589      ; 4.173      ;
; 3.372 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[15]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.589      ; 4.173      ;
; 3.372 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[13]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.589      ; 4.173      ;
; 3.372 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[9]                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.589      ; 4.173      ;
; 3.378 ; reset_sync_133 ; vga_frame_reader:frame_reader|state.FRAME_COMPLETE                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.614      ; 4.204      ;
; 3.378 ; reset_sync_133 ; vga_frame_reader:frame_reader|sdram_ready_latched                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.614      ; 4.204      ;
; 3.378 ; reset_sync_133 ; vga_frame_reader:frame_reader|frame_start_sync2                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.614      ; 4.204      ;
; 3.378 ; reset_sync_133 ; vga_frame_reader:frame_reader|frame_start_prev                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.614      ; 4.204      ;
; 3.385 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[5]                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.576      ; 4.173      ;
; 3.385 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[3]                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.576      ; 4.173      ;
; 3.385 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[1]                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.576      ; 4.173      ;
; 3.424 ; reset_sync_133 ; vga_frame_reader:frame_reader|frame_start_sync1                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.557      ; 4.193      ;
; 3.427 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[6]                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.533      ; 4.172      ;
; 3.775 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[0]                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.533      ; 4.520      ;
; 3.775 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[2]                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.533      ; 4.520      ;
; 3.775 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[3]                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.533      ; 4.520      ;
; 3.775 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[3]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.533      ; 4.520      ;
; 3.775 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[2]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.533      ; 4.520      ;
; 3.775 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[3]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.533      ; 4.520      ;
; 3.862 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[17]                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.172      ;
; 3.862 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[16]                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.172      ;
; 3.862 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[15]                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.172      ;
; 3.862 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[14]                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.172      ;
; 3.862 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[13]                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.172      ;
; 3.862 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[12]                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.172      ;
; 3.862 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[11]                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.172      ;
; 3.862 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[10]                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.172      ;
; 3.862 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[9]                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.172      ;
; 3.863 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|state.WRITING                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 4.174      ;
; 3.863 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|state.IDLE                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 4.174      ;
; 3.863 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|state.READING                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 4.174      ;
; 3.863 ; reset_sync_133 ; sys_state.SYS_DISPLAYING                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 4.174      ;
; 3.863 ; reset_sync_133 ; sys_state.SYS_LOADING                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 4.174      ;
; 3.863 ; reset_sync_133 ; sys_state.SYS_WAIT_BUTTON                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 4.174      ;
; 3.863 ; reset_sync_133 ; sys_state.SYS_WAIT_INIT                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 4.174      ;
; 3.863 ; reset_sync_133 ; start_sync3                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 4.174      ;
; 3.864 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|state.ST_WRITE           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 4.170      ;
; 3.864 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|refresh_count_reg[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 4.169      ;
; 3.864 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|refresh_count_reg[8]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 4.169      ;
; 3.864 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|refresh_count_reg[10]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 4.169      ;
; 3.864 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|refresh_count_reg[9]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 4.169      ;
; 3.864 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|refresh_count_reg[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 4.170      ;
; 3.864 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|refresh_count_reg[5]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 4.170      ;
; 3.864 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|refresh_count_reg[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 4.170      ;
; 3.864 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|refresh_count_reg[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 4.170      ;
; 3.864 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|state.ST_PRECHARGE       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 4.171      ;
; 3.864 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|refresh_count_reg[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 4.170      ;
; 3.864 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|refresh_count_reg[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 4.170      ;
; 3.864 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|refresh_count_reg[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 4.169      ;
; 3.864 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|old_state_reg.ST_OPERATE ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 4.171      ;
; 3.864 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|old_state_reg.ST_WRITE   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 4.170      ;
; 3.864 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|state.ST_BURST_STOP      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 4.170      ;
; 3.865 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|tx_enable_reg            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 4.172      ;
; 3.865 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cols_written_reg[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 4.172      ;
; 3.865 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cols_written_reg[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 4.172      ;
; 3.865 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cols_written_reg[6]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 4.172      ;
; 3.865 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cols_written_reg[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 4.172      ;
; 3.865 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cols_written_reg[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 4.172      ;
; 3.865 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cols_written_reg[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 4.172      ;
; 3.865 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cols_written_reg[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 4.172      ;
; 3.865 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cols_written_reg[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 4.172      ;
; 3.866 ; reset_sync_133 ; image_loader:img_loader|state.WAIT_WRITE                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 4.174      ;
; 3.866 ; reset_sync_133 ; image_loader:img_loader|state.CHECK_DONE                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 4.174      ;
; 3.866 ; reset_sync_133 ; image_loader:img_loader|state.LOAD_PIXEL                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 4.174      ;
; 3.866 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[8]                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 4.174      ;
; 3.866 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[7]                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 4.174      ;
; 3.866 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[6]                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 4.174      ;
; 3.866 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[5]                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 4.174      ;
; 3.866 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[4]                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 4.174      ;
; 3.866 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[3]                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 4.174      ;
; 3.866 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[2]                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 4.174      ;
; 3.866 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[1]                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 4.174      ;
; 3.866 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[0]                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 4.174      ;
; 3.866 ; reset_sync_133 ; image_loader:img_loader|state.WAIT_SDRAM                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 4.174      ;
; 3.866 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[10]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 4.173      ;
; 3.866 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[0]                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 4.172      ;
; 3.866 ; reset_sync_133 ; image_loader:img_loader|state.IDLE                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 4.174      ;
; 3.866 ; reset_sync_133 ; start_sync2                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 4.172      ;
; 3.872 ; reset_sync_133 ; vga_frame_reader:frame_reader|state.IDLE                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 4.204      ;
; 3.872 ; reset_sync_133 ; vga_frame_reader:frame_reader|state.START_READ                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 4.204      ;
; 3.872 ; reset_sync_133 ; vga_frame_reader:frame_reader|state.READING                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 4.204      ;
; 3.872 ; reset_sync_133 ; vga_frame_reader:frame_reader|state.WAIT_NEXT_FRAME                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 4.204      ;
; 3.872 ; reset_sync_133 ; vga_frame_reader:frame_reader|state.WAIT_READY                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 4.204      ;
; 3.875 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|rows_written_reg[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 4.179      ;
; 3.875 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|rows_written_reg[6]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 4.179      ;
; 3.875 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|rows_written_reg[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 4.179      ;
; 3.875 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|rows_written_reg[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 4.179      ;
; 3.875 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|rows_written_reg[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 4.179      ;
; 3.875 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|rows_written_reg[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 4.179      ;
; 3.875 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|rows_written_reg[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 4.179      ;
; 3.875 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|rows_written_reg[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 4.179      ;
; 3.875 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|rows_written_reg[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 4.179      ;
; 3.875 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|rows_written_reg[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 4.179      ;
+-------+----------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 97.95 MHz  ; 97.95 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 123.72 MHz ; 123.72 MHz      ; clk_div                                              ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_div                                              ; -7.083 ; -156.665      ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -4.321 ; -747.789      ;
; clk_50MHz                                            ; -0.807 ; -0.807        ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_div                                              ; -1.490 ; -6.214        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.190  ; 0.000         ;
; clk_50MHz                                            ; 0.642  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -5.843 ; -171.454      ;
; clk_div                                              ; -3.203 ; -127.206      ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; clk_div                                              ; 1.538 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.991 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_div                                              ; -1.487 ; -93.681       ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.315  ; 0.000         ;
; clk_50MHz                                            ; 9.750  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_div'                                                                                                                                                                           ;
+--------+------------------------------------------------+-----------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                 ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+-----------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -7.083 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; fifo_buffer:pixel_fifo|read_data[1]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.042     ; 8.043      ;
; -7.030 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; fifo_buffer:pixel_fifo|read_data[0]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.071     ; 7.961      ;
; -6.923 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; fifo_buffer:pixel_fifo|read_data[0]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.071     ; 7.854      ;
; -6.905 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; fifo_buffer:pixel_fifo|read_data[1]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.042     ; 7.865      ;
; -6.897 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; fifo_buffer:pixel_fifo|read_data[0]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.071     ; 7.828      ;
; -6.885 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; fifo_buffer:pixel_fifo|read_data[1]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.042     ; 7.845      ;
; -6.866 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; fifo_buffer:pixel_fifo|read_data[2]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.041     ; 7.827      ;
; -6.857 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; fifo_buffer:pixel_fifo|read_data[0]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.071     ; 7.788      ;
; -6.855 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; fifo_buffer:pixel_fifo|read_data[1]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.042     ; 7.815      ;
; -6.733 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; fifo_buffer:pixel_fifo|read_data[2]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.041     ; 7.694      ;
; -6.725 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; fifo_buffer:pixel_fifo|read_data[2]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.041     ; 7.686      ;
; -6.677 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]         ; fifo_buffer:pixel_fifo|read_data[1]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.042     ; 7.637      ;
; -6.676 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]         ; fifo_buffer:pixel_fifo|read_data[2]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.041     ; 7.637      ;
; -6.649 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; fifo_buffer:pixel_fifo|read_data[2]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.041     ; 7.610      ;
; -6.605 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]         ; fifo_buffer:pixel_fifo|read_data[2]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.041     ; 7.566      ;
; -6.588 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]         ; fifo_buffer:pixel_fifo|read_data[1]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.042     ; 7.548      ;
; -6.579 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]         ; fifo_buffer:pixel_fifo|read_data[0]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.071     ; 7.510      ;
; -6.376 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]         ; fifo_buffer:pixel_fifo|read_data[0]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.071     ; 7.307      ;
; -5.886 ; fifo_buffer:pixel_fifo|memory~84               ; fifo_buffer:pixel_fifo|read_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.617      ; 7.429      ;
; -5.884 ; fifo_buffer:pixel_fifo|memory~253              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.620      ; 7.430      ;
; -5.821 ; fifo_buffer:pixel_fifo|memory~55               ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.620      ; 7.367      ;
; -5.791 ; fifo_buffer:pixel_fifo|memory~205              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.621      ; 7.338      ;
; -5.760 ; fifo_buffer:pixel_fifo|memory~87               ; fifo_buffer:pixel_fifo|read_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.604      ; 7.290      ;
; -5.748 ; fifo_buffer:pixel_fifo|memory~220              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.645      ; 7.319      ;
; -5.746 ; fifo_buffer:pixel_fifo|memory~88               ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.633      ; 7.305      ;
; -5.725 ; fifo_buffer:pixel_fifo|memory~272              ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.169      ; 6.820      ;
; -5.711 ; fifo_buffer:pixel_fifo|memory~96               ; fifo_buffer:pixel_fifo|read_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.593      ; 7.230      ;
; -5.708 ; fifo_buffer:pixel_fifo|memory~133              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.656      ; 7.290      ;
; -5.678 ; fifo_buffer:pixel_fifo|memory~78               ; fifo_buffer:pixel_fifo|read_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.606      ; 7.210      ;
; -5.669 ; fifo_buffer:pixel_fifo|memory~275              ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.666      ; 7.261      ;
; -5.664 ; fifo_buffer:pixel_fifo|memory~28               ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.182      ; 6.772      ;
; -5.661 ; fifo_buffer:pixel_fifo|memory~340              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.630      ; 7.217      ;
; -5.625 ; fifo_buffer:pixel_fifo|memory~29               ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.189      ; 6.740      ;
; -5.604 ; fifo_buffer:pixel_fifo|memory~60               ; fifo_buffer:pixel_fifo|read_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.598      ; 7.128      ;
; -5.604 ; fifo_buffer:pixel_fifo|memory~259              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.621      ; 7.151      ;
; -5.589 ; fifo_buffer:pixel_fifo|memory~71               ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.633      ; 7.148      ;
; -5.586 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]        ; fifo_buffer:pixel_fifo|read_ptr_gray[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.064     ; 6.524      ;
; -5.579 ; fifo_buffer:pixel_fifo|memory~379              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.651      ; 7.156      ;
; -5.574 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; fifo_buffer:pixel_fifo|read_ptr_gray[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.064     ; 6.512      ;
; -5.572 ; fifo_buffer:pixel_fifo|memory~173              ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.652      ; 7.150      ;
; -5.569 ; fifo_buffer:pixel_fifo|memory~162              ; fifo_buffer:pixel_fifo|read_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.612      ; 7.107      ;
; -5.566 ; fifo_buffer:pixel_fifo|memory~85               ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.646      ; 7.138      ;
; -5.559 ; fifo_buffer:pixel_fifo|memory~274              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.659      ; 7.144      ;
; -5.546 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]        ; fifo_buffer:pixel_fifo|read_ptr_gray[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.064     ; 6.484      ;
; -5.512 ; fifo_buffer:pixel_fifo|memory~251              ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.660      ; 7.098      ;
; -5.510 ; fifo_buffer:pixel_fifo|memory~343              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.227      ; 6.663      ;
; -5.505 ; fifo_buffer:pixel_fifo|memory~195              ; fifo_buffer:pixel_fifo|read_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.601      ; 7.032      ;
; -5.504 ; fifo_buffer:pixel_fifo|memory~307              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.635      ; 7.065      ;
; -5.503 ; fifo_buffer:pixel_fifo|memory~335              ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.639      ; 7.068      ;
; -5.493 ; fifo_buffer:pixel_fifo|memory~30               ; fifo_buffer:pixel_fifo|read_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.603      ; 7.022      ;
; -5.481 ; fifo_buffer:pixel_fifo|memory~270              ; fifo_buffer:pixel_fifo|read_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.600      ; 7.007      ;
; -5.480 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]        ; fifo_buffer:pixel_fifo|read_ptr_gray[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.064     ; 6.418      ;
; -5.476 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6] ; fifo_buffer:pixel_fifo|read_ptr_gray[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.071     ; 6.407      ;
; -5.472 ; fifo_buffer:pixel_fifo|memory~44               ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.631      ; 7.029      ;
; -5.472 ; fifo_buffer:pixel_fifo|memory~176              ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.190      ; 6.588      ;
; -5.468 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; fifo_buffer:pixel_fifo|read_ptr_gray[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.064     ; 6.406      ;
; -5.440 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]        ; fifo_buffer:pixel_fifo|read_ptr_gray[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.064     ; 6.378      ;
; -5.437 ; fifo_buffer:pixel_fifo|memory~267              ; fifo_buffer:pixel_fifo|read_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.592      ; 6.955      ;
; -5.405 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]        ; fifo_buffer:pixel_fifo|read_ptr_gray[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.064     ; 6.343      ;
; -5.404 ; fifo_buffer:pixel_fifo|memory~66               ; fifo_buffer:pixel_fifo|read_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.593      ; 6.923      ;
; -5.393 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; fifo_buffer:pixel_fifo|read_ptr_gray[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.064     ; 6.331      ;
; -5.370 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6] ; fifo_buffer:pixel_fifo|read_ptr_gray[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.071     ; 6.301      ;
; -5.365 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]        ; fifo_buffer:pixel_fifo|read_ptr_gray[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.064     ; 6.303      ;
; -5.362 ; fifo_buffer:pixel_fifo|memory~51               ; fifo_buffer:pixel_fifo|read_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.136      ; 6.424      ;
; -5.361 ; fifo_buffer:pixel_fifo|memory~163              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.641      ; 6.928      ;
; -5.352 ; fifo_buffer:pixel_fifo|memory~268              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.621      ; 6.899      ;
; -5.352 ; fifo_buffer:pixel_fifo|memory~174              ; fifo_buffer:pixel_fifo|read_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.621      ; 6.899      ;
; -5.349 ; fifo_buffer:pixel_fifo|memory~124              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.138      ; 6.413      ;
; -5.346 ; fifo_buffer:pixel_fifo|memory~15               ; fifo_buffer:pixel_fifo|read_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.181      ; 6.453      ;
; -5.339 ; fifo_buffer:pixel_fifo|memory~80               ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.642      ; 6.907      ;
; -5.337 ; fifo_buffer:pixel_fifo|memory~49               ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.172      ; 6.435      ;
; -5.326 ; fifo_buffer:pixel_fifo|memory~175              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.650      ; 6.902      ;
; -5.316 ; fifo_buffer:pixel_fifo|memory~164              ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.648      ; 6.890      ;
; -5.310 ; fifo_buffer:pixel_fifo|memory~62               ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.633      ; 6.869      ;
; -5.299 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4] ; fifo_buffer:pixel_fifo|read_ptr_gray[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.071     ; 6.230      ;
; -5.297 ; fifo_buffer:pixel_fifo|memory~198              ; fifo_buffer:pixel_fifo|read_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.625      ; 6.848      ;
; -5.295 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6] ; fifo_buffer:pixel_fifo|read_ptr_gray[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.071     ; 6.226      ;
; -5.279 ; fifo_buffer:pixel_fifo|memory~285              ; fifo_buffer:pixel_fifo|read_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.596      ; 6.801      ;
; -5.278 ; fifo_buffer:pixel_fifo|read_ptr_gray[3]        ; fifo_buffer:pixel_fifo|read_ptr_gray[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.064     ; 6.216      ;
; -5.267 ; fifo_buffer:pixel_fifo|memory~364              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.215      ; 6.408      ;
; -5.257 ; fifo_buffer:pixel_fifo|memory~303              ; fifo_buffer:pixel_fifo|read_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.595      ; 6.778      ;
; -5.246 ; fifo_buffer:pixel_fifo|memory~283              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.184      ; 6.356      ;
; -5.233 ; fifo_buffer:pixel_fifo|read_ptr_gray[4]        ; fifo_buffer:pixel_fifo|read_ptr_gray[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.064     ; 6.171      ;
; -5.215 ; fifo_buffer:pixel_fifo|memory~140              ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.230      ; 6.371      ;
; -5.207 ; fifo_buffer:pixel_fifo|memory~12               ; fifo_buffer:pixel_fifo|read_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.093      ; 6.226      ;
; -5.206 ; fifo_buffer:pixel_fifo|memory~63               ; fifo_buffer:pixel_fifo|read_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.603      ; 6.735      ;
; -5.202 ; fifo_buffer:pixel_fifo|memory~327              ; fifo_buffer:pixel_fifo|read_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.163      ; 6.291      ;
; -5.202 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]        ; fifo_buffer:pixel_fifo|read_ptr_gray[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.070     ; 6.134      ;
; -5.199 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1] ; fifo_buffer:pixel_fifo|read_ptr_gray[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.070     ; 6.131      ;
; -5.198 ; fifo_buffer:pixel_fifo|memory~1                ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.208      ; 6.332      ;
; -5.196 ; fifo_buffer:pixel_fifo|memory~301              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.624      ; 6.746      ;
; -5.193 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4] ; fifo_buffer:pixel_fifo|read_ptr_gray[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.071     ; 6.124      ;
; -5.180 ; fifo_buffer:pixel_fifo|memory~305              ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.631      ; 6.737      ;
; -5.177 ; vga_display_controller:vga_ctrl|h_count[9]     ; fifo_buffer:pixel_fifo|read_ptr_gray[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.084     ; 6.095      ;
; -5.177 ; vga_display_controller:vga_ctrl|h_count[8]     ; fifo_buffer:pixel_fifo|read_ptr_gray[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.084     ; 6.095      ;
; -5.172 ; fifo_buffer:pixel_fifo|read_ptr_gray[3]        ; fifo_buffer:pixel_fifo|read_ptr_gray[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.064     ; 6.110      ;
; -5.172 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]        ; fifo_buffer:pixel_fifo|read_ptr_gray[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.070     ; 6.104      ;
; -5.165 ; fifo_buffer:pixel_fifo|memory~373              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.181      ; 6.272      ;
; -5.155 ; fifo_buffer:pixel_fifo|memory~128              ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.641      ; 6.722      ;
; -5.154 ; fifo_buffer:pixel_fifo|memory~126              ; fifo_buffer:pixel_fifo|read_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.605      ; 6.685      ;
+--------+------------------------------------------------+-----------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                              ;
+--------+---------------------------------------------+---------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -4.321 ; vga_display_controller:vga_ctrl|v_count[5]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.709     ; 2.568      ;
; -4.312 ; vga_display_controller:vga_ctrl|v_count[7]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.709     ; 2.559      ;
; -4.237 ; vga_display_controller:vga_ctrl|h_count[7]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.710     ; 2.483      ;
; -4.143 ; vga_display_controller:vga_ctrl|v_count[6]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.709     ; 2.390      ;
; -4.086 ; vga_display_controller:vga_ctrl|h_count[9]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.710     ; 2.332      ;
; -4.067 ; vga_display_controller:vga_ctrl|h_count[5]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.710     ; 2.313      ;
; -4.020 ; vga_display_controller:vga_ctrl|v_count[8]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.709     ; 2.267      ;
; -3.942 ; vga_display_controller:vga_ctrl|h_count[8]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.710     ; 2.188      ;
; -3.938 ; vga_display_controller:vga_ctrl|v_count[9]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.710     ; 2.184      ;
; -3.931 ; vga_display_controller:vga_ctrl|h_count[6]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.710     ; 2.177      ;
; -3.894 ; vga_display_controller:vga_ctrl|h_count[4]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.710     ; 2.140      ;
; -3.872 ; vga_display_controller:vga_ctrl|v_count[4]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.709     ; 2.119      ;
; -3.863 ; vga_display_controller:vga_ctrl|v_count[1]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.709     ; 2.110      ;
; -3.756 ; vga_display_controller:vga_ctrl|v_count[0]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.709     ; 2.003      ;
; -3.629 ; vga_display_controller:vga_ctrl|v_count[2]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.710     ; 1.875      ;
; -3.558 ; vga_display_controller:vga_ctrl|h_count[0]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.710     ; 1.804      ;
; -3.544 ; vga_display_controller:vga_ctrl|h_count[2]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.710     ; 1.790      ;
; -3.366 ; vga_display_controller:vga_ctrl|h_count[3]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.710     ; 1.612      ;
; -3.274 ; fifo_buffer:pixel_fifo|read_ptr_gray[3]     ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[3]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.711     ; 1.519      ;
; -3.242 ; vga_display_controller:vga_ctrl|h_count[1]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.710     ; 1.488      ;
; -3.175 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]     ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[1]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.120     ; 1.011      ;
; -3.107 ; vga_display_controller:vga_ctrl|v_count[3]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.710     ; 1.353      ;
; -3.045 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]      ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[7]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.713     ; 1.288      ;
; -2.982 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]     ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[2]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.120     ; 0.818      ;
; -2.970 ; fifo_buffer:pixel_fifo|read_ptr_gray[0]     ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[0]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.120     ; 0.806      ;
; -2.784 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]     ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[5]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.713     ; 1.027      ;
; -2.784 ; fifo_buffer:pixel_fifo|read_ptr_gray[4]     ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[4]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.713     ; 1.027      ;
; -2.782 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]     ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[6]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.713     ; 1.025      ;
; -2.693 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~144                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.066     ; 10.145     ;
; -2.560 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~270                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.040     ; 10.038     ;
; -2.425 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~60                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.038     ; 9.905      ;
; -2.351 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~162                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.057     ; 9.812      ;
; -2.351 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~163                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.057     ; 9.812      ;
; -2.351 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~164                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.057     ; 9.812      ;
; -2.320 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~273                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.069     ; 9.769      ;
; -2.320 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~274                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.069     ; 9.769      ;
; -2.320 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~275                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.069     ; 9.769      ;
; -2.305 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~84                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.061     ; 9.762      ;
; -2.305 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~85                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.061     ; 9.762      ;
; -2.305 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~86                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.061     ; 9.762      ;
; -2.302 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~11                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.047     ; 9.773      ;
; -2.290 ; fifo_buffer:pixel_fifo|write_ptr_bin[1]     ; fifo_buffer:pixel_fifo|write_ptr_gray[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.072     ; 9.736      ;
; -2.278 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~54                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.036     ; 9.760      ;
; -2.278 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~55                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.036     ; 9.760      ;
; -2.278 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~56                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.036     ; 9.760      ;
; -2.265 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~174                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.061     ; 9.722      ;
; -2.265 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~175                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.061     ; 9.722      ;
; -2.258 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~210                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.033     ; 9.743      ;
; -2.258 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~211                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.033     ; 9.743      ;
; -2.258 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~212                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.033     ; 9.743      ;
; -2.255 ; fifo_buffer:pixel_fifo|write_ptr_bin[1]     ; fifo_buffer:pixel_fifo|memory~144                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.066     ; 9.707      ;
; -2.237 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~42                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.040     ; 9.715      ;
; -2.237 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~43                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.040     ; 9.715      ;
; -2.237 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~44                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.040     ; 9.715      ;
; -2.228 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~10                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.037     ; 9.709      ;
; -2.215 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~300                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.040     ; 9.693      ;
; -2.215 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~301                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.040     ; 9.693      ;
; -2.215 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~302                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.040     ; 9.693      ;
; -2.209 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~252                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.036     ; 9.691      ;
; -2.209 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~253                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.036     ; 9.691      ;
; -2.209 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~254                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.036     ; 9.691      ;
; -2.209 ; fifo_buffer:pixel_fifo|write_ptr_bin[1]     ; fifo_buffer:pixel_fifo|write_ptr_gray[5]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.071     ; 9.656      ;
; -2.206 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~267                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.037     ; 9.687      ;
; -2.206 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~268                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.037     ; 9.687      ;
; -2.206 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~269                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.037     ; 9.687      ;
; -2.196 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~69                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.038     ; 9.676      ;
; -2.196 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~70                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.038     ; 9.676      ;
; -2.196 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~71                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.038     ; 9.676      ;
; -2.179 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~4                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.047     ; 9.650      ;
; -2.179 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~5                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.047     ; 9.650      ;
; -2.173 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~61                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.038     ; 9.653      ;
; -2.173 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~62                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.038     ; 9.653      ;
; -2.170 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~271                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.346      ; 10.034     ;
; -2.164 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~303                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.040     ; 9.642      ;
; -2.164 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~304                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.040     ; 9.642      ;
; -2.164 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~305                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.040     ; 9.642      ;
; -2.160 ; fifo_buffer:pixel_fifo|write_ptr_bin[3]     ; fifo_buffer:pixel_fifo|write_ptr_gray[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.072     ; 9.606      ;
; -2.151 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~3                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.383      ; 10.052     ;
; -2.148 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~93                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.046     ; 9.620      ;
; -2.148 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~94                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.046     ; 9.620      ;
; -2.148 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~95                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.046     ; 9.620      ;
; -2.143 ; vga_frame_reader:frame_reader|state.READING ; vga_frame_reader:frame_reader|pixels_read_reg[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.349      ; 10.010     ;
; -2.128 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~219                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.061     ; 9.585      ;
; -2.128 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~220                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.061     ; 9.585      ;
; -2.128 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~221                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.061     ; 9.585      ;
; -2.122 ; fifo_buffer:pixel_fifo|write_ptr_bin[1]     ; fifo_buffer:pixel_fifo|memory~270                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.040     ; 9.600      ;
; -2.115 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~315                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.037     ; 9.596      ;
; -2.115 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~316                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.037     ; 9.596      ;
; -2.115 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~317                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.037     ; 9.596      ;
; -2.102 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~30                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.043     ; 9.577      ;
; -2.102 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~31                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.043     ; 9.577      ;
; -2.102 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~32                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.043     ; 9.577      ;
; -2.088 ; vga_frame_reader:frame_reader|state.READING ; vga_frame_reader:frame_reader|pixels_read_reg[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.106     ; 9.500      ;
; -2.081 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]     ; fifo_buffer:pixel_fifo|write_ptr_gray[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.072     ; 9.527      ;
; -2.078 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~171                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.061     ; 9.535      ;
; -2.078 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~172                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.061     ; 9.535      ;
; -2.078 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~173                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.061     ; 9.535      ;
; -2.077 ; fifo_buffer:pixel_fifo|write_ptr_bin[1]     ; fifo_buffer:pixel_fifo|write_ptr_gray[3]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.332      ; 9.927      ;
; -2.069 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~272                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.408      ; 9.995      ;
; -2.050 ; vga_frame_reader:frame_reader|state.READING ; vga_frame_reader:frame_reader|pixels_read_reg[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.354      ; 9.922      ;
+--------+---------------------------------------------+---------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_50MHz'                                                            ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; -0.807 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; 0.500        ; 1.676      ; 3.215      ;
; -0.250 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; 1.000        ; 1.676      ; 3.158      ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_div'                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -1.490 ; fifo_buffer:pixel_fifo|write_ptr_gray[5]              ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.121      ; 0.896      ;
; -1.471 ; fifo_buffer:pixel_fifo|write_ptr_gray[4]              ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.120      ; 0.914      ;
; -1.115 ; fifo_buffer:pixel_fifo|write_ptr_gray[6]              ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.121      ; 1.271      ;
; -1.070 ; fifo_buffer:pixel_fifo|write_ptr_gray[2]              ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.718      ; 0.913      ;
; -1.068 ; fifo_buffer:pixel_fifo|write_ptr_gray[3]              ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.718      ; 0.915      ;
; 0.502  ; vga_display_controller:vga_ctrl|pixel_valid           ; vga_display_controller:vga_ctrl|rgb[0]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 0.769      ;
; 0.502  ; vga_display_controller:vga_ctrl|pixel_valid           ; vga_display_controller:vga_ctrl|rgb[1]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 0.769      ;
; 0.600  ; vga_display_controller:vga_ctrl|current_pixel_data[2] ; vga_display_controller:vga_ctrl|rgb[2]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 0.867      ;
; 0.633  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 0.899      ;
; 0.691  ; vga_display_controller:vga_ctrl|current_pixel_data[1] ; vga_display_controller:vga_ctrl|rgb[1]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 0.958      ;
; 0.692  ; vga_display_controller:vga_ctrl|current_pixel_data[0] ; vga_display_controller:vga_ctrl|rgb[0]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 0.959      ;
; 0.699  ; vga_display_controller:vga_ctrl|h_count[1]            ; vga_display_controller:vga_ctrl|h_count[1]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 0.966      ;
; 0.702  ; vga_display_controller:vga_ctrl|v_count[1]            ; vga_display_controller:vga_ctrl|v_count[1]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 0.968      ;
; 0.703  ; vga_display_controller:vga_ctrl|v_count[5]            ; vga_display_controller:vga_ctrl|v_count[5]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 0.969      ;
; 0.704  ; vga_display_controller:vga_ctrl|v_count[7]            ; vga_display_controller:vga_ctrl|v_count[7]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 0.970      ;
; 0.704  ; vga_display_controller:vga_ctrl|v_count[4]            ; vga_display_controller:vga_ctrl|v_count[4]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 0.970      ;
; 0.704  ; vga_display_controller:vga_ctrl|h_count[3]            ; vga_display_controller:vga_ctrl|h_count[3]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 0.971      ;
; 0.705  ; vga_display_controller:vga_ctrl|h_count[2]            ; vga_display_controller:vga_ctrl|h_count[2]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 0.972      ;
; 0.707  ; vga_display_controller:vga_ctrl|v_count[8]            ; vga_display_controller:vga_ctrl|v_count[8]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 0.973      ;
; 0.708  ; vga_display_controller:vga_ctrl|v_count[6]            ; vga_display_controller:vga_ctrl|v_count[6]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 0.974      ;
; 0.715  ; vga_display_controller:vga_ctrl|h_count[7]            ; vga_display_controller:vga_ctrl|h_count[7]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 0.982      ;
; 0.719  ; vga_display_controller:vga_ctrl|h_count[4]            ; vga_display_controller:vga_ctrl|h_count[4]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 0.986      ;
; 0.720  ; vga_display_controller:vga_ctrl|h_count[6]            ; vga_display_controller:vga_ctrl|h_count[6]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 0.987      ;
; 0.752  ; vga_display_controller:vga_ctrl|h_count[0]            ; vga_display_controller:vga_ctrl|h_count[0]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 1.019      ;
; 0.764  ; vga_display_controller:vga_ctrl|pixel_valid           ; vga_display_controller:vga_ctrl|rgb[2]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 1.031      ;
; 0.802  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 1.069      ;
; 0.840  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 1.106      ;
; 0.844  ; fifo_buffer:pixel_fifo|read_ptr_bin[7]                ; fifo_buffer:pixel_fifo|read_ptr_bin[7]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 1.110      ;
; 0.845  ; fifo_buffer:pixel_fifo|read_ptr_bin[7]                ; fifo_buffer:pixel_fifo|read_ptr_gray[6]               ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 1.111      ;
; 0.851  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.070      ; 1.116      ;
; 0.972  ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 1.238      ;
; 0.981  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 1.247      ;
; 1.021  ; vga_display_controller:vga_ctrl|h_count[1]            ; vga_display_controller:vga_ctrl|h_count[2]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 1.288      ;
; 1.023  ; vga_display_controller:vga_ctrl|v_count[4]            ; vga_display_controller:vga_ctrl|v_count[5]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 1.289      ;
; 1.024  ; vga_display_controller:vga_ctrl|h_count[2]            ; vga_display_controller:vga_ctrl|h_count[3]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 1.291      ;
; 1.025  ; vga_display_controller:vga_ctrl|v_count[5]            ; vga_display_controller:vga_ctrl|v_count[6]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 1.291      ;
; 1.027  ; vga_display_controller:vga_ctrl|v_count[6]            ; vga_display_controller:vga_ctrl|v_count[7]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 1.293      ;
; 1.028  ; vga_display_controller:vga_ctrl|v_count[7]            ; vga_display_controller:vga_ctrl|v_count[8]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 1.294      ;
; 1.028  ; vga_display_controller:vga_ctrl|h_count[3]            ; vga_display_controller:vga_ctrl|h_count[4]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 1.295      ;
; 1.034  ; fifo_buffer:pixel_fifo|memory~357                     ; fifo_buffer:pixel_fifo|read_data[0]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.657      ; 2.956      ;
; 1.037  ; vga_display_controller:vga_ctrl|v_count[0]            ; vga_display_controller:vga_ctrl|v_count[1]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 1.303      ;
; 1.038  ; vga_display_controller:vga_ctrl|v_count[4]            ; vga_display_controller:vga_ctrl|v_count[6]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 1.304      ;
; 1.039  ; vga_display_controller:vga_ctrl|h_count[6]            ; vga_display_controller:vga_ctrl|h_count[7]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 1.306      ;
; 1.039  ; vga_display_controller:vga_ctrl|h_count[2]            ; vga_display_controller:vga_ctrl|h_count[4]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 1.306      ;
; 1.042  ; vga_display_controller:vga_ctrl|v_count[6]            ; vga_display_controller:vga_ctrl|v_count[8]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 1.308      ;
; 1.047  ; vga_display_controller:vga_ctrl|h_count[0]            ; vga_display_controller:vga_ctrl|h_count[1]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 1.314      ;
; 1.049  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 1.315      ;
; 1.051  ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                ; fifo_buffer:pixel_fifo|read_ptr_bin[3]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 1.317      ;
; 1.053  ; vga_display_controller:vga_ctrl|h_count[4]            ; vga_display_controller:vga_ctrl|h_count[6]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 1.320      ;
; 1.062  ; vga_display_controller:vga_ctrl|h_count[0]            ; vga_display_controller:vga_ctrl|h_count[2]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 1.329      ;
; 1.068  ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                ; fifo_buffer:pixel_fifo|read_ptr_bin[4]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 1.334      ;
; 1.110  ; fifo_buffer:pixel_fifo|read_data[0]                   ; vga_display_controller:vga_ctrl|current_pixel_data[0] ; clk_div                                              ; clk_div     ; 0.000        ; 0.103      ; 1.408      ;
; 1.116  ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 1.382      ;
; 1.116  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.096      ; 1.407      ;
; 1.119  ; vga_display_controller:vga_ctrl|h_count[1]            ; vga_display_controller:vga_ctrl|h_count[3]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 1.386      ;
; 1.122  ; fifo_buffer:pixel_fifo|read_ptr_bin[0]                ; fifo_buffer:pixel_fifo|read_ptr_bin[0]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 1.388      ;
; 1.126  ; vga_display_controller:vga_ctrl|v_count[5]            ; vga_display_controller:vga_ctrl|v_count[7]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 1.392      ;
; 1.127  ; vga_display_controller:vga_ctrl|fifo_was_read         ; vga_display_controller:vga_ctrl|current_pixel_data[2] ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 1.394      ;
; 1.127  ; vga_display_controller:vga_ctrl|fifo_was_read         ; vga_display_controller:vga_ctrl|current_pixel_data[0] ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 1.394      ;
; 1.127  ; vga_display_controller:vga_ctrl|fifo_was_read         ; vga_display_controller:vga_ctrl|current_pixel_data[1] ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 1.394      ;
; 1.136  ; vga_display_controller:vga_ctrl|fifo_was_read         ; vga_display_controller:vga_ctrl|pixel_valid           ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 1.403      ;
; 1.143  ; vga_display_controller:vga_ctrl|h_count[1]            ; vga_display_controller:vga_ctrl|h_count[4]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 1.410      ;
; 1.145  ; vga_display_controller:vga_ctrl|v_count[4]            ; vga_display_controller:vga_ctrl|v_count[7]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 1.411      ;
; 1.147  ; vga_display_controller:vga_ctrl|v_count[5]            ; vga_display_controller:vga_ctrl|v_count[8]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 1.413      ;
; 1.148  ; vga_display_controller:vga_ctrl|v_count[1]            ; vga_display_controller:vga_ctrl|v_count[4]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 1.414      ;
; 1.150  ; vga_display_controller:vga_ctrl|h_count[3]            ; vga_display_controller:vga_ctrl|h_count[6]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 1.417      ;
; 1.152  ; fifo_buffer:pixel_fifo|read_ptr_bin[1]                ; fifo_buffer:pixel_fifo|read_ptr_bin[3]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 1.418      ;
; 1.160  ; vga_display_controller:vga_ctrl|h_count[4]            ; vga_display_controller:vga_ctrl|h_count[7]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 1.427      ;
; 1.160  ; vga_display_controller:vga_ctrl|v_count[4]            ; vga_display_controller:vga_ctrl|v_count[8]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 1.426      ;
; 1.161  ; vga_display_controller:vga_ctrl|h_count[2]            ; vga_display_controller:vga_ctrl|h_count[6]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 1.428      ;
; 1.169  ; vga_display_controller:vga_ctrl|h_count[0]            ; vga_display_controller:vga_ctrl|h_count[3]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 1.436      ;
; 1.173  ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                ; fifo_buffer:pixel_fifo|read_ptr_bin[5]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 1.439      ;
; 1.174  ; vga_display_controller:vga_ctrl|v_count[0]            ; vga_display_controller:vga_ctrl|v_count[4]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 1.440      ;
; 1.176  ; fifo_buffer:pixel_fifo|read_ptr_bin[0]                ; fifo_buffer:pixel_fifo|read_ptr_bin[3]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 1.442      ;
; 1.179  ; fifo_buffer:pixel_fifo|read_ptr_bin[1]                ; fifo_buffer:pixel_fifo|read_ptr_bin[4]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 1.445      ;
; 1.184  ; vga_display_controller:vga_ctrl|h_count[0]            ; vga_display_controller:vga_ctrl|h_count[4]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 1.451      ;
; 1.189  ; vga_display_controller:vga_ctrl|h_count[1]            ; vga_display_controller:vga_ctrl|h_count[5]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 1.456      ;
; 1.190  ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 1.456      ;
; 1.192  ; fifo_buffer:pixel_fifo|read_ptr_bin[0]                ; fifo_buffer:pixel_fifo|read_ptr_bin[4]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 1.458      ;
; 1.199  ; vga_display_controller:vga_ctrl|h_count[1]            ; vga_display_controller:vga_ctrl|h_count[8]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 1.466      ;
; 1.247  ; vga_display_controller:vga_ctrl|v_count[1]            ; vga_display_controller:vga_ctrl|v_count[5]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 1.513      ;
; 1.249  ; vga_display_controller:vga_ctrl|h_count[3]            ; vga_display_controller:vga_ctrl|h_count[7]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 1.516      ;
; 1.262  ; fifo_buffer:pixel_fifo|read_ptr_bin[1]                ; fifo_buffer:pixel_fifo|read_ptr_bin[1]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 1.528      ;
; 1.265  ; vga_display_controller:vga_ctrl|h_count[1]            ; vga_display_controller:vga_ctrl|h_count[6]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 1.532      ;
; 1.268  ; vga_display_controller:vga_ctrl|h_count[2]            ; vga_display_controller:vga_ctrl|h_count[7]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 1.535      ;
; 1.270  ; vga_display_controller:vga_ctrl|v_count[1]            ; vga_display_controller:vga_ctrl|v_count[6]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 1.536      ;
; 1.274  ; fifo_buffer:pixel_fifo|read_ptr_bin[1]                ; fifo_buffer:pixel_fifo|read_ptr_bin[5]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 1.540      ;
; 1.281  ; vga_display_controller:vga_ctrl|v_count[0]            ; vga_display_controller:vga_ctrl|v_count[5]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 1.547      ;
; 1.288  ; fifo_buffer:pixel_fifo|memory~351                     ; fifo_buffer:pixel_fifo|read_data[0]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.615      ; 3.168      ;
; 1.291  ; vga_display_controller:vga_ctrl|h_count[5]            ; vga_display_controller:vga_ctrl|h_count[6]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 1.557      ;
; 1.296  ; vga_display_controller:vga_ctrl|v_count[0]            ; vga_display_controller:vga_ctrl|v_count[6]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 1.562      ;
; 1.298  ; fifo_buffer:pixel_fifo|read_ptr_bin[0]                ; fifo_buffer:pixel_fifo|read_ptr_bin[5]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 1.564      ;
; 1.301  ; fifo_buffer:pixel_fifo|read_ptr_bin[1]                ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 1.567      ;
; 1.306  ; vga_display_controller:vga_ctrl|h_count[5]            ; vga_display_controller:vga_ctrl|h_count[7]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 1.572      ;
; 1.306  ; vga_display_controller:vga_ctrl|h_count[0]            ; vga_display_controller:vga_ctrl|h_count[6]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 1.573      ;
; 1.314  ; fifo_buffer:pixel_fifo|read_ptr_bin[3]                ; fifo_buffer:pixel_fifo|read_ptr_bin[3]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 1.580      ;
; 1.314  ; fifo_buffer:pixel_fifo|read_ptr_bin[0]                ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 1.580      ;
; 1.316  ; vga_display_controller:vga_ctrl|h_count[1]            ; vga_display_controller:vga_ctrl|h_count[9]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 1.583      ;
; 1.327  ; vga_display_controller:vga_ctrl|h_count[9]            ; vga_display_controller:vga_ctrl|h_count[9]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 1.593      ;
; 1.328  ; fifo_buffer:pixel_fifo|memory~11                      ; fifo_buffer:pixel_fifo|read_data[2]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.122      ; 3.715      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                                ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.190 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[2]                                                 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[2]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 0.876      ;
; 0.382 ; vga_frame_reader:frame_reader|sdram_ready_latched                                             ; vga_frame_reader:frame_reader|sdram_ready_latched                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.383 ; vga_frame_reader:frame_reader|pixels_read_reg[12]                                             ; vga_frame_reader:frame_reader|pixels_read_reg[12]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; vga_frame_reader:frame_reader|pixels_read_reg[14]                                             ; vga_frame_reader:frame_reader|pixels_read_reg[14]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; vga_frame_reader:frame_reader|pixels_read_reg[16]                                             ; vga_frame_reader:frame_reader|pixels_read_reg[16]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; vga_frame_reader:frame_reader|pixels_read_reg[17]                                             ; vga_frame_reader:frame_reader|pixels_read_reg[17]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; vga_frame_reader:frame_reader|pixels_read_reg[15]                                             ; vga_frame_reader:frame_reader|pixels_read_reg[15]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; vga_frame_reader:frame_reader|pixels_read_reg[13]                                             ; vga_frame_reader:frame_reader|pixels_read_reg[13]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; vga_frame_reader:frame_reader|pixels_read_reg[11]                                             ; vga_frame_reader:frame_reader|pixels_read_reg[11]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; vga_frame_reader:frame_reader|pixels_read_reg[9]                                              ; vga_frame_reader:frame_reader|pixels_read_reg[9]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; vga_frame_reader:frame_reader|pixels_read_reg[4]                                              ; vga_frame_reader:frame_reader|pixels_read_reg[4]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; vga_frame_reader:frame_reader|pixels_read_reg[2]                                              ; vga_frame_reader:frame_reader|pixels_read_reg[2]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.384 ; vga_frame_reader:frame_reader|pixels_read_reg[5]                                              ; vga_frame_reader:frame_reader|pixels_read_reg[5]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; vga_frame_reader:frame_reader|pixels_read_reg[3]                                              ; vga_frame_reader:frame_reader|pixels_read_reg[3]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; vga_frame_reader:frame_reader|pixels_read_reg[1]                                              ; vga_frame_reader:frame_reader|pixels_read_reg[1]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.386 ; vga_frame_reader:frame_reader|pixels_read_reg[6]                                              ; vga_frame_reader:frame_reader|pixels_read_reg[6]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.401 ; vga_frame_reader:frame_reader|state.WAIT_READY                                                ; vga_frame_reader:frame_reader|state.WAIT_READY                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_frame_reader:frame_reader|state.READING                                                   ; vga_frame_reader:frame_reader|state.READING                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_frame_reader:frame_reader|state.IDLE                                                      ; vga_frame_reader:frame_reader|state.IDLE                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_frame_reader:frame_reader|state.WAIT_NEXT_FRAME                                           ; vga_frame_reader:frame_reader|state.WAIT_NEXT_FRAME                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; image_loader:img_loader|state.WAIT_WRITE                                                      ; image_loader:img_loader|state.WAIT_WRITE                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; image_loader:img_loader|state.WAIT_SDRAM                                                      ; image_loader:img_loader|state.WAIT_SDRAM                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_frame_reader:frame_reader|pixels_read_reg[0]                                              ; vga_frame_reader:frame_reader|pixels_read_reg[0]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[10]               ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[10]                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[7]                ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[7]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|tx_enable_reg              ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|tx_enable_reg                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|refresh_twice_reg          ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|refresh_twice_reg                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|init_done_reg              ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|init_done_reg                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|old_state_reg.ST_NOP       ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|old_state_reg.ST_NOP                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_frame_reader:frame_reader|pixels_read_reg[10]                                             ; vga_frame_reader:frame_reader|pixels_read_reg[10]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_frame_reader:frame_reader|pixels_read_reg[8]                                              ; vga_frame_reader:frame_reader|pixels_read_reg[8]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_frame_reader:frame_reader|pixels_read_reg[7]                                              ; vga_frame_reader:frame_reader|pixels_read_reg[7]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller_wrapper:sdram_wrapper|state.WRITING                                          ; sdram_controller_wrapper:sdram_wrapper|state.WRITING                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller_wrapper:sdram_wrapper|state.READING                                          ; sdram_controller_wrapper:sdram_wrapper|state.READING                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sys_state.SYS_DISPLAYING                                                                      ; sys_state.SYS_DISPLAYING                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sys_state.SYS_LOADING                                                                         ; sys_state.SYS_LOADING                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sys_state.SYS_WAIT_BUTTON                                                                     ; sys_state.SYS_WAIT_BUTTON                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sys_state.SYS_WAIT_INIT                                                                       ; sys_state.SYS_WAIT_INIT                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; sdram_controller_wrapper:sdram_wrapper|state.IDLE                                             ; sdram_controller_wrapper:sdram_wrapper|state.IDLE                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.440 ; image_loader:img_loader|pixel_counter[0]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.093      ;
; 0.443 ; image_loader:img_loader|pixel_counter[6]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.096      ;
; 0.451 ; image_loader:img_loader|pixel_counter[4]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.104      ;
; 0.465 ; image_loader:img_loader|pixel_counter[1]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.118      ;
; 0.466 ; fifo_buffer:pixel_fifo|write_ptr_bin[7]                                                       ; fifo_buffer:pixel_fifo|write_ptr_bin[7]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.733      ;
; 0.466 ; image_loader:img_loader|pixel_counter[0]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a9~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.118      ;
; 0.470 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|state.ST_WRITE             ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|old_state_reg.ST_WRITE              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|state.ST_ACTIVE            ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|old_state_reg.ST_ACTIVE             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[0]                                                 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[0]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; image_loader:img_loader|pixel_counter[5]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.124      ;
; 0.472 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|state.ST_READ              ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|old_state_reg.ST_READ               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.475 ; image_loader:img_loader|pixel_counter[0]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.141      ;
; 0.478 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cas_shift_reg[0]           ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cas_shift_reg[1]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.745      ;
; 0.484 ; image_loader:img_loader|state.CHECK_DONE                                                      ; image_loader:img_loader|state.IDLE                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.752      ;
; 0.486 ; image_loader:img_loader|pixel_counter[4]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a8~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.127      ;
; 0.497 ; image_loader:img_loader|pixel_counter[7]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.150      ;
; 0.502 ; image_loader:img_loader|pixel_counter[0]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a5~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.167      ;
; 0.507 ; image_loader:img_loader|pixel_counter[0]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a24~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.159      ;
; 0.514 ; image_loader:img_loader|pixel_counter[4]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.180      ;
; 0.514 ; sys_state.SYS_LOADING                                                                         ; sys_state.SYS_DISPLAYING                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.781      ;
; 0.517 ; image_loader:img_loader|pixel_counter[0]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.167      ;
; 0.517 ; image_loader:img_loader|pixel_counter[3]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.167      ;
; 0.519 ; image_loader:img_loader|pixel_counter[0]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.168      ;
; 0.522 ; image_loader:img_loader|pixel_counter[4]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a24~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.174      ;
; 0.524 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|state.ST_NOP               ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cas_shift_reg[0]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.791      ;
; 0.530 ; image_loader:img_loader|pixel_counter[1]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a27~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.196      ;
; 0.532 ; image_loader:img_loader|pixel_counter[4]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a9~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.184      ;
; 0.532 ; image_loader:img_loader|pixel_counter[4]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.182      ;
; 0.541 ; image_loader:img_loader|pixel_counter[1]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.191      ;
; 0.541 ; image_loader:img_loader|pixel_counter[1]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.207      ;
; 0.544 ; image_loader:img_loader|pixel_counter[1]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a9~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.196      ;
; 0.544 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|state.ST_NOP               ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|old_state_reg.ST_NOP                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.811      ;
; 0.550 ; image_loader:img_loader|pixel_counter[3]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a8~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.191      ;
; 0.553 ; image_loader:img_loader|pixel_counter[3]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a27~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.219      ;
; 0.556 ; image_loader:img_loader|pixel_counter[1]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a8~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.197      ;
; 0.559 ; image_loader:img_loader|pixel_counter[3]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.225      ;
; 0.561 ; image_loader:img_loader|pixel_counter[3]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a5~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.226      ;
; 0.569 ; image_loader:img_loader|pixel_counter[1]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a5~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.234      ;
; 0.571 ; image_loader:img_loader|pixel_counter[3]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.220      ;
; 0.599 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cas_shift_reg[1]           ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cas_shift_reg[2]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.866      ;
; 0.622 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|old_state_reg.ST_OPERATE   ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|state.ST_PRECHARGE                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.889      ;
; 0.632 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[3]                                                 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[3]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.915      ;
; 0.638 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|old_state_reg.ST_READ      ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|state.ST_READ                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.905      ;
; 0.647 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|state.ST_SET_MODE_REG      ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|old_state_reg.ST_SET_MODE_REG       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.914      ;
; 0.648 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[1]                                                 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[1]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.915      ;
; 0.654 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|old_state_reg.ST_PRECHARGE ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|command_reg[2]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.921      ;
; 0.671 ; image_loader:img_loader|pixel_counter[12]                                                     ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a9~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.323      ;
; 0.687 ; image_loader:img_loader|state.WAIT_WRITE                                                      ; image_loader:img_loader|state.CHECK_DONE                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.955      ;
; 0.695 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|refresh_count_reg[8]       ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|refresh_count_reg[8]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.962      ;
; 0.697 ; image_loader:img_loader|pixel_counter[17]                                                     ; image_loader:img_loader|pixel_counter[17]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.964      ;
; 0.703 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cols_read_reg[3]           ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cols_read_reg[3]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.970      ;
; 0.706 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[5]         ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[5]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[3]         ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[3]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[13]        ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[13]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|rows_read_reg[3]           ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|rows_read_reg[3]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; image_loader:img_loader|pixel_counter[8]                                                      ; image_loader:img_loader|pixel_counter[8]                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cols_read_reg[6]           ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cols_read_reg[6]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[1]         ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[1]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[11]        ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[11]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|rows_read_reg[5]           ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|rows_read_reg[5]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; image_loader:img_loader|pixel_counter[4]                                                      ; image_loader:img_loader|pixel_counter[4]                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
+-------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_50MHz'                                                            ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.642 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; 0.000        ; 1.735      ; 2.842      ;
; 1.222 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; -0.500       ; 1.735      ; 2.922      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                   ;
+--------+----------------+----------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                                                                                ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+----------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -5.843 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[2]                                          ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.120     ; 3.679      ;
; -5.843 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[1]                                          ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.120     ; 3.679      ;
; -5.843 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[0]                                          ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.120     ; 3.679      ;
; -5.843 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[5]                                               ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.120     ; 3.679      ;
; -5.843 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[5]                                          ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.120     ; 3.679      ;
; -5.843 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[4]                                          ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.120     ; 3.679      ;
; -5.843 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[1]                                          ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.120     ; 3.679      ;
; -5.843 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[0]                                          ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.120     ; 3.679      ;
; -5.550 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]                                                ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.121     ; 3.385      ;
; -5.550 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]                                                ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.121     ; 3.385      ;
; -5.550 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[2]                                                ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.121     ; 3.385      ;
; -5.550 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[3]                                                ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.121     ; 3.385      ;
; -5.550 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[4]                                                ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.121     ; 3.385      ;
; -5.550 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[5]                                                ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.121     ; 3.385      ;
; -5.550 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[6]                                                ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.121     ; 3.385      ;
; -5.550 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[7]                                                ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.121     ; 3.385      ;
; -5.550 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[6]                                               ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.121     ; 3.385      ;
; -5.550 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[1]                                               ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.121     ; 3.385      ;
; -5.550 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[4]                                               ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.121     ; 3.385      ;
; -5.550 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[7]                                          ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.121     ; 3.385      ;
; -5.550 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[6]                                          ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.121     ; 3.385      ;
; -5.430 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[5]                                          ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.719     ; 3.667      ;
; -5.430 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[4]                                          ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.719     ; 3.667      ;
; -5.430 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[6]                                          ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.719     ; 3.667      ;
; -5.430 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[7]                                          ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.719     ; 3.667      ;
; -5.140 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[3]                                          ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.717     ; 3.379      ;
; -5.140 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[3]                                               ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.717     ; 3.379      ;
; -5.140 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[2]                                               ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.717     ; 3.379      ;
; -5.140 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[0]                                               ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.717     ; 3.379      ;
; -5.140 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[2]                                          ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.717     ; 3.379      ;
; -5.140 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[3]                                          ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.717     ; 3.379      ;
; 2.678  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[5]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.072     ; 4.768      ;
; 2.678  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[0]                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.072     ; 4.768      ;
; 2.678  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[1]                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.072     ; 4.768      ;
; 2.678  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[4]                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.072     ; 4.768      ;
; 2.678  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[5]                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.072     ; 4.768      ;
; 2.678  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[2]                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.072     ; 4.768      ;
; 2.678  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[1]                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.072     ; 4.768      ;
; 2.678  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[0]                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.072     ; 4.768      ;
; 2.971  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[1]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.073     ; 4.474      ;
; 2.971  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[1]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.073     ; 4.474      ;
; 2.971  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.073     ; 4.474      ;
; 2.971  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[3]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.073     ; 4.474      ;
; 2.971  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.073     ; 4.474      ;
; 2.971  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[4]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.073     ; 4.474      ;
; 2.971  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[6]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.073     ; 4.474      ;
; 2.971  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[6]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.073     ; 4.474      ;
; 2.971  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[7]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.073     ; 4.474      ;
; 2.971  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[4]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.073     ; 4.474      ;
; 2.971  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.073     ; 4.474      ;
; 2.971  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[6]                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.073     ; 4.474      ;
; 2.971  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[7]                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.073     ; 4.474      ;
; 3.091  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[7]                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.329      ; 4.756      ;
; 3.091  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[6]                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.329      ; 4.756      ;
; 3.091  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[5]                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.329      ; 4.756      ;
; 3.091  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[4]                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.329      ; 4.756      ;
; 3.184  ; reset_sync_133 ; vga_frame_reader:frame_reader|state.IDLE                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.047     ; 4.287      ;
; 3.184  ; reset_sync_133 ; vga_frame_reader:frame_reader|state.START_READ                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.047     ; 4.287      ;
; 3.184  ; reset_sync_133 ; vga_frame_reader:frame_reader|state.READING                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.047     ; 4.287      ;
; 3.184  ; reset_sync_133 ; vga_frame_reader:frame_reader|state.WAIT_NEXT_FRAME                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.047     ; 4.287      ;
; 3.184  ; reset_sync_133 ; vga_frame_reader:frame_reader|state.WAIT_READY                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.047     ; 4.287      ;
; 3.190  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.068     ; 4.260      ;
; 3.190  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[6]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.070     ; 4.258      ;
; 3.190  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.068     ; 4.260      ;
; 3.190  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.068     ; 4.260      ;
; 3.190  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.070     ; 4.258      ;
; 3.190  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.069     ; 4.259      ;
; 3.190  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.069     ; 4.259      ;
; 3.190  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[8]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.068     ; 4.260      ;
; 3.190  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[9]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.068     ; 4.260      ;
; 3.190  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[11]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.068     ; 4.260      ;
; 3.190  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|command_reg[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.069     ; 4.259      ;
; 3.190  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.069     ; 4.259      ;
; 3.190  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|state.ST_OPERATE    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.069     ; 4.259      ;
; 3.190  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cas_shift_reg[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.071     ; 4.257      ;
; 3.190  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|state.ST_READ       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.071     ; 4.257      ;
; 3.190  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[7]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.070     ; 4.258      ;
; 3.190  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|command_reg[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.069     ; 4.259      ;
; 3.190  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|state.ST_ACTIVE     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.070     ; 4.258      ;
; 3.190  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|command_reg[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.069     ; 4.259      ;
; 3.190  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.069     ; 4.259      ;
; 3.190  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.069     ; 4.259      ;
; 3.190  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.069     ; 4.259      ;
; 3.190  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.069     ; 4.259      ;
; 3.190  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.069     ; 4.259      ;
; 3.190  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.069     ; 4.259      ;
; 3.190  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.069     ; 4.259      ;
; 3.190  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.069     ; 4.259      ;
; 3.190  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.069     ; 4.259      ;
; 3.190  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.069     ; 4.259      ;
; 3.190  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.069     ; 4.259      ;
; 3.190  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.069     ; 4.259      ;
; 3.190  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.069     ; 4.259      ;
; 3.190  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.069     ; 4.259      ;
; 3.190  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.069     ; 4.259      ;
; 3.190  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.069     ; 4.259      ;
; 3.190  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|rows_written_reg[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.063     ; 4.265      ;
; 3.190  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|rows_written_reg[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.063     ; 4.265      ;
; 3.190  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|rows_written_reg[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.063     ; 4.265      ;
; 3.190  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|rows_written_reg[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.063     ; 4.265      ;
+--------+----------------+----------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk_div'                                                                                                                                                      ;
+--------+----------------+-------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                                               ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+-------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -3.203 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.639      ; 4.768      ;
; -3.203 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[0]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.639      ; 4.768      ;
; -3.203 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.639      ; 4.768      ;
; -3.203 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.639      ; 4.768      ;
; -3.203 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.639      ; 4.768      ;
; -3.203 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.639      ; 4.768      ;
; -3.198 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.632      ; 4.756      ;
; -3.198 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.632      ; 4.756      ;
; -3.198 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.632      ; 4.756      ;
; -3.198 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[3]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.632      ; 4.756      ;
; -3.198 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.632      ; 4.756      ;
; -3.198 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.632      ; 4.756      ;
; -3.198 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.632      ; 4.756      ;
; -3.198 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.632      ; 4.756      ;
; -3.198 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.632      ; 4.756      ;
; -3.198 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[4]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.632      ; 4.756      ;
; -3.198 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.632      ; 4.756      ;
; -3.198 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.632      ; 4.756      ;
; -3.179 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.657      ; 4.762      ;
; -3.179 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.657      ; 4.762      ;
; -2.910 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.638      ; 4.474      ;
; -2.910 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.638      ; 4.474      ;
; -2.910 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.638      ; 4.474      ;
; -2.903 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.639      ; 4.468      ;
; -2.903 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.639      ; 4.468      ;
; -2.903 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.639      ; 4.468      ;
; -2.903 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.639      ; 4.468      ;
; -2.903 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.639      ; 4.468      ;
; -2.903 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.639      ; 4.468      ;
; -2.903 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.639      ; 4.468      ;
; -2.903 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.639      ; 4.468      ;
; -2.747 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[0]               ; clk_div                                              ; clk_div     ; 1.000        ; -0.070     ; 3.679      ;
; -2.747 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[2]               ; clk_div                                              ; clk_div     ; 1.000        ; -0.070     ; 3.679      ;
; -2.747 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[1]               ; clk_div                                              ; clk_div     ; 1.000        ; -0.070     ; 3.679      ;
; -2.747 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.070     ; 3.679      ;
; -2.747 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.070     ; 3.679      ;
; -2.747 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.070     ; 3.679      ;
; -2.742 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[0]                ; clk_div                                              ; clk_div     ; 1.000        ; -0.077     ; 3.667      ;
; -2.742 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                ; clk_div                                              ; clk_div     ; 1.000        ; -0.077     ; 3.667      ;
; -2.742 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[3]               ; clk_div                                              ; clk_div     ; 1.000        ; -0.077     ; 3.667      ;
; -2.742 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[4]                ; clk_div                                              ; clk_div     ; 1.000        ; -0.077     ; 3.667      ;
; -2.742 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[4]               ; clk_div                                              ; clk_div     ; 1.000        ; -0.077     ; 3.667      ;
; -2.742 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[6]               ; clk_div                                              ; clk_div     ; 1.000        ; -0.077     ; 3.667      ;
; -2.742 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[7]                ; clk_div                                              ; clk_div     ; 1.000        ; -0.077     ; 3.667      ;
; -2.742 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                ; clk_div                                              ; clk_div     ; 1.000        ; -0.077     ; 3.667      ;
; -2.742 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[5]               ; clk_div                                              ; clk_div     ; 1.000        ; -0.077     ; 3.667      ;
; -2.742 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[5]                ; clk_div                                              ; clk_div     ; 1.000        ; -0.077     ; 3.667      ;
; -2.742 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[3]                ; clk_div                                              ; clk_div     ; 1.000        ; -0.077     ; 3.667      ;
; -2.742 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[1]                ; clk_div                                              ; clk_div     ; 1.000        ; -0.077     ; 3.667      ;
; -2.729 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.058     ; 3.673      ;
; -2.729 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.058     ; 3.673      ;
; -2.454 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.071     ; 3.385      ;
; -2.454 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.071     ; 3.385      ;
; -2.454 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.071     ; 3.385      ;
; -2.447 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.070     ; 3.379      ;
; -2.447 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.070     ; 3.379      ;
; -2.447 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.070     ; 3.379      ;
; -2.447 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.070     ; 3.379      ;
; -2.447 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.070     ; 3.379      ;
; -2.447 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.070     ; 3.379      ;
; -2.447 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.070     ; 3.379      ;
; -2.447 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.070     ; 3.379      ;
; -1.139 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[7]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.070     ; 2.071      ;
; -1.139 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[6]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.070     ; 2.071      ;
; -1.139 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[4]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.070     ; 2.071      ;
; -1.139 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[3]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.070     ; 2.071      ;
; -1.139 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[2]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.070     ; 2.071      ;
; -1.139 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[1]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.070     ; 2.071      ;
; -1.139 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[0]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.070     ; 2.071      ;
; -1.129 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[2]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.069     ; 2.062      ;
; -1.129 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[9]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.069     ; 2.062      ;
; -1.129 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[3]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.069     ; 2.062      ;
; -1.129 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[9]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.069     ; 2.062      ;
; -1.129 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[8]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.069     ; 2.062      ;
; -1.129 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[5]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.069     ; 2.062      ;
; -1.111 ; reset_sync_25  ; vga_display_controller:vga_ctrl|current_pixel_data[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.058     ; 2.055      ;
; -1.111 ; reset_sync_25  ; vga_display_controller:vga_ctrl|current_pixel_data[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.058     ; 2.055      ;
; -1.111 ; reset_sync_25  ; vga_display_controller:vga_ctrl|fifo_was_read         ; clk_div                                              ; clk_div     ; 1.000        ; -0.058     ; 2.055      ;
; -1.111 ; reset_sync_25  ; vga_display_controller:vga_ctrl|rgb[0]                ; clk_div                                              ; clk_div     ; 1.000        ; -0.058     ; 2.055      ;
; -1.111 ; reset_sync_25  ; vga_display_controller:vga_ctrl|rgb[1]                ; clk_div                                              ; clk_div     ; 1.000        ; -0.058     ; 2.055      ;
; -1.111 ; reset_sync_25  ; vga_display_controller:vga_ctrl|rgb[2]                ; clk_div                                              ; clk_div     ; 1.000        ; -0.058     ; 2.055      ;
; -1.111 ; reset_sync_25  ; vga_display_controller:vga_ctrl|current_pixel_data[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.058     ; 2.055      ;
; -1.111 ; reset_sync_25  ; vga_display_controller:vga_ctrl|pixel_valid           ; clk_div                                              ; clk_div     ; 1.000        ; -0.058     ; 2.055      ;
; -1.095 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[8]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.070     ; 2.027      ;
; -1.095 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[7]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.070     ; 2.027      ;
; -1.095 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[6]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.070     ; 2.027      ;
; -1.095 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[5]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.070     ; 2.027      ;
; -1.095 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[4]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.070     ; 2.027      ;
; -1.095 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[1]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.070     ; 2.027      ;
; -1.095 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[0]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.070     ; 2.027      ;
+--------+----------------+-------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk_div'                                                                                                                                                      ;
+-------+----------------+-------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                                               ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+-------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 1.538 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[8]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.083      ; 1.816      ;
; 1.538 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[7]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.083      ; 1.816      ;
; 1.538 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[6]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.083      ; 1.816      ;
; 1.538 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[5]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.083      ; 1.816      ;
; 1.538 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[4]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.083      ; 1.816      ;
; 1.538 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[1]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.083      ; 1.816      ;
; 1.538 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[0]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.083      ; 1.816      ;
; 1.553 ; reset_sync_25  ; vga_display_controller:vga_ctrl|current_pixel_data[0] ; clk_div                                              ; clk_div     ; 0.000        ; 0.096      ; 1.844      ;
; 1.553 ; reset_sync_25  ; vga_display_controller:vga_ctrl|current_pixel_data[1] ; clk_div                                              ; clk_div     ; 0.000        ; 0.096      ; 1.844      ;
; 1.553 ; reset_sync_25  ; vga_display_controller:vga_ctrl|fifo_was_read         ; clk_div                                              ; clk_div     ; 0.000        ; 0.096      ; 1.844      ;
; 1.553 ; reset_sync_25  ; vga_display_controller:vga_ctrl|rgb[0]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.096      ; 1.844      ;
; 1.553 ; reset_sync_25  ; vga_display_controller:vga_ctrl|rgb[1]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.096      ; 1.844      ;
; 1.553 ; reset_sync_25  ; vga_display_controller:vga_ctrl|rgb[2]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.096      ; 1.844      ;
; 1.553 ; reset_sync_25  ; vga_display_controller:vga_ctrl|current_pixel_data[2] ; clk_div                                              ; clk_div     ; 0.000        ; 0.096      ; 1.844      ;
; 1.553 ; reset_sync_25  ; vga_display_controller:vga_ctrl|pixel_valid           ; clk_div                                              ; clk_div     ; 0.000        ; 0.096      ; 1.844      ;
; 1.570 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[2]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.084      ; 1.849      ;
; 1.570 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[9]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.084      ; 1.849      ;
; 1.570 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[3]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.084      ; 1.849      ;
; 1.570 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[9]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.084      ; 1.849      ;
; 1.570 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[8]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.084      ; 1.849      ;
; 1.570 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[5]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.084      ; 1.849      ;
; 1.581 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[7]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.084      ; 1.860      ;
; 1.581 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[6]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.084      ; 1.860      ;
; 1.581 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[4]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.084      ; 1.860      ;
; 1.581 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[3]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.084      ; 1.860      ;
; 1.581 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[2]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.084      ; 1.860      ;
; 1.581 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[1]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.084      ; 1.860      ;
; 1.581 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[0]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.084      ; 1.860      ;
; 1.774 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.121      ; 4.160      ;
; 1.774 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.121      ; 4.160      ;
; 1.774 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.121      ; 4.160      ;
; 1.774 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.121      ; 4.160      ;
; 1.774 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.121      ; 4.160      ;
; 1.774 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.121      ; 4.160      ;
; 1.774 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.121      ; 4.160      ;
; 1.774 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.121      ; 4.160      ;
; 1.783 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.119      ; 4.167      ;
; 1.783 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.119      ; 4.167      ;
; 1.783 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.119      ; 4.167      ;
; 1.986 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.114      ; 4.365      ;
; 1.986 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.114      ; 4.365      ;
; 1.986 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.114      ; 4.365      ;
; 1.986 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[3]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.114      ; 4.365      ;
; 1.986 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.114      ; 4.365      ;
; 1.986 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.114      ; 4.365      ;
; 1.986 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.114      ; 4.365      ;
; 1.986 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.114      ; 4.365      ;
; 1.986 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.114      ; 4.365      ;
; 1.986 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[4]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.114      ; 4.365      ;
; 1.986 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.114      ; 4.365      ;
; 1.986 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.114      ; 4.365      ;
; 1.995 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.140      ; 4.400      ;
; 1.995 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.140      ; 4.400      ;
; 2.013 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.120      ; 4.398      ;
; 2.013 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[0]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.120      ; 4.398      ;
; 2.013 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.120      ; 4.398      ;
; 2.013 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.120      ; 4.398      ;
; 2.013 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.120      ; 4.398      ;
; 2.013 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.120      ; 4.398      ;
; 2.655 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 2.921      ;
; 2.655 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 2.921      ;
; 2.655 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 2.921      ;
; 2.655 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 2.921      ;
; 2.655 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 2.921      ;
; 2.655 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 2.921      ;
; 2.655 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 2.921      ;
; 2.655 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 2.921      ;
; 2.664 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.069      ; 2.928      ;
; 2.664 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.069      ; 2.928      ;
; 2.664 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.069      ; 2.928      ;
; 2.867 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[0]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.064      ; 3.126      ;
; 2.867 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.064      ; 3.126      ;
; 2.867 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[3]               ; clk_div                                              ; clk_div     ; 0.000        ; 0.064      ; 3.126      ;
; 2.867 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[4]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.064      ; 3.126      ;
; 2.867 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[4]               ; clk_div                                              ; clk_div     ; 0.000        ; 0.064      ; 3.126      ;
; 2.867 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[6]               ; clk_div                                              ; clk_div     ; 0.000        ; 0.064      ; 3.126      ;
; 2.867 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[7]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.064      ; 3.126      ;
; 2.867 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.064      ; 3.126      ;
; 2.867 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[5]               ; clk_div                                              ; clk_div     ; 0.000        ; 0.064      ; 3.126      ;
; 2.867 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[5]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.064      ; 3.126      ;
; 2.867 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[3]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.064      ; 3.126      ;
; 2.867 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[1]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.064      ; 3.126      ;
; 2.870 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.096      ; 3.161      ;
; 2.870 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.096      ; 3.161      ;
; 2.894 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[0]               ; clk_div                                              ; clk_div     ; 0.000        ; 0.070      ; 3.159      ;
; 2.894 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[2]               ; clk_div                                              ; clk_div     ; 0.000        ; 0.070      ; 3.159      ;
; 2.894 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[1]               ; clk_div                                              ; clk_div     ; 0.000        ; 0.070      ; 3.159      ;
; 2.894 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.070      ; 3.159      ;
; 2.894 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.070      ; 3.159      ;
; 2.894 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.070      ; 3.159      ;
+-------+----------------+-------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                             ;
+-------+----------------+--------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+--------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.991 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[12]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.553      ; 3.739      ;
; 2.991 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[11]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.553      ; 3.739      ;
; 2.991 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[4]                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.553      ; 3.739      ;
; 2.991 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[2]                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.553      ; 3.739      ;
; 2.991 ; reset_sync_133 ; start_sync1                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.553      ; 3.739      ;
; 2.997 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[14]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.548      ; 3.740      ;
; 2.997 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[16]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.548      ; 3.740      ;
; 2.997 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[17]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.548      ; 3.740      ;
; 2.997 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[15]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.548      ; 3.740      ;
; 2.997 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[13]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.548      ; 3.740      ;
; 2.997 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[9]                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.548      ; 3.740      ;
; 2.998 ; reset_sync_133 ; vga_frame_reader:frame_reader|state.FRAME_COMPLETE                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.573      ; 3.766      ;
; 2.998 ; reset_sync_133 ; vga_frame_reader:frame_reader|sdram_ready_latched                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.573      ; 3.766      ;
; 2.998 ; reset_sync_133 ; vga_frame_reader:frame_reader|frame_start_sync2                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.573      ; 3.766      ;
; 2.998 ; reset_sync_133 ; vga_frame_reader:frame_reader|frame_start_prev                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.573      ; 3.766      ;
; 3.009 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[5]                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.536      ; 3.740      ;
; 3.009 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[3]                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.536      ; 3.740      ;
; 3.009 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[1]                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.536      ; 3.740      ;
; 3.049 ; reset_sync_133 ; vga_frame_reader:frame_reader|frame_start_sync1                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.513      ; 3.757      ;
; 3.053 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[6]                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 3.739      ;
; 3.459 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[0]                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 3.739      ;
; 3.459 ; reset_sync_133 ; start_sync2                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 3.739      ;
; 3.460 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|tx_enable_reg                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.741      ;
; 3.460 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|state.ST_WRITE                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 3.740      ;
; 3.460 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|refresh_count_reg[7]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.739      ;
; 3.460 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|refresh_count_reg[8]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.739      ;
; 3.460 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|refresh_count_reg[10]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.739      ;
; 3.460 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|refresh_count_reg[9]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.739      ;
; 3.460 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|refresh_count_reg[6]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 3.740      ;
; 3.460 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|refresh_count_reg[5]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 3.740      ;
; 3.460 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|refresh_count_reg[4]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 3.740      ;
; 3.460 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|refresh_count_reg[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 3.740      ;
; 3.460 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|state.ST_PRECHARGE            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 3.740      ;
; 3.460 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|refresh_count_reg[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 3.740      ;
; 3.460 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|refresh_count_reg[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 3.740      ;
; 3.460 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|refresh_count_reg[3]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.739      ;
; 3.460 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|old_state_reg.ST_OPERATE      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 3.740      ;
; 3.460 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|old_state_reg.ST_WRITE        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 3.740      ;
; 3.460 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|state.ST_BURST_STOP           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 3.740      ;
; 3.460 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cols_written_reg[4]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.741      ;
; 3.460 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cols_written_reg[7]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.741      ;
; 3.460 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cols_written_reg[6]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.741      ;
; 3.460 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cols_written_reg[5]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.741      ;
; 3.460 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cols_written_reg[3]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.741      ;
; 3.460 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cols_written_reg[2]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.741      ;
; 3.460 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cols_written_reg[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.741      ;
; 3.460 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cols_written_reg[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.741      ;
; 3.460 ; reset_sync_133 ; image_loader:img_loader|state.WAIT_WRITE                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.742      ;
; 3.460 ; reset_sync_133 ; image_loader:img_loader|state.CHECK_DONE                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.742      ;
; 3.460 ; reset_sync_133 ; image_loader:img_loader|state.LOAD_PIXEL                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.742      ;
; 3.460 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[17]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.741      ;
; 3.460 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[16]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.741      ;
; 3.460 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[15]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.741      ;
; 3.460 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[14]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.741      ;
; 3.460 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[13]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.741      ;
; 3.460 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[12]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.741      ;
; 3.460 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[11]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.741      ;
; 3.460 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[10]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.741      ;
; 3.460 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[9]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.741      ;
; 3.460 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[8]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.742      ;
; 3.460 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[7]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.742      ;
; 3.460 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[6]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.742      ;
; 3.460 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[5]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.742      ;
; 3.460 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[4]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.742      ;
; 3.460 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[3]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.742      ;
; 3.460 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[2]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.742      ;
; 3.460 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[1]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.742      ;
; 3.460 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[0]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.742      ;
; 3.460 ; reset_sync_133 ; image_loader:img_loader|state.WAIT_SDRAM                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.742      ;
; 3.460 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[10]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 3.740      ;
; 3.460 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|state.WRITING                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.744      ;
; 3.460 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|state.IDLE                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.744      ;
; 3.460 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|state.READING                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.744      ;
; 3.460 ; reset_sync_133 ; sys_state.SYS_DISPLAYING                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.744      ;
; 3.460 ; reset_sync_133 ; sys_state.SYS_LOADING                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.744      ;
; 3.460 ; reset_sync_133 ; sys_state.SYS_WAIT_BUTTON                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.744      ;
; 3.460 ; reset_sync_133 ; image_loader:img_loader|state.IDLE                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.742      ;
; 3.460 ; reset_sync_133 ; sys_state.SYS_WAIT_INIT                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.744      ;
; 3.460 ; reset_sync_133 ; start_sync3                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.744      ;
; 3.463 ; reset_sync_133 ; vga_frame_reader:frame_reader|state.IDLE                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 3.766      ;
; 3.463 ; reset_sync_133 ; vga_frame_reader:frame_reader|state.START_READ                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 3.766      ;
; 3.463 ; reset_sync_133 ; vga_frame_reader:frame_reader|state.READING                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 3.766      ;
; 3.463 ; reset_sync_133 ; vga_frame_reader:frame_reader|state.WAIT_NEXT_FRAME                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 3.766      ;
; 3.463 ; reset_sync_133 ; vga_frame_reader:frame_reader|state.WAIT_READY                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 3.766      ;
; 3.471 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|command_reg[2]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.741      ;
; 3.471 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|old_state_reg.ST_BURST_STOP   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.741      ;
; 3.471 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|old_state_reg.ST_POWER_UP     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.741      ;
; 3.471 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|old_state_reg.ST_PRECHARGE    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.741      ;
; 3.471 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|refresh_twice_reg             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.741      ;
; 3.471 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|state.ST_SET_MODE_REG         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.741      ;
; 3.471 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|old_state_reg.ST_SET_MODE_REG ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.741      ;
; 3.471 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|init_done_reg                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.741      ;
; 3.471 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|old_state_reg.ST_AUTO_REFRESH ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.741      ;
; 3.471 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[8]                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.740      ;
; 3.471 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[7]                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.740      ;
; 3.471 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|rx_enable_reg                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.740      ;
; 3.472 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[8]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.743      ;
; 3.472 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[9]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.743      ;
; 3.472 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[11]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.743      ;
; 3.472 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|command_reg[1]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.742      ;
+-------+----------------+--------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_div                                              ; -2.930 ; -47.811       ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.211 ; -15.513       ;
; clk_50MHz                                            ; -0.047 ; -0.047        ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_div                                              ; -1.000 ; -4.493        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.077  ; 0.000         ;
; clk_50MHz                                            ; 0.234  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.008 ; -88.951       ;
; clk_div                                              ; -1.374 ; -42.537       ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; clk_div                                              ; 0.624 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.522 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_div                                              ; -1.000 ; -63.000       ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.490  ; 0.000         ;
; clk_50MHz                                            ; 9.453  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_div'                                                                                                                                                               ;
+--------+----------------------------------------+-------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                             ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -2.930 ; fifo_buffer:pixel_fifo|read_ptr_bin[2] ; fifo_buffer:pixel_fifo|read_data[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.015     ; 3.902      ;
; -2.890 ; fifo_buffer:pixel_fifo|read_ptr_bin[5] ; fifo_buffer:pixel_fifo|read_data[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 3.841      ;
; -2.875 ; fifo_buffer:pixel_fifo|read_ptr_bin[4] ; fifo_buffer:pixel_fifo|read_data[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 3.826      ;
; -2.816 ; fifo_buffer:pixel_fifo|read_ptr_bin[1] ; fifo_buffer:pixel_fifo|read_data[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.015     ; 3.788      ;
; -2.800 ; fifo_buffer:pixel_fifo|read_ptr_bin[5] ; fifo_buffer:pixel_fifo|read_data[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.015     ; 3.772      ;
; -2.777 ; fifo_buffer:pixel_fifo|read_ptr_bin[1] ; fifo_buffer:pixel_fifo|read_data[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 3.728      ;
; -2.764 ; fifo_buffer:pixel_fifo|read_ptr_bin[4] ; fifo_buffer:pixel_fifo|read_data[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.015     ; 3.736      ;
; -2.762 ; fifo_buffer:pixel_fifo|read_ptr_bin[0] ; fifo_buffer:pixel_fifo|read_data[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.020     ; 3.729      ;
; -2.757 ; fifo_buffer:pixel_fifo|read_ptr_bin[0] ; fifo_buffer:pixel_fifo|read_data[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.015     ; 3.729      ;
; -2.755 ; fifo_buffer:pixel_fifo|read_ptr_bin[0] ; fifo_buffer:pixel_fifo|read_data[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 3.706      ;
; -2.735 ; fifo_buffer:pixel_fifo|read_ptr_bin[3] ; fifo_buffer:pixel_fifo|read_data[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.015     ; 3.707      ;
; -2.718 ; fifo_buffer:pixel_fifo|read_ptr_bin[1] ; fifo_buffer:pixel_fifo|read_data[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.020     ; 3.685      ;
; -2.711 ; fifo_buffer:pixel_fifo|memory~205      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.966      ; 3.588      ;
; -2.709 ; fifo_buffer:pixel_fifo|read_ptr_bin[5] ; fifo_buffer:pixel_fifo|read_data[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.020     ; 3.676      ;
; -2.700 ; fifo_buffer:pixel_fifo|read_ptr_bin[4] ; fifo_buffer:pixel_fifo|read_data[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.020     ; 3.667      ;
; -2.695 ; fifo_buffer:pixel_fifo|read_ptr_bin[3] ; fifo_buffer:pixel_fifo|read_data[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 3.646      ;
; -2.693 ; fifo_buffer:pixel_fifo|read_ptr_bin[3] ; fifo_buffer:pixel_fifo|read_data[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.020     ; 3.660      ;
; -2.681 ; fifo_buffer:pixel_fifo|memory~84       ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.964      ; 3.556      ;
; -2.642 ; fifo_buffer:pixel_fifo|memory~87       ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.956      ; 3.509      ;
; -2.640 ; fifo_buffer:pixel_fifo|read_ptr_bin[2] ; fifo_buffer:pixel_fifo|read_data[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.020     ; 3.607      ;
; -2.638 ; fifo_buffer:pixel_fifo|memory~133      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.989      ; 3.538      ;
; -2.631 ; fifo_buffer:pixel_fifo|memory~85       ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.985      ; 3.527      ;
; -2.627 ; fifo_buffer:pixel_fifo|memory~78       ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.958      ; 3.496      ;
; -2.624 ; fifo_buffer:pixel_fifo|memory~275      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.991      ; 3.526      ;
; -2.621 ; fifo_buffer:pixel_fifo|read_ptr_bin[2] ; fifo_buffer:pixel_fifo|read_data[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 3.572      ;
; -2.616 ; fifo_buffer:pixel_fifo|memory~253      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.965      ; 3.492      ;
; -2.592 ; fifo_buffer:pixel_fifo|memory~60       ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.948      ; 3.451      ;
; -2.583 ; fifo_buffer:pixel_fifo|memory~96       ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.946      ; 3.440      ;
; -2.553 ; fifo_buffer:pixel_fifo|memory~55       ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.965      ; 3.429      ;
; -2.539 ; fifo_buffer:pixel_fifo|memory~88       ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.977      ; 3.427      ;
; -2.533 ; fifo_buffer:pixel_fifo|memory~220      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.984      ; 3.428      ;
; -2.519 ; fifo_buffer:pixel_fifo|memory~71       ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.967      ; 3.397      ;
; -2.515 ; fifo_buffer:pixel_fifo|memory~195      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.953      ; 3.379      ;
; -2.515 ; fifo_buffer:pixel_fifo|memory~259      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.966      ; 3.392      ;
; -2.515 ; fifo_buffer:pixel_fifo|memory~29       ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.770      ; 3.196      ;
; -2.493 ; fifo_buffer:pixel_fifo|memory~30       ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.954      ; 3.358      ;
; -2.486 ; fifo_buffer:pixel_fifo|memory~66       ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.946      ; 3.343      ;
; -2.483 ; fifo_buffer:pixel_fifo|memory~272      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.769      ; 3.163      ;
; -2.476 ; fifo_buffer:pixel_fifo|memory~307      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.972      ; 3.359      ;
; -2.471 ; fifo_buffer:pixel_fifo|memory~274      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.992      ; 3.374      ;
; -2.457 ; fifo_buffer:pixel_fifo|memory~162      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.958      ; 3.326      ;
; -2.453 ; fifo_buffer:pixel_fifo|memory~44       ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.966      ; 3.330      ;
; -2.450 ; fifo_buffer:pixel_fifo|memory~198      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.967      ; 3.328      ;
; -2.448 ; fifo_buffer:pixel_fifo|memory~340      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.974      ; 3.333      ;
; -2.433 ; fifo_buffer:pixel_fifo|memory~176      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.782      ; 3.126      ;
; -2.431 ; fifo_buffer:pixel_fifo|memory~174      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.963      ; 3.305      ;
; -2.424 ; fifo_buffer:pixel_fifo|memory~28       ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.771      ; 3.106      ;
; -2.424 ; fifo_buffer:pixel_fifo|memory~62       ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.967      ; 3.302      ;
; -2.423 ; fifo_buffer:pixel_fifo|memory~173      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.983      ; 3.317      ;
; -2.422 ; fifo_buffer:pixel_fifo|memory~140      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.798      ; 3.131      ;
; -2.415 ; fifo_buffer:pixel_fifo|memory~379      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.985      ; 3.311      ;
; -2.412 ; fifo_buffer:pixel_fifo|memory~124      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.757      ; 3.080      ;
; -2.403 ; fifo_buffer:pixel_fifo|memory~364      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.798      ; 3.112      ;
; -2.394 ; fifo_buffer:pixel_fifo|memory~108      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.734      ; 3.039      ;
; -2.393 ; fifo_buffer:pixel_fifo|memory~222      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.957      ; 3.261      ;
; -2.391 ; fifo_buffer:pixel_fifo|memory~343      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.804      ; 3.106      ;
; -2.387 ; fifo_buffer:pixel_fifo|memory~267      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.945      ; 3.243      ;
; -2.379 ; fifo_buffer:pixel_fifo|memory~270      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.950      ; 3.240      ;
; -2.378 ; fifo_buffer:pixel_fifo|memory~12       ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.735      ; 3.024      ;
; -2.361 ; fifo_buffer:pixel_fifo|memory~335      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.970      ; 3.242      ;
; -2.340 ; fifo_buffer:pixel_fifo|memory~175      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.984      ; 3.235      ;
; -2.329 ; fifo_buffer:pixel_fifo|memory~80       ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.978      ; 3.218      ;
; -2.329 ; fifo_buffer:pixel_fifo|memory~301      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.967      ; 3.207      ;
; -2.326 ; fifo_buffer:pixel_fifo|memory~251      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.986      ; 3.223      ;
; -2.325 ; fifo_buffer:pixel_fifo|memory~285      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.945      ; 3.181      ;
; -2.324 ; fifo_buffer:pixel_fifo|memory~283      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.784      ; 3.019      ;
; -2.323 ; fifo_buffer:pixel_fifo|memory~51       ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.753      ; 2.987      ;
; -2.315 ; fifo_buffer:pixel_fifo|memory~268      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.966      ; 3.192      ;
; -2.313 ; fifo_buffer:pixel_fifo|memory~130      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.765      ; 2.989      ;
; -2.283 ; fifo_buffer:pixel_fifo|memory~317      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.965      ; 3.159      ;
; -2.282 ; fifo_buffer:pixel_fifo|memory~164      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.978      ; 3.171      ;
; -2.281 ; fifo_buffer:pixel_fifo|memory~49       ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.785      ; 2.977      ;
; -2.280 ; fifo_buffer:pixel_fifo|memory~262      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.764      ; 2.955      ;
; -2.278 ; fifo_buffer:pixel_fifo|memory~128      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.977      ; 3.166      ;
; -2.268 ; fifo_buffer:pixel_fifo|memory~18       ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.951      ; 3.130      ;
; -2.268 ; fifo_buffer:pixel_fifo|memory~74       ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.978      ; 3.157      ;
; -2.265 ; fifo_buffer:pixel_fifo|memory~303      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.946      ; 3.122      ;
; -2.265 ; fifo_buffer:pixel_fifo|memory~15       ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.765      ; 2.941      ;
; -2.261 ; fifo_buffer:pixel_fifo|memory~242      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.786      ; 2.958      ;
; -2.260 ; fifo_buffer:pixel_fifo|memory~163      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.979      ; 3.150      ;
; -2.257 ; fifo_buffer:pixel_fifo|memory~211      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.965      ; 3.133      ;
; -2.254 ; fifo_buffer:pixel_fifo|memory~243      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.960      ; 3.125      ;
; -2.254 ; fifo_buffer:pixel_fifo|memory~26       ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.769      ; 2.934      ;
; -2.251 ; fifo_buffer:pixel_fifo|memory~39       ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.948      ; 3.110      ;
; -2.249 ; fifo_buffer:pixel_fifo|memory~126      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.957      ; 3.117      ;
; -2.245 ; fifo_buffer:pixel_fifo|memory~185      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.799      ; 2.955      ;
; -2.245 ; fifo_buffer:pixel_fifo|memory~367      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.783      ; 2.939      ;
; -2.244 ; fifo_buffer:pixel_fifo|memory~141      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.783      ; 2.938      ;
; -2.239 ; fifo_buffer:pixel_fifo|memory~327      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.756      ; 2.906      ;
; -2.238 ; fifo_buffer:pixel_fifo|memory~225      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.957      ; 3.106      ;
; -2.237 ; fifo_buffer:pixel_fifo|memory~329      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.776      ; 2.924      ;
; -2.237 ; fifo_buffer:pixel_fifo|memory~269      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.965      ; 3.113      ;
; -2.231 ; fifo_buffer:pixel_fifo|memory~265      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.791      ; 2.933      ;
; -2.230 ; fifo_buffer:pixel_fifo|memory~101      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.777      ; 2.918      ;
; -2.228 ; fifo_buffer:pixel_fifo|memory~363      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.777      ; 2.916      ;
; -2.226 ; fifo_buffer:pixel_fifo|memory~63       ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.950      ; 3.087      ;
; -2.221 ; fifo_buffer:pixel_fifo|memory~1        ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.791      ; 2.923      ;
; -2.213 ; fifo_buffer:pixel_fifo|memory~342      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.783      ; 2.907      ;
; -2.212 ; fifo_buffer:pixel_fifo|memory~368      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.782      ; 2.905      ;
; -2.212 ; fifo_buffer:pixel_fifo|memory~305      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.966      ; 3.089      ;
+--------+----------------------------------------+-------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                           ;
+--------+--------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -2.211 ; vga_display_controller:vga_ctrl|v_count[5] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.051     ; 1.101      ;
; -2.211 ; vga_display_controller:vga_ctrl|h_count[7] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.052     ; 1.100      ;
; -2.211 ; vga_display_controller:vga_ctrl|v_count[7] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.051     ; 1.101      ;
; -2.130 ; vga_display_controller:vga_ctrl|h_count[9] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.053     ; 1.018      ;
; -2.125 ; vga_display_controller:vga_ctrl|h_count[5] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.053     ; 1.013      ;
; -2.124 ; vga_display_controller:vga_ctrl|v_count[6] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.051     ; 1.014      ;
; -2.068 ; vga_display_controller:vga_ctrl|v_count[8] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.051     ; 0.958      ;
; -2.060 ; vga_display_controller:vga_ctrl|h_count[6] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.052     ; 0.949      ;
; -2.054 ; vga_display_controller:vga_ctrl|h_count[8] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.053     ; 0.942      ;
; -2.052 ; vga_display_controller:vga_ctrl|v_count[9] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.053     ; 0.940      ;
; -2.033 ; vga_display_controller:vga_ctrl|h_count[4] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.052     ; 0.922      ;
; -2.017 ; vga_display_controller:vga_ctrl|v_count[4] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.051     ; 0.907      ;
; -2.012 ; vga_display_controller:vga_ctrl|v_count[1] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.051     ; 0.902      ;
; -1.956 ; vga_display_controller:vga_ctrl|v_count[0] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.051     ; 0.846      ;
; -1.927 ; vga_display_controller:vga_ctrl|h_count[0] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.052     ; 0.816      ;
; -1.922 ; vga_display_controller:vga_ctrl|h_count[2] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.052     ; 0.811      ;
; -1.903 ; vga_display_controller:vga_ctrl|v_count[2] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.053     ; 0.791      ;
; -1.818 ; vga_display_controller:vga_ctrl|h_count[3] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.052     ; 0.707      ;
; -1.791 ; fifo_buffer:pixel_fifo|read_ptr_gray[3]    ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[3]   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.050     ; 0.682      ;
; -1.766 ; vga_display_controller:vga_ctrl|h_count[1] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.052     ; 0.655      ;
; -1.737 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]    ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[1]   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.234     ; 0.444      ;
; -1.729 ; vga_display_controller:vga_ctrl|v_count[3] ; vga_frame_reader:frame_reader|frame_start_sync1 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.053     ; 0.617      ;
; -1.720 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]     ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[7]   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.056     ; 0.605      ;
; -1.679 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]    ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[2]   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.234     ; 0.386      ;
; -1.674 ; fifo_buffer:pixel_fifo|read_ptr_gray[0]    ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[0]   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.234     ; 0.381      ;
; -1.568 ; fifo_buffer:pixel_fifo|read_ptr_gray[4]    ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[4]   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.056     ; 0.453      ;
; -1.567 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]    ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[5]   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.056     ; 0.452      ;
; -1.566 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]    ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[6]   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.056     ; 0.451      ;
; 2.678  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]    ; fifo_buffer:pixel_fifo|memory~144               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.034     ; 4.791      ;
; 2.705  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; fifo_buffer:pixel_fifo|memory~144               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.034     ; 4.764      ;
; 2.803  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]    ; fifo_buffer:pixel_fifo|write_ptr_gray[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.035     ; 4.665      ;
; 2.866  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]    ; fifo_buffer:pixel_fifo|memory~270               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.016     ; 4.621      ;
; 2.881  ; fifo_buffer:pixel_fifo|write_ptr_bin[2]    ; fifo_buffer:pixel_fifo|memory~144               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.034     ; 4.588      ;
; 2.893  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; fifo_buffer:pixel_fifo|memory~270               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.016     ; 4.594      ;
; 2.935  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]    ; fifo_buffer:pixel_fifo|write_ptr_gray[3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.143      ; 4.711      ;
; 2.937  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]    ; fifo_buffer:pixel_fifo|memory~60                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.015     ; 4.551      ;
; 2.941  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; fifo_buffer:pixel_fifo|write_ptr_gray[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.035     ; 4.527      ;
; 2.951  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]    ; fifo_buffer:pixel_fifo|memory~162               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.028     ; 4.524      ;
; 2.951  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]    ; fifo_buffer:pixel_fifo|memory~163               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.028     ; 4.524      ;
; 2.951  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]    ; fifo_buffer:pixel_fifo|memory~164               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.028     ; 4.524      ;
; 2.964  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; fifo_buffer:pixel_fifo|memory~60                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.015     ; 4.524      ;
; 2.975  ; fifo_buffer:pixel_fifo|write_ptr_bin[3]    ; fifo_buffer:pixel_fifo|memory~144               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.034     ; 4.494      ;
; 2.978  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; fifo_buffer:pixel_fifo|memory~162               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.028     ; 4.497      ;
; 2.978  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; fifo_buffer:pixel_fifo|memory~163               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.028     ; 4.497      ;
; 2.978  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; fifo_buffer:pixel_fifo|memory~164               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.028     ; 4.497      ;
; 2.984  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]    ; fifo_buffer:pixel_fifo|memory~273               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.037     ; 4.482      ;
; 2.984  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]    ; fifo_buffer:pixel_fifo|memory~274               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.037     ; 4.482      ;
; 2.984  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]    ; fifo_buffer:pixel_fifo|memory~275               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.037     ; 4.482      ;
; 2.990  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; fifo_buffer:pixel_fifo|write_ptr_gray[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.036     ; 4.477      ;
; 2.992  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]    ; fifo_buffer:pixel_fifo|memory~300               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.017     ; 4.494      ;
; 2.992  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]    ; fifo_buffer:pixel_fifo|memory~301               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.017     ; 4.494      ;
; 2.992  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]    ; fifo_buffer:pixel_fifo|memory~302               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.017     ; 4.494      ;
; 2.994  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]    ; fifo_buffer:pixel_fifo|memory~84                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.034     ; 4.475      ;
; 2.994  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]    ; fifo_buffer:pixel_fifo|memory~85                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.034     ; 4.475      ;
; 2.994  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]    ; fifo_buffer:pixel_fifo|memory~86                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.034     ; 4.475      ;
; 2.998  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]    ; fifo_buffer:pixel_fifo|write_ptr_gray[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.143      ; 4.648      ;
; 3.002  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]    ; fifo_buffer:pixel_fifo|memory~54                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.015     ; 4.486      ;
; 3.002  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]    ; fifo_buffer:pixel_fifo|memory~55                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.015     ; 4.486      ;
; 3.002  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]    ; fifo_buffer:pixel_fifo|memory~11                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.024     ; 4.477      ;
; 3.002  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]    ; fifo_buffer:pixel_fifo|memory~56                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.015     ; 4.486      ;
; 3.003  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]    ; fifo_buffer:pixel_fifo|memory~42                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.017     ; 4.483      ;
; 3.003  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]    ; fifo_buffer:pixel_fifo|memory~43                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.017     ; 4.483      ;
; 3.003  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]    ; fifo_buffer:pixel_fifo|memory~44                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.017     ; 4.483      ;
; 3.006  ; fifo_buffer:pixel_fifo|write_ptr_bin[2]    ; fifo_buffer:pixel_fifo|write_ptr_gray[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.035     ; 4.462      ;
; 3.011  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; fifo_buffer:pixel_fifo|memory~273               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.037     ; 4.455      ;
; 3.011  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; fifo_buffer:pixel_fifo|memory~274               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.037     ; 4.455      ;
; 3.011  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; fifo_buffer:pixel_fifo|memory~275               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.037     ; 4.455      ;
; 3.013  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]    ; fifo_buffer:pixel_fifo|memory~267               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.016     ; 4.474      ;
; 3.013  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]    ; fifo_buffer:pixel_fifo|memory~268               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.016     ; 4.474      ;
; 3.013  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]    ; fifo_buffer:pixel_fifo|memory~269               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.016     ; 4.474      ;
; 3.017  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]    ; fifo_buffer:pixel_fifo|memory~174               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.029     ; 4.457      ;
; 3.017  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]    ; fifo_buffer:pixel_fifo|memory~175               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.029     ; 4.457      ;
; 3.019  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; fifo_buffer:pixel_fifo|memory~300               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.017     ; 4.467      ;
; 3.019  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; fifo_buffer:pixel_fifo|memory~301               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.017     ; 4.467      ;
; 3.019  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; fifo_buffer:pixel_fifo|memory~302               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.017     ; 4.467      ;
; 3.020  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]    ; fifo_buffer:pixel_fifo|memory~303               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.017     ; 4.466      ;
; 3.020  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]    ; fifo_buffer:pixel_fifo|memory~304               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.017     ; 4.466      ;
; 3.020  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]    ; fifo_buffer:pixel_fifo|memory~305               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.017     ; 4.466      ;
; 3.021  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; fifo_buffer:pixel_fifo|memory~84                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.034     ; 4.448      ;
; 3.021  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; fifo_buffer:pixel_fifo|memory~85                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.034     ; 4.448      ;
; 3.021  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; fifo_buffer:pixel_fifo|memory~86                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.034     ; 4.448      ;
; 3.023  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]    ; fifo_buffer:pixel_fifo|memory~69                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.014     ; 4.466      ;
; 3.023  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]    ; fifo_buffer:pixel_fifo|memory~70                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.014     ; 4.466      ;
; 3.023  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]    ; fifo_buffer:pixel_fifo|memory~71                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.014     ; 4.466      ;
; 3.026  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]    ; fifo_buffer:pixel_fifo|memory~271               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.150      ; 4.627      ;
; 3.029  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; fifo_buffer:pixel_fifo|memory~54                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.015     ; 4.459      ;
; 3.029  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; fifo_buffer:pixel_fifo|memory~55                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.015     ; 4.459      ;
; 3.029  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; fifo_buffer:pixel_fifo|memory~11                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.024     ; 4.450      ;
; 3.029  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; fifo_buffer:pixel_fifo|memory~56                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.015     ; 4.459      ;
; 3.030  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; fifo_buffer:pixel_fifo|memory~42                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.017     ; 4.456      ;
; 3.030  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; fifo_buffer:pixel_fifo|memory~43                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.017     ; 4.456      ;
; 3.030  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; fifo_buffer:pixel_fifo|memory~44                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.017     ; 4.456      ;
; 3.037  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]    ; fifo_buffer:pixel_fifo|memory~61                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.014     ; 4.452      ;
; 3.037  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]    ; fifo_buffer:pixel_fifo|memory~62                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.014     ; 4.452      ;
; 3.040  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]    ; fifo_buffer:pixel_fifo|memory~210               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.011     ; 4.452      ;
; 3.040  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]    ; fifo_buffer:pixel_fifo|memory~211               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.011     ; 4.452      ;
; 3.040  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]    ; fifo_buffer:pixel_fifo|memory~212               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.011     ; 4.452      ;
; 3.040  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; fifo_buffer:pixel_fifo|memory~267               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.016     ; 4.447      ;
; 3.040  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; fifo_buffer:pixel_fifo|memory~268               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.016     ; 4.447      ;
; 3.040  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]    ; fifo_buffer:pixel_fifo|memory~269               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.016     ; 4.447      ;
+--------+--------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_50MHz'                                                            ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; -0.047 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; 0.500        ; 0.786      ; 1.415      ;
; 0.444  ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; 1.000        ; 0.786      ; 1.424      ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_div'                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -1.000 ; fifo_buffer:pixel_fifo|write_ptr_gray[4]              ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.234      ; 0.388      ;
; -1.000 ; fifo_buffer:pixel_fifo|write_ptr_gray[5]              ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.236      ; 0.390      ;
; -0.845 ; fifo_buffer:pixel_fifo|write_ptr_gray[6]              ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.235      ; 0.544      ;
; -0.825 ; fifo_buffer:pixel_fifo|write_ptr_gray[2]              ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.058      ; 0.387      ;
; -0.823 ; fifo_buffer:pixel_fifo|write_ptr_gray[3]              ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.058      ; 0.389      ;
; 0.210  ; vga_display_controller:vga_ctrl|pixel_valid           ; vga_display_controller:vga_ctrl|rgb[1]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.331      ;
; 0.211  ; vga_display_controller:vga_ctrl|pixel_valid           ; vga_display_controller:vga_ctrl|rgb[0]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.332      ;
; 0.218  ; fifo_buffer:pixel_fifo|memory~357                     ; fifo_buffer:pixel_fifo|read_data[0]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.020      ; 1.392      ;
; 0.250  ; fifo_buffer:pixel_fifo|memory~11                      ; fifo_buffer:pixel_fifo|read_data[2]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.234      ; 1.638      ;
; 0.251  ; vga_display_controller:vga_ctrl|current_pixel_data[2] ; vga_display_controller:vga_ctrl|rgb[2]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.372      ;
; 0.269  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.390      ;
; 0.294  ; vga_display_controller:vga_ctrl|current_pixel_data[1] ; vga_display_controller:vga_ctrl|rgb[1]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.415      ;
; 0.295  ; vga_display_controller:vga_ctrl|current_pixel_data[0] ; vga_display_controller:vga_ctrl|rgb[0]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.416      ;
; 0.302  ; vga_display_controller:vga_ctrl|v_count[1]            ; vga_display_controller:vga_ctrl|v_count[1]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.422      ;
; 0.302  ; vga_display_controller:vga_ctrl|h_count[1]            ; vga_display_controller:vga_ctrl|h_count[1]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.422      ;
; 0.303  ; vga_display_controller:vga_ctrl|v_count[7]            ; vga_display_controller:vga_ctrl|v_count[7]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.423      ;
; 0.303  ; vga_display_controller:vga_ctrl|v_count[5]            ; vga_display_controller:vga_ctrl|v_count[5]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.423      ;
; 0.304  ; vga_display_controller:vga_ctrl|v_count[8]            ; vga_display_controller:vga_ctrl|v_count[8]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.424      ;
; 0.304  ; vga_display_controller:vga_ctrl|v_count[6]            ; vga_display_controller:vga_ctrl|v_count[6]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.424      ;
; 0.304  ; vga_display_controller:vga_ctrl|v_count[4]            ; vga_display_controller:vga_ctrl|v_count[4]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.424      ;
; 0.304  ; vga_display_controller:vga_ctrl|h_count[3]            ; vga_display_controller:vga_ctrl|h_count[3]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.424      ;
; 0.305  ; fifo_buffer:pixel_fifo|memory~351                     ; fifo_buffer:pixel_fifo|read_data[0]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.006      ; 1.465      ;
; 0.305  ; vga_display_controller:vga_ctrl|h_count[2]            ; vga_display_controller:vga_ctrl|h_count[2]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.425      ;
; 0.310  ; vga_display_controller:vga_ctrl|h_count[7]            ; vga_display_controller:vga_ctrl|h_count[7]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.430      ;
; 0.311  ; vga_display_controller:vga_ctrl|h_count[4]            ; vga_display_controller:vga_ctrl|h_count[4]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.431      ;
; 0.312  ; vga_display_controller:vga_ctrl|h_count[6]            ; vga_display_controller:vga_ctrl|h_count[6]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.432      ;
; 0.328  ; fifo_buffer:pixel_fifo|memory~10                      ; fifo_buffer:pixel_fifo|read_data[1]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.227      ; 1.709      ;
; 0.328  ; vga_display_controller:vga_ctrl|h_count[0]            ; vga_display_controller:vga_ctrl|h_count[0]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.448      ;
; 0.332  ; vga_display_controller:vga_ctrl|pixel_valid           ; vga_display_controller:vga_ctrl|rgb[2]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.453      ;
; 0.334  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.454      ;
; 0.340  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.034      ; 0.458      ;
; 0.354  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.039      ; 0.477      ;
; 0.363  ; fifo_buffer:pixel_fifo|memory~341                     ; fifo_buffer:pixel_fifo|read_data[2]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.233      ; 1.750      ;
; 0.366  ; fifo_buffer:pixel_fifo|memory~43                      ; fifo_buffer:pixel_fifo|read_data[1]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.227      ; 1.747      ;
; 0.375  ; fifo_buffer:pixel_fifo|read_ptr_bin[7]                ; fifo_buffer:pixel_fifo|read_ptr_bin[7]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.035      ; 0.494      ;
; 0.376  ; fifo_buffer:pixel_fifo|memory~144                     ; fifo_buffer:pixel_fifo|read_data[0]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.227      ; 1.757      ;
; 0.376  ; fifo_buffer:pixel_fifo|read_ptr_bin[7]                ; fifo_buffer:pixel_fifo|read_ptr_gray[6]               ; clk_div                                              ; clk_div     ; 0.000        ; 0.035      ; 0.495      ;
; 0.404  ; fifo_buffer:pixel_fifo|memory~97                      ; fifo_buffer:pixel_fifo|read_data[1]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.227      ; 1.785      ;
; 0.414  ; fifo_buffer:pixel_fifo|memory~95                      ; fifo_buffer:pixel_fifo|read_data[2]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.238      ; 1.806      ;
; 0.424  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.038      ; 0.546      ;
; 0.425  ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.035      ; 0.544      ;
; 0.428  ; fifo_buffer:pixel_fifo|memory~106                     ; fifo_buffer:pixel_fifo|read_data[1]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.050      ; 1.632      ;
; 0.443  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.563      ;
; 0.450  ; fifo_buffer:pixel_fifo|memory~380                     ; fifo_buffer:pixel_fifo|read_data[2]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.244      ; 1.848      ;
; 0.451  ; vga_display_controller:vga_ctrl|h_count[1]            ; vga_display_controller:vga_ctrl|h_count[2]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.571      ;
; 0.452  ; vga_display_controller:vga_ctrl|v_count[7]            ; vga_display_controller:vga_ctrl|v_count[8]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.572      ;
; 0.452  ; vga_display_controller:vga_ctrl|v_count[5]            ; vga_display_controller:vga_ctrl|v_count[6]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.572      ;
; 0.453  ; vga_display_controller:vga_ctrl|h_count[3]            ; vga_display_controller:vga_ctrl|h_count[4]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.573      ;
; 0.462  ; vga_display_controller:vga_ctrl|v_count[6]            ; vga_display_controller:vga_ctrl|v_count[7]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.582      ;
; 0.462  ; vga_display_controller:vga_ctrl|v_count[4]            ; vga_display_controller:vga_ctrl|v_count[5]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.582      ;
; 0.463  ; vga_display_controller:vga_ctrl|h_count[2]            ; vga_display_controller:vga_ctrl|h_count[3]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.583      ;
; 0.465  ; vga_display_controller:vga_ctrl|v_count[6]            ; vga_display_controller:vga_ctrl|v_count[8]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.585      ;
; 0.465  ; vga_display_controller:vga_ctrl|v_count[4]            ; vga_display_controller:vga_ctrl|v_count[6]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.585      ;
; 0.466  ; vga_display_controller:vga_ctrl|h_count[2]            ; vga_display_controller:vga_ctrl|h_count[4]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.586      ;
; 0.470  ; vga_display_controller:vga_ctrl|v_count[0]            ; vga_display_controller:vga_ctrl|v_count[1]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.590      ;
; 0.470  ; vga_display_controller:vga_ctrl|h_count[6]            ; vga_display_controller:vga_ctrl|h_count[7]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.590      ;
; 0.472  ; vga_display_controller:vga_ctrl|h_count[4]            ; vga_display_controller:vga_ctrl|h_count[6]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.592      ;
; 0.472  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5]        ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.049      ; 0.605      ;
; 0.473  ; fifo_buffer:pixel_fifo|memory~70                      ; fifo_buffer:pixel_fifo|read_data[1]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 1.855      ;
; 0.475  ; vga_display_controller:vga_ctrl|h_count[0]            ; vga_display_controller:vga_ctrl|h_count[1]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.595      ;
; 0.477  ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                ; fifo_buffer:pixel_fifo|read_ptr_bin[3]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.035      ; 0.596      ;
; 0.478  ; vga_display_controller:vga_ctrl|h_count[0]            ; vga_display_controller:vga_ctrl|h_count[2]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.598      ;
; 0.480  ; fifo_buffer:pixel_fifo|memory~338                     ; fifo_buffer:pixel_fifo|read_data[2]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.064      ; 1.698      ;
; 0.480  ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                ; fifo_buffer:pixel_fifo|read_ptr_bin[4]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.035      ; 0.599      ;
; 0.482  ; vga_display_controller:vga_ctrl|fifo_was_read         ; vga_display_controller:vga_ctrl|pixel_valid           ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.603      ;
; 0.482  ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.035      ; 0.601      ;
; 0.491  ; fifo_buffer:pixel_fifo|read_ptr_bin[0]                ; fifo_buffer:pixel_fifo|read_ptr_bin[0]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.035      ; 0.610      ;
; 0.498  ; vga_display_controller:vga_ctrl|fifo_was_read         ; vga_display_controller:vga_ctrl|current_pixel_data[2] ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.619      ;
; 0.498  ; vga_display_controller:vga_ctrl|fifo_was_read         ; vga_display_controller:vga_ctrl|current_pixel_data[0] ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.619      ;
; 0.498  ; vga_display_controller:vga_ctrl|fifo_was_read         ; vga_display_controller:vga_ctrl|current_pixel_data[1] ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.619      ;
; 0.501  ; fifo_buffer:pixel_fifo|memory~362                     ; fifo_buffer:pixel_fifo|read_data[2]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.046      ; 1.701      ;
; 0.509  ; fifo_buffer:pixel_fifo|memory~206                     ; fifo_buffer:pixel_fifo|read_data[2]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.226      ; 1.889      ;
; 0.511  ; vga_display_controller:vga_ctrl|h_count[1]            ; vga_display_controller:vga_ctrl|h_count[5]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.632      ;
; 0.513  ; fifo_buffer:pixel_fifo|memory~197                     ; fifo_buffer:pixel_fifo|read_data[2]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.233      ; 1.900      ;
; 0.514  ; vga_display_controller:vga_ctrl|h_count[1]            ; vga_display_controller:vga_ctrl|h_count[3]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.634      ;
; 0.514  ; fifo_buffer:pixel_fifo|read_data[0]                   ; vga_display_controller:vga_ctrl|current_pixel_data[0] ; clk_div                                              ; clk_div     ; 0.000        ; 0.057      ; 0.655      ;
; 0.515  ; vga_display_controller:vga_ctrl|v_count[5]            ; vga_display_controller:vga_ctrl|v_count[7]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.635      ;
; 0.517  ; vga_display_controller:vga_ctrl|v_count[1]            ; vga_display_controller:vga_ctrl|v_count[4]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.637      ;
; 0.517  ; vga_display_controller:vga_ctrl|h_count[1]            ; vga_display_controller:vga_ctrl|h_count[4]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.637      ;
; 0.518  ; vga_display_controller:vga_ctrl|v_count[5]            ; vga_display_controller:vga_ctrl|v_count[8]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.638      ;
; 0.519  ; vga_display_controller:vga_ctrl|h_count[1]            ; vga_display_controller:vga_ctrl|h_count[8]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.640      ;
; 0.519  ; vga_display_controller:vga_ctrl|h_count[3]            ; vga_display_controller:vga_ctrl|h_count[6]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.639      ;
; 0.522  ; fifo_buffer:pixel_fifo|memory~86                      ; fifo_buffer:pixel_fifo|read_data[2]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.244      ; 1.920      ;
; 0.526  ; fifo_buffer:pixel_fifo|memory~178                     ; fifo_buffer:pixel_fifo|read_data[1]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.227      ; 1.907      ;
; 0.527  ; fifo_buffer:pixel_fifo|memory~287                     ; fifo_buffer:pixel_fifo|read_data[2]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.226      ; 1.907      ;
; 0.528  ; vga_display_controller:vga_ctrl|v_count[4]            ; vga_display_controller:vga_ctrl|v_count[7]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.648      ;
; 0.531  ; vga_display_controller:vga_ctrl|v_count[4]            ; vga_display_controller:vga_ctrl|v_count[8]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.651      ;
; 0.532  ; vga_display_controller:vga_ctrl|h_count[2]            ; vga_display_controller:vga_ctrl|h_count[6]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.652      ;
; 0.533  ; fifo_buffer:pixel_fifo|read_ptr_bin[1]                ; fifo_buffer:pixel_fifo|read_ptr_bin[3]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.035      ; 0.652      ;
; 0.535  ; fifo_buffer:pixel_fifo|memory~350                     ; fifo_buffer:pixel_fifo|read_data[2]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.046      ; 1.735      ;
; 0.535  ; vga_display_controller:vga_ctrl|h_count[4]            ; vga_display_controller:vga_ctrl|h_count[7]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.655      ;
; 0.536  ; fifo_buffer:pixel_fifo|read_ptr_bin[1]                ; fifo_buffer:pixel_fifo|read_ptr_bin[4]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.035      ; 0.655      ;
; 0.539  ; vga_display_controller:vga_ctrl|v_count[0]            ; vga_display_controller:vga_ctrl|v_count[4]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.659      ;
; 0.541  ; vga_display_controller:vga_ctrl|h_count[0]            ; vga_display_controller:vga_ctrl|h_count[3]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.661      ;
; 0.543  ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                ; fifo_buffer:pixel_fifo|read_ptr_bin[5]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.035      ; 0.662      ;
; 0.544  ; vga_display_controller:vga_ctrl|h_count[0]            ; vga_display_controller:vga_ctrl|h_count[4]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.664      ;
; 0.545  ; fifo_buffer:pixel_fifo|read_ptr_bin[0]                ; fifo_buffer:pixel_fifo|read_ptr_bin[3]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.035      ; 0.664      ;
; 0.546  ; fifo_buffer:pixel_fifo|read_ptr_bin[1]                ; fifo_buffer:pixel_fifo|read_ptr_bin[1]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.035      ; 0.665      ;
; 0.546  ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.035      ; 0.665      ;
; 0.547  ; vga_display_controller:vga_ctrl|h_count[5]            ; vga_display_controller:vga_ctrl|h_count[6]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.035      ; 0.666      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                                ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.077 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[2]                                                 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[2]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.382      ;
; 0.161 ; image_loader:img_loader|pixel_counter[0]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.487      ;
; 0.164 ; image_loader:img_loader|pixel_counter[6]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.490      ;
; 0.167 ; image_loader:img_loader|pixel_counter[0]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a9~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.493      ;
; 0.170 ; image_loader:img_loader|pixel_counter[4]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.496      ;
; 0.177 ; image_loader:img_loader|pixel_counter[1]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.503      ;
; 0.179 ; vga_frame_reader:frame_reader|sdram_ready_latched                                             ; vga_frame_reader:frame_reader|sdram_ready_latched                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vga_frame_reader:frame_reader|pixels_read_reg[12]                                             ; vga_frame_reader:frame_reader|pixels_read_reg[12]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vga_frame_reader:frame_reader|pixels_read_reg[14]                                             ; vga_frame_reader:frame_reader|pixels_read_reg[14]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vga_frame_reader:frame_reader|pixels_read_reg[16]                                             ; vga_frame_reader:frame_reader|pixels_read_reg[16]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vga_frame_reader:frame_reader|pixels_read_reg[17]                                             ; vga_frame_reader:frame_reader|pixels_read_reg[17]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vga_frame_reader:frame_reader|pixels_read_reg[15]                                             ; vga_frame_reader:frame_reader|pixels_read_reg[15]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vga_frame_reader:frame_reader|pixels_read_reg[13]                                             ; vga_frame_reader:frame_reader|pixels_read_reg[13]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vga_frame_reader:frame_reader|pixels_read_reg[11]                                             ; vga_frame_reader:frame_reader|pixels_read_reg[11]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vga_frame_reader:frame_reader|pixels_read_reg[9]                                              ; vga_frame_reader:frame_reader|pixels_read_reg[9]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vga_frame_reader:frame_reader|pixels_read_reg[5]                                              ; vga_frame_reader:frame_reader|pixels_read_reg[5]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vga_frame_reader:frame_reader|pixels_read_reg[4]                                              ; vga_frame_reader:frame_reader|pixels_read_reg[4]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vga_frame_reader:frame_reader|pixels_read_reg[3]                                              ; vga_frame_reader:frame_reader|pixels_read_reg[3]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vga_frame_reader:frame_reader|pixels_read_reg[2]                                              ; vga_frame_reader:frame_reader|pixels_read_reg[2]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vga_frame_reader:frame_reader|pixels_read_reg[1]                                              ; vga_frame_reader:frame_reader|pixels_read_reg[1]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; image_loader:img_loader|pixel_counter[5]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.505      ;
; 0.180 ; vga_frame_reader:frame_reader|pixels_read_reg[6]                                              ; vga_frame_reader:frame_reader|pixels_read_reg[6]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; image_loader:img_loader|pixel_counter[0]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.513      ;
; 0.181 ; image_loader:img_loader|pixel_counter[4]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a8~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.500      ;
; 0.186 ; vga_frame_reader:frame_reader|state.WAIT_READY                                                ; vga_frame_reader:frame_reader|state.WAIT_READY                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_frame_reader:frame_reader|state.READING                                                   ; vga_frame_reader:frame_reader|state.READING                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_frame_reader:frame_reader|state.IDLE                                                      ; vga_frame_reader:frame_reader|state.IDLE                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_frame_reader:frame_reader|state.WAIT_NEXT_FRAME                                           ; vga_frame_reader:frame_reader|state.WAIT_NEXT_FRAME                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[10]               ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[10]                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_frame_reader:frame_reader|pixels_read_reg[10]                                             ; vga_frame_reader:frame_reader|pixels_read_reg[10]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_frame_reader:frame_reader|pixels_read_reg[0]                                              ; vga_frame_reader:frame_reader|pixels_read_reg[0]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[7]                ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[7]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|tx_enable_reg              ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|tx_enable_reg                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|refresh_twice_reg          ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|refresh_twice_reg                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|init_done_reg              ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|init_done_reg                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|old_state_reg.ST_NOP       ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|old_state_reg.ST_NOP                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; image_loader:img_loader|state.WAIT_WRITE                                                      ; image_loader:img_loader|state.WAIT_WRITE                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; image_loader:img_loader|state.WAIT_SDRAM                                                      ; image_loader:img_loader|state.WAIT_SDRAM                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_frame_reader:frame_reader|pixels_read_reg[8]                                              ; vga_frame_reader:frame_reader|pixels_read_reg[8]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_frame_reader:frame_reader|pixels_read_reg[7]                                              ; vga_frame_reader:frame_reader|pixels_read_reg[7]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller_wrapper:sdram_wrapper|state.WRITING                                          ; sdram_controller_wrapper:sdram_wrapper|state.WRITING                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller_wrapper:sdram_wrapper|state.READING                                          ; sdram_controller_wrapper:sdram_wrapper|state.READING                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sys_state.SYS_DISPLAYING                                                                      ; sys_state.SYS_DISPLAYING                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sys_state.SYS_LOADING                                                                         ; sys_state.SYS_LOADING                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sys_state.SYS_WAIT_BUTTON                                                                     ; sys_state.SYS_WAIT_BUTTON                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sys_state.SYS_WAIT_INIT                                                                       ; sys_state.SYS_WAIT_INIT                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; image_loader:img_loader|pixel_counter[7]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.514      ;
; 0.190 ; image_loader:img_loader|pixel_counter[0]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a24~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.515      ;
; 0.190 ; image_loader:img_loader|pixel_counter[0]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a5~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.523      ;
; 0.194 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|state.ST_WRITE             ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|old_state_reg.ST_WRITE              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|state.ST_ACTIVE            ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|old_state_reg.ST_ACTIVE             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_controller_wrapper:sdram_wrapper|state.IDLE                                             ; sdram_controller_wrapper:sdram_wrapper|state.IDLE                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[0]                                                 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[0]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|state.ST_READ              ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|old_state_reg.ST_READ               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; image_loader:img_loader|pixel_counter[4]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a9~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.522      ;
; 0.198 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cas_shift_reg[0]           ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cas_shift_reg[1]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; image_loader:img_loader|pixel_counter[4]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.531      ;
; 0.199 ; image_loader:img_loader|pixel_counter[0]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.523      ;
; 0.200 ; image_loader:img_loader|pixel_counter[4]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a24~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.525      ;
; 0.200 ; image_loader:img_loader|pixel_counter[1]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a27~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.533      ;
; 0.200 ; image_loader:img_loader|pixel_counter[0]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.523      ;
; 0.200 ; image_loader:img_loader|pixel_counter[3]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.524      ;
; 0.201 ; image_loader:img_loader|pixel_counter[1]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a9~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.527      ;
; 0.203 ; fifo_buffer:pixel_fifo|write_ptr_bin[7]                                                       ; fifo_buffer:pixel_fifo|write_ptr_bin[7]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.323      ;
; 0.206 ; image_loader:img_loader|pixel_counter[3]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a8~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.525      ;
; 0.207 ; image_loader:img_loader|pixel_counter[1]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a8~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.526      ;
; 0.208 ; image_loader:img_loader|pixel_counter[4]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.532      ;
; 0.211 ; image_loader:img_loader|pixel_counter[1]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.535      ;
; 0.212 ; image_loader:img_loader|pixel_counter[1]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.545      ;
; 0.213 ; image_loader:img_loader|pixel_counter[3]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a27~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.546      ;
; 0.218 ; image_loader:img_loader|state.CHECK_DONE                                                      ; image_loader:img_loader|state.IDLE                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.338      ;
; 0.218 ; sys_state.SYS_LOADING                                                                         ; sys_state.SYS_DISPLAYING                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.338      ;
; 0.219 ; image_loader:img_loader|pixel_counter[3]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a17~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.552      ;
; 0.220 ; image_loader:img_loader|pixel_counter[3]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a5~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.553      ;
; 0.223 ; image_loader:img_loader|pixel_counter[3]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.546      ;
; 0.223 ; image_loader:img_loader|pixel_counter[1]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a5~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.556      ;
; 0.235 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|state.ST_NOP               ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|old_state_reg.ST_NOP                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.355      ;
; 0.240 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|state.ST_NOP               ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cas_shift_reg[0]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.360      ;
; 0.254 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cas_shift_reg[1]           ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cas_shift_reg[2]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.262 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[3]                                                 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[3]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.389      ;
; 0.263 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|old_state_reg.ST_OPERATE   ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|state.ST_PRECHARGE                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.384      ;
; 0.268 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|state.ST_SET_MODE_REG      ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|old_state_reg.ST_SET_MODE_REG       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[1]                                                 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[1]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.275 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|old_state_reg.ST_READ      ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|state.ST_READ                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.395      ;
; 0.279 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|old_state_reg.ST_PRECHARGE ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|command_reg[2]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.399      ;
; 0.279 ; image_loader:img_loader|pixel_counter[12]                                                     ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a9~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.606      ;
; 0.294 ; image_loader:img_loader|state.WAIT_WRITE                                                      ; image_loader:img_loader|state.CHECK_DONE                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.298 ; image_loader:img_loader|pixel_counter[17]                                                     ; image_loader:img_loader|pixel_counter[17]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.300 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|refresh_count_reg[8]       ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|refresh_count_reg[8]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.304 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[15]        ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[15]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; image_loader:img_loader|pixel_counter[9]                                                      ; image_loader:img_loader|pixel_counter[9]                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cols_read_reg[6]           ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cols_read_reg[6]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cols_read_reg[3]           ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cols_read_reg[3]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; image_loader:img_loader|pixel_counter[9]                                                      ; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a9~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.631      ;
; 0.305 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[1]         ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[1]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[5]         ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[5]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[3]         ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[3]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[13]        ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[13]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[11]        ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[11]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|rows_read_reg[1]           ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|rows_read_reg[1]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
+-------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_50MHz'                                                            ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.234 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; 0.000        ; 0.816      ; 1.269      ;
; 0.747 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; -0.500       ; 0.816      ; 1.282      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                     ;
+--------+----------------+------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -3.008 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[2]                                            ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.234     ; 1.715      ;
; -3.008 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[1]                                            ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.234     ; 1.715      ;
; -3.008 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[0]                                            ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.234     ; 1.715      ;
; -3.008 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[5]                                                 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.234     ; 1.715      ;
; -3.008 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[5]                                            ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.234     ; 1.715      ;
; -3.008 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[4]                                            ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.234     ; 1.715      ;
; -3.008 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[1]                                            ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.234     ; 1.715      ;
; -3.008 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[0]                                            ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.234     ; 1.715      ;
; -2.879 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]                                                  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.235     ; 1.585      ;
; -2.879 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]                                                  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.235     ; 1.585      ;
; -2.879 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[2]                                                  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.235     ; 1.585      ;
; -2.879 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[3]                                                  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.235     ; 1.585      ;
; -2.879 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[4]                                                  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.235     ; 1.585      ;
; -2.879 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[5]                                                  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.235     ; 1.585      ;
; -2.879 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[6]                                                  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.235     ; 1.585      ;
; -2.879 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[7]                                                  ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.235     ; 1.585      ;
; -2.879 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[6]                                                 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.235     ; 1.585      ;
; -2.879 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[1]                                                 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.235     ; 1.585      ;
; -2.879 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[4]                                                 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.235     ; 1.585      ;
; -2.879 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[7]                                            ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.235     ; 1.585      ;
; -2.879 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[6]                                            ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.235     ; 1.585      ;
; -2.824 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[5]                                            ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.062     ; 1.703      ;
; -2.824 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[4]                                            ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.062     ; 1.703      ;
; -2.824 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[6]                                            ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.062     ; 1.703      ;
; -2.824 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[7]                                            ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.062     ; 1.703      ;
; -2.694 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[3]                                            ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.056     ; 1.579      ;
; -2.694 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[3]                                                 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.056     ; 1.579      ;
; -2.694 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[2]                                                 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.056     ; 1.579      ;
; -2.694 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[0]                                                 ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.056     ; 1.579      ;
; -2.694 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[2]                                            ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.056     ; 1.579      ;
; -2.694 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[3]                                            ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.056     ; 1.579      ;
; 5.207  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[5]                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.036     ; 2.260      ;
; 5.207  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[0]                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.036     ; 2.260      ;
; 5.207  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[1]                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.036     ; 2.260      ;
; 5.207  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[4]                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.036     ; 2.260      ;
; 5.207  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[5]                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.036     ; 2.260      ;
; 5.207  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[2]                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.036     ; 2.260      ;
; 5.207  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[1]                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.036     ; 2.260      ;
; 5.207  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[0]                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.036     ; 2.260      ;
; 5.336  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[1]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.037     ; 2.130      ;
; 5.336  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[1]                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.037     ; 2.130      ;
; 5.336  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.037     ; 2.130      ;
; 5.336  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[3]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.037     ; 2.130      ;
; 5.336  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.037     ; 2.130      ;
; 5.336  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[4]                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.037     ; 2.130      ;
; 5.336  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[6]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.037     ; 2.130      ;
; 5.336  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[6]                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.037     ; 2.130      ;
; 5.336  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[7]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.037     ; 2.130      ;
; 5.336  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[4]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.037     ; 2.130      ;
; 5.336  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.037     ; 2.130      ;
; 5.336  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[6]                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.037     ; 2.130      ;
; 5.336  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[7]                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.037     ; 2.130      ;
; 5.383  ; reset_sync_133 ; vga_frame_reader:frame_reader|state.IDLE                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.025     ; 2.095      ;
; 5.383  ; reset_sync_133 ; vga_frame_reader:frame_reader|state.START_READ                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.025     ; 2.095      ;
; 5.383  ; reset_sync_133 ; vga_frame_reader:frame_reader|state.READING                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.025     ; 2.095      ;
; 5.383  ; reset_sync_133 ; vga_frame_reader:frame_reader|state.WAIT_NEXT_FRAME                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.025     ; 2.095      ;
; 5.383  ; reset_sync_133 ; vga_frame_reader:frame_reader|state.WAIT_READY                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.025     ; 2.095      ;
; 5.388  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.031     ; 2.084      ;
; 5.388  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[6]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.034     ; 2.081      ;
; 5.388  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.031     ; 2.084      ;
; 5.388  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[2]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.031     ; 2.084      ;
; 5.388  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[3]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.034     ; 2.081      ;
; 5.388  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[4]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.032     ; 2.083      ;
; 5.388  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[5]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.032     ; 2.083      ;
; 5.388  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[8]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.031     ; 2.084      ;
; 5.388  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[9]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.031     ; 2.084      ;
; 5.388  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[11]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.031     ; 2.084      ;
; 5.388  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|command_reg[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.032     ; 2.083      ;
; 5.388  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[10]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.032     ; 2.083      ;
; 5.388  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|state.ST_OPERATE      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.032     ; 2.083      ;
; 5.388  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|command_reg[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.032     ; 2.083      ;
; 5.388  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|rows_written_reg[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.027     ; 2.088      ;
; 5.388  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|rows_written_reg[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.027     ; 2.088      ;
; 5.388  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|rows_written_reg[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.027     ; 2.088      ;
; 5.388  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|rows_written_reg[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.027     ; 2.088      ;
; 5.388  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|rows_written_reg[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.027     ; 2.088      ;
; 5.388  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|rows_written_reg[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.027     ; 2.088      ;
; 5.388  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|rows_written_reg[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.027     ; 2.088      ;
; 5.388  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|rows_written_reg[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.027     ; 2.088      ;
; 5.388  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|rows_written_reg[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.027     ; 2.088      ;
; 5.388  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|rows_written_reg[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.027     ; 2.088      ;
; 5.388  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|rows_written_reg[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.027     ; 2.088      ;
; 5.388  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|rows_written_reg[11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.027     ; 2.088      ;
; 5.388  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|state.ST_AUTO_REFRESH ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.032     ; 2.083      ;
; 5.388  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cols_read_reg[6]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.034     ; 2.081      ;
; 5.388  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cols_read_reg[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.034     ; 2.081      ;
; 5.388  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cols_read_reg[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.034     ; 2.081      ;
; 5.388  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cols_read_reg[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.034     ; 2.081      ;
; 5.388  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cols_read_reg[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.034     ; 2.081      ;
; 5.388  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cols_read_reg[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.034     ; 2.081      ;
; 5.388  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cols_read_reg[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.034     ; 2.081      ;
; 5.388  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cols_read_reg[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.034     ; 2.081      ;
; 5.388  ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[8]                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.033     ; 2.082      ;
; 5.388  ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[7]                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.033     ; 2.082      ;
; 5.388  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|rx_enable_reg         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.033     ; 2.082      ;
; 5.389  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cas_shift_reg[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.034     ; 2.080      ;
; 5.389  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|state.ST_READ         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.034     ; 2.080      ;
; 5.389  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[7]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.033     ; 2.081      ;
; 5.389  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|state.ST_ACTIVE       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.033     ; 2.081      ;
; 5.389  ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|command_reg[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.032     ; 2.082      ;
+--------+----------------+------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk_div'                                                                                                                                                      ;
+--------+----------------+-------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                                               ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+-------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -1.374 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.975      ; 2.260      ;
; -1.374 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.985      ; 2.270      ;
; -1.374 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[0]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.975      ; 2.260      ;
; -1.374 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.975      ; 2.260      ;
; -1.374 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.975      ; 2.260      ;
; -1.374 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.975      ; 2.260      ;
; -1.374 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.985      ; 2.270      ;
; -1.374 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.975      ; 2.260      ;
; -1.367 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.970      ; 2.248      ;
; -1.367 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.970      ; 2.248      ;
; -1.367 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.970      ; 2.248      ;
; -1.367 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[3]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.970      ; 2.248      ;
; -1.367 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.970      ; 2.248      ;
; -1.367 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.970      ; 2.248      ;
; -1.367 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.970      ; 2.248      ;
; -1.367 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.970      ; 2.248      ;
; -1.367 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.970      ; 2.248      ;
; -1.367 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[4]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.970      ; 2.248      ;
; -1.367 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.970      ; 2.248      ;
; -1.367 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.970      ; 2.248      ;
; -1.245 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.974      ; 2.130      ;
; -1.245 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.974      ; 2.130      ;
; -1.245 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.974      ; 2.130      ;
; -1.236 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.977      ; 2.124      ;
; -1.236 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.977      ; 2.124      ;
; -1.236 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.977      ; 2.124      ;
; -1.236 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.977      ; 2.124      ;
; -1.236 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.977      ; 2.124      ;
; -1.236 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.977      ; 2.124      ;
; -1.236 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.977      ; 2.124      ;
; -1.236 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.977      ; 2.124      ;
; -0.768 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.030     ; 1.725      ;
; -0.768 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.030     ; 1.725      ;
; -0.764 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[0]               ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 1.715      ;
; -0.764 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[2]               ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 1.715      ;
; -0.764 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[1]               ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 1.715      ;
; -0.764 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 1.715      ;
; -0.764 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 1.715      ;
; -0.764 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 1.715      ;
; -0.757 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[0]                ; clk_div                                              ; clk_div     ; 1.000        ; -0.041     ; 1.703      ;
; -0.757 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                ; clk_div                                              ; clk_div     ; 1.000        ; -0.041     ; 1.703      ;
; -0.757 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[3]               ; clk_div                                              ; clk_div     ; 1.000        ; -0.041     ; 1.703      ;
; -0.757 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[4]                ; clk_div                                              ; clk_div     ; 1.000        ; -0.041     ; 1.703      ;
; -0.757 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[4]               ; clk_div                                              ; clk_div     ; 1.000        ; -0.041     ; 1.703      ;
; -0.757 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[6]               ; clk_div                                              ; clk_div     ; 1.000        ; -0.041     ; 1.703      ;
; -0.757 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[7]                ; clk_div                                              ; clk_div     ; 1.000        ; -0.041     ; 1.703      ;
; -0.757 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                ; clk_div                                              ; clk_div     ; 1.000        ; -0.041     ; 1.703      ;
; -0.757 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[5]               ; clk_div                                              ; clk_div     ; 1.000        ; -0.041     ; 1.703      ;
; -0.757 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[5]                ; clk_div                                              ; clk_div     ; 1.000        ; -0.041     ; 1.703      ;
; -0.757 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[3]                ; clk_div                                              ; clk_div     ; 1.000        ; -0.041     ; 1.703      ;
; -0.757 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[1]                ; clk_div                                              ; clk_div     ; 1.000        ; -0.041     ; 1.703      ;
; -0.635 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 1.585      ;
; -0.635 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 1.585      ;
; -0.635 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 1.585      ;
; -0.626 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.034     ; 1.579      ;
; -0.626 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.034     ; 1.579      ;
; -0.626 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.034     ; 1.579      ;
; -0.626 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.034     ; 1.579      ;
; -0.626 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.034     ; 1.579      ;
; -0.626 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.034     ; 1.579      ;
; -0.626 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.034     ; 1.579      ;
; -0.626 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.034     ; 1.579      ;
; -0.071 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[7]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 1.021      ;
; -0.071 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[6]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 1.021      ;
; -0.071 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[4]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 1.021      ;
; -0.071 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[3]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 1.021      ;
; -0.071 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[2]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 1.021      ;
; -0.071 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[1]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 1.021      ;
; -0.071 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[0]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 1.021      ;
; -0.060 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[2]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 1.011      ;
; -0.060 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[9]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 1.011      ;
; -0.060 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[3]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 1.011      ;
; -0.060 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[9]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 1.011      ;
; -0.060 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[8]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 1.011      ;
; -0.060 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[5]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 1.011      ;
; -0.045 ; reset_sync_25  ; vga_display_controller:vga_ctrl|current_pixel_data[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.030     ; 1.002      ;
; -0.045 ; reset_sync_25  ; vga_display_controller:vga_ctrl|current_pixel_data[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.030     ; 1.002      ;
; -0.045 ; reset_sync_25  ; vga_display_controller:vga_ctrl|fifo_was_read         ; clk_div                                              ; clk_div     ; 1.000        ; -0.030     ; 1.002      ;
; -0.045 ; reset_sync_25  ; vga_display_controller:vga_ctrl|rgb[0]                ; clk_div                                              ; clk_div     ; 1.000        ; -0.030     ; 1.002      ;
; -0.045 ; reset_sync_25  ; vga_display_controller:vga_ctrl|rgb[1]                ; clk_div                                              ; clk_div     ; 1.000        ; -0.030     ; 1.002      ;
; -0.045 ; reset_sync_25  ; vga_display_controller:vga_ctrl|rgb[2]                ; clk_div                                              ; clk_div     ; 1.000        ; -0.030     ; 1.002      ;
; -0.045 ; reset_sync_25  ; vga_display_controller:vga_ctrl|current_pixel_data[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.030     ; 1.002      ;
; -0.045 ; reset_sync_25  ; vga_display_controller:vga_ctrl|pixel_valid           ; clk_div                                              ; clk_div     ; 1.000        ; -0.030     ; 1.002      ;
; -0.043 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[8]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.038     ; 0.992      ;
; -0.043 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[7]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.038     ; 0.992      ;
; -0.043 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[6]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.038     ; 0.992      ;
; -0.043 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[5]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.038     ; 0.992      ;
; -0.043 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[4]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.038     ; 0.992      ;
; -0.043 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[1]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.038     ; 0.992      ;
; -0.043 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[0]            ; clk_div                                              ; clk_div     ; 1.000        ; -0.038     ; 0.992      ;
+--------+----------------+-------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk_div'                                                                                                                                                      ;
+-------+----------------+-------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                                               ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+-------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 0.624 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.236      ; 2.014      ;
; 0.624 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.236      ; 2.014      ;
; 0.624 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.236      ; 2.014      ;
; 0.624 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.236      ; 2.014      ;
; 0.624 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.236      ; 2.014      ;
; 0.624 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.236      ; 2.014      ;
; 0.624 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.236      ; 2.014      ;
; 0.624 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.236      ; 2.014      ;
; 0.632 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.233      ; 2.019      ;
; 0.632 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.233      ; 2.019      ;
; 0.632 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.233      ; 2.019      ;
; 0.719 ; reset_sync_25  ; vga_display_controller:vga_ctrl|current_pixel_data[0] ; clk_div                                              ; clk_div     ; 0.000        ; 0.051      ; 0.854      ;
; 0.719 ; reset_sync_25  ; vga_display_controller:vga_ctrl|current_pixel_data[1] ; clk_div                                              ; clk_div     ; 0.000        ; 0.051      ; 0.854      ;
; 0.719 ; reset_sync_25  ; vga_display_controller:vga_ctrl|fifo_was_read         ; clk_div                                              ; clk_div     ; 0.000        ; 0.051      ; 0.854      ;
; 0.719 ; reset_sync_25  ; vga_display_controller:vga_ctrl|rgb[0]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.051      ; 0.854      ;
; 0.719 ; reset_sync_25  ; vga_display_controller:vga_ctrl|rgb[1]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.051      ; 0.854      ;
; 0.719 ; reset_sync_25  ; vga_display_controller:vga_ctrl|rgb[2]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.051      ; 0.854      ;
; 0.719 ; reset_sync_25  ; vga_display_controller:vga_ctrl|current_pixel_data[2] ; clk_div                                              ; clk_div     ; 0.000        ; 0.051      ; 0.854      ;
; 0.719 ; reset_sync_25  ; vga_display_controller:vga_ctrl|pixel_valid           ; clk_div                                              ; clk_div     ; 0.000        ; 0.051      ; 0.854      ;
; 0.729 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[8]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.042      ; 0.855      ;
; 0.729 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[7]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.042      ; 0.855      ;
; 0.729 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[6]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.042      ; 0.855      ;
; 0.729 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[5]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.042      ; 0.855      ;
; 0.729 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[4]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.042      ; 0.855      ;
; 0.729 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[1]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.042      ; 0.855      ;
; 0.729 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[0]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.042      ; 0.855      ;
; 0.739 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[2]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.044      ; 0.867      ;
; 0.739 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[9]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.044      ; 0.867      ;
; 0.739 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[3]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.044      ; 0.867      ;
; 0.739 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[9]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.044      ; 0.867      ;
; 0.739 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[8]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.044      ; 0.867      ;
; 0.739 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[5]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.044      ; 0.867      ;
; 0.743 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.125      ;
; 0.743 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.125      ;
; 0.743 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.125      ;
; 0.743 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[3]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.125      ;
; 0.743 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.125      ;
; 0.743 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.125      ;
; 0.743 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.125      ;
; 0.743 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.125      ;
; 0.743 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.125      ;
; 0.743 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[4]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.125      ;
; 0.743 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.125      ;
; 0.743 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.125      ;
; 0.744 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[7]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.043      ; 0.871      ;
; 0.744 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[6]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.043      ; 0.871      ;
; 0.744 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[4]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.043      ; 0.871      ;
; 0.744 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[3]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.043      ; 0.871      ;
; 0.744 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[2]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.043      ; 0.871      ;
; 0.744 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[1]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.043      ; 0.871      ;
; 0.744 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[0]            ; clk_div                                              ; clk_div     ; 0.000        ; 0.043      ; 0.871      ;
; 0.747 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.245      ; 2.146      ;
; 0.747 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.245      ; 2.146      ;
; 0.751 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.234      ; 2.139      ;
; 0.751 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[0]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.234      ; 2.139      ;
; 0.751 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.234      ; 2.139      ;
; 0.751 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.234      ; 2.139      ;
; 0.751 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.234      ; 2.139      ;
; 0.751 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.234      ; 2.139      ;
; 1.317 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.038      ; 1.439      ;
; 1.317 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.038      ; 1.439      ;
; 1.317 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.038      ; 1.439      ;
; 1.317 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.038      ; 1.439      ;
; 1.317 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.038      ; 1.439      ;
; 1.317 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.038      ; 1.439      ;
; 1.317 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.038      ; 1.439      ;
; 1.317 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.038      ; 1.439      ;
; 1.325 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.035      ; 1.444      ;
; 1.325 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.035      ; 1.444      ;
; 1.325 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.035      ; 1.444      ;
; 1.436 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[0]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.030      ; 1.550      ;
; 1.436 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[2]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.030      ; 1.550      ;
; 1.436 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[3]               ; clk_div                                              ; clk_div     ; 0.000        ; 0.030      ; 1.550      ;
; 1.436 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[4]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.030      ; 1.550      ;
; 1.436 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[4]               ; clk_div                                              ; clk_div     ; 0.000        ; 0.030      ; 1.550      ;
; 1.436 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[6]               ; clk_div                                              ; clk_div     ; 0.000        ; 0.030      ; 1.550      ;
; 1.436 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[7]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.030      ; 1.550      ;
; 1.436 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[6]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.030      ; 1.550      ;
; 1.436 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[5]               ; clk_div                                              ; clk_div     ; 0.000        ; 0.030      ; 1.550      ;
; 1.436 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[5]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.030      ; 1.550      ;
; 1.436 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[3]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.030      ; 1.550      ;
; 1.436 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[1]                ; clk_div                                              ; clk_div     ; 0.000        ; 0.030      ; 1.550      ;
; 1.436 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.051      ; 1.571      ;
; 1.436 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.051      ; 1.571      ;
; 1.444 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[0]               ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 1.564      ;
; 1.444 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[2]               ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 1.564      ;
; 1.444 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[1]               ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 1.564      ;
; 1.444 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 1.564      ;
; 1.444 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 1.564      ;
; 1.444 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 1.564      ;
+-------+----------------+-------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                        ;
+-------+----------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.522 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[12]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 1.851      ;
; 1.522 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[11]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 1.851      ;
; 1.522 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[4]                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 1.851      ;
; 1.522 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[2]                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 1.851      ;
; 1.522 ; reset_sync_133 ; start_sync1                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 1.851      ;
; 1.523 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[14]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 1.852      ;
; 1.523 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[16]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 1.852      ;
; 1.523 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[17]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 1.852      ;
; 1.523 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[15]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 1.852      ;
; 1.523 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[13]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 1.852      ;
; 1.523 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[9]                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 1.852      ;
; 1.525 ; reset_sync_133 ; vga_frame_reader:frame_reader|state.FRAME_COMPLETE                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.256      ; 1.865      ;
; 1.525 ; reset_sync_133 ; vga_frame_reader:frame_reader|sdram_ready_latched                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.256      ; 1.865      ;
; 1.525 ; reset_sync_133 ; vga_frame_reader:frame_reader|frame_start_sync2                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.256      ; 1.865      ;
; 1.525 ; reset_sync_133 ; vga_frame_reader:frame_reader|frame_start_prev                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.256      ; 1.865      ;
; 1.531 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[5]                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.852      ;
; 1.531 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[3]                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.852      ;
; 1.531 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[1]                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.852      ;
; 1.543 ; reset_sync_133 ; vga_frame_reader:frame_reader|frame_start_sync1                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.860      ;
; 1.546 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[6]                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 1.851      ;
; 1.709 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[0]                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 2.014      ;
; 1.709 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[2]                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 2.014      ;
; 1.709 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[3]                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 2.014      ;
; 1.709 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[3]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 2.014      ;
; 1.709 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[2]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 2.014      ;
; 1.709 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[3]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 2.014      ;
; 1.722 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|state.ST_WRITE           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.851      ;
; 1.722 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|refresh_count_reg[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.850      ;
; 1.722 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|refresh_count_reg[8]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.850      ;
; 1.722 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|refresh_count_reg[10]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.850      ;
; 1.722 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|refresh_count_reg[9]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.850      ;
; 1.722 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|refresh_count_reg[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.851      ;
; 1.722 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|refresh_count_reg[5]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.851      ;
; 1.722 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|refresh_count_reg[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.851      ;
; 1.722 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|refresh_count_reg[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.851      ;
; 1.722 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|state.ST_PRECHARGE       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.852      ;
; 1.722 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|refresh_count_reg[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.851      ;
; 1.722 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|refresh_count_reg[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.851      ;
; 1.722 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|refresh_count_reg[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.850      ;
; 1.722 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|old_state_reg.ST_OPERATE ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.852      ;
; 1.722 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|old_state_reg.ST_WRITE   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.851      ;
; 1.722 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|state.ST_BURST_STOP      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.851      ;
; 1.722 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[17]                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.853      ;
; 1.722 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[16]                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.853      ;
; 1.722 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[15]                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.853      ;
; 1.722 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[14]                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.853      ;
; 1.722 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[13]                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.853      ;
; 1.722 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[12]                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.853      ;
; 1.722 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[11]                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.853      ;
; 1.722 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[10]                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.853      ;
; 1.722 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[9]                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.853      ;
; 1.722 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[10]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.852      ;
; 1.722 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[0]                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.851      ;
; 1.722 ; reset_sync_133 ; start_sync2                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.851      ;
; 1.723 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|tx_enable_reg            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.853      ;
; 1.723 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cols_written_reg[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.853      ;
; 1.723 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cols_written_reg[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.853      ;
; 1.723 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cols_written_reg[6]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.853      ;
; 1.723 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cols_written_reg[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.853      ;
; 1.723 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cols_written_reg[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.853      ;
; 1.723 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cols_written_reg[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.853      ;
; 1.723 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cols_written_reg[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.853      ;
; 1.723 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cols_written_reg[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.853      ;
; 1.723 ; reset_sync_133 ; image_loader:img_loader|state.WAIT_WRITE                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.854      ;
; 1.723 ; reset_sync_133 ; image_loader:img_loader|state.CHECK_DONE                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.854      ;
; 1.723 ; reset_sync_133 ; image_loader:img_loader|state.LOAD_PIXEL                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.854      ;
; 1.723 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[8]                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.854      ;
; 1.723 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[7]                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.854      ;
; 1.723 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[6]                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.854      ;
; 1.723 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[5]                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.854      ;
; 1.723 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[4]                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.854      ;
; 1.723 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[3]                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.854      ;
; 1.723 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[2]                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.854      ;
; 1.723 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[1]                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.854      ;
; 1.723 ; reset_sync_133 ; image_loader:img_loader|pixel_counter[0]                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.854      ;
; 1.723 ; reset_sync_133 ; image_loader:img_loader|state.WAIT_SDRAM                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.854      ;
; 1.723 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|state.WRITING                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.855      ;
; 1.723 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|state.IDLE                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.855      ;
; 1.723 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|state.READING                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.855      ;
; 1.723 ; reset_sync_133 ; sys_state.SYS_DISPLAYING                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.855      ;
; 1.723 ; reset_sync_133 ; sys_state.SYS_LOADING                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.855      ;
; 1.723 ; reset_sync_133 ; sys_state.SYS_WAIT_BUTTON                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.855      ;
; 1.723 ; reset_sync_133 ; image_loader:img_loader|state.IDLE                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.854      ;
; 1.723 ; reset_sync_133 ; sys_state.SYS_WAIT_INIT                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.855      ;
; 1.723 ; reset_sync_133 ; start_sync3                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.855      ;
; 1.725 ; reset_sync_133 ; vga_frame_reader:frame_reader|state.IDLE                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.865      ;
; 1.725 ; reset_sync_133 ; vga_frame_reader:frame_reader|state.START_READ                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.865      ;
; 1.725 ; reset_sync_133 ; vga_frame_reader:frame_reader|state.READING                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.865      ;
; 1.725 ; reset_sync_133 ; vga_frame_reader:frame_reader|state.WAIT_NEXT_FRAME                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.865      ;
; 1.725 ; reset_sync_133 ; vga_frame_reader:frame_reader|state.WAIT_READY                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.865      ;
; 1.729 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[4]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.854      ;
; 1.729 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[5]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.854      ;
; 1.729 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|command_reg[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.854      ;
; 1.729 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|addr_reg[10]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.854      ;
; 1.729 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|state.ST_OPERATE         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.854      ;
; 1.729 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|cas_shift_reg[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.851      ;
; 1.729 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|state.ST_READ            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.851      ;
; 1.729 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|command_reg[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.854      ;
; 1.729 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|command_reg[2]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.853      ;
; 1.729 ; reset_sync_133 ; sdram_controller_wrapper:sdram_wrapper|sdram_controller:sdram_ctrl|delay_count_reg[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.853      ;
+-------+----------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+-------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                                 ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                      ; -7.532    ; -1.762 ; -6.419   ; 0.624   ; -1.487              ;
;  clk_50MHz                                            ; -0.911    ; 0.234  ; N/A      ; N/A     ; 9.453               ;
;  clk_div                                              ; -7.532    ; -1.762 ; -3.273   ; 0.624   ; -1.487              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -4.819    ; 0.077  ; -6.419   ; 1.522   ; 3.315               ;
; Design-wide TNS                                       ; -1159.739 ; -7.527 ; -321.804 ; 0.0     ; -93.681             ;
;  clk_50MHz                                            ; -0.911    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  clk_div                                              ; -170.634  ; -7.527 ; -133.227 ; 0.000   ; -93.681             ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -988.194  ; 0.000  ; -188.577 ; 0.000   ; 0.000               ;
+-------------------------------------------------------+-----------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; vga_red[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_green[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_blue[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_hsync      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_vsync      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sclk           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cke            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cs_n           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ras_n          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cas_n          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; we_n           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bank[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bank[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; udqm           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ldqm           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; status_leds[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; status_leds[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; status_leds[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; status_leds[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; dq[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset_n                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_50MHz               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; start_button            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_red[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vga_green[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; vga_blue[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; vga_hsync      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vga_vsync      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sclk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cke            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cs_n           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ras_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cas_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; we_n           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; addr[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; addr[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; addr[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; addr[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; addr[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; addr[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; addr[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; addr[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; addr[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; addr[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; addr[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; addr[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; bank[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; bank[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; udqm           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ldqm           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; status_leds[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; status_leds[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; status_leds[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; status_leds[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; dq[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; dq[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; dq[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; dq[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; dq[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; dq[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; dq[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dq[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dq[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dq[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dq[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dq[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dq[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dq[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dq[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; dq[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_red[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vga_green[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; vga_blue[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; vga_hsync      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vga_vsync      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sclk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cke            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cs_n           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ras_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cas_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; we_n           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; addr[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; addr[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; addr[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; addr[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; addr[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; addr[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; addr[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; addr[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; addr[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; addr[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; addr[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; addr[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; bank[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; bank[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; udqm           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ldqm           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; status_leds[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; status_leds[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; status_leds[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; status_leds[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; dq[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; dq[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; dq[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; dq[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; dq[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; dq[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; dq[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dq[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dq[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dq[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dq[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dq[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dq[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dq[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dq[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; dq[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_red[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vga_green[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; vga_blue[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; vga_hsync      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vga_vsync      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sclk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cke            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cs_n           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ras_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cas_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; we_n           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; addr[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; addr[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; addr[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; addr[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; addr[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; addr[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; addr[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; addr[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; addr[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; addr[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; addr[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; addr[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; bank[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; bank[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; udqm           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ldqm           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; status_leds[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; status_leds[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; status_leds[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; status_leds[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dq[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dq[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dq[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; dq[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; dq[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; dq[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; dq[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dq[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dq[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dq[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dq[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dq[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dq[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dq[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dq[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; dq[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; clk_div                                              ; clk_50MHz                                            ; 1        ; 1        ; 0        ; 0        ;
; clk_div                                              ; clk_div                                              ; 1538     ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div                                              ; 392      ; 0        ; 0        ; 0        ;
; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20240    ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; clk_div                                              ; clk_50MHz                                            ; 1        ; 1        ; 0        ; 0        ;
; clk_div                                              ; clk_div                                              ; 1538     ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div                                              ; 392      ; 0        ; 0        ; 0        ;
; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20240    ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                      ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; clk_div                                              ; clk_div                                              ; 59       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div                                              ; 31       ; 0        ; 0        ; 0        ;
; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 31       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 201      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                       ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; clk_div                                              ; clk_div                                              ; 59       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div                                              ; 31       ; 0        ; 0        ; 0        ;
; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 31       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 201      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 388   ; 388  ;
; Unconstrained Output Ports      ; 41    ; 41   ;
; Unconstrained Output Port Paths ; 99    ; 99   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; clk_50MHz                                            ; clk_50MHz                                            ; Base      ; Constrained ;
; clk_div                                              ; clk_div                                              ; Base      ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; dq[0]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[1]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[2]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; start_button ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; addr[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cas_n          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ras_n          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sclk           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; status_leds[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; status_leds[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; status_leds[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; status_leds[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_blue[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_green[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_hsync      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_red[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_vsync      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; we_n           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; dq[0]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[1]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[2]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; start_button ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; addr[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cas_n          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ras_n          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sclk           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; status_leds[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; status_leds[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; status_leds[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; status_leds[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_blue[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_green[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_hsync      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_red[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_vsync      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; we_n           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Mon Aug 18 11:55:12 2025
Info: Command: quartus_sta pfa_sensor_fusion -c pfa_sensor_fusion
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'pfa_sensor_fusion.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk_50MHz clk_50MHz
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 56 -multiply_by 149 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_div clk_div
Warning (332125): Found combinational loop of 60 nodes File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/fifo_buffer.sv Line: 30
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next~0|combout"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next~1|datac"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next~1|combout"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[0]~2|dataa"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[0]~2|cout"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[1]~4|cin"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[1]~4|combout"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[1]|dataa"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[1]|combout"
    Warning (332126): Node "pixel_fifo|Equal0~0|datad"
    Warning (332126): Node "pixel_fifo|Equal0~0|combout"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next~0|dataa"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[0]|datad"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[0]|combout"
    Warning (332126): Node "pixel_fifo|Equal0~0|datab"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[1]~4|cout"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[2]~6|cin"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[2]~6|combout"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[1]|datad"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[2]|datab"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[2]|combout"
    Warning (332126): Node "pixel_fifo|Equal0~1|dataa"
    Warning (332126): Node "pixel_fifo|Equal0~1|combout"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next~0|datad"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[2]~6|cout"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[3]~8|cin"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[3]~8|combout"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[2]|datad"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[3]|dataa"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[3]|combout"
    Warning (332126): Node "pixel_fifo|Equal0~1|datab"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[3]~8|cout"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[4]~10|cin"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[4]~10|cout"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[5]~12|cin"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[5]~12|combout"
    Warning (332126): Node "pixel_fifo|Equal0~3|datad"
    Warning (332126): Node "pixel_fifo|Equal0~3|combout"
    Warning (332126): Node "pixel_fifo|Equal0~4|dataa"
    Warning (332126): Node "pixel_fifo|Equal0~4|combout"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next~0|datab"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[5]|datad"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[5]|combout"
    Warning (332126): Node "pixel_fifo|Equal0~4|datab"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[5]~12|cout"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[6]~14|cin"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[6]~14|combout"
    Warning (332126): Node "pixel_fifo|Equal0~2|datad"
    Warning (332126): Node "pixel_fifo|Equal0~2|combout"
    Warning (332126): Node "pixel_fifo|Equal0~4|datad"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[5]|dataa"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[6]~14|cout"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[7]~8|cin"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[7]~8|combout"
    Warning (332126): Node "pixel_fifo|Equal0~2|dataa"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[4]~10|combout"
    Warning (332126): Node "pixel_fifo|Equal0~3|datab"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[3]|datad"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[0]~2|combout"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[0]|datab"
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -7.532
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.532            -170.634 clk_div 
    Info (332119):    -4.819            -988.194 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.911              -0.911 clk_50MHz 
Info (332146): Worst-case hold slack is -1.762
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.762              -7.527 clk_div 
    Info (332119):     0.234               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.703               0.000 clk_50MHz 
Info (332146): Worst-case recovery slack is -6.419
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.419            -188.577 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.273            -133.227 clk_div 
Info (332146): Worst-case removal slack is 1.708
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.708               0.000 clk_div 
    Info (332119):     3.369               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.487
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.487             -93.681 clk_div 
    Info (332119):     3.315               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.761               0.000 clk_50MHz 
Info (332114): Report Metastability: Found 21 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -7.083
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.083            -156.665 clk_div 
    Info (332119):    -4.321            -747.789 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.807              -0.807 clk_50MHz 
Info (332146): Worst-case hold slack is -1.490
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.490              -6.214 clk_div 
    Info (332119):     0.190               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.642               0.000 clk_50MHz 
Info (332146): Worst-case recovery slack is -5.843
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.843            -171.454 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.203            -127.206 clk_div 
Info (332146): Worst-case removal slack is 1.538
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.538               0.000 clk_div 
    Info (332119):     2.991               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.487
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.487             -93.681 clk_div 
    Info (332119):     3.315               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.750               0.000 clk_50MHz 
Info (332114): Report Metastability: Found 21 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.930
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.930             -47.811 clk_div 
    Info (332119):    -2.211             -15.513 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.047              -0.047 clk_50MHz 
Info (332146): Worst-case hold slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000              -4.493 clk_div 
    Info (332119):     0.077               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.234               0.000 clk_50MHz 
Info (332146): Worst-case recovery slack is -3.008
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.008             -88.951 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.374             -42.537 clk_div 
Info (332146): Worst-case removal slack is 0.624
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.624               0.000 clk_div 
    Info (332119):     1.522               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000             -63.000 clk_div 
    Info (332119):     3.490               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.453               0.000 clk_50MHz 
Info (332114): Report Metastability: Found 21 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 66 warnings
    Info: Peak virtual memory: 4869 megabytes
    Info: Processing ended: Mon Aug 18 11:55:15 2025
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


