<stg><name>MixColumns</name>


<trans_list>

<trans id="198" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %state_addr = getelementptr [16 x i8]* %state, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="state_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %state_addr_12 = getelementptr [16 x i8]* %state, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="state_addr_12"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="4">
<![CDATA[
:16  %state_load = load i8* %state_addr, align 1

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="4">
<![CDATA[
:17  %state_load_13 = load i8* %state_addr_12, align 1

]]></Node>
<StgValue><ssdm name="state_load_13"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %state_addr_13 = getelementptr [16 x i8]* %state, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="state_addr_13"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %state_addr_14 = getelementptr [16 x i8]* %state, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="state_addr_14"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="4">
<![CDATA[
:16  %state_load = load i8* %state_addr, align 1

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="4">
<![CDATA[
:17  %state_load_13 = load i8* %state_addr_12, align 1

]]></Node>
<StgValue><ssdm name="state_load_13"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="4">
<![CDATA[
:18  %state_load_14 = load i8* %state_addr_13, align 1

]]></Node>
<StgValue><ssdm name="state_load_14"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="4">
<![CDATA[
:19  %state_load_15 = load i8* %state_addr_14, align 1

]]></Node>
<StgValue><ssdm name="state_load_15"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %state_addr_1 = getelementptr [16 x i8]* %state, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="state_addr_1"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %state_addr_15 = getelementptr [16 x i8]* %state, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="state_addr_15"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="4">
<![CDATA[
:18  %state_load_14 = load i8* %state_addr_13, align 1

]]></Node>
<StgValue><ssdm name="state_load_14"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="4">
<![CDATA[
:19  %state_load_15 = load i8* %state_addr_14, align 1

]]></Node>
<StgValue><ssdm name="state_load_15"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="4">
<![CDATA[
:53  %state_load_16 = load i8* %state_addr_1, align 1

]]></Node>
<StgValue><ssdm name="state_load_16"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="4">
<![CDATA[
:54  %state_load_1 = load i8* %state_addr_15, align 1

]]></Node>
<StgValue><ssdm name="state_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %state_addr_16 = getelementptr [16 x i8]* %state, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="state_addr_16"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %state_addr_17 = getelementptr [16 x i8]* %state, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="state_addr_17"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="4">
<![CDATA[
:53  %state_load_16 = load i8* %state_addr_1, align 1

]]></Node>
<StgValue><ssdm name="state_load_16"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="4">
<![CDATA[
:54  %state_load_1 = load i8* %state_addr_15, align 1

]]></Node>
<StgValue><ssdm name="state_load_1"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="4">
<![CDATA[
:55  %state_load_17 = load i8* %state_addr_16, align 1

]]></Node>
<StgValue><ssdm name="state_load_17"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="4">
<![CDATA[
:56  %state_load_18 = load i8* %state_addr_17, align 1

]]></Node>
<StgValue><ssdm name="state_load_18"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %state_addr_2 = getelementptr [16 x i8]* %state, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="state_addr_2"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %state_addr_18 = getelementptr [16 x i8]* %state, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="state_addr_18"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="4">
<![CDATA[
:55  %state_load_17 = load i8* %state_addr_16, align 1

]]></Node>
<StgValue><ssdm name="state_load_17"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="4">
<![CDATA[
:56  %state_load_18 = load i8* %state_addr_17, align 1

]]></Node>
<StgValue><ssdm name="state_load_18"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="4">
<![CDATA[
:90  %state_load_19 = load i8* %state_addr_2, align 1

]]></Node>
<StgValue><ssdm name="state_load_19"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="4">
<![CDATA[
:91  %state_load_2 = load i8* %state_addr_18, align 1

]]></Node>
<StgValue><ssdm name="state_load_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %state_addr_19 = getelementptr [16 x i8]* %state, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="state_addr_19"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %state_addr_20 = getelementptr [16 x i8]* %state, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="state_addr_20"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="4">
<![CDATA[
:90  %state_load_19 = load i8* %state_addr_2, align 1

]]></Node>
<StgValue><ssdm name="state_load_19"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="4">
<![CDATA[
:91  %state_load_2 = load i8* %state_addr_18, align 1

]]></Node>
<StgValue><ssdm name="state_load_2"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="4">
<![CDATA[
:92  %state_load_20 = load i8* %state_addr_19, align 1

]]></Node>
<StgValue><ssdm name="state_load_20"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="4">
<![CDATA[
:93  %state_load_21 = load i8* %state_addr_20, align 1

]]></Node>
<StgValue><ssdm name="state_load_21"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="51" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %state_addr_3 = getelementptr [16 x i8]* %state, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="state_addr_3"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %state_addr_21 = getelementptr [16 x i8]* %state, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="state_addr_21"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="4">
<![CDATA[
:92  %state_load_20 = load i8* %state_addr_19, align 1

]]></Node>
<StgValue><ssdm name="state_load_20"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="4">
<![CDATA[
:93  %state_load_21 = load i8* %state_addr_20, align 1

]]></Node>
<StgValue><ssdm name="state_load_21"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="4">
<![CDATA[
:127  %state_load_22 = load i8* %state_addr_3, align 1

]]></Node>
<StgValue><ssdm name="state_load_22"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="4">
<![CDATA[
:128  %state_load_3 = load i8* %state_addr_21, align 1

]]></Node>
<StgValue><ssdm name="state_load_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="57" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %state_addr_22 = getelementptr [16 x i8]* %state, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="state_addr_22"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %state_addr_23 = getelementptr [16 x i8]* %state, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="state_addr_23"/></StgValue>
</operation>

<operation id="59" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="4">
<![CDATA[
:127  %state_load_22 = load i8* %state_addr_3, align 1

]]></Node>
<StgValue><ssdm name="state_load_22"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="4">
<![CDATA[
:128  %state_load_3 = load i8* %state_addr_21, align 1

]]></Node>
<StgValue><ssdm name="state_load_3"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="4">
<![CDATA[
:129  %state_load_23 = load i8* %state_addr_22, align 1

]]></Node>
<StgValue><ssdm name="state_load_23"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="4">
<![CDATA[
:130  %state_load_24 = load i8* %state_addr_23, align 1

]]></Node>
<StgValue><ssdm name="state_load_24"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="63" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:20  %xor_ln318 = xor i8 %state_load_13, %state_load

]]></Node>
<StgValue><ssdm name="xor_ln318"/></StgValue>
</operation>

<operation id="64" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:21  %xor_ln318_1 = xor i8 %state_load_14, %xor_ln318

]]></Node>
<StgValue><ssdm name="xor_ln318_1"/></StgValue>
</operation>

<operation id="65" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:22  %xor_ln318_2 = xor i8 %state_load_15, %xor_ln318_1

]]></Node>
<StgValue><ssdm name="xor_ln318_2"/></StgValue>
</operation>

<operation id="66" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:23  %shl_ln306 = shl i8 %xor_ln318, 1

]]></Node>
<StgValue><ssdm name="shl_ln306"/></StgValue>
</operation>

<operation id="67" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:24  %tmp = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln318, i32 7)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="68" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:25  %select_ln306 = select i1 %tmp, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln306"/></StgValue>
</operation>

<operation id="69" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:26  %xor_ln319 = xor i8 %state_load, %select_ln306

]]></Node>
<StgValue><ssdm name="xor_ln319"/></StgValue>
</operation>

<operation id="70" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:27  %xor_ln319_2 = xor i8 %shl_ln306, %xor_ln318_2

]]></Node>
<StgValue><ssdm name="xor_ln319_2"/></StgValue>
</operation>

<operation id="71" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:28  %xor_ln319_1 = xor i8 %xor_ln319_2, %xor_ln319

]]></Node>
<StgValue><ssdm name="xor_ln319_1"/></StgValue>
</operation>

<operation id="72" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:29  store i8 %xor_ln319_1, i8* %state_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln319"/></StgValue>
</operation>

<operation id="73" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:30  %xor_ln320_3 = xor i8 %state_load_14, %state_load_13

]]></Node>
<StgValue><ssdm name="xor_ln320_3"/></StgValue>
</operation>

<operation id="74" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:31  %shl_ln306_1 = shl i8 %xor_ln320_3, 1

]]></Node>
<StgValue><ssdm name="shl_ln306_1"/></StgValue>
</operation>

<operation id="75" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:32  %tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln320_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="76" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:33  %select_ln306_1 = select i1 %tmp_21, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln306_1"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:34  %xor_ln320 = xor i8 %state_load_13, %select_ln306_1

]]></Node>
<StgValue><ssdm name="xor_ln320"/></StgValue>
</operation>

<operation id="78" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:35  %xor_ln320_2 = xor i8 %shl_ln306_1, %xor_ln318_2

]]></Node>
<StgValue><ssdm name="xor_ln320_2"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:36  %xor_ln320_1 = xor i8 %xor_ln320_2, %xor_ln320

]]></Node>
<StgValue><ssdm name="xor_ln320_1"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:37  store i8 %xor_ln320_1, i8* %state_addr_12, align 1

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:38  %xor_ln321_3 = xor i8 %state_load_15, %state_load_14

]]></Node>
<StgValue><ssdm name="xor_ln321_3"/></StgValue>
</operation>

<operation id="82" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:39  %shl_ln306_2 = shl i8 %xor_ln321_3, 1

]]></Node>
<StgValue><ssdm name="shl_ln306_2"/></StgValue>
</operation>

<operation id="83" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:40  %tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln321_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:41  %select_ln306_2 = select i1 %tmp_22, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln306_2"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:42  %xor_ln321 = xor i8 %state_load_14, %select_ln306_2

]]></Node>
<StgValue><ssdm name="xor_ln321"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:43  %xor_ln321_2 = xor i8 %shl_ln306_2, %xor_ln318_2

]]></Node>
<StgValue><ssdm name="xor_ln321_2"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:44  %xor_ln321_1 = xor i8 %xor_ln321_2, %xor_ln321

]]></Node>
<StgValue><ssdm name="xor_ln321_1"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:46  %xor_ln322_1 = xor i8 %state_load_15, %state_load

]]></Node>
<StgValue><ssdm name="xor_ln322_1"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:47  %shl_ln306_3 = shl i8 %xor_ln322_1, 1

]]></Node>
<StgValue><ssdm name="shl_ln306_3"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:48  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln322_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:49  %select_ln306_3 = select i1 %tmp_23, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln306_3"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:50  %xor_ln322_3 = xor i8 %shl_ln306_3, %xor_ln318_1

]]></Node>
<StgValue><ssdm name="xor_ln322_3"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:51  %xor_ln322 = xor i8 %xor_ln322_3, %select_ln306_3

]]></Node>
<StgValue><ssdm name="xor_ln322"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="4">
<![CDATA[
:129  %state_load_23 = load i8* %state_addr_22, align 1

]]></Node>
<StgValue><ssdm name="state_load_23"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="4">
<![CDATA[
:130  %state_load_24 = load i8* %state_addr_23, align 1

]]></Node>
<StgValue><ssdm name="state_load_24"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="96" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:45  store i8 %xor_ln321_1, i8* %state_addr_13, align 1

]]></Node>
<StgValue><ssdm name="store_ln321"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:52  store i8 %xor_ln322, i8* %state_addr_14, align 1

]]></Node>
<StgValue><ssdm name="store_ln322"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="98" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:57  %xor_ln318_9 = xor i8 %state_load_1, %state_load_16

]]></Node>
<StgValue><ssdm name="xor_ln318_9"/></StgValue>
</operation>

<operation id="99" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:58  %xor_ln318_3 = xor i8 %state_load_17, %xor_ln318_9

]]></Node>
<StgValue><ssdm name="xor_ln318_3"/></StgValue>
</operation>

<operation id="100" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:59  %xor_ln318_4 = xor i8 %state_load_18, %xor_ln318_3

]]></Node>
<StgValue><ssdm name="xor_ln318_4"/></StgValue>
</operation>

<operation id="101" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:60  %shl_ln306_4 = shl i8 %xor_ln318_9, 1

]]></Node>
<StgValue><ssdm name="shl_ln306_4"/></StgValue>
</operation>

<operation id="102" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:61  %tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln318_9, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="103" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:62  %select_ln306_4 = select i1 %tmp_24, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln306_4"/></StgValue>
</operation>

<operation id="104" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:63  %xor_ln319_3 = xor i8 %state_load_16, %select_ln306_4

]]></Node>
<StgValue><ssdm name="xor_ln319_3"/></StgValue>
</operation>

<operation id="105" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:64  %xor_ln319_4 = xor i8 %shl_ln306_4, %xor_ln318_4

]]></Node>
<StgValue><ssdm name="xor_ln319_4"/></StgValue>
</operation>

<operation id="106" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:65  %xor_ln319_5 = xor i8 %xor_ln319_4, %xor_ln319_3

]]></Node>
<StgValue><ssdm name="xor_ln319_5"/></StgValue>
</operation>

<operation id="107" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:66  store i8 %xor_ln319_5, i8* %state_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln319"/></StgValue>
</operation>

<operation id="108" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:67  %xor_ln320_7 = xor i8 %state_load_17, %state_load_1

]]></Node>
<StgValue><ssdm name="xor_ln320_7"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:68  %shl_ln306_5 = shl i8 %xor_ln320_7, 1

]]></Node>
<StgValue><ssdm name="shl_ln306_5"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:69  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln320_7, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:70  %select_ln306_5 = select i1 %tmp_25, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln306_5"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:71  %xor_ln320_4 = xor i8 %state_load_1, %select_ln306_5

]]></Node>
<StgValue><ssdm name="xor_ln320_4"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:72  %xor_ln320_5 = xor i8 %shl_ln306_5, %xor_ln318_4

]]></Node>
<StgValue><ssdm name="xor_ln320_5"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:73  %xor_ln320_6 = xor i8 %xor_ln320_5, %xor_ln320_4

]]></Node>
<StgValue><ssdm name="xor_ln320_6"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:74  store i8 %xor_ln320_6, i8* %state_addr_15, align 1

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:75  %xor_ln321_7 = xor i8 %state_load_18, %state_load_17

]]></Node>
<StgValue><ssdm name="xor_ln321_7"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:76  %shl_ln306_6 = shl i8 %xor_ln321_7, 1

]]></Node>
<StgValue><ssdm name="shl_ln306_6"/></StgValue>
</operation>

<operation id="118" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:77  %tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln321_7, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:78  %select_ln306_6 = select i1 %tmp_26, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln306_6"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:79  %xor_ln321_4 = xor i8 %state_load_17, %select_ln306_6

]]></Node>
<StgValue><ssdm name="xor_ln321_4"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:80  %xor_ln321_5 = xor i8 %shl_ln306_6, %xor_ln318_4

]]></Node>
<StgValue><ssdm name="xor_ln321_5"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:81  %xor_ln321_6 = xor i8 %xor_ln321_5, %xor_ln321_4

]]></Node>
<StgValue><ssdm name="xor_ln321_6"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:83  %xor_ln322_5 = xor i8 %state_load_18, %state_load_16

]]></Node>
<StgValue><ssdm name="xor_ln322_5"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:84  %shl_ln306_7 = shl i8 %xor_ln322_5, 1

]]></Node>
<StgValue><ssdm name="shl_ln306_7"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:85  %tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln322_5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:86  %select_ln306_7 = select i1 %tmp_27, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln306_7"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:87  %xor_ln322_7 = xor i8 %shl_ln306_7, %xor_ln318_3

]]></Node>
<StgValue><ssdm name="xor_ln322_7"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:88  %xor_ln322_2 = xor i8 %xor_ln322_7, %select_ln306_7

]]></Node>
<StgValue><ssdm name="xor_ln322_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="129" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:82  store i8 %xor_ln321_6, i8* %state_addr_16, align 1

]]></Node>
<StgValue><ssdm name="store_ln321"/></StgValue>
</operation>

<operation id="130" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:89  store i8 %xor_ln322_2, i8* %state_addr_17, align 1

]]></Node>
<StgValue><ssdm name="store_ln322"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="131" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:94  %xor_ln318_10 = xor i8 %state_load_2, %state_load_19

]]></Node>
<StgValue><ssdm name="xor_ln318_10"/></StgValue>
</operation>

<operation id="132" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:95  %xor_ln318_5 = xor i8 %state_load_20, %xor_ln318_10

]]></Node>
<StgValue><ssdm name="xor_ln318_5"/></StgValue>
</operation>

<operation id="133" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:96  %xor_ln318_6 = xor i8 %state_load_21, %xor_ln318_5

]]></Node>
<StgValue><ssdm name="xor_ln318_6"/></StgValue>
</operation>

<operation id="134" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:97  %shl_ln306_8 = shl i8 %xor_ln318_10, 1

]]></Node>
<StgValue><ssdm name="shl_ln306_8"/></StgValue>
</operation>

<operation id="135" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:98  %tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln318_10, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="136" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:99  %select_ln306_8 = select i1 %tmp_28, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln306_8"/></StgValue>
</operation>

<operation id="137" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:100  %xor_ln319_8 = xor i8 %state_load_19, %select_ln306_8

]]></Node>
<StgValue><ssdm name="xor_ln319_8"/></StgValue>
</operation>

<operation id="138" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:101  %xor_ln319_9 = xor i8 %shl_ln306_8, %xor_ln318_6

]]></Node>
<StgValue><ssdm name="xor_ln319_9"/></StgValue>
</operation>

<operation id="139" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:102  %xor_ln319_6 = xor i8 %xor_ln319_9, %xor_ln319_8

]]></Node>
<StgValue><ssdm name="xor_ln319_6"/></StgValue>
</operation>

<operation id="140" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:103  store i8 %xor_ln319_6, i8* %state_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln319"/></StgValue>
</operation>

<operation id="141" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:104  %xor_ln320_12 = xor i8 %state_load_20, %state_load_2

]]></Node>
<StgValue><ssdm name="xor_ln320_12"/></StgValue>
</operation>

<operation id="142" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:105  %shl_ln306_9 = shl i8 %xor_ln320_12, 1

]]></Node>
<StgValue><ssdm name="shl_ln306_9"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:106  %tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln320_12, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:107  %select_ln306_9 = select i1 %tmp_29, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln306_9"/></StgValue>
</operation>

<operation id="145" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:108  %xor_ln320_9 = xor i8 %state_load_2, %select_ln306_9

]]></Node>
<StgValue><ssdm name="xor_ln320_9"/></StgValue>
</operation>

<operation id="146" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:109  %xor_ln320_11 = xor i8 %shl_ln306_9, %xor_ln318_6

]]></Node>
<StgValue><ssdm name="xor_ln320_11"/></StgValue>
</operation>

<operation id="147" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:110  %xor_ln320_8 = xor i8 %xor_ln320_11, %xor_ln320_9

]]></Node>
<StgValue><ssdm name="xor_ln320_8"/></StgValue>
</operation>

<operation id="148" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:111  store i8 %xor_ln320_8, i8* %state_addr_18, align 1

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>

<operation id="149" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:112  %xor_ln321_12 = xor i8 %state_load_21, %state_load_20

]]></Node>
<StgValue><ssdm name="xor_ln321_12"/></StgValue>
</operation>

<operation id="150" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:113  %shl_ln306_10 = shl i8 %xor_ln321_12, 1

]]></Node>
<StgValue><ssdm name="shl_ln306_10"/></StgValue>
</operation>

<operation id="151" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:114  %tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln321_12, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="152" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:115  %select_ln306_10 = select i1 %tmp_30, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln306_10"/></StgValue>
</operation>

<operation id="153" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:116  %xor_ln321_9 = xor i8 %state_load_20, %select_ln306_10

]]></Node>
<StgValue><ssdm name="xor_ln321_9"/></StgValue>
</operation>

<operation id="154" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:117  %xor_ln321_11 = xor i8 %shl_ln306_10, %xor_ln318_6

]]></Node>
<StgValue><ssdm name="xor_ln321_11"/></StgValue>
</operation>

<operation id="155" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:118  %xor_ln321_8 = xor i8 %xor_ln321_11, %xor_ln321_9

]]></Node>
<StgValue><ssdm name="xor_ln321_8"/></StgValue>
</operation>

<operation id="156" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:120  %xor_ln322_8 = xor i8 %state_load_21, %state_load_19

]]></Node>
<StgValue><ssdm name="xor_ln322_8"/></StgValue>
</operation>

<operation id="157" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:121  %shl_ln306_11 = shl i8 %xor_ln322_8, 1

]]></Node>
<StgValue><ssdm name="shl_ln306_11"/></StgValue>
</operation>

<operation id="158" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:122  %tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln322_8, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="159" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:123  %select_ln306_11 = select i1 %tmp_31, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln306_11"/></StgValue>
</operation>

<operation id="160" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:124  %xor_ln322_9 = xor i8 %shl_ln306_11, %xor_ln318_5

]]></Node>
<StgValue><ssdm name="xor_ln322_9"/></StgValue>
</operation>

<operation id="161" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:125  %xor_ln322_4 = xor i8 %xor_ln322_9, %select_ln306_11

]]></Node>
<StgValue><ssdm name="xor_ln322_4"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="162" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:119  store i8 %xor_ln321_8, i8* %state_addr_19, align 1

]]></Node>
<StgValue><ssdm name="store_ln321"/></StgValue>
</operation>

<operation id="163" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:126  store i8 %xor_ln322_4, i8* %state_addr_20, align 1

]]></Node>
<StgValue><ssdm name="store_ln322"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="164" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:131  %xor_ln318_11 = xor i8 %state_load_3, %state_load_22

]]></Node>
<StgValue><ssdm name="xor_ln318_11"/></StgValue>
</operation>

<operation id="165" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:132  %xor_ln318_7 = xor i8 %state_load_23, %xor_ln318_11

]]></Node>
<StgValue><ssdm name="xor_ln318_7"/></StgValue>
</operation>

<operation id="166" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:133  %xor_ln318_8 = xor i8 %state_load_24, %xor_ln318_7

]]></Node>
<StgValue><ssdm name="xor_ln318_8"/></StgValue>
</operation>

<operation id="167" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:134  %shl_ln306_12 = shl i8 %xor_ln318_11, 1

]]></Node>
<StgValue><ssdm name="shl_ln306_12"/></StgValue>
</operation>

<operation id="168" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:135  %tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln318_11, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="169" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:136  %select_ln306_12 = select i1 %tmp_32, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln306_12"/></StgValue>
</operation>

<operation id="170" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:137  %xor_ln319_10 = xor i8 %state_load_22, %select_ln306_12

]]></Node>
<StgValue><ssdm name="xor_ln319_10"/></StgValue>
</operation>

<operation id="171" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:138  %xor_ln319_11 = xor i8 %shl_ln306_12, %xor_ln318_8

]]></Node>
<StgValue><ssdm name="xor_ln319_11"/></StgValue>
</operation>

<operation id="172" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:139  %xor_ln319_7 = xor i8 %xor_ln319_11, %xor_ln319_10

]]></Node>
<StgValue><ssdm name="xor_ln319_7"/></StgValue>
</operation>

<operation id="173" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:140  store i8 %xor_ln319_7, i8* %state_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln319"/></StgValue>
</operation>

<operation id="174" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:141  %xor_ln320_15 = xor i8 %state_load_23, %state_load_3

]]></Node>
<StgValue><ssdm name="xor_ln320_15"/></StgValue>
</operation>

<operation id="175" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:142  %shl_ln306_13 = shl i8 %xor_ln320_15, 1

]]></Node>
<StgValue><ssdm name="shl_ln306_13"/></StgValue>
</operation>

<operation id="176" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:143  %tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln320_15, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="177" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:144  %select_ln306_13 = select i1 %tmp_33, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln306_13"/></StgValue>
</operation>

<operation id="178" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:145  %xor_ln320_13 = xor i8 %state_load_3, %select_ln306_13

]]></Node>
<StgValue><ssdm name="xor_ln320_13"/></StgValue>
</operation>

<operation id="179" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:146  %xor_ln320_14 = xor i8 %shl_ln306_13, %xor_ln318_8

]]></Node>
<StgValue><ssdm name="xor_ln320_14"/></StgValue>
</operation>

<operation id="180" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:147  %xor_ln320_10 = xor i8 %xor_ln320_14, %xor_ln320_13

]]></Node>
<StgValue><ssdm name="xor_ln320_10"/></StgValue>
</operation>

<operation id="181" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:148  store i8 %xor_ln320_10, i8* %state_addr_21, align 1

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>

<operation id="182" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:149  %xor_ln321_15 = xor i8 %state_load_24, %state_load_23

]]></Node>
<StgValue><ssdm name="xor_ln321_15"/></StgValue>
</operation>

<operation id="183" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:150  %shl_ln306_14 = shl i8 %xor_ln321_15, 1

]]></Node>
<StgValue><ssdm name="shl_ln306_14"/></StgValue>
</operation>

<operation id="184" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:151  %tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln321_15, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="185" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:152  %select_ln306_14 = select i1 %tmp_34, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln306_14"/></StgValue>
</operation>

<operation id="186" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:153  %xor_ln321_13 = xor i8 %state_load_23, %select_ln306_14

]]></Node>
<StgValue><ssdm name="xor_ln321_13"/></StgValue>
</operation>

<operation id="187" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:154  %xor_ln321_14 = xor i8 %shl_ln306_14, %xor_ln318_8

]]></Node>
<StgValue><ssdm name="xor_ln321_14"/></StgValue>
</operation>

<operation id="188" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:155  %xor_ln321_10 = xor i8 %xor_ln321_14, %xor_ln321_13

]]></Node>
<StgValue><ssdm name="xor_ln321_10"/></StgValue>
</operation>

<operation id="189" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:157  %xor_ln322_10 = xor i8 %state_load_24, %state_load_22

]]></Node>
<StgValue><ssdm name="xor_ln322_10"/></StgValue>
</operation>

<operation id="190" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:158  %shl_ln306_15 = shl i8 %xor_ln322_10, 1

]]></Node>
<StgValue><ssdm name="shl_ln306_15"/></StgValue>
</operation>

<operation id="191" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:159  %tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln322_10, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="192" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:160  %select_ln306_15 = select i1 %tmp_35, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln306_15"/></StgValue>
</operation>

<operation id="193" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:161  %xor_ln322_11 = xor i8 %shl_ln306_15, %xor_ln318_7

]]></Node>
<StgValue><ssdm name="xor_ln322_11"/></StgValue>
</operation>

<operation id="194" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:162  %xor_ln322_6 = xor i8 %xor_ln322_11, %select_ln306_15

]]></Node>
<StgValue><ssdm name="xor_ln322_6"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="195" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:156  store i8 %xor_ln321_10, i8* %state_addr_22, align 1

]]></Node>
<StgValue><ssdm name="store_ln321"/></StgValue>
</operation>

<operation id="196" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:163  store i8 %xor_ln322_6, i8* %state_addr_23, align 1

]]></Node>
<StgValue><ssdm name="store_ln322"/></StgValue>
</operation>

<operation id="197" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0">
<![CDATA[
:164  ret void

]]></Node>
<StgValue><ssdm name="ret_ln324"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
