
car1_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000520c  080001e8  080001e8  000011e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000043c  080053f4  080053f4  000063f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005830  08005830  0000705c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08005830  08005830  0000705c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08005830  08005830  0000705c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005830  08005830  00006830  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005834  08005834  00006834  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08005838  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000020c  2000005c  08005894  0000705c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000268  08005894  00007268  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000705c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cc32  00000000  00000000  00007085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000252b  00000000  00000000  00013cb7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ce8  00000000  00000000  000161e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009fe  00000000  00000000  00016ed0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a387  00000000  00000000  000178ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000109cb  00000000  00000000  00031c55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00098ab7  00000000  00000000  00042620  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000db0d7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003aac  00000000  00000000  000db11c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  000debc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	@ (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	@ (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	2000005c 	.word	0x2000005c
 8000204:	00000000 	.word	0x00000000
 8000208:	080053dc 	.word	0x080053dc

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	@ (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	@ (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	@ (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	20000060 	.word	0x20000060
 8000224:	080053dc 	.word	0x080053dc

08000228 <__aeabi_drsub>:
 8000228:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800022c:	e002      	b.n	8000234 <__adddf3>
 800022e:	bf00      	nop

08000230 <__aeabi_dsub>:
 8000230:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000234 <__adddf3>:
 8000234:	b530      	push	{r4, r5, lr}
 8000236:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800023a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800023e:	ea94 0f05 	teq	r4, r5
 8000242:	bf08      	it	eq
 8000244:	ea90 0f02 	teqeq	r0, r2
 8000248:	bf1f      	itttt	ne
 800024a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800024e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000252:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000256:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800025a:	f000 80e2 	beq.w	8000422 <__adddf3+0x1ee>
 800025e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000262:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000266:	bfb8      	it	lt
 8000268:	426d      	neglt	r5, r5
 800026a:	dd0c      	ble.n	8000286 <__adddf3+0x52>
 800026c:	442c      	add	r4, r5
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	ea82 0000 	eor.w	r0, r2, r0
 800027a:	ea83 0101 	eor.w	r1, r3, r1
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	2d36      	cmp	r5, #54	@ 0x36
 8000288:	bf88      	it	hi
 800028a:	bd30      	pophi	{r4, r5, pc}
 800028c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000290:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000294:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000298:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800029c:	d002      	beq.n	80002a4 <__adddf3+0x70>
 800029e:	4240      	negs	r0, r0
 80002a0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002a4:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002ac:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b0:	d002      	beq.n	80002b8 <__adddf3+0x84>
 80002b2:	4252      	negs	r2, r2
 80002b4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002b8:	ea94 0f05 	teq	r4, r5
 80002bc:	f000 80a7 	beq.w	800040e <__adddf3+0x1da>
 80002c0:	f1a4 0401 	sub.w	r4, r4, #1
 80002c4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002c8:	db0d      	blt.n	80002e6 <__adddf3+0xb2>
 80002ca:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ce:	fa22 f205 	lsr.w	r2, r2, r5
 80002d2:	1880      	adds	r0, r0, r2
 80002d4:	f141 0100 	adc.w	r1, r1, #0
 80002d8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002dc:	1880      	adds	r0, r0, r2
 80002de:	fa43 f305 	asr.w	r3, r3, r5
 80002e2:	4159      	adcs	r1, r3
 80002e4:	e00e      	b.n	8000304 <__adddf3+0xd0>
 80002e6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ea:	f10e 0e20 	add.w	lr, lr, #32
 80002ee:	2a01      	cmp	r2, #1
 80002f0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002f4:	bf28      	it	cs
 80002f6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002fa:	fa43 f305 	asr.w	r3, r3, r5
 80002fe:	18c0      	adds	r0, r0, r3
 8000300:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000304:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000308:	d507      	bpl.n	800031a <__adddf3+0xe6>
 800030a:	f04f 0e00 	mov.w	lr, #0
 800030e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000312:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000316:	eb6e 0101 	sbc.w	r1, lr, r1
 800031a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800031e:	d31b      	bcc.n	8000358 <__adddf3+0x124>
 8000320:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000324:	d30c      	bcc.n	8000340 <__adddf3+0x10c>
 8000326:	0849      	lsrs	r1, r1, #1
 8000328:	ea5f 0030 	movs.w	r0, r0, rrx
 800032c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000330:	f104 0401 	add.w	r4, r4, #1
 8000334:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000338:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800033c:	f080 809a 	bcs.w	8000474 <__adddf3+0x240>
 8000340:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000344:	bf08      	it	eq
 8000346:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800034a:	f150 0000 	adcs.w	r0, r0, #0
 800034e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000352:	ea41 0105 	orr.w	r1, r1, r5
 8000356:	bd30      	pop	{r4, r5, pc}
 8000358:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800035c:	4140      	adcs	r0, r0
 800035e:	eb41 0101 	adc.w	r1, r1, r1
 8000362:	3c01      	subs	r4, #1
 8000364:	bf28      	it	cs
 8000366:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800036a:	d2e9      	bcs.n	8000340 <__adddf3+0x10c>
 800036c:	f091 0f00 	teq	r1, #0
 8000370:	bf04      	itt	eq
 8000372:	4601      	moveq	r1, r0
 8000374:	2000      	moveq	r0, #0
 8000376:	fab1 f381 	clz	r3, r1
 800037a:	bf08      	it	eq
 800037c:	3320      	addeq	r3, #32
 800037e:	f1a3 030b 	sub.w	r3, r3, #11
 8000382:	f1b3 0220 	subs.w	r2, r3, #32
 8000386:	da0c      	bge.n	80003a2 <__adddf3+0x16e>
 8000388:	320c      	adds	r2, #12
 800038a:	dd08      	ble.n	800039e <__adddf3+0x16a>
 800038c:	f102 0c14 	add.w	ip, r2, #20
 8000390:	f1c2 020c 	rsb	r2, r2, #12
 8000394:	fa01 f00c 	lsl.w	r0, r1, ip
 8000398:	fa21 f102 	lsr.w	r1, r1, r2
 800039c:	e00c      	b.n	80003b8 <__adddf3+0x184>
 800039e:	f102 0214 	add.w	r2, r2, #20
 80003a2:	bfd8      	it	le
 80003a4:	f1c2 0c20 	rsble	ip, r2, #32
 80003a8:	fa01 f102 	lsl.w	r1, r1, r2
 80003ac:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b0:	bfdc      	itt	le
 80003b2:	ea41 010c 	orrle.w	r1, r1, ip
 80003b6:	4090      	lslle	r0, r2
 80003b8:	1ae4      	subs	r4, r4, r3
 80003ba:	bfa2      	ittt	ge
 80003bc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c0:	4329      	orrge	r1, r5
 80003c2:	bd30      	popge	{r4, r5, pc}
 80003c4:	ea6f 0404 	mvn.w	r4, r4
 80003c8:	3c1f      	subs	r4, #31
 80003ca:	da1c      	bge.n	8000406 <__adddf3+0x1d2>
 80003cc:	340c      	adds	r4, #12
 80003ce:	dc0e      	bgt.n	80003ee <__adddf3+0x1ba>
 80003d0:	f104 0414 	add.w	r4, r4, #20
 80003d4:	f1c4 0220 	rsb	r2, r4, #32
 80003d8:	fa20 f004 	lsr.w	r0, r0, r4
 80003dc:	fa01 f302 	lsl.w	r3, r1, r2
 80003e0:	ea40 0003 	orr.w	r0, r0, r3
 80003e4:	fa21 f304 	lsr.w	r3, r1, r4
 80003e8:	ea45 0103 	orr.w	r1, r5, r3
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f1c4 040c 	rsb	r4, r4, #12
 80003f2:	f1c4 0220 	rsb	r2, r4, #32
 80003f6:	fa20 f002 	lsr.w	r0, r0, r2
 80003fa:	fa01 f304 	lsl.w	r3, r1, r4
 80003fe:	ea40 0003 	orr.w	r0, r0, r3
 8000402:	4629      	mov	r1, r5
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	fa21 f004 	lsr.w	r0, r1, r4
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	f094 0f00 	teq	r4, #0
 8000412:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000416:	bf06      	itte	eq
 8000418:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800041c:	3401      	addeq	r4, #1
 800041e:	3d01      	subne	r5, #1
 8000420:	e74e      	b.n	80002c0 <__adddf3+0x8c>
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf18      	it	ne
 8000428:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800042c:	d029      	beq.n	8000482 <__adddf3+0x24e>
 800042e:	ea94 0f05 	teq	r4, r5
 8000432:	bf08      	it	eq
 8000434:	ea90 0f02 	teqeq	r0, r2
 8000438:	d005      	beq.n	8000446 <__adddf3+0x212>
 800043a:	ea54 0c00 	orrs.w	ip, r4, r0
 800043e:	bf04      	itt	eq
 8000440:	4619      	moveq	r1, r3
 8000442:	4610      	moveq	r0, r2
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	ea91 0f03 	teq	r1, r3
 800044a:	bf1e      	ittt	ne
 800044c:	2100      	movne	r1, #0
 800044e:	2000      	movne	r0, #0
 8000450:	bd30      	popne	{r4, r5, pc}
 8000452:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000456:	d105      	bne.n	8000464 <__adddf3+0x230>
 8000458:	0040      	lsls	r0, r0, #1
 800045a:	4149      	adcs	r1, r1
 800045c:	bf28      	it	cs
 800045e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000462:	bd30      	pop	{r4, r5, pc}
 8000464:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000468:	bf3c      	itt	cc
 800046a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800046e:	bd30      	popcc	{r4, r5, pc}
 8000470:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000474:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000478:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800047c:	f04f 0000 	mov.w	r0, #0
 8000480:	bd30      	pop	{r4, r5, pc}
 8000482:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000486:	bf1a      	itte	ne
 8000488:	4619      	movne	r1, r3
 800048a:	4610      	movne	r0, r2
 800048c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000490:	bf1c      	itt	ne
 8000492:	460b      	movne	r3, r1
 8000494:	4602      	movne	r2, r0
 8000496:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800049a:	bf06      	itte	eq
 800049c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a0:	ea91 0f03 	teqeq	r1, r3
 80004a4:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004a8:	bd30      	pop	{r4, r5, pc}
 80004aa:	bf00      	nop

080004ac <__aeabi_ui2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c0:	f04f 0500 	mov.w	r5, #0
 80004c4:	f04f 0100 	mov.w	r1, #0
 80004c8:	e750      	b.n	800036c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_i2d>:
 80004cc:	f090 0f00 	teq	r0, #0
 80004d0:	bf04      	itt	eq
 80004d2:	2100      	moveq	r1, #0
 80004d4:	4770      	bxeq	lr
 80004d6:	b530      	push	{r4, r5, lr}
 80004d8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004dc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004e4:	bf48      	it	mi
 80004e6:	4240      	negmi	r0, r0
 80004e8:	f04f 0100 	mov.w	r1, #0
 80004ec:	e73e      	b.n	800036c <__adddf3+0x138>
 80004ee:	bf00      	nop

080004f0 <__aeabi_f2d>:
 80004f0:	0042      	lsls	r2, r0, #1
 80004f2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004f6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004fa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004fe:	bf1f      	itttt	ne
 8000500:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000504:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000508:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800050c:	4770      	bxne	lr
 800050e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000512:	bf08      	it	eq
 8000514:	4770      	bxeq	lr
 8000516:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800051a:	bf04      	itt	eq
 800051c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000520:	4770      	bxeq	lr
 8000522:	b530      	push	{r4, r5, lr}
 8000524:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800052c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000530:	e71c      	b.n	800036c <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_ul2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f04f 0500 	mov.w	r5, #0
 8000542:	e00a      	b.n	800055a <__aeabi_l2d+0x16>

08000544 <__aeabi_l2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000552:	d502      	bpl.n	800055a <__aeabi_l2d+0x16>
 8000554:	4240      	negs	r0, r0
 8000556:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800055a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800055e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000562:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000566:	f43f aed8 	beq.w	800031a <__adddf3+0xe6>
 800056a:	f04f 0203 	mov.w	r2, #3
 800056e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000572:	bf18      	it	ne
 8000574:	3203      	addne	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000582:	f1c2 0320 	rsb	r3, r2, #32
 8000586:	fa00 fc03 	lsl.w	ip, r0, r3
 800058a:	fa20 f002 	lsr.w	r0, r0, r2
 800058e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000592:	ea40 000e 	orr.w	r0, r0, lr
 8000596:	fa21 f102 	lsr.w	r1, r1, r2
 800059a:	4414      	add	r4, r2
 800059c:	e6bd      	b.n	800031a <__adddf3+0xe6>
 800059e:	bf00      	nop

080005a0 <__aeabi_dmul>:
 80005a0:	b570      	push	{r4, r5, r6, lr}
 80005a2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005a6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005aa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005ae:	bf1d      	ittte	ne
 80005b0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005b4:	ea94 0f0c 	teqne	r4, ip
 80005b8:	ea95 0f0c 	teqne	r5, ip
 80005bc:	f000 f8de 	bleq	800077c <__aeabi_dmul+0x1dc>
 80005c0:	442c      	add	r4, r5
 80005c2:	ea81 0603 	eor.w	r6, r1, r3
 80005c6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ca:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ce:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005d2:	bf18      	it	ne
 80005d4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005dc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005e0:	d038      	beq.n	8000654 <__aeabi_dmul+0xb4>
 80005e2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ee:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005f2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005f6:	f04f 0600 	mov.w	r6, #0
 80005fa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005fe:	f09c 0f00 	teq	ip, #0
 8000602:	bf18      	it	ne
 8000604:	f04e 0e01 	orrne.w	lr, lr, #1
 8000608:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800060c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000610:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000614:	d204      	bcs.n	8000620 <__aeabi_dmul+0x80>
 8000616:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800061a:	416d      	adcs	r5, r5
 800061c:	eb46 0606 	adc.w	r6, r6, r6
 8000620:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000624:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000628:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800062c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000630:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000634:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000638:	bf88      	it	hi
 800063a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800063e:	d81e      	bhi.n	800067e <__aeabi_dmul+0xde>
 8000640:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000644:	bf08      	it	eq
 8000646:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800064a:	f150 0000 	adcs.w	r0, r0, #0
 800064e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000652:	bd70      	pop	{r4, r5, r6, pc}
 8000654:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000658:	ea46 0101 	orr.w	r1, r6, r1
 800065c:	ea40 0002 	orr.w	r0, r0, r2
 8000660:	ea81 0103 	eor.w	r1, r1, r3
 8000664:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000668:	bfc2      	ittt	gt
 800066a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800066e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000672:	bd70      	popgt	{r4, r5, r6, pc}
 8000674:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000678:	f04f 0e00 	mov.w	lr, #0
 800067c:	3c01      	subs	r4, #1
 800067e:	f300 80ab 	bgt.w	80007d8 <__aeabi_dmul+0x238>
 8000682:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000686:	bfde      	ittt	le
 8000688:	2000      	movle	r0, #0
 800068a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800068e:	bd70      	pople	{r4, r5, r6, pc}
 8000690:	f1c4 0400 	rsb	r4, r4, #0
 8000694:	3c20      	subs	r4, #32
 8000696:	da35      	bge.n	8000704 <__aeabi_dmul+0x164>
 8000698:	340c      	adds	r4, #12
 800069a:	dc1b      	bgt.n	80006d4 <__aeabi_dmul+0x134>
 800069c:	f104 0414 	add.w	r4, r4, #20
 80006a0:	f1c4 0520 	rsb	r5, r4, #32
 80006a4:	fa00 f305 	lsl.w	r3, r0, r5
 80006a8:	fa20 f004 	lsr.w	r0, r0, r4
 80006ac:	fa01 f205 	lsl.w	r2, r1, r5
 80006b0:	ea40 0002 	orr.w	r0, r0, r2
 80006b4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006b8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006bc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c0:	fa21 f604 	lsr.w	r6, r1, r4
 80006c4:	eb42 0106 	adc.w	r1, r2, r6
 80006c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006cc:	bf08      	it	eq
 80006ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f1c4 040c 	rsb	r4, r4, #12
 80006d8:	f1c4 0520 	rsb	r5, r4, #32
 80006dc:	fa00 f304 	lsl.w	r3, r0, r4
 80006e0:	fa20 f005 	lsr.w	r0, r0, r5
 80006e4:	fa01 f204 	lsl.w	r2, r1, r4
 80006e8:	ea40 0002 	orr.w	r0, r0, r2
 80006ec:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006f0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006f4:	f141 0100 	adc.w	r1, r1, #0
 80006f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006fc:	bf08      	it	eq
 80006fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	f1c4 0520 	rsb	r5, r4, #32
 8000708:	fa00 f205 	lsl.w	r2, r0, r5
 800070c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000710:	fa20 f304 	lsr.w	r3, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea43 0302 	orr.w	r3, r3, r2
 800071c:	fa21 f004 	lsr.w	r0, r1, r4
 8000720:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	fa21 f204 	lsr.w	r2, r1, r4
 8000728:	ea20 0002 	bic.w	r0, r0, r2
 800072c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f094 0f00 	teq	r4, #0
 8000740:	d10f      	bne.n	8000762 <__aeabi_dmul+0x1c2>
 8000742:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000746:	0040      	lsls	r0, r0, #1
 8000748:	eb41 0101 	adc.w	r1, r1, r1
 800074c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000750:	bf08      	it	eq
 8000752:	3c01      	subeq	r4, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1a6>
 8000756:	ea41 0106 	orr.w	r1, r1, r6
 800075a:	f095 0f00 	teq	r5, #0
 800075e:	bf18      	it	ne
 8000760:	4770      	bxne	lr
 8000762:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000766:	0052      	lsls	r2, r2, #1
 8000768:	eb43 0303 	adc.w	r3, r3, r3
 800076c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000770:	bf08      	it	eq
 8000772:	3d01      	subeq	r5, #1
 8000774:	d0f7      	beq.n	8000766 <__aeabi_dmul+0x1c6>
 8000776:	ea43 0306 	orr.w	r3, r3, r6
 800077a:	4770      	bx	lr
 800077c:	ea94 0f0c 	teq	r4, ip
 8000780:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000784:	bf18      	it	ne
 8000786:	ea95 0f0c 	teqne	r5, ip
 800078a:	d00c      	beq.n	80007a6 <__aeabi_dmul+0x206>
 800078c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000790:	bf18      	it	ne
 8000792:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000796:	d1d1      	bne.n	800073c <__aeabi_dmul+0x19c>
 8000798:	ea81 0103 	eor.w	r1, r1, r3
 800079c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a0:	f04f 0000 	mov.w	r0, #0
 80007a4:	bd70      	pop	{r4, r5, r6, pc}
 80007a6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007aa:	bf06      	itte	eq
 80007ac:	4610      	moveq	r0, r2
 80007ae:	4619      	moveq	r1, r3
 80007b0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007b4:	d019      	beq.n	80007ea <__aeabi_dmul+0x24a>
 80007b6:	ea94 0f0c 	teq	r4, ip
 80007ba:	d102      	bne.n	80007c2 <__aeabi_dmul+0x222>
 80007bc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c0:	d113      	bne.n	80007ea <__aeabi_dmul+0x24a>
 80007c2:	ea95 0f0c 	teq	r5, ip
 80007c6:	d105      	bne.n	80007d4 <__aeabi_dmul+0x234>
 80007c8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007cc:	bf1c      	itt	ne
 80007ce:	4610      	movne	r0, r2
 80007d0:	4619      	movne	r1, r3
 80007d2:	d10a      	bne.n	80007ea <__aeabi_dmul+0x24a>
 80007d4:	ea81 0103 	eor.w	r1, r1, r3
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007e4:	f04f 0000 	mov.w	r0, #0
 80007e8:	bd70      	pop	{r4, r5, r6, pc}
 80007ea:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007ee:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007f2:	bd70      	pop	{r4, r5, r6, pc}

080007f4 <__aeabi_ddiv>:
 80007f4:	b570      	push	{r4, r5, r6, lr}
 80007f6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007fa:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007fe:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000802:	bf1d      	ittte	ne
 8000804:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000808:	ea94 0f0c 	teqne	r4, ip
 800080c:	ea95 0f0c 	teqne	r5, ip
 8000810:	f000 f8a7 	bleq	8000962 <__aeabi_ddiv+0x16e>
 8000814:	eba4 0405 	sub.w	r4, r4, r5
 8000818:	ea81 0e03 	eor.w	lr, r1, r3
 800081c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000820:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000824:	f000 8088 	beq.w	8000938 <__aeabi_ddiv+0x144>
 8000828:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800082c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000830:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000834:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000838:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800083c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000840:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000844:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000848:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800084c:	429d      	cmp	r5, r3
 800084e:	bf08      	it	eq
 8000850:	4296      	cmpeq	r6, r2
 8000852:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000856:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800085a:	d202      	bcs.n	8000862 <__aeabi_ddiv+0x6e>
 800085c:	085b      	lsrs	r3, r3, #1
 800085e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000862:	1ab6      	subs	r6, r6, r2
 8000864:	eb65 0503 	sbc.w	r5, r5, r3
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000872:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000876:	ebb6 0e02 	subs.w	lr, r6, r2
 800087a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087e:	bf22      	ittt	cs
 8000880:	1ab6      	subcs	r6, r6, r2
 8000882:	4675      	movcs	r5, lr
 8000884:	ea40 000c 	orrcs.w	r0, r0, ip
 8000888:	085b      	lsrs	r3, r3, #1
 800088a:	ea4f 0232 	mov.w	r2, r2, rrx
 800088e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000892:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000896:	bf22      	ittt	cs
 8000898:	1ab6      	subcs	r6, r6, r2
 800089a:	4675      	movcs	r5, lr
 800089c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a0:	085b      	lsrs	r3, r3, #1
 80008a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ae:	bf22      	ittt	cs
 80008b0:	1ab6      	subcs	r6, r6, r2
 80008b2:	4675      	movcs	r5, lr
 80008b4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008d4:	d018      	beq.n	8000908 <__aeabi_ddiv+0x114>
 80008d6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008da:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008de:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008e2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008e6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ea:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ee:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008f2:	d1c0      	bne.n	8000876 <__aeabi_ddiv+0x82>
 80008f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008f8:	d10b      	bne.n	8000912 <__aeabi_ddiv+0x11e>
 80008fa:	ea41 0100 	orr.w	r1, r1, r0
 80008fe:	f04f 0000 	mov.w	r0, #0
 8000902:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000906:	e7b6      	b.n	8000876 <__aeabi_ddiv+0x82>
 8000908:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800090c:	bf04      	itt	eq
 800090e:	4301      	orreq	r1, r0
 8000910:	2000      	moveq	r0, #0
 8000912:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000916:	bf88      	it	hi
 8000918:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800091c:	f63f aeaf 	bhi.w	800067e <__aeabi_dmul+0xde>
 8000920:	ebb5 0c03 	subs.w	ip, r5, r3
 8000924:	bf04      	itt	eq
 8000926:	ebb6 0c02 	subseq.w	ip, r6, r2
 800092a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800092e:	f150 0000 	adcs.w	r0, r0, #0
 8000932:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000936:	bd70      	pop	{r4, r5, r6, pc}
 8000938:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800093c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000940:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000944:	bfc2      	ittt	gt
 8000946:	ebd4 050c 	rsbsgt	r5, r4, ip
 800094a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800094e:	bd70      	popgt	{r4, r5, r6, pc}
 8000950:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000954:	f04f 0e00 	mov.w	lr, #0
 8000958:	3c01      	subs	r4, #1
 800095a:	e690      	b.n	800067e <__aeabi_dmul+0xde>
 800095c:	ea45 0e06 	orr.w	lr, r5, r6
 8000960:	e68d      	b.n	800067e <__aeabi_dmul+0xde>
 8000962:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000966:	ea94 0f0c 	teq	r4, ip
 800096a:	bf08      	it	eq
 800096c:	ea95 0f0c 	teqeq	r5, ip
 8000970:	f43f af3b 	beq.w	80007ea <__aeabi_dmul+0x24a>
 8000974:	ea94 0f0c 	teq	r4, ip
 8000978:	d10a      	bne.n	8000990 <__aeabi_ddiv+0x19c>
 800097a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800097e:	f47f af34 	bne.w	80007ea <__aeabi_dmul+0x24a>
 8000982:	ea95 0f0c 	teq	r5, ip
 8000986:	f47f af25 	bne.w	80007d4 <__aeabi_dmul+0x234>
 800098a:	4610      	mov	r0, r2
 800098c:	4619      	mov	r1, r3
 800098e:	e72c      	b.n	80007ea <__aeabi_dmul+0x24a>
 8000990:	ea95 0f0c 	teq	r5, ip
 8000994:	d106      	bne.n	80009a4 <__aeabi_ddiv+0x1b0>
 8000996:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800099a:	f43f aefd 	beq.w	8000798 <__aeabi_dmul+0x1f8>
 800099e:	4610      	mov	r0, r2
 80009a0:	4619      	mov	r1, r3
 80009a2:	e722      	b.n	80007ea <__aeabi_dmul+0x24a>
 80009a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009a8:	bf18      	it	ne
 80009aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009ae:	f47f aec5 	bne.w	800073c <__aeabi_dmul+0x19c>
 80009b2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009b6:	f47f af0d 	bne.w	80007d4 <__aeabi_dmul+0x234>
 80009ba:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009be:	f47f aeeb 	bne.w	8000798 <__aeabi_dmul+0x1f8>
 80009c2:	e712      	b.n	80007ea <__aeabi_dmul+0x24a>

080009c4 <__aeabi_d2uiz>:
 80009c4:	004a      	lsls	r2, r1, #1
 80009c6:	d211      	bcs.n	80009ec <__aeabi_d2uiz+0x28>
 80009c8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80009cc:	d211      	bcs.n	80009f2 <__aeabi_d2uiz+0x2e>
 80009ce:	d50d      	bpl.n	80009ec <__aeabi_d2uiz+0x28>
 80009d0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80009d4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009d8:	d40e      	bmi.n	80009f8 <__aeabi_d2uiz+0x34>
 80009da:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009de:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80009e2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009e6:	fa23 f002 	lsr.w	r0, r3, r2
 80009ea:	4770      	bx	lr
 80009ec:	f04f 0000 	mov.w	r0, #0
 80009f0:	4770      	bx	lr
 80009f2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009f6:	d102      	bne.n	80009fe <__aeabi_d2uiz+0x3a>
 80009f8:	f04f 30ff 	mov.w	r0, #4294967295
 80009fc:	4770      	bx	lr
 80009fe:	f04f 0000 	mov.w	r0, #0
 8000a02:	4770      	bx	lr

08000a04 <__aeabi_d2f>:
 8000a04:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a08:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a0c:	bf24      	itt	cs
 8000a0e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a12:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a16:	d90d      	bls.n	8000a34 <__aeabi_d2f+0x30>
 8000a18:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a1c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a20:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a24:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a28:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a2c:	bf08      	it	eq
 8000a2e:	f020 0001 	biceq.w	r0, r0, #1
 8000a32:	4770      	bx	lr
 8000a34:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a38:	d121      	bne.n	8000a7e <__aeabi_d2f+0x7a>
 8000a3a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a3e:	bfbc      	itt	lt
 8000a40:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a44:	4770      	bxlt	lr
 8000a46:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a4a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a4e:	f1c2 0218 	rsb	r2, r2, #24
 8000a52:	f1c2 0c20 	rsb	ip, r2, #32
 8000a56:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a5a:	fa20 f002 	lsr.w	r0, r0, r2
 8000a5e:	bf18      	it	ne
 8000a60:	f040 0001 	orrne.w	r0, r0, #1
 8000a64:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a68:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a6c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a70:	ea40 000c 	orr.w	r0, r0, ip
 8000a74:	fa23 f302 	lsr.w	r3, r3, r2
 8000a78:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a7c:	e7cc      	b.n	8000a18 <__aeabi_d2f+0x14>
 8000a7e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a82:	d107      	bne.n	8000a94 <__aeabi_d2f+0x90>
 8000a84:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a88:	bf1e      	ittt	ne
 8000a8a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a8e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a92:	4770      	bxne	lr
 8000a94:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a98:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a9c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop

08000aa4 <__aeabi_frsub>:
 8000aa4:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000aa8:	e002      	b.n	8000ab0 <__addsf3>
 8000aaa:	bf00      	nop

08000aac <__aeabi_fsub>:
 8000aac:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000ab0 <__addsf3>:
 8000ab0:	0042      	lsls	r2, r0, #1
 8000ab2:	bf1f      	itttt	ne
 8000ab4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000ab8:	ea92 0f03 	teqne	r2, r3
 8000abc:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ac0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ac4:	d06a      	beq.n	8000b9c <__addsf3+0xec>
 8000ac6:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aca:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ace:	bfc1      	itttt	gt
 8000ad0:	18d2      	addgt	r2, r2, r3
 8000ad2:	4041      	eorgt	r1, r0
 8000ad4:	4048      	eorgt	r0, r1
 8000ad6:	4041      	eorgt	r1, r0
 8000ad8:	bfb8      	it	lt
 8000ada:	425b      	neglt	r3, r3
 8000adc:	2b19      	cmp	r3, #25
 8000ade:	bf88      	it	hi
 8000ae0:	4770      	bxhi	lr
 8000ae2:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000ae6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000aea:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000aee:	bf18      	it	ne
 8000af0:	4240      	negne	r0, r0
 8000af2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000af6:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000afa:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000afe:	bf18      	it	ne
 8000b00:	4249      	negne	r1, r1
 8000b02:	ea92 0f03 	teq	r2, r3
 8000b06:	d03f      	beq.n	8000b88 <__addsf3+0xd8>
 8000b08:	f1a2 0201 	sub.w	r2, r2, #1
 8000b0c:	fa41 fc03 	asr.w	ip, r1, r3
 8000b10:	eb10 000c 	adds.w	r0, r0, ip
 8000b14:	f1c3 0320 	rsb	r3, r3, #32
 8000b18:	fa01 f103 	lsl.w	r1, r1, r3
 8000b1c:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b20:	d502      	bpl.n	8000b28 <__addsf3+0x78>
 8000b22:	4249      	negs	r1, r1
 8000b24:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b28:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b2c:	d313      	bcc.n	8000b56 <__addsf3+0xa6>
 8000b2e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b32:	d306      	bcc.n	8000b42 <__addsf3+0x92>
 8000b34:	0840      	lsrs	r0, r0, #1
 8000b36:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b3a:	f102 0201 	add.w	r2, r2, #1
 8000b3e:	2afe      	cmp	r2, #254	@ 0xfe
 8000b40:	d251      	bcs.n	8000be6 <__addsf3+0x136>
 8000b42:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b46:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b4a:	bf08      	it	eq
 8000b4c:	f020 0001 	biceq.w	r0, r0, #1
 8000b50:	ea40 0003 	orr.w	r0, r0, r3
 8000b54:	4770      	bx	lr
 8000b56:	0049      	lsls	r1, r1, #1
 8000b58:	eb40 0000 	adc.w	r0, r0, r0
 8000b5c:	3a01      	subs	r2, #1
 8000b5e:	bf28      	it	cs
 8000b60:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b64:	d2ed      	bcs.n	8000b42 <__addsf3+0x92>
 8000b66:	fab0 fc80 	clz	ip, r0
 8000b6a:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b6e:	ebb2 020c 	subs.w	r2, r2, ip
 8000b72:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b76:	bfaa      	itet	ge
 8000b78:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b7c:	4252      	neglt	r2, r2
 8000b7e:	4318      	orrge	r0, r3
 8000b80:	bfbc      	itt	lt
 8000b82:	40d0      	lsrlt	r0, r2
 8000b84:	4318      	orrlt	r0, r3
 8000b86:	4770      	bx	lr
 8000b88:	f092 0f00 	teq	r2, #0
 8000b8c:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b90:	bf06      	itte	eq
 8000b92:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b96:	3201      	addeq	r2, #1
 8000b98:	3b01      	subne	r3, #1
 8000b9a:	e7b5      	b.n	8000b08 <__addsf3+0x58>
 8000b9c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ba0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ba4:	bf18      	it	ne
 8000ba6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000baa:	d021      	beq.n	8000bf0 <__addsf3+0x140>
 8000bac:	ea92 0f03 	teq	r2, r3
 8000bb0:	d004      	beq.n	8000bbc <__addsf3+0x10c>
 8000bb2:	f092 0f00 	teq	r2, #0
 8000bb6:	bf08      	it	eq
 8000bb8:	4608      	moveq	r0, r1
 8000bba:	4770      	bx	lr
 8000bbc:	ea90 0f01 	teq	r0, r1
 8000bc0:	bf1c      	itt	ne
 8000bc2:	2000      	movne	r0, #0
 8000bc4:	4770      	bxne	lr
 8000bc6:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bca:	d104      	bne.n	8000bd6 <__addsf3+0x126>
 8000bcc:	0040      	lsls	r0, r0, #1
 8000bce:	bf28      	it	cs
 8000bd0:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bd4:	4770      	bx	lr
 8000bd6:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bda:	bf3c      	itt	cc
 8000bdc:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000be0:	4770      	bxcc	lr
 8000be2:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be6:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000bea:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bee:	4770      	bx	lr
 8000bf0:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bf4:	bf16      	itet	ne
 8000bf6:	4608      	movne	r0, r1
 8000bf8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bfc:	4601      	movne	r1, r0
 8000bfe:	0242      	lsls	r2, r0, #9
 8000c00:	bf06      	itte	eq
 8000c02:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c06:	ea90 0f01 	teqeq	r0, r1
 8000c0a:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c0e:	4770      	bx	lr

08000c10 <__aeabi_ui2f>:
 8000c10:	f04f 0300 	mov.w	r3, #0
 8000c14:	e004      	b.n	8000c20 <__aeabi_i2f+0x8>
 8000c16:	bf00      	nop

08000c18 <__aeabi_i2f>:
 8000c18:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c1c:	bf48      	it	mi
 8000c1e:	4240      	negmi	r0, r0
 8000c20:	ea5f 0c00 	movs.w	ip, r0
 8000c24:	bf08      	it	eq
 8000c26:	4770      	bxeq	lr
 8000c28:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c2c:	4601      	mov	r1, r0
 8000c2e:	f04f 0000 	mov.w	r0, #0
 8000c32:	e01c      	b.n	8000c6e <__aeabi_l2f+0x2a>

08000c34 <__aeabi_ul2f>:
 8000c34:	ea50 0201 	orrs.w	r2, r0, r1
 8000c38:	bf08      	it	eq
 8000c3a:	4770      	bxeq	lr
 8000c3c:	f04f 0300 	mov.w	r3, #0
 8000c40:	e00a      	b.n	8000c58 <__aeabi_l2f+0x14>
 8000c42:	bf00      	nop

08000c44 <__aeabi_l2f>:
 8000c44:	ea50 0201 	orrs.w	r2, r0, r1
 8000c48:	bf08      	it	eq
 8000c4a:	4770      	bxeq	lr
 8000c4c:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c50:	d502      	bpl.n	8000c58 <__aeabi_l2f+0x14>
 8000c52:	4240      	negs	r0, r0
 8000c54:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c58:	ea5f 0c01 	movs.w	ip, r1
 8000c5c:	bf02      	ittt	eq
 8000c5e:	4684      	moveq	ip, r0
 8000c60:	4601      	moveq	r1, r0
 8000c62:	2000      	moveq	r0, #0
 8000c64:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c68:	bf08      	it	eq
 8000c6a:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c6e:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c72:	fabc f28c 	clz	r2, ip
 8000c76:	3a08      	subs	r2, #8
 8000c78:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c7c:	db10      	blt.n	8000ca0 <__aeabi_l2f+0x5c>
 8000c7e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c82:	4463      	add	r3, ip
 8000c84:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c88:	f1c2 0220 	rsb	r2, r2, #32
 8000c8c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c90:	fa20 f202 	lsr.w	r2, r0, r2
 8000c94:	eb43 0002 	adc.w	r0, r3, r2
 8000c98:	bf08      	it	eq
 8000c9a:	f020 0001 	biceq.w	r0, r0, #1
 8000c9e:	4770      	bx	lr
 8000ca0:	f102 0220 	add.w	r2, r2, #32
 8000ca4:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca8:	f1c2 0220 	rsb	r2, r2, #32
 8000cac:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cb0:	fa21 f202 	lsr.w	r2, r1, r2
 8000cb4:	eb43 0002 	adc.w	r0, r3, r2
 8000cb8:	bf08      	it	eq
 8000cba:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000cbe:	4770      	bx	lr

08000cc0 <__aeabi_fmul>:
 8000cc0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000cc4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cc8:	bf1e      	ittt	ne
 8000cca:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cce:	ea92 0f0c 	teqne	r2, ip
 8000cd2:	ea93 0f0c 	teqne	r3, ip
 8000cd6:	d06f      	beq.n	8000db8 <__aeabi_fmul+0xf8>
 8000cd8:	441a      	add	r2, r3
 8000cda:	ea80 0c01 	eor.w	ip, r0, r1
 8000cde:	0240      	lsls	r0, r0, #9
 8000ce0:	bf18      	it	ne
 8000ce2:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000ce6:	d01e      	beq.n	8000d26 <__aeabi_fmul+0x66>
 8000ce8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000cec:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cf0:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cf4:	fba0 3101 	umull	r3, r1, r0, r1
 8000cf8:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000cfc:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d00:	bf3e      	ittt	cc
 8000d02:	0049      	lslcc	r1, r1, #1
 8000d04:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d08:	005b      	lslcc	r3, r3, #1
 8000d0a:	ea40 0001 	orr.w	r0, r0, r1
 8000d0e:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d12:	2afd      	cmp	r2, #253	@ 0xfd
 8000d14:	d81d      	bhi.n	8000d52 <__aeabi_fmul+0x92>
 8000d16:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d1a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d1e:	bf08      	it	eq
 8000d20:	f020 0001 	biceq.w	r0, r0, #1
 8000d24:	4770      	bx	lr
 8000d26:	f090 0f00 	teq	r0, #0
 8000d2a:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d2e:	bf08      	it	eq
 8000d30:	0249      	lsleq	r1, r1, #9
 8000d32:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d36:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d3a:	3a7f      	subs	r2, #127	@ 0x7f
 8000d3c:	bfc2      	ittt	gt
 8000d3e:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d42:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d46:	4770      	bxgt	lr
 8000d48:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d4c:	f04f 0300 	mov.w	r3, #0
 8000d50:	3a01      	subs	r2, #1
 8000d52:	dc5d      	bgt.n	8000e10 <__aeabi_fmul+0x150>
 8000d54:	f112 0f19 	cmn.w	r2, #25
 8000d58:	bfdc      	itt	le
 8000d5a:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d5e:	4770      	bxle	lr
 8000d60:	f1c2 0200 	rsb	r2, r2, #0
 8000d64:	0041      	lsls	r1, r0, #1
 8000d66:	fa21 f102 	lsr.w	r1, r1, r2
 8000d6a:	f1c2 0220 	rsb	r2, r2, #32
 8000d6e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d72:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d76:	f140 0000 	adc.w	r0, r0, #0
 8000d7a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d7e:	bf08      	it	eq
 8000d80:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d84:	4770      	bx	lr
 8000d86:	f092 0f00 	teq	r2, #0
 8000d8a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d8e:	bf02      	ittt	eq
 8000d90:	0040      	lsleq	r0, r0, #1
 8000d92:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d96:	3a01      	subeq	r2, #1
 8000d98:	d0f9      	beq.n	8000d8e <__aeabi_fmul+0xce>
 8000d9a:	ea40 000c 	orr.w	r0, r0, ip
 8000d9e:	f093 0f00 	teq	r3, #0
 8000da2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000da6:	bf02      	ittt	eq
 8000da8:	0049      	lsleq	r1, r1, #1
 8000daa:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000dae:	3b01      	subeq	r3, #1
 8000db0:	d0f9      	beq.n	8000da6 <__aeabi_fmul+0xe6>
 8000db2:	ea41 010c 	orr.w	r1, r1, ip
 8000db6:	e78f      	b.n	8000cd8 <__aeabi_fmul+0x18>
 8000db8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000dbc:	ea92 0f0c 	teq	r2, ip
 8000dc0:	bf18      	it	ne
 8000dc2:	ea93 0f0c 	teqne	r3, ip
 8000dc6:	d00a      	beq.n	8000dde <__aeabi_fmul+0x11e>
 8000dc8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000dcc:	bf18      	it	ne
 8000dce:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000dd2:	d1d8      	bne.n	8000d86 <__aeabi_fmul+0xc6>
 8000dd4:	ea80 0001 	eor.w	r0, r0, r1
 8000dd8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ddc:	4770      	bx	lr
 8000dde:	f090 0f00 	teq	r0, #0
 8000de2:	bf17      	itett	ne
 8000de4:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000de8:	4608      	moveq	r0, r1
 8000dea:	f091 0f00 	teqne	r1, #0
 8000dee:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000df2:	d014      	beq.n	8000e1e <__aeabi_fmul+0x15e>
 8000df4:	ea92 0f0c 	teq	r2, ip
 8000df8:	d101      	bne.n	8000dfe <__aeabi_fmul+0x13e>
 8000dfa:	0242      	lsls	r2, r0, #9
 8000dfc:	d10f      	bne.n	8000e1e <__aeabi_fmul+0x15e>
 8000dfe:	ea93 0f0c 	teq	r3, ip
 8000e02:	d103      	bne.n	8000e0c <__aeabi_fmul+0x14c>
 8000e04:	024b      	lsls	r3, r1, #9
 8000e06:	bf18      	it	ne
 8000e08:	4608      	movne	r0, r1
 8000e0a:	d108      	bne.n	8000e1e <__aeabi_fmul+0x15e>
 8000e0c:	ea80 0001 	eor.w	r0, r0, r1
 8000e10:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e14:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e18:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e1c:	4770      	bx	lr
 8000e1e:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e22:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e26:	4770      	bx	lr

08000e28 <__aeabi_fdiv>:
 8000e28:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e2c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e30:	bf1e      	ittt	ne
 8000e32:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e36:	ea92 0f0c 	teqne	r2, ip
 8000e3a:	ea93 0f0c 	teqne	r3, ip
 8000e3e:	d069      	beq.n	8000f14 <__aeabi_fdiv+0xec>
 8000e40:	eba2 0203 	sub.w	r2, r2, r3
 8000e44:	ea80 0c01 	eor.w	ip, r0, r1
 8000e48:	0249      	lsls	r1, r1, #9
 8000e4a:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e4e:	d037      	beq.n	8000ec0 <__aeabi_fdiv+0x98>
 8000e50:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e54:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e58:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e5c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e60:	428b      	cmp	r3, r1
 8000e62:	bf38      	it	cc
 8000e64:	005b      	lslcc	r3, r3, #1
 8000e66:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e6a:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e6e:	428b      	cmp	r3, r1
 8000e70:	bf24      	itt	cs
 8000e72:	1a5b      	subcs	r3, r3, r1
 8000e74:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e78:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e82:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e86:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e8a:	bf24      	itt	cs
 8000e8c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e90:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e94:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e98:	bf24      	itt	cs
 8000e9a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e9e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000ea2:	011b      	lsls	r3, r3, #4
 8000ea4:	bf18      	it	ne
 8000ea6:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000eaa:	d1e0      	bne.n	8000e6e <__aeabi_fdiv+0x46>
 8000eac:	2afd      	cmp	r2, #253	@ 0xfd
 8000eae:	f63f af50 	bhi.w	8000d52 <__aeabi_fmul+0x92>
 8000eb2:	428b      	cmp	r3, r1
 8000eb4:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000eb8:	bf08      	it	eq
 8000eba:	f020 0001 	biceq.w	r0, r0, #1
 8000ebe:	4770      	bx	lr
 8000ec0:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ec4:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ec8:	327f      	adds	r2, #127	@ 0x7f
 8000eca:	bfc2      	ittt	gt
 8000ecc:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000ed0:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ed4:	4770      	bxgt	lr
 8000ed6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000eda:	f04f 0300 	mov.w	r3, #0
 8000ede:	3a01      	subs	r2, #1
 8000ee0:	e737      	b.n	8000d52 <__aeabi_fmul+0x92>
 8000ee2:	f092 0f00 	teq	r2, #0
 8000ee6:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000eea:	bf02      	ittt	eq
 8000eec:	0040      	lsleq	r0, r0, #1
 8000eee:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000ef2:	3a01      	subeq	r2, #1
 8000ef4:	d0f9      	beq.n	8000eea <__aeabi_fdiv+0xc2>
 8000ef6:	ea40 000c 	orr.w	r0, r0, ip
 8000efa:	f093 0f00 	teq	r3, #0
 8000efe:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f02:	bf02      	ittt	eq
 8000f04:	0049      	lsleq	r1, r1, #1
 8000f06:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f0a:	3b01      	subeq	r3, #1
 8000f0c:	d0f9      	beq.n	8000f02 <__aeabi_fdiv+0xda>
 8000f0e:	ea41 010c 	orr.w	r1, r1, ip
 8000f12:	e795      	b.n	8000e40 <__aeabi_fdiv+0x18>
 8000f14:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f18:	ea92 0f0c 	teq	r2, ip
 8000f1c:	d108      	bne.n	8000f30 <__aeabi_fdiv+0x108>
 8000f1e:	0242      	lsls	r2, r0, #9
 8000f20:	f47f af7d 	bne.w	8000e1e <__aeabi_fmul+0x15e>
 8000f24:	ea93 0f0c 	teq	r3, ip
 8000f28:	f47f af70 	bne.w	8000e0c <__aeabi_fmul+0x14c>
 8000f2c:	4608      	mov	r0, r1
 8000f2e:	e776      	b.n	8000e1e <__aeabi_fmul+0x15e>
 8000f30:	ea93 0f0c 	teq	r3, ip
 8000f34:	d104      	bne.n	8000f40 <__aeabi_fdiv+0x118>
 8000f36:	024b      	lsls	r3, r1, #9
 8000f38:	f43f af4c 	beq.w	8000dd4 <__aeabi_fmul+0x114>
 8000f3c:	4608      	mov	r0, r1
 8000f3e:	e76e      	b.n	8000e1e <__aeabi_fmul+0x15e>
 8000f40:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f44:	bf18      	it	ne
 8000f46:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f4a:	d1ca      	bne.n	8000ee2 <__aeabi_fdiv+0xba>
 8000f4c:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f50:	f47f af5c 	bne.w	8000e0c <__aeabi_fmul+0x14c>
 8000f54:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f58:	f47f af3c 	bne.w	8000dd4 <__aeabi_fmul+0x114>
 8000f5c:	e75f      	b.n	8000e1e <__aeabi_fmul+0x15e>
 8000f5e:	bf00      	nop

08000f60 <__gesf2>:
 8000f60:	f04f 3cff 	mov.w	ip, #4294967295
 8000f64:	e006      	b.n	8000f74 <__cmpsf2+0x4>
 8000f66:	bf00      	nop

08000f68 <__lesf2>:
 8000f68:	f04f 0c01 	mov.w	ip, #1
 8000f6c:	e002      	b.n	8000f74 <__cmpsf2+0x4>
 8000f6e:	bf00      	nop

08000f70 <__cmpsf2>:
 8000f70:	f04f 0c01 	mov.w	ip, #1
 8000f74:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f78:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f7c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f80:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f84:	bf18      	it	ne
 8000f86:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f8a:	d011      	beq.n	8000fb0 <__cmpsf2+0x40>
 8000f8c:	b001      	add	sp, #4
 8000f8e:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f92:	bf18      	it	ne
 8000f94:	ea90 0f01 	teqne	r0, r1
 8000f98:	bf58      	it	pl
 8000f9a:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f9e:	bf88      	it	hi
 8000fa0:	17c8      	asrhi	r0, r1, #31
 8000fa2:	bf38      	it	cc
 8000fa4:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000fa8:	bf18      	it	ne
 8000faa:	f040 0001 	orrne.w	r0, r0, #1
 8000fae:	4770      	bx	lr
 8000fb0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fb4:	d102      	bne.n	8000fbc <__cmpsf2+0x4c>
 8000fb6:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000fba:	d105      	bne.n	8000fc8 <__cmpsf2+0x58>
 8000fbc:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fc0:	d1e4      	bne.n	8000f8c <__cmpsf2+0x1c>
 8000fc2:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000fc6:	d0e1      	beq.n	8000f8c <__cmpsf2+0x1c>
 8000fc8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000fcc:	4770      	bx	lr
 8000fce:	bf00      	nop

08000fd0 <__aeabi_cfrcmple>:
 8000fd0:	4684      	mov	ip, r0
 8000fd2:	4608      	mov	r0, r1
 8000fd4:	4661      	mov	r1, ip
 8000fd6:	e7ff      	b.n	8000fd8 <__aeabi_cfcmpeq>

08000fd8 <__aeabi_cfcmpeq>:
 8000fd8:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fda:	f7ff ffc9 	bl	8000f70 <__cmpsf2>
 8000fde:	2800      	cmp	r0, #0
 8000fe0:	bf48      	it	mi
 8000fe2:	f110 0f00 	cmnmi.w	r0, #0
 8000fe6:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000fe8 <__aeabi_fcmpeq>:
 8000fe8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fec:	f7ff fff4 	bl	8000fd8 <__aeabi_cfcmpeq>
 8000ff0:	bf0c      	ite	eq
 8000ff2:	2001      	moveq	r0, #1
 8000ff4:	2000      	movne	r0, #0
 8000ff6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ffa:	bf00      	nop

08000ffc <__aeabi_fcmplt>:
 8000ffc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001000:	f7ff ffea 	bl	8000fd8 <__aeabi_cfcmpeq>
 8001004:	bf34      	ite	cc
 8001006:	2001      	movcc	r0, #1
 8001008:	2000      	movcs	r0, #0
 800100a:	f85d fb08 	ldr.w	pc, [sp], #8
 800100e:	bf00      	nop

08001010 <__aeabi_fcmple>:
 8001010:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001014:	f7ff ffe0 	bl	8000fd8 <__aeabi_cfcmpeq>
 8001018:	bf94      	ite	ls
 800101a:	2001      	movls	r0, #1
 800101c:	2000      	movhi	r0, #0
 800101e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001022:	bf00      	nop

08001024 <__aeabi_fcmpge>:
 8001024:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001028:	f7ff ffd2 	bl	8000fd0 <__aeabi_cfrcmple>
 800102c:	bf94      	ite	ls
 800102e:	2001      	movls	r0, #1
 8001030:	2000      	movhi	r0, #0
 8001032:	f85d fb08 	ldr.w	pc, [sp], #8
 8001036:	bf00      	nop

08001038 <__aeabi_fcmpgt>:
 8001038:	f84d ed08 	str.w	lr, [sp, #-8]!
 800103c:	f7ff ffc8 	bl	8000fd0 <__aeabi_cfrcmple>
 8001040:	bf34      	ite	cc
 8001042:	2001      	movcc	r0, #1
 8001044:	2000      	movcs	r0, #0
 8001046:	f85d fb08 	ldr.w	pc, [sp], #8
 800104a:	bf00      	nop

0800104c <__aeabi_fcmpun>:
 800104c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001050:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001054:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001058:	d102      	bne.n	8001060 <__aeabi_fcmpun+0x14>
 800105a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800105e:	d108      	bne.n	8001072 <__aeabi_fcmpun+0x26>
 8001060:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001064:	d102      	bne.n	800106c <__aeabi_fcmpun+0x20>
 8001066:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800106a:	d102      	bne.n	8001072 <__aeabi_fcmpun+0x26>
 800106c:	f04f 0000 	mov.w	r0, #0
 8001070:	4770      	bx	lr
 8001072:	f04f 0001 	mov.w	r0, #1
 8001076:	4770      	bx	lr

08001078 <__aeabi_f2iz>:
 8001078:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800107c:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001080:	d30f      	bcc.n	80010a2 <__aeabi_f2iz+0x2a>
 8001082:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8001086:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800108a:	d90d      	bls.n	80010a8 <__aeabi_f2iz+0x30>
 800108c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001090:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001094:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8001098:	fa23 f002 	lsr.w	r0, r3, r2
 800109c:	bf18      	it	ne
 800109e:	4240      	negne	r0, r0
 80010a0:	4770      	bx	lr
 80010a2:	f04f 0000 	mov.w	r0, #0
 80010a6:	4770      	bx	lr
 80010a8:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 80010ac:	d101      	bne.n	80010b2 <__aeabi_f2iz+0x3a>
 80010ae:	0242      	lsls	r2, r0, #9
 80010b0:	d105      	bne.n	80010be <__aeabi_f2iz+0x46>
 80010b2:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 80010b6:	bf08      	it	eq
 80010b8:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80010bc:	4770      	bx	lr
 80010be:	f04f 0000 	mov.w	r0, #0
 80010c2:	4770      	bx	lr

080010c4 <init_motors>:


/* =================  ================= */

void init_motors(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	af00      	add	r7, sp, #0
	/*  PWM  */
	HAL_TIM_Base_Start_IT(&htim3);
 80010c8:	4819      	ldr	r0, [pc, #100]	@ (8001130 <init_motors+0x6c>)
 80010ca:	f001 ffd1 	bl	8003070 <HAL_TIM_Base_Start_IT>


	// 
	HAL_GPIO_WritePin(IN1_L_GPIO_Port, IN1_L_Pin, GPIO_PIN_RESET);
 80010ce:	2200      	movs	r2, #0
 80010d0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80010d4:	4817      	ldr	r0, [pc, #92]	@ (8001134 <init_motors+0x70>)
 80010d6:	f001 fb52 	bl	800277e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN2_L_GPIO_Port, IN2_L_Pin, GPIO_PIN_RESET);
 80010da:	2200      	movs	r2, #0
 80010dc:	2180      	movs	r1, #128	@ 0x80
 80010de:	4815      	ldr	r0, [pc, #84]	@ (8001134 <init_motors+0x70>)
 80010e0:	f001 fb4d 	bl	800277e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN3_L_GPIO_Port, IN3_L_Pin, GPIO_PIN_RESET);
 80010e4:	2200      	movs	r2, #0
 80010e6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80010ea:	4812      	ldr	r0, [pc, #72]	@ (8001134 <init_motors+0x70>)
 80010ec:	f001 fb47 	bl	800277e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN4_L_GPIO_Port, IN4_L_Pin, GPIO_PIN_RESET);
 80010f0:	2200      	movs	r2, #0
 80010f2:	2140      	movs	r1, #64	@ 0x40
 80010f4:	480f      	ldr	r0, [pc, #60]	@ (8001134 <init_motors+0x70>)
 80010f6:	f001 fb42 	bl	800277e <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(IN1_R_GPIO_Port, IN1_R_Pin, GPIO_PIN_RESET);
 80010fa:	2200      	movs	r2, #0
 80010fc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001100:	480c      	ldr	r0, [pc, #48]	@ (8001134 <init_motors+0x70>)
 8001102:	f001 fb3c 	bl	800277e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN2_R_GPIO_Port, IN2_R_Pin, GPIO_PIN_RESET);
 8001106:	2200      	movs	r2, #0
 8001108:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800110c:	4809      	ldr	r0, [pc, #36]	@ (8001134 <init_motors+0x70>)
 800110e:	f001 fb36 	bl	800277e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN3_R_GPIO_Port, IN3_R_Pin, GPIO_PIN_RESET);
 8001112:	2200      	movs	r2, #0
 8001114:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001118:	4806      	ldr	r0, [pc, #24]	@ (8001134 <init_motors+0x70>)
 800111a:	f001 fb30 	bl	800277e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN4_R_GPIO_Port, IN4_R_Pin, GPIO_PIN_RESET);
 800111e:	2200      	movs	r2, #0
 8001120:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001124:	4803      	ldr	r0, [pc, #12]	@ (8001134 <init_motors+0x70>)
 8001126:	f001 fb2a 	bl	800277e <HAL_GPIO_WritePin>


}
 800112a:	bf00      	nop
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	20000090 	.word	0x20000090
 8001134:	40010c00 	.word	0x40010c00

08001138 <forward_half>:


/* =================  ================= */

void forward_half(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	af00      	add	r7, sp, #0
	// 
	HAL_GPIO_WritePin(IN1_L_GPIO_Port, IN1_L_Pin, GPIO_PIN_RESET);
 800113c:	2200      	movs	r2, #0
 800113e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001142:	4816      	ldr	r0, [pc, #88]	@ (800119c <forward_half+0x64>)
 8001144:	f001 fb1b 	bl	800277e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN2_L_GPIO_Port, IN2_L_Pin, GPIO_PIN_SET);
 8001148:	2201      	movs	r2, #1
 800114a:	2180      	movs	r1, #128	@ 0x80
 800114c:	4813      	ldr	r0, [pc, #76]	@ (800119c <forward_half+0x64>)
 800114e:	f001 fb16 	bl	800277e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN3_L_GPIO_Port, IN3_L_Pin, GPIO_PIN_RESET);
 8001152:	2200      	movs	r2, #0
 8001154:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001158:	4810      	ldr	r0, [pc, #64]	@ (800119c <forward_half+0x64>)
 800115a:	f001 fb10 	bl	800277e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN4_L_GPIO_Port, IN4_L_Pin, GPIO_PIN_SET);
 800115e:	2201      	movs	r2, #1
 8001160:	2140      	movs	r1, #64	@ 0x40
 8001162:	480e      	ldr	r0, [pc, #56]	@ (800119c <forward_half+0x64>)
 8001164:	f001 fb0b 	bl	800277e <HAL_GPIO_WritePin>
	// 
	HAL_GPIO_WritePin(IN1_R_GPIO_Port, IN1_R_Pin, GPIO_PIN_RESET);
 8001168:	2200      	movs	r2, #0
 800116a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800116e:	480b      	ldr	r0, [pc, #44]	@ (800119c <forward_half+0x64>)
 8001170:	f001 fb05 	bl	800277e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN2_R_GPIO_Port, IN2_R_Pin, GPIO_PIN_SET);
 8001174:	2201      	movs	r2, #1
 8001176:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800117a:	4808      	ldr	r0, [pc, #32]	@ (800119c <forward_half+0x64>)
 800117c:	f001 faff 	bl	800277e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN3_R_GPIO_Port, IN3_R_Pin, GPIO_PIN_SET);
 8001180:	2201      	movs	r2, #1
 8001182:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001186:	4805      	ldr	r0, [pc, #20]	@ (800119c <forward_half+0x64>)
 8001188:	f001 faf9 	bl	800277e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN4_R_GPIO_Port, IN4_R_Pin, GPIO_PIN_RESET);
 800118c:	2200      	movs	r2, #0
 800118e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001192:	4802      	ldr	r0, [pc, #8]	@ (800119c <forward_half+0x64>)
 8001194:	f001 faf3 	bl	800277e <HAL_GPIO_WritePin>




}
 8001198:	bf00      	nop
 800119a:	bd80      	pop	{r7, pc}
 800119c:	40010c00 	.word	0x40010c00

080011a0 <turn_left_half>:

void turn_left_half(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	af00      	add	r7, sp, #0
	// 
	HAL_GPIO_WritePin(IN1_L_GPIO_Port, IN1_L_Pin, GPIO_PIN_SET);
 80011a4:	2201      	movs	r2, #1
 80011a6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80011aa:	4816      	ldr	r0, [pc, #88]	@ (8001204 <turn_left_half+0x64>)
 80011ac:	f001 fae7 	bl	800277e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN2_L_GPIO_Port, IN2_L_Pin, GPIO_PIN_RESET);
 80011b0:	2200      	movs	r2, #0
 80011b2:	2180      	movs	r1, #128	@ 0x80
 80011b4:	4813      	ldr	r0, [pc, #76]	@ (8001204 <turn_left_half+0x64>)
 80011b6:	f001 fae2 	bl	800277e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN3_L_GPIO_Port, IN3_L_Pin, GPIO_PIN_SET);
 80011ba:	2201      	movs	r2, #1
 80011bc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80011c0:	4810      	ldr	r0, [pc, #64]	@ (8001204 <turn_left_half+0x64>)
 80011c2:	f001 fadc 	bl	800277e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN4_L_GPIO_Port, IN4_L_Pin, GPIO_PIN_RESET);
 80011c6:	2200      	movs	r2, #0
 80011c8:	2140      	movs	r1, #64	@ 0x40
 80011ca:	480e      	ldr	r0, [pc, #56]	@ (8001204 <turn_left_half+0x64>)
 80011cc:	f001 fad7 	bl	800277e <HAL_GPIO_WritePin>
	// 
	HAL_GPIO_WritePin(IN1_R_GPIO_Port, IN1_R_Pin, GPIO_PIN_RESET);
 80011d0:	2200      	movs	r2, #0
 80011d2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80011d6:	480b      	ldr	r0, [pc, #44]	@ (8001204 <turn_left_half+0x64>)
 80011d8:	f001 fad1 	bl	800277e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN2_R_GPIO_Port, IN2_R_Pin, GPIO_PIN_SET);
 80011dc:	2201      	movs	r2, #1
 80011de:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80011e2:	4808      	ldr	r0, [pc, #32]	@ (8001204 <turn_left_half+0x64>)
 80011e4:	f001 facb 	bl	800277e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN3_R_GPIO_Port, IN3_R_Pin, GPIO_PIN_SET);
 80011e8:	2201      	movs	r2, #1
 80011ea:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80011ee:	4805      	ldr	r0, [pc, #20]	@ (8001204 <turn_left_half+0x64>)
 80011f0:	f001 fac5 	bl	800277e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN4_R_GPIO_Port, IN4_R_Pin, GPIO_PIN_RESET);
 80011f4:	2200      	movs	r2, #0
 80011f6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80011fa:	4802      	ldr	r0, [pc, #8]	@ (8001204 <turn_left_half+0x64>)
 80011fc:	f001 fabf 	bl	800277e <HAL_GPIO_WritePin>



}
 8001200:	bf00      	nop
 8001202:	bd80      	pop	{r7, pc}
 8001204:	40010c00 	.word	0x40010c00

08001208 <turn_right_half>:

void turn_right_half(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	af00      	add	r7, sp, #0
	// 
	HAL_GPIO_WritePin(IN1_L_GPIO_Port, IN1_L_Pin, GPIO_PIN_RESET);
 800120c:	2200      	movs	r2, #0
 800120e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001212:	4816      	ldr	r0, [pc, #88]	@ (800126c <turn_right_half+0x64>)
 8001214:	f001 fab3 	bl	800277e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN2_L_GPIO_Port, IN2_L_Pin, GPIO_PIN_SET);
 8001218:	2201      	movs	r2, #1
 800121a:	2180      	movs	r1, #128	@ 0x80
 800121c:	4813      	ldr	r0, [pc, #76]	@ (800126c <turn_right_half+0x64>)
 800121e:	f001 faae 	bl	800277e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN3_L_GPIO_Port, IN3_L_Pin, GPIO_PIN_RESET);
 8001222:	2200      	movs	r2, #0
 8001224:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001228:	4810      	ldr	r0, [pc, #64]	@ (800126c <turn_right_half+0x64>)
 800122a:	f001 faa8 	bl	800277e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN4_L_GPIO_Port, IN4_L_Pin, GPIO_PIN_SET);
 800122e:	2201      	movs	r2, #1
 8001230:	2140      	movs	r1, #64	@ 0x40
 8001232:	480e      	ldr	r0, [pc, #56]	@ (800126c <turn_right_half+0x64>)
 8001234:	f001 faa3 	bl	800277e <HAL_GPIO_WritePin>
	// 
	HAL_GPIO_WritePin(IN1_R_GPIO_Port, IN1_R_Pin, GPIO_PIN_SET);
 8001238:	2201      	movs	r2, #1
 800123a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800123e:	480b      	ldr	r0, [pc, #44]	@ (800126c <turn_right_half+0x64>)
 8001240:	f001 fa9d 	bl	800277e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN2_R_GPIO_Port, IN2_R_Pin, GPIO_PIN_RESET);
 8001244:	2200      	movs	r2, #0
 8001246:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800124a:	4808      	ldr	r0, [pc, #32]	@ (800126c <turn_right_half+0x64>)
 800124c:	f001 fa97 	bl	800277e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN3_R_GPIO_Port, IN3_R_Pin, GPIO_PIN_RESET);
 8001250:	2200      	movs	r2, #0
 8001252:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001256:	4805      	ldr	r0, [pc, #20]	@ (800126c <turn_right_half+0x64>)
 8001258:	f001 fa91 	bl	800277e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN4_R_GPIO_Port, IN4_R_Pin, GPIO_PIN_SET);
 800125c:	2201      	movs	r2, #1
 800125e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001262:	4802      	ldr	r0, [pc, #8]	@ (800126c <turn_right_half+0x64>)
 8001264:	f001 fa8b 	bl	800277e <HAL_GPIO_WritePin>

}
 8001268:	bf00      	nop
 800126a:	bd80      	pop	{r7, pc}
 800126c:	40010c00 	.word	0x40010c00

08001270 <stop_motors>:

void stop_motors(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	af00      	add	r7, sp, #0

	/*  */
	HAL_GPIO_WritePin(IN1_L_GPIO_Port, IN1_L_Pin, GPIO_PIN_RESET);
 8001274:	2200      	movs	r2, #0
 8001276:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800127a:	4816      	ldr	r0, [pc, #88]	@ (80012d4 <stop_motors+0x64>)
 800127c:	f001 fa7f 	bl	800277e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN2_L_GPIO_Port, IN2_L_Pin, GPIO_PIN_RESET);
 8001280:	2200      	movs	r2, #0
 8001282:	2180      	movs	r1, #128	@ 0x80
 8001284:	4813      	ldr	r0, [pc, #76]	@ (80012d4 <stop_motors+0x64>)
 8001286:	f001 fa7a 	bl	800277e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN3_L_GPIO_Port, IN3_L_Pin, GPIO_PIN_RESET);
 800128a:	2200      	movs	r2, #0
 800128c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001290:	4810      	ldr	r0, [pc, #64]	@ (80012d4 <stop_motors+0x64>)
 8001292:	f001 fa74 	bl	800277e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN4_L_GPIO_Port, IN4_L_Pin, GPIO_PIN_RESET);
 8001296:	2200      	movs	r2, #0
 8001298:	2140      	movs	r1, #64	@ 0x40
 800129a:	480e      	ldr	r0, [pc, #56]	@ (80012d4 <stop_motors+0x64>)
 800129c:	f001 fa6f 	bl	800277e <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(IN1_R_GPIO_Port, IN1_R_Pin, GPIO_PIN_RESET);
 80012a0:	2200      	movs	r2, #0
 80012a2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80012a6:	480b      	ldr	r0, [pc, #44]	@ (80012d4 <stop_motors+0x64>)
 80012a8:	f001 fa69 	bl	800277e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN2_R_GPIO_Port, IN2_R_Pin, GPIO_PIN_RESET);
 80012ac:	2200      	movs	r2, #0
 80012ae:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80012b2:	4808      	ldr	r0, [pc, #32]	@ (80012d4 <stop_motors+0x64>)
 80012b4:	f001 fa63 	bl	800277e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN3_R_GPIO_Port, IN3_R_Pin, GPIO_PIN_RESET);
 80012b8:	2200      	movs	r2, #0
 80012ba:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80012be:	4805      	ldr	r0, [pc, #20]	@ (80012d4 <stop_motors+0x64>)
 80012c0:	f001 fa5d 	bl	800277e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN4_R_GPIO_Port, IN4_R_Pin, GPIO_PIN_RESET);
 80012c4:	2200      	movs	r2, #0
 80012c6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80012ca:	4802      	ldr	r0, [pc, #8]	@ (80012d4 <stop_motors+0x64>)
 80012cc:	f001 fa57 	bl	800277e <HAL_GPIO_WritePin>

}
 80012d0:	bf00      	nop
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	40010c00 	.word	0x40010c00

080012d8 <turn_in_place>:

void turn_in_place(int angle) {
 80012d8:	b5b0      	push	{r4, r5, r7, lr}
 80012da:	b084      	sub	sp, #16
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
	const uint16_t turn_time_per_degree = 10; //tbd
 80012e0:	230a      	movs	r3, #10
 80012e2:	81fb      	strh	r3, [r7, #14]
	float V_HALF = 20.0;
 80012e4:	4b17      	ldr	r3, [pc, #92]	@ (8001344 <turn_in_place+0x6c>)
 80012e6:	60bb      	str	r3, [r7, #8]
//	uint32_t turn_time = fabs(angle) * turn_time_per_degree;
	if(angle < 0) {  // turn left(ccw)
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	da13      	bge.n	8001316 <turn_in_place+0x3e>
		turn_left_half();
 80012ee:	f7ff ff57 	bl	80011a0 <turn_left_half>
		traj_update(-V_HALF, V_HALF);
 80012f2:	68bb      	ldr	r3, [r7, #8]
 80012f4:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80012f8:	4618      	mov	r0, r3
 80012fa:	f7ff f8f9 	bl	80004f0 <__aeabi_f2d>
 80012fe:	4604      	mov	r4, r0
 8001300:	460d      	mov	r5, r1
 8001302:	68b8      	ldr	r0, [r7, #8]
 8001304:	f7ff f8f4 	bl	80004f0 <__aeabi_f2d>
 8001308:	4602      	mov	r2, r0
 800130a:	460b      	mov	r3, r1
 800130c:	4620      	mov	r0, r4
 800130e:	4629      	mov	r1, r5
 8001310:	f000 fca6 	bl	8001c60 <traj_update>
	} else {  // turn right(cw)
		turn_right_half();
		traj_update(V_HALF, -V_HALF);
//		HAL_Delay(turn_time);
	}
}
 8001314:	e012      	b.n	800133c <turn_in_place+0x64>
		turn_right_half();
 8001316:	f7ff ff77 	bl	8001208 <turn_right_half>
		traj_update(V_HALF, -V_HALF);
 800131a:	68b8      	ldr	r0, [r7, #8]
 800131c:	f7ff f8e8 	bl	80004f0 <__aeabi_f2d>
 8001320:	4604      	mov	r4, r0
 8001322:	460d      	mov	r5, r1
 8001324:	68bb      	ldr	r3, [r7, #8]
 8001326:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 800132a:	4618      	mov	r0, r3
 800132c:	f7ff f8e0 	bl	80004f0 <__aeabi_f2d>
 8001330:	4602      	mov	r2, r0
 8001332:	460b      	mov	r3, r1
 8001334:	4620      	mov	r0, r4
 8001336:	4629      	mov	r1, r5
 8001338:	f000 fc92 	bl	8001c60 <traj_update>
}
 800133c:	bf00      	nop
 800133e:	3710      	adds	r7, #16
 8001340:	46bd      	mov	sp, r7
 8001342:	bdb0      	pop	{r4, r5, r7, pc}
 8001344:	41a00000 	.word	0x41a00000

08001348 <forward_with_length>:
void forward_with_length(float length) {
 8001348:	b5b0      	push	{r4, r5, r7, lr}
 800134a:	b084      	sub	sp, #16
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
	//2m * 2m, 200 units * 200 units
	const uint16_t forward_time_per_centi_meter = 10; //tbd
 8001350:	230a      	movs	r3, #10
 8001352:	81fb      	strh	r3, [r7, #14]
//	uint32_t forward_time = fabs(length) * forward_time_per_centi_meter;
	forward_half();
 8001354:	f7ff fef0 	bl	8001138 <forward_half>
	float V_HALF = 20.0;
 8001358:	4b09      	ldr	r3, [pc, #36]	@ (8001380 <forward_with_length+0x38>)
 800135a:	60bb      	str	r3, [r7, #8]
	traj_update(V_HALF, V_HALF);
 800135c:	68b8      	ldr	r0, [r7, #8]
 800135e:	f7ff f8c7 	bl	80004f0 <__aeabi_f2d>
 8001362:	4604      	mov	r4, r0
 8001364:	460d      	mov	r5, r1
 8001366:	68b8      	ldr	r0, [r7, #8]
 8001368:	f7ff f8c2 	bl	80004f0 <__aeabi_f2d>
 800136c:	4602      	mov	r2, r0
 800136e:	460b      	mov	r3, r1
 8001370:	4620      	mov	r0, r4
 8001372:	4629      	mov	r1, r5
 8001374:	f000 fc74 	bl	8001c60 <traj_update>
//	HAL_Delay(forward_time);

//	stop_motors();
}
 8001378:	bf00      	nop
 800137a:	3710      	adds	r7, #16
 800137c:	46bd      	mov	sp, r7
 800137e:	bdb0      	pop	{r4, r5, r7, pc}
 8001380:	41a00000 	.word	0x41a00000

08001384 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b088      	sub	sp, #32
 8001388:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800138a:	f107 0310 	add.w	r3, r7, #16
 800138e:	2200      	movs	r2, #0
 8001390:	601a      	str	r2, [r3, #0]
 8001392:	605a      	str	r2, [r3, #4]
 8001394:	609a      	str	r2, [r3, #8]
 8001396:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001398:	4b4c      	ldr	r3, [pc, #304]	@ (80014cc <MX_GPIO_Init+0x148>)
 800139a:	699b      	ldr	r3, [r3, #24]
 800139c:	4a4b      	ldr	r2, [pc, #300]	@ (80014cc <MX_GPIO_Init+0x148>)
 800139e:	f043 0320 	orr.w	r3, r3, #32
 80013a2:	6193      	str	r3, [r2, #24]
 80013a4:	4b49      	ldr	r3, [pc, #292]	@ (80014cc <MX_GPIO_Init+0x148>)
 80013a6:	699b      	ldr	r3, [r3, #24]
 80013a8:	f003 0320 	and.w	r3, r3, #32
 80013ac:	60fb      	str	r3, [r7, #12]
 80013ae:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013b0:	4b46      	ldr	r3, [pc, #280]	@ (80014cc <MX_GPIO_Init+0x148>)
 80013b2:	699b      	ldr	r3, [r3, #24]
 80013b4:	4a45      	ldr	r2, [pc, #276]	@ (80014cc <MX_GPIO_Init+0x148>)
 80013b6:	f043 0310 	orr.w	r3, r3, #16
 80013ba:	6193      	str	r3, [r2, #24]
 80013bc:	4b43      	ldr	r3, [pc, #268]	@ (80014cc <MX_GPIO_Init+0x148>)
 80013be:	699b      	ldr	r3, [r3, #24]
 80013c0:	f003 0310 	and.w	r3, r3, #16
 80013c4:	60bb      	str	r3, [r7, #8]
 80013c6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013c8:	4b40      	ldr	r3, [pc, #256]	@ (80014cc <MX_GPIO_Init+0x148>)
 80013ca:	699b      	ldr	r3, [r3, #24]
 80013cc:	4a3f      	ldr	r2, [pc, #252]	@ (80014cc <MX_GPIO_Init+0x148>)
 80013ce:	f043 0304 	orr.w	r3, r3, #4
 80013d2:	6193      	str	r3, [r2, #24]
 80013d4:	4b3d      	ldr	r3, [pc, #244]	@ (80014cc <MX_GPIO_Init+0x148>)
 80013d6:	699b      	ldr	r3, [r3, #24]
 80013d8:	f003 0304 	and.w	r3, r3, #4
 80013dc:	607b      	str	r3, [r7, #4]
 80013de:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013e0:	4b3a      	ldr	r3, [pc, #232]	@ (80014cc <MX_GPIO_Init+0x148>)
 80013e2:	699b      	ldr	r3, [r3, #24]
 80013e4:	4a39      	ldr	r2, [pc, #228]	@ (80014cc <MX_GPIO_Init+0x148>)
 80013e6:	f043 0308 	orr.w	r3, r3, #8
 80013ea:	6193      	str	r3, [r2, #24]
 80013ec:	4b37      	ldr	r3, [pc, #220]	@ (80014cc <MX_GPIO_Init+0x148>)
 80013ee:	699b      	ldr	r3, [r3, #24]
 80013f0:	f003 0308 	and.w	r3, r3, #8
 80013f4:	603b      	str	r3, [r7, #0]
 80013f6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, EN2_L_Pin|EN2_R_Pin|EN2_LC9_Pin|EN1_L_Pin, GPIO_PIN_RESET);
 80013f8:	2200      	movs	r2, #0
 80013fa:	f240 6184 	movw	r1, #1668	@ 0x684
 80013fe:	4834      	ldr	r0, [pc, #208]	@ (80014d0 <MX_GPIO_Init+0x14c>)
 8001400:	f001 f9bd 	bl	800277e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(L1_GPIO_Port, L1_Pin, GPIO_PIN_SET);
 8001404:	2201      	movs	r2, #1
 8001406:	2101      	movs	r1, #1
 8001408:	4832      	ldr	r0, [pc, #200]	@ (80014d4 <MX_GPIO_Init+0x150>)
 800140a:	f001 f9b8 	bl	800277e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, IN3_L_Pin|IN1_L_Pin|IN2_R_Pin|IN4_R_Pin
 800140e:	2200      	movs	r2, #0
 8001410:	f24f 31c0 	movw	r1, #62400	@ 0xf3c0
 8001414:	482f      	ldr	r0, [pc, #188]	@ (80014d4 <MX_GPIO_Init+0x150>)
 8001416:	f001 f9b2 	bl	800277e <HAL_GPIO_WritePin>
                          |IN4_L_Pin|IN2_L_Pin|IN1_R_Pin|IN3_R_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(L2_GPIO_Port, L2_Pin, GPIO_PIN_SET);
 800141a:	2201      	movs	r2, #1
 800141c:	2104      	movs	r1, #4
 800141e:	482e      	ldr	r0, [pc, #184]	@ (80014d8 <MX_GPIO_Init+0x154>)
 8001420:	f001 f9ad 	bl	800277e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : EN2_L_Pin EN2_R_Pin EN2_LC9_Pin EN1_L_Pin */
  GPIO_InitStruct.Pin = EN2_L_Pin|EN2_R_Pin|EN2_LC9_Pin|EN1_L_Pin;
 8001424:	f240 6384 	movw	r3, #1668	@ 0x684
 8001428:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800142a:	2301      	movs	r3, #1
 800142c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800142e:	2300      	movs	r3, #0
 8001430:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001432:	2302      	movs	r3, #2
 8001434:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001436:	f107 0310 	add.w	r3, r7, #16
 800143a:	4619      	mov	r1, r3
 800143c:	4824      	ldr	r0, [pc, #144]	@ (80014d0 <MX_GPIO_Init+0x14c>)
 800143e:	f000 fff3 	bl	8002428 <HAL_GPIO_Init>

  /*Configure GPIO pin : K3_Pin */
  GPIO_InitStruct.Pin = K3_Pin;
 8001442:	2301      	movs	r3, #1
 8001444:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001446:	2300      	movs	r3, #0
 8001448:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800144a:	2302      	movs	r3, #2
 800144c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(K3_GPIO_Port, &GPIO_InitStruct);
 800144e:	f107 0310 	add.w	r3, r7, #16
 8001452:	4619      	mov	r1, r3
 8001454:	4821      	ldr	r0, [pc, #132]	@ (80014dc <MX_GPIO_Init+0x158>)
 8001456:	f000 ffe7 	bl	8002428 <HAL_GPIO_Init>

  /*Configure GPIO pins : K1_Pin K2_Pin */
  GPIO_InitStruct.Pin = K1_Pin|K2_Pin;
 800145a:	2330      	movs	r3, #48	@ 0x30
 800145c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800145e:	2300      	movs	r3, #0
 8001460:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001462:	2301      	movs	r3, #1
 8001464:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001466:	f107 0310 	add.w	r3, r7, #16
 800146a:	4619      	mov	r1, r3
 800146c:	4818      	ldr	r0, [pc, #96]	@ (80014d0 <MX_GPIO_Init+0x14c>)
 800146e:	f000 ffdb 	bl	8002428 <HAL_GPIO_Init>

  /*Configure GPIO pins : L1_Pin IN3_L_Pin IN1_L_Pin IN2_R_Pin
                           IN4_R_Pin IN4_L_Pin IN2_L_Pin IN1_R_Pin
                           IN3_R_Pin */
  GPIO_InitStruct.Pin = L1_Pin|IN3_L_Pin|IN1_L_Pin|IN2_R_Pin
 8001472:	f24f 33c1 	movw	r3, #62401	@ 0xf3c1
 8001476:	613b      	str	r3, [r7, #16]
                          |IN4_R_Pin|IN4_L_Pin|IN2_L_Pin|IN1_R_Pin
                          |IN3_R_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001478:	2301      	movs	r3, #1
 800147a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147c:	2300      	movs	r3, #0
 800147e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001480:	2302      	movs	r3, #2
 8001482:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001484:	f107 0310 	add.w	r3, r7, #16
 8001488:	4619      	mov	r1, r3
 800148a:	4812      	ldr	r0, [pc, #72]	@ (80014d4 <MX_GPIO_Init+0x150>)
 800148c:	f000 ffcc 	bl	8002428 <HAL_GPIO_Init>

  /*Configure GPIO pin : L2_Pin */
  GPIO_InitStruct.Pin = L2_Pin;
 8001490:	2304      	movs	r3, #4
 8001492:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001494:	2301      	movs	r3, #1
 8001496:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001498:	2300      	movs	r3, #0
 800149a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800149c:	2302      	movs	r3, #2
 800149e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(L2_GPIO_Port, &GPIO_InitStruct);
 80014a0:	f107 0310 	add.w	r3, r7, #16
 80014a4:	4619      	mov	r1, r3
 80014a6:	480c      	ldr	r0, [pc, #48]	@ (80014d8 <MX_GPIO_Init+0x154>)
 80014a8:	f000 ffbe 	bl	8002428 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80014ac:	2330      	movs	r3, #48	@ 0x30
 80014ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014b0:	2300      	movs	r3, #0
 80014b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014b4:	2301      	movs	r3, #1
 80014b6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014b8:	f107 0310 	add.w	r3, r7, #16
 80014bc:	4619      	mov	r1, r3
 80014be:	4805      	ldr	r0, [pc, #20]	@ (80014d4 <MX_GPIO_Init+0x150>)
 80014c0:	f000 ffb2 	bl	8002428 <HAL_GPIO_Init>

}
 80014c4:	bf00      	nop
 80014c6:	3720      	adds	r7, #32
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}
 80014cc:	40021000 	.word	0x40021000
 80014d0:	40011000 	.word	0x40011000
 80014d4:	40010c00 	.word	0x40010c00
 80014d8:	40011400 	.word	0x40011400
 80014dc:	40010800 	.word	0x40010800

080014e0 <detect_keys>:
/* USER CODE END PM */

/* Private variables ---------------------------------------------------------*/

/* USER CODE BEGIN PV */
int detect_keys(){
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(K1_GPIO_Port, K1_Pin) == GPIO_PIN_RESET &&
 80014e4:	2110      	movs	r1, #16
 80014e6:	4823      	ldr	r0, [pc, #140]	@ (8001574 <detect_keys+0x94>)
 80014e8:	f001 f932 	bl	8002750 <HAL_GPIO_ReadPin>
 80014ec:	4603      	mov	r3, r0
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d10f      	bne.n	8001512 <detect_keys+0x32>
			HAL_GPIO_ReadPin(K2_GPIO_Port, K2_Pin) == GPIO_PIN_SET &&
 80014f2:	2120      	movs	r1, #32
 80014f4:	481f      	ldr	r0, [pc, #124]	@ (8001574 <detect_keys+0x94>)
 80014f6:	f001 f92b 	bl	8002750 <HAL_GPIO_ReadPin>
 80014fa:	4603      	mov	r3, r0
	if(HAL_GPIO_ReadPin(K1_GPIO_Port, K1_Pin) == GPIO_PIN_RESET &&
 80014fc:	2b01      	cmp	r3, #1
 80014fe:	d108      	bne.n	8001512 <detect_keys+0x32>
			HAL_GPIO_ReadPin(K3_GPIO_Port, K3_Pin) == GPIO_PIN_RESET)
 8001500:	2101      	movs	r1, #1
 8001502:	481d      	ldr	r0, [pc, #116]	@ (8001578 <detect_keys+0x98>)
 8001504:	f001 f924 	bl	8002750 <HAL_GPIO_ReadPin>
 8001508:	4603      	mov	r3, r0
			HAL_GPIO_ReadPin(K2_GPIO_Port, K2_Pin) == GPIO_PIN_SET &&
 800150a:	2b00      	cmp	r3, #0
 800150c:	d101      	bne.n	8001512 <detect_keys+0x32>
		return 1;
 800150e:	2301      	movs	r3, #1
 8001510:	e02e      	b.n	8001570 <detect_keys+0x90>
	else if(HAL_GPIO_ReadPin(K1_GPIO_Port, K1_Pin) == GPIO_PIN_SET &&
 8001512:	2110      	movs	r1, #16
 8001514:	4817      	ldr	r0, [pc, #92]	@ (8001574 <detect_keys+0x94>)
 8001516:	f001 f91b 	bl	8002750 <HAL_GPIO_ReadPin>
 800151a:	4603      	mov	r3, r0
 800151c:	2b01      	cmp	r3, #1
 800151e:	d10f      	bne.n	8001540 <detect_keys+0x60>
			HAL_GPIO_ReadPin(K2_GPIO_Port, K2_Pin) == GPIO_PIN_RESET &&
 8001520:	2120      	movs	r1, #32
 8001522:	4814      	ldr	r0, [pc, #80]	@ (8001574 <detect_keys+0x94>)
 8001524:	f001 f914 	bl	8002750 <HAL_GPIO_ReadPin>
 8001528:	4603      	mov	r3, r0
	else if(HAL_GPIO_ReadPin(K1_GPIO_Port, K1_Pin) == GPIO_PIN_SET &&
 800152a:	2b00      	cmp	r3, #0
 800152c:	d108      	bne.n	8001540 <detect_keys+0x60>
			HAL_GPIO_ReadPin(K3_GPIO_Port, K3_Pin) == GPIO_PIN_RESET)
 800152e:	2101      	movs	r1, #1
 8001530:	4811      	ldr	r0, [pc, #68]	@ (8001578 <detect_keys+0x98>)
 8001532:	f001 f90d 	bl	8002750 <HAL_GPIO_ReadPin>
 8001536:	4603      	mov	r3, r0
			HAL_GPIO_ReadPin(K2_GPIO_Port, K2_Pin) == GPIO_PIN_RESET &&
 8001538:	2b00      	cmp	r3, #0
 800153a:	d101      	bne.n	8001540 <detect_keys+0x60>
		return 2;
 800153c:	2302      	movs	r3, #2
 800153e:	e017      	b.n	8001570 <detect_keys+0x90>
	else if(HAL_GPIO_ReadPin(K1_GPIO_Port, K1_Pin) == GPIO_PIN_SET &&
 8001540:	2110      	movs	r1, #16
 8001542:	480c      	ldr	r0, [pc, #48]	@ (8001574 <detect_keys+0x94>)
 8001544:	f001 f904 	bl	8002750 <HAL_GPIO_ReadPin>
 8001548:	4603      	mov	r3, r0
 800154a:	2b01      	cmp	r3, #1
 800154c:	d10f      	bne.n	800156e <detect_keys+0x8e>
			HAL_GPIO_ReadPin(K2_GPIO_Port, K2_Pin) == GPIO_PIN_SET &&
 800154e:	2120      	movs	r1, #32
 8001550:	4808      	ldr	r0, [pc, #32]	@ (8001574 <detect_keys+0x94>)
 8001552:	f001 f8fd 	bl	8002750 <HAL_GPIO_ReadPin>
 8001556:	4603      	mov	r3, r0
	else if(HAL_GPIO_ReadPin(K1_GPIO_Port, K1_Pin) == GPIO_PIN_SET &&
 8001558:	2b01      	cmp	r3, #1
 800155a:	d108      	bne.n	800156e <detect_keys+0x8e>
			HAL_GPIO_ReadPin(K3_GPIO_Port, K3_Pin) == GPIO_PIN_SET)
 800155c:	2101      	movs	r1, #1
 800155e:	4806      	ldr	r0, [pc, #24]	@ (8001578 <detect_keys+0x98>)
 8001560:	f001 f8f6 	bl	8002750 <HAL_GPIO_ReadPin>
 8001564:	4603      	mov	r3, r0
			HAL_GPIO_ReadPin(K2_GPIO_Port, K2_Pin) == GPIO_PIN_SET &&
 8001566:	2b01      	cmp	r3, #1
 8001568:	d101      	bne.n	800156e <detect_keys+0x8e>
		return 3;
 800156a:	2303      	movs	r3, #3
 800156c:	e000      	b.n	8001570 <detect_keys+0x90>
	else
		return 0;
 800156e:	2300      	movs	r3, #0
}
 8001570:	4618      	mov	r0, r3
 8001572:	bd80      	pop	{r7, pc}
 8001574:	40011000 	.word	0x40011000
 8001578:	40010800 	.word	0x40010800

0800157c <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b082      	sub	sp, #8
 8001580:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001582:	f000 fc7b 	bl	8001e7c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001586:	f000 f825 	bl	80015d4 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800158a:	f7ff fefb 	bl	8001384 <MX_GPIO_Init>
	MX_TIM3_Init();
 800158e:	f000 faf3 	bl	8001b78 <MX_TIM3_Init>
	MX_USART1_UART_Init();
 8001592:	f000 fbcf 	bl	8001d34 <MX_USART1_UART_Init>
	while (1)
	{
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		int key = detect_keys();
 8001596:	f7ff ffa3 	bl	80014e0 <detect_keys>
 800159a:	6078      	str	r0, [r7, #4]
		if(rxBuffer[0] == '0'){
 800159c:	4b0b      	ldr	r3, [pc, #44]	@ (80015cc <main+0x50>)
 800159e:	781b      	ldrb	r3, [r3, #0]
 80015a0:	2b30      	cmp	r3, #48	@ 0x30
 80015a2:	d104      	bne.n	80015ae <main+0x32>
			HAL_GPIO_WritePin(L1_GPIO_Port, L1_Pin, GPIO_PIN_RESET);
 80015a4:	2200      	movs	r2, #0
 80015a6:	2101      	movs	r1, #1
 80015a8:	4809      	ldr	r0, [pc, #36]	@ (80015d0 <main+0x54>)
 80015aa:	f001 f8e8 	bl	800277e <HAL_GPIO_WritePin>
		}
		if (key == 1) {
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	2b01      	cmp	r3, #1
 80015b2:	d102      	bne.n	80015ba <main+0x3e>
			mode1_loop(); // 
 80015b4:	f000 f85c 	bl	8001670 <mode1_loop>
 80015b8:	e7ed      	b.n	8001596 <main+0x1a>
		}
		else if (key == 2) {
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	2b02      	cmp	r3, #2
 80015be:	d102      	bne.n	80015c6 <main+0x4a>
			mode2_loop(); // 
 80015c0:	f000 f9b4 	bl	800192c <mode2_loop>
 80015c4:	e7e7      	b.n	8001596 <main+0x1a>
		}
		else {
			stop_motors();
 80015c6:	f7ff fe53 	bl	8001270 <stop_motors>
	{
 80015ca:	e7e4      	b.n	8001596 <main+0x1a>
 80015cc:	20000078 	.word	0x20000078
 80015d0:	40010c00 	.word	0x40010c00

080015d4 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b090      	sub	sp, #64	@ 0x40
 80015d8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015da:	f107 0318 	add.w	r3, r7, #24
 80015de:	2228      	movs	r2, #40	@ 0x28
 80015e0:	2100      	movs	r1, #0
 80015e2:	4618      	mov	r0, r3
 80015e4:	f002 feaa 	bl	800433c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015e8:	1d3b      	adds	r3, r7, #4
 80015ea:	2200      	movs	r2, #0
 80015ec:	601a      	str	r2, [r3, #0]
 80015ee:	605a      	str	r2, [r3, #4]
 80015f0:	609a      	str	r2, [r3, #8]
 80015f2:	60da      	str	r2, [r3, #12]
 80015f4:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80015f6:	2301      	movs	r3, #1
 80015f8:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80015fa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80015fe:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001600:	2300      	movs	r3, #0
 8001602:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001604:	2301      	movs	r3, #1
 8001606:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001608:	2302      	movs	r3, #2
 800160a:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800160c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001610:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001612:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001616:	63fb      	str	r3, [r7, #60]	@ 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001618:	f107 0318 	add.w	r3, r7, #24
 800161c:	4618      	mov	r0, r3
 800161e:	f001 f8c7 	bl	80027b0 <HAL_RCC_OscConfig>
 8001622:	4603      	mov	r3, r0
 8001624:	2b00      	cmp	r3, #0
 8001626:	d001      	beq.n	800162c <SystemClock_Config+0x58>
	{
		Error_Handler();
 8001628:	f000 f819 	bl	800165e <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800162c:	230f      	movs	r3, #15
 800162e:	607b      	str	r3, [r7, #4]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001630:	2302      	movs	r3, #2
 8001632:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001634:	2300      	movs	r3, #0
 8001636:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001638:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800163c:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800163e:	2300      	movs	r3, #0
 8001640:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001642:	1d3b      	adds	r3, r7, #4
 8001644:	2102      	movs	r1, #2
 8001646:	4618      	mov	r0, r3
 8001648:	f001 fb34 	bl	8002cb4 <HAL_RCC_ClockConfig>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d001      	beq.n	8001656 <SystemClock_Config+0x82>
	{
		Error_Handler();
 8001652:	f000 f804 	bl	800165e <Error_Handler>
	}
}
 8001656:	bf00      	nop
 8001658:	3740      	adds	r7, #64	@ 0x40
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}

0800165e <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 800165e:	b480      	push	{r7}
 8001660:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001662:	b672      	cpsid	i
}
 8001664:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001666:	bf00      	nop
 8001668:	e7fd      	b.n	8001666 <Error_Handler+0x8>
 800166a:	0000      	movs	r0, r0
 800166c:	0000      	movs	r0, r0
	...

08001670 <mode1_loop>:

struct Point{
    uint16_t x;
    uint16_t y;
}current_point,next_point;
void mode1_loop(void) {
 8001670:	b590      	push	{r4, r7, lr}
 8001672:	b08d      	sub	sp, #52	@ 0x34
 8001674:	af00      	add	r7, sp, #0
    // 
    float current_angle = 90.0; // init(0,1), -180~180
 8001676:	4ba8      	ldr	r3, [pc, #672]	@ (8001918 <mode1_loop+0x2a8>)
 8001678:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint16_t x0 = 0;
 800167a:	2300      	movs	r3, #0
 800167c:	857b      	strh	r3, [r7, #42]	@ 0x2a
    uint16_t y0 = 0;
 800167e:	2300      	movs	r3, #0
 8001680:	853b      	strh	r3, [r7, #40]	@ 0x28
    //bt_transmit
    uint8_t order = 2; // 1: getting points 0: over
 8001682:	2302      	movs	r3, #2
 8001684:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    while(order == 1){
 8001688:	e07d      	b.n	8001786 <mode1_loop+0x116>
    	uint16_t x = 20;
 800168a:	2314      	movs	r3, #20
 800168c:	82fb      	strh	r3, [r7, #22]
    	uint16_t y = 30;
 800168e:	231e      	movs	r3, #30
 8001690:	82bb      	strh	r3, [r7, #20]
        //x = bt...
        int diff_y = y - y0;
 8001692:	8aba      	ldrh	r2, [r7, #20]
 8001694:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001696:	1ad3      	subs	r3, r2, r3
 8001698:	613b      	str	r3, [r7, #16]
        int diff_x = x - x0;
 800169a:	8afa      	ldrh	r2, [r7, #22]
 800169c:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800169e:	1ad3      	subs	r3, r2, r3
 80016a0:	60fb      	str	r3, [r7, #12]
        if(x0 == 0){
 80016a2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d051      	beq.n	800174c <mode1_loop+0xdc>
                if(current_angle < -180){
                    current_angle += 360.0;
                }
            }
        }else{
            float rad = atan2f(diff_y, diff_x);
 80016a8:	6938      	ldr	r0, [r7, #16]
 80016aa:	f7ff fab5 	bl	8000c18 <__aeabi_i2f>
 80016ae:	4604      	mov	r4, r0
 80016b0:	68f8      	ldr	r0, [r7, #12]
 80016b2:	f7ff fab1 	bl	8000c18 <__aeabi_i2f>
 80016b6:	4603      	mov	r3, r0
 80016b8:	4619      	mov	r1, r3
 80016ba:	4620      	mov	r0, r4
 80016bc:	f002 fe70 	bl	80043a0 <atan2f>
 80016c0:	60b8      	str	r0, [r7, #8]
            float ang = rad * 180.0 / PI;
 80016c2:	68b8      	ldr	r0, [r7, #8]
 80016c4:	f7fe ff14 	bl	80004f0 <__aeabi_f2d>
 80016c8:	f04f 0200 	mov.w	r2, #0
 80016cc:	4b93      	ldr	r3, [pc, #588]	@ (800191c <mode1_loop+0x2ac>)
 80016ce:	f7fe ff67 	bl	80005a0 <__aeabi_dmul>
 80016d2:	4602      	mov	r2, r0
 80016d4:	460b      	mov	r3, r1
 80016d6:	4610      	mov	r0, r2
 80016d8:	4619      	mov	r1, r3
 80016da:	a38b      	add	r3, pc, #556	@ (adr r3, 8001908 <mode1_loop+0x298>)
 80016dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016e0:	f7ff f888 	bl	80007f4 <__aeabi_ddiv>
 80016e4:	4602      	mov	r2, r0
 80016e6:	460b      	mov	r3, r1
 80016e8:	4610      	mov	r0, r2
 80016ea:	4619      	mov	r1, r3
 80016ec:	f7ff f98a 	bl	8000a04 <__aeabi_d2f>
 80016f0:	4603      	mov	r3, r0
 80016f2:	607b      	str	r3, [r7, #4]
            float rot_angle = current_angle - ang;
 80016f4:	6879      	ldr	r1, [r7, #4]
 80016f6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80016f8:	f7ff f9d8 	bl	8000aac <__aeabi_fsub>
 80016fc:	4603      	mov	r3, r0
 80016fe:	627b      	str	r3, [r7, #36]	@ 0x24
            if(rot_angle > 180){
 8001700:	4987      	ldr	r1, [pc, #540]	@ (8001920 <mode1_loop+0x2b0>)
 8001702:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001704:	f7ff fc98 	bl	8001038 <__aeabi_fcmpgt>
 8001708:	4603      	mov	r3, r0
 800170a:	2b00      	cmp	r3, #0
 800170c:	d006      	beq.n	800171c <mode1_loop+0xac>
                rot_angle -= 360.0;
 800170e:	4985      	ldr	r1, [pc, #532]	@ (8001924 <mode1_loop+0x2b4>)
 8001710:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001712:	f7ff f9cb 	bl	8000aac <__aeabi_fsub>
 8001716:	4603      	mov	r3, r0
 8001718:	627b      	str	r3, [r7, #36]	@ 0x24
 800171a:	e00c      	b.n	8001736 <mode1_loop+0xc6>
            }else if(rot_angle < -180){
 800171c:	4982      	ldr	r1, [pc, #520]	@ (8001928 <mode1_loop+0x2b8>)
 800171e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001720:	f7ff fc6c 	bl	8000ffc <__aeabi_fcmplt>
 8001724:	4603      	mov	r3, r0
 8001726:	2b00      	cmp	r3, #0
 8001728:	d005      	beq.n	8001736 <mode1_loop+0xc6>
                rot_angle += 360.0;
 800172a:	497e      	ldr	r1, [pc, #504]	@ (8001924 <mode1_loop+0x2b4>)
 800172c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800172e:	f7ff f9bf 	bl	8000ab0 <__addsf3>
 8001732:	4603      	mov	r3, r0
 8001734:	627b      	str	r3, [r7, #36]	@ 0x24
            }
            turn_in_place(rot_angle);
 8001736:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001738:	f7fe feda 	bl	80004f0 <__aeabi_f2d>
 800173c:	4602      	mov	r2, r0
 800173e:	460b      	mov	r3, r1
 8001740:	4610      	mov	r0, r2
 8001742:	4619      	mov	r1, r3
 8001744:	f7ff fdc8 	bl	80012d8 <turn_in_place>
            current_angle = ang;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        float length = diff_y * diff_y + diff_x * diff_x;
 800174c:	693b      	ldr	r3, [r7, #16]
 800174e:	fb03 f203 	mul.w	r2, r3, r3
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	fb03 f303 	mul.w	r3, r3, r3
 8001758:	4413      	add	r3, r2
 800175a:	4618      	mov	r0, r3
 800175c:	f7ff fa5c 	bl	8000c18 <__aeabi_i2f>
 8001760:	4603      	mov	r3, r0
 8001762:	603b      	str	r3, [r7, #0]
        length = sqrtf(length);
 8001764:	6838      	ldr	r0, [r7, #0]
 8001766:	f002 fe1d 	bl	80043a4 <sqrtf>
 800176a:	6038      	str	r0, [r7, #0]
        forward_with_length(length);
 800176c:	6838      	ldr	r0, [r7, #0]
 800176e:	f7fe febf 	bl	80004f0 <__aeabi_f2d>
 8001772:	4602      	mov	r2, r0
 8001774:	460b      	mov	r3, r1
 8001776:	4610      	mov	r0, r2
 8001778:	4619      	mov	r1, r3
 800177a:	f7ff fde5 	bl	8001348 <forward_with_length>
        x0 = x;
 800177e:	8afb      	ldrh	r3, [r7, #22]
 8001780:	857b      	strh	r3, [r7, #42]	@ 0x2a
        y0 = y;
 8001782:	8abb      	ldrh	r3, [r7, #20]
 8001784:	853b      	strh	r3, [r7, #40]	@ 0x28
    while(order == 1){
 8001786:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800178a:	2b01      	cmp	r3, #1
 800178c:	f43f af7d 	beq.w	800168a <mode1_loop+0x1a>
    }
    while(order == 2){
 8001790:	e0ae      	b.n	80018f0 <mode1_loop+0x280>
    	int turn_time = 630;
 8001792:	f240 2376 	movw	r3, #630	@ 0x276
 8001796:	61fb      	str	r3, [r7, #28]
    	int move_time = 2000;
 8001798:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800179c:	61bb      	str	r3, [r7, #24]
    	init_motors();
 800179e:	f7ff fc91 	bl	80010c4 <init_motors>
    	turn_in_place(90);
 80017a2:	205a      	movs	r0, #90	@ 0x5a
 80017a4:	f7ff fd98 	bl	80012d8 <turn_in_place>
    	HAL_Delay(turn_time);stop_motors();
 80017a8:	69fb      	ldr	r3, [r7, #28]
 80017aa:	4618      	mov	r0, r3
 80017ac:	f000 fbc8 	bl	8001f40 <HAL_Delay>
 80017b0:	f7ff fd5e 	bl	8001270 <stop_motors>
        traj_update(0, 0);
 80017b4:	2100      	movs	r1, #0
 80017b6:	2000      	movs	r0, #0
 80017b8:	f000 fa52 	bl	8001c60 <traj_update>

    	forward_with_length(100);
 80017bc:	2064      	movs	r0, #100	@ 0x64
 80017be:	f7ff fdc3 	bl	8001348 <forward_with_length>
    	HAL_Delay(move_time);stop_motors();
 80017c2:	69bb      	ldr	r3, [r7, #24]
 80017c4:	4618      	mov	r0, r3
 80017c6:	f000 fbbb 	bl	8001f40 <HAL_Delay>
 80017ca:	f7ff fd51 	bl	8001270 <stop_motors>
        traj_update(0, 0);
 80017ce:	2100      	movs	r1, #0
 80017d0:	2000      	movs	r0, #0
 80017d2:	f000 fa45 	bl	8001c60 <traj_update>

    	turn_in_place(-90);
 80017d6:	f06f 0059 	mvn.w	r0, #89	@ 0x59
 80017da:	f7ff fd7d 	bl	80012d8 <turn_in_place>
    	HAL_Delay(turn_time*0.9);stop_motors();
 80017de:	69f8      	ldr	r0, [r7, #28]
 80017e0:	f7fe fe74 	bl	80004cc <__aeabi_i2d>
 80017e4:	a34a      	add	r3, pc, #296	@ (adr r3, 8001910 <mode1_loop+0x2a0>)
 80017e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017ea:	f7fe fed9 	bl	80005a0 <__aeabi_dmul>
 80017ee:	4602      	mov	r2, r0
 80017f0:	460b      	mov	r3, r1
 80017f2:	4610      	mov	r0, r2
 80017f4:	4619      	mov	r1, r3
 80017f6:	f7ff f8e5 	bl	80009c4 <__aeabi_d2uiz>
 80017fa:	4603      	mov	r3, r0
 80017fc:	4618      	mov	r0, r3
 80017fe:	f000 fb9f 	bl	8001f40 <HAL_Delay>
 8001802:	f7ff fd35 	bl	8001270 <stop_motors>
        traj_update(0, 0);
 8001806:	2100      	movs	r1, #0
 8001808:	2000      	movs	r0, #0
 800180a:	f000 fa29 	bl	8001c60 <traj_update>

    	forward_with_length(50);
 800180e:	2032      	movs	r0, #50	@ 0x32
 8001810:	f7ff fd9a 	bl	8001348 <forward_with_length>
    	HAL_Delay(move_time / 2);stop_motors();
 8001814:	69bb      	ldr	r3, [r7, #24]
 8001816:	0fda      	lsrs	r2, r3, #31
 8001818:	4413      	add	r3, r2
 800181a:	105b      	asrs	r3, r3, #1
 800181c:	4618      	mov	r0, r3
 800181e:	f000 fb8f 	bl	8001f40 <HAL_Delay>
 8001822:	f7ff fd25 	bl	8001270 <stop_motors>
        traj_update(0, 0);
 8001826:	2100      	movs	r1, #0
 8001828:	2000      	movs	r0, #0
 800182a:	f000 fa19 	bl	8001c60 <traj_update>

    	turn_in_place(-90);
 800182e:	f06f 0059 	mvn.w	r0, #89	@ 0x59
 8001832:	f7ff fd51 	bl	80012d8 <turn_in_place>
    	HAL_Delay(turn_time*0.9);stop_motors();
 8001836:	69f8      	ldr	r0, [r7, #28]
 8001838:	f7fe fe48 	bl	80004cc <__aeabi_i2d>
 800183c:	a334      	add	r3, pc, #208	@ (adr r3, 8001910 <mode1_loop+0x2a0>)
 800183e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001842:	f7fe fead 	bl	80005a0 <__aeabi_dmul>
 8001846:	4602      	mov	r2, r0
 8001848:	460b      	mov	r3, r1
 800184a:	4610      	mov	r0, r2
 800184c:	4619      	mov	r1, r3
 800184e:	f7ff f8b9 	bl	80009c4 <__aeabi_d2uiz>
 8001852:	4603      	mov	r3, r0
 8001854:	4618      	mov	r0, r3
 8001856:	f000 fb73 	bl	8001f40 <HAL_Delay>
 800185a:	f7ff fd09 	bl	8001270 <stop_motors>
        traj_update(0, 0);
 800185e:	2100      	movs	r1, #0
 8001860:	2000      	movs	r0, #0
 8001862:	f000 f9fd 	bl	8001c60 <traj_update>

    	forward_with_length(100);
 8001866:	2064      	movs	r0, #100	@ 0x64
 8001868:	f7ff fd6e 	bl	8001348 <forward_with_length>
    	HAL_Delay(move_time);stop_motors();
 800186c:	69bb      	ldr	r3, [r7, #24]
 800186e:	4618      	mov	r0, r3
 8001870:	f000 fb66 	bl	8001f40 <HAL_Delay>
 8001874:	f7ff fcfc 	bl	8001270 <stop_motors>
        traj_update(0, 0);
 8001878:	2100      	movs	r1, #0
 800187a:	2000      	movs	r0, #0
 800187c:	f000 f9f0 	bl	8001c60 <traj_update>

    	turn_in_place(90);
 8001880:	205a      	movs	r0, #90	@ 0x5a
 8001882:	f7ff fd29 	bl	80012d8 <turn_in_place>
    	HAL_Delay(turn_time);stop_motors();
 8001886:	69fb      	ldr	r3, [r7, #28]
 8001888:	4618      	mov	r0, r3
 800188a:	f000 fb59 	bl	8001f40 <HAL_Delay>
 800188e:	f7ff fcef 	bl	8001270 <stop_motors>
        traj_update(0, 0);
 8001892:	2100      	movs	r1, #0
 8001894:	2000      	movs	r0, #0
 8001896:	f000 f9e3 	bl	8001c60 <traj_update>

    	forward_with_length(50);
 800189a:	2032      	movs	r0, #50	@ 0x32
 800189c:	f7ff fd54 	bl	8001348 <forward_with_length>
    	HAL_Delay(move_time / 2);stop_motors();
 80018a0:	69bb      	ldr	r3, [r7, #24]
 80018a2:	0fda      	lsrs	r2, r3, #31
 80018a4:	4413      	add	r3, r2
 80018a6:	105b      	asrs	r3, r3, #1
 80018a8:	4618      	mov	r0, r3
 80018aa:	f000 fb49 	bl	8001f40 <HAL_Delay>
 80018ae:	f7ff fcdf 	bl	8001270 <stop_motors>
        traj_update(0, 0);
 80018b2:	2100      	movs	r1, #0
 80018b4:	2000      	movs	r0, #0
 80018b6:	f000 f9d3 	bl	8001c60 <traj_update>

    	turn_in_place(90);
 80018ba:	205a      	movs	r0, #90	@ 0x5a
 80018bc:	f7ff fd0c 	bl	80012d8 <turn_in_place>
    	HAL_Delay(turn_time);stop_motors();
 80018c0:	69fb      	ldr	r3, [r7, #28]
 80018c2:	4618      	mov	r0, r3
 80018c4:	f000 fb3c 	bl	8001f40 <HAL_Delay>
 80018c8:	f7ff fcd2 	bl	8001270 <stop_motors>
        traj_update(0, 0);
 80018cc:	2100      	movs	r1, #0
 80018ce:	2000      	movs	r0, #0
 80018d0:	f000 f9c6 	bl	8001c60 <traj_update>

    	forward_with_length(100);
 80018d4:	2064      	movs	r0, #100	@ 0x64
 80018d6:	f7ff fd37 	bl	8001348 <forward_with_length>
    	HAL_Delay(move_time);stop_motors();
 80018da:	69bb      	ldr	r3, [r7, #24]
 80018dc:	4618      	mov	r0, r3
 80018de:	f000 fb2f 	bl	8001f40 <HAL_Delay>
 80018e2:	f7ff fcc5 	bl	8001270 <stop_motors>
        traj_update(0, 0);
 80018e6:	2100      	movs	r1, #0
 80018e8:	2000      	movs	r0, #0
 80018ea:	f000 f9b9 	bl	8001c60 <traj_update>
    	break;
 80018ee:	e005      	b.n	80018fc <mode1_loop+0x28c>
    while(order == 2){
 80018f0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80018f4:	2b02      	cmp	r3, #2
 80018f6:	f43f af4c 	beq.w	8001792 <mode1_loop+0x122>
    }
}
 80018fa:	bf00      	nop
 80018fc:	bf00      	nop
 80018fe:	3734      	adds	r7, #52	@ 0x34
 8001900:	46bd      	mov	sp, r7
 8001902:	bd90      	pop	{r4, r7, pc}
 8001904:	f3af 8000 	nop.w
 8001908:	53c8d4f1 	.word	0x53c8d4f1
 800190c:	400921fb 	.word	0x400921fb
 8001910:	cccccccd 	.word	0xcccccccd
 8001914:	3feccccc 	.word	0x3feccccc
 8001918:	42b40000 	.word	0x42b40000
 800191c:	40668000 	.word	0x40668000
 8001920:	43340000 	.word	0x43340000
 8001924:	43b40000 	.word	0x43b40000
 8001928:	c3340000 	.word	0xc3340000

0800192c <mode2_loop>:

// PWM 
extern uint16_t pwm_map(float duty);


void mode2_loop(void){
 800192c:	b580      	push	{r7, lr}
 800192e:	b082      	sub	sp, #8
 8001930:	af00      	add	r7, sp, #0
    init_motors();
 8001932:	f7ff fbc7 	bl	80010c4 <init_motors>

    while(1){
        // 
    	uint8_t left_detect  = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4); // 0 = 
 8001936:	2110      	movs	r1, #16
 8001938:	4821      	ldr	r0, [pc, #132]	@ (80019c0 <mode2_loop+0x94>)
 800193a:	f000 ff09 	bl	8002750 <HAL_GPIO_ReadPin>
 800193e:	4603      	mov	r3, r0
 8001940:	71fb      	strb	r3, [r7, #7]
    	uint8_t right_detect = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5); // 0 = 
 8001942:	2120      	movs	r1, #32
 8001944:	481e      	ldr	r0, [pc, #120]	@ (80019c0 <mode2_loop+0x94>)
 8001946:	f000 ff03 	bl	8002750 <HAL_GPIO_ReadPin>
 800194a:	4603      	mov	r3, r0
 800194c:	71bb      	strb	r3, [r7, #6]


        // --- 1    ---
        if(left_detect && right_detect){
 800194e:	79fb      	ldrb	r3, [r7, #7]
 8001950:	2b00      	cmp	r3, #0
 8001952:	d00b      	beq.n	800196c <mode2_loop+0x40>
 8001954:	79bb      	ldrb	r3, [r7, #6]
 8001956:	2b00      	cmp	r3, #0
 8001958:	d008      	beq.n	800196c <mode2_loop+0x40>
            stop_motors();
 800195a:	f7ff fc89 	bl	8001270 <stop_motors>
            traj_update(0, 0);
 800195e:	f04f 0100 	mov.w	r1, #0
 8001962:	f04f 0000 	mov.w	r0, #0
 8001966:	f000 f97b 	bl	8001c60 <traj_update>
 800196a:	e025      	b.n	80019b8 <mode2_loop+0x8c>

        }
        // --- 2    ---
        else if(!left_detect && right_detect){
 800196c:	79fb      	ldrb	r3, [r7, #7]
 800196e:	2b00      	cmp	r3, #0
 8001970:	d109      	bne.n	8001986 <mode2_loop+0x5a>
 8001972:	79bb      	ldrb	r3, [r7, #6]
 8001974:	2b00      	cmp	r3, #0
 8001976:	d006      	beq.n	8001986 <mode2_loop+0x5a>
            turn_right_half();
 8001978:	f7ff fc46 	bl	8001208 <turn_right_half>
            traj_update(V_HALF, -V_HALF);
 800197c:	4911      	ldr	r1, [pc, #68]	@ (80019c4 <mode2_loop+0x98>)
 800197e:	4812      	ldr	r0, [pc, #72]	@ (80019c8 <mode2_loop+0x9c>)
 8001980:	f000 f96e 	bl	8001c60 <traj_update>
 8001984:	e018      	b.n	80019b8 <mode2_loop+0x8c>
        }
        // --- 3    ---
        else if(left_detect && !right_detect){
 8001986:	79fb      	ldrb	r3, [r7, #7]
 8001988:	2b00      	cmp	r3, #0
 800198a:	d009      	beq.n	80019a0 <mode2_loop+0x74>
 800198c:	79bb      	ldrb	r3, [r7, #6]
 800198e:	2b00      	cmp	r3, #0
 8001990:	d106      	bne.n	80019a0 <mode2_loop+0x74>
            turn_left_half();
 8001992:	f7ff fc05 	bl	80011a0 <turn_left_half>
            traj_update(-V_HALF, V_HALF);
 8001996:	490c      	ldr	r1, [pc, #48]	@ (80019c8 <mode2_loop+0x9c>)
 8001998:	480a      	ldr	r0, [pc, #40]	@ (80019c4 <mode2_loop+0x98>)
 800199a:	f000 f961 	bl	8001c60 <traj_update>
 800199e:	e00b      	b.n	80019b8 <mode2_loop+0x8c>
        }
        // --- 4    /  ---
        else if(!left_detect && !right_detect){
 80019a0:	79fb      	ldrb	r3, [r7, #7]
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d108      	bne.n	80019b8 <mode2_loop+0x8c>
 80019a6:	79bb      	ldrb	r3, [r7, #6]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d105      	bne.n	80019b8 <mode2_loop+0x8c>


            forward_half();
 80019ac:	f7ff fbc4 	bl	8001138 <forward_half>
            traj_update(V_HALF, V_HALF);
 80019b0:	4905      	ldr	r1, [pc, #20]	@ (80019c8 <mode2_loop+0x9c>)
 80019b2:	4805      	ldr	r0, [pc, #20]	@ (80019c8 <mode2_loop+0x9c>)
 80019b4:	f000 f954 	bl	8001c60 <traj_update>
        }

        HAL_Delay(10); //  10ms
 80019b8:	200a      	movs	r0, #10
 80019ba:	f000 fac1 	bl	8001f40 <HAL_Delay>
    while(1){
 80019be:	e7ba      	b.n	8001936 <mode2_loop+0xa>
 80019c0:	40010c00 	.word	0x40010c00
 80019c4:	c1a00000 	.word	0xc1a00000
 80019c8:	41a00000 	.word	0x41a00000

080019cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b084      	sub	sp, #16
 80019d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80019d2:	4b16      	ldr	r3, [pc, #88]	@ (8001a2c <HAL_MspInit+0x60>)
 80019d4:	699b      	ldr	r3, [r3, #24]
 80019d6:	4a15      	ldr	r2, [pc, #84]	@ (8001a2c <HAL_MspInit+0x60>)
 80019d8:	f043 0301 	orr.w	r3, r3, #1
 80019dc:	6193      	str	r3, [r2, #24]
 80019de:	4b13      	ldr	r3, [pc, #76]	@ (8001a2c <HAL_MspInit+0x60>)
 80019e0:	699b      	ldr	r3, [r3, #24]
 80019e2:	f003 0301 	and.w	r3, r3, #1
 80019e6:	60bb      	str	r3, [r7, #8]
 80019e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019ea:	4b10      	ldr	r3, [pc, #64]	@ (8001a2c <HAL_MspInit+0x60>)
 80019ec:	69db      	ldr	r3, [r3, #28]
 80019ee:	4a0f      	ldr	r2, [pc, #60]	@ (8001a2c <HAL_MspInit+0x60>)
 80019f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019f4:	61d3      	str	r3, [r2, #28]
 80019f6:	4b0d      	ldr	r3, [pc, #52]	@ (8001a2c <HAL_MspInit+0x60>)
 80019f8:	69db      	ldr	r3, [r3, #28]
 80019fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019fe:	607b      	str	r3, [r7, #4]
 8001a00:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 8001a02:	2005      	movs	r0, #5
 8001a04:	f000 fb8c 	bl	8002120 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001a08:	4b09      	ldr	r3, [pc, #36]	@ (8001a30 <HAL_MspInit+0x64>)
 8001a0a:	685b      	ldr	r3, [r3, #4]
 8001a0c:	60fb      	str	r3, [r7, #12]
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001a14:	60fb      	str	r3, [r7, #12]
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001a1c:	60fb      	str	r3, [r7, #12]
 8001a1e:	4a04      	ldr	r2, [pc, #16]	@ (8001a30 <HAL_MspInit+0x64>)
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a24:	bf00      	nop
 8001a26:	3710      	adds	r7, #16
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}
 8001a2c:	40021000 	.word	0x40021000
 8001a30:	40010000 	.word	0x40010000

08001a34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a34:	b480      	push	{r7}
 8001a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a38:	bf00      	nop
 8001a3a:	e7fd      	b.n	8001a38 <NMI_Handler+0x4>

08001a3c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a40:	bf00      	nop
 8001a42:	e7fd      	b.n	8001a40 <HardFault_Handler+0x4>

08001a44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a44:	b480      	push	{r7}
 8001a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a48:	bf00      	nop
 8001a4a:	e7fd      	b.n	8001a48 <MemManage_Handler+0x4>

08001a4c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a50:	bf00      	nop
 8001a52:	e7fd      	b.n	8001a50 <BusFault_Handler+0x4>

08001a54 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a54:	b480      	push	{r7}
 8001a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a58:	bf00      	nop
 8001a5a:	e7fd      	b.n	8001a58 <UsageFault_Handler+0x4>

08001a5c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a60:	bf00      	nop
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bc80      	pop	{r7}
 8001a66:	4770      	bx	lr

08001a68 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a6c:	bf00      	nop
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bc80      	pop	{r7}
 8001a72:	4770      	bx	lr

08001a74 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a74:	b480      	push	{r7}
 8001a76:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a78:	bf00      	nop
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bc80      	pop	{r7}
 8001a7e:	4770      	bx	lr

08001a80 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a84:	f000 fa40 	bl	8001f08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a88:	bf00      	nop
 8001a8a:	bd80      	pop	{r7, pc}

08001a8c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001a90:	4802      	ldr	r0, [pc, #8]	@ (8001a9c <TIM3_IRQHandler+0x10>)
 8001a92:	f001 fb4d 	bl	8003130 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001a96:	bf00      	nop
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	20000090 	.word	0x20000090

08001aa0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001aa4:	4804      	ldr	r0, [pc, #16]	@ (8001ab8 <USART1_IRQHandler+0x18>)
 8001aa6:	f001 ff2f 	bl	8003908 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  HAL_UART_Receive_IT(&huart1, (uint8_t *)rxBuffer, 1);
 8001aaa:	2201      	movs	r2, #1
 8001aac:	4903      	ldr	r1, [pc, #12]	@ (8001abc <USART1_IRQHandler+0x1c>)
 8001aae:	4802      	ldr	r0, [pc, #8]	@ (8001ab8 <USART1_IRQHandler+0x18>)
 8001ab0:	f001 ff04 	bl	80038bc <HAL_UART_Receive_IT>
  /* USER CODE END USART1_IRQn 1 */
}
 8001ab4:	bf00      	nop
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	200000e4 	.word	0x200000e4
 8001abc:	20000078 	.word	0x20000078

08001ac0 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 1 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b082      	sub	sp, #8
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
	static uint16_t cnt = 0;

	    if(htim->Instance == TIM3)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4a24      	ldr	r2, [pc, #144]	@ (8001b60 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001ace:	4293      	cmp	r3, r2
 8001ad0:	d142      	bne.n	8001b58 <HAL_TIM_PeriodElapsedCallback+0x98>
	    {
	        cnt++;
 8001ad2:	4b24      	ldr	r3, [pc, #144]	@ (8001b64 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001ad4:	881b      	ldrh	r3, [r3, #0]
 8001ad6:	3301      	adds	r3, #1
 8001ad8:	b29a      	uxth	r2, r3
 8001ada:	4b22      	ldr	r3, [pc, #136]	@ (8001b64 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001adc:	801a      	strh	r2, [r3, #0]
	        if(cnt >= 10) cnt = 0;
 8001ade:	4b21      	ldr	r3, [pc, #132]	@ (8001b64 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001ae0:	881b      	ldrh	r3, [r3, #0]
 8001ae2:	2b09      	cmp	r3, #9
 8001ae4:	d902      	bls.n	8001aec <HAL_TIM_PeriodElapsedCallback+0x2c>
 8001ae6:	4b1f      	ldr	r3, [pc, #124]	@ (8001b64 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	801a      	strh	r2, [r3, #0]

	        //  PWM 
	        if(cnt < 5)
 8001aec:	4b1d      	ldr	r3, [pc, #116]	@ (8001b64 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001aee:	881b      	ldrh	r3, [r3, #0]
 8001af0:	2b04      	cmp	r3, #4
 8001af2:	d80b      	bhi.n	8001b0c <HAL_TIM_PeriodElapsedCallback+0x4c>
	        {
	            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_SET);
 8001af4:	2201      	movs	r2, #1
 8001af6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001afa:	481b      	ldr	r0, [pc, #108]	@ (8001b68 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001afc:	f000 fe3f 	bl	800277e <HAL_GPIO_WritePin>
	            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET);
 8001b00:	2201      	movs	r2, #1
 8001b02:	2104      	movs	r1, #4
 8001b04:	4818      	ldr	r0, [pc, #96]	@ (8001b68 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001b06:	f000 fe3a 	bl	800277e <HAL_GPIO_WritePin>
 8001b0a:	e00a      	b.n	8001b22 <HAL_TIM_PeriodElapsedCallback+0x62>
	        }
	        else
	        {
	            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_RESET);
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001b12:	4815      	ldr	r0, [pc, #84]	@ (8001b68 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001b14:	f000 fe33 	bl	800277e <HAL_GPIO_WritePin>
	            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 8001b18:	2200      	movs	r2, #0
 8001b1a:	2104      	movs	r1, #4
 8001b1c:	4812      	ldr	r0, [pc, #72]	@ (8001b68 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001b1e:	f000 fe2e 	bl	800277e <HAL_GPIO_WritePin>
	        }

	        //  PWM 
	        if(cnt < 5)
 8001b22:	4b10      	ldr	r3, [pc, #64]	@ (8001b64 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001b24:	881b      	ldrh	r3, [r3, #0]
 8001b26:	2b04      	cmp	r3, #4
 8001b28:	d80b      	bhi.n	8001b42 <HAL_TIM_PeriodElapsedCallback+0x82>
	        {
	            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001b30:	480d      	ldr	r0, [pc, #52]	@ (8001b68 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001b32:	f000 fe24 	bl	800277e <HAL_GPIO_WritePin>
	            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);
 8001b36:	2201      	movs	r2, #1
 8001b38:	2180      	movs	r1, #128	@ 0x80
 8001b3a:	480b      	ldr	r0, [pc, #44]	@ (8001b68 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001b3c:	f000 fe1f 	bl	800277e <HAL_GPIO_WritePin>
	        {
	            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
	            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
	        }
	    }
}
 8001b40:	e00a      	b.n	8001b58 <HAL_TIM_PeriodElapsedCallback+0x98>
	            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 8001b42:	2200      	movs	r2, #0
 8001b44:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001b48:	4807      	ldr	r0, [pc, #28]	@ (8001b68 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001b4a:	f000 fe18 	bl	800277e <HAL_GPIO_WritePin>
	            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 8001b4e:	2200      	movs	r2, #0
 8001b50:	2180      	movs	r1, #128	@ 0x80
 8001b52:	4805      	ldr	r0, [pc, #20]	@ (8001b68 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001b54:	f000 fe13 	bl	800277e <HAL_GPIO_WritePin>
}
 8001b58:	bf00      	nop
 8001b5a:	3708      	adds	r7, #8
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	40000400 	.word	0x40000400
 8001b64:	2000008c 	.word	0x2000008c
 8001b68:	40011000 	.word	0x40011000

08001b6c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b70:	bf00      	nop
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bc80      	pop	{r7}
 8001b76:	4770      	bx	lr

08001b78 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b086      	sub	sp, #24
 8001b7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b7e:	f107 0308 	add.w	r3, r7, #8
 8001b82:	2200      	movs	r2, #0
 8001b84:	601a      	str	r2, [r3, #0]
 8001b86:	605a      	str	r2, [r3, #4]
 8001b88:	609a      	str	r2, [r3, #8]
 8001b8a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b8c:	463b      	mov	r3, r7
 8001b8e:	2200      	movs	r2, #0
 8001b90:	601a      	str	r2, [r3, #0]
 8001b92:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001b94:	4b1d      	ldr	r3, [pc, #116]	@ (8001c0c <MX_TIM3_Init+0x94>)
 8001b96:	4a1e      	ldr	r2, [pc, #120]	@ (8001c10 <MX_TIM3_Init+0x98>)
 8001b98:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7199;
 8001b9a:	4b1c      	ldr	r3, [pc, #112]	@ (8001c0c <MX_TIM3_Init+0x94>)
 8001b9c:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8001ba0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ba2:	4b1a      	ldr	r3, [pc, #104]	@ (8001c0c <MX_TIM3_Init+0x94>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9;
 8001ba8:	4b18      	ldr	r3, [pc, #96]	@ (8001c0c <MX_TIM3_Init+0x94>)
 8001baa:	2209      	movs	r2, #9
 8001bac:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bae:	4b17      	ldr	r3, [pc, #92]	@ (8001c0c <MX_TIM3_Init+0x94>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bb4:	4b15      	ldr	r3, [pc, #84]	@ (8001c0c <MX_TIM3_Init+0x94>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001bba:	4814      	ldr	r0, [pc, #80]	@ (8001c0c <MX_TIM3_Init+0x94>)
 8001bbc:	f001 fa08 	bl	8002fd0 <HAL_TIM_Base_Init>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d001      	beq.n	8001bca <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001bc6:	f7ff fd4a 	bl	800165e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001bca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001bce:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001bd0:	f107 0308 	add.w	r3, r7, #8
 8001bd4:	4619      	mov	r1, r3
 8001bd6:	480d      	ldr	r0, [pc, #52]	@ (8001c0c <MX_TIM3_Init+0x94>)
 8001bd8:	f001 fb9a 	bl	8003310 <HAL_TIM_ConfigClockSource>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d001      	beq.n	8001be6 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001be2:	f7ff fd3c 	bl	800165e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001be6:	2300      	movs	r3, #0
 8001be8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bea:	2300      	movs	r3, #0
 8001bec:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001bee:	463b      	mov	r3, r7
 8001bf0:	4619      	mov	r1, r3
 8001bf2:	4806      	ldr	r0, [pc, #24]	@ (8001c0c <MX_TIM3_Init+0x94>)
 8001bf4:	f001 fd94 	bl	8003720 <HAL_TIMEx_MasterConfigSynchronization>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d001      	beq.n	8001c02 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001bfe:	f7ff fd2e 	bl	800165e <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001c02:	bf00      	nop
 8001c04:	3718      	adds	r7, #24
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	20000090 	.word	0x20000090
 8001c10:	40000400 	.word	0x40000400

08001c14 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b084      	sub	sp, #16
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	4a0d      	ldr	r2, [pc, #52]	@ (8001c58 <HAL_TIM_Base_MspInit+0x44>)
 8001c22:	4293      	cmp	r3, r2
 8001c24:	d113      	bne.n	8001c4e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001c26:	4b0d      	ldr	r3, [pc, #52]	@ (8001c5c <HAL_TIM_Base_MspInit+0x48>)
 8001c28:	69db      	ldr	r3, [r3, #28]
 8001c2a:	4a0c      	ldr	r2, [pc, #48]	@ (8001c5c <HAL_TIM_Base_MspInit+0x48>)
 8001c2c:	f043 0302 	orr.w	r3, r3, #2
 8001c30:	61d3      	str	r3, [r2, #28]
 8001c32:	4b0a      	ldr	r3, [pc, #40]	@ (8001c5c <HAL_TIM_Base_MspInit+0x48>)
 8001c34:	69db      	ldr	r3, [r3, #28]
 8001c36:	f003 0302 	and.w	r3, r3, #2
 8001c3a:	60fb      	str	r3, [r7, #12]
 8001c3c:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8001c3e:	2200      	movs	r2, #0
 8001c40:	2101      	movs	r1, #1
 8001c42:	201d      	movs	r0, #29
 8001c44:	f000 fa77 	bl	8002136 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001c48:	201d      	movs	r0, #29
 8001c4a:	f000 fa90 	bl	800216e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001c4e:	bf00      	nop
 8001c50:	3710      	adds	r7, #16
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	40000400 	.word	0x40000400
 8001c5c:	40021000 	.word	0x40021000

08001c60 <traj_update>:
    pose.y = 0;
    pose.theta = 0;
}

void traj_update(float v_l, float v_r)
{
 8001c60:	b590      	push	{r4, r7, lr}
 8001c62:	b085      	sub	sp, #20
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
 8001c68:	6039      	str	r1, [r7, #0]
    float v = (v_l + v_r) * 0.5f;
 8001c6a:	6839      	ldr	r1, [r7, #0]
 8001c6c:	6878      	ldr	r0, [r7, #4]
 8001c6e:	f7fe ff1f 	bl	8000ab0 <__addsf3>
 8001c72:	4603      	mov	r3, r0
 8001c74:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f7ff f821 	bl	8000cc0 <__aeabi_fmul>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	60fb      	str	r3, [r7, #12]
    float omega = (v_r - v_l) / L_WHEEL;
 8001c82:	6879      	ldr	r1, [r7, #4]
 8001c84:	6838      	ldr	r0, [r7, #0]
 8001c86:	f7fe ff11 	bl	8000aac <__aeabi_fsub>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	4926      	ldr	r1, [pc, #152]	@ (8001d28 <traj_update+0xc8>)
 8001c8e:	4618      	mov	r0, r3
 8001c90:	f7ff f8ca 	bl	8000e28 <__aeabi_fdiv>
 8001c94:	4603      	mov	r3, r0
 8001c96:	60bb      	str	r3, [r7, #8]

    pose.theta += omega * DT;
 8001c98:	4b24      	ldr	r3, [pc, #144]	@ (8001d2c <traj_update+0xcc>)
 8001c9a:	689c      	ldr	r4, [r3, #8]
 8001c9c:	4924      	ldr	r1, [pc, #144]	@ (8001d30 <traj_update+0xd0>)
 8001c9e:	68b8      	ldr	r0, [r7, #8]
 8001ca0:	f7ff f80e 	bl	8000cc0 <__aeabi_fmul>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	4619      	mov	r1, r3
 8001ca8:	4620      	mov	r0, r4
 8001caa:	f7fe ff01 	bl	8000ab0 <__addsf3>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	461a      	mov	r2, r3
 8001cb2:	4b1e      	ldr	r3, [pc, #120]	@ (8001d2c <traj_update+0xcc>)
 8001cb4:	609a      	str	r2, [r3, #8]
    pose.x += v * cosf(pose.theta) * DT;
 8001cb6:	4b1d      	ldr	r3, [pc, #116]	@ (8001d2c <traj_update+0xcc>)
 8001cb8:	681c      	ldr	r4, [r3, #0]
 8001cba:	4b1c      	ldr	r3, [pc, #112]	@ (8001d2c <traj_update+0xcc>)
 8001cbc:	689b      	ldr	r3, [r3, #8]
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	f002 fb8a 	bl	80043d8 <cosf>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	68f9      	ldr	r1, [r7, #12]
 8001cc8:	4618      	mov	r0, r3
 8001cca:	f7fe fff9 	bl	8000cc0 <__aeabi_fmul>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	4917      	ldr	r1, [pc, #92]	@ (8001d30 <traj_update+0xd0>)
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f7fe fff4 	bl	8000cc0 <__aeabi_fmul>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	4619      	mov	r1, r3
 8001cdc:	4620      	mov	r0, r4
 8001cde:	f7fe fee7 	bl	8000ab0 <__addsf3>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	461a      	mov	r2, r3
 8001ce6:	4b11      	ldr	r3, [pc, #68]	@ (8001d2c <traj_update+0xcc>)
 8001ce8:	601a      	str	r2, [r3, #0]
    pose.y += v * sinf(pose.theta) * DT;
 8001cea:	4b10      	ldr	r3, [pc, #64]	@ (8001d2c <traj_update+0xcc>)
 8001cec:	685c      	ldr	r4, [r3, #4]
 8001cee:	4b0f      	ldr	r3, [pc, #60]	@ (8001d2c <traj_update+0xcc>)
 8001cf0:	689b      	ldr	r3, [r3, #8]
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f002 fba8 	bl	8004448 <sinf>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	68f9      	ldr	r1, [r7, #12]
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	f7fe ffdf 	bl	8000cc0 <__aeabi_fmul>
 8001d02:	4603      	mov	r3, r0
 8001d04:	490a      	ldr	r1, [pc, #40]	@ (8001d30 <traj_update+0xd0>)
 8001d06:	4618      	mov	r0, r3
 8001d08:	f7fe ffda 	bl	8000cc0 <__aeabi_fmul>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	4619      	mov	r1, r3
 8001d10:	4620      	mov	r0, r4
 8001d12:	f7fe fecd 	bl	8000ab0 <__addsf3>
 8001d16:	4603      	mov	r3, r0
 8001d18:	461a      	mov	r2, r3
 8001d1a:	4b04      	ldr	r3, [pc, #16]	@ (8001d2c <traj_update+0xcc>)
 8001d1c:	605a      	str	r2, [r3, #4]
}
 8001d1e:	bf00      	nop
 8001d20:	3714      	adds	r7, #20
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd90      	pop	{r4, r7, pc}
 8001d26:	bf00      	nop
 8001d28:	41600000 	.word	0x41600000
 8001d2c:	200000d8 	.word	0x200000d8
 8001d30:	3c23d70a 	.word	0x3c23d70a

08001d34 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001d38:	4b11      	ldr	r3, [pc, #68]	@ (8001d80 <MX_USART1_UART_Init+0x4c>)
 8001d3a:	4a12      	ldr	r2, [pc, #72]	@ (8001d84 <MX_USART1_UART_Init+0x50>)
 8001d3c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001d3e:	4b10      	ldr	r3, [pc, #64]	@ (8001d80 <MX_USART1_UART_Init+0x4c>)
 8001d40:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001d44:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001d46:	4b0e      	ldr	r3, [pc, #56]	@ (8001d80 <MX_USART1_UART_Init+0x4c>)
 8001d48:	2200      	movs	r2, #0
 8001d4a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001d4c:	4b0c      	ldr	r3, [pc, #48]	@ (8001d80 <MX_USART1_UART_Init+0x4c>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001d52:	4b0b      	ldr	r3, [pc, #44]	@ (8001d80 <MX_USART1_UART_Init+0x4c>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001d58:	4b09      	ldr	r3, [pc, #36]	@ (8001d80 <MX_USART1_UART_Init+0x4c>)
 8001d5a:	220c      	movs	r2, #12
 8001d5c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d5e:	4b08      	ldr	r3, [pc, #32]	@ (8001d80 <MX_USART1_UART_Init+0x4c>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d64:	4b06      	ldr	r3, [pc, #24]	@ (8001d80 <MX_USART1_UART_Init+0x4c>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001d6a:	4805      	ldr	r0, [pc, #20]	@ (8001d80 <MX_USART1_UART_Init+0x4c>)
 8001d6c:	f001 fd56 	bl	800381c <HAL_UART_Init>
 8001d70:	4603      	mov	r3, r0
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d001      	beq.n	8001d7a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001d76:	f7ff fc72 	bl	800165e <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001d7a:	bf00      	nop
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	200000e4 	.word	0x200000e4
 8001d84:	40013800 	.word	0x40013800

08001d88 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b088      	sub	sp, #32
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d90:	f107 0310 	add.w	r3, r7, #16
 8001d94:	2200      	movs	r2, #0
 8001d96:	601a      	str	r2, [r3, #0]
 8001d98:	605a      	str	r2, [r3, #4]
 8001d9a:	609a      	str	r2, [r3, #8]
 8001d9c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	4a20      	ldr	r2, [pc, #128]	@ (8001e24 <HAL_UART_MspInit+0x9c>)
 8001da4:	4293      	cmp	r3, r2
 8001da6:	d139      	bne.n	8001e1c <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001da8:	4b1f      	ldr	r3, [pc, #124]	@ (8001e28 <HAL_UART_MspInit+0xa0>)
 8001daa:	699b      	ldr	r3, [r3, #24]
 8001dac:	4a1e      	ldr	r2, [pc, #120]	@ (8001e28 <HAL_UART_MspInit+0xa0>)
 8001dae:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001db2:	6193      	str	r3, [r2, #24]
 8001db4:	4b1c      	ldr	r3, [pc, #112]	@ (8001e28 <HAL_UART_MspInit+0xa0>)
 8001db6:	699b      	ldr	r3, [r3, #24]
 8001db8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001dbc:	60fb      	str	r3, [r7, #12]
 8001dbe:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dc0:	4b19      	ldr	r3, [pc, #100]	@ (8001e28 <HAL_UART_MspInit+0xa0>)
 8001dc2:	699b      	ldr	r3, [r3, #24]
 8001dc4:	4a18      	ldr	r2, [pc, #96]	@ (8001e28 <HAL_UART_MspInit+0xa0>)
 8001dc6:	f043 0304 	orr.w	r3, r3, #4
 8001dca:	6193      	str	r3, [r2, #24]
 8001dcc:	4b16      	ldr	r3, [pc, #88]	@ (8001e28 <HAL_UART_MspInit+0xa0>)
 8001dce:	699b      	ldr	r3, [r3, #24]
 8001dd0:	f003 0304 	and.w	r3, r3, #4
 8001dd4:	60bb      	str	r3, [r7, #8]
 8001dd6:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001dd8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001ddc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dde:	2302      	movs	r3, #2
 8001de0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001de2:	2303      	movs	r3, #3
 8001de4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001de6:	f107 0310 	add.w	r3, r7, #16
 8001dea:	4619      	mov	r1, r3
 8001dec:	480f      	ldr	r0, [pc, #60]	@ (8001e2c <HAL_UART_MspInit+0xa4>)
 8001dee:	f000 fb1b 	bl	8002428 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001df2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001df6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e00:	f107 0310 	add.w	r3, r7, #16
 8001e04:	4619      	mov	r1, r3
 8001e06:	4809      	ldr	r0, [pc, #36]	@ (8001e2c <HAL_UART_MspInit+0xa4>)
 8001e08:	f000 fb0e 	bl	8002428 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	2101      	movs	r1, #1
 8001e10:	2025      	movs	r0, #37	@ 0x25
 8001e12:	f000 f990 	bl	8002136 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001e16:	2025      	movs	r0, #37	@ 0x25
 8001e18:	f000 f9a9 	bl	800216e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001e1c:	bf00      	nop
 8001e1e:	3720      	adds	r7, #32
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bd80      	pop	{r7, pc}
 8001e24:	40013800 	.word	0x40013800
 8001e28:	40021000 	.word	0x40021000
 8001e2c:	40010800 	.word	0x40010800

08001e30 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001e30:	f7ff fe9c 	bl	8001b6c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e34:	480b      	ldr	r0, [pc, #44]	@ (8001e64 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001e36:	490c      	ldr	r1, [pc, #48]	@ (8001e68 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001e38:	4a0c      	ldr	r2, [pc, #48]	@ (8001e6c <LoopFillZerobss+0x16>)
  movs r3, #0
 8001e3a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e3c:	e002      	b.n	8001e44 <LoopCopyDataInit>

08001e3e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e3e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e40:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e42:	3304      	adds	r3, #4

08001e44 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e44:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e46:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e48:	d3f9      	bcc.n	8001e3e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e4a:	4a09      	ldr	r2, [pc, #36]	@ (8001e70 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001e4c:	4c09      	ldr	r4, [pc, #36]	@ (8001e74 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001e4e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e50:	e001      	b.n	8001e56 <LoopFillZerobss>

08001e52 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e52:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e54:	3204      	adds	r2, #4

08001e56 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e56:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e58:	d3fb      	bcc.n	8001e52 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e5a:	f002 fa7d 	bl	8004358 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001e5e:	f7ff fb8d 	bl	800157c <main>
  bx lr
 8001e62:	4770      	bx	lr
  ldr r0, =_sdata
 8001e64:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e68:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001e6c:	08005838 	.word	0x08005838
  ldr r2, =_sbss
 8001e70:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001e74:	20000268 	.word	0x20000268

08001e78 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001e78:	e7fe      	b.n	8001e78 <ADC1_2_IRQHandler>
	...

08001e7c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e80:	4b08      	ldr	r3, [pc, #32]	@ (8001ea4 <HAL_Init+0x28>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	4a07      	ldr	r2, [pc, #28]	@ (8001ea4 <HAL_Init+0x28>)
 8001e86:	f043 0310 	orr.w	r3, r3, #16
 8001e8a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e8c:	2003      	movs	r0, #3
 8001e8e:	f000 f947 	bl	8002120 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e92:	2000      	movs	r0, #0
 8001e94:	f000 f808 	bl	8001ea8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e98:	f7ff fd98 	bl	80019cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e9c:	2300      	movs	r3, #0
}
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	bd80      	pop	{r7, pc}
 8001ea2:	bf00      	nop
 8001ea4:	40022000 	.word	0x40022000

08001ea8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b082      	sub	sp, #8
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001eb0:	4b12      	ldr	r3, [pc, #72]	@ (8001efc <HAL_InitTick+0x54>)
 8001eb2:	681a      	ldr	r2, [r3, #0]
 8001eb4:	4b12      	ldr	r3, [pc, #72]	@ (8001f00 <HAL_InitTick+0x58>)
 8001eb6:	781b      	ldrb	r3, [r3, #0]
 8001eb8:	4619      	mov	r1, r3
 8001eba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ebe:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ec2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f000 f95f 	bl	800218a <HAL_SYSTICK_Config>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d001      	beq.n	8001ed6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	e00e      	b.n	8001ef4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	2b0f      	cmp	r3, #15
 8001eda:	d80a      	bhi.n	8001ef2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001edc:	2200      	movs	r2, #0
 8001ede:	6879      	ldr	r1, [r7, #4]
 8001ee0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ee4:	f000 f927 	bl	8002136 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ee8:	4a06      	ldr	r2, [pc, #24]	@ (8001f04 <HAL_InitTick+0x5c>)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	e000      	b.n	8001ef4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ef2:	2301      	movs	r3, #1
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	3708      	adds	r7, #8
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}
 8001efc:	20000000 	.word	0x20000000
 8001f00:	20000008 	.word	0x20000008
 8001f04:	20000004 	.word	0x20000004

08001f08 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f0c:	4b05      	ldr	r3, [pc, #20]	@ (8001f24 <HAL_IncTick+0x1c>)
 8001f0e:	781b      	ldrb	r3, [r3, #0]
 8001f10:	461a      	mov	r2, r3
 8001f12:	4b05      	ldr	r3, [pc, #20]	@ (8001f28 <HAL_IncTick+0x20>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4413      	add	r3, r2
 8001f18:	4a03      	ldr	r2, [pc, #12]	@ (8001f28 <HAL_IncTick+0x20>)
 8001f1a:	6013      	str	r3, [r2, #0]
}
 8001f1c:	bf00      	nop
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bc80      	pop	{r7}
 8001f22:	4770      	bx	lr
 8001f24:	20000008 	.word	0x20000008
 8001f28:	2000012c 	.word	0x2000012c

08001f2c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	af00      	add	r7, sp, #0
  return uwTick;
 8001f30:	4b02      	ldr	r3, [pc, #8]	@ (8001f3c <HAL_GetTick+0x10>)
 8001f32:	681b      	ldr	r3, [r3, #0]
}
 8001f34:	4618      	mov	r0, r3
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bc80      	pop	{r7}
 8001f3a:	4770      	bx	lr
 8001f3c:	2000012c 	.word	0x2000012c

08001f40 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b084      	sub	sp, #16
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f48:	f7ff fff0 	bl	8001f2c <HAL_GetTick>
 8001f4c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f58:	d005      	beq.n	8001f66 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f5a:	4b0a      	ldr	r3, [pc, #40]	@ (8001f84 <HAL_Delay+0x44>)
 8001f5c:	781b      	ldrb	r3, [r3, #0]
 8001f5e:	461a      	mov	r2, r3
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	4413      	add	r3, r2
 8001f64:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f66:	bf00      	nop
 8001f68:	f7ff ffe0 	bl	8001f2c <HAL_GetTick>
 8001f6c:	4602      	mov	r2, r0
 8001f6e:	68bb      	ldr	r3, [r7, #8]
 8001f70:	1ad3      	subs	r3, r2, r3
 8001f72:	68fa      	ldr	r2, [r7, #12]
 8001f74:	429a      	cmp	r2, r3
 8001f76:	d8f7      	bhi.n	8001f68 <HAL_Delay+0x28>
  {
  }
}
 8001f78:	bf00      	nop
 8001f7a:	bf00      	nop
 8001f7c:	3710      	adds	r7, #16
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	20000008 	.word	0x20000008

08001f88 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b085      	sub	sp, #20
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	f003 0307 	and.w	r3, r3, #7
 8001f96:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f98:	4b0c      	ldr	r3, [pc, #48]	@ (8001fcc <__NVIC_SetPriorityGrouping+0x44>)
 8001f9a:	68db      	ldr	r3, [r3, #12]
 8001f9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f9e:	68ba      	ldr	r2, [r7, #8]
 8001fa0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001fa4:	4013      	ands	r3, r2
 8001fa6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001fac:	68bb      	ldr	r3, [r7, #8]
 8001fae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001fb0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001fb4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001fb8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001fba:	4a04      	ldr	r2, [pc, #16]	@ (8001fcc <__NVIC_SetPriorityGrouping+0x44>)
 8001fbc:	68bb      	ldr	r3, [r7, #8]
 8001fbe:	60d3      	str	r3, [r2, #12]
}
 8001fc0:	bf00      	nop
 8001fc2:	3714      	adds	r7, #20
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bc80      	pop	{r7}
 8001fc8:	4770      	bx	lr
 8001fca:	bf00      	nop
 8001fcc:	e000ed00 	.word	0xe000ed00

08001fd0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001fd4:	4b04      	ldr	r3, [pc, #16]	@ (8001fe8 <__NVIC_GetPriorityGrouping+0x18>)
 8001fd6:	68db      	ldr	r3, [r3, #12]
 8001fd8:	0a1b      	lsrs	r3, r3, #8
 8001fda:	f003 0307 	and.w	r3, r3, #7
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bc80      	pop	{r7}
 8001fe4:	4770      	bx	lr
 8001fe6:	bf00      	nop
 8001fe8:	e000ed00 	.word	0xe000ed00

08001fec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fec:	b480      	push	{r7}
 8001fee:	b083      	sub	sp, #12
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ff6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	db0b      	blt.n	8002016 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ffe:	79fb      	ldrb	r3, [r7, #7]
 8002000:	f003 021f 	and.w	r2, r3, #31
 8002004:	4906      	ldr	r1, [pc, #24]	@ (8002020 <__NVIC_EnableIRQ+0x34>)
 8002006:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800200a:	095b      	lsrs	r3, r3, #5
 800200c:	2001      	movs	r0, #1
 800200e:	fa00 f202 	lsl.w	r2, r0, r2
 8002012:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002016:	bf00      	nop
 8002018:	370c      	adds	r7, #12
 800201a:	46bd      	mov	sp, r7
 800201c:	bc80      	pop	{r7}
 800201e:	4770      	bx	lr
 8002020:	e000e100 	.word	0xe000e100

08002024 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002024:	b480      	push	{r7}
 8002026:	b083      	sub	sp, #12
 8002028:	af00      	add	r7, sp, #0
 800202a:	4603      	mov	r3, r0
 800202c:	6039      	str	r1, [r7, #0]
 800202e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002030:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002034:	2b00      	cmp	r3, #0
 8002036:	db0a      	blt.n	800204e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	b2da      	uxtb	r2, r3
 800203c:	490c      	ldr	r1, [pc, #48]	@ (8002070 <__NVIC_SetPriority+0x4c>)
 800203e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002042:	0112      	lsls	r2, r2, #4
 8002044:	b2d2      	uxtb	r2, r2
 8002046:	440b      	add	r3, r1
 8002048:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800204c:	e00a      	b.n	8002064 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	b2da      	uxtb	r2, r3
 8002052:	4908      	ldr	r1, [pc, #32]	@ (8002074 <__NVIC_SetPriority+0x50>)
 8002054:	79fb      	ldrb	r3, [r7, #7]
 8002056:	f003 030f 	and.w	r3, r3, #15
 800205a:	3b04      	subs	r3, #4
 800205c:	0112      	lsls	r2, r2, #4
 800205e:	b2d2      	uxtb	r2, r2
 8002060:	440b      	add	r3, r1
 8002062:	761a      	strb	r2, [r3, #24]
}
 8002064:	bf00      	nop
 8002066:	370c      	adds	r7, #12
 8002068:	46bd      	mov	sp, r7
 800206a:	bc80      	pop	{r7}
 800206c:	4770      	bx	lr
 800206e:	bf00      	nop
 8002070:	e000e100 	.word	0xe000e100
 8002074:	e000ed00 	.word	0xe000ed00

08002078 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002078:	b480      	push	{r7}
 800207a:	b089      	sub	sp, #36	@ 0x24
 800207c:	af00      	add	r7, sp, #0
 800207e:	60f8      	str	r0, [r7, #12]
 8002080:	60b9      	str	r1, [r7, #8]
 8002082:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	f003 0307 	and.w	r3, r3, #7
 800208a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800208c:	69fb      	ldr	r3, [r7, #28]
 800208e:	f1c3 0307 	rsb	r3, r3, #7
 8002092:	2b04      	cmp	r3, #4
 8002094:	bf28      	it	cs
 8002096:	2304      	movcs	r3, #4
 8002098:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800209a:	69fb      	ldr	r3, [r7, #28]
 800209c:	3304      	adds	r3, #4
 800209e:	2b06      	cmp	r3, #6
 80020a0:	d902      	bls.n	80020a8 <NVIC_EncodePriority+0x30>
 80020a2:	69fb      	ldr	r3, [r7, #28]
 80020a4:	3b03      	subs	r3, #3
 80020a6:	e000      	b.n	80020aa <NVIC_EncodePriority+0x32>
 80020a8:	2300      	movs	r3, #0
 80020aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020ac:	f04f 32ff 	mov.w	r2, #4294967295
 80020b0:	69bb      	ldr	r3, [r7, #24]
 80020b2:	fa02 f303 	lsl.w	r3, r2, r3
 80020b6:	43da      	mvns	r2, r3
 80020b8:	68bb      	ldr	r3, [r7, #8]
 80020ba:	401a      	ands	r2, r3
 80020bc:	697b      	ldr	r3, [r7, #20]
 80020be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80020c0:	f04f 31ff 	mov.w	r1, #4294967295
 80020c4:	697b      	ldr	r3, [r7, #20]
 80020c6:	fa01 f303 	lsl.w	r3, r1, r3
 80020ca:	43d9      	mvns	r1, r3
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020d0:	4313      	orrs	r3, r2
         );
}
 80020d2:	4618      	mov	r0, r3
 80020d4:	3724      	adds	r7, #36	@ 0x24
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bc80      	pop	{r7}
 80020da:	4770      	bx	lr

080020dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b082      	sub	sp, #8
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	3b01      	subs	r3, #1
 80020e8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80020ec:	d301      	bcc.n	80020f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80020ee:	2301      	movs	r3, #1
 80020f0:	e00f      	b.n	8002112 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020f2:	4a0a      	ldr	r2, [pc, #40]	@ (800211c <SysTick_Config+0x40>)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	3b01      	subs	r3, #1
 80020f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80020fa:	210f      	movs	r1, #15
 80020fc:	f04f 30ff 	mov.w	r0, #4294967295
 8002100:	f7ff ff90 	bl	8002024 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002104:	4b05      	ldr	r3, [pc, #20]	@ (800211c <SysTick_Config+0x40>)
 8002106:	2200      	movs	r2, #0
 8002108:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800210a:	4b04      	ldr	r3, [pc, #16]	@ (800211c <SysTick_Config+0x40>)
 800210c:	2207      	movs	r2, #7
 800210e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002110:	2300      	movs	r3, #0
}
 8002112:	4618      	mov	r0, r3
 8002114:	3708      	adds	r7, #8
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}
 800211a:	bf00      	nop
 800211c:	e000e010 	.word	0xe000e010

08002120 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b082      	sub	sp, #8
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002128:	6878      	ldr	r0, [r7, #4]
 800212a:	f7ff ff2d 	bl	8001f88 <__NVIC_SetPriorityGrouping>
}
 800212e:	bf00      	nop
 8002130:	3708      	adds	r7, #8
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}

08002136 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002136:	b580      	push	{r7, lr}
 8002138:	b086      	sub	sp, #24
 800213a:	af00      	add	r7, sp, #0
 800213c:	4603      	mov	r3, r0
 800213e:	60b9      	str	r1, [r7, #8]
 8002140:	607a      	str	r2, [r7, #4]
 8002142:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002144:	2300      	movs	r3, #0
 8002146:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002148:	f7ff ff42 	bl	8001fd0 <__NVIC_GetPriorityGrouping>
 800214c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800214e:	687a      	ldr	r2, [r7, #4]
 8002150:	68b9      	ldr	r1, [r7, #8]
 8002152:	6978      	ldr	r0, [r7, #20]
 8002154:	f7ff ff90 	bl	8002078 <NVIC_EncodePriority>
 8002158:	4602      	mov	r2, r0
 800215a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800215e:	4611      	mov	r1, r2
 8002160:	4618      	mov	r0, r3
 8002162:	f7ff ff5f 	bl	8002024 <__NVIC_SetPriority>
}
 8002166:	bf00      	nop
 8002168:	3718      	adds	r7, #24
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}

0800216e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800216e:	b580      	push	{r7, lr}
 8002170:	b082      	sub	sp, #8
 8002172:	af00      	add	r7, sp, #0
 8002174:	4603      	mov	r3, r0
 8002176:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002178:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800217c:	4618      	mov	r0, r3
 800217e:	f7ff ff35 	bl	8001fec <__NVIC_EnableIRQ>
}
 8002182:	bf00      	nop
 8002184:	3708      	adds	r7, #8
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}

0800218a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800218a:	b580      	push	{r7, lr}
 800218c:	b082      	sub	sp, #8
 800218e:	af00      	add	r7, sp, #0
 8002190:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002192:	6878      	ldr	r0, [r7, #4]
 8002194:	f7ff ffa2 	bl	80020dc <SysTick_Config>
 8002198:	4603      	mov	r3, r0
}
 800219a:	4618      	mov	r0, r3
 800219c:	3708      	adds	r7, #8
 800219e:	46bd      	mov	sp, r7
 80021a0:	bd80      	pop	{r7, pc}

080021a2 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80021a2:	b480      	push	{r7}
 80021a4:	b085      	sub	sp, #20
 80021a6:	af00      	add	r7, sp, #0
 80021a8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80021aa:	2300      	movs	r3, #0
 80021ac:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80021b4:	b2db      	uxtb	r3, r3
 80021b6:	2b02      	cmp	r3, #2
 80021b8:	d008      	beq.n	80021cc <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2204      	movs	r2, #4
 80021be:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	2200      	movs	r2, #0
 80021c4:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80021c8:	2301      	movs	r3, #1
 80021ca:	e020      	b.n	800220e <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	681a      	ldr	r2, [r3, #0]
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f022 020e 	bic.w	r2, r2, #14
 80021da:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	681a      	ldr	r2, [r3, #0]
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f022 0201 	bic.w	r2, r2, #1
 80021ea:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021f4:	2101      	movs	r1, #1
 80021f6:	fa01 f202 	lsl.w	r2, r1, r2
 80021fa:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2201      	movs	r2, #1
 8002200:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2200      	movs	r2, #0
 8002208:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800220c:	7bfb      	ldrb	r3, [r7, #15]
}
 800220e:	4618      	mov	r0, r3
 8002210:	3714      	adds	r7, #20
 8002212:	46bd      	mov	sp, r7
 8002214:	bc80      	pop	{r7}
 8002216:	4770      	bx	lr

08002218 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002218:	b580      	push	{r7, lr}
 800221a:	b084      	sub	sp, #16
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002220:	2300      	movs	r3, #0
 8002222:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800222a:	b2db      	uxtb	r3, r3
 800222c:	2b02      	cmp	r3, #2
 800222e:	d005      	beq.n	800223c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2204      	movs	r2, #4
 8002234:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002236:	2301      	movs	r3, #1
 8002238:	73fb      	strb	r3, [r7, #15]
 800223a:	e0d6      	b.n	80023ea <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	681a      	ldr	r2, [r3, #0]
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f022 020e 	bic.w	r2, r2, #14
 800224a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	681a      	ldr	r2, [r3, #0]
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f022 0201 	bic.w	r2, r2, #1
 800225a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	461a      	mov	r2, r3
 8002262:	4b64      	ldr	r3, [pc, #400]	@ (80023f4 <HAL_DMA_Abort_IT+0x1dc>)
 8002264:	429a      	cmp	r2, r3
 8002266:	d958      	bls.n	800231a <HAL_DMA_Abort_IT+0x102>
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4a62      	ldr	r2, [pc, #392]	@ (80023f8 <HAL_DMA_Abort_IT+0x1e0>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d04f      	beq.n	8002312 <HAL_DMA_Abort_IT+0xfa>
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	4a61      	ldr	r2, [pc, #388]	@ (80023fc <HAL_DMA_Abort_IT+0x1e4>)
 8002278:	4293      	cmp	r3, r2
 800227a:	d048      	beq.n	800230e <HAL_DMA_Abort_IT+0xf6>
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4a5f      	ldr	r2, [pc, #380]	@ (8002400 <HAL_DMA_Abort_IT+0x1e8>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d040      	beq.n	8002308 <HAL_DMA_Abort_IT+0xf0>
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	4a5e      	ldr	r2, [pc, #376]	@ (8002404 <HAL_DMA_Abort_IT+0x1ec>)
 800228c:	4293      	cmp	r3, r2
 800228e:	d038      	beq.n	8002302 <HAL_DMA_Abort_IT+0xea>
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	4a5c      	ldr	r2, [pc, #368]	@ (8002408 <HAL_DMA_Abort_IT+0x1f0>)
 8002296:	4293      	cmp	r3, r2
 8002298:	d030      	beq.n	80022fc <HAL_DMA_Abort_IT+0xe4>
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	4a5b      	ldr	r2, [pc, #364]	@ (800240c <HAL_DMA_Abort_IT+0x1f4>)
 80022a0:	4293      	cmp	r3, r2
 80022a2:	d028      	beq.n	80022f6 <HAL_DMA_Abort_IT+0xde>
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a52      	ldr	r2, [pc, #328]	@ (80023f4 <HAL_DMA_Abort_IT+0x1dc>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d020      	beq.n	80022f0 <HAL_DMA_Abort_IT+0xd8>
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4a57      	ldr	r2, [pc, #348]	@ (8002410 <HAL_DMA_Abort_IT+0x1f8>)
 80022b4:	4293      	cmp	r3, r2
 80022b6:	d019      	beq.n	80022ec <HAL_DMA_Abort_IT+0xd4>
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	4a55      	ldr	r2, [pc, #340]	@ (8002414 <HAL_DMA_Abort_IT+0x1fc>)
 80022be:	4293      	cmp	r3, r2
 80022c0:	d012      	beq.n	80022e8 <HAL_DMA_Abort_IT+0xd0>
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	4a54      	ldr	r2, [pc, #336]	@ (8002418 <HAL_DMA_Abort_IT+0x200>)
 80022c8:	4293      	cmp	r3, r2
 80022ca:	d00a      	beq.n	80022e2 <HAL_DMA_Abort_IT+0xca>
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4a52      	ldr	r2, [pc, #328]	@ (800241c <HAL_DMA_Abort_IT+0x204>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d102      	bne.n	80022dc <HAL_DMA_Abort_IT+0xc4>
 80022d6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80022da:	e01b      	b.n	8002314 <HAL_DMA_Abort_IT+0xfc>
 80022dc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80022e0:	e018      	b.n	8002314 <HAL_DMA_Abort_IT+0xfc>
 80022e2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80022e6:	e015      	b.n	8002314 <HAL_DMA_Abort_IT+0xfc>
 80022e8:	2310      	movs	r3, #16
 80022ea:	e013      	b.n	8002314 <HAL_DMA_Abort_IT+0xfc>
 80022ec:	2301      	movs	r3, #1
 80022ee:	e011      	b.n	8002314 <HAL_DMA_Abort_IT+0xfc>
 80022f0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80022f4:	e00e      	b.n	8002314 <HAL_DMA_Abort_IT+0xfc>
 80022f6:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80022fa:	e00b      	b.n	8002314 <HAL_DMA_Abort_IT+0xfc>
 80022fc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002300:	e008      	b.n	8002314 <HAL_DMA_Abort_IT+0xfc>
 8002302:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002306:	e005      	b.n	8002314 <HAL_DMA_Abort_IT+0xfc>
 8002308:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800230c:	e002      	b.n	8002314 <HAL_DMA_Abort_IT+0xfc>
 800230e:	2310      	movs	r3, #16
 8002310:	e000      	b.n	8002314 <HAL_DMA_Abort_IT+0xfc>
 8002312:	2301      	movs	r3, #1
 8002314:	4a42      	ldr	r2, [pc, #264]	@ (8002420 <HAL_DMA_Abort_IT+0x208>)
 8002316:	6053      	str	r3, [r2, #4]
 8002318:	e057      	b.n	80023ca <HAL_DMA_Abort_IT+0x1b2>
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	4a36      	ldr	r2, [pc, #216]	@ (80023f8 <HAL_DMA_Abort_IT+0x1e0>)
 8002320:	4293      	cmp	r3, r2
 8002322:	d04f      	beq.n	80023c4 <HAL_DMA_Abort_IT+0x1ac>
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	4a34      	ldr	r2, [pc, #208]	@ (80023fc <HAL_DMA_Abort_IT+0x1e4>)
 800232a:	4293      	cmp	r3, r2
 800232c:	d048      	beq.n	80023c0 <HAL_DMA_Abort_IT+0x1a8>
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	4a33      	ldr	r2, [pc, #204]	@ (8002400 <HAL_DMA_Abort_IT+0x1e8>)
 8002334:	4293      	cmp	r3, r2
 8002336:	d040      	beq.n	80023ba <HAL_DMA_Abort_IT+0x1a2>
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4a31      	ldr	r2, [pc, #196]	@ (8002404 <HAL_DMA_Abort_IT+0x1ec>)
 800233e:	4293      	cmp	r3, r2
 8002340:	d038      	beq.n	80023b4 <HAL_DMA_Abort_IT+0x19c>
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	4a30      	ldr	r2, [pc, #192]	@ (8002408 <HAL_DMA_Abort_IT+0x1f0>)
 8002348:	4293      	cmp	r3, r2
 800234a:	d030      	beq.n	80023ae <HAL_DMA_Abort_IT+0x196>
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4a2e      	ldr	r2, [pc, #184]	@ (800240c <HAL_DMA_Abort_IT+0x1f4>)
 8002352:	4293      	cmp	r3, r2
 8002354:	d028      	beq.n	80023a8 <HAL_DMA_Abort_IT+0x190>
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	4a26      	ldr	r2, [pc, #152]	@ (80023f4 <HAL_DMA_Abort_IT+0x1dc>)
 800235c:	4293      	cmp	r3, r2
 800235e:	d020      	beq.n	80023a2 <HAL_DMA_Abort_IT+0x18a>
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4a2a      	ldr	r2, [pc, #168]	@ (8002410 <HAL_DMA_Abort_IT+0x1f8>)
 8002366:	4293      	cmp	r3, r2
 8002368:	d019      	beq.n	800239e <HAL_DMA_Abort_IT+0x186>
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	4a29      	ldr	r2, [pc, #164]	@ (8002414 <HAL_DMA_Abort_IT+0x1fc>)
 8002370:	4293      	cmp	r3, r2
 8002372:	d012      	beq.n	800239a <HAL_DMA_Abort_IT+0x182>
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	4a27      	ldr	r2, [pc, #156]	@ (8002418 <HAL_DMA_Abort_IT+0x200>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d00a      	beq.n	8002394 <HAL_DMA_Abort_IT+0x17c>
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	4a26      	ldr	r2, [pc, #152]	@ (800241c <HAL_DMA_Abort_IT+0x204>)
 8002384:	4293      	cmp	r3, r2
 8002386:	d102      	bne.n	800238e <HAL_DMA_Abort_IT+0x176>
 8002388:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800238c:	e01b      	b.n	80023c6 <HAL_DMA_Abort_IT+0x1ae>
 800238e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002392:	e018      	b.n	80023c6 <HAL_DMA_Abort_IT+0x1ae>
 8002394:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002398:	e015      	b.n	80023c6 <HAL_DMA_Abort_IT+0x1ae>
 800239a:	2310      	movs	r3, #16
 800239c:	e013      	b.n	80023c6 <HAL_DMA_Abort_IT+0x1ae>
 800239e:	2301      	movs	r3, #1
 80023a0:	e011      	b.n	80023c6 <HAL_DMA_Abort_IT+0x1ae>
 80023a2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80023a6:	e00e      	b.n	80023c6 <HAL_DMA_Abort_IT+0x1ae>
 80023a8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80023ac:	e00b      	b.n	80023c6 <HAL_DMA_Abort_IT+0x1ae>
 80023ae:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80023b2:	e008      	b.n	80023c6 <HAL_DMA_Abort_IT+0x1ae>
 80023b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80023b8:	e005      	b.n	80023c6 <HAL_DMA_Abort_IT+0x1ae>
 80023ba:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80023be:	e002      	b.n	80023c6 <HAL_DMA_Abort_IT+0x1ae>
 80023c0:	2310      	movs	r3, #16
 80023c2:	e000      	b.n	80023c6 <HAL_DMA_Abort_IT+0x1ae>
 80023c4:	2301      	movs	r3, #1
 80023c6:	4a17      	ldr	r2, [pc, #92]	@ (8002424 <HAL_DMA_Abort_IT+0x20c>)
 80023c8:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	2201      	movs	r2, #1
 80023ce:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2200      	movs	r2, #0
 80023d6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d003      	beq.n	80023ea <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80023e6:	6878      	ldr	r0, [r7, #4]
 80023e8:	4798      	blx	r3
    } 
  }
  return status;
 80023ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80023ec:	4618      	mov	r0, r3
 80023ee:	3710      	adds	r7, #16
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bd80      	pop	{r7, pc}
 80023f4:	40020080 	.word	0x40020080
 80023f8:	40020008 	.word	0x40020008
 80023fc:	4002001c 	.word	0x4002001c
 8002400:	40020030 	.word	0x40020030
 8002404:	40020044 	.word	0x40020044
 8002408:	40020058 	.word	0x40020058
 800240c:	4002006c 	.word	0x4002006c
 8002410:	40020408 	.word	0x40020408
 8002414:	4002041c 	.word	0x4002041c
 8002418:	40020430 	.word	0x40020430
 800241c:	40020444 	.word	0x40020444
 8002420:	40020400 	.word	0x40020400
 8002424:	40020000 	.word	0x40020000

08002428 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002428:	b480      	push	{r7}
 800242a:	b08b      	sub	sp, #44	@ 0x2c
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
 8002430:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002432:	2300      	movs	r3, #0
 8002434:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002436:	2300      	movs	r3, #0
 8002438:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800243a:	e179      	b.n	8002730 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800243c:	2201      	movs	r2, #1
 800243e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002440:	fa02 f303 	lsl.w	r3, r2, r3
 8002444:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	69fa      	ldr	r2, [r7, #28]
 800244c:	4013      	ands	r3, r2
 800244e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002450:	69ba      	ldr	r2, [r7, #24]
 8002452:	69fb      	ldr	r3, [r7, #28]
 8002454:	429a      	cmp	r2, r3
 8002456:	f040 8168 	bne.w	800272a <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	4a96      	ldr	r2, [pc, #600]	@ (80026b8 <HAL_GPIO_Init+0x290>)
 8002460:	4293      	cmp	r3, r2
 8002462:	d05e      	beq.n	8002522 <HAL_GPIO_Init+0xfa>
 8002464:	4a94      	ldr	r2, [pc, #592]	@ (80026b8 <HAL_GPIO_Init+0x290>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d875      	bhi.n	8002556 <HAL_GPIO_Init+0x12e>
 800246a:	4a94      	ldr	r2, [pc, #592]	@ (80026bc <HAL_GPIO_Init+0x294>)
 800246c:	4293      	cmp	r3, r2
 800246e:	d058      	beq.n	8002522 <HAL_GPIO_Init+0xfa>
 8002470:	4a92      	ldr	r2, [pc, #584]	@ (80026bc <HAL_GPIO_Init+0x294>)
 8002472:	4293      	cmp	r3, r2
 8002474:	d86f      	bhi.n	8002556 <HAL_GPIO_Init+0x12e>
 8002476:	4a92      	ldr	r2, [pc, #584]	@ (80026c0 <HAL_GPIO_Init+0x298>)
 8002478:	4293      	cmp	r3, r2
 800247a:	d052      	beq.n	8002522 <HAL_GPIO_Init+0xfa>
 800247c:	4a90      	ldr	r2, [pc, #576]	@ (80026c0 <HAL_GPIO_Init+0x298>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d869      	bhi.n	8002556 <HAL_GPIO_Init+0x12e>
 8002482:	4a90      	ldr	r2, [pc, #576]	@ (80026c4 <HAL_GPIO_Init+0x29c>)
 8002484:	4293      	cmp	r3, r2
 8002486:	d04c      	beq.n	8002522 <HAL_GPIO_Init+0xfa>
 8002488:	4a8e      	ldr	r2, [pc, #568]	@ (80026c4 <HAL_GPIO_Init+0x29c>)
 800248a:	4293      	cmp	r3, r2
 800248c:	d863      	bhi.n	8002556 <HAL_GPIO_Init+0x12e>
 800248e:	4a8e      	ldr	r2, [pc, #568]	@ (80026c8 <HAL_GPIO_Init+0x2a0>)
 8002490:	4293      	cmp	r3, r2
 8002492:	d046      	beq.n	8002522 <HAL_GPIO_Init+0xfa>
 8002494:	4a8c      	ldr	r2, [pc, #560]	@ (80026c8 <HAL_GPIO_Init+0x2a0>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d85d      	bhi.n	8002556 <HAL_GPIO_Init+0x12e>
 800249a:	2b12      	cmp	r3, #18
 800249c:	d82a      	bhi.n	80024f4 <HAL_GPIO_Init+0xcc>
 800249e:	2b12      	cmp	r3, #18
 80024a0:	d859      	bhi.n	8002556 <HAL_GPIO_Init+0x12e>
 80024a2:	a201      	add	r2, pc, #4	@ (adr r2, 80024a8 <HAL_GPIO_Init+0x80>)
 80024a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024a8:	08002523 	.word	0x08002523
 80024ac:	080024fd 	.word	0x080024fd
 80024b0:	0800250f 	.word	0x0800250f
 80024b4:	08002551 	.word	0x08002551
 80024b8:	08002557 	.word	0x08002557
 80024bc:	08002557 	.word	0x08002557
 80024c0:	08002557 	.word	0x08002557
 80024c4:	08002557 	.word	0x08002557
 80024c8:	08002557 	.word	0x08002557
 80024cc:	08002557 	.word	0x08002557
 80024d0:	08002557 	.word	0x08002557
 80024d4:	08002557 	.word	0x08002557
 80024d8:	08002557 	.word	0x08002557
 80024dc:	08002557 	.word	0x08002557
 80024e0:	08002557 	.word	0x08002557
 80024e4:	08002557 	.word	0x08002557
 80024e8:	08002557 	.word	0x08002557
 80024ec:	08002505 	.word	0x08002505
 80024f0:	08002519 	.word	0x08002519
 80024f4:	4a75      	ldr	r2, [pc, #468]	@ (80026cc <HAL_GPIO_Init+0x2a4>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d013      	beq.n	8002522 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80024fa:	e02c      	b.n	8002556 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	68db      	ldr	r3, [r3, #12]
 8002500:	623b      	str	r3, [r7, #32]
          break;
 8002502:	e029      	b.n	8002558 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	68db      	ldr	r3, [r3, #12]
 8002508:	3304      	adds	r3, #4
 800250a:	623b      	str	r3, [r7, #32]
          break;
 800250c:	e024      	b.n	8002558 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	68db      	ldr	r3, [r3, #12]
 8002512:	3308      	adds	r3, #8
 8002514:	623b      	str	r3, [r7, #32]
          break;
 8002516:	e01f      	b.n	8002558 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	68db      	ldr	r3, [r3, #12]
 800251c:	330c      	adds	r3, #12
 800251e:	623b      	str	r3, [r7, #32]
          break;
 8002520:	e01a      	b.n	8002558 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	689b      	ldr	r3, [r3, #8]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d102      	bne.n	8002530 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800252a:	2304      	movs	r3, #4
 800252c:	623b      	str	r3, [r7, #32]
          break;
 800252e:	e013      	b.n	8002558 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	689b      	ldr	r3, [r3, #8]
 8002534:	2b01      	cmp	r3, #1
 8002536:	d105      	bne.n	8002544 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002538:	2308      	movs	r3, #8
 800253a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	69fa      	ldr	r2, [r7, #28]
 8002540:	611a      	str	r2, [r3, #16]
          break;
 8002542:	e009      	b.n	8002558 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002544:	2308      	movs	r3, #8
 8002546:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	69fa      	ldr	r2, [r7, #28]
 800254c:	615a      	str	r2, [r3, #20]
          break;
 800254e:	e003      	b.n	8002558 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002550:	2300      	movs	r3, #0
 8002552:	623b      	str	r3, [r7, #32]
          break;
 8002554:	e000      	b.n	8002558 <HAL_GPIO_Init+0x130>
          break;
 8002556:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002558:	69bb      	ldr	r3, [r7, #24]
 800255a:	2bff      	cmp	r3, #255	@ 0xff
 800255c:	d801      	bhi.n	8002562 <HAL_GPIO_Init+0x13a>
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	e001      	b.n	8002566 <HAL_GPIO_Init+0x13e>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	3304      	adds	r3, #4
 8002566:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002568:	69bb      	ldr	r3, [r7, #24]
 800256a:	2bff      	cmp	r3, #255	@ 0xff
 800256c:	d802      	bhi.n	8002574 <HAL_GPIO_Init+0x14c>
 800256e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002570:	009b      	lsls	r3, r3, #2
 8002572:	e002      	b.n	800257a <HAL_GPIO_Init+0x152>
 8002574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002576:	3b08      	subs	r3, #8
 8002578:	009b      	lsls	r3, r3, #2
 800257a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800257c:	697b      	ldr	r3, [r7, #20]
 800257e:	681a      	ldr	r2, [r3, #0]
 8002580:	210f      	movs	r1, #15
 8002582:	693b      	ldr	r3, [r7, #16]
 8002584:	fa01 f303 	lsl.w	r3, r1, r3
 8002588:	43db      	mvns	r3, r3
 800258a:	401a      	ands	r2, r3
 800258c:	6a39      	ldr	r1, [r7, #32]
 800258e:	693b      	ldr	r3, [r7, #16]
 8002590:	fa01 f303 	lsl.w	r3, r1, r3
 8002594:	431a      	orrs	r2, r3
 8002596:	697b      	ldr	r3, [r7, #20]
 8002598:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	f000 80c1 	beq.w	800272a <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80025a8:	4b49      	ldr	r3, [pc, #292]	@ (80026d0 <HAL_GPIO_Init+0x2a8>)
 80025aa:	699b      	ldr	r3, [r3, #24]
 80025ac:	4a48      	ldr	r2, [pc, #288]	@ (80026d0 <HAL_GPIO_Init+0x2a8>)
 80025ae:	f043 0301 	orr.w	r3, r3, #1
 80025b2:	6193      	str	r3, [r2, #24]
 80025b4:	4b46      	ldr	r3, [pc, #280]	@ (80026d0 <HAL_GPIO_Init+0x2a8>)
 80025b6:	699b      	ldr	r3, [r3, #24]
 80025b8:	f003 0301 	and.w	r3, r3, #1
 80025bc:	60bb      	str	r3, [r7, #8]
 80025be:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80025c0:	4a44      	ldr	r2, [pc, #272]	@ (80026d4 <HAL_GPIO_Init+0x2ac>)
 80025c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025c4:	089b      	lsrs	r3, r3, #2
 80025c6:	3302      	adds	r3, #2
 80025c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025cc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80025ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025d0:	f003 0303 	and.w	r3, r3, #3
 80025d4:	009b      	lsls	r3, r3, #2
 80025d6:	220f      	movs	r2, #15
 80025d8:	fa02 f303 	lsl.w	r3, r2, r3
 80025dc:	43db      	mvns	r3, r3
 80025de:	68fa      	ldr	r2, [r7, #12]
 80025e0:	4013      	ands	r3, r2
 80025e2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	4a3c      	ldr	r2, [pc, #240]	@ (80026d8 <HAL_GPIO_Init+0x2b0>)
 80025e8:	4293      	cmp	r3, r2
 80025ea:	d01f      	beq.n	800262c <HAL_GPIO_Init+0x204>
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	4a3b      	ldr	r2, [pc, #236]	@ (80026dc <HAL_GPIO_Init+0x2b4>)
 80025f0:	4293      	cmp	r3, r2
 80025f2:	d019      	beq.n	8002628 <HAL_GPIO_Init+0x200>
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	4a3a      	ldr	r2, [pc, #232]	@ (80026e0 <HAL_GPIO_Init+0x2b8>)
 80025f8:	4293      	cmp	r3, r2
 80025fa:	d013      	beq.n	8002624 <HAL_GPIO_Init+0x1fc>
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	4a39      	ldr	r2, [pc, #228]	@ (80026e4 <HAL_GPIO_Init+0x2bc>)
 8002600:	4293      	cmp	r3, r2
 8002602:	d00d      	beq.n	8002620 <HAL_GPIO_Init+0x1f8>
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	4a38      	ldr	r2, [pc, #224]	@ (80026e8 <HAL_GPIO_Init+0x2c0>)
 8002608:	4293      	cmp	r3, r2
 800260a:	d007      	beq.n	800261c <HAL_GPIO_Init+0x1f4>
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	4a37      	ldr	r2, [pc, #220]	@ (80026ec <HAL_GPIO_Init+0x2c4>)
 8002610:	4293      	cmp	r3, r2
 8002612:	d101      	bne.n	8002618 <HAL_GPIO_Init+0x1f0>
 8002614:	2305      	movs	r3, #5
 8002616:	e00a      	b.n	800262e <HAL_GPIO_Init+0x206>
 8002618:	2306      	movs	r3, #6
 800261a:	e008      	b.n	800262e <HAL_GPIO_Init+0x206>
 800261c:	2304      	movs	r3, #4
 800261e:	e006      	b.n	800262e <HAL_GPIO_Init+0x206>
 8002620:	2303      	movs	r3, #3
 8002622:	e004      	b.n	800262e <HAL_GPIO_Init+0x206>
 8002624:	2302      	movs	r3, #2
 8002626:	e002      	b.n	800262e <HAL_GPIO_Init+0x206>
 8002628:	2301      	movs	r3, #1
 800262a:	e000      	b.n	800262e <HAL_GPIO_Init+0x206>
 800262c:	2300      	movs	r3, #0
 800262e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002630:	f002 0203 	and.w	r2, r2, #3
 8002634:	0092      	lsls	r2, r2, #2
 8002636:	4093      	lsls	r3, r2
 8002638:	68fa      	ldr	r2, [r7, #12]
 800263a:	4313      	orrs	r3, r2
 800263c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800263e:	4925      	ldr	r1, [pc, #148]	@ (80026d4 <HAL_GPIO_Init+0x2ac>)
 8002640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002642:	089b      	lsrs	r3, r3, #2
 8002644:	3302      	adds	r3, #2
 8002646:	68fa      	ldr	r2, [r7, #12]
 8002648:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002654:	2b00      	cmp	r3, #0
 8002656:	d006      	beq.n	8002666 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002658:	4b25      	ldr	r3, [pc, #148]	@ (80026f0 <HAL_GPIO_Init+0x2c8>)
 800265a:	689a      	ldr	r2, [r3, #8]
 800265c:	4924      	ldr	r1, [pc, #144]	@ (80026f0 <HAL_GPIO_Init+0x2c8>)
 800265e:	69bb      	ldr	r3, [r7, #24]
 8002660:	4313      	orrs	r3, r2
 8002662:	608b      	str	r3, [r1, #8]
 8002664:	e006      	b.n	8002674 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002666:	4b22      	ldr	r3, [pc, #136]	@ (80026f0 <HAL_GPIO_Init+0x2c8>)
 8002668:	689a      	ldr	r2, [r3, #8]
 800266a:	69bb      	ldr	r3, [r7, #24]
 800266c:	43db      	mvns	r3, r3
 800266e:	4920      	ldr	r1, [pc, #128]	@ (80026f0 <HAL_GPIO_Init+0x2c8>)
 8002670:	4013      	ands	r3, r2
 8002672:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	685b      	ldr	r3, [r3, #4]
 8002678:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800267c:	2b00      	cmp	r3, #0
 800267e:	d006      	beq.n	800268e <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002680:	4b1b      	ldr	r3, [pc, #108]	@ (80026f0 <HAL_GPIO_Init+0x2c8>)
 8002682:	68da      	ldr	r2, [r3, #12]
 8002684:	491a      	ldr	r1, [pc, #104]	@ (80026f0 <HAL_GPIO_Init+0x2c8>)
 8002686:	69bb      	ldr	r3, [r7, #24]
 8002688:	4313      	orrs	r3, r2
 800268a:	60cb      	str	r3, [r1, #12]
 800268c:	e006      	b.n	800269c <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800268e:	4b18      	ldr	r3, [pc, #96]	@ (80026f0 <HAL_GPIO_Init+0x2c8>)
 8002690:	68da      	ldr	r2, [r3, #12]
 8002692:	69bb      	ldr	r3, [r7, #24]
 8002694:	43db      	mvns	r3, r3
 8002696:	4916      	ldr	r1, [pc, #88]	@ (80026f0 <HAL_GPIO_Init+0x2c8>)
 8002698:	4013      	ands	r3, r2
 800269a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d025      	beq.n	80026f4 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80026a8:	4b11      	ldr	r3, [pc, #68]	@ (80026f0 <HAL_GPIO_Init+0x2c8>)
 80026aa:	685a      	ldr	r2, [r3, #4]
 80026ac:	4910      	ldr	r1, [pc, #64]	@ (80026f0 <HAL_GPIO_Init+0x2c8>)
 80026ae:	69bb      	ldr	r3, [r7, #24]
 80026b0:	4313      	orrs	r3, r2
 80026b2:	604b      	str	r3, [r1, #4]
 80026b4:	e025      	b.n	8002702 <HAL_GPIO_Init+0x2da>
 80026b6:	bf00      	nop
 80026b8:	10320000 	.word	0x10320000
 80026bc:	10310000 	.word	0x10310000
 80026c0:	10220000 	.word	0x10220000
 80026c4:	10210000 	.word	0x10210000
 80026c8:	10120000 	.word	0x10120000
 80026cc:	10110000 	.word	0x10110000
 80026d0:	40021000 	.word	0x40021000
 80026d4:	40010000 	.word	0x40010000
 80026d8:	40010800 	.word	0x40010800
 80026dc:	40010c00 	.word	0x40010c00
 80026e0:	40011000 	.word	0x40011000
 80026e4:	40011400 	.word	0x40011400
 80026e8:	40011800 	.word	0x40011800
 80026ec:	40011c00 	.word	0x40011c00
 80026f0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80026f4:	4b15      	ldr	r3, [pc, #84]	@ (800274c <HAL_GPIO_Init+0x324>)
 80026f6:	685a      	ldr	r2, [r3, #4]
 80026f8:	69bb      	ldr	r3, [r7, #24]
 80026fa:	43db      	mvns	r3, r3
 80026fc:	4913      	ldr	r1, [pc, #76]	@ (800274c <HAL_GPIO_Init+0x324>)
 80026fe:	4013      	ands	r3, r2
 8002700:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	685b      	ldr	r3, [r3, #4]
 8002706:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800270a:	2b00      	cmp	r3, #0
 800270c:	d006      	beq.n	800271c <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800270e:	4b0f      	ldr	r3, [pc, #60]	@ (800274c <HAL_GPIO_Init+0x324>)
 8002710:	681a      	ldr	r2, [r3, #0]
 8002712:	490e      	ldr	r1, [pc, #56]	@ (800274c <HAL_GPIO_Init+0x324>)
 8002714:	69bb      	ldr	r3, [r7, #24]
 8002716:	4313      	orrs	r3, r2
 8002718:	600b      	str	r3, [r1, #0]
 800271a:	e006      	b.n	800272a <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800271c:	4b0b      	ldr	r3, [pc, #44]	@ (800274c <HAL_GPIO_Init+0x324>)
 800271e:	681a      	ldr	r2, [r3, #0]
 8002720:	69bb      	ldr	r3, [r7, #24]
 8002722:	43db      	mvns	r3, r3
 8002724:	4909      	ldr	r1, [pc, #36]	@ (800274c <HAL_GPIO_Init+0x324>)
 8002726:	4013      	ands	r3, r2
 8002728:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800272a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800272c:	3301      	adds	r3, #1
 800272e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	681a      	ldr	r2, [r3, #0]
 8002734:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002736:	fa22 f303 	lsr.w	r3, r2, r3
 800273a:	2b00      	cmp	r3, #0
 800273c:	f47f ae7e 	bne.w	800243c <HAL_GPIO_Init+0x14>
  }
}
 8002740:	bf00      	nop
 8002742:	bf00      	nop
 8002744:	372c      	adds	r7, #44	@ 0x2c
 8002746:	46bd      	mov	sp, r7
 8002748:	bc80      	pop	{r7}
 800274a:	4770      	bx	lr
 800274c:	40010400 	.word	0x40010400

08002750 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002750:	b480      	push	{r7}
 8002752:	b085      	sub	sp, #20
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
 8002758:	460b      	mov	r3, r1
 800275a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	689a      	ldr	r2, [r3, #8]
 8002760:	887b      	ldrh	r3, [r7, #2]
 8002762:	4013      	ands	r3, r2
 8002764:	2b00      	cmp	r3, #0
 8002766:	d002      	beq.n	800276e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002768:	2301      	movs	r3, #1
 800276a:	73fb      	strb	r3, [r7, #15]
 800276c:	e001      	b.n	8002772 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800276e:	2300      	movs	r3, #0
 8002770:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002772:	7bfb      	ldrb	r3, [r7, #15]
}
 8002774:	4618      	mov	r0, r3
 8002776:	3714      	adds	r7, #20
 8002778:	46bd      	mov	sp, r7
 800277a:	bc80      	pop	{r7}
 800277c:	4770      	bx	lr

0800277e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800277e:	b480      	push	{r7}
 8002780:	b083      	sub	sp, #12
 8002782:	af00      	add	r7, sp, #0
 8002784:	6078      	str	r0, [r7, #4]
 8002786:	460b      	mov	r3, r1
 8002788:	807b      	strh	r3, [r7, #2]
 800278a:	4613      	mov	r3, r2
 800278c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800278e:	787b      	ldrb	r3, [r7, #1]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d003      	beq.n	800279c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002794:	887a      	ldrh	r2, [r7, #2]
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800279a:	e003      	b.n	80027a4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800279c:	887b      	ldrh	r3, [r7, #2]
 800279e:	041a      	lsls	r2, r3, #16
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	611a      	str	r2, [r3, #16]
}
 80027a4:	bf00      	nop
 80027a6:	370c      	adds	r7, #12
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bc80      	pop	{r7}
 80027ac:	4770      	bx	lr
	...

080027b0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b086      	sub	sp, #24
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d101      	bne.n	80027c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80027be:	2301      	movs	r3, #1
 80027c0:	e272      	b.n	8002ca8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f003 0301 	and.w	r3, r3, #1
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	f000 8087 	beq.w	80028de <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80027d0:	4b92      	ldr	r3, [pc, #584]	@ (8002a1c <HAL_RCC_OscConfig+0x26c>)
 80027d2:	685b      	ldr	r3, [r3, #4]
 80027d4:	f003 030c 	and.w	r3, r3, #12
 80027d8:	2b04      	cmp	r3, #4
 80027da:	d00c      	beq.n	80027f6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80027dc:	4b8f      	ldr	r3, [pc, #572]	@ (8002a1c <HAL_RCC_OscConfig+0x26c>)
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	f003 030c 	and.w	r3, r3, #12
 80027e4:	2b08      	cmp	r3, #8
 80027e6:	d112      	bne.n	800280e <HAL_RCC_OscConfig+0x5e>
 80027e8:	4b8c      	ldr	r3, [pc, #560]	@ (8002a1c <HAL_RCC_OscConfig+0x26c>)
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80027f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027f4:	d10b      	bne.n	800280e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027f6:	4b89      	ldr	r3, [pc, #548]	@ (8002a1c <HAL_RCC_OscConfig+0x26c>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d06c      	beq.n	80028dc <HAL_RCC_OscConfig+0x12c>
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	2b00      	cmp	r3, #0
 8002808:	d168      	bne.n	80028dc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800280a:	2301      	movs	r3, #1
 800280c:	e24c      	b.n	8002ca8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002816:	d106      	bne.n	8002826 <HAL_RCC_OscConfig+0x76>
 8002818:	4b80      	ldr	r3, [pc, #512]	@ (8002a1c <HAL_RCC_OscConfig+0x26c>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a7f      	ldr	r2, [pc, #508]	@ (8002a1c <HAL_RCC_OscConfig+0x26c>)
 800281e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002822:	6013      	str	r3, [r2, #0]
 8002824:	e02e      	b.n	8002884 <HAL_RCC_OscConfig+0xd4>
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d10c      	bne.n	8002848 <HAL_RCC_OscConfig+0x98>
 800282e:	4b7b      	ldr	r3, [pc, #492]	@ (8002a1c <HAL_RCC_OscConfig+0x26c>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4a7a      	ldr	r2, [pc, #488]	@ (8002a1c <HAL_RCC_OscConfig+0x26c>)
 8002834:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002838:	6013      	str	r3, [r2, #0]
 800283a:	4b78      	ldr	r3, [pc, #480]	@ (8002a1c <HAL_RCC_OscConfig+0x26c>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4a77      	ldr	r2, [pc, #476]	@ (8002a1c <HAL_RCC_OscConfig+0x26c>)
 8002840:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002844:	6013      	str	r3, [r2, #0]
 8002846:	e01d      	b.n	8002884 <HAL_RCC_OscConfig+0xd4>
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002850:	d10c      	bne.n	800286c <HAL_RCC_OscConfig+0xbc>
 8002852:	4b72      	ldr	r3, [pc, #456]	@ (8002a1c <HAL_RCC_OscConfig+0x26c>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4a71      	ldr	r2, [pc, #452]	@ (8002a1c <HAL_RCC_OscConfig+0x26c>)
 8002858:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800285c:	6013      	str	r3, [r2, #0]
 800285e:	4b6f      	ldr	r3, [pc, #444]	@ (8002a1c <HAL_RCC_OscConfig+0x26c>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	4a6e      	ldr	r2, [pc, #440]	@ (8002a1c <HAL_RCC_OscConfig+0x26c>)
 8002864:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002868:	6013      	str	r3, [r2, #0]
 800286a:	e00b      	b.n	8002884 <HAL_RCC_OscConfig+0xd4>
 800286c:	4b6b      	ldr	r3, [pc, #428]	@ (8002a1c <HAL_RCC_OscConfig+0x26c>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a6a      	ldr	r2, [pc, #424]	@ (8002a1c <HAL_RCC_OscConfig+0x26c>)
 8002872:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002876:	6013      	str	r3, [r2, #0]
 8002878:	4b68      	ldr	r3, [pc, #416]	@ (8002a1c <HAL_RCC_OscConfig+0x26c>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4a67      	ldr	r2, [pc, #412]	@ (8002a1c <HAL_RCC_OscConfig+0x26c>)
 800287e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002882:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	2b00      	cmp	r3, #0
 800288a:	d013      	beq.n	80028b4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800288c:	f7ff fb4e 	bl	8001f2c <HAL_GetTick>
 8002890:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002892:	e008      	b.n	80028a6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002894:	f7ff fb4a 	bl	8001f2c <HAL_GetTick>
 8002898:	4602      	mov	r2, r0
 800289a:	693b      	ldr	r3, [r7, #16]
 800289c:	1ad3      	subs	r3, r2, r3
 800289e:	2b64      	cmp	r3, #100	@ 0x64
 80028a0:	d901      	bls.n	80028a6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80028a2:	2303      	movs	r3, #3
 80028a4:	e200      	b.n	8002ca8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028a6:	4b5d      	ldr	r3, [pc, #372]	@ (8002a1c <HAL_RCC_OscConfig+0x26c>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d0f0      	beq.n	8002894 <HAL_RCC_OscConfig+0xe4>
 80028b2:	e014      	b.n	80028de <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028b4:	f7ff fb3a 	bl	8001f2c <HAL_GetTick>
 80028b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028ba:	e008      	b.n	80028ce <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028bc:	f7ff fb36 	bl	8001f2c <HAL_GetTick>
 80028c0:	4602      	mov	r2, r0
 80028c2:	693b      	ldr	r3, [r7, #16]
 80028c4:	1ad3      	subs	r3, r2, r3
 80028c6:	2b64      	cmp	r3, #100	@ 0x64
 80028c8:	d901      	bls.n	80028ce <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80028ca:	2303      	movs	r3, #3
 80028cc:	e1ec      	b.n	8002ca8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028ce:	4b53      	ldr	r3, [pc, #332]	@ (8002a1c <HAL_RCC_OscConfig+0x26c>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d1f0      	bne.n	80028bc <HAL_RCC_OscConfig+0x10c>
 80028da:	e000      	b.n	80028de <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f003 0302 	and.w	r3, r3, #2
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d063      	beq.n	80029b2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80028ea:	4b4c      	ldr	r3, [pc, #304]	@ (8002a1c <HAL_RCC_OscConfig+0x26c>)
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	f003 030c 	and.w	r3, r3, #12
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d00b      	beq.n	800290e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80028f6:	4b49      	ldr	r3, [pc, #292]	@ (8002a1c <HAL_RCC_OscConfig+0x26c>)
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	f003 030c 	and.w	r3, r3, #12
 80028fe:	2b08      	cmp	r3, #8
 8002900:	d11c      	bne.n	800293c <HAL_RCC_OscConfig+0x18c>
 8002902:	4b46      	ldr	r3, [pc, #280]	@ (8002a1c <HAL_RCC_OscConfig+0x26c>)
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800290a:	2b00      	cmp	r3, #0
 800290c:	d116      	bne.n	800293c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800290e:	4b43      	ldr	r3, [pc, #268]	@ (8002a1c <HAL_RCC_OscConfig+0x26c>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f003 0302 	and.w	r3, r3, #2
 8002916:	2b00      	cmp	r3, #0
 8002918:	d005      	beq.n	8002926 <HAL_RCC_OscConfig+0x176>
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	691b      	ldr	r3, [r3, #16]
 800291e:	2b01      	cmp	r3, #1
 8002920:	d001      	beq.n	8002926 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002922:	2301      	movs	r3, #1
 8002924:	e1c0      	b.n	8002ca8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002926:	4b3d      	ldr	r3, [pc, #244]	@ (8002a1c <HAL_RCC_OscConfig+0x26c>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	695b      	ldr	r3, [r3, #20]
 8002932:	00db      	lsls	r3, r3, #3
 8002934:	4939      	ldr	r1, [pc, #228]	@ (8002a1c <HAL_RCC_OscConfig+0x26c>)
 8002936:	4313      	orrs	r3, r2
 8002938:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800293a:	e03a      	b.n	80029b2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	691b      	ldr	r3, [r3, #16]
 8002940:	2b00      	cmp	r3, #0
 8002942:	d020      	beq.n	8002986 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002944:	4b36      	ldr	r3, [pc, #216]	@ (8002a20 <HAL_RCC_OscConfig+0x270>)
 8002946:	2201      	movs	r2, #1
 8002948:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800294a:	f7ff faef 	bl	8001f2c <HAL_GetTick>
 800294e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002950:	e008      	b.n	8002964 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002952:	f7ff faeb 	bl	8001f2c <HAL_GetTick>
 8002956:	4602      	mov	r2, r0
 8002958:	693b      	ldr	r3, [r7, #16]
 800295a:	1ad3      	subs	r3, r2, r3
 800295c:	2b02      	cmp	r3, #2
 800295e:	d901      	bls.n	8002964 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002960:	2303      	movs	r3, #3
 8002962:	e1a1      	b.n	8002ca8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002964:	4b2d      	ldr	r3, [pc, #180]	@ (8002a1c <HAL_RCC_OscConfig+0x26c>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f003 0302 	and.w	r3, r3, #2
 800296c:	2b00      	cmp	r3, #0
 800296e:	d0f0      	beq.n	8002952 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002970:	4b2a      	ldr	r3, [pc, #168]	@ (8002a1c <HAL_RCC_OscConfig+0x26c>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	695b      	ldr	r3, [r3, #20]
 800297c:	00db      	lsls	r3, r3, #3
 800297e:	4927      	ldr	r1, [pc, #156]	@ (8002a1c <HAL_RCC_OscConfig+0x26c>)
 8002980:	4313      	orrs	r3, r2
 8002982:	600b      	str	r3, [r1, #0]
 8002984:	e015      	b.n	80029b2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002986:	4b26      	ldr	r3, [pc, #152]	@ (8002a20 <HAL_RCC_OscConfig+0x270>)
 8002988:	2200      	movs	r2, #0
 800298a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800298c:	f7ff face 	bl	8001f2c <HAL_GetTick>
 8002990:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002992:	e008      	b.n	80029a6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002994:	f7ff faca 	bl	8001f2c <HAL_GetTick>
 8002998:	4602      	mov	r2, r0
 800299a:	693b      	ldr	r3, [r7, #16]
 800299c:	1ad3      	subs	r3, r2, r3
 800299e:	2b02      	cmp	r3, #2
 80029a0:	d901      	bls.n	80029a6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80029a2:	2303      	movs	r3, #3
 80029a4:	e180      	b.n	8002ca8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029a6:	4b1d      	ldr	r3, [pc, #116]	@ (8002a1c <HAL_RCC_OscConfig+0x26c>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f003 0302 	and.w	r3, r3, #2
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d1f0      	bne.n	8002994 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f003 0308 	and.w	r3, r3, #8
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d03a      	beq.n	8002a34 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	699b      	ldr	r3, [r3, #24]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d019      	beq.n	80029fa <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029c6:	4b17      	ldr	r3, [pc, #92]	@ (8002a24 <HAL_RCC_OscConfig+0x274>)
 80029c8:	2201      	movs	r2, #1
 80029ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029cc:	f7ff faae 	bl	8001f2c <HAL_GetTick>
 80029d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029d2:	e008      	b.n	80029e6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029d4:	f7ff faaa 	bl	8001f2c <HAL_GetTick>
 80029d8:	4602      	mov	r2, r0
 80029da:	693b      	ldr	r3, [r7, #16]
 80029dc:	1ad3      	subs	r3, r2, r3
 80029de:	2b02      	cmp	r3, #2
 80029e0:	d901      	bls.n	80029e6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80029e2:	2303      	movs	r3, #3
 80029e4:	e160      	b.n	8002ca8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029e6:	4b0d      	ldr	r3, [pc, #52]	@ (8002a1c <HAL_RCC_OscConfig+0x26c>)
 80029e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029ea:	f003 0302 	and.w	r3, r3, #2
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d0f0      	beq.n	80029d4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80029f2:	2001      	movs	r0, #1
 80029f4:	f000 face 	bl	8002f94 <RCC_Delay>
 80029f8:	e01c      	b.n	8002a34 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80029fa:	4b0a      	ldr	r3, [pc, #40]	@ (8002a24 <HAL_RCC_OscConfig+0x274>)
 80029fc:	2200      	movs	r2, #0
 80029fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a00:	f7ff fa94 	bl	8001f2c <HAL_GetTick>
 8002a04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a06:	e00f      	b.n	8002a28 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a08:	f7ff fa90 	bl	8001f2c <HAL_GetTick>
 8002a0c:	4602      	mov	r2, r0
 8002a0e:	693b      	ldr	r3, [r7, #16]
 8002a10:	1ad3      	subs	r3, r2, r3
 8002a12:	2b02      	cmp	r3, #2
 8002a14:	d908      	bls.n	8002a28 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002a16:	2303      	movs	r3, #3
 8002a18:	e146      	b.n	8002ca8 <HAL_RCC_OscConfig+0x4f8>
 8002a1a:	bf00      	nop
 8002a1c:	40021000 	.word	0x40021000
 8002a20:	42420000 	.word	0x42420000
 8002a24:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a28:	4b92      	ldr	r3, [pc, #584]	@ (8002c74 <HAL_RCC_OscConfig+0x4c4>)
 8002a2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a2c:	f003 0302 	and.w	r3, r3, #2
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d1e9      	bne.n	8002a08 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f003 0304 	and.w	r3, r3, #4
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	f000 80a6 	beq.w	8002b8e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a42:	2300      	movs	r3, #0
 8002a44:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a46:	4b8b      	ldr	r3, [pc, #556]	@ (8002c74 <HAL_RCC_OscConfig+0x4c4>)
 8002a48:	69db      	ldr	r3, [r3, #28]
 8002a4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d10d      	bne.n	8002a6e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a52:	4b88      	ldr	r3, [pc, #544]	@ (8002c74 <HAL_RCC_OscConfig+0x4c4>)
 8002a54:	69db      	ldr	r3, [r3, #28]
 8002a56:	4a87      	ldr	r2, [pc, #540]	@ (8002c74 <HAL_RCC_OscConfig+0x4c4>)
 8002a58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a5c:	61d3      	str	r3, [r2, #28]
 8002a5e:	4b85      	ldr	r3, [pc, #532]	@ (8002c74 <HAL_RCC_OscConfig+0x4c4>)
 8002a60:	69db      	ldr	r3, [r3, #28]
 8002a62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a66:	60bb      	str	r3, [r7, #8]
 8002a68:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a6e:	4b82      	ldr	r3, [pc, #520]	@ (8002c78 <HAL_RCC_OscConfig+0x4c8>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d118      	bne.n	8002aac <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a7a:	4b7f      	ldr	r3, [pc, #508]	@ (8002c78 <HAL_RCC_OscConfig+0x4c8>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	4a7e      	ldr	r2, [pc, #504]	@ (8002c78 <HAL_RCC_OscConfig+0x4c8>)
 8002a80:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a84:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a86:	f7ff fa51 	bl	8001f2c <HAL_GetTick>
 8002a8a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a8c:	e008      	b.n	8002aa0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a8e:	f7ff fa4d 	bl	8001f2c <HAL_GetTick>
 8002a92:	4602      	mov	r2, r0
 8002a94:	693b      	ldr	r3, [r7, #16]
 8002a96:	1ad3      	subs	r3, r2, r3
 8002a98:	2b64      	cmp	r3, #100	@ 0x64
 8002a9a:	d901      	bls.n	8002aa0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002a9c:	2303      	movs	r3, #3
 8002a9e:	e103      	b.n	8002ca8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002aa0:	4b75      	ldr	r3, [pc, #468]	@ (8002c78 <HAL_RCC_OscConfig+0x4c8>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d0f0      	beq.n	8002a8e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	68db      	ldr	r3, [r3, #12]
 8002ab0:	2b01      	cmp	r3, #1
 8002ab2:	d106      	bne.n	8002ac2 <HAL_RCC_OscConfig+0x312>
 8002ab4:	4b6f      	ldr	r3, [pc, #444]	@ (8002c74 <HAL_RCC_OscConfig+0x4c4>)
 8002ab6:	6a1b      	ldr	r3, [r3, #32]
 8002ab8:	4a6e      	ldr	r2, [pc, #440]	@ (8002c74 <HAL_RCC_OscConfig+0x4c4>)
 8002aba:	f043 0301 	orr.w	r3, r3, #1
 8002abe:	6213      	str	r3, [r2, #32]
 8002ac0:	e02d      	b.n	8002b1e <HAL_RCC_OscConfig+0x36e>
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	68db      	ldr	r3, [r3, #12]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d10c      	bne.n	8002ae4 <HAL_RCC_OscConfig+0x334>
 8002aca:	4b6a      	ldr	r3, [pc, #424]	@ (8002c74 <HAL_RCC_OscConfig+0x4c4>)
 8002acc:	6a1b      	ldr	r3, [r3, #32]
 8002ace:	4a69      	ldr	r2, [pc, #420]	@ (8002c74 <HAL_RCC_OscConfig+0x4c4>)
 8002ad0:	f023 0301 	bic.w	r3, r3, #1
 8002ad4:	6213      	str	r3, [r2, #32]
 8002ad6:	4b67      	ldr	r3, [pc, #412]	@ (8002c74 <HAL_RCC_OscConfig+0x4c4>)
 8002ad8:	6a1b      	ldr	r3, [r3, #32]
 8002ada:	4a66      	ldr	r2, [pc, #408]	@ (8002c74 <HAL_RCC_OscConfig+0x4c4>)
 8002adc:	f023 0304 	bic.w	r3, r3, #4
 8002ae0:	6213      	str	r3, [r2, #32]
 8002ae2:	e01c      	b.n	8002b1e <HAL_RCC_OscConfig+0x36e>
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	68db      	ldr	r3, [r3, #12]
 8002ae8:	2b05      	cmp	r3, #5
 8002aea:	d10c      	bne.n	8002b06 <HAL_RCC_OscConfig+0x356>
 8002aec:	4b61      	ldr	r3, [pc, #388]	@ (8002c74 <HAL_RCC_OscConfig+0x4c4>)
 8002aee:	6a1b      	ldr	r3, [r3, #32]
 8002af0:	4a60      	ldr	r2, [pc, #384]	@ (8002c74 <HAL_RCC_OscConfig+0x4c4>)
 8002af2:	f043 0304 	orr.w	r3, r3, #4
 8002af6:	6213      	str	r3, [r2, #32]
 8002af8:	4b5e      	ldr	r3, [pc, #376]	@ (8002c74 <HAL_RCC_OscConfig+0x4c4>)
 8002afa:	6a1b      	ldr	r3, [r3, #32]
 8002afc:	4a5d      	ldr	r2, [pc, #372]	@ (8002c74 <HAL_RCC_OscConfig+0x4c4>)
 8002afe:	f043 0301 	orr.w	r3, r3, #1
 8002b02:	6213      	str	r3, [r2, #32]
 8002b04:	e00b      	b.n	8002b1e <HAL_RCC_OscConfig+0x36e>
 8002b06:	4b5b      	ldr	r3, [pc, #364]	@ (8002c74 <HAL_RCC_OscConfig+0x4c4>)
 8002b08:	6a1b      	ldr	r3, [r3, #32]
 8002b0a:	4a5a      	ldr	r2, [pc, #360]	@ (8002c74 <HAL_RCC_OscConfig+0x4c4>)
 8002b0c:	f023 0301 	bic.w	r3, r3, #1
 8002b10:	6213      	str	r3, [r2, #32]
 8002b12:	4b58      	ldr	r3, [pc, #352]	@ (8002c74 <HAL_RCC_OscConfig+0x4c4>)
 8002b14:	6a1b      	ldr	r3, [r3, #32]
 8002b16:	4a57      	ldr	r2, [pc, #348]	@ (8002c74 <HAL_RCC_OscConfig+0x4c4>)
 8002b18:	f023 0304 	bic.w	r3, r3, #4
 8002b1c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	68db      	ldr	r3, [r3, #12]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d015      	beq.n	8002b52 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b26:	f7ff fa01 	bl	8001f2c <HAL_GetTick>
 8002b2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b2c:	e00a      	b.n	8002b44 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b2e:	f7ff f9fd 	bl	8001f2c <HAL_GetTick>
 8002b32:	4602      	mov	r2, r0
 8002b34:	693b      	ldr	r3, [r7, #16]
 8002b36:	1ad3      	subs	r3, r2, r3
 8002b38:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b3c:	4293      	cmp	r3, r2
 8002b3e:	d901      	bls.n	8002b44 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002b40:	2303      	movs	r3, #3
 8002b42:	e0b1      	b.n	8002ca8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b44:	4b4b      	ldr	r3, [pc, #300]	@ (8002c74 <HAL_RCC_OscConfig+0x4c4>)
 8002b46:	6a1b      	ldr	r3, [r3, #32]
 8002b48:	f003 0302 	and.w	r3, r3, #2
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d0ee      	beq.n	8002b2e <HAL_RCC_OscConfig+0x37e>
 8002b50:	e014      	b.n	8002b7c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b52:	f7ff f9eb 	bl	8001f2c <HAL_GetTick>
 8002b56:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b58:	e00a      	b.n	8002b70 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b5a:	f7ff f9e7 	bl	8001f2c <HAL_GetTick>
 8002b5e:	4602      	mov	r2, r0
 8002b60:	693b      	ldr	r3, [r7, #16]
 8002b62:	1ad3      	subs	r3, r2, r3
 8002b64:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d901      	bls.n	8002b70 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002b6c:	2303      	movs	r3, #3
 8002b6e:	e09b      	b.n	8002ca8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b70:	4b40      	ldr	r3, [pc, #256]	@ (8002c74 <HAL_RCC_OscConfig+0x4c4>)
 8002b72:	6a1b      	ldr	r3, [r3, #32]
 8002b74:	f003 0302 	and.w	r3, r3, #2
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d1ee      	bne.n	8002b5a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002b7c:	7dfb      	ldrb	r3, [r7, #23]
 8002b7e:	2b01      	cmp	r3, #1
 8002b80:	d105      	bne.n	8002b8e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b82:	4b3c      	ldr	r3, [pc, #240]	@ (8002c74 <HAL_RCC_OscConfig+0x4c4>)
 8002b84:	69db      	ldr	r3, [r3, #28]
 8002b86:	4a3b      	ldr	r2, [pc, #236]	@ (8002c74 <HAL_RCC_OscConfig+0x4c4>)
 8002b88:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b8c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	69db      	ldr	r3, [r3, #28]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	f000 8087 	beq.w	8002ca6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002b98:	4b36      	ldr	r3, [pc, #216]	@ (8002c74 <HAL_RCC_OscConfig+0x4c4>)
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	f003 030c 	and.w	r3, r3, #12
 8002ba0:	2b08      	cmp	r3, #8
 8002ba2:	d061      	beq.n	8002c68 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	69db      	ldr	r3, [r3, #28]
 8002ba8:	2b02      	cmp	r3, #2
 8002baa:	d146      	bne.n	8002c3a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bac:	4b33      	ldr	r3, [pc, #204]	@ (8002c7c <HAL_RCC_OscConfig+0x4cc>)
 8002bae:	2200      	movs	r2, #0
 8002bb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bb2:	f7ff f9bb 	bl	8001f2c <HAL_GetTick>
 8002bb6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002bb8:	e008      	b.n	8002bcc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bba:	f7ff f9b7 	bl	8001f2c <HAL_GetTick>
 8002bbe:	4602      	mov	r2, r0
 8002bc0:	693b      	ldr	r3, [r7, #16]
 8002bc2:	1ad3      	subs	r3, r2, r3
 8002bc4:	2b02      	cmp	r3, #2
 8002bc6:	d901      	bls.n	8002bcc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002bc8:	2303      	movs	r3, #3
 8002bca:	e06d      	b.n	8002ca8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002bcc:	4b29      	ldr	r3, [pc, #164]	@ (8002c74 <HAL_RCC_OscConfig+0x4c4>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d1f0      	bne.n	8002bba <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6a1b      	ldr	r3, [r3, #32]
 8002bdc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002be0:	d108      	bne.n	8002bf4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002be2:	4b24      	ldr	r3, [pc, #144]	@ (8002c74 <HAL_RCC_OscConfig+0x4c4>)
 8002be4:	685b      	ldr	r3, [r3, #4]
 8002be6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	689b      	ldr	r3, [r3, #8]
 8002bee:	4921      	ldr	r1, [pc, #132]	@ (8002c74 <HAL_RCC_OscConfig+0x4c4>)
 8002bf0:	4313      	orrs	r3, r2
 8002bf2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002bf4:	4b1f      	ldr	r3, [pc, #124]	@ (8002c74 <HAL_RCC_OscConfig+0x4c4>)
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6a19      	ldr	r1, [r3, #32]
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c04:	430b      	orrs	r3, r1
 8002c06:	491b      	ldr	r1, [pc, #108]	@ (8002c74 <HAL_RCC_OscConfig+0x4c4>)
 8002c08:	4313      	orrs	r3, r2
 8002c0a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c0c:	4b1b      	ldr	r3, [pc, #108]	@ (8002c7c <HAL_RCC_OscConfig+0x4cc>)
 8002c0e:	2201      	movs	r2, #1
 8002c10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c12:	f7ff f98b 	bl	8001f2c <HAL_GetTick>
 8002c16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c18:	e008      	b.n	8002c2c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c1a:	f7ff f987 	bl	8001f2c <HAL_GetTick>
 8002c1e:	4602      	mov	r2, r0
 8002c20:	693b      	ldr	r3, [r7, #16]
 8002c22:	1ad3      	subs	r3, r2, r3
 8002c24:	2b02      	cmp	r3, #2
 8002c26:	d901      	bls.n	8002c2c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002c28:	2303      	movs	r3, #3
 8002c2a:	e03d      	b.n	8002ca8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c2c:	4b11      	ldr	r3, [pc, #68]	@ (8002c74 <HAL_RCC_OscConfig+0x4c4>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d0f0      	beq.n	8002c1a <HAL_RCC_OscConfig+0x46a>
 8002c38:	e035      	b.n	8002ca6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c3a:	4b10      	ldr	r3, [pc, #64]	@ (8002c7c <HAL_RCC_OscConfig+0x4cc>)
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c40:	f7ff f974 	bl	8001f2c <HAL_GetTick>
 8002c44:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c46:	e008      	b.n	8002c5a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c48:	f7ff f970 	bl	8001f2c <HAL_GetTick>
 8002c4c:	4602      	mov	r2, r0
 8002c4e:	693b      	ldr	r3, [r7, #16]
 8002c50:	1ad3      	subs	r3, r2, r3
 8002c52:	2b02      	cmp	r3, #2
 8002c54:	d901      	bls.n	8002c5a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002c56:	2303      	movs	r3, #3
 8002c58:	e026      	b.n	8002ca8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c5a:	4b06      	ldr	r3, [pc, #24]	@ (8002c74 <HAL_RCC_OscConfig+0x4c4>)
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d1f0      	bne.n	8002c48 <HAL_RCC_OscConfig+0x498>
 8002c66:	e01e      	b.n	8002ca6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	69db      	ldr	r3, [r3, #28]
 8002c6c:	2b01      	cmp	r3, #1
 8002c6e:	d107      	bne.n	8002c80 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002c70:	2301      	movs	r3, #1
 8002c72:	e019      	b.n	8002ca8 <HAL_RCC_OscConfig+0x4f8>
 8002c74:	40021000 	.word	0x40021000
 8002c78:	40007000 	.word	0x40007000
 8002c7c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002c80:	4b0b      	ldr	r3, [pc, #44]	@ (8002cb0 <HAL_RCC_OscConfig+0x500>)
 8002c82:	685b      	ldr	r3, [r3, #4]
 8002c84:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6a1b      	ldr	r3, [r3, #32]
 8002c90:	429a      	cmp	r2, r3
 8002c92:	d106      	bne.n	8002ca2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c9e:	429a      	cmp	r2, r3
 8002ca0:	d001      	beq.n	8002ca6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	e000      	b.n	8002ca8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002ca6:	2300      	movs	r3, #0
}
 8002ca8:	4618      	mov	r0, r3
 8002caa:	3718      	adds	r7, #24
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bd80      	pop	{r7, pc}
 8002cb0:	40021000 	.word	0x40021000

08002cb4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b084      	sub	sp, #16
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
 8002cbc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d101      	bne.n	8002cc8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	e0d0      	b.n	8002e6a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002cc8:	4b6a      	ldr	r3, [pc, #424]	@ (8002e74 <HAL_RCC_ClockConfig+0x1c0>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f003 0307 	and.w	r3, r3, #7
 8002cd0:	683a      	ldr	r2, [r7, #0]
 8002cd2:	429a      	cmp	r2, r3
 8002cd4:	d910      	bls.n	8002cf8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cd6:	4b67      	ldr	r3, [pc, #412]	@ (8002e74 <HAL_RCC_ClockConfig+0x1c0>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f023 0207 	bic.w	r2, r3, #7
 8002cde:	4965      	ldr	r1, [pc, #404]	@ (8002e74 <HAL_RCC_ClockConfig+0x1c0>)
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	4313      	orrs	r3, r2
 8002ce4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ce6:	4b63      	ldr	r3, [pc, #396]	@ (8002e74 <HAL_RCC_ClockConfig+0x1c0>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f003 0307 	and.w	r3, r3, #7
 8002cee:	683a      	ldr	r2, [r7, #0]
 8002cf0:	429a      	cmp	r2, r3
 8002cf2:	d001      	beq.n	8002cf8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002cf4:	2301      	movs	r3, #1
 8002cf6:	e0b8      	b.n	8002e6a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f003 0302 	and.w	r3, r3, #2
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d020      	beq.n	8002d46 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f003 0304 	and.w	r3, r3, #4
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d005      	beq.n	8002d1c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d10:	4b59      	ldr	r3, [pc, #356]	@ (8002e78 <HAL_RCC_ClockConfig+0x1c4>)
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	4a58      	ldr	r2, [pc, #352]	@ (8002e78 <HAL_RCC_ClockConfig+0x1c4>)
 8002d16:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002d1a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f003 0308 	and.w	r3, r3, #8
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d005      	beq.n	8002d34 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002d28:	4b53      	ldr	r3, [pc, #332]	@ (8002e78 <HAL_RCC_ClockConfig+0x1c4>)
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	4a52      	ldr	r2, [pc, #328]	@ (8002e78 <HAL_RCC_ClockConfig+0x1c4>)
 8002d2e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002d32:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d34:	4b50      	ldr	r3, [pc, #320]	@ (8002e78 <HAL_RCC_ClockConfig+0x1c4>)
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	689b      	ldr	r3, [r3, #8]
 8002d40:	494d      	ldr	r1, [pc, #308]	@ (8002e78 <HAL_RCC_ClockConfig+0x1c4>)
 8002d42:	4313      	orrs	r3, r2
 8002d44:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f003 0301 	and.w	r3, r3, #1
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d040      	beq.n	8002dd4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	685b      	ldr	r3, [r3, #4]
 8002d56:	2b01      	cmp	r3, #1
 8002d58:	d107      	bne.n	8002d6a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d5a:	4b47      	ldr	r3, [pc, #284]	@ (8002e78 <HAL_RCC_ClockConfig+0x1c4>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d115      	bne.n	8002d92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d66:	2301      	movs	r3, #1
 8002d68:	e07f      	b.n	8002e6a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	2b02      	cmp	r3, #2
 8002d70:	d107      	bne.n	8002d82 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d72:	4b41      	ldr	r3, [pc, #260]	@ (8002e78 <HAL_RCC_ClockConfig+0x1c4>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d109      	bne.n	8002d92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d7e:	2301      	movs	r3, #1
 8002d80:	e073      	b.n	8002e6a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d82:	4b3d      	ldr	r3, [pc, #244]	@ (8002e78 <HAL_RCC_ClockConfig+0x1c4>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f003 0302 	and.w	r3, r3, #2
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d101      	bne.n	8002d92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d8e:	2301      	movs	r3, #1
 8002d90:	e06b      	b.n	8002e6a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d92:	4b39      	ldr	r3, [pc, #228]	@ (8002e78 <HAL_RCC_ClockConfig+0x1c4>)
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	f023 0203 	bic.w	r2, r3, #3
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	4936      	ldr	r1, [pc, #216]	@ (8002e78 <HAL_RCC_ClockConfig+0x1c4>)
 8002da0:	4313      	orrs	r3, r2
 8002da2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002da4:	f7ff f8c2 	bl	8001f2c <HAL_GetTick>
 8002da8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002daa:	e00a      	b.n	8002dc2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002dac:	f7ff f8be 	bl	8001f2c <HAL_GetTick>
 8002db0:	4602      	mov	r2, r0
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	1ad3      	subs	r3, r2, r3
 8002db6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d901      	bls.n	8002dc2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002dbe:	2303      	movs	r3, #3
 8002dc0:	e053      	b.n	8002e6a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dc2:	4b2d      	ldr	r3, [pc, #180]	@ (8002e78 <HAL_RCC_ClockConfig+0x1c4>)
 8002dc4:	685b      	ldr	r3, [r3, #4]
 8002dc6:	f003 020c 	and.w	r2, r3, #12
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	685b      	ldr	r3, [r3, #4]
 8002dce:	009b      	lsls	r3, r3, #2
 8002dd0:	429a      	cmp	r2, r3
 8002dd2:	d1eb      	bne.n	8002dac <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002dd4:	4b27      	ldr	r3, [pc, #156]	@ (8002e74 <HAL_RCC_ClockConfig+0x1c0>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f003 0307 	and.w	r3, r3, #7
 8002ddc:	683a      	ldr	r2, [r7, #0]
 8002dde:	429a      	cmp	r2, r3
 8002de0:	d210      	bcs.n	8002e04 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002de2:	4b24      	ldr	r3, [pc, #144]	@ (8002e74 <HAL_RCC_ClockConfig+0x1c0>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f023 0207 	bic.w	r2, r3, #7
 8002dea:	4922      	ldr	r1, [pc, #136]	@ (8002e74 <HAL_RCC_ClockConfig+0x1c0>)
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	4313      	orrs	r3, r2
 8002df0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002df2:	4b20      	ldr	r3, [pc, #128]	@ (8002e74 <HAL_RCC_ClockConfig+0x1c0>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f003 0307 	and.w	r3, r3, #7
 8002dfa:	683a      	ldr	r2, [r7, #0]
 8002dfc:	429a      	cmp	r2, r3
 8002dfe:	d001      	beq.n	8002e04 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002e00:	2301      	movs	r3, #1
 8002e02:	e032      	b.n	8002e6a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f003 0304 	and.w	r3, r3, #4
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d008      	beq.n	8002e22 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e10:	4b19      	ldr	r3, [pc, #100]	@ (8002e78 <HAL_RCC_ClockConfig+0x1c4>)
 8002e12:	685b      	ldr	r3, [r3, #4]
 8002e14:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	68db      	ldr	r3, [r3, #12]
 8002e1c:	4916      	ldr	r1, [pc, #88]	@ (8002e78 <HAL_RCC_ClockConfig+0x1c4>)
 8002e1e:	4313      	orrs	r3, r2
 8002e20:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f003 0308 	and.w	r3, r3, #8
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d009      	beq.n	8002e42 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002e2e:	4b12      	ldr	r3, [pc, #72]	@ (8002e78 <HAL_RCC_ClockConfig+0x1c4>)
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	691b      	ldr	r3, [r3, #16]
 8002e3a:	00db      	lsls	r3, r3, #3
 8002e3c:	490e      	ldr	r1, [pc, #56]	@ (8002e78 <HAL_RCC_ClockConfig+0x1c4>)
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002e42:	f000 f821 	bl	8002e88 <HAL_RCC_GetSysClockFreq>
 8002e46:	4602      	mov	r2, r0
 8002e48:	4b0b      	ldr	r3, [pc, #44]	@ (8002e78 <HAL_RCC_ClockConfig+0x1c4>)
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	091b      	lsrs	r3, r3, #4
 8002e4e:	f003 030f 	and.w	r3, r3, #15
 8002e52:	490a      	ldr	r1, [pc, #40]	@ (8002e7c <HAL_RCC_ClockConfig+0x1c8>)
 8002e54:	5ccb      	ldrb	r3, [r1, r3]
 8002e56:	fa22 f303 	lsr.w	r3, r2, r3
 8002e5a:	4a09      	ldr	r2, [pc, #36]	@ (8002e80 <HAL_RCC_ClockConfig+0x1cc>)
 8002e5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002e5e:	4b09      	ldr	r3, [pc, #36]	@ (8002e84 <HAL_RCC_ClockConfig+0x1d0>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	4618      	mov	r0, r3
 8002e64:	f7ff f820 	bl	8001ea8 <HAL_InitTick>

  return HAL_OK;
 8002e68:	2300      	movs	r3, #0
}
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	3710      	adds	r7, #16
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	bd80      	pop	{r7, pc}
 8002e72:	bf00      	nop
 8002e74:	40022000 	.word	0x40022000
 8002e78:	40021000 	.word	0x40021000
 8002e7c:	080053f4 	.word	0x080053f4
 8002e80:	20000000 	.word	0x20000000
 8002e84:	20000004 	.word	0x20000004

08002e88 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b087      	sub	sp, #28
 8002e8c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	60fb      	str	r3, [r7, #12]
 8002e92:	2300      	movs	r3, #0
 8002e94:	60bb      	str	r3, [r7, #8]
 8002e96:	2300      	movs	r3, #0
 8002e98:	617b      	str	r3, [r7, #20]
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002ea2:	4b1e      	ldr	r3, [pc, #120]	@ (8002f1c <HAL_RCC_GetSysClockFreq+0x94>)
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	f003 030c 	and.w	r3, r3, #12
 8002eae:	2b04      	cmp	r3, #4
 8002eb0:	d002      	beq.n	8002eb8 <HAL_RCC_GetSysClockFreq+0x30>
 8002eb2:	2b08      	cmp	r3, #8
 8002eb4:	d003      	beq.n	8002ebe <HAL_RCC_GetSysClockFreq+0x36>
 8002eb6:	e027      	b.n	8002f08 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002eb8:	4b19      	ldr	r3, [pc, #100]	@ (8002f20 <HAL_RCC_GetSysClockFreq+0x98>)
 8002eba:	613b      	str	r3, [r7, #16]
      break;
 8002ebc:	e027      	b.n	8002f0e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	0c9b      	lsrs	r3, r3, #18
 8002ec2:	f003 030f 	and.w	r3, r3, #15
 8002ec6:	4a17      	ldr	r2, [pc, #92]	@ (8002f24 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002ec8:	5cd3      	ldrb	r3, [r2, r3]
 8002eca:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d010      	beq.n	8002ef8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002ed6:	4b11      	ldr	r3, [pc, #68]	@ (8002f1c <HAL_RCC_GetSysClockFreq+0x94>)
 8002ed8:	685b      	ldr	r3, [r3, #4]
 8002eda:	0c5b      	lsrs	r3, r3, #17
 8002edc:	f003 0301 	and.w	r3, r3, #1
 8002ee0:	4a11      	ldr	r2, [pc, #68]	@ (8002f28 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002ee2:	5cd3      	ldrb	r3, [r2, r3]
 8002ee4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	4a0d      	ldr	r2, [pc, #52]	@ (8002f20 <HAL_RCC_GetSysClockFreq+0x98>)
 8002eea:	fb03 f202 	mul.w	r2, r3, r2
 8002eee:	68bb      	ldr	r3, [r7, #8]
 8002ef0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ef4:	617b      	str	r3, [r7, #20]
 8002ef6:	e004      	b.n	8002f02 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	4a0c      	ldr	r2, [pc, #48]	@ (8002f2c <HAL_RCC_GetSysClockFreq+0xa4>)
 8002efc:	fb02 f303 	mul.w	r3, r2, r3
 8002f00:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002f02:	697b      	ldr	r3, [r7, #20]
 8002f04:	613b      	str	r3, [r7, #16]
      break;
 8002f06:	e002      	b.n	8002f0e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002f08:	4b05      	ldr	r3, [pc, #20]	@ (8002f20 <HAL_RCC_GetSysClockFreq+0x98>)
 8002f0a:	613b      	str	r3, [r7, #16]
      break;
 8002f0c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002f0e:	693b      	ldr	r3, [r7, #16]
}
 8002f10:	4618      	mov	r0, r3
 8002f12:	371c      	adds	r7, #28
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bc80      	pop	{r7}
 8002f18:	4770      	bx	lr
 8002f1a:	bf00      	nop
 8002f1c:	40021000 	.word	0x40021000
 8002f20:	007a1200 	.word	0x007a1200
 8002f24:	0800540c 	.word	0x0800540c
 8002f28:	0800541c 	.word	0x0800541c
 8002f2c:	003d0900 	.word	0x003d0900

08002f30 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f30:	b480      	push	{r7}
 8002f32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f34:	4b02      	ldr	r3, [pc, #8]	@ (8002f40 <HAL_RCC_GetHCLKFreq+0x10>)
 8002f36:	681b      	ldr	r3, [r3, #0]
}
 8002f38:	4618      	mov	r0, r3
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bc80      	pop	{r7}
 8002f3e:	4770      	bx	lr
 8002f40:	20000000 	.word	0x20000000

08002f44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002f48:	f7ff fff2 	bl	8002f30 <HAL_RCC_GetHCLKFreq>
 8002f4c:	4602      	mov	r2, r0
 8002f4e:	4b05      	ldr	r3, [pc, #20]	@ (8002f64 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	0a1b      	lsrs	r3, r3, #8
 8002f54:	f003 0307 	and.w	r3, r3, #7
 8002f58:	4903      	ldr	r1, [pc, #12]	@ (8002f68 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f5a:	5ccb      	ldrb	r3, [r1, r3]
 8002f5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f60:	4618      	mov	r0, r3
 8002f62:	bd80      	pop	{r7, pc}
 8002f64:	40021000 	.word	0x40021000
 8002f68:	08005404 	.word	0x08005404

08002f6c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002f70:	f7ff ffde 	bl	8002f30 <HAL_RCC_GetHCLKFreq>
 8002f74:	4602      	mov	r2, r0
 8002f76:	4b05      	ldr	r3, [pc, #20]	@ (8002f8c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002f78:	685b      	ldr	r3, [r3, #4]
 8002f7a:	0adb      	lsrs	r3, r3, #11
 8002f7c:	f003 0307 	and.w	r3, r3, #7
 8002f80:	4903      	ldr	r1, [pc, #12]	@ (8002f90 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002f82:	5ccb      	ldrb	r3, [r1, r3]
 8002f84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f88:	4618      	mov	r0, r3
 8002f8a:	bd80      	pop	{r7, pc}
 8002f8c:	40021000 	.word	0x40021000
 8002f90:	08005404 	.word	0x08005404

08002f94 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002f94:	b480      	push	{r7}
 8002f96:	b085      	sub	sp, #20
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002f9c:	4b0a      	ldr	r3, [pc, #40]	@ (8002fc8 <RCC_Delay+0x34>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	4a0a      	ldr	r2, [pc, #40]	@ (8002fcc <RCC_Delay+0x38>)
 8002fa2:	fba2 2303 	umull	r2, r3, r2, r3
 8002fa6:	0a5b      	lsrs	r3, r3, #9
 8002fa8:	687a      	ldr	r2, [r7, #4]
 8002faa:	fb02 f303 	mul.w	r3, r2, r3
 8002fae:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002fb0:	bf00      	nop
  }
  while (Delay --);
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	1e5a      	subs	r2, r3, #1
 8002fb6:	60fa      	str	r2, [r7, #12]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d1f9      	bne.n	8002fb0 <RCC_Delay+0x1c>
}
 8002fbc:	bf00      	nop
 8002fbe:	bf00      	nop
 8002fc0:	3714      	adds	r7, #20
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bc80      	pop	{r7}
 8002fc6:	4770      	bx	lr
 8002fc8:	20000000 	.word	0x20000000
 8002fcc:	10624dd3 	.word	0x10624dd3

08002fd0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b082      	sub	sp, #8
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d101      	bne.n	8002fe2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002fde:	2301      	movs	r3, #1
 8002fe0:	e041      	b.n	8003066 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002fe8:	b2db      	uxtb	r3, r3
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d106      	bne.n	8002ffc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002ff6:	6878      	ldr	r0, [r7, #4]
 8002ff8:	f7fe fe0c 	bl	8001c14 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2202      	movs	r2, #2
 8003000:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681a      	ldr	r2, [r3, #0]
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	3304      	adds	r3, #4
 800300c:	4619      	mov	r1, r3
 800300e:	4610      	mov	r0, r2
 8003010:	f000 fa6a 	bl	80034e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2201      	movs	r2, #1
 8003018:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2201      	movs	r2, #1
 8003020:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2201      	movs	r2, #1
 8003028:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2201      	movs	r2, #1
 8003030:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2201      	movs	r2, #1
 8003038:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2201      	movs	r2, #1
 8003040:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2201      	movs	r2, #1
 8003048:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2201      	movs	r2, #1
 8003050:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2201      	movs	r2, #1
 8003058:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2201      	movs	r2, #1
 8003060:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003064:	2300      	movs	r3, #0
}
 8003066:	4618      	mov	r0, r3
 8003068:	3708      	adds	r7, #8
 800306a:	46bd      	mov	sp, r7
 800306c:	bd80      	pop	{r7, pc}
	...

08003070 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003070:	b480      	push	{r7}
 8003072:	b085      	sub	sp, #20
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800307e:	b2db      	uxtb	r3, r3
 8003080:	2b01      	cmp	r3, #1
 8003082:	d001      	beq.n	8003088 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003084:	2301      	movs	r3, #1
 8003086:	e044      	b.n	8003112 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2202      	movs	r2, #2
 800308c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	68da      	ldr	r2, [r3, #12]
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f042 0201 	orr.w	r2, r2, #1
 800309e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a1d      	ldr	r2, [pc, #116]	@ (800311c <HAL_TIM_Base_Start_IT+0xac>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d018      	beq.n	80030dc <HAL_TIM_Base_Start_IT+0x6c>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4a1c      	ldr	r2, [pc, #112]	@ (8003120 <HAL_TIM_Base_Start_IT+0xb0>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	d013      	beq.n	80030dc <HAL_TIM_Base_Start_IT+0x6c>
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80030bc:	d00e      	beq.n	80030dc <HAL_TIM_Base_Start_IT+0x6c>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4a18      	ldr	r2, [pc, #96]	@ (8003124 <HAL_TIM_Base_Start_IT+0xb4>)
 80030c4:	4293      	cmp	r3, r2
 80030c6:	d009      	beq.n	80030dc <HAL_TIM_Base_Start_IT+0x6c>
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a16      	ldr	r2, [pc, #88]	@ (8003128 <HAL_TIM_Base_Start_IT+0xb8>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d004      	beq.n	80030dc <HAL_TIM_Base_Start_IT+0x6c>
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4a15      	ldr	r2, [pc, #84]	@ (800312c <HAL_TIM_Base_Start_IT+0xbc>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d111      	bne.n	8003100 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	689b      	ldr	r3, [r3, #8]
 80030e2:	f003 0307 	and.w	r3, r3, #7
 80030e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	2b06      	cmp	r3, #6
 80030ec:	d010      	beq.n	8003110 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	681a      	ldr	r2, [r3, #0]
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f042 0201 	orr.w	r2, r2, #1
 80030fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80030fe:	e007      	b.n	8003110 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	681a      	ldr	r2, [r3, #0]
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f042 0201 	orr.w	r2, r2, #1
 800310e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003110:	2300      	movs	r3, #0
}
 8003112:	4618      	mov	r0, r3
 8003114:	3714      	adds	r7, #20
 8003116:	46bd      	mov	sp, r7
 8003118:	bc80      	pop	{r7}
 800311a:	4770      	bx	lr
 800311c:	40012c00 	.word	0x40012c00
 8003120:	40013400 	.word	0x40013400
 8003124:	40000400 	.word	0x40000400
 8003128:	40000800 	.word	0x40000800
 800312c:	40000c00 	.word	0x40000c00

08003130 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b084      	sub	sp, #16
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	68db      	ldr	r3, [r3, #12]
 800313e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	691b      	ldr	r3, [r3, #16]
 8003146:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003148:	68bb      	ldr	r3, [r7, #8]
 800314a:	f003 0302 	and.w	r3, r3, #2
 800314e:	2b00      	cmp	r3, #0
 8003150:	d020      	beq.n	8003194 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	f003 0302 	and.w	r3, r3, #2
 8003158:	2b00      	cmp	r3, #0
 800315a:	d01b      	beq.n	8003194 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f06f 0202 	mvn.w	r2, #2
 8003164:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2201      	movs	r2, #1
 800316a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	699b      	ldr	r3, [r3, #24]
 8003172:	f003 0303 	and.w	r3, r3, #3
 8003176:	2b00      	cmp	r3, #0
 8003178:	d003      	beq.n	8003182 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800317a:	6878      	ldr	r0, [r7, #4]
 800317c:	f000 f998 	bl	80034b0 <HAL_TIM_IC_CaptureCallback>
 8003180:	e005      	b.n	800318e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003182:	6878      	ldr	r0, [r7, #4]
 8003184:	f000 f98b 	bl	800349e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003188:	6878      	ldr	r0, [r7, #4]
 800318a:	f000 f99a 	bl	80034c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	2200      	movs	r2, #0
 8003192:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003194:	68bb      	ldr	r3, [r7, #8]
 8003196:	f003 0304 	and.w	r3, r3, #4
 800319a:	2b00      	cmp	r3, #0
 800319c:	d020      	beq.n	80031e0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	f003 0304 	and.w	r3, r3, #4
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d01b      	beq.n	80031e0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f06f 0204 	mvn.w	r2, #4
 80031b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2202      	movs	r2, #2
 80031b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	699b      	ldr	r3, [r3, #24]
 80031be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d003      	beq.n	80031ce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80031c6:	6878      	ldr	r0, [r7, #4]
 80031c8:	f000 f972 	bl	80034b0 <HAL_TIM_IC_CaptureCallback>
 80031cc:	e005      	b.n	80031da <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80031ce:	6878      	ldr	r0, [r7, #4]
 80031d0:	f000 f965 	bl	800349e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031d4:	6878      	ldr	r0, [r7, #4]
 80031d6:	f000 f974 	bl	80034c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	2200      	movs	r2, #0
 80031de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80031e0:	68bb      	ldr	r3, [r7, #8]
 80031e2:	f003 0308 	and.w	r3, r3, #8
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d020      	beq.n	800322c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	f003 0308 	and.w	r3, r3, #8
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d01b      	beq.n	800322c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f06f 0208 	mvn.w	r2, #8
 80031fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2204      	movs	r2, #4
 8003202:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	69db      	ldr	r3, [r3, #28]
 800320a:	f003 0303 	and.w	r3, r3, #3
 800320e:	2b00      	cmp	r3, #0
 8003210:	d003      	beq.n	800321a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003212:	6878      	ldr	r0, [r7, #4]
 8003214:	f000 f94c 	bl	80034b0 <HAL_TIM_IC_CaptureCallback>
 8003218:	e005      	b.n	8003226 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800321a:	6878      	ldr	r0, [r7, #4]
 800321c:	f000 f93f 	bl	800349e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003220:	6878      	ldr	r0, [r7, #4]
 8003222:	f000 f94e 	bl	80034c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2200      	movs	r2, #0
 800322a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800322c:	68bb      	ldr	r3, [r7, #8]
 800322e:	f003 0310 	and.w	r3, r3, #16
 8003232:	2b00      	cmp	r3, #0
 8003234:	d020      	beq.n	8003278 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	f003 0310 	and.w	r3, r3, #16
 800323c:	2b00      	cmp	r3, #0
 800323e:	d01b      	beq.n	8003278 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f06f 0210 	mvn.w	r2, #16
 8003248:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	2208      	movs	r2, #8
 800324e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	69db      	ldr	r3, [r3, #28]
 8003256:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800325a:	2b00      	cmp	r3, #0
 800325c:	d003      	beq.n	8003266 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800325e:	6878      	ldr	r0, [r7, #4]
 8003260:	f000 f926 	bl	80034b0 <HAL_TIM_IC_CaptureCallback>
 8003264:	e005      	b.n	8003272 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003266:	6878      	ldr	r0, [r7, #4]
 8003268:	f000 f919 	bl	800349e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800326c:	6878      	ldr	r0, [r7, #4]
 800326e:	f000 f928 	bl	80034c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	2200      	movs	r2, #0
 8003276:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003278:	68bb      	ldr	r3, [r7, #8]
 800327a:	f003 0301 	and.w	r3, r3, #1
 800327e:	2b00      	cmp	r3, #0
 8003280:	d00c      	beq.n	800329c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	f003 0301 	and.w	r3, r3, #1
 8003288:	2b00      	cmp	r3, #0
 800328a:	d007      	beq.n	800329c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f06f 0201 	mvn.w	r2, #1
 8003294:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003296:	6878      	ldr	r0, [r7, #4]
 8003298:	f7fe fc12 	bl	8001ac0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800329c:	68bb      	ldr	r3, [r7, #8]
 800329e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d00c      	beq.n	80032c0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d007      	beq.n	80032c0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80032b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80032ba:	6878      	ldr	r0, [r7, #4]
 80032bc:	f000 faa5 	bl	800380a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80032c0:	68bb      	ldr	r3, [r7, #8]
 80032c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d00c      	beq.n	80032e4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d007      	beq.n	80032e4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80032dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80032de:	6878      	ldr	r0, [r7, #4]
 80032e0:	f000 f8f8 	bl	80034d4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80032e4:	68bb      	ldr	r3, [r7, #8]
 80032e6:	f003 0320 	and.w	r3, r3, #32
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d00c      	beq.n	8003308 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	f003 0320 	and.w	r3, r3, #32
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d007      	beq.n	8003308 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f06f 0220 	mvn.w	r2, #32
 8003300:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003302:	6878      	ldr	r0, [r7, #4]
 8003304:	f000 fa78 	bl	80037f8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003308:	bf00      	nop
 800330a:	3710      	adds	r7, #16
 800330c:	46bd      	mov	sp, r7
 800330e:	bd80      	pop	{r7, pc}

08003310 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b084      	sub	sp, #16
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
 8003318:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800331a:	2300      	movs	r3, #0
 800331c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003324:	2b01      	cmp	r3, #1
 8003326:	d101      	bne.n	800332c <HAL_TIM_ConfigClockSource+0x1c>
 8003328:	2302      	movs	r3, #2
 800332a:	e0b4      	b.n	8003496 <HAL_TIM_ConfigClockSource+0x186>
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2201      	movs	r2, #1
 8003330:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2202      	movs	r2, #2
 8003338:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	689b      	ldr	r3, [r3, #8]
 8003342:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003344:	68bb      	ldr	r3, [r7, #8]
 8003346:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800334a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800334c:	68bb      	ldr	r3, [r7, #8]
 800334e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003352:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	68ba      	ldr	r2, [r7, #8]
 800335a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003364:	d03e      	beq.n	80033e4 <HAL_TIM_ConfigClockSource+0xd4>
 8003366:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800336a:	f200 8087 	bhi.w	800347c <HAL_TIM_ConfigClockSource+0x16c>
 800336e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003372:	f000 8086 	beq.w	8003482 <HAL_TIM_ConfigClockSource+0x172>
 8003376:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800337a:	d87f      	bhi.n	800347c <HAL_TIM_ConfigClockSource+0x16c>
 800337c:	2b70      	cmp	r3, #112	@ 0x70
 800337e:	d01a      	beq.n	80033b6 <HAL_TIM_ConfigClockSource+0xa6>
 8003380:	2b70      	cmp	r3, #112	@ 0x70
 8003382:	d87b      	bhi.n	800347c <HAL_TIM_ConfigClockSource+0x16c>
 8003384:	2b60      	cmp	r3, #96	@ 0x60
 8003386:	d050      	beq.n	800342a <HAL_TIM_ConfigClockSource+0x11a>
 8003388:	2b60      	cmp	r3, #96	@ 0x60
 800338a:	d877      	bhi.n	800347c <HAL_TIM_ConfigClockSource+0x16c>
 800338c:	2b50      	cmp	r3, #80	@ 0x50
 800338e:	d03c      	beq.n	800340a <HAL_TIM_ConfigClockSource+0xfa>
 8003390:	2b50      	cmp	r3, #80	@ 0x50
 8003392:	d873      	bhi.n	800347c <HAL_TIM_ConfigClockSource+0x16c>
 8003394:	2b40      	cmp	r3, #64	@ 0x40
 8003396:	d058      	beq.n	800344a <HAL_TIM_ConfigClockSource+0x13a>
 8003398:	2b40      	cmp	r3, #64	@ 0x40
 800339a:	d86f      	bhi.n	800347c <HAL_TIM_ConfigClockSource+0x16c>
 800339c:	2b30      	cmp	r3, #48	@ 0x30
 800339e:	d064      	beq.n	800346a <HAL_TIM_ConfigClockSource+0x15a>
 80033a0:	2b30      	cmp	r3, #48	@ 0x30
 80033a2:	d86b      	bhi.n	800347c <HAL_TIM_ConfigClockSource+0x16c>
 80033a4:	2b20      	cmp	r3, #32
 80033a6:	d060      	beq.n	800346a <HAL_TIM_ConfigClockSource+0x15a>
 80033a8:	2b20      	cmp	r3, #32
 80033aa:	d867      	bhi.n	800347c <HAL_TIM_ConfigClockSource+0x16c>
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d05c      	beq.n	800346a <HAL_TIM_ConfigClockSource+0x15a>
 80033b0:	2b10      	cmp	r3, #16
 80033b2:	d05a      	beq.n	800346a <HAL_TIM_ConfigClockSource+0x15a>
 80033b4:	e062      	b.n	800347c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80033c2:	683b      	ldr	r3, [r7, #0]
 80033c4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80033c6:	f000 f98c 	bl	80036e2 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	689b      	ldr	r3, [r3, #8]
 80033d0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80033d2:	68bb      	ldr	r3, [r7, #8]
 80033d4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80033d8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	68ba      	ldr	r2, [r7, #8]
 80033e0:	609a      	str	r2, [r3, #8]
      break;
 80033e2:	e04f      	b.n	8003484 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80033f4:	f000 f975 	bl	80036e2 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	689a      	ldr	r2, [r3, #8]
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003406:	609a      	str	r2, [r3, #8]
      break;
 8003408:	e03c      	b.n	8003484 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003416:	461a      	mov	r2, r3
 8003418:	f000 f8ec 	bl	80035f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	2150      	movs	r1, #80	@ 0x50
 8003422:	4618      	mov	r0, r3
 8003424:	f000 f943 	bl	80036ae <TIM_ITRx_SetConfig>
      break;
 8003428:	e02c      	b.n	8003484 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003436:	461a      	mov	r2, r3
 8003438:	f000 f90a 	bl	8003650 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	2160      	movs	r1, #96	@ 0x60
 8003442:	4618      	mov	r0, r3
 8003444:	f000 f933 	bl	80036ae <TIM_ITRx_SetConfig>
      break;
 8003448:	e01c      	b.n	8003484 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003456:	461a      	mov	r2, r3
 8003458:	f000 f8cc 	bl	80035f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	2140      	movs	r1, #64	@ 0x40
 8003462:	4618      	mov	r0, r3
 8003464:	f000 f923 	bl	80036ae <TIM_ITRx_SetConfig>
      break;
 8003468:	e00c      	b.n	8003484 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681a      	ldr	r2, [r3, #0]
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	4619      	mov	r1, r3
 8003474:	4610      	mov	r0, r2
 8003476:	f000 f91a 	bl	80036ae <TIM_ITRx_SetConfig>
      break;
 800347a:	e003      	b.n	8003484 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800347c:	2301      	movs	r3, #1
 800347e:	73fb      	strb	r3, [r7, #15]
      break;
 8003480:	e000      	b.n	8003484 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003482:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2201      	movs	r2, #1
 8003488:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2200      	movs	r2, #0
 8003490:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003494:	7bfb      	ldrb	r3, [r7, #15]
}
 8003496:	4618      	mov	r0, r3
 8003498:	3710      	adds	r7, #16
 800349a:	46bd      	mov	sp, r7
 800349c:	bd80      	pop	{r7, pc}

0800349e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800349e:	b480      	push	{r7}
 80034a0:	b083      	sub	sp, #12
 80034a2:	af00      	add	r7, sp, #0
 80034a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80034a6:	bf00      	nop
 80034a8:	370c      	adds	r7, #12
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bc80      	pop	{r7}
 80034ae:	4770      	bx	lr

080034b0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80034b0:	b480      	push	{r7}
 80034b2:	b083      	sub	sp, #12
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80034b8:	bf00      	nop
 80034ba:	370c      	adds	r7, #12
 80034bc:	46bd      	mov	sp, r7
 80034be:	bc80      	pop	{r7}
 80034c0:	4770      	bx	lr

080034c2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80034c2:	b480      	push	{r7}
 80034c4:	b083      	sub	sp, #12
 80034c6:	af00      	add	r7, sp, #0
 80034c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80034ca:	bf00      	nop
 80034cc:	370c      	adds	r7, #12
 80034ce:	46bd      	mov	sp, r7
 80034d0:	bc80      	pop	{r7}
 80034d2:	4770      	bx	lr

080034d4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80034d4:	b480      	push	{r7}
 80034d6:	b083      	sub	sp, #12
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80034dc:	bf00      	nop
 80034de:	370c      	adds	r7, #12
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bc80      	pop	{r7}
 80034e4:	4770      	bx	lr
	...

080034e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80034e8:	b480      	push	{r7}
 80034ea:	b085      	sub	sp, #20
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
 80034f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	4a39      	ldr	r2, [pc, #228]	@ (80035e0 <TIM_Base_SetConfig+0xf8>)
 80034fc:	4293      	cmp	r3, r2
 80034fe:	d013      	beq.n	8003528 <TIM_Base_SetConfig+0x40>
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	4a38      	ldr	r2, [pc, #224]	@ (80035e4 <TIM_Base_SetConfig+0xfc>)
 8003504:	4293      	cmp	r3, r2
 8003506:	d00f      	beq.n	8003528 <TIM_Base_SetConfig+0x40>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800350e:	d00b      	beq.n	8003528 <TIM_Base_SetConfig+0x40>
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	4a35      	ldr	r2, [pc, #212]	@ (80035e8 <TIM_Base_SetConfig+0x100>)
 8003514:	4293      	cmp	r3, r2
 8003516:	d007      	beq.n	8003528 <TIM_Base_SetConfig+0x40>
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	4a34      	ldr	r2, [pc, #208]	@ (80035ec <TIM_Base_SetConfig+0x104>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d003      	beq.n	8003528 <TIM_Base_SetConfig+0x40>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	4a33      	ldr	r2, [pc, #204]	@ (80035f0 <TIM_Base_SetConfig+0x108>)
 8003524:	4293      	cmp	r3, r2
 8003526:	d108      	bne.n	800353a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800352e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	685b      	ldr	r3, [r3, #4]
 8003534:	68fa      	ldr	r2, [r7, #12]
 8003536:	4313      	orrs	r3, r2
 8003538:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	4a28      	ldr	r2, [pc, #160]	@ (80035e0 <TIM_Base_SetConfig+0xf8>)
 800353e:	4293      	cmp	r3, r2
 8003540:	d013      	beq.n	800356a <TIM_Base_SetConfig+0x82>
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	4a27      	ldr	r2, [pc, #156]	@ (80035e4 <TIM_Base_SetConfig+0xfc>)
 8003546:	4293      	cmp	r3, r2
 8003548:	d00f      	beq.n	800356a <TIM_Base_SetConfig+0x82>
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003550:	d00b      	beq.n	800356a <TIM_Base_SetConfig+0x82>
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	4a24      	ldr	r2, [pc, #144]	@ (80035e8 <TIM_Base_SetConfig+0x100>)
 8003556:	4293      	cmp	r3, r2
 8003558:	d007      	beq.n	800356a <TIM_Base_SetConfig+0x82>
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	4a23      	ldr	r2, [pc, #140]	@ (80035ec <TIM_Base_SetConfig+0x104>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d003      	beq.n	800356a <TIM_Base_SetConfig+0x82>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	4a22      	ldr	r2, [pc, #136]	@ (80035f0 <TIM_Base_SetConfig+0x108>)
 8003566:	4293      	cmp	r3, r2
 8003568:	d108      	bne.n	800357c <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003570:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	68db      	ldr	r3, [r3, #12]
 8003576:	68fa      	ldr	r2, [r7, #12]
 8003578:	4313      	orrs	r3, r2
 800357a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	695b      	ldr	r3, [r3, #20]
 8003586:	4313      	orrs	r3, r2
 8003588:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	68fa      	ldr	r2, [r7, #12]
 800358e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	689a      	ldr	r2, [r3, #8]
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	681a      	ldr	r2, [r3, #0]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	4a0f      	ldr	r2, [pc, #60]	@ (80035e0 <TIM_Base_SetConfig+0xf8>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d003      	beq.n	80035b0 <TIM_Base_SetConfig+0xc8>
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	4a0e      	ldr	r2, [pc, #56]	@ (80035e4 <TIM_Base_SetConfig+0xfc>)
 80035ac:	4293      	cmp	r3, r2
 80035ae:	d103      	bne.n	80035b8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	691a      	ldr	r2, [r3, #16]
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2201      	movs	r2, #1
 80035bc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	691b      	ldr	r3, [r3, #16]
 80035c2:	f003 0301 	and.w	r3, r3, #1
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d005      	beq.n	80035d6 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	691b      	ldr	r3, [r3, #16]
 80035ce:	f023 0201 	bic.w	r2, r3, #1
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	611a      	str	r2, [r3, #16]
  }
}
 80035d6:	bf00      	nop
 80035d8:	3714      	adds	r7, #20
 80035da:	46bd      	mov	sp, r7
 80035dc:	bc80      	pop	{r7}
 80035de:	4770      	bx	lr
 80035e0:	40012c00 	.word	0x40012c00
 80035e4:	40013400 	.word	0x40013400
 80035e8:	40000400 	.word	0x40000400
 80035ec:	40000800 	.word	0x40000800
 80035f0:	40000c00 	.word	0x40000c00

080035f4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80035f4:	b480      	push	{r7}
 80035f6:	b087      	sub	sp, #28
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	60f8      	str	r0, [r7, #12]
 80035fc:	60b9      	str	r1, [r7, #8]
 80035fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	6a1b      	ldr	r3, [r3, #32]
 8003604:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	6a1b      	ldr	r3, [r3, #32]
 800360a:	f023 0201 	bic.w	r2, r3, #1
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	699b      	ldr	r3, [r3, #24]
 8003616:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003618:	693b      	ldr	r3, [r7, #16]
 800361a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800361e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	011b      	lsls	r3, r3, #4
 8003624:	693a      	ldr	r2, [r7, #16]
 8003626:	4313      	orrs	r3, r2
 8003628:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800362a:	697b      	ldr	r3, [r7, #20]
 800362c:	f023 030a 	bic.w	r3, r3, #10
 8003630:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003632:	697a      	ldr	r2, [r7, #20]
 8003634:	68bb      	ldr	r3, [r7, #8]
 8003636:	4313      	orrs	r3, r2
 8003638:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	693a      	ldr	r2, [r7, #16]
 800363e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	697a      	ldr	r2, [r7, #20]
 8003644:	621a      	str	r2, [r3, #32]
}
 8003646:	bf00      	nop
 8003648:	371c      	adds	r7, #28
 800364a:	46bd      	mov	sp, r7
 800364c:	bc80      	pop	{r7}
 800364e:	4770      	bx	lr

08003650 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003650:	b480      	push	{r7}
 8003652:	b087      	sub	sp, #28
 8003654:	af00      	add	r7, sp, #0
 8003656:	60f8      	str	r0, [r7, #12]
 8003658:	60b9      	str	r1, [r7, #8]
 800365a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	6a1b      	ldr	r3, [r3, #32]
 8003660:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	6a1b      	ldr	r3, [r3, #32]
 8003666:	f023 0210 	bic.w	r2, r3, #16
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	699b      	ldr	r3, [r3, #24]
 8003672:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003674:	693b      	ldr	r3, [r7, #16]
 8003676:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800367a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	031b      	lsls	r3, r3, #12
 8003680:	693a      	ldr	r2, [r7, #16]
 8003682:	4313      	orrs	r3, r2
 8003684:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003686:	697b      	ldr	r3, [r7, #20]
 8003688:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800368c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800368e:	68bb      	ldr	r3, [r7, #8]
 8003690:	011b      	lsls	r3, r3, #4
 8003692:	697a      	ldr	r2, [r7, #20]
 8003694:	4313      	orrs	r3, r2
 8003696:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	693a      	ldr	r2, [r7, #16]
 800369c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	697a      	ldr	r2, [r7, #20]
 80036a2:	621a      	str	r2, [r3, #32]
}
 80036a4:	bf00      	nop
 80036a6:	371c      	adds	r7, #28
 80036a8:	46bd      	mov	sp, r7
 80036aa:	bc80      	pop	{r7}
 80036ac:	4770      	bx	lr

080036ae <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80036ae:	b480      	push	{r7}
 80036b0:	b085      	sub	sp, #20
 80036b2:	af00      	add	r7, sp, #0
 80036b4:	6078      	str	r0, [r7, #4]
 80036b6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	689b      	ldr	r3, [r3, #8]
 80036bc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80036c4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80036c6:	683a      	ldr	r2, [r7, #0]
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	4313      	orrs	r3, r2
 80036cc:	f043 0307 	orr.w	r3, r3, #7
 80036d0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	68fa      	ldr	r2, [r7, #12]
 80036d6:	609a      	str	r2, [r3, #8]
}
 80036d8:	bf00      	nop
 80036da:	3714      	adds	r7, #20
 80036dc:	46bd      	mov	sp, r7
 80036de:	bc80      	pop	{r7}
 80036e0:	4770      	bx	lr

080036e2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80036e2:	b480      	push	{r7}
 80036e4:	b087      	sub	sp, #28
 80036e6:	af00      	add	r7, sp, #0
 80036e8:	60f8      	str	r0, [r7, #12]
 80036ea:	60b9      	str	r1, [r7, #8]
 80036ec:	607a      	str	r2, [r7, #4]
 80036ee:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	689b      	ldr	r3, [r3, #8]
 80036f4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80036f6:	697b      	ldr	r3, [r7, #20]
 80036f8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80036fc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	021a      	lsls	r2, r3, #8
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	431a      	orrs	r2, r3
 8003706:	68bb      	ldr	r3, [r7, #8]
 8003708:	4313      	orrs	r3, r2
 800370a:	697a      	ldr	r2, [r7, #20]
 800370c:	4313      	orrs	r3, r2
 800370e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	697a      	ldr	r2, [r7, #20]
 8003714:	609a      	str	r2, [r3, #8]
}
 8003716:	bf00      	nop
 8003718:	371c      	adds	r7, #28
 800371a:	46bd      	mov	sp, r7
 800371c:	bc80      	pop	{r7}
 800371e:	4770      	bx	lr

08003720 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003720:	b480      	push	{r7}
 8003722:	b085      	sub	sp, #20
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
 8003728:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003730:	2b01      	cmp	r3, #1
 8003732:	d101      	bne.n	8003738 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003734:	2302      	movs	r3, #2
 8003736:	e050      	b.n	80037da <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2201      	movs	r2, #1
 800373c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2202      	movs	r2, #2
 8003744:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	685b      	ldr	r3, [r3, #4]
 800374e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	689b      	ldr	r3, [r3, #8]
 8003756:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800375e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	68fa      	ldr	r2, [r7, #12]
 8003766:	4313      	orrs	r3, r2
 8003768:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	68fa      	ldr	r2, [r7, #12]
 8003770:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4a1b      	ldr	r2, [pc, #108]	@ (80037e4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8003778:	4293      	cmp	r3, r2
 800377a:	d018      	beq.n	80037ae <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4a19      	ldr	r2, [pc, #100]	@ (80037e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003782:	4293      	cmp	r3, r2
 8003784:	d013      	beq.n	80037ae <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800378e:	d00e      	beq.n	80037ae <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	4a15      	ldr	r2, [pc, #84]	@ (80037ec <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d009      	beq.n	80037ae <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	4a14      	ldr	r2, [pc, #80]	@ (80037f0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d004      	beq.n	80037ae <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	4a12      	ldr	r2, [pc, #72]	@ (80037f4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d10c      	bne.n	80037c8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80037ae:	68bb      	ldr	r3, [r7, #8]
 80037b0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80037b4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	685b      	ldr	r3, [r3, #4]
 80037ba:	68ba      	ldr	r2, [r7, #8]
 80037bc:	4313      	orrs	r3, r2
 80037be:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	68ba      	ldr	r2, [r7, #8]
 80037c6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2201      	movs	r2, #1
 80037cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2200      	movs	r2, #0
 80037d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80037d8:	2300      	movs	r3, #0
}
 80037da:	4618      	mov	r0, r3
 80037dc:	3714      	adds	r7, #20
 80037de:	46bd      	mov	sp, r7
 80037e0:	bc80      	pop	{r7}
 80037e2:	4770      	bx	lr
 80037e4:	40012c00 	.word	0x40012c00
 80037e8:	40013400 	.word	0x40013400
 80037ec:	40000400 	.word	0x40000400
 80037f0:	40000800 	.word	0x40000800
 80037f4:	40000c00 	.word	0x40000c00

080037f8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80037f8:	b480      	push	{r7}
 80037fa:	b083      	sub	sp, #12
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003800:	bf00      	nop
 8003802:	370c      	adds	r7, #12
 8003804:	46bd      	mov	sp, r7
 8003806:	bc80      	pop	{r7}
 8003808:	4770      	bx	lr

0800380a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800380a:	b480      	push	{r7}
 800380c:	b083      	sub	sp, #12
 800380e:	af00      	add	r7, sp, #0
 8003810:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003812:	bf00      	nop
 8003814:	370c      	adds	r7, #12
 8003816:	46bd      	mov	sp, r7
 8003818:	bc80      	pop	{r7}
 800381a:	4770      	bx	lr

0800381c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b082      	sub	sp, #8
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d101      	bne.n	800382e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800382a:	2301      	movs	r3, #1
 800382c:	e042      	b.n	80038b4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003834:	b2db      	uxtb	r3, r3
 8003836:	2b00      	cmp	r3, #0
 8003838:	d106      	bne.n	8003848 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	2200      	movs	r2, #0
 800383e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003842:	6878      	ldr	r0, [r7, #4]
 8003844:	f7fe faa0 	bl	8001d88 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2224      	movs	r2, #36	@ 0x24
 800384c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	68da      	ldr	r2, [r3, #12]
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800385e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003860:	6878      	ldr	r0, [r7, #4]
 8003862:	f000 fcdd 	bl	8004220 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	691a      	ldr	r2, [r3, #16]
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003874:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	695a      	ldr	r2, [r3, #20]
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003884:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	68da      	ldr	r2, [r3, #12]
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003894:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2200      	movs	r2, #0
 800389a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2220      	movs	r2, #32
 80038a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2220      	movs	r2, #32
 80038a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2200      	movs	r2, #0
 80038b0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80038b2:	2300      	movs	r3, #0
}
 80038b4:	4618      	mov	r0, r3
 80038b6:	3708      	adds	r7, #8
 80038b8:	46bd      	mov	sp, r7
 80038ba:	bd80      	pop	{r7, pc}

080038bc <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b084      	sub	sp, #16
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	60f8      	str	r0, [r7, #12]
 80038c4:	60b9      	str	r1, [r7, #8]
 80038c6:	4613      	mov	r3, r2
 80038c8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80038d0:	b2db      	uxtb	r3, r3
 80038d2:	2b20      	cmp	r3, #32
 80038d4:	d112      	bne.n	80038fc <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80038d6:	68bb      	ldr	r3, [r7, #8]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d002      	beq.n	80038e2 <HAL_UART_Receive_IT+0x26>
 80038dc:	88fb      	ldrh	r3, [r7, #6]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d101      	bne.n	80038e6 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80038e2:	2301      	movs	r3, #1
 80038e4:	e00b      	b.n	80038fe <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	2200      	movs	r2, #0
 80038ea:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80038ec:	88fb      	ldrh	r3, [r7, #6]
 80038ee:	461a      	mov	r2, r3
 80038f0:	68b9      	ldr	r1, [r7, #8]
 80038f2:	68f8      	ldr	r0, [r7, #12]
 80038f4:	f000 fac0 	bl	8003e78 <UART_Start_Receive_IT>
 80038f8:	4603      	mov	r3, r0
 80038fa:	e000      	b.n	80038fe <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80038fc:	2302      	movs	r3, #2
  }
}
 80038fe:	4618      	mov	r0, r3
 8003900:	3710      	adds	r7, #16
 8003902:	46bd      	mov	sp, r7
 8003904:	bd80      	pop	{r7, pc}
	...

08003908 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b0ba      	sub	sp, #232	@ 0xe8
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	68db      	ldr	r3, [r3, #12]
 8003920:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	695b      	ldr	r3, [r3, #20]
 800392a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800392e:	2300      	movs	r3, #0
 8003930:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003934:	2300      	movs	r3, #0
 8003936:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800393a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800393e:	f003 030f 	and.w	r3, r3, #15
 8003942:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003946:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800394a:	2b00      	cmp	r3, #0
 800394c:	d10f      	bne.n	800396e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800394e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003952:	f003 0320 	and.w	r3, r3, #32
 8003956:	2b00      	cmp	r3, #0
 8003958:	d009      	beq.n	800396e <HAL_UART_IRQHandler+0x66>
 800395a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800395e:	f003 0320 	and.w	r3, r3, #32
 8003962:	2b00      	cmp	r3, #0
 8003964:	d003      	beq.n	800396e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003966:	6878      	ldr	r0, [r7, #4]
 8003968:	f000 fb9c 	bl	80040a4 <UART_Receive_IT>
      return;
 800396c:	e25b      	b.n	8003e26 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800396e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003972:	2b00      	cmp	r3, #0
 8003974:	f000 80de 	beq.w	8003b34 <HAL_UART_IRQHandler+0x22c>
 8003978:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800397c:	f003 0301 	and.w	r3, r3, #1
 8003980:	2b00      	cmp	r3, #0
 8003982:	d106      	bne.n	8003992 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003984:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003988:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800398c:	2b00      	cmp	r3, #0
 800398e:	f000 80d1 	beq.w	8003b34 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003992:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003996:	f003 0301 	and.w	r3, r3, #1
 800399a:	2b00      	cmp	r3, #0
 800399c:	d00b      	beq.n	80039b6 <HAL_UART_IRQHandler+0xae>
 800399e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80039a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d005      	beq.n	80039b6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039ae:	f043 0201 	orr.w	r2, r3, #1
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80039b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80039ba:	f003 0304 	and.w	r3, r3, #4
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d00b      	beq.n	80039da <HAL_UART_IRQHandler+0xd2>
 80039c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80039c6:	f003 0301 	and.w	r3, r3, #1
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d005      	beq.n	80039da <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039d2:	f043 0202 	orr.w	r2, r3, #2
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80039da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80039de:	f003 0302 	and.w	r3, r3, #2
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d00b      	beq.n	80039fe <HAL_UART_IRQHandler+0xf6>
 80039e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80039ea:	f003 0301 	and.w	r3, r3, #1
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d005      	beq.n	80039fe <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039f6:	f043 0204 	orr.w	r2, r3, #4
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80039fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a02:	f003 0308 	and.w	r3, r3, #8
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d011      	beq.n	8003a2e <HAL_UART_IRQHandler+0x126>
 8003a0a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003a0e:	f003 0320 	and.w	r3, r3, #32
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d105      	bne.n	8003a22 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003a16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003a1a:	f003 0301 	and.w	r3, r3, #1
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d005      	beq.n	8003a2e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a26:	f043 0208 	orr.w	r2, r3, #8
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	f000 81f2 	beq.w	8003e1c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003a38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a3c:	f003 0320 	and.w	r3, r3, #32
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d008      	beq.n	8003a56 <HAL_UART_IRQHandler+0x14e>
 8003a44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003a48:	f003 0320 	and.w	r3, r3, #32
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d002      	beq.n	8003a56 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003a50:	6878      	ldr	r0, [r7, #4]
 8003a52:	f000 fb27 	bl	80040a4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	695b      	ldr	r3, [r3, #20]
 8003a5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	bf14      	ite	ne
 8003a64:	2301      	movne	r3, #1
 8003a66:	2300      	moveq	r3, #0
 8003a68:	b2db      	uxtb	r3, r3
 8003a6a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a72:	f003 0308 	and.w	r3, r3, #8
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d103      	bne.n	8003a82 <HAL_UART_IRQHandler+0x17a>
 8003a7a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d04f      	beq.n	8003b22 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003a82:	6878      	ldr	r0, [r7, #4]
 8003a84:	f000 fa31 	bl	8003eea <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	695b      	ldr	r3, [r3, #20]
 8003a8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d041      	beq.n	8003b1a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	3314      	adds	r3, #20
 8003a9c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003aa0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003aa4:	e853 3f00 	ldrex	r3, [r3]
 8003aa8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003aac:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003ab0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003ab4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	3314      	adds	r3, #20
 8003abe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003ac2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003ac6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003aca:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003ace:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003ad2:	e841 2300 	strex	r3, r2, [r1]
 8003ad6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003ada:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d1d9      	bne.n	8003a96 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d013      	beq.n	8003b12 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003aee:	4a7e      	ldr	r2, [pc, #504]	@ (8003ce8 <HAL_UART_IRQHandler+0x3e0>)
 8003af0:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003af6:	4618      	mov	r0, r3
 8003af8:	f7fe fb8e 	bl	8002218 <HAL_DMA_Abort_IT>
 8003afc:	4603      	mov	r3, r0
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d016      	beq.n	8003b30 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b08:	687a      	ldr	r2, [r7, #4]
 8003b0a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003b0c:	4610      	mov	r0, r2
 8003b0e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b10:	e00e      	b.n	8003b30 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003b12:	6878      	ldr	r0, [r7, #4]
 8003b14:	f000 f99c 	bl	8003e50 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b18:	e00a      	b.n	8003b30 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003b1a:	6878      	ldr	r0, [r7, #4]
 8003b1c:	f000 f998 	bl	8003e50 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b20:	e006      	b.n	8003b30 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003b22:	6878      	ldr	r0, [r7, #4]
 8003b24:	f000 f994 	bl	8003e50 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003b2e:	e175      	b.n	8003e1c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b30:	bf00      	nop
    return;
 8003b32:	e173      	b.n	8003e1c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b38:	2b01      	cmp	r3, #1
 8003b3a:	f040 814f 	bne.w	8003ddc <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003b3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b42:	f003 0310 	and.w	r3, r3, #16
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	f000 8148 	beq.w	8003ddc <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003b4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b50:	f003 0310 	and.w	r3, r3, #16
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	f000 8141 	beq.w	8003ddc <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	60bb      	str	r3, [r7, #8]
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	60bb      	str	r3, [r7, #8]
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	685b      	ldr	r3, [r3, #4]
 8003b6c:	60bb      	str	r3, [r7, #8]
 8003b6e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	695b      	ldr	r3, [r3, #20]
 8003b76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	f000 80b6 	beq.w	8003cec <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003b8c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	f000 8145 	beq.w	8003e20 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003b9a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003b9e:	429a      	cmp	r2, r3
 8003ba0:	f080 813e 	bcs.w	8003e20 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003baa:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bb0:	699b      	ldr	r3, [r3, #24]
 8003bb2:	2b20      	cmp	r3, #32
 8003bb4:	f000 8088 	beq.w	8003cc8 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	330c      	adds	r3, #12
 8003bbe:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bc2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003bc6:	e853 3f00 	ldrex	r3, [r3]
 8003bca:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003bce:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003bd2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003bd6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	330c      	adds	r3, #12
 8003be0:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003be4:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003be8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bec:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003bf0:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003bf4:	e841 2300 	strex	r3, r2, [r1]
 8003bf8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003bfc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d1d9      	bne.n	8003bb8 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	3314      	adds	r3, #20
 8003c0a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c0c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003c0e:	e853 3f00 	ldrex	r3, [r3]
 8003c12:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003c14:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003c16:	f023 0301 	bic.w	r3, r3, #1
 8003c1a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	3314      	adds	r3, #20
 8003c24:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003c28:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003c2c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c2e:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003c30:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003c34:	e841 2300 	strex	r3, r2, [r1]
 8003c38:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003c3a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d1e1      	bne.n	8003c04 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	3314      	adds	r3, #20
 8003c46:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c48:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003c4a:	e853 3f00 	ldrex	r3, [r3]
 8003c4e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003c50:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003c52:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003c56:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	3314      	adds	r3, #20
 8003c60:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003c64:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003c66:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c68:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003c6a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003c6c:	e841 2300 	strex	r3, r2, [r1]
 8003c70:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003c72:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d1e3      	bne.n	8003c40 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2220      	movs	r2, #32
 8003c7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2200      	movs	r2, #0
 8003c84:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	330c      	adds	r3, #12
 8003c8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c8e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003c90:	e853 3f00 	ldrex	r3, [r3]
 8003c94:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003c96:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003c98:	f023 0310 	bic.w	r3, r3, #16
 8003c9c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	330c      	adds	r3, #12
 8003ca6:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003caa:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003cac:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cae:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003cb0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003cb2:	e841 2300 	strex	r3, r2, [r1]
 8003cb6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003cb8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d1e3      	bne.n	8003c86 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	f7fe fa6d 	bl	80021a2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2202      	movs	r2, #2
 8003ccc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003cd6:	b29b      	uxth	r3, r3
 8003cd8:	1ad3      	subs	r3, r2, r3
 8003cda:	b29b      	uxth	r3, r3
 8003cdc:	4619      	mov	r1, r3
 8003cde:	6878      	ldr	r0, [r7, #4]
 8003ce0:	f000 f8bf 	bl	8003e62 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003ce4:	e09c      	b.n	8003e20 <HAL_UART_IRQHandler+0x518>
 8003ce6:	bf00      	nop
 8003ce8:	08003faf 	.word	0x08003faf
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003cf4:	b29b      	uxth	r3, r3
 8003cf6:	1ad3      	subs	r3, r2, r3
 8003cf8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003d00:	b29b      	uxth	r3, r3
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	f000 808e 	beq.w	8003e24 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003d08:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	f000 8089 	beq.w	8003e24 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	330c      	adds	r3, #12
 8003d18:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d1c:	e853 3f00 	ldrex	r3, [r3]
 8003d20:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003d22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d24:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003d28:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	330c      	adds	r3, #12
 8003d32:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003d36:	647a      	str	r2, [r7, #68]	@ 0x44
 8003d38:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d3a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003d3c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003d3e:	e841 2300 	strex	r3, r2, [r1]
 8003d42:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003d44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d1e3      	bne.n	8003d12 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	3314      	adds	r3, #20
 8003d50:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d54:	e853 3f00 	ldrex	r3, [r3]
 8003d58:	623b      	str	r3, [r7, #32]
   return(result);
 8003d5a:	6a3b      	ldr	r3, [r7, #32]
 8003d5c:	f023 0301 	bic.w	r3, r3, #1
 8003d60:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	3314      	adds	r3, #20
 8003d6a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003d6e:	633a      	str	r2, [r7, #48]	@ 0x30
 8003d70:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d72:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003d74:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003d76:	e841 2300 	strex	r3, r2, [r1]
 8003d7a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003d7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d1e3      	bne.n	8003d4a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2220      	movs	r2, #32
 8003d86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	330c      	adds	r3, #12
 8003d96:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d98:	693b      	ldr	r3, [r7, #16]
 8003d9a:	e853 3f00 	ldrex	r3, [r3]
 8003d9e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	f023 0310 	bic.w	r3, r3, #16
 8003da6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	330c      	adds	r3, #12
 8003db0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003db4:	61fa      	str	r2, [r7, #28]
 8003db6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003db8:	69b9      	ldr	r1, [r7, #24]
 8003dba:	69fa      	ldr	r2, [r7, #28]
 8003dbc:	e841 2300 	strex	r3, r2, [r1]
 8003dc0:	617b      	str	r3, [r7, #20]
   return(result);
 8003dc2:	697b      	ldr	r3, [r7, #20]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d1e3      	bne.n	8003d90 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2202      	movs	r2, #2
 8003dcc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003dce:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003dd2:	4619      	mov	r1, r3
 8003dd4:	6878      	ldr	r0, [r7, #4]
 8003dd6:	f000 f844 	bl	8003e62 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003dda:	e023      	b.n	8003e24 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003ddc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003de0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d009      	beq.n	8003dfc <HAL_UART_IRQHandler+0x4f4>
 8003de8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003dec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d003      	beq.n	8003dfc <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003df4:	6878      	ldr	r0, [r7, #4]
 8003df6:	f000 f8ee 	bl	8003fd6 <UART_Transmit_IT>
    return;
 8003dfa:	e014      	b.n	8003e26 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003dfc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d00e      	beq.n	8003e26 <HAL_UART_IRQHandler+0x51e>
 8003e08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d008      	beq.n	8003e26 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003e14:	6878      	ldr	r0, [r7, #4]
 8003e16:	f000 f92d 	bl	8004074 <UART_EndTransmit_IT>
    return;
 8003e1a:	e004      	b.n	8003e26 <HAL_UART_IRQHandler+0x51e>
    return;
 8003e1c:	bf00      	nop
 8003e1e:	e002      	b.n	8003e26 <HAL_UART_IRQHandler+0x51e>
      return;
 8003e20:	bf00      	nop
 8003e22:	e000      	b.n	8003e26 <HAL_UART_IRQHandler+0x51e>
      return;
 8003e24:	bf00      	nop
  }
}
 8003e26:	37e8      	adds	r7, #232	@ 0xe8
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	bd80      	pop	{r7, pc}

08003e2c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	b083      	sub	sp, #12
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003e34:	bf00      	nop
 8003e36:	370c      	adds	r7, #12
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bc80      	pop	{r7}
 8003e3c:	4770      	bx	lr

08003e3e <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003e3e:	b480      	push	{r7}
 8003e40:	b083      	sub	sp, #12
 8003e42:	af00      	add	r7, sp, #0
 8003e44:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003e46:	bf00      	nop
 8003e48:	370c      	adds	r7, #12
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	bc80      	pop	{r7}
 8003e4e:	4770      	bx	lr

08003e50 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003e50:	b480      	push	{r7}
 8003e52:	b083      	sub	sp, #12
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003e58:	bf00      	nop
 8003e5a:	370c      	adds	r7, #12
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	bc80      	pop	{r7}
 8003e60:	4770      	bx	lr

08003e62 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003e62:	b480      	push	{r7}
 8003e64:	b083      	sub	sp, #12
 8003e66:	af00      	add	r7, sp, #0
 8003e68:	6078      	str	r0, [r7, #4]
 8003e6a:	460b      	mov	r3, r1
 8003e6c:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003e6e:	bf00      	nop
 8003e70:	370c      	adds	r7, #12
 8003e72:	46bd      	mov	sp, r7
 8003e74:	bc80      	pop	{r7}
 8003e76:	4770      	bx	lr

08003e78 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b085      	sub	sp, #20
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	60f8      	str	r0, [r7, #12]
 8003e80:	60b9      	str	r1, [r7, #8]
 8003e82:	4613      	mov	r3, r2
 8003e84:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	68ba      	ldr	r2, [r7, #8]
 8003e8a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	88fa      	ldrh	r2, [r7, #6]
 8003e90:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	88fa      	ldrh	r2, [r7, #6]
 8003e96:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	2222      	movs	r2, #34	@ 0x22
 8003ea2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	691b      	ldr	r3, [r3, #16]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d007      	beq.n	8003ebe <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	68da      	ldr	r2, [r3, #12]
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ebc:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	695a      	ldr	r2, [r3, #20]
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f042 0201 	orr.w	r2, r2, #1
 8003ecc:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	68da      	ldr	r2, [r3, #12]
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f042 0220 	orr.w	r2, r2, #32
 8003edc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003ede:	2300      	movs	r3, #0
}
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	3714      	adds	r7, #20
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	bc80      	pop	{r7}
 8003ee8:	4770      	bx	lr

08003eea <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003eea:	b480      	push	{r7}
 8003eec:	b095      	sub	sp, #84	@ 0x54
 8003eee:	af00      	add	r7, sp, #0
 8003ef0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	330c      	adds	r3, #12
 8003ef8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003efa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003efc:	e853 3f00 	ldrex	r3, [r3]
 8003f00:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003f02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f04:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003f08:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	330c      	adds	r3, #12
 8003f10:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003f12:	643a      	str	r2, [r7, #64]	@ 0x40
 8003f14:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f16:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003f18:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003f1a:	e841 2300 	strex	r3, r2, [r1]
 8003f1e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003f20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d1e5      	bne.n	8003ef2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	3314      	adds	r3, #20
 8003f2c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f2e:	6a3b      	ldr	r3, [r7, #32]
 8003f30:	e853 3f00 	ldrex	r3, [r3]
 8003f34:	61fb      	str	r3, [r7, #28]
   return(result);
 8003f36:	69fb      	ldr	r3, [r7, #28]
 8003f38:	f023 0301 	bic.w	r3, r3, #1
 8003f3c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	3314      	adds	r3, #20
 8003f44:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003f46:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003f48:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f4a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003f4c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003f4e:	e841 2300 	strex	r3, r2, [r1]
 8003f52:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003f54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d1e5      	bne.n	8003f26 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f5e:	2b01      	cmp	r3, #1
 8003f60:	d119      	bne.n	8003f96 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	330c      	adds	r3, #12
 8003f68:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	e853 3f00 	ldrex	r3, [r3]
 8003f70:	60bb      	str	r3, [r7, #8]
   return(result);
 8003f72:	68bb      	ldr	r3, [r7, #8]
 8003f74:	f023 0310 	bic.w	r3, r3, #16
 8003f78:	647b      	str	r3, [r7, #68]	@ 0x44
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	330c      	adds	r3, #12
 8003f80:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003f82:	61ba      	str	r2, [r7, #24]
 8003f84:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f86:	6979      	ldr	r1, [r7, #20]
 8003f88:	69ba      	ldr	r2, [r7, #24]
 8003f8a:	e841 2300 	strex	r3, r2, [r1]
 8003f8e:	613b      	str	r3, [r7, #16]
   return(result);
 8003f90:	693b      	ldr	r3, [r7, #16]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d1e5      	bne.n	8003f62 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2220      	movs	r2, #32
 8003f9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003fa4:	bf00      	nop
 8003fa6:	3754      	adds	r7, #84	@ 0x54
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	bc80      	pop	{r7}
 8003fac:	4770      	bx	lr

08003fae <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003fae:	b580      	push	{r7, lr}
 8003fb0:	b084      	sub	sp, #16
 8003fb2:	af00      	add	r7, sp, #0
 8003fb4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fba:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003fc8:	68f8      	ldr	r0, [r7, #12]
 8003fca:	f7ff ff41 	bl	8003e50 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003fce:	bf00      	nop
 8003fd0:	3710      	adds	r7, #16
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	bd80      	pop	{r7, pc}

08003fd6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003fd6:	b480      	push	{r7}
 8003fd8:	b085      	sub	sp, #20
 8003fda:	af00      	add	r7, sp, #0
 8003fdc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003fe4:	b2db      	uxtb	r3, r3
 8003fe6:	2b21      	cmp	r3, #33	@ 0x21
 8003fe8:	d13e      	bne.n	8004068 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	689b      	ldr	r3, [r3, #8]
 8003fee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ff2:	d114      	bne.n	800401e <UART_Transmit_IT+0x48>
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	691b      	ldr	r3, [r3, #16]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d110      	bne.n	800401e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6a1b      	ldr	r3, [r3, #32]
 8004000:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	881b      	ldrh	r3, [r3, #0]
 8004006:	461a      	mov	r2, r3
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004010:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6a1b      	ldr	r3, [r3, #32]
 8004016:	1c9a      	adds	r2, r3, #2
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	621a      	str	r2, [r3, #32]
 800401c:	e008      	b.n	8004030 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6a1b      	ldr	r3, [r3, #32]
 8004022:	1c59      	adds	r1, r3, #1
 8004024:	687a      	ldr	r2, [r7, #4]
 8004026:	6211      	str	r1, [r2, #32]
 8004028:	781a      	ldrb	r2, [r3, #0]
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004034:	b29b      	uxth	r3, r3
 8004036:	3b01      	subs	r3, #1
 8004038:	b29b      	uxth	r3, r3
 800403a:	687a      	ldr	r2, [r7, #4]
 800403c:	4619      	mov	r1, r3
 800403e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004040:	2b00      	cmp	r3, #0
 8004042:	d10f      	bne.n	8004064 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	68da      	ldr	r2, [r3, #12]
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004052:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	68da      	ldr	r2, [r3, #12]
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004062:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004064:	2300      	movs	r3, #0
 8004066:	e000      	b.n	800406a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004068:	2302      	movs	r3, #2
  }
}
 800406a:	4618      	mov	r0, r3
 800406c:	3714      	adds	r7, #20
 800406e:	46bd      	mov	sp, r7
 8004070:	bc80      	pop	{r7}
 8004072:	4770      	bx	lr

08004074 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004074:	b580      	push	{r7, lr}
 8004076:	b082      	sub	sp, #8
 8004078:	af00      	add	r7, sp, #0
 800407a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	68da      	ldr	r2, [r3, #12]
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800408a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2220      	movs	r2, #32
 8004090:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004094:	6878      	ldr	r0, [r7, #4]
 8004096:	f7ff fec9 	bl	8003e2c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800409a:	2300      	movs	r3, #0
}
 800409c:	4618      	mov	r0, r3
 800409e:	3708      	adds	r7, #8
 80040a0:	46bd      	mov	sp, r7
 80040a2:	bd80      	pop	{r7, pc}

080040a4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b08c      	sub	sp, #48	@ 0x30
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80040b2:	b2db      	uxtb	r3, r3
 80040b4:	2b22      	cmp	r3, #34	@ 0x22
 80040b6:	f040 80ae 	bne.w	8004216 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	689b      	ldr	r3, [r3, #8]
 80040be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80040c2:	d117      	bne.n	80040f4 <UART_Receive_IT+0x50>
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	691b      	ldr	r3, [r3, #16]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d113      	bne.n	80040f4 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80040cc:	2300      	movs	r3, #0
 80040ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040d4:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	685b      	ldr	r3, [r3, #4]
 80040dc:	b29b      	uxth	r3, r3
 80040de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040e2:	b29a      	uxth	r2, r3
 80040e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040e6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040ec:	1c9a      	adds	r2, r3, #2
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	629a      	str	r2, [r3, #40]	@ 0x28
 80040f2:	e026      	b.n	8004142 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80040fa:	2300      	movs	r3, #0
 80040fc:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	689b      	ldr	r3, [r3, #8]
 8004102:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004106:	d007      	beq.n	8004118 <UART_Receive_IT+0x74>
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	689b      	ldr	r3, [r3, #8]
 800410c:	2b00      	cmp	r3, #0
 800410e:	d10a      	bne.n	8004126 <UART_Receive_IT+0x82>
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	691b      	ldr	r3, [r3, #16]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d106      	bne.n	8004126 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	685b      	ldr	r3, [r3, #4]
 800411e:	b2da      	uxtb	r2, r3
 8004120:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004122:	701a      	strb	r2, [r3, #0]
 8004124:	e008      	b.n	8004138 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	b2db      	uxtb	r3, r3
 800412e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004132:	b2da      	uxtb	r2, r3
 8004134:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004136:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800413c:	1c5a      	adds	r2, r3, #1
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004146:	b29b      	uxth	r3, r3
 8004148:	3b01      	subs	r3, #1
 800414a:	b29b      	uxth	r3, r3
 800414c:	687a      	ldr	r2, [r7, #4]
 800414e:	4619      	mov	r1, r3
 8004150:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004152:	2b00      	cmp	r3, #0
 8004154:	d15d      	bne.n	8004212 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	68da      	ldr	r2, [r3, #12]
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f022 0220 	bic.w	r2, r2, #32
 8004164:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	68da      	ldr	r2, [r3, #12]
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004174:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	695a      	ldr	r2, [r3, #20]
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f022 0201 	bic.w	r2, r2, #1
 8004184:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2220      	movs	r2, #32
 800418a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	2200      	movs	r2, #0
 8004192:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004198:	2b01      	cmp	r3, #1
 800419a:	d135      	bne.n	8004208 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2200      	movs	r2, #0
 80041a0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	330c      	adds	r3, #12
 80041a8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041aa:	697b      	ldr	r3, [r7, #20]
 80041ac:	e853 3f00 	ldrex	r3, [r3]
 80041b0:	613b      	str	r3, [r7, #16]
   return(result);
 80041b2:	693b      	ldr	r3, [r7, #16]
 80041b4:	f023 0310 	bic.w	r3, r3, #16
 80041b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	330c      	adds	r3, #12
 80041c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041c2:	623a      	str	r2, [r7, #32]
 80041c4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041c6:	69f9      	ldr	r1, [r7, #28]
 80041c8:	6a3a      	ldr	r2, [r7, #32]
 80041ca:	e841 2300 	strex	r3, r2, [r1]
 80041ce:	61bb      	str	r3, [r7, #24]
   return(result);
 80041d0:	69bb      	ldr	r3, [r7, #24]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d1e5      	bne.n	80041a2 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f003 0310 	and.w	r3, r3, #16
 80041e0:	2b10      	cmp	r3, #16
 80041e2:	d10a      	bne.n	80041fa <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80041e4:	2300      	movs	r3, #0
 80041e6:	60fb      	str	r3, [r7, #12]
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	60fb      	str	r3, [r7, #12]
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	685b      	ldr	r3, [r3, #4]
 80041f6:	60fb      	str	r3, [r7, #12]
 80041f8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80041fe:	4619      	mov	r1, r3
 8004200:	6878      	ldr	r0, [r7, #4]
 8004202:	f7ff fe2e 	bl	8003e62 <HAL_UARTEx_RxEventCallback>
 8004206:	e002      	b.n	800420e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004208:	6878      	ldr	r0, [r7, #4]
 800420a:	f7ff fe18 	bl	8003e3e <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800420e:	2300      	movs	r3, #0
 8004210:	e002      	b.n	8004218 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004212:	2300      	movs	r3, #0
 8004214:	e000      	b.n	8004218 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004216:	2302      	movs	r3, #2
  }
}
 8004218:	4618      	mov	r0, r3
 800421a:	3730      	adds	r7, #48	@ 0x30
 800421c:	46bd      	mov	sp, r7
 800421e:	bd80      	pop	{r7, pc}

08004220 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b084      	sub	sp, #16
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	691b      	ldr	r3, [r3, #16]
 800422e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	68da      	ldr	r2, [r3, #12]
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	430a      	orrs	r2, r1
 800423c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	689a      	ldr	r2, [r3, #8]
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	691b      	ldr	r3, [r3, #16]
 8004246:	431a      	orrs	r2, r3
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	695b      	ldr	r3, [r3, #20]
 800424c:	4313      	orrs	r3, r2
 800424e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	68db      	ldr	r3, [r3, #12]
 8004256:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800425a:	f023 030c 	bic.w	r3, r3, #12
 800425e:	687a      	ldr	r2, [r7, #4]
 8004260:	6812      	ldr	r2, [r2, #0]
 8004262:	68b9      	ldr	r1, [r7, #8]
 8004264:	430b      	orrs	r3, r1
 8004266:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	695b      	ldr	r3, [r3, #20]
 800426e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	699a      	ldr	r2, [r3, #24]
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	430a      	orrs	r2, r1
 800427c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	4a2c      	ldr	r2, [pc, #176]	@ (8004334 <UART_SetConfig+0x114>)
 8004284:	4293      	cmp	r3, r2
 8004286:	d103      	bne.n	8004290 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004288:	f7fe fe70 	bl	8002f6c <HAL_RCC_GetPCLK2Freq>
 800428c:	60f8      	str	r0, [r7, #12]
 800428e:	e002      	b.n	8004296 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004290:	f7fe fe58 	bl	8002f44 <HAL_RCC_GetPCLK1Freq>
 8004294:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004296:	68fa      	ldr	r2, [r7, #12]
 8004298:	4613      	mov	r3, r2
 800429a:	009b      	lsls	r3, r3, #2
 800429c:	4413      	add	r3, r2
 800429e:	009a      	lsls	r2, r3, #2
 80042a0:	441a      	add	r2, r3
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	685b      	ldr	r3, [r3, #4]
 80042a6:	009b      	lsls	r3, r3, #2
 80042a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80042ac:	4a22      	ldr	r2, [pc, #136]	@ (8004338 <UART_SetConfig+0x118>)
 80042ae:	fba2 2303 	umull	r2, r3, r2, r3
 80042b2:	095b      	lsrs	r3, r3, #5
 80042b4:	0119      	lsls	r1, r3, #4
 80042b6:	68fa      	ldr	r2, [r7, #12]
 80042b8:	4613      	mov	r3, r2
 80042ba:	009b      	lsls	r3, r3, #2
 80042bc:	4413      	add	r3, r2
 80042be:	009a      	lsls	r2, r3, #2
 80042c0:	441a      	add	r2, r3
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	685b      	ldr	r3, [r3, #4]
 80042c6:	009b      	lsls	r3, r3, #2
 80042c8:	fbb2 f2f3 	udiv	r2, r2, r3
 80042cc:	4b1a      	ldr	r3, [pc, #104]	@ (8004338 <UART_SetConfig+0x118>)
 80042ce:	fba3 0302 	umull	r0, r3, r3, r2
 80042d2:	095b      	lsrs	r3, r3, #5
 80042d4:	2064      	movs	r0, #100	@ 0x64
 80042d6:	fb00 f303 	mul.w	r3, r0, r3
 80042da:	1ad3      	subs	r3, r2, r3
 80042dc:	011b      	lsls	r3, r3, #4
 80042de:	3332      	adds	r3, #50	@ 0x32
 80042e0:	4a15      	ldr	r2, [pc, #84]	@ (8004338 <UART_SetConfig+0x118>)
 80042e2:	fba2 2303 	umull	r2, r3, r2, r3
 80042e6:	095b      	lsrs	r3, r3, #5
 80042e8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80042ec:	4419      	add	r1, r3
 80042ee:	68fa      	ldr	r2, [r7, #12]
 80042f0:	4613      	mov	r3, r2
 80042f2:	009b      	lsls	r3, r3, #2
 80042f4:	4413      	add	r3, r2
 80042f6:	009a      	lsls	r2, r3, #2
 80042f8:	441a      	add	r2, r3
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	685b      	ldr	r3, [r3, #4]
 80042fe:	009b      	lsls	r3, r3, #2
 8004300:	fbb2 f2f3 	udiv	r2, r2, r3
 8004304:	4b0c      	ldr	r3, [pc, #48]	@ (8004338 <UART_SetConfig+0x118>)
 8004306:	fba3 0302 	umull	r0, r3, r3, r2
 800430a:	095b      	lsrs	r3, r3, #5
 800430c:	2064      	movs	r0, #100	@ 0x64
 800430e:	fb00 f303 	mul.w	r3, r0, r3
 8004312:	1ad3      	subs	r3, r2, r3
 8004314:	011b      	lsls	r3, r3, #4
 8004316:	3332      	adds	r3, #50	@ 0x32
 8004318:	4a07      	ldr	r2, [pc, #28]	@ (8004338 <UART_SetConfig+0x118>)
 800431a:	fba2 2303 	umull	r2, r3, r2, r3
 800431e:	095b      	lsrs	r3, r3, #5
 8004320:	f003 020f 	and.w	r2, r3, #15
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	440a      	add	r2, r1
 800432a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800432c:	bf00      	nop
 800432e:	3710      	adds	r7, #16
 8004330:	46bd      	mov	sp, r7
 8004332:	bd80      	pop	{r7, pc}
 8004334:	40013800 	.word	0x40013800
 8004338:	51eb851f 	.word	0x51eb851f

0800433c <memset>:
 800433c:	4603      	mov	r3, r0
 800433e:	4402      	add	r2, r0
 8004340:	4293      	cmp	r3, r2
 8004342:	d100      	bne.n	8004346 <memset+0xa>
 8004344:	4770      	bx	lr
 8004346:	f803 1b01 	strb.w	r1, [r3], #1
 800434a:	e7f9      	b.n	8004340 <memset+0x4>

0800434c <__errno>:
 800434c:	4b01      	ldr	r3, [pc, #4]	@ (8004354 <__errno+0x8>)
 800434e:	6818      	ldr	r0, [r3, #0]
 8004350:	4770      	bx	lr
 8004352:	bf00      	nop
 8004354:	2000000c 	.word	0x2000000c

08004358 <__libc_init_array>:
 8004358:	b570      	push	{r4, r5, r6, lr}
 800435a:	2600      	movs	r6, #0
 800435c:	4d0c      	ldr	r5, [pc, #48]	@ (8004390 <__libc_init_array+0x38>)
 800435e:	4c0d      	ldr	r4, [pc, #52]	@ (8004394 <__libc_init_array+0x3c>)
 8004360:	1b64      	subs	r4, r4, r5
 8004362:	10a4      	asrs	r4, r4, #2
 8004364:	42a6      	cmp	r6, r4
 8004366:	d109      	bne.n	800437c <__libc_init_array+0x24>
 8004368:	f001 f838 	bl	80053dc <_init>
 800436c:	2600      	movs	r6, #0
 800436e:	4d0a      	ldr	r5, [pc, #40]	@ (8004398 <__libc_init_array+0x40>)
 8004370:	4c0a      	ldr	r4, [pc, #40]	@ (800439c <__libc_init_array+0x44>)
 8004372:	1b64      	subs	r4, r4, r5
 8004374:	10a4      	asrs	r4, r4, #2
 8004376:	42a6      	cmp	r6, r4
 8004378:	d105      	bne.n	8004386 <__libc_init_array+0x2e>
 800437a:	bd70      	pop	{r4, r5, r6, pc}
 800437c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004380:	4798      	blx	r3
 8004382:	3601      	adds	r6, #1
 8004384:	e7ee      	b.n	8004364 <__libc_init_array+0xc>
 8004386:	f855 3b04 	ldr.w	r3, [r5], #4
 800438a:	4798      	blx	r3
 800438c:	3601      	adds	r6, #1
 800438e:	e7f2      	b.n	8004376 <__libc_init_array+0x1e>
 8004390:	08005830 	.word	0x08005830
 8004394:	08005830 	.word	0x08005830
 8004398:	08005830 	.word	0x08005830
 800439c:	08005834 	.word	0x08005834

080043a0 <atan2f>:
 80043a0:	f000 b9f2 	b.w	8004788 <__ieee754_atan2f>

080043a4 <sqrtf>:
 80043a4:	b538      	push	{r3, r4, r5, lr}
 80043a6:	4605      	mov	r5, r0
 80043a8:	f000 f888 	bl	80044bc <__ieee754_sqrtf>
 80043ac:	4629      	mov	r1, r5
 80043ae:	4604      	mov	r4, r0
 80043b0:	4628      	mov	r0, r5
 80043b2:	f7fc fe4b 	bl	800104c <__aeabi_fcmpun>
 80043b6:	b968      	cbnz	r0, 80043d4 <sqrtf+0x30>
 80043b8:	2100      	movs	r1, #0
 80043ba:	4628      	mov	r0, r5
 80043bc:	f7fc fe1e 	bl	8000ffc <__aeabi_fcmplt>
 80043c0:	b140      	cbz	r0, 80043d4 <sqrtf+0x30>
 80043c2:	f7ff ffc3 	bl	800434c <__errno>
 80043c6:	2321      	movs	r3, #33	@ 0x21
 80043c8:	2100      	movs	r1, #0
 80043ca:	6003      	str	r3, [r0, #0]
 80043cc:	4608      	mov	r0, r1
 80043ce:	f7fc fd2b 	bl	8000e28 <__aeabi_fdiv>
 80043d2:	4604      	mov	r4, r0
 80043d4:	4620      	mov	r0, r4
 80043d6:	bd38      	pop	{r3, r4, r5, pc}

080043d8 <cosf>:
 80043d8:	b507      	push	{r0, r1, r2, lr}
 80043da:	4a1a      	ldr	r2, [pc, #104]	@ (8004444 <cosf+0x6c>)
 80043dc:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 80043e0:	4293      	cmp	r3, r2
 80043e2:	4601      	mov	r1, r0
 80043e4:	d805      	bhi.n	80043f2 <cosf+0x1a>
 80043e6:	2100      	movs	r1, #0
 80043e8:	b003      	add	sp, #12
 80043ea:	f85d eb04 	ldr.w	lr, [sp], #4
 80043ee:	f000 b8d5 	b.w	800459c <__kernel_cosf>
 80043f2:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80043f6:	d304      	bcc.n	8004402 <cosf+0x2a>
 80043f8:	f7fc fb58 	bl	8000aac <__aeabi_fsub>
 80043fc:	b003      	add	sp, #12
 80043fe:	f85d fb04 	ldr.w	pc, [sp], #4
 8004402:	4669      	mov	r1, sp
 8004404:	f000 fa48 	bl	8004898 <__ieee754_rem_pio2f>
 8004408:	f000 0203 	and.w	r2, r0, #3
 800440c:	2a01      	cmp	r2, #1
 800440e:	d007      	beq.n	8004420 <cosf+0x48>
 8004410:	2a02      	cmp	r2, #2
 8004412:	d00c      	beq.n	800442e <cosf+0x56>
 8004414:	b982      	cbnz	r2, 8004438 <cosf+0x60>
 8004416:	9901      	ldr	r1, [sp, #4]
 8004418:	9800      	ldr	r0, [sp, #0]
 800441a:	f000 f8bf 	bl	800459c <__kernel_cosf>
 800441e:	e7ed      	b.n	80043fc <cosf+0x24>
 8004420:	9901      	ldr	r1, [sp, #4]
 8004422:	9800      	ldr	r0, [sp, #0]
 8004424:	f000 f93a 	bl	800469c <__kernel_sinf>
 8004428:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 800442c:	e7e6      	b.n	80043fc <cosf+0x24>
 800442e:	9901      	ldr	r1, [sp, #4]
 8004430:	9800      	ldr	r0, [sp, #0]
 8004432:	f000 f8b3 	bl	800459c <__kernel_cosf>
 8004436:	e7f7      	b.n	8004428 <cosf+0x50>
 8004438:	2201      	movs	r2, #1
 800443a:	9901      	ldr	r1, [sp, #4]
 800443c:	9800      	ldr	r0, [sp, #0]
 800443e:	f000 f92d 	bl	800469c <__kernel_sinf>
 8004442:	e7db      	b.n	80043fc <cosf+0x24>
 8004444:	3f490fd8 	.word	0x3f490fd8

08004448 <sinf>:
 8004448:	b507      	push	{r0, r1, r2, lr}
 800444a:	4a1b      	ldr	r2, [pc, #108]	@ (80044b8 <sinf+0x70>)
 800444c:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8004450:	4293      	cmp	r3, r2
 8004452:	4601      	mov	r1, r0
 8004454:	d806      	bhi.n	8004464 <sinf+0x1c>
 8004456:	2200      	movs	r2, #0
 8004458:	2100      	movs	r1, #0
 800445a:	b003      	add	sp, #12
 800445c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004460:	f000 b91c 	b.w	800469c <__kernel_sinf>
 8004464:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8004468:	d304      	bcc.n	8004474 <sinf+0x2c>
 800446a:	f7fc fb1f 	bl	8000aac <__aeabi_fsub>
 800446e:	b003      	add	sp, #12
 8004470:	f85d fb04 	ldr.w	pc, [sp], #4
 8004474:	4669      	mov	r1, sp
 8004476:	f000 fa0f 	bl	8004898 <__ieee754_rem_pio2f>
 800447a:	f000 0003 	and.w	r0, r0, #3
 800447e:	2801      	cmp	r0, #1
 8004480:	d008      	beq.n	8004494 <sinf+0x4c>
 8004482:	2802      	cmp	r0, #2
 8004484:	d00b      	beq.n	800449e <sinf+0x56>
 8004486:	b990      	cbnz	r0, 80044ae <sinf+0x66>
 8004488:	2201      	movs	r2, #1
 800448a:	9901      	ldr	r1, [sp, #4]
 800448c:	9800      	ldr	r0, [sp, #0]
 800448e:	f000 f905 	bl	800469c <__kernel_sinf>
 8004492:	e7ec      	b.n	800446e <sinf+0x26>
 8004494:	9901      	ldr	r1, [sp, #4]
 8004496:	9800      	ldr	r0, [sp, #0]
 8004498:	f000 f880 	bl	800459c <__kernel_cosf>
 800449c:	e7e7      	b.n	800446e <sinf+0x26>
 800449e:	2201      	movs	r2, #1
 80044a0:	9901      	ldr	r1, [sp, #4]
 80044a2:	9800      	ldr	r0, [sp, #0]
 80044a4:	f000 f8fa 	bl	800469c <__kernel_sinf>
 80044a8:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 80044ac:	e7df      	b.n	800446e <sinf+0x26>
 80044ae:	9901      	ldr	r1, [sp, #4]
 80044b0:	9800      	ldr	r0, [sp, #0]
 80044b2:	f000 f873 	bl	800459c <__kernel_cosf>
 80044b6:	e7f7      	b.n	80044a8 <sinf+0x60>
 80044b8:	3f490fd8 	.word	0x3f490fd8

080044bc <__ieee754_sqrtf>:
 80044bc:	f020 4200 	bic.w	r2, r0, #2147483648	@ 0x80000000
 80044c0:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 80044c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80044c8:	4603      	mov	r3, r0
 80044ca:	4604      	mov	r4, r0
 80044cc:	d30a      	bcc.n	80044e4 <__ieee754_sqrtf+0x28>
 80044ce:	4601      	mov	r1, r0
 80044d0:	f7fc fbf6 	bl	8000cc0 <__aeabi_fmul>
 80044d4:	4601      	mov	r1, r0
 80044d6:	4620      	mov	r0, r4
 80044d8:	f7fc faea 	bl	8000ab0 <__addsf3>
 80044dc:	4604      	mov	r4, r0
 80044de:	4620      	mov	r0, r4
 80044e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80044e4:	2a00      	cmp	r2, #0
 80044e6:	d0fa      	beq.n	80044de <__ieee754_sqrtf+0x22>
 80044e8:	2800      	cmp	r0, #0
 80044ea:	da06      	bge.n	80044fa <__ieee754_sqrtf+0x3e>
 80044ec:	4601      	mov	r1, r0
 80044ee:	f7fc fadd 	bl	8000aac <__aeabi_fsub>
 80044f2:	4601      	mov	r1, r0
 80044f4:	f7fc fc98 	bl	8000e28 <__aeabi_fdiv>
 80044f8:	e7f0      	b.n	80044dc <__ieee754_sqrtf+0x20>
 80044fa:	f010 41ff 	ands.w	r1, r0, #2139095040	@ 0x7f800000
 80044fe:	d03c      	beq.n	800457a <__ieee754_sqrtf+0xbe>
 8004500:	15c2      	asrs	r2, r0, #23
 8004502:	2400      	movs	r4, #0
 8004504:	2019      	movs	r0, #25
 8004506:	4626      	mov	r6, r4
 8004508:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 800450c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8004510:	f1a2 057f 	sub.w	r5, r2, #127	@ 0x7f
 8004514:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004518:	07d2      	lsls	r2, r2, #31
 800451a:	bf58      	it	pl
 800451c:	005b      	lslpl	r3, r3, #1
 800451e:	106d      	asrs	r5, r5, #1
 8004520:	005b      	lsls	r3, r3, #1
 8004522:	1872      	adds	r2, r6, r1
 8004524:	429a      	cmp	r2, r3
 8004526:	bfcf      	iteee	gt
 8004528:	461a      	movgt	r2, r3
 800452a:	1856      	addle	r6, r2, r1
 800452c:	1864      	addle	r4, r4, r1
 800452e:	1a9a      	suble	r2, r3, r2
 8004530:	3801      	subs	r0, #1
 8004532:	ea4f 0342 	mov.w	r3, r2, lsl #1
 8004536:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800453a:	d1f2      	bne.n	8004522 <__ieee754_sqrtf+0x66>
 800453c:	b1ba      	cbz	r2, 800456e <__ieee754_sqrtf+0xb2>
 800453e:	4e15      	ldr	r6, [pc, #84]	@ (8004594 <__ieee754_sqrtf+0xd8>)
 8004540:	4f15      	ldr	r7, [pc, #84]	@ (8004598 <__ieee754_sqrtf+0xdc>)
 8004542:	6830      	ldr	r0, [r6, #0]
 8004544:	6839      	ldr	r1, [r7, #0]
 8004546:	f7fc fab1 	bl	8000aac <__aeabi_fsub>
 800454a:	f8d6 8000 	ldr.w	r8, [r6]
 800454e:	4601      	mov	r1, r0
 8004550:	4640      	mov	r0, r8
 8004552:	f7fc fd5d 	bl	8001010 <__aeabi_fcmple>
 8004556:	b150      	cbz	r0, 800456e <__ieee754_sqrtf+0xb2>
 8004558:	6830      	ldr	r0, [r6, #0]
 800455a:	6839      	ldr	r1, [r7, #0]
 800455c:	f7fc faa8 	bl	8000ab0 <__addsf3>
 8004560:	6836      	ldr	r6, [r6, #0]
 8004562:	4601      	mov	r1, r0
 8004564:	4630      	mov	r0, r6
 8004566:	f7fc fd49 	bl	8000ffc <__aeabi_fcmplt>
 800456a:	b170      	cbz	r0, 800458a <__ieee754_sqrtf+0xce>
 800456c:	3402      	adds	r4, #2
 800456e:	1064      	asrs	r4, r4, #1
 8004570:	f104 547c 	add.w	r4, r4, #1056964608	@ 0x3f000000
 8004574:	eb04 54c5 	add.w	r4, r4, r5, lsl #23
 8004578:	e7b1      	b.n	80044de <__ieee754_sqrtf+0x22>
 800457a:	005b      	lsls	r3, r3, #1
 800457c:	0218      	lsls	r0, r3, #8
 800457e:	460a      	mov	r2, r1
 8004580:	f101 0101 	add.w	r1, r1, #1
 8004584:	d5f9      	bpl.n	800457a <__ieee754_sqrtf+0xbe>
 8004586:	4252      	negs	r2, r2
 8004588:	e7bb      	b.n	8004502 <__ieee754_sqrtf+0x46>
 800458a:	3401      	adds	r4, #1
 800458c:	f024 0401 	bic.w	r4, r4, #1
 8004590:	e7ed      	b.n	800456e <__ieee754_sqrtf+0xb2>
 8004592:	bf00      	nop
 8004594:	08005424 	.word	0x08005424
 8004598:	08005420 	.word	0x08005420

0800459c <__kernel_cosf>:
 800459c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80045a0:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 80045a4:	f1b5 5f48 	cmp.w	r5, #838860800	@ 0x32000000
 80045a8:	4606      	mov	r6, r0
 80045aa:	4688      	mov	r8, r1
 80045ac:	d203      	bcs.n	80045b6 <__kernel_cosf+0x1a>
 80045ae:	f7fc fd63 	bl	8001078 <__aeabi_f2iz>
 80045b2:	2800      	cmp	r0, #0
 80045b4:	d05c      	beq.n	8004670 <__kernel_cosf+0xd4>
 80045b6:	4631      	mov	r1, r6
 80045b8:	4630      	mov	r0, r6
 80045ba:	f7fc fb81 	bl	8000cc0 <__aeabi_fmul>
 80045be:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 80045c2:	4604      	mov	r4, r0
 80045c4:	f7fc fb7c 	bl	8000cc0 <__aeabi_fmul>
 80045c8:	492b      	ldr	r1, [pc, #172]	@ (8004678 <__kernel_cosf+0xdc>)
 80045ca:	4607      	mov	r7, r0
 80045cc:	4620      	mov	r0, r4
 80045ce:	f7fc fb77 	bl	8000cc0 <__aeabi_fmul>
 80045d2:	492a      	ldr	r1, [pc, #168]	@ (800467c <__kernel_cosf+0xe0>)
 80045d4:	f7fc fa6c 	bl	8000ab0 <__addsf3>
 80045d8:	4621      	mov	r1, r4
 80045da:	f7fc fb71 	bl	8000cc0 <__aeabi_fmul>
 80045de:	4928      	ldr	r1, [pc, #160]	@ (8004680 <__kernel_cosf+0xe4>)
 80045e0:	f7fc fa64 	bl	8000aac <__aeabi_fsub>
 80045e4:	4621      	mov	r1, r4
 80045e6:	f7fc fb6b 	bl	8000cc0 <__aeabi_fmul>
 80045ea:	4926      	ldr	r1, [pc, #152]	@ (8004684 <__kernel_cosf+0xe8>)
 80045ec:	f7fc fa60 	bl	8000ab0 <__addsf3>
 80045f0:	4621      	mov	r1, r4
 80045f2:	f7fc fb65 	bl	8000cc0 <__aeabi_fmul>
 80045f6:	4924      	ldr	r1, [pc, #144]	@ (8004688 <__kernel_cosf+0xec>)
 80045f8:	f7fc fa58 	bl	8000aac <__aeabi_fsub>
 80045fc:	4621      	mov	r1, r4
 80045fe:	f7fc fb5f 	bl	8000cc0 <__aeabi_fmul>
 8004602:	4922      	ldr	r1, [pc, #136]	@ (800468c <__kernel_cosf+0xf0>)
 8004604:	f7fc fa54 	bl	8000ab0 <__addsf3>
 8004608:	4621      	mov	r1, r4
 800460a:	f7fc fb59 	bl	8000cc0 <__aeabi_fmul>
 800460e:	4621      	mov	r1, r4
 8004610:	f7fc fb56 	bl	8000cc0 <__aeabi_fmul>
 8004614:	4641      	mov	r1, r8
 8004616:	4604      	mov	r4, r0
 8004618:	4630      	mov	r0, r6
 800461a:	f7fc fb51 	bl	8000cc0 <__aeabi_fmul>
 800461e:	4601      	mov	r1, r0
 8004620:	4620      	mov	r0, r4
 8004622:	f7fc fa43 	bl	8000aac <__aeabi_fsub>
 8004626:	4b1a      	ldr	r3, [pc, #104]	@ (8004690 <__kernel_cosf+0xf4>)
 8004628:	4604      	mov	r4, r0
 800462a:	429d      	cmp	r5, r3
 800462c:	d80a      	bhi.n	8004644 <__kernel_cosf+0xa8>
 800462e:	4601      	mov	r1, r0
 8004630:	4638      	mov	r0, r7
 8004632:	f7fc fa3b 	bl	8000aac <__aeabi_fsub>
 8004636:	4601      	mov	r1, r0
 8004638:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800463c:	f7fc fa36 	bl	8000aac <__aeabi_fsub>
 8004640:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004644:	4b13      	ldr	r3, [pc, #76]	@ (8004694 <__kernel_cosf+0xf8>)
 8004646:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800464a:	429d      	cmp	r5, r3
 800464c:	bf8c      	ite	hi
 800464e:	4d12      	ldrhi	r5, [pc, #72]	@ (8004698 <__kernel_cosf+0xfc>)
 8004650:	f105 457f 	addls.w	r5, r5, #4278190080	@ 0xff000000
 8004654:	4629      	mov	r1, r5
 8004656:	f7fc fa29 	bl	8000aac <__aeabi_fsub>
 800465a:	4629      	mov	r1, r5
 800465c:	4606      	mov	r6, r0
 800465e:	4638      	mov	r0, r7
 8004660:	f7fc fa24 	bl	8000aac <__aeabi_fsub>
 8004664:	4621      	mov	r1, r4
 8004666:	f7fc fa21 	bl	8000aac <__aeabi_fsub>
 800466a:	4601      	mov	r1, r0
 800466c:	4630      	mov	r0, r6
 800466e:	e7e5      	b.n	800463c <__kernel_cosf+0xa0>
 8004670:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8004674:	e7e4      	b.n	8004640 <__kernel_cosf+0xa4>
 8004676:	bf00      	nop
 8004678:	ad47d74e 	.word	0xad47d74e
 800467c:	310f74f6 	.word	0x310f74f6
 8004680:	3493f27c 	.word	0x3493f27c
 8004684:	37d00d01 	.word	0x37d00d01
 8004688:	3ab60b61 	.word	0x3ab60b61
 800468c:	3d2aaaab 	.word	0x3d2aaaab
 8004690:	3e999999 	.word	0x3e999999
 8004694:	3f480000 	.word	0x3f480000
 8004698:	3e900000 	.word	0x3e900000

0800469c <__kernel_sinf>:
 800469c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80046a0:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 80046a4:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 80046a8:	4604      	mov	r4, r0
 80046aa:	460f      	mov	r7, r1
 80046ac:	4691      	mov	r9, r2
 80046ae:	d203      	bcs.n	80046b8 <__kernel_sinf+0x1c>
 80046b0:	f7fc fce2 	bl	8001078 <__aeabi_f2iz>
 80046b4:	2800      	cmp	r0, #0
 80046b6:	d035      	beq.n	8004724 <__kernel_sinf+0x88>
 80046b8:	4621      	mov	r1, r4
 80046ba:	4620      	mov	r0, r4
 80046bc:	f7fc fb00 	bl	8000cc0 <__aeabi_fmul>
 80046c0:	4605      	mov	r5, r0
 80046c2:	4601      	mov	r1, r0
 80046c4:	4620      	mov	r0, r4
 80046c6:	f7fc fafb 	bl	8000cc0 <__aeabi_fmul>
 80046ca:	4929      	ldr	r1, [pc, #164]	@ (8004770 <__kernel_sinf+0xd4>)
 80046cc:	4606      	mov	r6, r0
 80046ce:	4628      	mov	r0, r5
 80046d0:	f7fc faf6 	bl	8000cc0 <__aeabi_fmul>
 80046d4:	4927      	ldr	r1, [pc, #156]	@ (8004774 <__kernel_sinf+0xd8>)
 80046d6:	f7fc f9e9 	bl	8000aac <__aeabi_fsub>
 80046da:	4629      	mov	r1, r5
 80046dc:	f7fc faf0 	bl	8000cc0 <__aeabi_fmul>
 80046e0:	4925      	ldr	r1, [pc, #148]	@ (8004778 <__kernel_sinf+0xdc>)
 80046e2:	f7fc f9e5 	bl	8000ab0 <__addsf3>
 80046e6:	4629      	mov	r1, r5
 80046e8:	f7fc faea 	bl	8000cc0 <__aeabi_fmul>
 80046ec:	4923      	ldr	r1, [pc, #140]	@ (800477c <__kernel_sinf+0xe0>)
 80046ee:	f7fc f9dd 	bl	8000aac <__aeabi_fsub>
 80046f2:	4629      	mov	r1, r5
 80046f4:	f7fc fae4 	bl	8000cc0 <__aeabi_fmul>
 80046f8:	4921      	ldr	r1, [pc, #132]	@ (8004780 <__kernel_sinf+0xe4>)
 80046fa:	f7fc f9d9 	bl	8000ab0 <__addsf3>
 80046fe:	4680      	mov	r8, r0
 8004700:	f1b9 0f00 	cmp.w	r9, #0
 8004704:	d111      	bne.n	800472a <__kernel_sinf+0x8e>
 8004706:	4601      	mov	r1, r0
 8004708:	4628      	mov	r0, r5
 800470a:	f7fc fad9 	bl	8000cc0 <__aeabi_fmul>
 800470e:	491d      	ldr	r1, [pc, #116]	@ (8004784 <__kernel_sinf+0xe8>)
 8004710:	f7fc f9cc 	bl	8000aac <__aeabi_fsub>
 8004714:	4631      	mov	r1, r6
 8004716:	f7fc fad3 	bl	8000cc0 <__aeabi_fmul>
 800471a:	4601      	mov	r1, r0
 800471c:	4620      	mov	r0, r4
 800471e:	f7fc f9c7 	bl	8000ab0 <__addsf3>
 8004722:	4604      	mov	r4, r0
 8004724:	4620      	mov	r0, r4
 8004726:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800472a:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 800472e:	4638      	mov	r0, r7
 8004730:	f7fc fac6 	bl	8000cc0 <__aeabi_fmul>
 8004734:	4641      	mov	r1, r8
 8004736:	4681      	mov	r9, r0
 8004738:	4630      	mov	r0, r6
 800473a:	f7fc fac1 	bl	8000cc0 <__aeabi_fmul>
 800473e:	4601      	mov	r1, r0
 8004740:	4648      	mov	r0, r9
 8004742:	f7fc f9b3 	bl	8000aac <__aeabi_fsub>
 8004746:	4629      	mov	r1, r5
 8004748:	f7fc faba 	bl	8000cc0 <__aeabi_fmul>
 800474c:	4639      	mov	r1, r7
 800474e:	f7fc f9ad 	bl	8000aac <__aeabi_fsub>
 8004752:	490c      	ldr	r1, [pc, #48]	@ (8004784 <__kernel_sinf+0xe8>)
 8004754:	4605      	mov	r5, r0
 8004756:	4630      	mov	r0, r6
 8004758:	f7fc fab2 	bl	8000cc0 <__aeabi_fmul>
 800475c:	4601      	mov	r1, r0
 800475e:	4628      	mov	r0, r5
 8004760:	f7fc f9a6 	bl	8000ab0 <__addsf3>
 8004764:	4601      	mov	r1, r0
 8004766:	4620      	mov	r0, r4
 8004768:	f7fc f9a0 	bl	8000aac <__aeabi_fsub>
 800476c:	e7d9      	b.n	8004722 <__kernel_sinf+0x86>
 800476e:	bf00      	nop
 8004770:	2f2ec9d3 	.word	0x2f2ec9d3
 8004774:	32d72f34 	.word	0x32d72f34
 8004778:	3638ef1b 	.word	0x3638ef1b
 800477c:	39500d01 	.word	0x39500d01
 8004780:	3c088889 	.word	0x3c088889
 8004784:	3e2aaaab 	.word	0x3e2aaaab

08004788 <__ieee754_atan2f>:
 8004788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800478a:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 800478e:	f1b6 4fff 	cmp.w	r6, #2139095040	@ 0x7f800000
 8004792:	4603      	mov	r3, r0
 8004794:	d805      	bhi.n	80047a2 <__ieee754_atan2f+0x1a>
 8004796:	f020 4200 	bic.w	r2, r0, #2147483648	@ 0x80000000
 800479a:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800479e:	4607      	mov	r7, r0
 80047a0:	d904      	bls.n	80047ac <__ieee754_atan2f+0x24>
 80047a2:	4618      	mov	r0, r3
 80047a4:	f7fc f984 	bl	8000ab0 <__addsf3>
 80047a8:	4603      	mov	r3, r0
 80047aa:	e010      	b.n	80047ce <__ieee754_atan2f+0x46>
 80047ac:	f1b1 5f7e 	cmp.w	r1, #1065353216	@ 0x3f800000
 80047b0:	d103      	bne.n	80047ba <__ieee754_atan2f+0x32>
 80047b2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80047b6:	f000 b9d5 	b.w	8004b64 <atanf>
 80047ba:	178c      	asrs	r4, r1, #30
 80047bc:	f004 0402 	and.w	r4, r4, #2
 80047c0:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 80047c4:	b92a      	cbnz	r2, 80047d2 <__ieee754_atan2f+0x4a>
 80047c6:	2c02      	cmp	r4, #2
 80047c8:	d04b      	beq.n	8004862 <__ieee754_atan2f+0xda>
 80047ca:	2c03      	cmp	r4, #3
 80047cc:	d04b      	beq.n	8004866 <__ieee754_atan2f+0xde>
 80047ce:	4618      	mov	r0, r3
 80047d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80047d2:	b91e      	cbnz	r6, 80047dc <__ieee754_atan2f+0x54>
 80047d4:	2f00      	cmp	r7, #0
 80047d6:	db4c      	blt.n	8004872 <__ieee754_atan2f+0xea>
 80047d8:	4b27      	ldr	r3, [pc, #156]	@ (8004878 <__ieee754_atan2f+0xf0>)
 80047da:	e7f8      	b.n	80047ce <__ieee754_atan2f+0x46>
 80047dc:	f1b6 4fff 	cmp.w	r6, #2139095040	@ 0x7f800000
 80047e0:	d10e      	bne.n	8004800 <__ieee754_atan2f+0x78>
 80047e2:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 80047e6:	f104 34ff 	add.w	r4, r4, #4294967295
 80047ea:	d105      	bne.n	80047f8 <__ieee754_atan2f+0x70>
 80047ec:	2c02      	cmp	r4, #2
 80047ee:	d83c      	bhi.n	800486a <__ieee754_atan2f+0xe2>
 80047f0:	4b22      	ldr	r3, [pc, #136]	@ (800487c <__ieee754_atan2f+0xf4>)
 80047f2:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80047f6:	e7ea      	b.n	80047ce <__ieee754_atan2f+0x46>
 80047f8:	2c02      	cmp	r4, #2
 80047fa:	d838      	bhi.n	800486e <__ieee754_atan2f+0xe6>
 80047fc:	4b20      	ldr	r3, [pc, #128]	@ (8004880 <__ieee754_atan2f+0xf8>)
 80047fe:	e7f8      	b.n	80047f2 <__ieee754_atan2f+0x6a>
 8004800:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8004804:	d0e6      	beq.n	80047d4 <__ieee754_atan2f+0x4c>
 8004806:	1b92      	subs	r2, r2, r6
 8004808:	f1b2 5ff4 	cmp.w	r2, #511705088	@ 0x1e800000
 800480c:	ea4f 50e2 	mov.w	r0, r2, asr #23
 8004810:	da17      	bge.n	8004842 <__ieee754_atan2f+0xba>
 8004812:	2900      	cmp	r1, #0
 8004814:	da01      	bge.n	800481a <__ieee754_atan2f+0x92>
 8004816:	303c      	adds	r0, #60	@ 0x3c
 8004818:	db15      	blt.n	8004846 <__ieee754_atan2f+0xbe>
 800481a:	4618      	mov	r0, r3
 800481c:	f7fc fb04 	bl	8000e28 <__aeabi_fdiv>
 8004820:	f000 faac 	bl	8004d7c <fabsf>
 8004824:	f000 f99e 	bl	8004b64 <atanf>
 8004828:	4603      	mov	r3, r0
 800482a:	2c01      	cmp	r4, #1
 800482c:	d00d      	beq.n	800484a <__ieee754_atan2f+0xc2>
 800482e:	2c02      	cmp	r4, #2
 8004830:	d00e      	beq.n	8004850 <__ieee754_atan2f+0xc8>
 8004832:	2c00      	cmp	r4, #0
 8004834:	d0cb      	beq.n	80047ce <__ieee754_atan2f+0x46>
 8004836:	4913      	ldr	r1, [pc, #76]	@ (8004884 <__ieee754_atan2f+0xfc>)
 8004838:	4618      	mov	r0, r3
 800483a:	f7fc f939 	bl	8000ab0 <__addsf3>
 800483e:	4912      	ldr	r1, [pc, #72]	@ (8004888 <__ieee754_atan2f+0x100>)
 8004840:	e00c      	b.n	800485c <__ieee754_atan2f+0xd4>
 8004842:	4b0d      	ldr	r3, [pc, #52]	@ (8004878 <__ieee754_atan2f+0xf0>)
 8004844:	e7f1      	b.n	800482a <__ieee754_atan2f+0xa2>
 8004846:	2300      	movs	r3, #0
 8004848:	e7ef      	b.n	800482a <__ieee754_atan2f+0xa2>
 800484a:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800484e:	e7be      	b.n	80047ce <__ieee754_atan2f+0x46>
 8004850:	490c      	ldr	r1, [pc, #48]	@ (8004884 <__ieee754_atan2f+0xfc>)
 8004852:	4618      	mov	r0, r3
 8004854:	f7fc f92c 	bl	8000ab0 <__addsf3>
 8004858:	4601      	mov	r1, r0
 800485a:	480b      	ldr	r0, [pc, #44]	@ (8004888 <__ieee754_atan2f+0x100>)
 800485c:	f7fc f926 	bl	8000aac <__aeabi_fsub>
 8004860:	e7a2      	b.n	80047a8 <__ieee754_atan2f+0x20>
 8004862:	4b09      	ldr	r3, [pc, #36]	@ (8004888 <__ieee754_atan2f+0x100>)
 8004864:	e7b3      	b.n	80047ce <__ieee754_atan2f+0x46>
 8004866:	4b09      	ldr	r3, [pc, #36]	@ (800488c <__ieee754_atan2f+0x104>)
 8004868:	e7b1      	b.n	80047ce <__ieee754_atan2f+0x46>
 800486a:	4b09      	ldr	r3, [pc, #36]	@ (8004890 <__ieee754_atan2f+0x108>)
 800486c:	e7af      	b.n	80047ce <__ieee754_atan2f+0x46>
 800486e:	2300      	movs	r3, #0
 8004870:	e7ad      	b.n	80047ce <__ieee754_atan2f+0x46>
 8004872:	4b08      	ldr	r3, [pc, #32]	@ (8004894 <__ieee754_atan2f+0x10c>)
 8004874:	e7ab      	b.n	80047ce <__ieee754_atan2f+0x46>
 8004876:	bf00      	nop
 8004878:	3fc90fdb 	.word	0x3fc90fdb
 800487c:	08005434 	.word	0x08005434
 8004880:	08005428 	.word	0x08005428
 8004884:	33bbbd2e 	.word	0x33bbbd2e
 8004888:	40490fdb 	.word	0x40490fdb
 800488c:	c0490fdb 	.word	0xc0490fdb
 8004890:	3f490fdb 	.word	0x3f490fdb
 8004894:	bfc90fdb 	.word	0xbfc90fdb

08004898 <__ieee754_rem_pio2f>:
 8004898:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800489c:	4aa4      	ldr	r2, [pc, #656]	@ (8004b30 <__ieee754_rem_pio2f+0x298>)
 800489e:	f020 4800 	bic.w	r8, r0, #2147483648	@ 0x80000000
 80048a2:	4590      	cmp	r8, r2
 80048a4:	460c      	mov	r4, r1
 80048a6:	4682      	mov	sl, r0
 80048a8:	b087      	sub	sp, #28
 80048aa:	d804      	bhi.n	80048b6 <__ieee754_rem_pio2f+0x1e>
 80048ac:	2300      	movs	r3, #0
 80048ae:	6008      	str	r0, [r1, #0]
 80048b0:	604b      	str	r3, [r1, #4]
 80048b2:	2500      	movs	r5, #0
 80048b4:	e01d      	b.n	80048f2 <__ieee754_rem_pio2f+0x5a>
 80048b6:	4a9f      	ldr	r2, [pc, #636]	@ (8004b34 <__ieee754_rem_pio2f+0x29c>)
 80048b8:	4590      	cmp	r8, r2
 80048ba:	d84f      	bhi.n	800495c <__ieee754_rem_pio2f+0xc4>
 80048bc:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 80048c0:	2800      	cmp	r0, #0
 80048c2:	499d      	ldr	r1, [pc, #628]	@ (8004b38 <__ieee754_rem_pio2f+0x2a0>)
 80048c4:	4f9d      	ldr	r7, [pc, #628]	@ (8004b3c <__ieee754_rem_pio2f+0x2a4>)
 80048c6:	f025 050f 	bic.w	r5, r5, #15
 80048ca:	dd24      	ble.n	8004916 <__ieee754_rem_pio2f+0x7e>
 80048cc:	f7fc f8ee 	bl	8000aac <__aeabi_fsub>
 80048d0:	42bd      	cmp	r5, r7
 80048d2:	4606      	mov	r6, r0
 80048d4:	d011      	beq.n	80048fa <__ieee754_rem_pio2f+0x62>
 80048d6:	499a      	ldr	r1, [pc, #616]	@ (8004b40 <__ieee754_rem_pio2f+0x2a8>)
 80048d8:	f7fc f8e8 	bl	8000aac <__aeabi_fsub>
 80048dc:	4601      	mov	r1, r0
 80048de:	4605      	mov	r5, r0
 80048e0:	4630      	mov	r0, r6
 80048e2:	f7fc f8e3 	bl	8000aac <__aeabi_fsub>
 80048e6:	4996      	ldr	r1, [pc, #600]	@ (8004b40 <__ieee754_rem_pio2f+0x2a8>)
 80048e8:	f7fc f8e0 	bl	8000aac <__aeabi_fsub>
 80048ec:	6025      	str	r5, [r4, #0]
 80048ee:	2501      	movs	r5, #1
 80048f0:	6060      	str	r0, [r4, #4]
 80048f2:	4628      	mov	r0, r5
 80048f4:	b007      	add	sp, #28
 80048f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80048fa:	4992      	ldr	r1, [pc, #584]	@ (8004b44 <__ieee754_rem_pio2f+0x2ac>)
 80048fc:	f7fc f8d6 	bl	8000aac <__aeabi_fsub>
 8004900:	4991      	ldr	r1, [pc, #580]	@ (8004b48 <__ieee754_rem_pio2f+0x2b0>)
 8004902:	4606      	mov	r6, r0
 8004904:	f7fc f8d2 	bl	8000aac <__aeabi_fsub>
 8004908:	4601      	mov	r1, r0
 800490a:	4605      	mov	r5, r0
 800490c:	4630      	mov	r0, r6
 800490e:	f7fc f8cd 	bl	8000aac <__aeabi_fsub>
 8004912:	498d      	ldr	r1, [pc, #564]	@ (8004b48 <__ieee754_rem_pio2f+0x2b0>)
 8004914:	e7e8      	b.n	80048e8 <__ieee754_rem_pio2f+0x50>
 8004916:	f7fc f8cb 	bl	8000ab0 <__addsf3>
 800491a:	42bd      	cmp	r5, r7
 800491c:	4606      	mov	r6, r0
 800491e:	d00f      	beq.n	8004940 <__ieee754_rem_pio2f+0xa8>
 8004920:	4987      	ldr	r1, [pc, #540]	@ (8004b40 <__ieee754_rem_pio2f+0x2a8>)
 8004922:	f7fc f8c5 	bl	8000ab0 <__addsf3>
 8004926:	4601      	mov	r1, r0
 8004928:	4605      	mov	r5, r0
 800492a:	4630      	mov	r0, r6
 800492c:	f7fc f8be 	bl	8000aac <__aeabi_fsub>
 8004930:	4983      	ldr	r1, [pc, #524]	@ (8004b40 <__ieee754_rem_pio2f+0x2a8>)
 8004932:	f7fc f8bd 	bl	8000ab0 <__addsf3>
 8004936:	6025      	str	r5, [r4, #0]
 8004938:	6060      	str	r0, [r4, #4]
 800493a:	f04f 35ff 	mov.w	r5, #4294967295
 800493e:	e7d8      	b.n	80048f2 <__ieee754_rem_pio2f+0x5a>
 8004940:	4980      	ldr	r1, [pc, #512]	@ (8004b44 <__ieee754_rem_pio2f+0x2ac>)
 8004942:	f7fc f8b5 	bl	8000ab0 <__addsf3>
 8004946:	4980      	ldr	r1, [pc, #512]	@ (8004b48 <__ieee754_rem_pio2f+0x2b0>)
 8004948:	4606      	mov	r6, r0
 800494a:	f7fc f8b1 	bl	8000ab0 <__addsf3>
 800494e:	4601      	mov	r1, r0
 8004950:	4605      	mov	r5, r0
 8004952:	4630      	mov	r0, r6
 8004954:	f7fc f8aa 	bl	8000aac <__aeabi_fsub>
 8004958:	497b      	ldr	r1, [pc, #492]	@ (8004b48 <__ieee754_rem_pio2f+0x2b0>)
 800495a:	e7ea      	b.n	8004932 <__ieee754_rem_pio2f+0x9a>
 800495c:	4a7b      	ldr	r2, [pc, #492]	@ (8004b4c <__ieee754_rem_pio2f+0x2b4>)
 800495e:	4590      	cmp	r8, r2
 8004960:	f200 8095 	bhi.w	8004a8e <__ieee754_rem_pio2f+0x1f6>
 8004964:	f000 fa0a 	bl	8004d7c <fabsf>
 8004968:	4979      	ldr	r1, [pc, #484]	@ (8004b50 <__ieee754_rem_pio2f+0x2b8>)
 800496a:	4606      	mov	r6, r0
 800496c:	f7fc f9a8 	bl	8000cc0 <__aeabi_fmul>
 8004970:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8004974:	f7fc f89c 	bl	8000ab0 <__addsf3>
 8004978:	f7fc fb7e 	bl	8001078 <__aeabi_f2iz>
 800497c:	4605      	mov	r5, r0
 800497e:	f7fc f94b 	bl	8000c18 <__aeabi_i2f>
 8004982:	496d      	ldr	r1, [pc, #436]	@ (8004b38 <__ieee754_rem_pio2f+0x2a0>)
 8004984:	4681      	mov	r9, r0
 8004986:	f7fc f99b 	bl	8000cc0 <__aeabi_fmul>
 800498a:	4601      	mov	r1, r0
 800498c:	4630      	mov	r0, r6
 800498e:	f7fc f88d 	bl	8000aac <__aeabi_fsub>
 8004992:	496b      	ldr	r1, [pc, #428]	@ (8004b40 <__ieee754_rem_pio2f+0x2a8>)
 8004994:	4607      	mov	r7, r0
 8004996:	4648      	mov	r0, r9
 8004998:	f7fc f992 	bl	8000cc0 <__aeabi_fmul>
 800499c:	2d1f      	cmp	r5, #31
 800499e:	4606      	mov	r6, r0
 80049a0:	dc0e      	bgt.n	80049c0 <__ieee754_rem_pio2f+0x128>
 80049a2:	4a6c      	ldr	r2, [pc, #432]	@ (8004b54 <__ieee754_rem_pio2f+0x2bc>)
 80049a4:	1e69      	subs	r1, r5, #1
 80049a6:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 80049aa:	f02a 4300 	bic.w	r3, sl, #2147483648	@ 0x80000000
 80049ae:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d004      	beq.n	80049c0 <__ieee754_rem_pio2f+0x128>
 80049b6:	4631      	mov	r1, r6
 80049b8:	4638      	mov	r0, r7
 80049ba:	f7fc f877 	bl	8000aac <__aeabi_fsub>
 80049be:	e00b      	b.n	80049d8 <__ieee754_rem_pio2f+0x140>
 80049c0:	4631      	mov	r1, r6
 80049c2:	4638      	mov	r0, r7
 80049c4:	f7fc f872 	bl	8000aac <__aeabi_fsub>
 80049c8:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 80049cc:	ebc3 53d8 	rsb	r3, r3, r8, lsr #23
 80049d0:	2b08      	cmp	r3, #8
 80049d2:	ea4f 5be8 	mov.w	fp, r8, asr #23
 80049d6:	dc01      	bgt.n	80049dc <__ieee754_rem_pio2f+0x144>
 80049d8:	6020      	str	r0, [r4, #0]
 80049da:	e026      	b.n	8004a2a <__ieee754_rem_pio2f+0x192>
 80049dc:	4959      	ldr	r1, [pc, #356]	@ (8004b44 <__ieee754_rem_pio2f+0x2ac>)
 80049de:	4648      	mov	r0, r9
 80049e0:	f7fc f96e 	bl	8000cc0 <__aeabi_fmul>
 80049e4:	4606      	mov	r6, r0
 80049e6:	4601      	mov	r1, r0
 80049e8:	4638      	mov	r0, r7
 80049ea:	f7fc f85f 	bl	8000aac <__aeabi_fsub>
 80049ee:	4601      	mov	r1, r0
 80049f0:	4680      	mov	r8, r0
 80049f2:	4638      	mov	r0, r7
 80049f4:	f7fc f85a 	bl	8000aac <__aeabi_fsub>
 80049f8:	4631      	mov	r1, r6
 80049fa:	f7fc f857 	bl	8000aac <__aeabi_fsub>
 80049fe:	4606      	mov	r6, r0
 8004a00:	4951      	ldr	r1, [pc, #324]	@ (8004b48 <__ieee754_rem_pio2f+0x2b0>)
 8004a02:	4648      	mov	r0, r9
 8004a04:	f7fc f95c 	bl	8000cc0 <__aeabi_fmul>
 8004a08:	4631      	mov	r1, r6
 8004a0a:	f7fc f84f 	bl	8000aac <__aeabi_fsub>
 8004a0e:	4601      	mov	r1, r0
 8004a10:	4606      	mov	r6, r0
 8004a12:	4640      	mov	r0, r8
 8004a14:	f7fc f84a 	bl	8000aac <__aeabi_fsub>
 8004a18:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8004a1c:	ebab 0b03 	sub.w	fp, fp, r3
 8004a20:	f1bb 0f19 	cmp.w	fp, #25
 8004a24:	dc18      	bgt.n	8004a58 <__ieee754_rem_pio2f+0x1c0>
 8004a26:	4647      	mov	r7, r8
 8004a28:	6020      	str	r0, [r4, #0]
 8004a2a:	f8d4 8000 	ldr.w	r8, [r4]
 8004a2e:	4638      	mov	r0, r7
 8004a30:	4641      	mov	r1, r8
 8004a32:	f7fc f83b 	bl	8000aac <__aeabi_fsub>
 8004a36:	4631      	mov	r1, r6
 8004a38:	f7fc f838 	bl	8000aac <__aeabi_fsub>
 8004a3c:	f1ba 0f00 	cmp.w	sl, #0
 8004a40:	6060      	str	r0, [r4, #4]
 8004a42:	f6bf af56 	bge.w	80048f2 <__ieee754_rem_pio2f+0x5a>
 8004a46:	f108 4800 	add.w	r8, r8, #2147483648	@ 0x80000000
 8004a4a:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8004a4e:	f8c4 8000 	str.w	r8, [r4]
 8004a52:	6060      	str	r0, [r4, #4]
 8004a54:	426d      	negs	r5, r5
 8004a56:	e74c      	b.n	80048f2 <__ieee754_rem_pio2f+0x5a>
 8004a58:	493f      	ldr	r1, [pc, #252]	@ (8004b58 <__ieee754_rem_pio2f+0x2c0>)
 8004a5a:	4648      	mov	r0, r9
 8004a5c:	f7fc f930 	bl	8000cc0 <__aeabi_fmul>
 8004a60:	4606      	mov	r6, r0
 8004a62:	4601      	mov	r1, r0
 8004a64:	4640      	mov	r0, r8
 8004a66:	f7fc f821 	bl	8000aac <__aeabi_fsub>
 8004a6a:	4601      	mov	r1, r0
 8004a6c:	4607      	mov	r7, r0
 8004a6e:	4640      	mov	r0, r8
 8004a70:	f7fc f81c 	bl	8000aac <__aeabi_fsub>
 8004a74:	4631      	mov	r1, r6
 8004a76:	f7fc f819 	bl	8000aac <__aeabi_fsub>
 8004a7a:	4606      	mov	r6, r0
 8004a7c:	4937      	ldr	r1, [pc, #220]	@ (8004b5c <__ieee754_rem_pio2f+0x2c4>)
 8004a7e:	4648      	mov	r0, r9
 8004a80:	f7fc f91e 	bl	8000cc0 <__aeabi_fmul>
 8004a84:	4631      	mov	r1, r6
 8004a86:	f7fc f811 	bl	8000aac <__aeabi_fsub>
 8004a8a:	4606      	mov	r6, r0
 8004a8c:	e793      	b.n	80049b6 <__ieee754_rem_pio2f+0x11e>
 8004a8e:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 8004a92:	d305      	bcc.n	8004aa0 <__ieee754_rem_pio2f+0x208>
 8004a94:	4601      	mov	r1, r0
 8004a96:	f7fc f809 	bl	8000aac <__aeabi_fsub>
 8004a9a:	6060      	str	r0, [r4, #4]
 8004a9c:	6020      	str	r0, [r4, #0]
 8004a9e:	e708      	b.n	80048b2 <__ieee754_rem_pio2f+0x1a>
 8004aa0:	ea4f 56e8 	mov.w	r6, r8, asr #23
 8004aa4:	3e86      	subs	r6, #134	@ 0x86
 8004aa6:	eba8 58c6 	sub.w	r8, r8, r6, lsl #23
 8004aaa:	4640      	mov	r0, r8
 8004aac:	f7fc fae4 	bl	8001078 <__aeabi_f2iz>
 8004ab0:	f7fc f8b2 	bl	8000c18 <__aeabi_i2f>
 8004ab4:	4601      	mov	r1, r0
 8004ab6:	9003      	str	r0, [sp, #12]
 8004ab8:	4640      	mov	r0, r8
 8004aba:	f7fb fff7 	bl	8000aac <__aeabi_fsub>
 8004abe:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8004ac2:	f7fc f8fd 	bl	8000cc0 <__aeabi_fmul>
 8004ac6:	4607      	mov	r7, r0
 8004ac8:	f7fc fad6 	bl	8001078 <__aeabi_f2iz>
 8004acc:	f7fc f8a4 	bl	8000c18 <__aeabi_i2f>
 8004ad0:	4601      	mov	r1, r0
 8004ad2:	9004      	str	r0, [sp, #16]
 8004ad4:	4605      	mov	r5, r0
 8004ad6:	4638      	mov	r0, r7
 8004ad8:	f7fb ffe8 	bl	8000aac <__aeabi_fsub>
 8004adc:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8004ae0:	f7fc f8ee 	bl	8000cc0 <__aeabi_fmul>
 8004ae4:	2100      	movs	r1, #0
 8004ae6:	9005      	str	r0, [sp, #20]
 8004ae8:	f7fc fa7e 	bl	8000fe8 <__aeabi_fcmpeq>
 8004aec:	b1f0      	cbz	r0, 8004b2c <__ieee754_rem_pio2f+0x294>
 8004aee:	2100      	movs	r1, #0
 8004af0:	4628      	mov	r0, r5
 8004af2:	f7fc fa79 	bl	8000fe8 <__aeabi_fcmpeq>
 8004af6:	2800      	cmp	r0, #0
 8004af8:	bf14      	ite	ne
 8004afa:	2301      	movne	r3, #1
 8004afc:	2302      	moveq	r3, #2
 8004afe:	4a18      	ldr	r2, [pc, #96]	@ (8004b60 <__ieee754_rem_pio2f+0x2c8>)
 8004b00:	4621      	mov	r1, r4
 8004b02:	9201      	str	r2, [sp, #4]
 8004b04:	2202      	movs	r2, #2
 8004b06:	a803      	add	r0, sp, #12
 8004b08:	9200      	str	r2, [sp, #0]
 8004b0a:	4632      	mov	r2, r6
 8004b0c:	f000 f93a 	bl	8004d84 <__kernel_rem_pio2f>
 8004b10:	f1ba 0f00 	cmp.w	sl, #0
 8004b14:	4605      	mov	r5, r0
 8004b16:	f6bf aeec 	bge.w	80048f2 <__ieee754_rem_pio2f+0x5a>
 8004b1a:	6823      	ldr	r3, [r4, #0]
 8004b1c:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8004b20:	6023      	str	r3, [r4, #0]
 8004b22:	6863      	ldr	r3, [r4, #4]
 8004b24:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8004b28:	6063      	str	r3, [r4, #4]
 8004b2a:	e793      	b.n	8004a54 <__ieee754_rem_pio2f+0x1bc>
 8004b2c:	2303      	movs	r3, #3
 8004b2e:	e7e6      	b.n	8004afe <__ieee754_rem_pio2f+0x266>
 8004b30:	3f490fd8 	.word	0x3f490fd8
 8004b34:	4016cbe3 	.word	0x4016cbe3
 8004b38:	3fc90f80 	.word	0x3fc90f80
 8004b3c:	3fc90fd0 	.word	0x3fc90fd0
 8004b40:	37354443 	.word	0x37354443
 8004b44:	37354400 	.word	0x37354400
 8004b48:	2e85a308 	.word	0x2e85a308
 8004b4c:	43490f80 	.word	0x43490f80
 8004b50:	3f22f984 	.word	0x3f22f984
 8004b54:	08005440 	.word	0x08005440
 8004b58:	2e85a300 	.word	0x2e85a300
 8004b5c:	248d3132 	.word	0x248d3132
 8004b60:	080054c0 	.word	0x080054c0

08004b64 <atanf>:
 8004b64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b68:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 8004b6c:	f1b5 4fa1 	cmp.w	r5, #1350565888	@ 0x50800000
 8004b70:	4604      	mov	r4, r0
 8004b72:	4680      	mov	r8, r0
 8004b74:	d30e      	bcc.n	8004b94 <atanf+0x30>
 8004b76:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 8004b7a:	d904      	bls.n	8004b86 <atanf+0x22>
 8004b7c:	4601      	mov	r1, r0
 8004b7e:	f7fb ff97 	bl	8000ab0 <__addsf3>
 8004b82:	4604      	mov	r4, r0
 8004b84:	e003      	b.n	8004b8e <atanf+0x2a>
 8004b86:	2800      	cmp	r0, #0
 8004b88:	f340 80ce 	ble.w	8004d28 <atanf+0x1c4>
 8004b8c:	4c67      	ldr	r4, [pc, #412]	@ (8004d2c <atanf+0x1c8>)
 8004b8e:	4620      	mov	r0, r4
 8004b90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004b94:	4b66      	ldr	r3, [pc, #408]	@ (8004d30 <atanf+0x1cc>)
 8004b96:	429d      	cmp	r5, r3
 8004b98:	d80e      	bhi.n	8004bb8 <atanf+0x54>
 8004b9a:	f1b5 5f44 	cmp.w	r5, #822083584	@ 0x31000000
 8004b9e:	d208      	bcs.n	8004bb2 <atanf+0x4e>
 8004ba0:	4964      	ldr	r1, [pc, #400]	@ (8004d34 <atanf+0x1d0>)
 8004ba2:	f7fb ff85 	bl	8000ab0 <__addsf3>
 8004ba6:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8004baa:	f7fc fa45 	bl	8001038 <__aeabi_fcmpgt>
 8004bae:	2800      	cmp	r0, #0
 8004bb0:	d1ed      	bne.n	8004b8e <atanf+0x2a>
 8004bb2:	f04f 36ff 	mov.w	r6, #4294967295
 8004bb6:	e01c      	b.n	8004bf2 <atanf+0x8e>
 8004bb8:	f000 f8e0 	bl	8004d7c <fabsf>
 8004bbc:	4b5e      	ldr	r3, [pc, #376]	@ (8004d38 <atanf+0x1d4>)
 8004bbe:	4604      	mov	r4, r0
 8004bc0:	429d      	cmp	r5, r3
 8004bc2:	d87c      	bhi.n	8004cbe <atanf+0x15a>
 8004bc4:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8004bc8:	429d      	cmp	r5, r3
 8004bca:	d867      	bhi.n	8004c9c <atanf+0x138>
 8004bcc:	4601      	mov	r1, r0
 8004bce:	f7fb ff6f 	bl	8000ab0 <__addsf3>
 8004bd2:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8004bd6:	f7fb ff69 	bl	8000aac <__aeabi_fsub>
 8004bda:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8004bde:	4605      	mov	r5, r0
 8004be0:	4620      	mov	r0, r4
 8004be2:	f7fb ff65 	bl	8000ab0 <__addsf3>
 8004be6:	4601      	mov	r1, r0
 8004be8:	4628      	mov	r0, r5
 8004bea:	f7fc f91d 	bl	8000e28 <__aeabi_fdiv>
 8004bee:	2600      	movs	r6, #0
 8004bf0:	4604      	mov	r4, r0
 8004bf2:	4621      	mov	r1, r4
 8004bf4:	4620      	mov	r0, r4
 8004bf6:	f7fc f863 	bl	8000cc0 <__aeabi_fmul>
 8004bfa:	4601      	mov	r1, r0
 8004bfc:	4607      	mov	r7, r0
 8004bfe:	f7fc f85f 	bl	8000cc0 <__aeabi_fmul>
 8004c02:	4605      	mov	r5, r0
 8004c04:	494d      	ldr	r1, [pc, #308]	@ (8004d3c <atanf+0x1d8>)
 8004c06:	f7fc f85b 	bl	8000cc0 <__aeabi_fmul>
 8004c0a:	494d      	ldr	r1, [pc, #308]	@ (8004d40 <atanf+0x1dc>)
 8004c0c:	f7fb ff50 	bl	8000ab0 <__addsf3>
 8004c10:	4629      	mov	r1, r5
 8004c12:	f7fc f855 	bl	8000cc0 <__aeabi_fmul>
 8004c16:	494b      	ldr	r1, [pc, #300]	@ (8004d44 <atanf+0x1e0>)
 8004c18:	f7fb ff4a 	bl	8000ab0 <__addsf3>
 8004c1c:	4629      	mov	r1, r5
 8004c1e:	f7fc f84f 	bl	8000cc0 <__aeabi_fmul>
 8004c22:	4949      	ldr	r1, [pc, #292]	@ (8004d48 <atanf+0x1e4>)
 8004c24:	f7fb ff44 	bl	8000ab0 <__addsf3>
 8004c28:	4629      	mov	r1, r5
 8004c2a:	f7fc f849 	bl	8000cc0 <__aeabi_fmul>
 8004c2e:	4947      	ldr	r1, [pc, #284]	@ (8004d4c <atanf+0x1e8>)
 8004c30:	f7fb ff3e 	bl	8000ab0 <__addsf3>
 8004c34:	4629      	mov	r1, r5
 8004c36:	f7fc f843 	bl	8000cc0 <__aeabi_fmul>
 8004c3a:	4945      	ldr	r1, [pc, #276]	@ (8004d50 <atanf+0x1ec>)
 8004c3c:	f7fb ff38 	bl	8000ab0 <__addsf3>
 8004c40:	4639      	mov	r1, r7
 8004c42:	f7fc f83d 	bl	8000cc0 <__aeabi_fmul>
 8004c46:	4943      	ldr	r1, [pc, #268]	@ (8004d54 <atanf+0x1f0>)
 8004c48:	4607      	mov	r7, r0
 8004c4a:	4628      	mov	r0, r5
 8004c4c:	f7fc f838 	bl	8000cc0 <__aeabi_fmul>
 8004c50:	4941      	ldr	r1, [pc, #260]	@ (8004d58 <atanf+0x1f4>)
 8004c52:	f7fb ff2b 	bl	8000aac <__aeabi_fsub>
 8004c56:	4629      	mov	r1, r5
 8004c58:	f7fc f832 	bl	8000cc0 <__aeabi_fmul>
 8004c5c:	493f      	ldr	r1, [pc, #252]	@ (8004d5c <atanf+0x1f8>)
 8004c5e:	f7fb ff25 	bl	8000aac <__aeabi_fsub>
 8004c62:	4629      	mov	r1, r5
 8004c64:	f7fc f82c 	bl	8000cc0 <__aeabi_fmul>
 8004c68:	493d      	ldr	r1, [pc, #244]	@ (8004d60 <atanf+0x1fc>)
 8004c6a:	f7fb ff1f 	bl	8000aac <__aeabi_fsub>
 8004c6e:	4629      	mov	r1, r5
 8004c70:	f7fc f826 	bl	8000cc0 <__aeabi_fmul>
 8004c74:	493b      	ldr	r1, [pc, #236]	@ (8004d64 <atanf+0x200>)
 8004c76:	f7fb ff19 	bl	8000aac <__aeabi_fsub>
 8004c7a:	4629      	mov	r1, r5
 8004c7c:	f7fc f820 	bl	8000cc0 <__aeabi_fmul>
 8004c80:	4601      	mov	r1, r0
 8004c82:	4638      	mov	r0, r7
 8004c84:	f7fb ff14 	bl	8000ab0 <__addsf3>
 8004c88:	4621      	mov	r1, r4
 8004c8a:	f7fc f819 	bl	8000cc0 <__aeabi_fmul>
 8004c8e:	1c73      	adds	r3, r6, #1
 8004c90:	4601      	mov	r1, r0
 8004c92:	d133      	bne.n	8004cfc <atanf+0x198>
 8004c94:	4620      	mov	r0, r4
 8004c96:	f7fb ff09 	bl	8000aac <__aeabi_fsub>
 8004c9a:	e772      	b.n	8004b82 <atanf+0x1e>
 8004c9c:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8004ca0:	f7fb ff04 	bl	8000aac <__aeabi_fsub>
 8004ca4:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8004ca8:	4605      	mov	r5, r0
 8004caa:	4620      	mov	r0, r4
 8004cac:	f7fb ff00 	bl	8000ab0 <__addsf3>
 8004cb0:	4601      	mov	r1, r0
 8004cb2:	4628      	mov	r0, r5
 8004cb4:	f7fc f8b8 	bl	8000e28 <__aeabi_fdiv>
 8004cb8:	2601      	movs	r6, #1
 8004cba:	4604      	mov	r4, r0
 8004cbc:	e799      	b.n	8004bf2 <atanf+0x8e>
 8004cbe:	4b2a      	ldr	r3, [pc, #168]	@ (8004d68 <atanf+0x204>)
 8004cc0:	429d      	cmp	r5, r3
 8004cc2:	d814      	bhi.n	8004cee <atanf+0x18a>
 8004cc4:	f04f 517f 	mov.w	r1, #1069547520	@ 0x3fc00000
 8004cc8:	f7fb fef0 	bl	8000aac <__aeabi_fsub>
 8004ccc:	f04f 517f 	mov.w	r1, #1069547520	@ 0x3fc00000
 8004cd0:	4605      	mov	r5, r0
 8004cd2:	4620      	mov	r0, r4
 8004cd4:	f7fb fff4 	bl	8000cc0 <__aeabi_fmul>
 8004cd8:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8004cdc:	f7fb fee8 	bl	8000ab0 <__addsf3>
 8004ce0:	4601      	mov	r1, r0
 8004ce2:	4628      	mov	r0, r5
 8004ce4:	f7fc f8a0 	bl	8000e28 <__aeabi_fdiv>
 8004ce8:	2602      	movs	r6, #2
 8004cea:	4604      	mov	r4, r0
 8004cec:	e781      	b.n	8004bf2 <atanf+0x8e>
 8004cee:	4601      	mov	r1, r0
 8004cf0:	481e      	ldr	r0, [pc, #120]	@ (8004d6c <atanf+0x208>)
 8004cf2:	f7fc f899 	bl	8000e28 <__aeabi_fdiv>
 8004cf6:	2603      	movs	r6, #3
 8004cf8:	4604      	mov	r4, r0
 8004cfa:	e77a      	b.n	8004bf2 <atanf+0x8e>
 8004cfc:	4b1c      	ldr	r3, [pc, #112]	@ (8004d70 <atanf+0x20c>)
 8004cfe:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
 8004d02:	f7fb fed3 	bl	8000aac <__aeabi_fsub>
 8004d06:	4621      	mov	r1, r4
 8004d08:	f7fb fed0 	bl	8000aac <__aeabi_fsub>
 8004d0c:	4b19      	ldr	r3, [pc, #100]	@ (8004d74 <atanf+0x210>)
 8004d0e:	4601      	mov	r1, r0
 8004d10:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8004d14:	f7fb feca 	bl	8000aac <__aeabi_fsub>
 8004d18:	f1b8 0f00 	cmp.w	r8, #0
 8004d1c:	4604      	mov	r4, r0
 8004d1e:	f6bf af36 	bge.w	8004b8e <atanf+0x2a>
 8004d22:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 8004d26:	e732      	b.n	8004b8e <atanf+0x2a>
 8004d28:	4c13      	ldr	r4, [pc, #76]	@ (8004d78 <atanf+0x214>)
 8004d2a:	e730      	b.n	8004b8e <atanf+0x2a>
 8004d2c:	3fc90fdb 	.word	0x3fc90fdb
 8004d30:	3edfffff 	.word	0x3edfffff
 8004d34:	7149f2ca 	.word	0x7149f2ca
 8004d38:	3f97ffff 	.word	0x3f97ffff
 8004d3c:	3c8569d7 	.word	0x3c8569d7
 8004d40:	3d4bda59 	.word	0x3d4bda59
 8004d44:	3d886b35 	.word	0x3d886b35
 8004d48:	3dba2e6e 	.word	0x3dba2e6e
 8004d4c:	3e124925 	.word	0x3e124925
 8004d50:	3eaaaaab 	.word	0x3eaaaaab
 8004d54:	bd15a221 	.word	0xbd15a221
 8004d58:	3d6ef16b 	.word	0x3d6ef16b
 8004d5c:	3d9d8795 	.word	0x3d9d8795
 8004d60:	3de38e38 	.word	0x3de38e38
 8004d64:	3e4ccccd 	.word	0x3e4ccccd
 8004d68:	401bffff 	.word	0x401bffff
 8004d6c:	bf800000 	.word	0xbf800000
 8004d70:	080057d8 	.word	0x080057d8
 8004d74:	080057e8 	.word	0x080057e8
 8004d78:	bfc90fdb 	.word	0xbfc90fdb

08004d7c <fabsf>:
 8004d7c:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8004d80:	4770      	bx	lr
	...

08004d84 <__kernel_rem_pio2f>:
 8004d84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d88:	b0db      	sub	sp, #364	@ 0x16c
 8004d8a:	9202      	str	r2, [sp, #8]
 8004d8c:	9304      	str	r3, [sp, #16]
 8004d8e:	9a64      	ldr	r2, [sp, #400]	@ 0x190
 8004d90:	4bac      	ldr	r3, [pc, #688]	@ (8005044 <__kernel_rem_pio2f+0x2c0>)
 8004d92:	9005      	str	r0, [sp, #20]
 8004d94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004d98:	9100      	str	r1, [sp, #0]
 8004d9a:	9301      	str	r3, [sp, #4]
 8004d9c:	9b04      	ldr	r3, [sp, #16]
 8004d9e:	3b01      	subs	r3, #1
 8004da0:	9303      	str	r3, [sp, #12]
 8004da2:	9b02      	ldr	r3, [sp, #8]
 8004da4:	1d1a      	adds	r2, r3, #4
 8004da6:	f2c0 8099 	blt.w	8004edc <__kernel_rem_pio2f+0x158>
 8004daa:	1edc      	subs	r4, r3, #3
 8004dac:	bf48      	it	mi
 8004dae:	1d1c      	addmi	r4, r3, #4
 8004db0:	10e4      	asrs	r4, r4, #3
 8004db2:	2500      	movs	r5, #0
 8004db4:	f04f 0b00 	mov.w	fp, #0
 8004db8:	1c67      	adds	r7, r4, #1
 8004dba:	00fb      	lsls	r3, r7, #3
 8004dbc:	9306      	str	r3, [sp, #24]
 8004dbe:	9b02      	ldr	r3, [sp, #8]
 8004dc0:	9a03      	ldr	r2, [sp, #12]
 8004dc2:	eba3 07c7 	sub.w	r7, r3, r7, lsl #3
 8004dc6:	9b01      	ldr	r3, [sp, #4]
 8004dc8:	eba4 0802 	sub.w	r8, r4, r2
 8004dcc:	eb03 0902 	add.w	r9, r3, r2
 8004dd0:	9b65      	ldr	r3, [sp, #404]	@ 0x194
 8004dd2:	ae1e      	add	r6, sp, #120	@ 0x78
 8004dd4:	eb03 0a88 	add.w	sl, r3, r8, lsl #2
 8004dd8:	454d      	cmp	r5, r9
 8004dda:	f340 8081 	ble.w	8004ee0 <__kernel_rem_pio2f+0x15c>
 8004dde:	9a04      	ldr	r2, [sp, #16]
 8004de0:	ab1e      	add	r3, sp, #120	@ 0x78
 8004de2:	eb03 0582 	add.w	r5, r3, r2, lsl #2
 8004de6:	f04f 0900 	mov.w	r9, #0
 8004dea:	2300      	movs	r3, #0
 8004dec:	f50d 7a8c 	add.w	sl, sp, #280	@ 0x118
 8004df0:	9a01      	ldr	r2, [sp, #4]
 8004df2:	4591      	cmp	r9, r2
 8004df4:	f340 809a 	ble.w	8004f2c <__kernel_rem_pio2f+0x1a8>
 8004df8:	4613      	mov	r3, r2
 8004dfa:	aa0a      	add	r2, sp, #40	@ 0x28
 8004dfc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8004e00:	9308      	str	r3, [sp, #32]
 8004e02:	9b65      	ldr	r3, [sp, #404]	@ 0x194
 8004e04:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8004e08:	9c01      	ldr	r4, [sp, #4]
 8004e0a:	9307      	str	r3, [sp, #28]
 8004e0c:	f10d 0828 	add.w	r8, sp, #40	@ 0x28
 8004e10:	4646      	mov	r6, r8
 8004e12:	4625      	mov	r5, r4
 8004e14:	f04f 4987 	mov.w	r9, #1132462080	@ 0x43800000
 8004e18:	ab5a      	add	r3, sp, #360	@ 0x168
 8004e1a:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8004e1e:	f853 bc50 	ldr.w	fp, [r3, #-80]
 8004e22:	f50d 7a8c 	add.w	sl, sp, #280	@ 0x118
 8004e26:	2d00      	cmp	r5, #0
 8004e28:	f300 8085 	bgt.w	8004f36 <__kernel_rem_pio2f+0x1b2>
 8004e2c:	4639      	mov	r1, r7
 8004e2e:	4658      	mov	r0, fp
 8004e30:	f000 fa46 	bl	80052c0 <scalbnf>
 8004e34:	f04f 5178 	mov.w	r1, #1040187392	@ 0x3e000000
 8004e38:	4605      	mov	r5, r0
 8004e3a:	f7fb ff41 	bl	8000cc0 <__aeabi_fmul>
 8004e3e:	f000 fa8b 	bl	8005358 <floorf>
 8004e42:	f04f 4182 	mov.w	r1, #1090519040	@ 0x41000000
 8004e46:	f7fb ff3b 	bl	8000cc0 <__aeabi_fmul>
 8004e4a:	4601      	mov	r1, r0
 8004e4c:	4628      	mov	r0, r5
 8004e4e:	f7fb fe2d 	bl	8000aac <__aeabi_fsub>
 8004e52:	4605      	mov	r5, r0
 8004e54:	f7fc f910 	bl	8001078 <__aeabi_f2iz>
 8004e58:	4606      	mov	r6, r0
 8004e5a:	f7fb fedd 	bl	8000c18 <__aeabi_i2f>
 8004e5e:	4601      	mov	r1, r0
 8004e60:	4628      	mov	r0, r5
 8004e62:	f7fb fe23 	bl	8000aac <__aeabi_fsub>
 8004e66:	2f00      	cmp	r7, #0
 8004e68:	4681      	mov	r9, r0
 8004e6a:	f340 8081 	ble.w	8004f70 <__kernel_rem_pio2f+0x1ec>
 8004e6e:	1e62      	subs	r2, r4, #1
 8004e70:	ab0a      	add	r3, sp, #40	@ 0x28
 8004e72:	f853 5022 	ldr.w	r5, [r3, r2, lsl #2]
 8004e76:	f1c7 0108 	rsb	r1, r7, #8
 8004e7a:	fa45 f301 	asr.w	r3, r5, r1
 8004e7e:	441e      	add	r6, r3
 8004e80:	408b      	lsls	r3, r1
 8004e82:	1aed      	subs	r5, r5, r3
 8004e84:	ab0a      	add	r3, sp, #40	@ 0x28
 8004e86:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8004e8a:	f1c7 0307 	rsb	r3, r7, #7
 8004e8e:	411d      	asrs	r5, r3
 8004e90:	2d00      	cmp	r5, #0
 8004e92:	dd7a      	ble.n	8004f8a <__kernel_rem_pio2f+0x206>
 8004e94:	2200      	movs	r2, #0
 8004e96:	4692      	mov	sl, r2
 8004e98:	3601      	adds	r6, #1
 8004e9a:	4294      	cmp	r4, r2
 8004e9c:	f300 80aa 	bgt.w	8004ff4 <__kernel_rem_pio2f+0x270>
 8004ea0:	2f00      	cmp	r7, #0
 8004ea2:	dd05      	ble.n	8004eb0 <__kernel_rem_pio2f+0x12c>
 8004ea4:	2f01      	cmp	r7, #1
 8004ea6:	f000 80b6 	beq.w	8005016 <__kernel_rem_pio2f+0x292>
 8004eaa:	2f02      	cmp	r7, #2
 8004eac:	f000 80bd 	beq.w	800502a <__kernel_rem_pio2f+0x2a6>
 8004eb0:	2d02      	cmp	r5, #2
 8004eb2:	d16a      	bne.n	8004f8a <__kernel_rem_pio2f+0x206>
 8004eb4:	4649      	mov	r1, r9
 8004eb6:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8004eba:	f7fb fdf7 	bl	8000aac <__aeabi_fsub>
 8004ebe:	4681      	mov	r9, r0
 8004ec0:	f1ba 0f00 	cmp.w	sl, #0
 8004ec4:	d061      	beq.n	8004f8a <__kernel_rem_pio2f+0x206>
 8004ec6:	4639      	mov	r1, r7
 8004ec8:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8004ecc:	f000 f9f8 	bl	80052c0 <scalbnf>
 8004ed0:	4601      	mov	r1, r0
 8004ed2:	4648      	mov	r0, r9
 8004ed4:	f7fb fdea 	bl	8000aac <__aeabi_fsub>
 8004ed8:	4681      	mov	r9, r0
 8004eda:	e056      	b.n	8004f8a <__kernel_rem_pio2f+0x206>
 8004edc:	2400      	movs	r4, #0
 8004ede:	e768      	b.n	8004db2 <__kernel_rem_pio2f+0x2e>
 8004ee0:	eb18 0f05 	cmn.w	r8, r5
 8004ee4:	d407      	bmi.n	8004ef6 <__kernel_rem_pio2f+0x172>
 8004ee6:	f85a 0025 	ldr.w	r0, [sl, r5, lsl #2]
 8004eea:	f7fb fe95 	bl	8000c18 <__aeabi_i2f>
 8004eee:	f846 0b04 	str.w	r0, [r6], #4
 8004ef2:	3501      	adds	r5, #1
 8004ef4:	e770      	b.n	8004dd8 <__kernel_rem_pio2f+0x54>
 8004ef6:	4658      	mov	r0, fp
 8004ef8:	e7f9      	b.n	8004eee <__kernel_rem_pio2f+0x16a>
 8004efa:	9307      	str	r3, [sp, #28]
 8004efc:	9b05      	ldr	r3, [sp, #20]
 8004efe:	f85b 1d04 	ldr.w	r1, [fp, #-4]!
 8004f02:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8004f06:	f7fb fedb 	bl	8000cc0 <__aeabi_fmul>
 8004f0a:	4601      	mov	r1, r0
 8004f0c:	4630      	mov	r0, r6
 8004f0e:	f7fb fdcf 	bl	8000ab0 <__addsf3>
 8004f12:	4606      	mov	r6, r0
 8004f14:	9b07      	ldr	r3, [sp, #28]
 8004f16:	f108 0801 	add.w	r8, r8, #1
 8004f1a:	9a03      	ldr	r2, [sp, #12]
 8004f1c:	4590      	cmp	r8, r2
 8004f1e:	ddec      	ble.n	8004efa <__kernel_rem_pio2f+0x176>
 8004f20:	f84a 6b04 	str.w	r6, [sl], #4
 8004f24:	f109 0901 	add.w	r9, r9, #1
 8004f28:	3504      	adds	r5, #4
 8004f2a:	e761      	b.n	8004df0 <__kernel_rem_pio2f+0x6c>
 8004f2c:	46ab      	mov	fp, r5
 8004f2e:	461e      	mov	r6, r3
 8004f30:	f04f 0800 	mov.w	r8, #0
 8004f34:	e7f1      	b.n	8004f1a <__kernel_rem_pio2f+0x196>
 8004f36:	f04f 516e 	mov.w	r1, #998244352	@ 0x3b800000
 8004f3a:	4658      	mov	r0, fp
 8004f3c:	f7fb fec0 	bl	8000cc0 <__aeabi_fmul>
 8004f40:	f7fc f89a 	bl	8001078 <__aeabi_f2iz>
 8004f44:	f7fb fe68 	bl	8000c18 <__aeabi_i2f>
 8004f48:	4649      	mov	r1, r9
 8004f4a:	9009      	str	r0, [sp, #36]	@ 0x24
 8004f4c:	f7fb feb8 	bl	8000cc0 <__aeabi_fmul>
 8004f50:	4601      	mov	r1, r0
 8004f52:	4658      	mov	r0, fp
 8004f54:	f7fb fdaa 	bl	8000aac <__aeabi_fsub>
 8004f58:	f7fc f88e 	bl	8001078 <__aeabi_f2iz>
 8004f5c:	3d01      	subs	r5, #1
 8004f5e:	f846 0b04 	str.w	r0, [r6], #4
 8004f62:	f85a 1025 	ldr.w	r1, [sl, r5, lsl #2]
 8004f66:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004f68:	f7fb fda2 	bl	8000ab0 <__addsf3>
 8004f6c:	4683      	mov	fp, r0
 8004f6e:	e75a      	b.n	8004e26 <__kernel_rem_pio2f+0xa2>
 8004f70:	d105      	bne.n	8004f7e <__kernel_rem_pio2f+0x1fa>
 8004f72:	1e63      	subs	r3, r4, #1
 8004f74:	aa0a      	add	r2, sp, #40	@ 0x28
 8004f76:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 8004f7a:	11ed      	asrs	r5, r5, #7
 8004f7c:	e788      	b.n	8004e90 <__kernel_rem_pio2f+0x10c>
 8004f7e:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8004f82:	f7fc f84f 	bl	8001024 <__aeabi_fcmpge>
 8004f86:	4605      	mov	r5, r0
 8004f88:	bb90      	cbnz	r0, 8004ff0 <__kernel_rem_pio2f+0x26c>
 8004f8a:	2100      	movs	r1, #0
 8004f8c:	4648      	mov	r0, r9
 8004f8e:	f7fc f82b 	bl	8000fe8 <__aeabi_fcmpeq>
 8004f92:	2800      	cmp	r0, #0
 8004f94:	f000 8090 	beq.w	80050b8 <__kernel_rem_pio2f+0x334>
 8004f98:	2200      	movs	r2, #0
 8004f9a:	1e63      	subs	r3, r4, #1
 8004f9c:	9901      	ldr	r1, [sp, #4]
 8004f9e:	428b      	cmp	r3, r1
 8004fa0:	da4a      	bge.n	8005038 <__kernel_rem_pio2f+0x2b4>
 8004fa2:	2a00      	cmp	r2, #0
 8004fa4:	d076      	beq.n	8005094 <__kernel_rem_pio2f+0x310>
 8004fa6:	3c01      	subs	r4, #1
 8004fa8:	ab0a      	add	r3, sp, #40	@ 0x28
 8004faa:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8004fae:	3f08      	subs	r7, #8
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d0f8      	beq.n	8004fa6 <__kernel_rem_pio2f+0x222>
 8004fb4:	4639      	mov	r1, r7
 8004fb6:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8004fba:	f000 f981 	bl	80052c0 <scalbnf>
 8004fbe:	46a2      	mov	sl, r4
 8004fc0:	4607      	mov	r7, r0
 8004fc2:	f04f 596e 	mov.w	r9, #998244352	@ 0x3b800000
 8004fc6:	f50d 788c 	add.w	r8, sp, #280	@ 0x118
 8004fca:	f1ba 0f00 	cmp.w	sl, #0
 8004fce:	f280 80a1 	bge.w	8005114 <__kernel_rem_pio2f+0x390>
 8004fd2:	4627      	mov	r7, r4
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	2f00      	cmp	r7, #0
 8004fd8:	f2c0 80cb 	blt.w	8005172 <__kernel_rem_pio2f+0x3ee>
 8004fdc:	a946      	add	r1, sp, #280	@ 0x118
 8004fde:	4690      	mov	r8, r2
 8004fe0:	f04f 0a00 	mov.w	sl, #0
 8004fe4:	4b18      	ldr	r3, [pc, #96]	@ (8005048 <__kernel_rem_pio2f+0x2c4>)
 8004fe6:	eb01 0b87 	add.w	fp, r1, r7, lsl #2
 8004fea:	eba4 0907 	sub.w	r9, r4, r7
 8004fee:	e0b4      	b.n	800515a <__kernel_rem_pio2f+0x3d6>
 8004ff0:	2502      	movs	r5, #2
 8004ff2:	e74f      	b.n	8004e94 <__kernel_rem_pio2f+0x110>
 8004ff4:	f858 3b04 	ldr.w	r3, [r8], #4
 8004ff8:	f1ba 0f00 	cmp.w	sl, #0
 8004ffc:	d108      	bne.n	8005010 <__kernel_rem_pio2f+0x28c>
 8004ffe:	b123      	cbz	r3, 800500a <__kernel_rem_pio2f+0x286>
 8005000:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8005004:	f848 3c04 	str.w	r3, [r8, #-4]
 8005008:	2301      	movs	r3, #1
 800500a:	469a      	mov	sl, r3
 800500c:	3201      	adds	r2, #1
 800500e:	e744      	b.n	8004e9a <__kernel_rem_pio2f+0x116>
 8005010:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 8005014:	e7f6      	b.n	8005004 <__kernel_rem_pio2f+0x280>
 8005016:	1e62      	subs	r2, r4, #1
 8005018:	ab0a      	add	r3, sp, #40	@ 0x28
 800501a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800501e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005022:	a90a      	add	r1, sp, #40	@ 0x28
 8005024:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8005028:	e742      	b.n	8004eb0 <__kernel_rem_pio2f+0x12c>
 800502a:	1e62      	subs	r2, r4, #1
 800502c:	ab0a      	add	r3, sp, #40	@ 0x28
 800502e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005032:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005036:	e7f4      	b.n	8005022 <__kernel_rem_pio2f+0x29e>
 8005038:	a90a      	add	r1, sp, #40	@ 0x28
 800503a:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800503e:	3b01      	subs	r3, #1
 8005040:	430a      	orrs	r2, r1
 8005042:	e7ab      	b.n	8004f9c <__kernel_rem_pio2f+0x218>
 8005044:	08005824 	.word	0x08005824
 8005048:	080057f8 	.word	0x080057f8
 800504c:	3301      	adds	r3, #1
 800504e:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8005052:	2900      	cmp	r1, #0
 8005054:	d0fa      	beq.n	800504c <__kernel_rem_pio2f+0x2c8>
 8005056:	9a04      	ldr	r2, [sp, #16]
 8005058:	a91e      	add	r1, sp, #120	@ 0x78
 800505a:	18a2      	adds	r2, r4, r2
 800505c:	1c66      	adds	r6, r4, #1
 800505e:	eb01 0582 	add.w	r5, r1, r2, lsl #2
 8005062:	441c      	add	r4, r3
 8005064:	f50d 798c 	add.w	r9, sp, #280	@ 0x118
 8005068:	42b4      	cmp	r4, r6
 800506a:	f6ff aecf 	blt.w	8004e0c <__kernel_rem_pio2f+0x88>
 800506e:	9b07      	ldr	r3, [sp, #28]
 8005070:	46ab      	mov	fp, r5
 8005072:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8005076:	f7fb fdcf 	bl	8000c18 <__aeabi_i2f>
 800507a:	f04f 0a00 	mov.w	sl, #0
 800507e:	f04f 0800 	mov.w	r8, #0
 8005082:	6028      	str	r0, [r5, #0]
 8005084:	9b03      	ldr	r3, [sp, #12]
 8005086:	459a      	cmp	sl, r3
 8005088:	dd07      	ble.n	800509a <__kernel_rem_pio2f+0x316>
 800508a:	f849 8026 	str.w	r8, [r9, r6, lsl #2]
 800508e:	3504      	adds	r5, #4
 8005090:	3601      	adds	r6, #1
 8005092:	e7e9      	b.n	8005068 <__kernel_rem_pio2f+0x2e4>
 8005094:	2301      	movs	r3, #1
 8005096:	9a08      	ldr	r2, [sp, #32]
 8005098:	e7d9      	b.n	800504e <__kernel_rem_pio2f+0x2ca>
 800509a:	9b05      	ldr	r3, [sp, #20]
 800509c:	f85b 0904 	ldr.w	r0, [fp], #-4
 80050a0:	f853 102a 	ldr.w	r1, [r3, sl, lsl #2]
 80050a4:	f7fb fe0c 	bl	8000cc0 <__aeabi_fmul>
 80050a8:	4601      	mov	r1, r0
 80050aa:	4640      	mov	r0, r8
 80050ac:	f7fb fd00 	bl	8000ab0 <__addsf3>
 80050b0:	f10a 0a01 	add.w	sl, sl, #1
 80050b4:	4680      	mov	r8, r0
 80050b6:	e7e5      	b.n	8005084 <__kernel_rem_pio2f+0x300>
 80050b8:	9b06      	ldr	r3, [sp, #24]
 80050ba:	9a02      	ldr	r2, [sp, #8]
 80050bc:	4648      	mov	r0, r9
 80050be:	1a99      	subs	r1, r3, r2
 80050c0:	f000 f8fe 	bl	80052c0 <scalbnf>
 80050c4:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 80050c8:	4680      	mov	r8, r0
 80050ca:	f7fb ffab 	bl	8001024 <__aeabi_fcmpge>
 80050ce:	b1f8      	cbz	r0, 8005110 <__kernel_rem_pio2f+0x38c>
 80050d0:	f04f 516e 	mov.w	r1, #998244352	@ 0x3b800000
 80050d4:	4640      	mov	r0, r8
 80050d6:	f7fb fdf3 	bl	8000cc0 <__aeabi_fmul>
 80050da:	f7fb ffcd 	bl	8001078 <__aeabi_f2iz>
 80050de:	f7fb fd9b 	bl	8000c18 <__aeabi_i2f>
 80050e2:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 80050e6:	4681      	mov	r9, r0
 80050e8:	f7fb fdea 	bl	8000cc0 <__aeabi_fmul>
 80050ec:	4601      	mov	r1, r0
 80050ee:	4640      	mov	r0, r8
 80050f0:	f7fb fcdc 	bl	8000aac <__aeabi_fsub>
 80050f4:	f7fb ffc0 	bl	8001078 <__aeabi_f2iz>
 80050f8:	ab0a      	add	r3, sp, #40	@ 0x28
 80050fa:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80050fe:	4648      	mov	r0, r9
 8005100:	3401      	adds	r4, #1
 8005102:	3708      	adds	r7, #8
 8005104:	f7fb ffb8 	bl	8001078 <__aeabi_f2iz>
 8005108:	ab0a      	add	r3, sp, #40	@ 0x28
 800510a:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800510e:	e751      	b.n	8004fb4 <__kernel_rem_pio2f+0x230>
 8005110:	4640      	mov	r0, r8
 8005112:	e7f7      	b.n	8005104 <__kernel_rem_pio2f+0x380>
 8005114:	ab0a      	add	r3, sp, #40	@ 0x28
 8005116:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 800511a:	f7fb fd7d 	bl	8000c18 <__aeabi_i2f>
 800511e:	4639      	mov	r1, r7
 8005120:	f7fb fdce 	bl	8000cc0 <__aeabi_fmul>
 8005124:	4649      	mov	r1, r9
 8005126:	f848 002a 	str.w	r0, [r8, sl, lsl #2]
 800512a:	4638      	mov	r0, r7
 800512c:	f7fb fdc8 	bl	8000cc0 <__aeabi_fmul>
 8005130:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005134:	4607      	mov	r7, r0
 8005136:	e748      	b.n	8004fca <__kernel_rem_pio2f+0x246>
 8005138:	f853 0b04 	ldr.w	r0, [r3], #4
 800513c:	f85b 1b04 	ldr.w	r1, [fp], #4
 8005140:	9203      	str	r2, [sp, #12]
 8005142:	9302      	str	r3, [sp, #8]
 8005144:	f7fb fdbc 	bl	8000cc0 <__aeabi_fmul>
 8005148:	4601      	mov	r1, r0
 800514a:	4640      	mov	r0, r8
 800514c:	f7fb fcb0 	bl	8000ab0 <__addsf3>
 8005150:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8005154:	4680      	mov	r8, r0
 8005156:	f10a 0a01 	add.w	sl, sl, #1
 800515a:	9901      	ldr	r1, [sp, #4]
 800515c:	458a      	cmp	sl, r1
 800515e:	dc01      	bgt.n	8005164 <__kernel_rem_pio2f+0x3e0>
 8005160:	45ca      	cmp	sl, r9
 8005162:	dde9      	ble.n	8005138 <__kernel_rem_pio2f+0x3b4>
 8005164:	ab5a      	add	r3, sp, #360	@ 0x168
 8005166:	eb03 0989 	add.w	r9, r3, r9, lsl #2
 800516a:	f849 8ca0 	str.w	r8, [r9, #-160]
 800516e:	3f01      	subs	r7, #1
 8005170:	e731      	b.n	8004fd6 <__kernel_rem_pio2f+0x252>
 8005172:	9b64      	ldr	r3, [sp, #400]	@ 0x190
 8005174:	2b02      	cmp	r3, #2
 8005176:	dc07      	bgt.n	8005188 <__kernel_rem_pio2f+0x404>
 8005178:	2b00      	cmp	r3, #0
 800517a:	dc4e      	bgt.n	800521a <__kernel_rem_pio2f+0x496>
 800517c:	d02e      	beq.n	80051dc <__kernel_rem_pio2f+0x458>
 800517e:	f006 0007 	and.w	r0, r6, #7
 8005182:	b05b      	add	sp, #364	@ 0x16c
 8005184:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005188:	9b64      	ldr	r3, [sp, #400]	@ 0x190
 800518a:	2b03      	cmp	r3, #3
 800518c:	d1f7      	bne.n	800517e <__kernel_rem_pio2f+0x3fa>
 800518e:	f10d 0bc8 	add.w	fp, sp, #200	@ 0xc8
 8005192:	eb0b 0784 	add.w	r7, fp, r4, lsl #2
 8005196:	46b8      	mov	r8, r7
 8005198:	46a2      	mov	sl, r4
 800519a:	f1ba 0f00 	cmp.w	sl, #0
 800519e:	dc49      	bgt.n	8005234 <__kernel_rem_pio2f+0x4b0>
 80051a0:	46a1      	mov	r9, r4
 80051a2:	f1b9 0f01 	cmp.w	r9, #1
 80051a6:	dc60      	bgt.n	800526a <__kernel_rem_pio2f+0x4e6>
 80051a8:	2000      	movs	r0, #0
 80051aa:	2c01      	cmp	r4, #1
 80051ac:	dc76      	bgt.n	800529c <__kernel_rem_pio2f+0x518>
 80051ae:	9a32      	ldr	r2, [sp, #200]	@ 0xc8
 80051b0:	9b33      	ldr	r3, [sp, #204]	@ 0xcc
 80051b2:	2d00      	cmp	r5, #0
 80051b4:	d178      	bne.n	80052a8 <__kernel_rem_pio2f+0x524>
 80051b6:	9900      	ldr	r1, [sp, #0]
 80051b8:	600a      	str	r2, [r1, #0]
 80051ba:	460a      	mov	r2, r1
 80051bc:	604b      	str	r3, [r1, #4]
 80051be:	6090      	str	r0, [r2, #8]
 80051c0:	e7dd      	b.n	800517e <__kernel_rem_pio2f+0x3fa>
 80051c2:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
 80051c6:	f7fb fc73 	bl	8000ab0 <__addsf3>
 80051ca:	3c01      	subs	r4, #1
 80051cc:	2c00      	cmp	r4, #0
 80051ce:	daf8      	bge.n	80051c2 <__kernel_rem_pio2f+0x43e>
 80051d0:	b10d      	cbz	r5, 80051d6 <__kernel_rem_pio2f+0x452>
 80051d2:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 80051d6:	9b00      	ldr	r3, [sp, #0]
 80051d8:	6018      	str	r0, [r3, #0]
 80051da:	e7d0      	b.n	800517e <__kernel_rem_pio2f+0x3fa>
 80051dc:	2000      	movs	r0, #0
 80051de:	af32      	add	r7, sp, #200	@ 0xc8
 80051e0:	e7f4      	b.n	80051cc <__kernel_rem_pio2f+0x448>
 80051e2:	f857 1028 	ldr.w	r1, [r7, r8, lsl #2]
 80051e6:	f7fb fc63 	bl	8000ab0 <__addsf3>
 80051ea:	f108 38ff 	add.w	r8, r8, #4294967295
 80051ee:	f1b8 0f00 	cmp.w	r8, #0
 80051f2:	daf6      	bge.n	80051e2 <__kernel_rem_pio2f+0x45e>
 80051f4:	b1ad      	cbz	r5, 8005222 <__kernel_rem_pio2f+0x49e>
 80051f6:	f100 4300 	add.w	r3, r0, #2147483648	@ 0x80000000
 80051fa:	9a00      	ldr	r2, [sp, #0]
 80051fc:	4601      	mov	r1, r0
 80051fe:	6013      	str	r3, [r2, #0]
 8005200:	9832      	ldr	r0, [sp, #200]	@ 0xc8
 8005202:	f7fb fc53 	bl	8000aac <__aeabi_fsub>
 8005206:	f04f 0801 	mov.w	r8, #1
 800520a:	4544      	cmp	r4, r8
 800520c:	da0b      	bge.n	8005226 <__kernel_rem_pio2f+0x4a2>
 800520e:	b10d      	cbz	r5, 8005214 <__kernel_rem_pio2f+0x490>
 8005210:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8005214:	9b00      	ldr	r3, [sp, #0]
 8005216:	6058      	str	r0, [r3, #4]
 8005218:	e7b1      	b.n	800517e <__kernel_rem_pio2f+0x3fa>
 800521a:	46a0      	mov	r8, r4
 800521c:	2000      	movs	r0, #0
 800521e:	af32      	add	r7, sp, #200	@ 0xc8
 8005220:	e7e5      	b.n	80051ee <__kernel_rem_pio2f+0x46a>
 8005222:	4603      	mov	r3, r0
 8005224:	e7e9      	b.n	80051fa <__kernel_rem_pio2f+0x476>
 8005226:	f857 1f04 	ldr.w	r1, [r7, #4]!
 800522a:	f7fb fc41 	bl	8000ab0 <__addsf3>
 800522e:	f108 0801 	add.w	r8, r8, #1
 8005232:	e7ea      	b.n	800520a <__kernel_rem_pio2f+0x486>
 8005234:	f8d8 3000 	ldr.w	r3, [r8]
 8005238:	f858 2c04 	ldr.w	r2, [r8, #-4]
 800523c:	4619      	mov	r1, r3
 800523e:	4610      	mov	r0, r2
 8005240:	9302      	str	r3, [sp, #8]
 8005242:	9201      	str	r2, [sp, #4]
 8005244:	f7fb fc34 	bl	8000ab0 <__addsf3>
 8005248:	9a01      	ldr	r2, [sp, #4]
 800524a:	4601      	mov	r1, r0
 800524c:	4681      	mov	r9, r0
 800524e:	4610      	mov	r0, r2
 8005250:	f7fb fc2c 	bl	8000aac <__aeabi_fsub>
 8005254:	9b02      	ldr	r3, [sp, #8]
 8005256:	f10a 3aff 	add.w	sl, sl, #4294967295
 800525a:	4619      	mov	r1, r3
 800525c:	f7fb fc28 	bl	8000ab0 <__addsf3>
 8005260:	f848 0904 	str.w	r0, [r8], #-4
 8005264:	f8c8 9000 	str.w	r9, [r8]
 8005268:	e797      	b.n	800519a <__kernel_rem_pio2f+0x416>
 800526a:	f857 3c04 	ldr.w	r3, [r7, #-4]
 800526e:	f8d7 a000 	ldr.w	sl, [r7]
 8005272:	4618      	mov	r0, r3
 8005274:	4651      	mov	r1, sl
 8005276:	9301      	str	r3, [sp, #4]
 8005278:	f7fb fc1a 	bl	8000ab0 <__addsf3>
 800527c:	9b01      	ldr	r3, [sp, #4]
 800527e:	4601      	mov	r1, r0
 8005280:	4680      	mov	r8, r0
 8005282:	4618      	mov	r0, r3
 8005284:	f7fb fc12 	bl	8000aac <__aeabi_fsub>
 8005288:	4651      	mov	r1, sl
 800528a:	f7fb fc11 	bl	8000ab0 <__addsf3>
 800528e:	f847 0904 	str.w	r0, [r7], #-4
 8005292:	f109 39ff 	add.w	r9, r9, #4294967295
 8005296:	f8c7 8000 	str.w	r8, [r7]
 800529a:	e782      	b.n	80051a2 <__kernel_rem_pio2f+0x41e>
 800529c:	f85b 1024 	ldr.w	r1, [fp, r4, lsl #2]
 80052a0:	f7fb fc06 	bl	8000ab0 <__addsf3>
 80052a4:	3c01      	subs	r4, #1
 80052a6:	e780      	b.n	80051aa <__kernel_rem_pio2f+0x426>
 80052a8:	9900      	ldr	r1, [sp, #0]
 80052aa:	f102 4200 	add.w	r2, r2, #2147483648	@ 0x80000000
 80052ae:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80052b2:	600a      	str	r2, [r1, #0]
 80052b4:	604b      	str	r3, [r1, #4]
 80052b6:	460a      	mov	r2, r1
 80052b8:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 80052bc:	e77f      	b.n	80051be <__kernel_rem_pio2f+0x43a>
 80052be:	bf00      	nop

080052c0 <scalbnf>:
 80052c0:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80052c4:	b538      	push	{r3, r4, r5, lr}
 80052c6:	4603      	mov	r3, r0
 80052c8:	460d      	mov	r5, r1
 80052ca:	4604      	mov	r4, r0
 80052cc:	d02e      	beq.n	800532c <scalbnf+0x6c>
 80052ce:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 80052d2:	d304      	bcc.n	80052de <scalbnf+0x1e>
 80052d4:	4601      	mov	r1, r0
 80052d6:	f7fb fbeb 	bl	8000ab0 <__addsf3>
 80052da:	4603      	mov	r3, r0
 80052dc:	e026      	b.n	800532c <scalbnf+0x6c>
 80052de:	f010 4fff 	tst.w	r0, #2139095040	@ 0x7f800000
 80052e2:	d118      	bne.n	8005316 <scalbnf+0x56>
 80052e4:	f04f 4198 	mov.w	r1, #1275068416	@ 0x4c000000
 80052e8:	f7fb fcea 	bl	8000cc0 <__aeabi_fmul>
 80052ec:	4a17      	ldr	r2, [pc, #92]	@ (800534c <scalbnf+0x8c>)
 80052ee:	4603      	mov	r3, r0
 80052f0:	4295      	cmp	r5, r2
 80052f2:	db0c      	blt.n	800530e <scalbnf+0x4e>
 80052f4:	4604      	mov	r4, r0
 80052f6:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 80052fa:	3a19      	subs	r2, #25
 80052fc:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8005300:	428d      	cmp	r5, r1
 8005302:	dd0a      	ble.n	800531a <scalbnf+0x5a>
 8005304:	4912      	ldr	r1, [pc, #72]	@ (8005350 <scalbnf+0x90>)
 8005306:	4618      	mov	r0, r3
 8005308:	f361 001e 	bfi	r0, r1, #0, #31
 800530c:	e000      	b.n	8005310 <scalbnf+0x50>
 800530e:	4911      	ldr	r1, [pc, #68]	@ (8005354 <scalbnf+0x94>)
 8005310:	f7fb fcd6 	bl	8000cc0 <__aeabi_fmul>
 8005314:	e7e1      	b.n	80052da <scalbnf+0x1a>
 8005316:	0dd2      	lsrs	r2, r2, #23
 8005318:	e7f0      	b.n	80052fc <scalbnf+0x3c>
 800531a:	1951      	adds	r1, r2, r5
 800531c:	29fe      	cmp	r1, #254	@ 0xfe
 800531e:	dcf1      	bgt.n	8005304 <scalbnf+0x44>
 8005320:	2900      	cmp	r1, #0
 8005322:	dd05      	ble.n	8005330 <scalbnf+0x70>
 8005324:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 8005328:	ea44 53c1 	orr.w	r3, r4, r1, lsl #23
 800532c:	4618      	mov	r0, r3
 800532e:	bd38      	pop	{r3, r4, r5, pc}
 8005330:	f111 0f16 	cmn.w	r1, #22
 8005334:	da01      	bge.n	800533a <scalbnf+0x7a>
 8005336:	4907      	ldr	r1, [pc, #28]	@ (8005354 <scalbnf+0x94>)
 8005338:	e7e5      	b.n	8005306 <scalbnf+0x46>
 800533a:	f101 0019 	add.w	r0, r1, #25
 800533e:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 8005342:	f04f 514c 	mov.w	r1, #855638016	@ 0x33000000
 8005346:	ea44 50c0 	orr.w	r0, r4, r0, lsl #23
 800534a:	e7e1      	b.n	8005310 <scalbnf+0x50>
 800534c:	ffff3cb0 	.word	0xffff3cb0
 8005350:	7149f2ca 	.word	0x7149f2ca
 8005354:	0da24260 	.word	0x0da24260

08005358 <floorf>:
 8005358:	b570      	push	{r4, r5, r6, lr}
 800535a:	f3c0 55c7 	ubfx	r5, r0, #23, #8
 800535e:	3d7f      	subs	r5, #127	@ 0x7f
 8005360:	2d16      	cmp	r5, #22
 8005362:	4601      	mov	r1, r0
 8005364:	4604      	mov	r4, r0
 8005366:	f020 4600 	bic.w	r6, r0, #2147483648	@ 0x80000000
 800536a:	dc26      	bgt.n	80053ba <floorf+0x62>
 800536c:	2d00      	cmp	r5, #0
 800536e:	da0f      	bge.n	8005390 <floorf+0x38>
 8005370:	4917      	ldr	r1, [pc, #92]	@ (80053d0 <floorf+0x78>)
 8005372:	f7fb fb9d 	bl	8000ab0 <__addsf3>
 8005376:	2100      	movs	r1, #0
 8005378:	f7fb fe5e 	bl	8001038 <__aeabi_fcmpgt>
 800537c:	b130      	cbz	r0, 800538c <floorf+0x34>
 800537e:	2c00      	cmp	r4, #0
 8005380:	da23      	bge.n	80053ca <floorf+0x72>
 8005382:	2e00      	cmp	r6, #0
 8005384:	4c13      	ldr	r4, [pc, #76]	@ (80053d4 <floorf+0x7c>)
 8005386:	bf08      	it	eq
 8005388:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800538c:	4621      	mov	r1, r4
 800538e:	e01a      	b.n	80053c6 <floorf+0x6e>
 8005390:	4e11      	ldr	r6, [pc, #68]	@ (80053d8 <floorf+0x80>)
 8005392:	412e      	asrs	r6, r5
 8005394:	4230      	tst	r0, r6
 8005396:	d016      	beq.n	80053c6 <floorf+0x6e>
 8005398:	490d      	ldr	r1, [pc, #52]	@ (80053d0 <floorf+0x78>)
 800539a:	f7fb fb89 	bl	8000ab0 <__addsf3>
 800539e:	2100      	movs	r1, #0
 80053a0:	f7fb fe4a 	bl	8001038 <__aeabi_fcmpgt>
 80053a4:	2800      	cmp	r0, #0
 80053a6:	d0f1      	beq.n	800538c <floorf+0x34>
 80053a8:	2c00      	cmp	r4, #0
 80053aa:	bfbe      	ittt	lt
 80053ac:	f44f 0300 	movlt.w	r3, #8388608	@ 0x800000
 80053b0:	412b      	asrlt	r3, r5
 80053b2:	18e4      	addlt	r4, r4, r3
 80053b4:	ea24 0406 	bic.w	r4, r4, r6
 80053b8:	e7e8      	b.n	800538c <floorf+0x34>
 80053ba:	f1b6 4fff 	cmp.w	r6, #2139095040	@ 0x7f800000
 80053be:	d302      	bcc.n	80053c6 <floorf+0x6e>
 80053c0:	f7fb fb76 	bl	8000ab0 <__addsf3>
 80053c4:	4601      	mov	r1, r0
 80053c6:	4608      	mov	r0, r1
 80053c8:	bd70      	pop	{r4, r5, r6, pc}
 80053ca:	2400      	movs	r4, #0
 80053cc:	e7de      	b.n	800538c <floorf+0x34>
 80053ce:	bf00      	nop
 80053d0:	7149f2ca 	.word	0x7149f2ca
 80053d4:	bf800000 	.word	0xbf800000
 80053d8:	007fffff 	.word	0x007fffff

080053dc <_init>:
 80053dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053de:	bf00      	nop
 80053e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80053e2:	bc08      	pop	{r3}
 80053e4:	469e      	mov	lr, r3
 80053e6:	4770      	bx	lr

080053e8 <_fini>:
 80053e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053ea:	bf00      	nop
 80053ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80053ee:	bc08      	pop	{r3}
 80053f0:	469e      	mov	lr, r3
 80053f2:	4770      	bx	lr
