#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Oct 15 15:06:37 2018
# Process ID: 21764
# Current directory: D:/Documents/Cours/EMSE/3A/Embedded_Systems/FPGA_CoDesign/Projet_AES_2018/managed_ip_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6536 D:\Documents\Cours\EMSE\3A\Embedded_Systems\FPGA_CoDesign\Projet_AES_2018\managed_ip_project\managed_ip_project.xpr
# Log file: D:/Documents/Cours/EMSE/3A/Embedded_Systems/FPGA_CoDesign/Projet_AES_2018/managed_ip_project/vivado.log
# Journal file: D:/Documents/Cours/EMSE/3A/Embedded_Systems/FPGA_CoDesign/Projet_AES_2018/managed_ip_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Documents/Cours/EMSE/3A/Embedded_Systems/FPGA_CoDesign/Projet_AES_2018/managed_ip_project/managed_ip_project.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/Documents/Cours/EMSE/3A/Embedded_Systems/FPGA_CoDesign/Projet_AES_2018/managed_ip_project'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Documents/Cours/EMSE/3A/Embedded_Systems/FPGA_CoDesign/Projet_AES_2018/ip_repo/AES_IP_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Softwares/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 754.855 ; gain = 61.566
ipx::edit_ip_in_project -upgrade true -name AES_IP_v1_0_project -directory D:/Documents/Cours/EMSE/3A/Embedded_Systems/FPGA_CoDesign/Projet_AES_2018/managed_ip_project/managed_ip_project.tmp/AES_IP_v1_0_project d:/Documents/Cours/EMSE/3A/Embedded_Systems/FPGA_CoDesign/Projet_AES_2018/ip_repo/AES_IP_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/documents/cours/emse/3a/embedded_systems/fpga_codesign/projet_aes_2018/managed_ip_project/managed_ip_project.tmp/aes_ip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Softwares/Xilinx/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 804.367 ; gain = 17.555
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Documents/Cours/EMSE/3A/Embedded_Systems/FPGA_CoDesign/Projet_AES_2018/ip_repo/AES_IP_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 810.703 ; gain = 23.891
update_compile_order -fileset sources_1
add_files -norecurse -copy_to d:/Documents/Cours/EMSE/3A/Embedded_Systems/FPGA_CoDesign/Projet_AES_2018/ip_repo/AES_IP_1.0/src {{D:/Documents/Cours/EMSE/3A/Embedded_Systems/FPGA_CoDesign/Projet AES EI2016/ProjetAES_EI2016/source/AES.vhd} {D:/Documents/Cours/EMSE/3A/Embedded_Systems/FPGA_CoDesign/Projet AES EI2016/ProjetAES_EI2016/source/SBOX_I_O_peralta.vhd} {D:/Documents/Cours/EMSE/3A/Embedded_Systems/FPGA_CoDesign/Projet AES EI2016/ProjetAES_EI2016/source/KeyExpansion_FSM.vhd} {D:/Documents/Cours/EMSE/3A/Embedded_Systems/FPGA_CoDesign/Projet AES EI2016/ProjetAES_EI2016/source/MixColumns.vhd} {D:/Documents/Cours/EMSE/3A/Embedded_Systems/FPGA_CoDesign/Projet AES EI2016/ProjetAES_EI2016/source/KeyExpansion.vhd} {D:/Documents/Cours/EMSE/3A/Embedded_Systems/FPGA_CoDesign/Projet AES EI2016/ProjetAES_EI2016/source/matrixMultiplier.vhd} {D:/Documents/Cours/EMSE/3A/Embedded_Systems/FPGA_CoDesign/Projet AES EI2016/ProjetAES_EI2016/source/ShiftRows.vhd} {D:/Documents/Cours/EMSE/3A/Embedded_Systems/FPGA_CoDesign/Projet AES EI2016/ProjetAES_EI2016/source/SubBytes.vhd} {D:/Documents/Cours/EMSE/3A/Embedded_Systems/FPGA_CoDesign/Projet AES EI2016/ProjetAES_EI2016/source/FSM_AES.vhd} {D:/Documents/Cours/EMSE/3A/Embedded_Systems/FPGA_CoDesign/Projet AES EI2016/ProjetAES_EI2016/source/Counter.vhd} {D:/Documents/Cours/EMSE/3A/Embedded_Systems/FPGA_CoDesign/Projet AES EI2016/ProjetAES_EI2016/source/KeyExpansion_I_O.vhd} {D:/Documents/Cours/EMSE/3A/Embedded_Systems/FPGA_CoDesign/Projet AES EI2016/ProjetAES_EI2016/source/KeyExpansion_I_O_table.vhd} {D:/Documents/Cours/EMSE/3A/Embedded_Systems/FPGA_CoDesign/Projet AES EI2016/ProjetAES_EI2016/source/AESRound.vhd} {D:/Documents/Cours/EMSE/3A/Embedded_Systems/FPGA_CoDesign/Projet AES EI2016/ProjetAES_EI2016/source/AddRoundKey.vhd} {D:/Documents/Cours/EMSE/3A/Embedded_Systems/FPGA_CoDesign/Projet AES EI2016/ProjetAES_EI2016/thirdpartylibrary/CryptPack.vhd}}
update_compile_order -fileset sources_1
