// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module runge_kutta_45_runge_kutta_45_Pipeline_sqrt_loop (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        X_V_7_reload,
        Q_V_5_out,
        Q_V_5_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [201:0] X_V_7_reload;
output  [100:0] Q_V_5_out;
output   Q_V_5_out_ap_vld;

reg ap_idle;
reg Q_V_5_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln85_fu_112_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [100:0] p_Repl2_s_fu_60;
wire   [100:0] Q_V_3_fu_205_p3;
wire    ap_block_pp0_stage0_11001;
wire    ap_loop_init;
wire    ap_block_pp0_stage0;
reg   [201:0] p_Val2_s_fu_64;
wire   [201:0] X_V_fu_151_p2;
reg   [199:0] A_V_fu_68;
wire   [199:0] A_V_6_fu_229_p3;
reg   [6:0] i_fu_72;
wire   [6:0] i_4_fu_118_p2;
wire    ap_block_pp0_stage0_01001;
wire   [1:0] tmp_s_fu_133_p4;
wire   [61:0] trunc_ln312_fu_157_p1;
wire   [63:0] i_op_assign_fu_161_p3;
wire   [201:0] p_Result_5_fu_143_p3;
wire   [201:0] zext_ln75_fu_169_p1;
wire   [201:0] T_V_fu_173_p2;
wire   [99:0] trunc_ln1027_fu_179_p1;
wire   [0:0] p_Result_s_fu_189_p3;
wire   [100:0] Q_V_4_fu_183_p2;
wire   [100:0] p_Result_6_fu_197_p3;
wire   [197:0] trunc_ln642_fu_213_p1;
wire   [199:0] tmp_1_fu_217_p3;
wire   [199:0] trunc_ln642_2_fu_225_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
end

runge_kutta_45_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            A_V_fu_68 <= 200'd0;
        end else if (((icmp_ln85_fu_112_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            A_V_fu_68 <= A_V_6_fu_229_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            i_fu_72 <= 7'd0;
        end else if (((icmp_ln85_fu_112_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            i_fu_72 <= i_4_fu_118_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            p_Repl2_s_fu_60 <= 101'd0;
        end else if (((icmp_ln85_fu_112_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            p_Repl2_s_fu_60 <= Q_V_3_fu_205_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            p_Val2_s_fu_64 <= X_V_7_reload;
        end else if (((icmp_ln85_fu_112_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            p_Val2_s_fu_64 <= X_V_fu_151_p2;
        end
    end
end

always @ (*) begin
    if (((icmp_ln85_fu_112_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Q_V_5_out_ap_vld = 1'b1;
    end else begin
        Q_V_5_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln85_fu_112_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_V_6_fu_229_p3 = ((p_Result_s_fu_189_p3[0:0] == 1'b1) ? tmp_1_fu_217_p3 : trunc_ln642_2_fu_225_p1);

assign Q_V_3_fu_205_p3 = ((p_Result_s_fu_189_p3[0:0] == 1'b1) ? Q_V_4_fu_183_p2 : p_Result_6_fu_197_p3);

assign Q_V_4_fu_183_p2 = p_Repl2_s_fu_60 << 101'd1;

assign Q_V_5_out = p_Repl2_s_fu_60;

assign T_V_fu_173_p2 = (p_Result_5_fu_143_p3 - zext_ln75_fu_169_p1);

assign X_V_fu_151_p2 = p_Val2_s_fu_64 << 202'd2;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign i_4_fu_118_p2 = (i_fu_72 + 7'd1);

assign i_op_assign_fu_161_p3 = {{trunc_ln312_fu_157_p1}, {2'd1}};

assign icmp_ln85_fu_112_p2 = ((i_fu_72 == 7'd101) ? 1'b1 : 1'b0);

assign p_Result_5_fu_143_p3 = {{A_V_fu_68}, {tmp_s_fu_133_p4}};

assign p_Result_6_fu_197_p3 = {{trunc_ln1027_fu_179_p1}, {1'd1}};

assign p_Result_s_fu_189_p3 = T_V_fu_173_p2[32'd201];

assign tmp_1_fu_217_p3 = {{trunc_ln642_fu_213_p1}, {tmp_s_fu_133_p4}};

assign tmp_s_fu_133_p4 = {{p_Val2_s_fu_64[201:200]}};

assign trunc_ln1027_fu_179_p1 = p_Repl2_s_fu_60[99:0];

assign trunc_ln312_fu_157_p1 = p_Repl2_s_fu_60[61:0];

assign trunc_ln642_2_fu_225_p1 = T_V_fu_173_p2[199:0];

assign trunc_ln642_fu_213_p1 = A_V_fu_68[197:0];

assign zext_ln75_fu_169_p1 = i_op_assign_fu_161_p3;

endmodule //runge_kutta_45_runge_kutta_45_Pipeline_sqrt_loop
