################################################################################
#
# Copyright (c) 2015 University of Cambridge
# All rights reserved.
#
# This software was developed by Stanford University and the University of Cambridge Computer Laboratory 
# under National Science Foundation under Grant No. CNS-0855268,
# the University of Cambridge Computer Laboratory under EPSRC INTERNET Project EP/H040536/1 and
# by the University of Cambridge Computer Laboratory under DARPA/AFRL contract FA8750-11-C-0249 ("MRC2"), 
# as part of the DARPA MRC research programme.
#
# @NETFPGA_LICENSE_HEADER_START@
#
# Licensed to NetFPGA C.I.C. (NetFPGA) under one or more contributor
# license agreements.  See the NOTICE file distributed with this work for
# additional information regarding copyright ownership.  NetFPGA licenses this
# file to you under the NetFPGA Hardware-Software License, Version 1.0 (the
# "License"); you may not use this file except in compliance with the
# License.  You may obtain a copy of the License at:
#
#   http://www.netfpga-cic.org
#
# Unless required by applicable law or agreed to in writing, Work distributed
# under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
# CONDITIONS OF ANY KIND, either express or implied.  See the License for the
# specific language governing permissions and limitations under the License.
#
# @NETFPGA_LICENSE_HEADER_END@
#
GIT VERSION 1.6.0

Before using this code, please check the release notes for 1.6.0 below

This release contains:


1. Update
    - Xilinx Core
   	-- cam_v1_1_0			: Change CAM type to BRAM to improve timing
    - Projects
   	-- reference_nic		: Migrate to Vivado v2016.4
   	-- reference_switch		: Migrate to Vivado v2016.4
   	-- reference_switch_lite	: Migrate to Vivado v2016.4
   	-- reference_router		: Migrate to Vivado v2016.4
   	-- acceptance_test		: Migrate to Vivado v2016.4

2. Bug Fix
   - switch_output_port_lookup_v1_0_1	: Fix tuser signal handling
   - output_queues_v1_0_0		: Fix output queues handling of tuser
   - cam_v1_1_0				: Fix ternary mode 

3. Contrib Projects
   - encap_decap			: encap/decap VLAN tag
   - reference_switch_lcam		: reference_switch with large CAM
   
4. Contrib Cores
   - vlan_adder_v1_0_0			: used in encap_decap contrib-project
   - vlan_remover_v1_0_0		: used in encap_decap contrib-project
   - nic_output_port_lookup_v4_0_0	: used in encap_decap contrib-project
   - lcam_output_port_lookup_v1_0_0	: used in reference_switch_lcam contrib-project

5. Limitation
   All the reference projects work, without any issue, in hosts with 64GB of memory, with Vivado v2016.4.  

6. For known issues please visit the following link:    https://github.com/NetFPGA/NetFPGA-SUME-public/wiki/Known-issues
   The open issues can also be seen on:                 https://github.com/NetFPGA/NetFPGA-SUME-live/issues
   The procedure to open new issue tickets:             https://github.com/NetFPGA/NetFPGA-SUME-public/wiki/Before-opening-issues
