// Seed: 1663917547
module module_0 (
    input wor id_0,
    input uwire id_1,
    output wor id_2,
    input uwire id_3,
    output tri0 id_4,
    output wor id_5,
    input wor id_6,
    input wire id_7,
    output wire id_8,
    output uwire id_9,
    output tri id_10,
    input wire id_11,
    input uwire id_12
    , id_15,
    input supply0 id_13
);
  assign id_9 = -1 & id_2++;
  wire  id_16;
  logic id_17;
  wire  id_18;
endmodule
module module_1 #(
    parameter id_4 = 32'd76
) (
    output wor   id_0,
    output tri1  id_1,
    input  wand  id_2
    , id_6,
    output tri1  id_3,
    input  uwire _id_4
);
  logic id_7;
  logic id_8;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_2,
      id_3,
      id_0,
      id_2,
      id_2,
      id_0,
      id_1,
      id_3,
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_13 = 0;
  wire id_9;
  wire id_10;
  assign id_7[id_4] = id_10 == 1;
  wire id_11;
endmodule
