// generated by newgenasym  Fri Apr 25 18:28:52 2014


module tlv70525 (a1, a2, b1, b2);
    inout a1;
    inout a2;
    inout b1;
    inout b2;


    initial
        begin
        end

endmodule
