15:19:22 DEBUG : Logs will be stored at 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/IDE.log'.
15:19:24 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\openfpga\Desktop\project\golden\example9_3\vitis_ide_v4\temp_xsdb_launch_script.tcl
15:19:24 INFO  : Registering command handlers for Vitis TCF services
15:19:25 ERROR : (XSDB Server)'\gnu\microblaze\lin\bin\' 不是内部或外部命令，也不是可运行的程序
或批处理文件。

15:19:25 ERROR : (XSDB Server)'\gnu\microblaze\nt\bin\' 不是内部或外部命令，也不是可运行的程序
或批处理文件。

15:19:25 ERROR : (XSDB Server)'\gnuwin\bin\' 不是内部或外部命令，也不是可运行的程序
或批处理文件。

15:19:25 INFO  : Platform repository initialization has completed.
15:19:27 INFO  : XSCT server has started successfully.
15:19:30 INFO  : plnx-install-location is set to ''
15:19:30 INFO  : Successfully done setting XSCT server connection channel  
15:19:30 INFO  : Successfully done query RDI_DATADIR 
15:19:30 INFO  : Successfully done setting workspace for the tool. 
15:58:26 INFO  : Result from executing command 'getProjects': k7325t_platform
15:58:26 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202410_1|E:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|E:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|E:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
16:00:14 INFO  : Result from executing command 'getProjects': k7325t_platform
16:00:14 INFO  : Result from executing command 'getPlatforms': k7325t_platform|C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/k7325t_platform.xpfm;xilinx_zcu102_base_202410_1|E:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|E:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|E:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
16:00:14 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v0'...
16:01:02 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v0'...
16:02:53 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v0'...
16:03:33 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v0'...
16:12:10 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v0'...
16:17:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:42 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:17:42 INFO  : 'jtag frequency' command is executed.
16:17:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}' command is executed.
16:17:43 INFO  : Device configured successfully with "C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit"
16:17:43 INFO  : Context for processor 'microblaze_0' is selected.
16:17:43 INFO  : Hardware design and registers information is loaded from 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa'.
16:17:43 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:17:43 INFO  : Context for processor 'microblaze_0' is selected.
16:17:43 INFO  : System reset is completed.
16:17:46 INFO  : 'after 3000' command is executed.
16:17:46 INFO  : Context for processor 'microblaze_0' is selected.
16:17:47 INFO  : The application 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf' is downloaded to processor 'microblaze_0'.
16:17:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}
fpga -file C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf
----------------End of Script----------------

16:17:47 INFO  : Context for processor 'microblaze_0' is selected.
16:17:47 INFO  : 'con' command is executed.
16:17:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:17:47 INFO  : Launch script is exported to file 'C:\Users\openfpga\Desktop\project\golden\example9_3\vitis_ide_v4\spi_flash_rw_v0_system\_ide\scripts\debugger_spi_flash_rw_v0-default.tcl'
16:18:58 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v0'...
16:19:02 INFO  : Disconnected from the channel tcfchan#2.
16:19:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:19:12 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:19:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:19 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:19:19 INFO  : 'jtag frequency' command is executed.
16:19:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}' command is executed.
16:19:20 INFO  : Device configured successfully with "C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit"
16:19:20 INFO  : Context for processor 'microblaze_0' is selected.
16:19:20 INFO  : Hardware design and registers information is loaded from 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa'.
16:19:20 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:19:20 INFO  : Context for processor 'microblaze_0' is selected.
16:19:20 INFO  : System reset is completed.
16:19:23 INFO  : 'after 3000' command is executed.
16:19:23 INFO  : Context for processor 'microblaze_0' is selected.
16:19:24 INFO  : The application 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf' is downloaded to processor 'microblaze_0'.
16:19:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}
fpga -file C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf
----------------End of Script----------------

16:19:24 INFO  : Context for processor 'microblaze_0' is selected.
16:19:24 INFO  : 'con' command is executed.
16:19:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:19:24 INFO  : Launch script is exported to file 'C:\Users\openfpga\Desktop\project\golden\example9_3\vitis_ide_v4\spi_flash_rw_v0_system\_ide\scripts\debugger_spi_flash_rw_v0-default.tcl'
16:20:26 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v0'...
16:20:51 INFO  : Disconnected from the channel tcfchan#3.
16:20:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:53 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:20:53 INFO  : 'jtag frequency' command is executed.
16:20:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}' command is executed.
16:20:55 INFO  : Device configured successfully with "C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit"
16:20:55 INFO  : Context for processor 'microblaze_0' is selected.
16:20:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa'.
16:20:55 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:20:55 INFO  : Context for processor 'microblaze_0' is selected.
16:20:55 INFO  : System reset is completed.
16:20:58 INFO  : 'after 3000' command is executed.
16:20:58 INFO  : Context for processor 'microblaze_0' is selected.
16:20:58 INFO  : The application 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf' is downloaded to processor 'microblaze_0'.
16:20:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}
fpga -file C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf
----------------End of Script----------------

16:20:58 INFO  : Context for processor 'microblaze_0' is selected.
16:20:58 INFO  : 'con' command is executed.
16:20:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:20:58 INFO  : Launch script is exported to file 'C:\Users\openfpga\Desktop\project\golden\example9_3\vitis_ide_v4\spi_flash_rw_v0_system\_ide\scripts\debugger_spi_flash_rw_v0-default.tcl'
16:27:23 INFO  : Disconnected from the channel tcfchan#4.
16:27:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:27:33 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:27:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:52 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:27:52 INFO  : 'jtag frequency' command is executed.
16:27:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}' command is executed.
16:27:54 INFO  : Device configured successfully with "C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit"
16:27:54 INFO  : Context for processor 'microblaze_0' is selected.
16:27:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa'.
16:27:54 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:27:54 INFO  : Context for processor 'microblaze_0' is selected.
16:27:54 INFO  : System reset is completed.
16:27:57 INFO  : 'after 3000' command is executed.
16:27:57 INFO  : Context for processor 'microblaze_0' is selected.
16:27:57 INFO  : The application 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf' is downloaded to processor 'microblaze_0'.
16:27:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}
fpga -file C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf
----------------End of Script----------------

16:27:57 INFO  : Context for processor 'microblaze_0' is selected.
16:27:57 INFO  : 'con' command is executed.
16:27:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:27:57 INFO  : Launch script is exported to file 'C:\Users\openfpga\Desktop\project\golden\example9_3\vitis_ide_v4\spi_flash_rw_v0_system\_ide\scripts\debugger_spi_flash_rw_v0-default.tcl'
16:30:51 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v0'...
16:31:23 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v0'...
16:32:13 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v0'...
16:32:18 INFO  : Disconnected from the channel tcfchan#5.
16:32:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:32:28 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:33:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:30 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:33:30 INFO  : 'jtag frequency' command is executed.
16:33:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}' command is executed.
16:33:31 INFO  : Device configured successfully with "C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit"
16:33:31 INFO  : Context for processor 'microblaze_0' is selected.
16:33:31 INFO  : Hardware design and registers information is loaded from 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa'.
16:33:31 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:33:32 INFO  : Context for processor 'microblaze_0' is selected.
16:33:32 INFO  : System reset is completed.
16:33:35 INFO  : 'after 3000' command is executed.
16:33:35 INFO  : Context for processor 'microblaze_0' is selected.
16:33:35 INFO  : The application 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf' is downloaded to processor 'microblaze_0'.
16:33:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}
fpga -file C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf
----------------End of Script----------------

16:33:35 INFO  : Context for processor 'microblaze_0' is selected.
16:33:35 INFO  : 'con' command is executed.
16:33:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:33:35 INFO  : Launch script is exported to file 'C:\Users\openfpga\Desktop\project\golden\example9_3\vitis_ide_v4\spi_flash_rw_v0_system\_ide\scripts\debugger_spi_flash_rw_v0-default.tcl'
16:37:50 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v0'...
16:37:54 INFO  : Disconnected from the channel tcfchan#6.
16:37:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:38:04 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:38:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:09 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:38:09 INFO  : 'jtag frequency' command is executed.
16:38:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}' command is executed.
16:38:10 INFO  : Device configured successfully with "C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit"
16:38:10 INFO  : Context for processor 'microblaze_0' is selected.
16:38:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa'.
16:38:10 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:38:10 INFO  : Context for processor 'microblaze_0' is selected.
16:38:10 INFO  : System reset is completed.
16:38:13 INFO  : 'after 3000' command is executed.
16:38:13 INFO  : Context for processor 'microblaze_0' is selected.
16:38:14 INFO  : The application 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf' is downloaded to processor 'microblaze_0'.
16:38:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}
fpga -file C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf
----------------End of Script----------------

16:38:14 INFO  : Context for processor 'microblaze_0' is selected.
16:38:14 INFO  : 'con' command is executed.
16:38:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:38:14 INFO  : Launch script is exported to file 'C:\Users\openfpga\Desktop\project\golden\example9_3\vitis_ide_v4\spi_flash_rw_v0_system\_ide\scripts\debugger_spi_flash_rw_v0-default.tcl'
21:06:26 INFO  : Disconnected from the channel tcfchan#7.
21:06:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:28 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:06:28 INFO  : 'jtag frequency' command is executed.
21:06:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}' command is executed.
21:06:30 INFO  : Device configured successfully with "C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit"
21:06:30 INFO  : Context for processor 'microblaze_0' is selected.
21:06:30 INFO  : Hardware design and registers information is loaded from 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa'.
21:06:30 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:06:30 INFO  : Context for processor 'microblaze_0' is selected.
21:06:30 INFO  : System reset is completed.
21:06:33 INFO  : 'after 3000' command is executed.
21:06:33 INFO  : Context for processor 'microblaze_0' is selected.
21:06:33 INFO  : The application 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf' is downloaded to processor 'microblaze_0'.
21:06:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}
fpga -file C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf
----------------End of Script----------------

21:06:33 INFO  : Context for processor 'microblaze_0' is selected.
21:06:33 INFO  : 'con' command is executed.
21:06:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:06:33 INFO  : Launch script is exported to file 'C:\Users\openfpga\Desktop\project\golden\example9_3\vitis_ide_v4\spi_flash_rw_v0_system\_ide\scripts\debugger_spi_flash_rw_v0-default.tcl'
21:10:20 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v0'...
21:10:25 INFO  : Disconnected from the channel tcfchan#8.
21:10:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:10:27 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:10:27 INFO  : 'jtag frequency' command is executed.
21:10:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}' command is executed.
21:10:29 INFO  : Device configured successfully with "C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit"
21:10:29 INFO  : Context for processor 'microblaze_0' is selected.
21:10:29 INFO  : Hardware design and registers information is loaded from 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa'.
21:10:29 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:10:29 INFO  : Context for processor 'microblaze_0' is selected.
21:10:29 INFO  : System reset is completed.
21:10:32 INFO  : 'after 3000' command is executed.
21:10:32 INFO  : Context for processor 'microblaze_0' is selected.
21:10:32 INFO  : The application 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf' is downloaded to processor 'microblaze_0'.
21:10:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}
fpga -file C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf
----------------End of Script----------------

21:10:32 INFO  : Context for processor 'microblaze_0' is selected.
21:10:32 INFO  : 'con' command is executed.
21:10:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:10:32 INFO  : Launch script is exported to file 'C:\Users\openfpga\Desktop\project\golden\example9_3\vitis_ide_v4\spi_flash_rw_v0_system\_ide\scripts\debugger_spi_flash_rw_v0-default.tcl'
21:12:06 INFO  : Disconnected from the channel tcfchan#9.
21:12:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:12:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:12:16 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:12:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:12:22 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:12:22 INFO  : 'jtag frequency' command is executed.
21:12:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}' command is executed.
21:12:24 INFO  : Device configured successfully with "C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit"
21:12:24 INFO  : Context for processor 'microblaze_0' is selected.
21:12:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa'.
21:12:24 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:12:24 INFO  : Context for processor 'microblaze_0' is selected.
21:12:24 INFO  : System reset is completed.
21:12:27 INFO  : 'after 3000' command is executed.
21:12:27 INFO  : Context for processor 'microblaze_0' is selected.
21:12:27 INFO  : The application 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf' is downloaded to processor 'microblaze_0'.
21:12:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}
fpga -file C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf
----------------End of Script----------------

21:12:27 INFO  : Context for processor 'microblaze_0' is selected.
21:12:27 INFO  : 'con' command is executed.
21:12:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:12:27 INFO  : Launch script is exported to file 'C:\Users\openfpga\Desktop\project\golden\example9_3\vitis_ide_v4\spi_flash_rw_v0_system\_ide\scripts\debugger_spi_flash_rw_v0-default.tcl'
21:18:21 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v1'...
21:18:37 INFO  : Disconnected from the channel tcfchan#10.
21:18:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:18:38 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:18:38 INFO  : 'jtag frequency' command is executed.
21:18:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}' command is executed.
21:18:39 INFO  : Device configured successfully with "C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v1/_ide/bitstream/system_wrapper.bit"
21:18:39 INFO  : Context for processor 'microblaze_0' is selected.
21:18:39 INFO  : Hardware design and registers information is loaded from 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa'.
21:18:39 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:18:39 INFO  : Context for processor 'microblaze_0' is selected.
21:18:39 INFO  : System reset is completed.
21:18:42 INFO  : 'after 3000' command is executed.
21:18:42 INFO  : Context for processor 'microblaze_0' is selected.
21:18:42 INFO  : The application 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v1/Debug/spi_flash_rw_v1.elf' is downloaded to processor 'microblaze_0'.
21:18:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}
fpga -file C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v1/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v1/Debug/spi_flash_rw_v1.elf
----------------End of Script----------------

21:18:43 INFO  : Context for processor 'microblaze_0' is selected.
21:18:43 INFO  : 'con' command is executed.
21:18:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:18:43 INFO  : Launch script is exported to file 'C:\Users\openfpga\Desktop\project\golden\example9_3\vitis_ide_v4\spi_flash_rw_v1_system\_ide\scripts\debugger_spi_flash_rw_v1-default.tcl'
21:28:48 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v0'...
21:29:58 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v0'...
21:34:01 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v0'...
21:37:27 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v0'...
21:38:24 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v0'...
21:38:56 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v0'...
21:39:50 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v0'...
21:40:15 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v0'...
21:41:06 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v0'...
21:41:17 INFO  : Disconnected from the channel tcfchan#11.
21:41:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:41:18 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:41:18 INFO  : 'jtag frequency' command is executed.
21:41:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}' command is executed.
21:41:20 INFO  : Device configured successfully with "C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit"
21:41:20 INFO  : Context for processor 'microblaze_0' is selected.
21:41:20 INFO  : Hardware design and registers information is loaded from 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa'.
21:41:20 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:41:20 INFO  : Context for processor 'microblaze_0' is selected.
21:41:20 INFO  : System reset is completed.
21:41:23 INFO  : 'after 3000' command is executed.
21:41:23 INFO  : Context for processor 'microblaze_0' is selected.
21:41:23 INFO  : The application 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf' is downloaded to processor 'microblaze_0'.
21:41:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}
fpga -file C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf
----------------End of Script----------------

21:41:23 INFO  : Context for processor 'microblaze_0' is selected.
21:41:23 INFO  : 'con' command is executed.
21:41:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:41:23 INFO  : Launch script is exported to file 'C:\Users\openfpga\Desktop\project\golden\example9_3\vitis_ide_v4\spi_flash_rw_v0_system\_ide\scripts\debugger_spi_flash_rw_v0-default.tcl'
22:36:45 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v0'...
13:07:49 INFO  : Disconnected from the channel tcfchan#12.
13:07:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:08:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:08:08 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:09:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:09:10 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:09:10 INFO  : 'jtag frequency' command is executed.
13:09:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}' command is executed.
13:09:11 INFO  : Device configured successfully with "C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit"
13:09:11 INFO  : Context for processor 'microblaze_0' is selected.
13:09:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa'.
13:09:11 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:09:11 INFO  : Context for processor 'microblaze_0' is selected.
13:09:11 INFO  : System reset is completed.
13:09:14 INFO  : 'after 3000' command is executed.
13:09:14 INFO  : Context for processor 'microblaze_0' is selected.
13:09:15 INFO  : The application 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf' is downloaded to processor 'microblaze_0'.
13:09:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}
fpga -file C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf
----------------End of Script----------------

13:09:15 INFO  : Context for processor 'microblaze_0' is selected.
13:09:15 INFO  : 'con' command is executed.
13:09:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:09:15 INFO  : Launch script is exported to file 'C:\Users\openfpga\Desktop\project\golden\example9_3\vitis_ide_v4\spi_flash_rw_v0_system\_ide\scripts\debugger_spi_flash_rw_v0-default.tcl'
13:09:28 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v0'...
13:09:33 INFO  : Disconnected from the channel tcfchan#13.
13:09:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:09:35 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:09:35 INFO  : 'jtag frequency' command is executed.
13:09:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}' command is executed.
13:09:37 INFO  : Device configured successfully with "C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit"
13:09:37 INFO  : Context for processor 'microblaze_0' is selected.
13:09:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa'.
13:09:37 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:09:37 INFO  : Context for processor 'microblaze_0' is selected.
13:09:37 INFO  : System reset is completed.
13:09:40 INFO  : 'after 3000' command is executed.
13:09:40 INFO  : Context for processor 'microblaze_0' is selected.
13:09:40 INFO  : The application 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf' is downloaded to processor 'microblaze_0'.
13:09:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}
fpga -file C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf
----------------End of Script----------------

13:09:40 INFO  : Context for processor 'microblaze_0' is selected.
13:09:40 INFO  : 'con' command is executed.
13:09:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:09:40 INFO  : Launch script is exported to file 'C:\Users\openfpga\Desktop\project\golden\example9_3\vitis_ide_v4\spi_flash_rw_v0_system\_ide\scripts\debugger_spi_flash_rw_v0-default.tcl'
13:10:16 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v0'...
13:10:33 INFO  : Disconnected from the channel tcfchan#14.
13:10:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:10:34 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:10:34 INFO  : 'jtag frequency' command is executed.
13:10:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}' command is executed.
13:10:35 INFO  : Device configured successfully with "C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit"
13:10:36 INFO  : Context for processor 'microblaze_0' is selected.
13:10:36 INFO  : Hardware design and registers information is loaded from 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa'.
13:10:36 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:10:36 INFO  : Context for processor 'microblaze_0' is selected.
13:10:36 INFO  : System reset is completed.
13:10:39 INFO  : 'after 3000' command is executed.
13:10:39 INFO  : Context for processor 'microblaze_0' is selected.
13:10:39 INFO  : The application 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf' is downloaded to processor 'microblaze_0'.
13:10:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}
fpga -file C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf
----------------End of Script----------------

13:10:39 INFO  : Context for processor 'microblaze_0' is selected.
13:10:39 INFO  : 'con' command is executed.
13:10:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:10:39 INFO  : Launch script is exported to file 'C:\Users\openfpga\Desktop\project\golden\example9_3\vitis_ide_v4\spi_flash_rw_v0_system\_ide\scripts\debugger_spi_flash_rw_v0-default.tcl'
13:51:43 INFO  : Disconnected from the channel tcfchan#15.
13:51:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:51:44 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:51:44 INFO  : 'jtag frequency' command is executed.
13:51:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}' command is executed.
13:51:46 INFO  : Device configured successfully with "C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit"
13:51:46 INFO  : Context for processor 'microblaze_0' is selected.
13:51:46 INFO  : Hardware design and registers information is loaded from 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa'.
13:51:46 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:51:46 INFO  : Context for processor 'microblaze_0' is selected.
13:51:46 INFO  : System reset is completed.
13:51:49 INFO  : 'after 3000' command is executed.
13:51:49 INFO  : Context for processor 'microblaze_0' is selected.
13:51:49 INFO  : The application 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf' is downloaded to processor 'microblaze_0'.
13:51:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}
fpga -file C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf
----------------End of Script----------------

13:51:49 INFO  : Context for processor 'microblaze_0' is selected.
13:51:49 INFO  : 'con' command is executed.
13:51:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:51:49 INFO  : Launch script is exported to file 'C:\Users\openfpga\Desktop\project\golden\example9_3\vitis_ide_v4\spi_flash_rw_v0_system\_ide\scripts\debugger_spi_flash_rw_v0-default.tcl'
14:10:12 INFO  : Disconnected from the channel tcfchan#16.
14:10:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:10:13 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:10:13 INFO  : 'jtag frequency' command is executed.
14:10:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}' command is executed.
14:10:14 INFO  : Device configured successfully with "C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit"
14:10:14 INFO  : Context for processor 'microblaze_0' is selected.
14:10:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa'.
14:10:14 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:10:14 INFO  : Context for processor 'microblaze_0' is selected.
14:10:14 INFO  : System reset is completed.
14:10:17 INFO  : 'after 3000' command is executed.
14:10:17 INFO  : Context for processor 'microblaze_0' is selected.
14:10:18 INFO  : The application 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf' is downloaded to processor 'microblaze_0'.
14:10:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}
fpga -file C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf
----------------End of Script----------------

14:10:18 INFO  : Context for processor 'microblaze_0' is selected.
14:10:18 INFO  : 'con' command is executed.
14:10:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:10:18 INFO  : Launch script is exported to file 'C:\Users\openfpga\Desktop\project\golden\example9_3\vitis_ide_v4\spi_flash_rw_v0_system\_ide\scripts\debugger_spi_flash_rw_v0-default.tcl'
14:15:45 INFO  : Disconnected from the channel tcfchan#17.
14:15:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:15:46 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:15:46 INFO  : 'jtag frequency' command is executed.
14:15:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}' command is executed.
14:15:47 INFO  : Device configured successfully with "C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit"
14:15:47 INFO  : Context for processor 'microblaze_0' is selected.
14:15:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa'.
14:15:47 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:15:47 INFO  : Context for processor 'microblaze_0' is selected.
14:15:47 INFO  : System reset is completed.
14:15:50 INFO  : 'after 3000' command is executed.
14:15:50 INFO  : Context for processor 'microblaze_0' is selected.
14:15:51 INFO  : The application 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf' is downloaded to processor 'microblaze_0'.
14:15:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}
fpga -file C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf
----------------End of Script----------------

14:15:51 INFO  : Context for processor 'microblaze_0' is selected.
14:15:51 INFO  : 'con' command is executed.
14:15:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:15:51 INFO  : Launch script is exported to file 'C:\Users\openfpga\Desktop\project\golden\example9_3\vitis_ide_v4\spi_flash_rw_v0_system\_ide\scripts\debugger_spi_flash_rw_v0-default.tcl'
14:17:50 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v0'...
14:18:21 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v0'...
14:18:25 INFO  : Disconnected from the channel tcfchan#18.
14:18:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:18:26 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:18:26 INFO  : 'jtag frequency' command is executed.
14:18:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}' command is executed.
14:18:28 INFO  : Device configured successfully with "C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit"
14:18:28 INFO  : Context for processor 'microblaze_0' is selected.
14:18:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa'.
14:18:28 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:18:28 INFO  : Context for processor 'microblaze_0' is selected.
14:18:28 INFO  : System reset is completed.
14:18:31 INFO  : 'after 3000' command is executed.
14:18:31 INFO  : Context for processor 'microblaze_0' is selected.
14:18:31 INFO  : The application 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf' is downloaded to processor 'microblaze_0'.
14:18:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}
fpga -file C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf
----------------End of Script----------------

14:18:31 INFO  : Context for processor 'microblaze_0' is selected.
14:18:31 INFO  : 'con' command is executed.
14:18:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:18:31 INFO  : Launch script is exported to file 'C:\Users\openfpga\Desktop\project\golden\example9_3\vitis_ide_v4\spi_flash_rw_v0_system\_ide\scripts\debugger_spi_flash_rw_v0-default.tcl'
14:19:26 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v0'...
14:19:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:30 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:19:30 INFO  : 'jtag frequency' command is executed.
14:19:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}' command is executed.
14:19:32 INFO  : Device configured successfully with "C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v1/_ide/bitstream/system_wrapper.bit"
14:19:32 INFO  : Context for processor 'microblaze_0' is selected.
14:19:32 INFO  : Hardware design and registers information is loaded from 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa'.
14:19:32 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:19:32 INFO  : Context for processor 'microblaze_0' is selected.
14:19:32 INFO  : System reset is completed.
14:19:35 INFO  : 'after 3000' command is executed.
14:19:35 INFO  : Context for processor 'microblaze_0' is selected.
14:19:35 INFO  : The application 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v1/Debug/spi_flash_rw_v1.elf' is downloaded to processor 'microblaze_0'.
14:19:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}
fpga -file C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v1/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v1/Debug/spi_flash_rw_v1.elf
----------------End of Script----------------

14:19:35 INFO  : Context for processor 'microblaze_0' is selected.
14:19:35 INFO  : 'con' command is executed.
14:19:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:19:35 INFO  : Launch script is exported to file 'C:\Users\openfpga\Desktop\project\golden\example9_3\vitis_ide_v4\spi_flash_rw_v1_system\_ide\scripts\debugger_spi_flash_rw_v1-default.tcl'
14:19:36 INFO  : Disconnected from the channel tcfchan#19.
14:19:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:37 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:19:37 INFO  : 'jtag frequency' command is executed.
14:19:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}' command is executed.
14:19:39 INFO  : Device configured successfully with "C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v1/_ide/bitstream/system_wrapper.bit"
14:19:39 INFO  : Context for processor 'microblaze_0' is selected.
14:19:39 INFO  : Hardware design and registers information is loaded from 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa'.
14:19:39 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:19:39 INFO  : Context for processor 'microblaze_0' is selected.
14:19:39 INFO  : System reset is completed.
14:19:42 INFO  : 'after 3000' command is executed.
14:19:42 INFO  : Context for processor 'microblaze_0' is selected.
14:19:42 INFO  : The application 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v1/Debug/spi_flash_rw_v1.elf' is downloaded to processor 'microblaze_0'.
14:19:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}
fpga -file C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v1/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v1/Debug/spi_flash_rw_v1.elf
----------------End of Script----------------

14:19:42 INFO  : Context for processor 'microblaze_0' is selected.
14:19:42 INFO  : 'con' command is executed.
14:19:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:19:42 INFO  : Launch script is exported to file 'C:\Users\openfpga\Desktop\project\golden\example9_3\vitis_ide_v4\spi_flash_rw_v1_system\_ide\scripts\debugger_spi_flash_rw_v1-default.tcl'
14:20:00 INFO  : Disconnected from the channel tcfchan#20.
14:20:07 WARN  : channel "tcfchan#19" closed
14:20:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:08 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:20:08 INFO  : 'jtag frequency' command is executed.
14:20:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}' command is executed.
14:20:09 INFO  : Device configured successfully with "C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v1/_ide/bitstream/system_wrapper.bit"
14:20:09 INFO  : Context for processor 'microblaze_0' is selected.
14:20:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa'.
14:20:09 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:20:09 INFO  : Context for processor 'microblaze_0' is selected.
14:20:09 INFO  : System reset is completed.
14:20:12 INFO  : 'after 3000' command is executed.
14:20:12 INFO  : Context for processor 'microblaze_0' is selected.
14:20:13 INFO  : The application 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v1/Debug/spi_flash_rw_v1.elf' is downloaded to processor 'microblaze_0'.
14:20:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}
fpga -file C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v1/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v1/Debug/spi_flash_rw_v1.elf
----------------End of Script----------------

14:20:13 INFO  : Context for processor 'microblaze_0' is selected.
14:20:13 INFO  : 'con' command is executed.
14:20:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:20:13 INFO  : Launch script is exported to file 'C:\Users\openfpga\Desktop\project\golden\example9_3\vitis_ide_v4\spi_flash_rw_v1_system\_ide\scripts\debugger_spi_flash_rw_v1-default.tcl'
14:20:21 INFO  : Disconnected from the channel tcfchan#21.
14:20:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:23 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:20:23 INFO  : 'jtag frequency' command is executed.
14:20:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}' command is executed.
14:20:24 INFO  : Device configured successfully with "C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit"
14:20:24 INFO  : Context for processor 'microblaze_0' is selected.
14:20:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa'.
14:20:24 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:20:24 INFO  : Context for processor 'microblaze_0' is selected.
14:20:24 INFO  : System reset is completed.
14:20:27 INFO  : 'after 3000' command is executed.
14:20:27 INFO  : Context for processor 'microblaze_0' is selected.
14:20:28 INFO  : The application 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf' is downloaded to processor 'microblaze_0'.
14:20:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}
fpga -file C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf
----------------End of Script----------------

14:20:28 INFO  : Context for processor 'microblaze_0' is selected.
14:20:28 INFO  : 'con' command is executed.
14:20:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:20:28 INFO  : Launch script is exported to file 'C:\Users\openfpga\Desktop\project\golden\example9_3\vitis_ide_v4\spi_flash_rw_v0_system\_ide\scripts\debugger_spi_flash_rw_v0-default.tcl'
14:38:26 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v0'...
14:39:14 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v0'...
14:50:35 INFO  : Bit file 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/download.bit' is generated.
14:51:18 INFO  : Disconnected from the channel tcfchan#22.
14:51:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:19 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:51:19 INFO  : 'jtag frequency' command is executed.
14:51:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}' command is executed.
14:51:21 INFO  : Device configured successfully with "C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit"
14:51:21 INFO  : Context for processor 'microblaze_0' is selected.
14:51:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa'.
14:51:21 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:51:21 INFO  : Context for processor 'microblaze_0' is selected.
14:51:21 INFO  : System reset is completed.
14:51:24 INFO  : 'after 3000' command is executed.
14:51:24 INFO  : Context for processor 'microblaze_0' is selected.
14:51:24 INFO  : The application 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf' is downloaded to processor 'microblaze_0'.
14:51:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}
fpga -file C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf
----------------End of Script----------------

14:51:24 INFO  : Context for processor 'microblaze_0' is selected.
14:51:24 INFO  : 'con' command is executed.
14:51:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:51:24 INFO  : Launch script is exported to file 'C:\Users\openfpga\Desktop\project\golden\example9_3\vitis_ide_v4\spi_flash_rw_v0_system\_ide\scripts\debugger_spi_flash_rw_v0-default.tcl'
14:51:49 INFO  : Disconnected from the channel tcfchan#23.
14:51:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:50 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:51:50 INFO  : 'jtag frequency' command is executed.
14:51:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}' command is executed.
14:51:52 INFO  : Device configured successfully with "C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit"
14:51:52 INFO  : Context for processor 'microblaze_0' is selected.
14:51:52 INFO  : Hardware design and registers information is loaded from 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa'.
14:51:52 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:51:52 INFO  : Context for processor 'microblaze_0' is selected.
14:51:52 INFO  : System reset is completed.
14:51:55 INFO  : 'after 3000' command is executed.
14:51:55 INFO  : Context for processor 'microblaze_0' is selected.
14:51:55 INFO  : The application 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf' is downloaded to processor 'microblaze_0'.
14:51:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}
fpga -file C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf
----------------End of Script----------------

14:51:55 INFO  : Context for processor 'microblaze_0' is selected.
14:51:55 INFO  : 'con' command is executed.
14:51:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:51:55 INFO  : Launch script is exported to file 'C:\Users\openfpga\Desktop\project\golden\example9_3\vitis_ide_v4\spi_flash_rw_v0_system\_ide\scripts\debugger_spi_flash_rw_v0-default.tcl'
15:09:15 INFO  : Disconnected from the channel tcfchan#24.
15:09:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:09:33 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:09:33 INFO  : 'jtag frequency' command is executed.
15:09:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}' command is executed.
15:09:34 INFO  : Device configured successfully with "C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit"
15:09:34 INFO  : Context for processor 'microblaze_0' is selected.
15:09:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa'.
15:09:34 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:09:34 INFO  : Context for processor 'microblaze_0' is selected.
15:09:34 INFO  : System reset is completed.
15:09:37 INFO  : 'after 3000' command is executed.
15:09:37 INFO  : Context for processor 'microblaze_0' is selected.
15:09:38 INFO  : The application 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf' is downloaded to processor 'microblaze_0'.
15:09:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}
fpga -file C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf
----------------End of Script----------------

15:09:38 INFO  : Context for processor 'microblaze_0' is selected.
15:09:38 INFO  : 'con' command is executed.
15:09:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:09:38 INFO  : Launch script is exported to file 'C:\Users\openfpga\Desktop\project\golden\example9_3\vitis_ide_v4\spi_flash_rw_v0_system\_ide\scripts\debugger_spi_flash_rw_v0-default.tcl'
15:15:19 INFO  : Disconnected from the channel tcfchan#25.
15:15:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:20 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:15:20 INFO  : 'jtag frequency' command is executed.
15:15:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}' command is executed.
15:15:22 INFO  : Device configured successfully with "C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit"
15:15:22 INFO  : Context for processor 'microblaze_0' is selected.
15:15:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa'.
15:15:22 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:15:22 INFO  : Context for processor 'microblaze_0' is selected.
15:15:22 INFO  : System reset is completed.
15:15:25 INFO  : 'after 3000' command is executed.
15:15:25 INFO  : Context for processor 'microblaze_0' is selected.
15:15:25 INFO  : The application 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf' is downloaded to processor 'microblaze_0'.
15:15:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}
fpga -file C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf
----------------End of Script----------------

15:15:25 INFO  : Context for processor 'microblaze_0' is selected.
15:15:25 INFO  : 'con' command is executed.
15:15:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:15:25 INFO  : Launch script is exported to file 'C:\Users\openfpga\Desktop\project\golden\example9_3\vitis_ide_v4\spi_flash_rw_v0_system\_ide\scripts\debugger_spi_flash_rw_v0-default.tcl'
15:27:19 INFO  : Disconnected from the channel tcfchan#26.
15:27:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:20 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:27:20 INFO  : 'jtag frequency' command is executed.
15:27:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}' command is executed.
15:27:22 INFO  : Device configured successfully with "C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit"
15:27:22 INFO  : Context for processor 'microblaze_0' is selected.
15:27:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa'.
15:27:22 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:27:22 INFO  : Context for processor 'microblaze_0' is selected.
15:27:22 INFO  : System reset is completed.
15:27:25 INFO  : 'after 3000' command is executed.
15:27:25 INFO  : Context for processor 'microblaze_0' is selected.
15:27:25 INFO  : The application 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf' is downloaded to processor 'microblaze_0'.
15:27:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}
fpga -file C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf
----------------End of Script----------------

15:27:25 INFO  : Context for processor 'microblaze_0' is selected.
15:27:25 INFO  : 'con' command is executed.
15:27:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:27:25 INFO  : Launch script is exported to file 'C:\Users\openfpga\Desktop\project\golden\example9_3\vitis_ide_v4\spi_flash_rw_v0_system\_ide\scripts\debugger_spi_flash_rw_v0-default.tcl'
15:31:44 INFO  : Disconnected from the channel tcfchan#27.
15:31:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:45 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:31:45 INFO  : 'jtag frequency' command is executed.
15:31:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}' command is executed.
15:31:47 INFO  : Device configured successfully with "C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit"
15:31:47 INFO  : Context for processor 'microblaze_0' is selected.
15:31:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa'.
15:31:47 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:31:47 INFO  : Context for processor 'microblaze_0' is selected.
15:31:47 INFO  : System reset is completed.
15:31:50 INFO  : 'after 3000' command is executed.
15:31:50 INFO  : Context for processor 'microblaze_0' is selected.
15:31:50 INFO  : The application 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf' is downloaded to processor 'microblaze_0'.
15:31:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}
fpga -file C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf
----------------End of Script----------------

15:31:50 INFO  : Context for processor 'microblaze_0' is selected.
15:31:50 INFO  : 'con' command is executed.
15:31:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:31:50 INFO  : Launch script is exported to file 'C:\Users\openfpga\Desktop\project\golden\example9_3\vitis_ide_v4\spi_flash_rw_v0_system\_ide\scripts\debugger_spi_flash_rw_v0-default.tcl'
15:32:00 INFO  : Disconnected from the channel tcfchan#28.
15:32:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:32:01 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:32:01 INFO  : 'jtag frequency' command is executed.
15:32:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}' command is executed.
15:32:03 INFO  : Device configured successfully with "C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit"
15:32:03 INFO  : Context for processor 'microblaze_0' is selected.
15:32:03 INFO  : Hardware design and registers information is loaded from 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa'.
15:32:03 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:32:03 INFO  : Context for processor 'microblaze_0' is selected.
15:32:03 INFO  : System reset is completed.
15:32:06 INFO  : 'after 3000' command is executed.
15:32:06 INFO  : Context for processor 'microblaze_0' is selected.
15:32:06 INFO  : The application 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf' is downloaded to processor 'microblaze_0'.
15:32:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}
fpga -file C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf
----------------End of Script----------------

15:32:06 INFO  : Context for processor 'microblaze_0' is selected.
15:32:06 INFO  : 'con' command is executed.
15:32:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:32:06 INFO  : Launch script is exported to file 'C:\Users\openfpga\Desktop\project\golden\example9_3\vitis_ide_v4\spi_flash_rw_v0_system\_ide\scripts\debugger_spi_flash_rw_v0-default.tcl'
15:32:40 INFO  : Disconnected from the channel tcfchan#29.
15:32:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:32:41 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:32:41 INFO  : 'jtag frequency' command is executed.
15:32:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}' command is executed.
15:32:43 INFO  : Device configured successfully with "C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit"
15:32:43 INFO  : Context for processor 'microblaze_0' is selected.
15:32:43 INFO  : Hardware design and registers information is loaded from 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa'.
15:32:43 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:32:43 INFO  : Context for processor 'microblaze_0' is selected.
15:32:43 INFO  : System reset is completed.
15:32:46 INFO  : 'after 3000' command is executed.
15:32:46 INFO  : Context for processor 'microblaze_0' is selected.
15:32:46 INFO  : The application 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf' is downloaded to processor 'microblaze_0'.
15:32:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}
fpga -file C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf
----------------End of Script----------------

15:32:46 INFO  : Context for processor 'microblaze_0' is selected.
15:32:46 INFO  : 'con' command is executed.
15:32:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:32:46 INFO  : Launch script is exported to file 'C:\Users\openfpga\Desktop\project\golden\example9_3\vitis_ide_v4\spi_flash_rw_v0_system\_ide\scripts\debugger_spi_flash_rw_v0-default.tcl'
15:34:01 INFO  : Disconnected from the channel tcfchan#30.
15:34:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:02 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:34:02 INFO  : 'jtag frequency' command is executed.
15:34:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}' command is executed.
15:34:03 INFO  : Device configured successfully with "C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit"
15:34:03 INFO  : Context for processor 'microblaze_0' is selected.
15:34:03 INFO  : Hardware design and registers information is loaded from 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa'.
15:34:03 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:34:03 INFO  : Context for processor 'microblaze_0' is selected.
15:34:03 INFO  : System reset is completed.
15:34:06 INFO  : 'after 3000' command is executed.
15:34:06 INFO  : Context for processor 'microblaze_0' is selected.
15:34:07 INFO  : The application 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf' is downloaded to processor 'microblaze_0'.
15:34:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}
fpga -file C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf
----------------End of Script----------------

15:34:07 INFO  : Context for processor 'microblaze_0' is selected.
15:34:07 INFO  : 'con' command is executed.
15:34:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:34:07 INFO  : Launch script is exported to file 'C:\Users\openfpga\Desktop\project\golden\example9_3\vitis_ide_v4\spi_flash_rw_v0_system\_ide\scripts\debugger_spi_flash_rw_v0-default.tcl'
15:38:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:27 INFO  : Invoking Bootgen: bootgen -arch fpga -image C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0_system/_ide/flash/bootimage.bif -w -o C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0_system/_ide/flash/BOOT.bin  -interface spi
15:38:29 INFO  : Bootgen command execution is done.
15:58:04 INFO  : Hardware specification for platform project 'k7325t_platform' is updated.
15:58:16 INFO  : Result from executing command 'getProjects': k7325t_platform
15:58:16 INFO  : Result from executing command 'getPlatforms': k7325t_platform|C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/k7325t_platform.xpfm;xilinx_zcu102_base_202410_1|E:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|E:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|E:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
15:58:23 INFO  : Result from executing command 'removePlatformRepo': 
15:58:32 INFO  : Result from executing command 'getProjects': k7325t_platform
15:58:32 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202410_1|E:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|E:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|E:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
15:58:33 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v0'...
15:58:34 INFO  : The hardware specification used by project 'spi_flash_rw_v0' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
15:58:34 INFO  : The file 'C:\Users\openfpga\Desktop\project\golden\example9_3\vitis_ide_v4\spi_flash_rw_v0\_ide\bitstream\download.bit' stored in project is removed.
15:58:34 INFO  : The file 'C:\Users\openfpga\Desktop\project\golden\example9_3\vitis_ide_v4\spi_flash_rw_v0\_ide\bitstream\system_wrapper.bit' stored in project is removed.
15:58:34 INFO  : The file 'C:\Users\openfpga\Desktop\project\golden\example9_3\vitis_ide_v4\spi_flash_rw_v0\_ide\bitstream\system_wrapper.mmi' stored in project is removed.
15:58:35 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\openfpga\Desktop\project\golden\example9_3\vitis_ide_v4\spi_flash_rw_v0\_ide\bitstream' in project 'spi_flash_rw_v0'.
15:58:58 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v0'...
15:59:05 INFO  : Disconnected from the channel tcfchan#31.
15:59:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:21 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:59:21 INFO  : 'jtag frequency' command is executed.
15:59:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}' command is executed.
15:59:24 INFO  : Device configured successfully with "C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit"
15:59:24 INFO  : Context for processor 'microblaze_0' is selected.
15:59:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa'.
15:59:24 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:59:24 INFO  : Context for processor 'microblaze_0' is selected.
15:59:24 INFO  : System reset is completed.
15:59:27 INFO  : 'after 3000' command is executed.
15:59:27 INFO  : Context for processor 'microblaze_0' is selected.
15:59:27 INFO  : The application 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf' is downloaded to processor 'microblaze_0'.
15:59:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}
fpga -file C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf
----------------End of Script----------------

15:59:28 INFO  : Context for processor 'microblaze_0' is selected.
15:59:28 INFO  : 'con' command is executed.
15:59:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:59:28 INFO  : Launch script is exported to file 'C:\Users\openfpga\Desktop\project\golden\example9_3\vitis_ide_v4\spi_flash_rw_v0_system\_ide\scripts\debugger_spi_flash_rw_v0-default.tcl'
16:03:50 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v0'...
16:04:04 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v0'...
16:04:11 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v0'...
16:04:19 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v0'...
16:04:24 INFO  : Disconnected from the channel tcfchan#35.
16:04:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:25 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:04:25 INFO  : 'jtag frequency' command is executed.
16:04:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}' command is executed.
16:04:28 INFO  : Device configured successfully with "C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit"
16:04:28 INFO  : Context for processor 'microblaze_0' is selected.
16:04:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa'.
16:04:28 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:04:28 INFO  : Context for processor 'microblaze_0' is selected.
16:04:28 INFO  : System reset is completed.
16:04:31 INFO  : 'after 3000' command is executed.
16:04:31 INFO  : Context for processor 'microblaze_0' is selected.
16:04:32 INFO  : The application 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf' is downloaded to processor 'microblaze_0'.
16:04:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}
fpga -file C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf
----------------End of Script----------------

16:04:32 INFO  : Context for processor 'microblaze_0' is selected.
16:04:32 INFO  : 'con' command is executed.
16:04:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:04:32 INFO  : Launch script is exported to file 'C:\Users\openfpga\Desktop\project\golden\example9_3\vitis_ide_v4\spi_flash_rw_v0_system\_ide\scripts\debugger_spi_flash_rw_v0-default.tcl'
16:08:12 INFO  : Disconnected from the channel tcfchan#36.
16:08:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:08:13 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:08:13 INFO  : 'jtag frequency' command is executed.
16:08:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}' command is executed.
16:08:16 INFO  : Device configured successfully with "C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit"
16:08:16 INFO  : Context for processor 'microblaze_0' is selected.
16:08:16 INFO  : Hardware design and registers information is loaded from 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa'.
16:08:16 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:08:16 INFO  : Context for processor 'microblaze_0' is selected.
16:08:16 INFO  : System reset is completed.
16:08:19 INFO  : 'after 3000' command is executed.
16:08:19 INFO  : Context for processor 'microblaze_0' is selected.
16:08:20 INFO  : The application 'C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf' is downloaded to processor 'microblaze_0'.
16:08:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}
fpga -file C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/openfpga/Desktop/project/golden/example9_3/vitis_ide_v4/spi_flash_rw_v0/Debug/spi_flash_rw_v0.elf
----------------End of Script----------------

16:08:20 INFO  : Context for processor 'microblaze_0' is selected.
16:08:20 INFO  : 'con' command is executed.
16:08:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:08:20 INFO  : Launch script is exported to file 'C:\Users\openfpga\Desktop\project\golden\example9_3\vitis_ide_v4\spi_flash_rw_v0_system\_ide\scripts\debugger_spi_flash_rw_v0-default.tcl'
16:10:43 INFO  : Disconnected from the channel tcfchan#37.
19:43:15 DEBUG : Logs will be stored at 'C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/IDE.log'.
19:43:15 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\openfpga\Desktop\project\golden\example10\vitis_ide_v4\temp_xsdb_launch_script.tcl
19:43:15 ERROR : (XSDB Server)'\gnu\microblaze\lin\bin\' 不是内部或外部命令，也不是可运行的程序
或批处理文件。

19:43:15 ERROR : (XSDB Server)'\gnu\microblaze\nt\bin\' 不是内部或外部命令，也不是可运行的程序
或批处理文件。

19:43:15 ERROR : (XSDB Server)'\gnuwin\bin\' 不是内部或外部命令，也不是可运行的程序
或批处理文件。

19:43:17 INFO  : XSCT server has started successfully.
19:43:17 INFO  : plnx-install-location is set to ''
19:43:17 INFO  : Successfully done setting XSCT server connection channel  
19:43:17 INFO  : Successfully done setting workspace for the tool. 
19:43:18 INFO  : Platform repository initialization has completed.
19:43:19 INFO  : Registering command handlers for Vitis TCF services
19:43:21 INFO  : Successfully done query RDI_DATADIR 
19:44:34 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v1'...
19:44:34 ERROR : Failed to get platform details for the project 'spi_flash_rw_v1'. Cannot sync application flags.
19:44:54 INFO  : Result from executing command 'removePlatformRepo': 
19:45:02 INFO  : Result from executing command 'getProjects': k7325t_platform
19:45:02 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202410_1|E:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|E:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|E:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
19:45:09 INFO  : Result from executing command 'removePlatformRepo': 
19:45:19 INFO  : Result from executing command 'getProjects': k7325t_platform
19:45:19 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202410_1|E:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|E:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|E:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
19:45:20 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v1'...
19:45:22 INFO  : The hardware specification used by project 'spi_flash_rw_v1' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
19:45:22 INFO  : The file 'C:\Users\openfpga\Desktop\project\golden\example10\vitis_ide_v4\spi_flash_rw_v1\_ide\bitstream\system_wrapper.bit' stored in project is removed.
19:45:22 INFO  : The file 'C:\Users\openfpga\Desktop\project\golden\example10\vitis_ide_v4\spi_flash_rw_v1\_ide\bitstream\system_wrapper.mmi' stored in project is removed.
19:45:22 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\openfpga\Desktop\project\golden\example10\vitis_ide_v4\spi_flash_rw_v1\_ide\bitstream' in project 'spi_flash_rw_v1'.
19:47:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:47:12 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:47:13 INFO  : 'jtag frequency' command is executed.
19:47:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}' command is executed.
19:47:16 INFO  : Device configured successfully with "C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/spi_flash_rw_v1/_ide/bitstream/system_wrapper.bit"
19:47:16 INFO  : Context for processor 'microblaze_0' is selected.
19:47:16 INFO  : Hardware design and registers information is loaded from 'C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa'.
19:47:16 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:47:16 INFO  : Context for processor 'microblaze_0' is selected.
19:47:16 INFO  : System reset is completed.
19:47:19 INFO  : 'after 3000' command is executed.
19:47:19 INFO  : Context for processor 'microblaze_0' is selected.
19:47:19 INFO  : The application 'C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/spi_flash_rw_v1/Debug/spi_flash_rw_v1.elf' is downloaded to processor 'microblaze_0'.
19:47:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}
fpga -file C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/spi_flash_rw_v1/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/spi_flash_rw_v1/Debug/spi_flash_rw_v1.elf
----------------End of Script----------------

19:47:19 INFO  : Context for processor 'microblaze_0' is selected.
19:47:19 INFO  : 'con' command is executed.
19:47:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:47:19 INFO  : Launch script is exported to file 'C:\Users\openfpga\Desktop\project\golden\example10\vitis_ide_v4\spi_flash_rw_v1_system\_ide\scripts\debugger_spi_flash_rw_v1-default.tcl'
19:48:45 INFO  : Disconnected from the channel tcfchan#5.
19:48:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:48:46 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:48:46 INFO  : 'jtag frequency' command is executed.
19:48:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}' command is executed.
19:48:49 INFO  : Device configured successfully with "C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/spi_flash_rw_v1/_ide/bitstream/system_wrapper.bit"
19:48:49 INFO  : Context for processor 'microblaze_0' is selected.
19:48:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa'.
19:48:49 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:48:49 INFO  : Context for processor 'microblaze_0' is selected.
19:48:49 INFO  : System reset is completed.
19:48:52 INFO  : 'after 3000' command is executed.
19:48:52 INFO  : Context for processor 'microblaze_0' is selected.
19:48:52 INFO  : The application 'C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/spi_flash_rw_v1/Debug/spi_flash_rw_v1.elf' is downloaded to processor 'microblaze_0'.
19:48:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}
fpga -file C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/spi_flash_rw_v1/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/spi_flash_rw_v1/Debug/spi_flash_rw_v1.elf
----------------End of Script----------------

19:48:52 INFO  : Context for processor 'microblaze_0' is selected.
19:48:52 INFO  : 'con' command is executed.
19:48:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:48:52 INFO  : Launch script is exported to file 'C:\Users\openfpga\Desktop\project\golden\example10\vitis_ide_v4\spi_flash_rw_v1_system\_ide\scripts\debugger_spi_flash_rw_v1-default.tcl'
19:50:10 INFO  : Disconnected from the channel tcfchan#6.
19:50:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:50:11 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:50:11 INFO  : 'jtag frequency' command is executed.
19:50:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}' command is executed.
19:50:14 INFO  : Device configured successfully with "C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/spi_flash_rw_v1/_ide/bitstream/system_wrapper.bit"
19:50:14 INFO  : Context for processor 'microblaze_0' is selected.
19:50:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa'.
19:50:14 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:50:14 INFO  : Context for processor 'microblaze_0' is selected.
19:50:14 INFO  : System reset is completed.
19:50:17 INFO  : 'after 3000' command is executed.
19:50:17 INFO  : Context for processor 'microblaze_0' is selected.
19:50:17 INFO  : The application 'C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/spi_flash_rw_v1/Debug/spi_flash_rw_v1.elf' is downloaded to processor 'microblaze_0'.
19:50:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}
fpga -file C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/spi_flash_rw_v1/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/spi_flash_rw_v1/Debug/spi_flash_rw_v1.elf
----------------End of Script----------------

19:50:17 INFO  : Context for processor 'microblaze_0' is selected.
19:50:17 INFO  : 'con' command is executed.
19:50:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:50:17 INFO  : Launch script is exported to file 'C:\Users\openfpga\Desktop\project\golden\example10\vitis_ide_v4\spi_flash_rw_v1_system\_ide\scripts\debugger_spi_flash_rw_v1-default.tcl'
20:00:16 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v1'...
20:02:41 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v1'...
20:10:39 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v1'...
20:11:26 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v1'...
20:12:12 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v1'...
20:12:37 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v1'...
20:13:34 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v1'...
20:14:12 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v1'...
20:15:06 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v1'...
20:15:53 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v1'...
20:16:36 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v1'...
20:16:44 INFO  : Disconnected from the channel tcfchan#7.
20:16:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:45 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:16:45 INFO  : 'jtag frequency' command is executed.
20:16:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}' command is executed.
20:16:48 INFO  : Device configured successfully with "C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/spi_flash_rw_v1/_ide/bitstream/system_wrapper.bit"
20:16:48 INFO  : Context for processor 'microblaze_0' is selected.
20:16:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa'.
20:16:48 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:16:48 INFO  : Context for processor 'microblaze_0' is selected.
20:16:48 INFO  : System reset is completed.
20:16:51 INFO  : 'after 3000' command is executed.
20:16:51 INFO  : Context for processor 'microblaze_0' is selected.
20:16:51 INFO  : The application 'C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/spi_flash_rw_v1/Debug/spi_flash_rw_v1.elf' is downloaded to processor 'microblaze_0'.
20:16:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}
fpga -file C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/spi_flash_rw_v1/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/spi_flash_rw_v1/Debug/spi_flash_rw_v1.elf
----------------End of Script----------------

20:16:51 INFO  : Context for processor 'microblaze_0' is selected.
20:16:51 INFO  : 'con' command is executed.
20:16:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:16:51 INFO  : Launch script is exported to file 'C:\Users\openfpga\Desktop\project\golden\example10\vitis_ide_v4\spi_flash_rw_v1_system\_ide\scripts\debugger_spi_flash_rw_v1-default.tcl'
20:54:02 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v1'...
20:54:52 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v1'...
20:55:10 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v1'...
20:55:34 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v1'...
20:55:39 INFO  : Disconnected from the channel tcfchan#8.
20:55:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:55:40 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:55:40 INFO  : 'jtag frequency' command is executed.
20:55:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}' command is executed.
20:55:43 INFO  : Device configured successfully with "C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/spi_flash_rw_v1/_ide/bitstream/system_wrapper.bit"
20:55:43 INFO  : Context for processor 'microblaze_0' is selected.
20:55:43 INFO  : Hardware design and registers information is loaded from 'C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa'.
20:55:43 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:55:43 INFO  : Context for processor 'microblaze_0' is selected.
20:55:43 INFO  : System reset is completed.
20:55:46 INFO  : 'after 3000' command is executed.
20:55:46 INFO  : Context for processor 'microblaze_0' is selected.
20:55:46 INFO  : The application 'C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/spi_flash_rw_v1/Debug/spi_flash_rw_v1.elf' is downloaded to processor 'microblaze_0'.
20:55:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}
fpga -file C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/spi_flash_rw_v1/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/spi_flash_rw_v1/Debug/spi_flash_rw_v1.elf
----------------End of Script----------------

20:55:47 INFO  : Context for processor 'microblaze_0' is selected.
20:55:47 INFO  : 'con' command is executed.
20:55:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:55:47 INFO  : Launch script is exported to file 'C:\Users\openfpga\Desktop\project\golden\example10\vitis_ide_v4\spi_flash_rw_v1_system\_ide\scripts\debugger_spi_flash_rw_v1-default.tcl'
21:26:49 INFO  : Hardware specification for platform project 'k7325t_platform' is updated.
21:27:01 INFO  : Result from executing command 'getProjects': k7325t_platform
21:27:01 INFO  : Result from executing command 'getPlatforms': k7325t_platform|C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/k7325t_platform/export/k7325t_platform/k7325t_platform.xpfm;xilinx_zcu102_base_202410_1|E:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_202410_1/xilinx_zcu102_base_202410_1.xpfm;xilinx_zcu102_base_dfx_202410_1|E:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu102_base_dfx_202410_1/xilinx_zcu102_base_dfx_202410_1.xpfm;xilinx_zcu104_base_202410_1|E:/Xilinx/Vitis/2024.1/base_platforms/xilinx_zcu104_base_202410_1/xilinx_zcu104_base_202410_1.xpfm
21:27:07 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v1'...
21:27:09 INFO  : The hardware specification used by project 'spi_flash_rw_v1' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
21:27:09 INFO  : The file 'C:\Users\openfpga\Desktop\project\golden\example10\vitis_ide_v4\spi_flash_rw_v1\_ide\bitstream\system_wrapper.bit' stored in project is removed.
21:27:09 INFO  : The file 'C:\Users\openfpga\Desktop\project\golden\example10\vitis_ide_v4\spi_flash_rw_v1\_ide\bitstream\system_wrapper.mmi' stored in project is removed.
21:27:09 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\openfpga\Desktop\project\golden\example10\vitis_ide_v4\spi_flash_rw_v1\_ide\bitstream' in project 'spi_flash_rw_v1'.
21:27:47 INFO  : Bit file 'C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/spi_flash_rw_v1/_ide/bitstream/download.bit' is generated.
21:27:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:58 INFO  : Invoking Bootgen: bootgen -arch fpga -image C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/spi_flash_rw_v1_system/_ide/flash/bootimage.bif -w -o C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/spi_flash_rw_v1_system/_ide/flash/BOOT.bin  -interface spi
21:30:00 INFO  : Bootgen command execution is done.
21:34:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:56 INFO  : Invoking Bootgen: bootgen -arch fpga -image C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/spi_flash_rw_v1_system/_ide/flash/bootimage.bif -w -o C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/spi_flash_rw_v1_system/_ide/flash/BOOT.bin  -interface spi
21:34:57 INFO  : Bootgen command execution is done.
21:45:05 INFO  : Disconnected from the channel tcfchan#9.
21:45:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:45:06 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:45:06 INFO  : 'jtag frequency' command is executed.
21:45:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}' command is executed.
21:45:09 INFO  : Device configured successfully with "C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/spi_flash_rw_v1/_ide/bitstream/system_wrapper.bit"
21:45:09 INFO  : Context for processor 'microblaze_0' is selected.
21:45:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa'.
21:45:09 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:45:09 INFO  : Context for processor 'microblaze_0' is selected.
21:45:09 INFO  : System reset is completed.
21:45:12 INFO  : 'after 3000' command is executed.
21:45:12 INFO  : Context for processor 'microblaze_0' is selected.
21:45:13 INFO  : The application 'C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/spi_flash_rw_v1/Debug/spi_flash_rw_v1.elf' is downloaded to processor 'microblaze_0'.
21:45:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}
fpga -file C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/spi_flash_rw_v1/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/spi_flash_rw_v1/Debug/spi_flash_rw_v1.elf
----------------End of Script----------------

21:45:13 INFO  : Context for processor 'microblaze_0' is selected.
21:45:13 INFO  : 'con' command is executed.
21:45:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:45:13 INFO  : Launch script is exported to file 'C:\Users\openfpga\Desktop\project\golden\example10\vitis_ide_v4\spi_flash_rw_v1_system\_ide\scripts\debugger_spi_flash_rw_v1-default.tcl'
21:54:07 INFO  : Bit file 'C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/spi_flash_rw_v1/_ide/bitstream/download.bit' is generated.
22:00:31 INFO  : Disconnected from the channel tcfchan#11.
22:00:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:00:32 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:00:32 INFO  : 'jtag frequency' command is executed.
22:00:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}' command is executed.
22:00:35 INFO  : Device configured successfully with "C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/spi_flash_rw_v1/_ide/bitstream/system_wrapper.bit"
22:00:37 INFO  : Context for processor 'microblaze_0' is selected.
22:00:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa'.
22:00:37 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:00:37 INFO  : Context for processor 'microblaze_0' is selected.
22:00:37 INFO  : System reset is completed.
22:00:40 INFO  : 'after 3000' command is executed.
22:00:40 INFO  : Context for processor 'microblaze_0' is selected.
22:00:40 INFO  : The application 'C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/spi_flash_rw_v1/Debug/spi_flash_rw_v1.elf' is downloaded to processor 'microblaze_0'.
22:00:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}
fpga -file C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/spi_flash_rw_v1/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/spi_flash_rw_v1/Debug/spi_flash_rw_v1.elf
----------------End of Script----------------

22:00:40 INFO  : Context for processor 'microblaze_0' is selected.
22:00:40 INFO  : 'con' command is executed.
22:00:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:00:40 INFO  : Launch script is exported to file 'C:\Users\openfpga\Desktop\project\golden\example10\vitis_ide_v4\spi_flash_rw_v1_system\_ide\scripts\debugger_spi_flash_rw_v1-default.tcl'
22:01:52 INFO  : Checking for BSP changes to sync application flags for project 'spi_flash_rw_v1'...
22:01:58 INFO  : Disconnected from the channel tcfchan#12.
22:01:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:01:59 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:01:59 INFO  : 'jtag frequency' command is executed.
22:02:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}' command is executed.
22:02:03 INFO  : Device configured successfully with "C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/spi_flash_rw_v1/_ide/bitstream/system_wrapper.bit"
22:02:03 INFO  : Context for processor 'microblaze_0' is selected.
22:02:03 INFO  : Hardware design and registers information is loaded from 'C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa'.
22:02:03 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:02:03 INFO  : Context for processor 'microblaze_0' is selected.
22:02:03 INFO  : System reset is completed.
22:02:06 INFO  : 'after 3000' command is executed.
22:02:06 INFO  : Context for processor 'microblaze_0' is selected.
22:02:06 INFO  : The application 'C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/spi_flash_rw_v1/Debug/spi_flash_rw_v1.elf' is downloaded to processor 'microblaze_0'.
22:02:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-43651093-0"}
fpga -file C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/spi_flash_rw_v1/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/k7325t_platform/export/k7325t_platform/hw/system_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/openfpga/Desktop/project/golden/example10/vitis_ide_v4/spi_flash_rw_v1/Debug/spi_flash_rw_v1.elf
----------------End of Script----------------

22:02:06 INFO  : Context for processor 'microblaze_0' is selected.
22:02:06 INFO  : 'con' command is executed.
22:02:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:02:06 INFO  : Launch script is exported to file 'C:\Users\openfpga\Desktop\project\golden\example10\vitis_ide_v4\spi_flash_rw_v1_system\_ide\scripts\debugger_spi_flash_rw_v1-default.tcl'
22:19:50 INFO  : Disconnected from the channel tcfchan#13.
