
*** Running vivado
    with args -log testbench_stimulus_file.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source testbench_stimulus_file.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Oct 12 20:43:16 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source testbench_stimulus_file.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 513.590 ; gain = 199.184
Command: read_checkpoint -auto_incremental -incremental C:/Users/Andreea/lab2/lab2.srcs/utils_1/imports/synth_1/testbench_stimulus_file.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Andreea/lab2/lab2.srcs/utils_1/imports/synth_1/testbench_stimulus_file.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top testbench_stimulus_file -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21948
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1374.590 ; gain = 446.371
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'testbench_stimulus_file' [C:/Users/Andreea/lab2/lab2.srcs/sources_1/imports/lab2/testbench_stimulus_file.vhd:11]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: extra waveform elements [C:/Users/Andreea/lab2/lab2.srcs/sources_1/imports/lab2/testbench_stimulus_file.vhd:40]
INFO: [Synth 8-3491] module 'temperature_sqrt_diff' declared at 'C:/Users/Andreea/lab2/lab2.srcs/sources_1/new/temperature_sqrt_diff.vhd:5' bound to instance 'dut' of component 'temperature_sqrt_diff' [C:/Users/Andreea/lab2/lab2.srcs/sources_1/imports/lab2/testbench_stimulus_file.vhd:43]
INFO: [Synth 8-638] synthesizing module 'temperature_sqrt_diff' [C:/Users/Andreea/lab2/lab2.srcs/sources_1/new/temperature_sqrt_diff.vhd:19]
INFO: [Synth 8-3491] module 'fifo32x64' declared at 'C:/Users/Andreea/lab2/lab2.runs/synth_1/.Xil/Vivado-42620-DESKTOP-S2GG9RF/realtime/fifo32x64_stub.v:6' bound to instance 'fifo_in_t1' of component 'fifo32x64' [C:/Users/Andreea/lab2/lab2.srcs/sources_1/new/temperature_sqrt_diff.vhd:93]
INFO: [Synth 8-6157] synthesizing module 'fifo32x64' [C:/Users/Andreea/lab2/lab2.runs/synth_1/.Xil/Vivado-42620-DESKTOP-S2GG9RF/realtime/fifo32x64_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo32x64' (0#1) [C:/Users/Andreea/lab2/lab2.runs/synth_1/.Xil/Vivado-42620-DESKTOP-S2GG9RF/realtime/fifo32x64_stub.v:6]
INFO: [Synth 8-3491] module 'fifo32x64' declared at 'C:/Users/Andreea/lab2/lab2.runs/synth_1/.Xil/Vivado-42620-DESKTOP-S2GG9RF/realtime/fifo32x64_stub.v:6' bound to instance 'fifo_in_t2' of component 'fifo32x64' [C:/Users/Andreea/lab2/lab2.srcs/sources_1/new/temperature_sqrt_diff.vhd:104]
INFO: [Synth 8-3491] module 'fp_subtractor' declared at 'C:/Users/Andreea/lab2/lab2.runs/synth_1/.Xil/Vivado-42620-DESKTOP-S2GG9RF/realtime/fp_subtractor_stub.v:6' bound to instance 'sub' of component 'fp_subtractor' [C:/Users/Andreea/lab2/lab2.srcs/sources_1/new/temperature_sqrt_diff.vhd:115]
INFO: [Synth 8-6157] synthesizing module 'fp_subtractor' [C:/Users/Andreea/lab2/lab2.runs/synth_1/.Xil/Vivado-42620-DESKTOP-S2GG9RF/realtime/fp_subtractor_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fp_subtractor' (0#1) [C:/Users/Andreea/lab2/lab2.runs/synth_1/.Xil/Vivado-42620-DESKTOP-S2GG9RF/realtime/fp_subtractor_stub.v:6]
INFO: [Synth 8-3491] module 'fifo32x64' declared at 'C:/Users/Andreea/lab2/lab2.runs/synth_1/.Xil/Vivado-42620-DESKTOP-S2GG9RF/realtime/fifo32x64_stub.v:6' bound to instance 'fifo_after_sub' of component 'fifo32x64' [C:/Users/Andreea/lab2/lab2.srcs/sources_1/new/temperature_sqrt_diff.vhd:128]
INFO: [Synth 8-3491] module 'fp_abs' declared at 'c:/Users/Andreea/lab2/lab2.gen/sources_1/ip/fp_abs/synth/fp_abs.v:53' bound to instance 'abs_op' of component 'fp_abs' [C:/Users/Andreea/lab2/lab2.srcs/sources_1/new/temperature_sqrt_diff.vhd:139]
INFO: [Synth 8-6157] synthesizing module 'fp_abs' [c:/Users/Andreea/lab2/lab2.gen/sources_1/ip/fp_abs/synth/fp_abs.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:81887]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:81887]
INFO: [Synth 8-6155] done synthesizing module 'fp_abs' (0#1) [c:/Users/Andreea/lab2/lab2.gen/sources_1/ip/fp_abs/synth/fp_abs.v:53]
INFO: [Synth 8-3491] module 'fifo32x64' declared at 'C:/Users/Andreea/lab2/lab2.runs/synth_1/.Xil/Vivado-42620-DESKTOP-S2GG9RF/realtime/fifo32x64_stub.v:6' bound to instance 'fifo_after_abs' of component 'fifo32x64' [C:/Users/Andreea/lab2/lab2.srcs/sources_1/new/temperature_sqrt_diff.vhd:148]
INFO: [Synth 8-3491] module 'fp_sqrt' declared at 'C:/Users/Andreea/lab2/lab2.runs/synth_1/.Xil/Vivado-42620-DESKTOP-S2GG9RF/realtime/fp_sqrt_stub.v:6' bound to instance 'sqrt_op' of component 'fp_sqrt' [C:/Users/Andreea/lab2/lab2.srcs/sources_1/new/temperature_sqrt_diff.vhd:159]
INFO: [Synth 8-6157] synthesizing module 'fp_sqrt' [C:/Users/Andreea/lab2/lab2.runs/synth_1/.Xil/Vivado-42620-DESKTOP-S2GG9RF/realtime/fp_sqrt_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fp_sqrt' (0#1) [C:/Users/Andreea/lab2/lab2.runs/synth_1/.Xil/Vivado-42620-DESKTOP-S2GG9RF/realtime/fp_sqrt_stub.v:6]
INFO: [Synth 8-3491] module 'fifo32x64' declared at 'C:/Users/Andreea/lab2/lab2.runs/synth_1/.Xil/Vivado-42620-DESKTOP-S2GG9RF/realtime/fifo32x64_stub.v:6' bound to instance 'fifo_out' of component 'fifo32x64' [C:/Users/Andreea/lab2/lab2.srcs/sources_1/new/temperature_sqrt_diff.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'temperature_sqrt_diff' (0#1) [C:/Users/Andreea/lab2/lab2.srcs/sources_1/new/temperature_sqrt_diff.vhd:19]
ERROR: [Synth 8-3302] unable to open file 'temperature.csv' in 'r' mode [C:/Users/Andreea/lab2/lab2.srcs/sources_1/imports/lab2/testbench_stimulus_file.vhd:59]
ERROR: [Synth 8-285] failed synthesizing module 'testbench_stimulus_file' [C:/Users/Andreea/lab2/lab2.srcs/sources_1/imports/lab2/testbench_stimulus_file.vhd:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1565.234 ; gain = 637.016
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sat Oct 12 20:43:36 2024...
