Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Nov 18 16:51:30 2020
| Host         : DESKTOP-A0N7MA0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.380       -1.962                     14                26632        0.003        0.000                      0                26632        3.750        0.000                       0                  9338  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.380       -1.962                     14                26091        0.003        0.000                      0                26091        3.750        0.000                       0                  9338  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.469        0.000                      0                  541        1.044        0.000                      0                  541  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           14  Failing Endpoints,  Worst Slack       -0.380ns,  Total Violation       -1.962ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.003ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.380ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[255]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.236ns  (logic 8.872ns (86.672%)  route 1.364ns (13.328%))
  Logic Levels:           65  (CARRY4=63 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 12.889 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        1.729     3.023    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X56Y44         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.456     3.479 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[5]/Q
                         net (fo=7, routed)           0.694     4.173    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/p_3_in[6]
    SLICE_X54Y44         LUT2 (Prop_lut2_I0_O)        0.124     4.297 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R[7]_i_6/O
                         net (fo=1, routed)           0.000     4.297    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R[7]_i_6_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.830 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.830    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[7]_i_2_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.947 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.947    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[11]_i_2_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.064 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.064    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[15]_i_2_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.181 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[19]_i_2_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.298 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.298    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[23]_i_2_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.415 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.416    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[27]_i_2_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[31]_i_2_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.650 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[35]_i_2_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.767 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.767    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[39]_i_2_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.884 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.884    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[43]_i_2_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.001 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.001    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[47]_i_2_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.118 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.118    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[51]_i_2_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.235 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.235    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[55]_i_2_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.352 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.352    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[59]_i_2_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.469 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.469    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[63]_i_2_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.586 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.586    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[67]_i_2_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.703 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.703    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[71]_i_2_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.820 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.820    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[75]_i_2_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.937 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.937    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[79]_i_2_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.054 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[83]_i_2_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.171 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.171    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[87]_i_2_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.288 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.288    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[91]_i_2_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.405 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.405    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[95]_i_2_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.522 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.522    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[99]_i_2_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.639 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.639    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[103]_i_2_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.756 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[107]_i_2_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.873 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[111]_i_2_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.990 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.990    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[115]_i_2_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.107 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.107    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[119]_i_2_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.224 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[123]_i_2_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.341 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.350    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[127]_i_2_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.467 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[131]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.467    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[131]_i_2_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.584 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[135]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.584    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[135]_i_2_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.701 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[139]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.701    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[139]_i_2_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.818 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[143]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.818    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[143]_i_2_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.935 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[147]_i_2_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.052 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.052    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[151]_i_2_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.169 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.169    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[155]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.286 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[159]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.286    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[159]_i_2_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.403 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[163]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[163]_i_2_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.520 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[167]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.520    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[167]_i_2_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.637 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[171]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[171]_i_2_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.754 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[175]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.754    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[175]_i_2_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[179]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[179]_i_2_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[183]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[183]_i_2_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.105 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[187]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[187]_i_2_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.222 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[191]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.222    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[191]_i_2_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.339 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[195]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[195]_i_2_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[199]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[199]_i_2_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.573 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[203]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[203]_i_2_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.690 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[207]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.690    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[207]_i_2_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.807 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[211]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[211]_i_2_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.924 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[215]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.924    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[215]_i_2_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.041 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[219]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.041    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[219]_i_2_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[223]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.158    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[223]_i_2_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.275 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[227]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.276    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[227]_i_2_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.393 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[231]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.393    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[231]_i_2_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.510 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[235]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.510    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[235]_i_2_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.627 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[239]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.627    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[239]_i_2_n_0
    SLICE_X54Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.744 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[243]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.744    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[243]_i_2_n_0
    SLICE_X54Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.861 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[247]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.861    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[247]_i_2_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.978 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[251]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.978    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[251]_i_2_n_0
    SLICE_X54Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.293 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[255]_i_4/O[3]
                         net (fo=1, routed)           0.659    12.952    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R00_out[255]
    SLICE_X55Y106        LUT6 (Prop_lut6_I4_O)        0.307    13.259 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R[255]_i_2/O
                         net (fo=1, routed)           0.000    13.259    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R[255]_i_2_n_0
    SLICE_X55Y106        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        1.710    12.889    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X55Y106        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[255]/C
                         clock pessimism              0.115    13.004    
                         clock uncertainty           -0.154    12.850    
    SLICE_X55Y106        FDRE (Setup_fdre_C_D)        0.029    12.879    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[255]
  -------------------------------------------------------------------
                         required time                         12.879    
                         arrival time                         -13.259    
  -------------------------------------------------------------------
                         slack                                 -0.380    

Slack (VIOLATED) :        -0.312ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[253]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.171ns  (logic 8.941ns (87.906%)  route 1.230ns (12.094%))
  Logic Levels:           67  (CARRY4=64 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 12.889 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        1.728     3.022    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X56Y42         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y42         FDRE (Prop_fdre_C_Q)         0.456     3.478 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[0]/Q
                         net (fo=8, routed)           0.622     4.100    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/p_3_in[1]
    SLICE_X57Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.224 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R[3]_i_12/O
                         net (fo=1, routed)           0.000     4.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R[3]_i_12_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.756 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[3]_i_8_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.870 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.870    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[7]_i_8_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[11]_i_8_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.098 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.098    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[15]_i_8_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.212 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.212    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[19]_i_8_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.326    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[23]_i_8_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.440 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.001     5.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[27]_i_8_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.555 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.555    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[31]_i_8_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.669 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[35]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.669    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[35]_i_8_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.783 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[39]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.783    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[39]_i_8_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.897 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[43]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.897    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[43]_i_8_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.011 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[47]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.011    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[47]_i_8_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.125 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[51]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.125    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[51]_i_8_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.239 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[55]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.239    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[55]_i_8_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.353 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[59]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.353    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[59]_i_8_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.467 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[63]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.467    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[63]_i_8_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.581 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[67]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.581    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[67]_i_8_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.695 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[71]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.695    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[71]_i_8_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[75]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[75]_i_8_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.923 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[79]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.923    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[79]_i_8_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[83]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.037    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[83]_i_8_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.151 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[87]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.151    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[87]_i_8_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.265 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[91]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.265    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[91]_i_8_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.379 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[95]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.379    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[95]_i_8_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.493 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[99]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.493    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[99]_i_8_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.607 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[103]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.607    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[103]_i_8_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.721 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[107]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[107]_i_8_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.835 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[111]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.835    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[111]_i_8_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.949 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[115]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.949    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[115]_i_8_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.063 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[119]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.063    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[119]_i_8_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.177 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[123]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.177    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[123]_i_8_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.291 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[127]_i_8/CO[3]
                         net (fo=1, routed)           0.009     8.300    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[127]_i_8_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.414 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[131]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.414    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[131]_i_8_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.528 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[135]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.528    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[135]_i_8_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.642 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[139]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.642    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[139]_i_8_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.756 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[143]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[143]_i_8_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.870 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[147]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.870    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[147]_i_8_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[151]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[151]_i_8_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.098 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[155]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.098    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[155]_i_8_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.212 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[159]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.212    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[159]_i_8_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[163]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.326    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[163]_i_8_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.440 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[167]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.440    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[167]_i_8_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.554 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[171]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.554    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[171]_i_8_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.668 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[175]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.668    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[175]_i_8_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.782 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[179]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[179]_i_8_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.896 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[183]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.896    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[183]_i_8_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.010 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[187]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[187]_i_8_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.124 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[191]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.124    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[191]_i_8_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.238 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[195]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.238    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[195]_i_8_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.352 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[199]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.352    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[199]_i_8_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[203]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.466    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[203]_i_8_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[207]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[207]_i_8_n_0
    SLICE_X57Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.694 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[211]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.694    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[211]_i_8_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.808 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[215]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[215]_i_8_n_0
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.922 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[219]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.922    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[219]_i_8_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.036 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[223]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.036    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[223]_i_8_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.150 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[227]_i_8/CO[3]
                         net (fo=1, routed)           0.001    11.151    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[227]_i_8_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.265 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[231]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.265    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[231]_i_8_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.379 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[235]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.379    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[235]_i_8_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.493 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[239]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.493    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[239]_i_8_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.607 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[243]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.607    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[243]_i_8_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.721 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[247]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[247]_i_8_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.835 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[251]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.835    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[251]_i_8_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.169 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[255]_i_13/O[1]
                         net (fo=1, routed)           0.306    12.475    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R0[253]
    SLICE_X56Y107        LUT4 (Prop_lut4_I2_O)        0.303    12.778 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R[253]_i_2/O
                         net (fo=1, routed)           0.291    13.069    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R[253]_i_2_n_0
    SLICE_X57Y107        LUT6 (Prop_lut6_I5_O)        0.124    13.193 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R[253]_i_1/O
                         net (fo=1, routed)           0.000    13.193    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R[253]_i_1_n_0
    SLICE_X57Y107        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[253]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        1.710    12.889    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X57Y107        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[253]/C
                         clock pessimism              0.115    13.004    
                         clock uncertainty           -0.154    12.850    
    SLICE_X57Y107        FDRE (Setup_fdre_C_D)        0.031    12.881    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[253]
  -------------------------------------------------------------------
                         required time                         12.881    
                         arrival time                         -13.193    
  -------------------------------------------------------------------
                         slack                                 -0.312    

Slack (VIOLATED) :        -0.251ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[249]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.108ns  (logic 8.827ns (87.328%)  route 1.281ns (12.672%))
  Logic Levels:           66  (CARRY4=63 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 12.889 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        1.728     3.022    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X56Y42         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y42         FDRE (Prop_fdre_C_Q)         0.456     3.478 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[0]/Q
                         net (fo=8, routed)           0.622     4.100    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/p_3_in[1]
    SLICE_X57Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.224 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R[3]_i_12/O
                         net (fo=1, routed)           0.000     4.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R[3]_i_12_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.756 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[3]_i_8_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.870 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.870    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[7]_i_8_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[11]_i_8_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.098 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.098    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[15]_i_8_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.212 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.212    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[19]_i_8_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.326    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[23]_i_8_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.440 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.001     5.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[27]_i_8_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.555 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.555    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[31]_i_8_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.669 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[35]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.669    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[35]_i_8_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.783 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[39]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.783    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[39]_i_8_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.897 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[43]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.897    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[43]_i_8_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.011 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[47]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.011    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[47]_i_8_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.125 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[51]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.125    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[51]_i_8_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.239 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[55]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.239    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[55]_i_8_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.353 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[59]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.353    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[59]_i_8_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.467 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[63]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.467    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[63]_i_8_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.581 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[67]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.581    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[67]_i_8_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.695 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[71]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.695    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[71]_i_8_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[75]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[75]_i_8_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.923 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[79]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.923    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[79]_i_8_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[83]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.037    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[83]_i_8_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.151 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[87]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.151    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[87]_i_8_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.265 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[91]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.265    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[91]_i_8_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.379 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[95]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.379    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[95]_i_8_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.493 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[99]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.493    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[99]_i_8_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.607 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[103]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.607    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[103]_i_8_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.721 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[107]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[107]_i_8_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.835 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[111]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.835    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[111]_i_8_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.949 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[115]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.949    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[115]_i_8_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.063 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[119]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.063    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[119]_i_8_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.177 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[123]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.177    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[123]_i_8_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.291 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[127]_i_8/CO[3]
                         net (fo=1, routed)           0.009     8.300    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[127]_i_8_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.414 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[131]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.414    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[131]_i_8_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.528 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[135]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.528    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[135]_i_8_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.642 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[139]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.642    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[139]_i_8_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.756 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[143]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[143]_i_8_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.870 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[147]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.870    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[147]_i_8_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[151]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[151]_i_8_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.098 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[155]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.098    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[155]_i_8_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.212 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[159]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.212    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[159]_i_8_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[163]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.326    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[163]_i_8_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.440 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[167]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.440    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[167]_i_8_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.554 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[171]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.554    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[171]_i_8_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.668 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[175]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.668    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[175]_i_8_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.782 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[179]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[179]_i_8_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.896 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[183]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.896    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[183]_i_8_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.010 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[187]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[187]_i_8_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.124 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[191]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.124    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[191]_i_8_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.238 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[195]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.238    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[195]_i_8_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.352 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[199]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.352    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[199]_i_8_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[203]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.466    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[203]_i_8_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[207]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[207]_i_8_n_0
    SLICE_X57Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.694 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[211]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.694    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[211]_i_8_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.808 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[215]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[215]_i_8_n_0
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.922 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[219]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.922    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[219]_i_8_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.036 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[223]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.036    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[223]_i_8_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.150 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[227]_i_8/CO[3]
                         net (fo=1, routed)           0.001    11.151    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[227]_i_8_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.265 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[231]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.265    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[231]_i_8_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.379 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[235]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.379    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[235]_i_8_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.493 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[239]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.493    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[239]_i_8_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.607 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[243]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.607    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[243]_i_8_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.721 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[247]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[247]_i_8_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.055 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[251]_i_8/O[1]
                         net (fo=1, routed)           0.494    12.549    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R0[249]
    SLICE_X55Y105        LUT4 (Prop_lut4_I2_O)        0.303    12.852 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R[249]_i_2/O
                         net (fo=1, routed)           0.154    13.006    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R[249]_i_2_n_0
    SLICE_X55Y105        LUT6 (Prop_lut6_I5_O)        0.124    13.130 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R[249]_i_1/O
                         net (fo=1, routed)           0.000    13.130    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R[249]_i_1_n_0
    SLICE_X55Y105        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[249]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        1.710    12.889    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X55Y105        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[249]/C
                         clock pessimism              0.115    13.004    
                         clock uncertainty           -0.154    12.850    
    SLICE_X55Y105        FDRE (Setup_fdre_C_D)        0.029    12.879    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[249]
  -------------------------------------------------------------------
                         required time                         12.879    
                         arrival time                         -13.130    
  -------------------------------------------------------------------
                         slack                                 -0.251    

Slack (VIOLATED) :        -0.192ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[254]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.052ns  (logic 8.845ns (87.994%)  route 1.207ns (12.006%))
  Logic Levels:           67  (CARRY4=64 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 12.889 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        1.728     3.022    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X56Y42         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y42         FDRE (Prop_fdre_C_Q)         0.456     3.478 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[0]/Q
                         net (fo=8, routed)           0.622     4.100    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/p_3_in[1]
    SLICE_X57Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.224 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R[3]_i_12/O
                         net (fo=1, routed)           0.000     4.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R[3]_i_12_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.756 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[3]_i_8_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.870 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.870    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[7]_i_8_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[11]_i_8_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.098 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.098    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[15]_i_8_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.212 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.212    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[19]_i_8_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.326    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[23]_i_8_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.440 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.001     5.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[27]_i_8_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.555 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.555    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[31]_i_8_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.669 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[35]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.669    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[35]_i_8_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.783 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[39]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.783    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[39]_i_8_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.897 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[43]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.897    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[43]_i_8_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.011 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[47]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.011    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[47]_i_8_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.125 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[51]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.125    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[51]_i_8_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.239 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[55]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.239    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[55]_i_8_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.353 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[59]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.353    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[59]_i_8_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.467 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[63]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.467    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[63]_i_8_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.581 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[67]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.581    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[67]_i_8_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.695 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[71]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.695    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[71]_i_8_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[75]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[75]_i_8_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.923 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[79]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.923    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[79]_i_8_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[83]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.037    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[83]_i_8_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.151 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[87]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.151    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[87]_i_8_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.265 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[91]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.265    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[91]_i_8_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.379 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[95]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.379    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[95]_i_8_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.493 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[99]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.493    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[99]_i_8_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.607 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[103]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.607    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[103]_i_8_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.721 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[107]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[107]_i_8_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.835 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[111]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.835    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[111]_i_8_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.949 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[115]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.949    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[115]_i_8_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.063 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[119]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.063    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[119]_i_8_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.177 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[123]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.177    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[123]_i_8_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.291 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[127]_i_8/CO[3]
                         net (fo=1, routed)           0.009     8.300    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[127]_i_8_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.414 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[131]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.414    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[131]_i_8_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.528 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[135]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.528    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[135]_i_8_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.642 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[139]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.642    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[139]_i_8_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.756 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[143]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[143]_i_8_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.870 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[147]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.870    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[147]_i_8_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[151]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[151]_i_8_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.098 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[155]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.098    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[155]_i_8_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.212 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[159]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.212    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[159]_i_8_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[163]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.326    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[163]_i_8_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.440 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[167]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.440    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[167]_i_8_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.554 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[171]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.554    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[171]_i_8_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.668 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[175]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.668    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[175]_i_8_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.782 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[179]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[179]_i_8_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.896 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[183]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.896    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[183]_i_8_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.010 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[187]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[187]_i_8_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.124 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[191]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.124    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[191]_i_8_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.238 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[195]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.238    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[195]_i_8_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.352 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[199]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.352    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[199]_i_8_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[203]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.466    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[203]_i_8_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[207]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[207]_i_8_n_0
    SLICE_X57Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.694 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[211]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.694    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[211]_i_8_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.808 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[215]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[215]_i_8_n_0
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.922 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[219]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.922    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[219]_i_8_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.036 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[223]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.036    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[223]_i_8_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.150 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[227]_i_8/CO[3]
                         net (fo=1, routed)           0.001    11.151    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[227]_i_8_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.265 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[231]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.265    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[231]_i_8_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.379 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[235]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.379    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[235]_i_8_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.493 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[239]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.493    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[239]_i_8_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.607 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[243]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.607    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[243]_i_8_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.721 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[247]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[247]_i_8_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.835 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[251]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.835    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[251]_i_8_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.074 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[255]_i_13/O[2]
                         net (fo=1, routed)           0.420    12.494    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R0[254]
    SLICE_X55Y106        LUT4 (Prop_lut4_I2_O)        0.302    12.796 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R[254]_i_2/O
                         net (fo=1, routed)           0.154    12.950    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R[254]_i_2_n_0
    SLICE_X55Y106        LUT6 (Prop_lut6_I5_O)        0.124    13.074 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R[254]_i_1/O
                         net (fo=1, routed)           0.000    13.074    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R[254]_i_1_n_0
    SLICE_X55Y106        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[254]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        1.710    12.889    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X55Y106        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[254]/C
                         clock pessimism              0.115    13.004    
                         clock uncertainty           -0.154    12.850    
    SLICE_X55Y106        FDRE (Setup_fdre_C_D)        0.032    12.882    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[254]
  -------------------------------------------------------------------
                         required time                         12.882    
                         arrival time                         -13.074    
  -------------------------------------------------------------------
                         slack                                 -0.192    

Slack (VIOLATED) :        -0.176ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[251]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.037ns  (logic 8.809ns (87.762%)  route 1.228ns (12.238%))
  Logic Levels:           66  (CARRY4=63 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 12.890 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        1.728     3.022    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X56Y42         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y42         FDRE (Prop_fdre_C_Q)         0.456     3.478 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[0]/Q
                         net (fo=8, routed)           0.622     4.100    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/p_3_in[1]
    SLICE_X57Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.224 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R[3]_i_12/O
                         net (fo=1, routed)           0.000     4.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R[3]_i_12_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.756 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[3]_i_8_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.870 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.870    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[7]_i_8_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[11]_i_8_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.098 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.098    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[15]_i_8_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.212 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.212    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[19]_i_8_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.326    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[23]_i_8_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.440 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.001     5.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[27]_i_8_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.555 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.555    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[31]_i_8_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.669 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[35]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.669    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[35]_i_8_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.783 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[39]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.783    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[39]_i_8_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.897 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[43]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.897    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[43]_i_8_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.011 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[47]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.011    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[47]_i_8_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.125 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[51]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.125    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[51]_i_8_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.239 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[55]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.239    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[55]_i_8_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.353 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[59]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.353    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[59]_i_8_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.467 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[63]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.467    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[63]_i_8_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.581 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[67]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.581    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[67]_i_8_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.695 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[71]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.695    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[71]_i_8_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[75]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[75]_i_8_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.923 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[79]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.923    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[79]_i_8_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[83]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.037    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[83]_i_8_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.151 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[87]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.151    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[87]_i_8_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.265 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[91]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.265    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[91]_i_8_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.379 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[95]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.379    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[95]_i_8_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.493 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[99]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.493    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[99]_i_8_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.607 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[103]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.607    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[103]_i_8_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.721 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[107]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[107]_i_8_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.835 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[111]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.835    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[111]_i_8_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.949 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[115]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.949    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[115]_i_8_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.063 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[119]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.063    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[119]_i_8_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.177 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[123]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.177    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[123]_i_8_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.291 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[127]_i_8/CO[3]
                         net (fo=1, routed)           0.009     8.300    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[127]_i_8_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.414 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[131]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.414    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[131]_i_8_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.528 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[135]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.528    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[135]_i_8_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.642 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[139]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.642    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[139]_i_8_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.756 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[143]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[143]_i_8_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.870 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[147]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.870    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[147]_i_8_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[151]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[151]_i_8_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.098 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[155]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.098    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[155]_i_8_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.212 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[159]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.212    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[159]_i_8_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[163]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.326    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[163]_i_8_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.440 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[167]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.440    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[167]_i_8_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.554 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[171]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.554    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[171]_i_8_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.668 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[175]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.668    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[175]_i_8_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.782 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[179]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[179]_i_8_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.896 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[183]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.896    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[183]_i_8_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.010 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[187]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[187]_i_8_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.124 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[191]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.124    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[191]_i_8_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.238 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[195]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.238    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[195]_i_8_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.352 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[199]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.352    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[199]_i_8_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[203]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.466    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[203]_i_8_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[207]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[207]_i_8_n_0
    SLICE_X57Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.694 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[211]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.694    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[211]_i_8_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.808 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[215]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[215]_i_8_n_0
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.922 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[219]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.922    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[219]_i_8_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.036 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[223]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.036    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[223]_i_8_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.150 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[227]_i_8/CO[3]
                         net (fo=1, routed)           0.001    11.151    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[227]_i_8_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.265 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[231]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.265    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[231]_i_8_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.379 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[235]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.379    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[235]_i_8_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.493 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[239]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.493    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[239]_i_8_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.607 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[243]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.607    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[243]_i_8_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.721 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[247]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[247]_i_8_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.034 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[251]_i_8/O[3]
                         net (fo=1, routed)           0.301    12.335    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R0[251]
    SLICE_X59Y104        LUT4 (Prop_lut4_I2_O)        0.306    12.641 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R[251]_i_3/O
                         net (fo=1, routed)           0.295    12.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R[251]_i_3_n_0
    SLICE_X56Y104        LUT6 (Prop_lut6_I5_O)        0.124    13.059 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R[251]_i_1/O
                         net (fo=1, routed)           0.000    13.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R[251]_i_1_n_0
    SLICE_X56Y104        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[251]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        1.711    12.890    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X56Y104        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[251]/C
                         clock pessimism              0.115    13.005    
                         clock uncertainty           -0.154    12.851    
    SLICE_X56Y104        FDRE (Setup_fdre_C_D)        0.032    12.883    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[251]
  -------------------------------------------------------------------
                         required time                         12.883    
                         arrival time                         -13.059    
  -------------------------------------------------------------------
                         slack                                 -0.176    

Slack (VIOLATED) :        -0.176ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[252]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.036ns  (logic 8.825ns (87.931%)  route 1.211ns (12.068%))
  Logic Levels:           67  (CARRY4=64 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 12.890 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        1.728     3.022    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X56Y42         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y42         FDRE (Prop_fdre_C_Q)         0.456     3.478 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[0]/Q
                         net (fo=8, routed)           0.622     4.100    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/p_3_in[1]
    SLICE_X57Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.224 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R[3]_i_12/O
                         net (fo=1, routed)           0.000     4.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R[3]_i_12_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.756 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[3]_i_8_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.870 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.870    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[7]_i_8_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[11]_i_8_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.098 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.098    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[15]_i_8_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.212 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.212    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[19]_i_8_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.326    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[23]_i_8_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.440 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.001     5.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[27]_i_8_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.555 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.555    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[31]_i_8_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.669 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[35]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.669    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[35]_i_8_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.783 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[39]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.783    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[39]_i_8_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.897 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[43]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.897    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[43]_i_8_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.011 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[47]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.011    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[47]_i_8_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.125 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[51]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.125    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[51]_i_8_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.239 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[55]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.239    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[55]_i_8_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.353 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[59]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.353    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[59]_i_8_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.467 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[63]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.467    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[63]_i_8_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.581 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[67]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.581    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[67]_i_8_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.695 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[71]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.695    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[71]_i_8_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[75]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[75]_i_8_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.923 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[79]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.923    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[79]_i_8_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[83]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.037    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[83]_i_8_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.151 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[87]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.151    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[87]_i_8_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.265 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[91]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.265    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[91]_i_8_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.379 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[95]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.379    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[95]_i_8_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.493 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[99]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.493    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[99]_i_8_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.607 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[103]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.607    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[103]_i_8_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.721 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[107]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[107]_i_8_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.835 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[111]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.835    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[111]_i_8_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.949 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[115]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.949    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[115]_i_8_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.063 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[119]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.063    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[119]_i_8_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.177 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[123]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.177    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[123]_i_8_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.291 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[127]_i_8/CO[3]
                         net (fo=1, routed)           0.009     8.300    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[127]_i_8_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.414 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[131]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.414    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[131]_i_8_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.528 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[135]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.528    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[135]_i_8_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.642 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[139]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.642    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[139]_i_8_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.756 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[143]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[143]_i_8_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.870 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[147]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.870    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[147]_i_8_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[151]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[151]_i_8_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.098 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[155]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.098    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[155]_i_8_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.212 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[159]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.212    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[159]_i_8_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[163]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.326    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[163]_i_8_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.440 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[167]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.440    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[167]_i_8_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.554 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[171]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.554    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[171]_i_8_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.668 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[175]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.668    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[175]_i_8_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.782 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[179]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[179]_i_8_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.896 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[183]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.896    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[183]_i_8_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.010 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[187]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[187]_i_8_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.124 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[191]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.124    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[191]_i_8_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.238 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[195]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.238    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[195]_i_8_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.352 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[199]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.352    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[199]_i_8_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[203]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.466    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[203]_i_8_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[207]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[207]_i_8_n_0
    SLICE_X57Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.694 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[211]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.694    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[211]_i_8_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.808 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[215]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[215]_i_8_n_0
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.922 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[219]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.922    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[219]_i_8_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.036 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[223]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.036    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[223]_i_8_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.150 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[227]_i_8/CO[3]
                         net (fo=1, routed)           0.001    11.151    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[227]_i_8_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.265 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[231]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.265    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[231]_i_8_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.379 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[235]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.379    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[235]_i_8_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.493 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[239]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.493    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[239]_i_8_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.607 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[243]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.607    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[243]_i_8_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.721 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[247]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[247]_i_8_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.835 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[251]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.835    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[251]_i_8_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.057 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[255]_i_13/O[0]
                         net (fo=1, routed)           0.287    12.344    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R0[252]
    SLICE_X59Y106        LUT4 (Prop_lut4_I2_O)        0.299    12.643 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R[252]_i_2/O
                         net (fo=1, routed)           0.292    12.934    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R[252]_i_2_n_0
    SLICE_X56Y106        LUT6 (Prop_lut6_I5_O)        0.124    13.058 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R[252]_i_1/O
                         net (fo=1, routed)           0.000    13.058    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R[252]_i_1_n_0
    SLICE_X56Y106        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[252]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        1.711    12.890    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X56Y106        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[252]/C
                         clock pessimism              0.115    13.005    
                         clock uncertainty           -0.154    12.851    
    SLICE_X56Y106        FDRE (Setup_fdre_C_D)        0.031    12.882    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[252]
  -------------------------------------------------------------------
                         required time                         12.882    
                         arrival time                         -13.058    
  -------------------------------------------------------------------
                         slack                                 -0.176    

Slack (VIOLATED) :        -0.119ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[253]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.906ns  (logic 8.703ns (87.859%)  route 1.203ns (12.141%))
  Logic Levels:           65  (CARRY4=63 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 12.819 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        1.728     3.022    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X55Y44         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDRE (Prop_fdre_C_Q)         0.456     3.478 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[4]/Q
                         net (fo=10, routed)          0.900     4.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/D[4]
    SLICE_X53Y41         LUT2 (Prop_lut2_I0_O)        0.124     4.502 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp[7]_i_6/O
                         net (fo=1, routed)           0.000     4.502    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp[7]_i_6_n_0
    SLICE_X53Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.034 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.034    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[7]_i_2_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.148 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.148    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[11]_i_2_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.262 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.262    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[15]_i_2_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.376    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[19]_i_2_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.490 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.490    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[23]_i_2_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.604 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.604    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[27]_i_2_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.718 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.718    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[31]_i_2_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.832 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.832    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[35]_i_2_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.946 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.947    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[39]_i_2_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.061    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[43]_i_2_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.175 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[47]_i_2_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.289 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.289    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[51]_i_2_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.403 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[55]_i_2_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.517 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.517    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[59]_i_2_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.631 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.631    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[63]_i_2_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.745 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.745    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[67]_i_2_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.859 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.859    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[71]_i_2_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[75]_i_2_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.087 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.087    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[79]_i_2_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.201 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.201    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[83]_i_2_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.315    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[87]_i_2_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.429 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.429    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[91]_i_2_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.543 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.543    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[95]_i_2_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.657 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.657    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[99]_i_2_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.771 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.771    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[103]_i_2_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.885 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[107]_i_2_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.999 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.999    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[111]_i_2_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.113 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.113    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[115]_i_2_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.227 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.227    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[119]_i_2_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.341 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.341    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[123]_i_2_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.455 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.455    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[127]_i_2_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.569 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[131]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.569    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[131]_i_2_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.683 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[135]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.683    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[135]_i_2_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.797 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[139]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.806    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[139]_i_2_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.920 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[143]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.920    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[143]_i_2_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.034 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.034    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[147]_i_2_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.148 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.148    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[151]_i_2_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.262 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.262    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[155]_i_2_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.376 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[159]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.376    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[159]_i_2_n_0
    SLICE_X53Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.490 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[163]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.490    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[163]_i_2_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.604 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[167]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.604    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[167]_i_2_n_0
    SLICE_X53Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.718 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[171]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.718    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[171]_i_2_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.832 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[175]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.832    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[175]_i_2_n_0
    SLICE_X53Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.946 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[179]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.946    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[179]_i_2_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.060 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[183]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.060    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[183]_i_2_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.174 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[187]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.174    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[187]_i_2_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.288 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[191]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.288    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[191]_i_2_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.402 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[195]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.402    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[195]_i_2_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.516 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[199]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.516    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[199]_i_2_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.630 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[203]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.630    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[203]_i_2_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.744 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[207]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.744    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[207]_i_2_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.858 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[211]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.858    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[211]_i_2_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.972 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[215]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[215]_i_2_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.086 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[219]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.086    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[219]_i_2_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.200 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[223]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.200    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[223]_i_2_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.314 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[227]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.314    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[227]_i_2_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.428 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[231]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.428    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[231]_i_2_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.542 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[235]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.542    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[235]_i_2_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.656 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[239]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.657    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[239]_i_2_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.771 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[243]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.771    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[243]_i_2_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.885 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[247]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[247]_i_2_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.999 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[251]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.999    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[251]_i_2_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.333 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[255]_i_5/O[1]
                         net (fo=1, routed)           0.292    12.625    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/in9[253]
    SLICE_X51Y103        LUT6 (Prop_lut6_I0_O)        0.303    12.928 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp[253]_i_1/O
                         net (fo=1, routed)           0.000    12.928    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp[253]_i_1_n_0
    SLICE_X51Y103        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[253]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        1.640    12.819    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X51Y103        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[253]/C
                         clock pessimism              0.115    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X51Y103        FDRE (Setup_fdre_C_D)        0.029    12.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[253]
  -------------------------------------------------------------------
                         required time                         12.809    
                         arrival time                         -12.928    
  -------------------------------------------------------------------
                         slack                                 -0.119    

Slack (VIOLATED) :        -0.094ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[255]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.883ns  (logic 8.685ns (87.876%)  route 1.198ns (12.124%))
  Logic Levels:           65  (CARRY4=63 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 12.819 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        1.728     3.022    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X55Y44         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDRE (Prop_fdre_C_Q)         0.456     3.478 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[4]/Q
                         net (fo=10, routed)          0.900     4.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/D[4]
    SLICE_X53Y41         LUT2 (Prop_lut2_I0_O)        0.124     4.502 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp[7]_i_6/O
                         net (fo=1, routed)           0.000     4.502    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp[7]_i_6_n_0
    SLICE_X53Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.034 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.034    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[7]_i_2_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.148 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.148    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[11]_i_2_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.262 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.262    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[15]_i_2_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.376    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[19]_i_2_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.490 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.490    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[23]_i_2_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.604 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.604    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[27]_i_2_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.718 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.718    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[31]_i_2_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.832 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.832    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[35]_i_2_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.946 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.947    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[39]_i_2_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.061    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[43]_i_2_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.175 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[47]_i_2_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.289 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.289    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[51]_i_2_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.403 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[55]_i_2_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.517 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.517    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[59]_i_2_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.631 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.631    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[63]_i_2_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.745 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.745    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[67]_i_2_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.859 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.859    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[71]_i_2_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[75]_i_2_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.087 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.087    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[79]_i_2_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.201 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.201    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[83]_i_2_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.315    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[87]_i_2_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.429 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.429    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[91]_i_2_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.543 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.543    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[95]_i_2_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.657 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.657    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[99]_i_2_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.771 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.771    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[103]_i_2_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.885 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[107]_i_2_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.999 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.999    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[111]_i_2_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.113 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.113    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[115]_i_2_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.227 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.227    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[119]_i_2_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.341 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.341    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[123]_i_2_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.455 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.455    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[127]_i_2_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.569 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[131]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.569    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[131]_i_2_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.683 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[135]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.683    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[135]_i_2_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.797 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[139]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.806    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[139]_i_2_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.920 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[143]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.920    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[143]_i_2_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.034 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.034    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[147]_i_2_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.148 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.148    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[151]_i_2_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.262 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.262    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[155]_i_2_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.376 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[159]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.376    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[159]_i_2_n_0
    SLICE_X53Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.490 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[163]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.490    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[163]_i_2_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.604 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[167]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.604    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[167]_i_2_n_0
    SLICE_X53Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.718 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[171]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.718    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[171]_i_2_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.832 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[175]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.832    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[175]_i_2_n_0
    SLICE_X53Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.946 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[179]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.946    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[179]_i_2_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.060 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[183]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.060    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[183]_i_2_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.174 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[187]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.174    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[187]_i_2_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.288 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[191]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.288    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[191]_i_2_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.402 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[195]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.402    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[195]_i_2_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.516 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[199]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.516    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[199]_i_2_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.630 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[203]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.630    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[203]_i_2_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.744 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[207]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.744    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[207]_i_2_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.858 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[211]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.858    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[211]_i_2_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.972 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[215]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[215]_i_2_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.086 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[219]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.086    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[219]_i_2_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.200 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[223]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.200    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[223]_i_2_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.314 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[227]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.314    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[227]_i_2_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.428 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[231]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.428    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[231]_i_2_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.542 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[235]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.542    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[235]_i_2_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.656 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[239]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.657    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[239]_i_2_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.771 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[243]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.771    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[243]_i_2_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.885 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[247]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[247]_i_2_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.999 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[251]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.999    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[251]_i_2_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.312 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[255]_i_5/O[3]
                         net (fo=1, routed)           0.288    12.599    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/in9[255]
    SLICE_X51Y103        LUT6 (Prop_lut6_I0_O)        0.306    12.905 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp[255]_i_2/O
                         net (fo=1, routed)           0.000    12.905    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp[255]_i_2_n_0
    SLICE_X51Y103        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        1.640    12.819    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X51Y103        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[255]/C
                         clock pessimism              0.115    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X51Y103        FDRE (Setup_fdre_C_D)        0.031    12.811    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_tmp_reg[255]
  -------------------------------------------------------------------
                         required time                         12.811    
                         arrival time                         -12.905    
  -------------------------------------------------------------------
                         slack                                 -0.094    

Slack (VIOLATED) :        -0.092ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[245]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.951ns  (logic 8.713ns (87.562%)  route 1.238ns (12.438%))
  Logic Levels:           65  (CARRY4=62 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 12.889 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        1.728     3.022    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X56Y42         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y42         FDRE (Prop_fdre_C_Q)         0.456     3.478 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[0]/Q
                         net (fo=8, routed)           0.622     4.100    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/p_3_in[1]
    SLICE_X57Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.224 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R[3]_i_12/O
                         net (fo=1, routed)           0.000     4.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R[3]_i_12_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.756 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[3]_i_8_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.870 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.870    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[7]_i_8_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[11]_i_8_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.098 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.098    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[15]_i_8_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.212 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.212    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[19]_i_8_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.326    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[23]_i_8_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.440 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.001     5.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[27]_i_8_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.555 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.555    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[31]_i_8_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.669 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[35]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.669    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[35]_i_8_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.783 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[39]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.783    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[39]_i_8_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.897 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[43]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.897    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[43]_i_8_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.011 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[47]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.011    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[47]_i_8_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.125 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[51]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.125    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[51]_i_8_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.239 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[55]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.239    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[55]_i_8_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.353 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[59]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.353    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[59]_i_8_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.467 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[63]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.467    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[63]_i_8_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.581 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[67]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.581    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[67]_i_8_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.695 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[71]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.695    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[71]_i_8_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[75]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[75]_i_8_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.923 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[79]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.923    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[79]_i_8_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[83]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.037    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[83]_i_8_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.151 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[87]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.151    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[87]_i_8_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.265 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[91]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.265    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[91]_i_8_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.379 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[95]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.379    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[95]_i_8_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.493 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[99]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.493    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[99]_i_8_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.607 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[103]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.607    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[103]_i_8_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.721 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[107]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[107]_i_8_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.835 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[111]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.835    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[111]_i_8_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.949 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[115]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.949    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[115]_i_8_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.063 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[119]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.063    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[119]_i_8_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.177 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[123]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.177    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[123]_i_8_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.291 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[127]_i_8/CO[3]
                         net (fo=1, routed)           0.009     8.300    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[127]_i_8_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.414 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[131]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.414    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[131]_i_8_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.528 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[135]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.528    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[135]_i_8_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.642 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[139]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.642    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[139]_i_8_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.756 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[143]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[143]_i_8_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.870 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[147]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.870    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[147]_i_8_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[151]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[151]_i_8_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.098 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[155]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.098    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[155]_i_8_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.212 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[159]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.212    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[159]_i_8_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[163]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.326    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[163]_i_8_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.440 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[167]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.440    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[167]_i_8_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.554 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[171]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.554    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[171]_i_8_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.668 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[175]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.668    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[175]_i_8_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.782 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[179]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[179]_i_8_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.896 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[183]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.896    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[183]_i_8_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.010 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[187]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[187]_i_8_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.124 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[191]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.124    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[191]_i_8_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.238 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[195]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.238    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[195]_i_8_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.352 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[199]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.352    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[199]_i_8_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[203]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.466    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[203]_i_8_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[207]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[207]_i_8_n_0
    SLICE_X57Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.694 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[211]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.694    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[211]_i_8_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.808 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[215]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[215]_i_8_n_0
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.922 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[219]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.922    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[219]_i_8_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.036 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[223]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.036    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[223]_i_8_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.150 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[227]_i_8/CO[3]
                         net (fo=1, routed)           0.001    11.151    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[227]_i_8_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.265 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[231]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.265    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[231]_i_8_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.379 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[235]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.379    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[235]_i_8_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.493 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[239]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.493    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[239]_i_8_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.607 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[243]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.607    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[243]_i_8_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.941 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[247]_i_8/O[1]
                         net (fo=1, routed)           0.303    12.244    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R0[245]
    SLICE_X56Y105        LUT4 (Prop_lut4_I2_O)        0.303    12.547 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R[245]_i_2/O
                         net (fo=1, routed)           0.302    12.849    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R[245]_i_2_n_0
    SLICE_X55Y105        LUT6 (Prop_lut6_I5_O)        0.124    12.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R[245]_i_1/O
                         net (fo=1, routed)           0.000    12.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R[245]_i_1_n_0
    SLICE_X55Y105        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[245]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        1.710    12.889    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X55Y105        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[245]/C
                         clock pessimism              0.115    13.004    
                         clock uncertainty           -0.154    12.850    
    SLICE_X55Y105        FDRE (Setup_fdre_C_D)        0.031    12.881    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[245]
  -------------------------------------------------------------------
                         required time                         12.881    
                         arrival time                         -12.973    
  -------------------------------------------------------------------
                         slack                                 -0.092    

Slack (VIOLATED) :        -0.087ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[248]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.947ns  (logic 8.711ns (87.572%)  route 1.236ns (12.427%))
  Logic Levels:           66  (CARRY4=63 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 12.890 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        1.728     3.022    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X56Y42         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y42         FDRE (Prop_fdre_C_Q)         0.456     3.478 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[0]/Q
                         net (fo=8, routed)           0.622     4.100    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/p_3_in[1]
    SLICE_X57Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.224 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R[3]_i_12/O
                         net (fo=1, routed)           0.000     4.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R[3]_i_12_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.756 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[3]_i_8_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.870 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.870    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[7]_i_8_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[11]_i_8_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.098 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.098    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[15]_i_8_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.212 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.212    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[19]_i_8_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.326    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[23]_i_8_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.440 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.001     5.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[27]_i_8_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.555 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.555    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[31]_i_8_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.669 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[35]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.669    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[35]_i_8_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.783 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[39]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.783    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[39]_i_8_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.897 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[43]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.897    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[43]_i_8_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.011 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[47]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.011    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[47]_i_8_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.125 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[51]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.125    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[51]_i_8_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.239 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[55]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.239    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[55]_i_8_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.353 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[59]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.353    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[59]_i_8_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.467 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[63]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.467    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[63]_i_8_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.581 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[67]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.581    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[67]_i_8_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.695 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[71]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.695    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[71]_i_8_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[75]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[75]_i_8_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.923 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[79]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.923    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[79]_i_8_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[83]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.037    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[83]_i_8_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.151 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[87]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.151    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[87]_i_8_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.265 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[91]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.265    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[91]_i_8_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.379 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[95]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.379    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[95]_i_8_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.493 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[99]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.493    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[99]_i_8_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.607 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[103]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.607    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[103]_i_8_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.721 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[107]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[107]_i_8_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.835 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[111]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.835    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[111]_i_8_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.949 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[115]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.949    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[115]_i_8_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.063 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[119]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.063    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[119]_i_8_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.177 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[123]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.177    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[123]_i_8_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.291 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[127]_i_8/CO[3]
                         net (fo=1, routed)           0.009     8.300    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[127]_i_8_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.414 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[131]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.414    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[131]_i_8_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.528 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[135]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.528    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[135]_i_8_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.642 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[139]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.642    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[139]_i_8_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.756 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[143]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[143]_i_8_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.870 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[147]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.870    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[147]_i_8_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[151]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[151]_i_8_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.098 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[155]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.098    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[155]_i_8_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.212 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[159]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.212    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[159]_i_8_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[163]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.326    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[163]_i_8_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.440 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[167]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.440    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[167]_i_8_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.554 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[171]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.554    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[171]_i_8_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.668 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[175]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.668    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[175]_i_8_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.782 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[179]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[179]_i_8_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.896 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[183]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.896    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[183]_i_8_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.010 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[187]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[187]_i_8_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.124 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[191]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.124    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[191]_i_8_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.238 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[195]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.238    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[195]_i_8_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.352 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[199]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.352    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[199]_i_8_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[203]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.466    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[203]_i_8_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[207]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[207]_i_8_n_0
    SLICE_X57Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.694 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[211]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.694    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[211]_i_8_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.808 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[215]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[215]_i_8_n_0
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.922 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[219]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.922    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[219]_i_8_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.036 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[223]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.036    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[223]_i_8_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.150 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[227]_i_8/CO[3]
                         net (fo=1, routed)           0.001    11.151    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[227]_i_8_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.265 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[231]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.265    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[231]_i_8_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.379 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[235]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.379    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[235]_i_8_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.493 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[239]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.493    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[239]_i_8_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.607 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[243]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.607    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[243]_i_8_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.721 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[247]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[247]_i_8_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.943 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[251]_i_8/O[0]
                         net (fo=1, routed)           0.303    12.246    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R0[248]
    SLICE_X56Y104        LUT4 (Prop_lut4_I2_O)        0.299    12.545 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R[248]_i_2/O
                         net (fo=1, routed)           0.300    12.845    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R[248]_i_2_n_0
    SLICE_X56Y105        LUT6 (Prop_lut6_I5_O)        0.124    12.969 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R[248]_i_1/O
                         net (fo=1, routed)           0.000    12.969    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R[248]_i_1_n_0
    SLICE_X56Y105        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[248]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        1.711    12.890    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X56Y105        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[248]/C
                         clock pessimism              0.115    13.005    
                         clock uncertainty           -0.154    12.851    
    SLICE_X56Y105        FDRE (Setup_fdre_C_D)        0.031    12.882    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiply_R_reg[248]
  -------------------------------------------------------------------
                         required time                         12.882    
                         arrival time                         -12.969    
  -------------------------------------------------------------------
                         slack                                 -0.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_posted_to_axi_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.450%)  route 0.149ns (41.550%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        0.563     0.899    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/m_axi_mm2s_aclk
    SLICE_X36Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_posted_to_axi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_posted_to_axi_reg/Q
                         net (fo=3, routed)           0.149     1.211    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr_reg[2]_0
    SLICE_X37Y50         LUT5 (Prop_lut5_I0_O)        0.045     1.256 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.256    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[0]_i_1_n_0
    SLICE_X37Y50         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        0.825     1.191    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_aclk
    SLICE_X37Y50         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr_reg[0]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.092     1.253    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1099]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        0.574     0.910    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X27Y50         FDRE                                         r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1099]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1099]/Q
                         net (fo=1, routed)           0.056     1.106    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/DIA0
    SLICE_X26Y50         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        0.844     1.210    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/WCLK
    SLICE_X26Y50         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/CLK
                         clock pessimism             -0.287     0.923    
    SLICE_X26Y50         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.070    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][84]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        0.623     0.959    rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X7Y39          FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.141     1.100 r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][84]/Q
                         net (fo=1, routed)           0.056     1.155    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/DIA0
    SLICE_X6Y39          RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        0.892     1.258    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/WCLK
    SLICE_X6Y39          RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/CLK
                         clock pessimism             -0.286     0.972    
    SLICE_X6Y39          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.118    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        0.585     0.921    rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X17Y28         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y28         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/Q
                         net (fo=1, routed)           0.056     1.117    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/DIA0
    SLICE_X16Y28         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        0.853     1.219    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X16Y28         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
                         clock pessimism             -0.285     0.934    
    SLICE_X16Y28         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.081    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        0.583     0.919    rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X9Y25          FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.141     1.059 r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/Q
                         net (fo=1, routed)           0.056     1.115    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/DIA0
    SLICE_X8Y25          RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        0.849     1.215    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/WCLK
    SLICE_X8Y25          RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/CLK
                         clock pessimism             -0.283     0.932    
    SLICE_X8Y25          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.079    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1063]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        0.596     0.932    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X21Y49         FDRE                                         r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1063]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1063]/Q
                         net (fo=1, routed)           0.056     1.128    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/DIA0
    SLICE_X20Y49         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        0.865     1.231    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X20Y49         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.286     0.945    
    SLICE_X20Y49         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.092    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        0.585     0.921    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X23Y28         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][4]/Q
                         net (fo=1, routed)           0.056     1.117    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/DIA0
    SLICE_X22Y28         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        0.851     1.217    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/WCLK
    SLICE_X22Y28         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/CLK
                         clock pessimism             -0.284     0.934    
    SLICE_X22Y28         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.081    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.122%)  route 0.158ns (45.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        0.641     0.977    rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X33Y100        FDRE                                         r  rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 f  rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/Q
                         net (fo=5, routed)           0.158     1.276    rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/shandshake_r
    SLICE_X34Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.321 r  rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bvalid_i_i_1/O
                         net (fo=1, routed)           0.000     1.321    rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0_n_5
    SLICE_X34Y99         FDRE                                         r  rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        0.826     1.192    rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X34Y99         FDRE                                         r  rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y99         FDRE (Hold_fdre_C_D)         0.120     1.277    rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.023%)  route 0.256ns (60.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        0.552     0.888    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X42Y22         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[12]/Q
                         net (fo=1, routed)           0.256     1.308    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[12]
    RAMB36_X2Y4          RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        0.860     1.226    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.263     0.963    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[12])
                                                      0.296     1.259    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        0.596     0.932    rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X23Y48         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][19]/Q
                         net (fo=2, routed)           0.068     1.141    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/DIA0
    SLICE_X22Y48         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        0.864     1.230    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/WCLK
    SLICE_X22Y48         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/CLK
                         clock pessimism             -0.285     0.945    
    SLICE_X22Y48         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.092    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y11    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y11    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y4     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y4     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X23Y12    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y34    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y34    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y34    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y34    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y26     rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y25     rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y25     rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y25     rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y25     rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y25     rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y25     rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y34    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y34    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y52    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y25     rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y25     rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y25     rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y25     rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y25     rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y25     rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y34    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y32    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y32    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y32    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.469ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.469ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.682ns  (logic 0.580ns (8.680%)  route 6.102ns (91.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.734     5.328    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X60Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.452 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1616, routed)        4.368     9.820    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X59Y43         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        1.554    12.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X59Y43         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][2]/C
                         clock pessimism              0.115    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X59Y43         FDCE (Recov_fdce_C_CLR)     -0.405    12.289    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][2]
  -------------------------------------------------------------------
                         required time                         12.289    
                         arrival time                          -9.820    
  -------------------------------------------------------------------
                         slack                                  2.469    

Slack (MET) :             2.469ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.682ns  (logic 0.580ns (8.680%)  route 6.102ns (91.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.734     5.328    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X60Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.452 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1616, routed)        4.368     9.820    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X59Y43         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        1.554    12.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X59Y43         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][4]/C
                         clock pessimism              0.115    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X59Y43         FDCE (Recov_fdce_C_CLR)     -0.405    12.289    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][4]
  -------------------------------------------------------------------
                         required time                         12.289    
                         arrival time                          -9.820    
  -------------------------------------------------------------------
                         slack                                  2.469    

Slack (MET) :             2.519ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.632ns  (logic 0.580ns (8.745%)  route 6.052ns (91.255%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.734     5.328    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X60Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.452 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1616, routed)        4.318     9.770    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X57Y43         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        1.554    12.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X57Y43         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][10]/C
                         clock pessimism              0.115    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X57Y43         FDCE (Recov_fdce_C_CLR)     -0.405    12.289    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][10]
  -------------------------------------------------------------------
                         required time                         12.289    
                         arrival time                          -9.770    
  -------------------------------------------------------------------
                         slack                                  2.519    

Slack (MET) :             2.519ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.632ns  (logic 0.580ns (8.745%)  route 6.052ns (91.255%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.734     5.328    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X60Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.452 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1616, routed)        4.318     9.770    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X57Y43         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        1.554    12.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X57Y43         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][5]/C
                         clock pessimism              0.115    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X57Y43         FDCE (Recov_fdce_C_CLR)     -0.405    12.289    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][5]
  -------------------------------------------------------------------
                         required time                         12.289    
                         arrival time                          -9.770    
  -------------------------------------------------------------------
                         slack                                  2.519    

Slack (MET) :             2.519ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.632ns  (logic 0.580ns (8.745%)  route 6.052ns (91.255%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.734     5.328    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X60Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.452 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1616, routed)        4.318     9.770    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X57Y43         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        1.554    12.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X57Y43         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][7]/C
                         clock pessimism              0.115    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X57Y43         FDCE (Recov_fdce_C_CLR)     -0.405    12.289    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][7]
  -------------------------------------------------------------------
                         required time                         12.289    
                         arrival time                          -9.770    
  -------------------------------------------------------------------
                         slack                                  2.519    

Slack (MET) :             2.568ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.584ns  (logic 0.580ns (8.810%)  route 6.004ns (91.190%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.734     5.328    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X60Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.452 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1616, routed)        4.270     9.722    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X57Y44         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        1.554    12.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X57Y44         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][0]/C
                         clock pessimism              0.115    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X57Y44         FDCE (Recov_fdce_C_CLR)     -0.405    12.289    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][0]
  -------------------------------------------------------------------
                         required time                         12.289    
                         arrival time                          -9.722    
  -------------------------------------------------------------------
                         slack                                  2.568    

Slack (MET) :             2.568ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.584ns  (logic 0.580ns (8.810%)  route 6.004ns (91.190%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.734     5.328    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X60Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.452 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1616, routed)        4.270     9.722    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X57Y44         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        1.554    12.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X57Y44         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][6]/C
                         clock pessimism              0.115    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X57Y44         FDCE (Recov_fdce_C_CLR)     -0.405    12.289    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][6]
  -------------------------------------------------------------------
                         required time                         12.289    
                         arrival time                          -9.722    
  -------------------------------------------------------------------
                         slack                                  2.568    

Slack (MET) :             2.578ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.514ns  (logic 0.580ns (8.904%)  route 5.934ns (91.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.734     5.328    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X60Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.452 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1616, routed)        4.200     9.652    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[0]_0
    SLICE_X47Y48         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        1.495    12.675    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X47Y48         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[16]/C
                         clock pessimism              0.115    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X47Y48         FDCE (Recov_fdce_C_CLR)     -0.405    12.230    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[16]
  -------------------------------------------------------------------
                         required time                         12.230    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                  2.578    

Slack (MET) :             2.578ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.514ns  (logic 0.580ns (8.904%)  route 5.934ns (91.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.734     5.328    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X60Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.452 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1616, routed)        4.200     9.652    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[0]_0
    SLICE_X47Y48         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        1.495    12.675    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X47Y48         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[19]/C
                         clock pessimism              0.115    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X47Y48         FDCE (Recov_fdce_C_CLR)     -0.405    12.230    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[19]
  -------------------------------------------------------------------
                         required time                         12.230    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                  2.578    

Slack (MET) :             2.578ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.514ns  (logic 0.580ns (8.904%)  route 5.934ns (91.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.734     5.328    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X60Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.452 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1616, routed)        4.200     9.652    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[0]_0
    SLICE_X47Y48         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        1.495    12.675    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X47Y48         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[20]/C
                         clock pessimism              0.115    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X47Y48         FDCE (Recov_fdce_C_CLR)     -0.405    12.230    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[20]
  -------------------------------------------------------------------
                         required time                         12.230    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                  2.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.044ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.186ns (16.120%)  route 0.968ns (83.880%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        0.638     0.974    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.784     1.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X60Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.944 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1616, routed)        0.184     2.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X57Y89         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        0.845     1.211    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X57Y89         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][12]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X57Y89         FDCE (Remov_fdce_C_CLR)     -0.092     1.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][12]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.098ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][20]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.186ns (15.394%)  route 1.022ns (84.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        0.638     0.974    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.784     1.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X60Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.944 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1616, routed)        0.238     2.182    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X57Y88         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        0.845     1.211    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X57Y88         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][20]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X57Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][20]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.098ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.186ns (15.394%)  route 1.022ns (84.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        0.638     0.974    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.784     1.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X60Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.944 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1616, routed)        0.238     2.182    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X57Y88         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        0.845     1.211    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X57Y88         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][7]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X57Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][7]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.098ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.186ns (15.394%)  route 1.022ns (84.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        0.638     0.974    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.784     1.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X60Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.944 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1616, routed)        0.238     2.182    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X57Y88         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        0.845     1.211    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X57Y88         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][8]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X57Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][8]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.098ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.186ns (15.394%)  route 1.022ns (84.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        0.638     0.974    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.784     1.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X60Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.944 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1616, routed)        0.238     2.182    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X57Y88         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        0.845     1.211    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X57Y88         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][9]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X57Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][9]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.203ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.336ns  (logic 0.186ns (13.926%)  route 1.150ns (86.074%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        0.638     0.974    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.784     1.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X60Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.944 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1616, routed)        0.366     2.310    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X54Y89         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        0.843     1.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X54Y89         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][16]/C
                         clock pessimism             -0.035     1.174    
    SLICE_X54Y89         FDCE (Remov_fdce_C_CLR)     -0.067     1.107    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][16]
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.203ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][18]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.336ns  (logic 0.186ns (13.926%)  route 1.150ns (86.074%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        0.638     0.974    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.784     1.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X60Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.944 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1616, routed)        0.366     2.310    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X54Y89         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        0.843     1.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X54Y89         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][18]/C
                         clock pessimism             -0.035     1.174    
    SLICE_X54Y89         FDCE (Remov_fdce_C_CLR)     -0.067     1.107    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][18]
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.203ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.336ns  (logic 0.186ns (13.926%)  route 1.150ns (86.074%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        0.638     0.974    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.784     1.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X60Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.944 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1616, routed)        0.366     2.310    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X54Y89         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        0.843     1.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X54Y89         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][16]/C
                         clock pessimism             -0.035     1.174    
    SLICE_X54Y89         FDCE (Remov_fdce_C_CLR)     -0.067     1.107    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][16]
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.237ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][24]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.349ns  (logic 0.186ns (13.786%)  route 1.163ns (86.214%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        0.638     0.974    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.784     1.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X60Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.944 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1616, routed)        0.379     2.323    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X57Y93         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        0.847     1.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X57Y93         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][24]/C
                         clock pessimism             -0.035     1.178    
    SLICE_X57Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.086    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][24]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.237ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][26]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.349ns  (logic 0.186ns (13.786%)  route 1.163ns (86.214%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        0.638     0.974    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.784     1.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X60Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.944 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1616, routed)        0.379     2.323    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X57Y93         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9339, routed)        0.847     1.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X57Y93         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][26]/C
                         clock pessimism             -0.035     1.178    
    SLICE_X57Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.086    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][26]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  1.237    





