<profile>

<section name = "Vivado HLS Report for 'fir'" level="0">
<item name = "Date">Thu Oct 20 21:16:19 2022
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">baseline</item>
<item name = "Solution">baseline_pipeline</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.510 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">259, 259, 2.590 us, 2.590 us, 259, 259, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Shift_Accum_Loop">257, 257, 4, 2, 1, 128, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, 2, 0, 130, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">1, -, 5, 10, 0</column>
<column name="Multiplexer">-, -, -, 132, -</column>
<column name="Register">-, -, 198, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="c_U">fir_c, 0, 5, 10, 0, 128, 5, 1, 640</column>
<column name="shift_reg_U">fir_shift_reg, 1, 0, 0, 0, 128, 32, 1, 4096</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="mul_ln37_fu_189_p2">*, 2, 0, 20, 5, 32</column>
<column name="acc_fu_194_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln32_fu_156_p2">+, 0, 0, 39, 32, 32</column>
<column name="grp_fu_137_p2">+, 0, 0, 15, 8, 2</column>
<column name="ap_condition_256">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_260">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln31_fu_170_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="acc_0_reg_103">9, 2, 32, 64</column>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_i_0_phi_fu_120_p4">9, 2, 8, 16</column>
<column name="ap_phi_mux_p_pn_phi_fu_131_p4">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_p_pn_reg_128">9, 2, 32, 64</column>
<column name="grp_fu_137_p0">15, 3, 8, 24</column>
<column name="i_0_reg_116">9, 2, 8, 16</column>
<column name="shift_reg_address0">21, 4, 7, 28</column>
<column name="shift_reg_d0">15, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="acc_0_reg_103">32, 0, 32, 0</column>
<column name="add_ln32_reg_205">31, 0, 32, 1</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_p_pn_reg_128">32, 0, 32, 0</column>
<column name="c_load_reg_238">5, 0, 5, 0</column>
<column name="i_0_reg_116">8, 0, 8, 0</column>
<column name="i_reg_243">8, 0, 8, 0</column>
<column name="icmp_ln31_reg_214">1, 0, 1, 0</column>
<column name="icmp_ln31_reg_214_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="mul_ln37_reg_248">32, 0, 32, 0</column>
<column name="shift_reg_load_reg_233">32, 0, 32, 0</column>
<column name="tmp_1_reg_210">1, 0, 1, 0</column>
<column name="tmp_1_reg_210_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="zext_ln36_1_reg_223">8, 0, 64, 56</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fir, return value</column>
<column name="y">out, 32, ap_vld, y, pointer</column>
<column name="y_ap_vld">out, 1, ap_vld, y, pointer</column>
<column name="x">in, 32, ap_none, x, scalar</column>
</table>
</item>
</section>
</profile>
