Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Apr 27 20:47:01 2020
| Host         : DESKTOP-6IO763U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 19 register/latch pins with no clock driven by root clock pin: sw[15] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[17]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[18]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[19]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[20]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[21]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[22]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[23]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[24]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[25]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[26]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[27]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ctrl/enable_snes_clk_output_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: div/tff1/Q_reg/Q (HIGH)

 There are 2504 register/latch pins with no clock driven by root clock pin: div/tff2/Q_reg/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: ppu/hvcount/vcounter_reg[1]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: ppu/hvcount/vcounter_reg[2]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: ppu/hvcount/vcounter_reg[3]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: ppu/hvcount/vcounter_reg[4]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: ppu/hvcount/vcounter_reg[5]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: ppu/hvcount/vcounter_reg[6]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: ppu/hvcount/vcounter_reg[7]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: ppu/hvcount/vcounter_reg[8]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: ppu/hvcount/vcounter_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[11]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[16]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[17]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[18]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[19]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[20]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[21]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[22]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[23]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[24]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[25]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[26]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[27]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1155 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 41 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.584        0.000                      0                  113        0.262        0.000                      0                  113        4.500        0.000                       0                    58  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.584        0.000                      0                  113        0.262        0.000                      0                  113        4.500        0.000                       0                    58  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.584ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.584ns  (required time - arrival time)
  Source:                 ctrl/clkdiv/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/clkdiv/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 0.952ns (19.327%)  route 3.974ns (80.673%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.562     5.083    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X57Y32         FDRE                                         r  ctrl/clkdiv/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  ctrl/clkdiv/counter_reg[25]/Q
                         net (fo=2, routed)           0.986     6.526    ctrl/clkdiv/counter_reg[25]
    SLICE_X55Y30         LUT4 (Prop_lut4_I1_O)        0.124     6.650 r  ctrl/clkdiv/snes_clk_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.304     6.953    ctrl/clkdiv/snes_clk_OBUF_inst_i_6_n_0
    SLICE_X55Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.077 r  ctrl/clkdiv/snes_clk_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.799     7.877    ctrl/clkdiv/snes_clk_OBUF_inst_i_4_n_0
    SLICE_X56Y28         LUT5 (Prop_lut5_I0_O)        0.124     8.001 r  ctrl/clkdiv/snes_clk_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.602     8.603    ctrl/clkdiv/snes_clk_OBUF_inst_i_2_n_0
    SLICE_X56Y27         LUT4 (Prop_lut4_I0_O)        0.124     8.727 r  ctrl/clkdiv/counter[0]_i_1/O
                         net (fo=28, routed)          1.282    10.009    ctrl/clkdiv/clear
    SLICE_X57Y31         FDRE                                         r  ctrl/clkdiv/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.443    14.784    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X57Y31         FDRE                                         r  ctrl/clkdiv/counter_reg[20]/C
                         clock pessimism              0.273    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X57Y31         FDRE (Setup_fdre_C_R)       -0.429    14.593    ctrl/clkdiv/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -10.009    
  -------------------------------------------------------------------
                         slack                                  4.584    

Slack (MET) :             4.584ns  (required time - arrival time)
  Source:                 ctrl/clkdiv/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/clkdiv/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 0.952ns (19.327%)  route 3.974ns (80.673%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.562     5.083    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X57Y32         FDRE                                         r  ctrl/clkdiv/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  ctrl/clkdiv/counter_reg[25]/Q
                         net (fo=2, routed)           0.986     6.526    ctrl/clkdiv/counter_reg[25]
    SLICE_X55Y30         LUT4 (Prop_lut4_I1_O)        0.124     6.650 r  ctrl/clkdiv/snes_clk_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.304     6.953    ctrl/clkdiv/snes_clk_OBUF_inst_i_6_n_0
    SLICE_X55Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.077 r  ctrl/clkdiv/snes_clk_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.799     7.877    ctrl/clkdiv/snes_clk_OBUF_inst_i_4_n_0
    SLICE_X56Y28         LUT5 (Prop_lut5_I0_O)        0.124     8.001 r  ctrl/clkdiv/snes_clk_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.602     8.603    ctrl/clkdiv/snes_clk_OBUF_inst_i_2_n_0
    SLICE_X56Y27         LUT4 (Prop_lut4_I0_O)        0.124     8.727 r  ctrl/clkdiv/counter[0]_i_1/O
                         net (fo=28, routed)          1.282    10.009    ctrl/clkdiv/clear
    SLICE_X57Y31         FDRE                                         r  ctrl/clkdiv/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.443    14.784    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X57Y31         FDRE                                         r  ctrl/clkdiv/counter_reg[21]/C
                         clock pessimism              0.273    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X57Y31         FDRE (Setup_fdre_C_R)       -0.429    14.593    ctrl/clkdiv/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -10.009    
  -------------------------------------------------------------------
                         slack                                  4.584    

Slack (MET) :             4.584ns  (required time - arrival time)
  Source:                 ctrl/clkdiv/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/clkdiv/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 0.952ns (19.327%)  route 3.974ns (80.673%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.562     5.083    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X57Y32         FDRE                                         r  ctrl/clkdiv/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  ctrl/clkdiv/counter_reg[25]/Q
                         net (fo=2, routed)           0.986     6.526    ctrl/clkdiv/counter_reg[25]
    SLICE_X55Y30         LUT4 (Prop_lut4_I1_O)        0.124     6.650 r  ctrl/clkdiv/snes_clk_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.304     6.953    ctrl/clkdiv/snes_clk_OBUF_inst_i_6_n_0
    SLICE_X55Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.077 r  ctrl/clkdiv/snes_clk_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.799     7.877    ctrl/clkdiv/snes_clk_OBUF_inst_i_4_n_0
    SLICE_X56Y28         LUT5 (Prop_lut5_I0_O)        0.124     8.001 r  ctrl/clkdiv/snes_clk_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.602     8.603    ctrl/clkdiv/snes_clk_OBUF_inst_i_2_n_0
    SLICE_X56Y27         LUT4 (Prop_lut4_I0_O)        0.124     8.727 r  ctrl/clkdiv/counter[0]_i_1/O
                         net (fo=28, routed)          1.282    10.009    ctrl/clkdiv/clear
    SLICE_X57Y31         FDRE                                         r  ctrl/clkdiv/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.443    14.784    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X57Y31         FDRE                                         r  ctrl/clkdiv/counter_reg[22]/C
                         clock pessimism              0.273    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X57Y31         FDRE (Setup_fdre_C_R)       -0.429    14.593    ctrl/clkdiv/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -10.009    
  -------------------------------------------------------------------
                         slack                                  4.584    

Slack (MET) :             4.584ns  (required time - arrival time)
  Source:                 ctrl/clkdiv/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/clkdiv/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 0.952ns (19.327%)  route 3.974ns (80.673%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.562     5.083    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X57Y32         FDRE                                         r  ctrl/clkdiv/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  ctrl/clkdiv/counter_reg[25]/Q
                         net (fo=2, routed)           0.986     6.526    ctrl/clkdiv/counter_reg[25]
    SLICE_X55Y30         LUT4 (Prop_lut4_I1_O)        0.124     6.650 r  ctrl/clkdiv/snes_clk_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.304     6.953    ctrl/clkdiv/snes_clk_OBUF_inst_i_6_n_0
    SLICE_X55Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.077 r  ctrl/clkdiv/snes_clk_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.799     7.877    ctrl/clkdiv/snes_clk_OBUF_inst_i_4_n_0
    SLICE_X56Y28         LUT5 (Prop_lut5_I0_O)        0.124     8.001 r  ctrl/clkdiv/snes_clk_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.602     8.603    ctrl/clkdiv/snes_clk_OBUF_inst_i_2_n_0
    SLICE_X56Y27         LUT4 (Prop_lut4_I0_O)        0.124     8.727 r  ctrl/clkdiv/counter[0]_i_1/O
                         net (fo=28, routed)          1.282    10.009    ctrl/clkdiv/clear
    SLICE_X57Y31         FDRE                                         r  ctrl/clkdiv/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.443    14.784    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X57Y31         FDRE                                         r  ctrl/clkdiv/counter_reg[23]/C
                         clock pessimism              0.273    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X57Y31         FDRE (Setup_fdre_C_R)       -0.429    14.593    ctrl/clkdiv/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -10.009    
  -------------------------------------------------------------------
                         slack                                  4.584    

Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 ctrl/clkdiv/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/clkdiv/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.599ns  (logic 0.952ns (20.699%)  route 3.647ns (79.301%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.562     5.083    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X57Y32         FDRE                                         r  ctrl/clkdiv/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  ctrl/clkdiv/counter_reg[25]/Q
                         net (fo=2, routed)           0.986     6.526    ctrl/clkdiv/counter_reg[25]
    SLICE_X55Y30         LUT4 (Prop_lut4_I1_O)        0.124     6.650 r  ctrl/clkdiv/snes_clk_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.304     6.953    ctrl/clkdiv/snes_clk_OBUF_inst_i_6_n_0
    SLICE_X55Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.077 r  ctrl/clkdiv/snes_clk_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.799     7.877    ctrl/clkdiv/snes_clk_OBUF_inst_i_4_n_0
    SLICE_X56Y28         LUT5 (Prop_lut5_I0_O)        0.124     8.001 r  ctrl/clkdiv/snes_clk_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.602     8.603    ctrl/clkdiv/snes_clk_OBUF_inst_i_2_n_0
    SLICE_X56Y27         LUT4 (Prop_lut4_I0_O)        0.124     8.727 r  ctrl/clkdiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.956     9.683    ctrl/clkdiv/clear
    SLICE_X57Y30         FDRE                                         r  ctrl/clkdiv/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.442    14.783    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X57Y30         FDRE                                         r  ctrl/clkdiv/counter_reg[16]/C
                         clock pessimism              0.273    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X57Y30         FDRE (Setup_fdre_C_R)       -0.429    14.592    ctrl/clkdiv/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                  4.909    

Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 ctrl/clkdiv/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/clkdiv/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.599ns  (logic 0.952ns (20.699%)  route 3.647ns (79.301%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.562     5.083    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X57Y32         FDRE                                         r  ctrl/clkdiv/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  ctrl/clkdiv/counter_reg[25]/Q
                         net (fo=2, routed)           0.986     6.526    ctrl/clkdiv/counter_reg[25]
    SLICE_X55Y30         LUT4 (Prop_lut4_I1_O)        0.124     6.650 r  ctrl/clkdiv/snes_clk_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.304     6.953    ctrl/clkdiv/snes_clk_OBUF_inst_i_6_n_0
    SLICE_X55Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.077 r  ctrl/clkdiv/snes_clk_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.799     7.877    ctrl/clkdiv/snes_clk_OBUF_inst_i_4_n_0
    SLICE_X56Y28         LUT5 (Prop_lut5_I0_O)        0.124     8.001 r  ctrl/clkdiv/snes_clk_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.602     8.603    ctrl/clkdiv/snes_clk_OBUF_inst_i_2_n_0
    SLICE_X56Y27         LUT4 (Prop_lut4_I0_O)        0.124     8.727 r  ctrl/clkdiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.956     9.683    ctrl/clkdiv/clear
    SLICE_X57Y30         FDRE                                         r  ctrl/clkdiv/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.442    14.783    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X57Y30         FDRE                                         r  ctrl/clkdiv/counter_reg[17]/C
                         clock pessimism              0.273    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X57Y30         FDRE (Setup_fdre_C_R)       -0.429    14.592    ctrl/clkdiv/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                  4.909    

Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 ctrl/clkdiv/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/clkdiv/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.599ns  (logic 0.952ns (20.699%)  route 3.647ns (79.301%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.562     5.083    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X57Y32         FDRE                                         r  ctrl/clkdiv/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  ctrl/clkdiv/counter_reg[25]/Q
                         net (fo=2, routed)           0.986     6.526    ctrl/clkdiv/counter_reg[25]
    SLICE_X55Y30         LUT4 (Prop_lut4_I1_O)        0.124     6.650 r  ctrl/clkdiv/snes_clk_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.304     6.953    ctrl/clkdiv/snes_clk_OBUF_inst_i_6_n_0
    SLICE_X55Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.077 r  ctrl/clkdiv/snes_clk_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.799     7.877    ctrl/clkdiv/snes_clk_OBUF_inst_i_4_n_0
    SLICE_X56Y28         LUT5 (Prop_lut5_I0_O)        0.124     8.001 r  ctrl/clkdiv/snes_clk_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.602     8.603    ctrl/clkdiv/snes_clk_OBUF_inst_i_2_n_0
    SLICE_X56Y27         LUT4 (Prop_lut4_I0_O)        0.124     8.727 r  ctrl/clkdiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.956     9.683    ctrl/clkdiv/clear
    SLICE_X57Y30         FDRE                                         r  ctrl/clkdiv/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.442    14.783    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X57Y30         FDRE                                         r  ctrl/clkdiv/counter_reg[18]/C
                         clock pessimism              0.273    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X57Y30         FDRE (Setup_fdre_C_R)       -0.429    14.592    ctrl/clkdiv/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                  4.909    

Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 ctrl/clkdiv/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/clkdiv/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.599ns  (logic 0.952ns (20.699%)  route 3.647ns (79.301%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.562     5.083    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X57Y32         FDRE                                         r  ctrl/clkdiv/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  ctrl/clkdiv/counter_reg[25]/Q
                         net (fo=2, routed)           0.986     6.526    ctrl/clkdiv/counter_reg[25]
    SLICE_X55Y30         LUT4 (Prop_lut4_I1_O)        0.124     6.650 r  ctrl/clkdiv/snes_clk_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.304     6.953    ctrl/clkdiv/snes_clk_OBUF_inst_i_6_n_0
    SLICE_X55Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.077 r  ctrl/clkdiv/snes_clk_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.799     7.877    ctrl/clkdiv/snes_clk_OBUF_inst_i_4_n_0
    SLICE_X56Y28         LUT5 (Prop_lut5_I0_O)        0.124     8.001 r  ctrl/clkdiv/snes_clk_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.602     8.603    ctrl/clkdiv/snes_clk_OBUF_inst_i_2_n_0
    SLICE_X56Y27         LUT4 (Prop_lut4_I0_O)        0.124     8.727 r  ctrl/clkdiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.956     9.683    ctrl/clkdiv/clear
    SLICE_X57Y30         FDRE                                         r  ctrl/clkdiv/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.442    14.783    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X57Y30         FDRE                                         r  ctrl/clkdiv/counter_reg[19]/C
                         clock pessimism              0.273    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X57Y30         FDRE (Setup_fdre_C_R)       -0.429    14.592    ctrl/clkdiv/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                  4.909    

Slack (MET) :             5.198ns  (required time - arrival time)
  Source:                 ctrl/clkdiv/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/clkdiv/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 0.952ns (22.098%)  route 3.356ns (77.902%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.562     5.083    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X57Y32         FDRE                                         r  ctrl/clkdiv/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  ctrl/clkdiv/counter_reg[25]/Q
                         net (fo=2, routed)           0.986     6.526    ctrl/clkdiv/counter_reg[25]
    SLICE_X55Y30         LUT4 (Prop_lut4_I1_O)        0.124     6.650 r  ctrl/clkdiv/snes_clk_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.304     6.953    ctrl/clkdiv/snes_clk_OBUF_inst_i_6_n_0
    SLICE_X55Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.077 r  ctrl/clkdiv/snes_clk_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.799     7.877    ctrl/clkdiv/snes_clk_OBUF_inst_i_4_n_0
    SLICE_X56Y28         LUT5 (Prop_lut5_I0_O)        0.124     8.001 r  ctrl/clkdiv/snes_clk_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.602     8.603    ctrl/clkdiv/snes_clk_OBUF_inst_i_2_n_0
    SLICE_X56Y27         LUT4 (Prop_lut4_I0_O)        0.124     8.727 r  ctrl/clkdiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.665     9.391    ctrl/clkdiv/clear
    SLICE_X57Y27         FDRE                                         r  ctrl/clkdiv/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.439    14.780    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X57Y27         FDRE                                         r  ctrl/clkdiv/counter_reg[4]/C
                         clock pessimism              0.273    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X57Y27         FDRE (Setup_fdre_C_R)       -0.429    14.589    ctrl/clkdiv/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.391    
  -------------------------------------------------------------------
                         slack                                  5.198    

Slack (MET) :             5.198ns  (required time - arrival time)
  Source:                 ctrl/clkdiv/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/clkdiv/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 0.952ns (22.098%)  route 3.356ns (77.902%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.562     5.083    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X57Y32         FDRE                                         r  ctrl/clkdiv/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  ctrl/clkdiv/counter_reg[25]/Q
                         net (fo=2, routed)           0.986     6.526    ctrl/clkdiv/counter_reg[25]
    SLICE_X55Y30         LUT4 (Prop_lut4_I1_O)        0.124     6.650 r  ctrl/clkdiv/snes_clk_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.304     6.953    ctrl/clkdiv/snes_clk_OBUF_inst_i_6_n_0
    SLICE_X55Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.077 r  ctrl/clkdiv/snes_clk_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.799     7.877    ctrl/clkdiv/snes_clk_OBUF_inst_i_4_n_0
    SLICE_X56Y28         LUT5 (Prop_lut5_I0_O)        0.124     8.001 r  ctrl/clkdiv/snes_clk_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.602     8.603    ctrl/clkdiv/snes_clk_OBUF_inst_i_2_n_0
    SLICE_X56Y27         LUT4 (Prop_lut4_I0_O)        0.124     8.727 r  ctrl/clkdiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.665     9.391    ctrl/clkdiv/clear
    SLICE_X57Y27         FDRE                                         r  ctrl/clkdiv/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.439    14.780    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X57Y27         FDRE                                         r  ctrl/clkdiv/counter_reg[5]/C
                         clock pessimism              0.273    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X57Y27         FDRE (Setup_fdre_C_R)       -0.429    14.589    ctrl/clkdiv/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.391    
  -------------------------------------------------------------------
                         slack                                  5.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ctrl/clkdiv/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/clkdiv/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.559     1.442    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X57Y29         FDRE                                         r  ctrl/clkdiv/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  ctrl/clkdiv/counter_reg[15]/Q
                         net (fo=2, routed)           0.118     1.701    ctrl/clkdiv/counter_reg[15]
    SLICE_X57Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  ctrl/clkdiv/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.809    ctrl/clkdiv/counter_reg[12]_i_1__0_n_4
    SLICE_X57Y29         FDRE                                         r  ctrl/clkdiv/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.826     1.953    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X57Y29         FDRE                                         r  ctrl/clkdiv/counter_reg[15]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X57Y29         FDRE (Hold_fdre_C_D)         0.105     1.547    ctrl/clkdiv/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ctrl/clkdiv/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/clkdiv/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.562     1.445    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X57Y32         FDRE                                         r  ctrl/clkdiv/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  ctrl/clkdiv/counter_reg[27]/Q
                         net (fo=2, routed)           0.118     1.704    ctrl/clkdiv/counter_reg[27]
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  ctrl/clkdiv/counter_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.812    ctrl/clkdiv/counter_reg[24]_i_1__0_n_4
    SLICE_X57Y32         FDRE                                         r  ctrl/clkdiv/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.829     1.956    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X57Y32         FDRE                                         r  ctrl/clkdiv/counter_reg[27]/C
                         clock pessimism             -0.511     1.445    
    SLICE_X57Y32         FDRE (Hold_fdre_C_D)         0.105     1.550    ctrl/clkdiv/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ctrl/clkdiv/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/clkdiv/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.558     1.441    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X57Y28         FDRE                                         r  ctrl/clkdiv/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  ctrl/clkdiv/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.701    ctrl/clkdiv/counter_reg[11]
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  ctrl/clkdiv/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.809    ctrl/clkdiv/counter_reg[8]_i_1__0_n_4
    SLICE_X57Y28         FDRE                                         r  ctrl/clkdiv/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.825     1.952    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X57Y28         FDRE                                         r  ctrl/clkdiv/counter_reg[11]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X57Y28         FDRE (Hold_fdre_C_D)         0.105     1.546    ctrl/clkdiv/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ctrl/clkdiv/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/clkdiv/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.556     1.439    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  ctrl/clkdiv/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  ctrl/clkdiv/counter_reg[3]/Q
                         net (fo=3, routed)           0.120     1.700    ctrl/clkdiv/counter_reg[3]
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  ctrl/clkdiv/counter_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.808    ctrl/clkdiv/counter_reg[0]_i_2__0_n_4
    SLICE_X57Y26         FDRE                                         r  ctrl/clkdiv/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.822     1.949    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  ctrl/clkdiv/counter_reg[3]/C
                         clock pessimism             -0.510     1.439    
    SLICE_X57Y26         FDRE (Hold_fdre_C_D)         0.105     1.544    ctrl/clkdiv/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ctrl/clkdiv/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/clkdiv/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.560     1.443    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X57Y30         FDRE                                         r  ctrl/clkdiv/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  ctrl/clkdiv/counter_reg[19]/Q
                         net (fo=2, routed)           0.120     1.704    ctrl/clkdiv/counter_reg[19]
    SLICE_X57Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  ctrl/clkdiv/counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.812    ctrl/clkdiv/counter_reg[16]_i_1__0_n_4
    SLICE_X57Y30         FDRE                                         r  ctrl/clkdiv/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.827     1.954    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X57Y30         FDRE                                         r  ctrl/clkdiv/counter_reg[19]/C
                         clock pessimism             -0.511     1.443    
    SLICE_X57Y30         FDRE (Hold_fdre_C_D)         0.105     1.548    ctrl/clkdiv/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ctrl/clkdiv/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/clkdiv/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.561     1.444    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X57Y31         FDRE                                         r  ctrl/clkdiv/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y31         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  ctrl/clkdiv/counter_reg[23]/Q
                         net (fo=2, routed)           0.120     1.705    ctrl/clkdiv/counter_reg[23]
    SLICE_X57Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  ctrl/clkdiv/counter_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.813    ctrl/clkdiv/counter_reg[20]_i_1__0_n_4
    SLICE_X57Y31         FDRE                                         r  ctrl/clkdiv/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.828     1.955    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X57Y31         FDRE                                         r  ctrl/clkdiv/counter_reg[23]/C
                         clock pessimism             -0.511     1.444    
    SLICE_X57Y31         FDRE (Hold_fdre_C_D)         0.105     1.549    ctrl/clkdiv/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ctrl/clkdiv/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/clkdiv/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.560     1.443    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X57Y30         FDRE                                         r  ctrl/clkdiv/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  ctrl/clkdiv/counter_reg[16]/Q
                         net (fo=2, routed)           0.117     1.701    ctrl/clkdiv/counter_reg[16]
    SLICE_X57Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.816 r  ctrl/clkdiv/counter_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.816    ctrl/clkdiv/counter_reg[16]_i_1__0_n_7
    SLICE_X57Y30         FDRE                                         r  ctrl/clkdiv/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.827     1.954    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X57Y30         FDRE                                         r  ctrl/clkdiv/counter_reg[16]/C
                         clock pessimism             -0.511     1.443    
    SLICE_X57Y30         FDRE (Hold_fdre_C_D)         0.105     1.548    ctrl/clkdiv/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ctrl/clkdiv/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/clkdiv/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.559     1.442    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X57Y29         FDRE                                         r  ctrl/clkdiv/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  ctrl/clkdiv/counter_reg[12]/Q
                         net (fo=2, routed)           0.117     1.700    ctrl/clkdiv/counter_reg[12]
    SLICE_X57Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.815 r  ctrl/clkdiv/counter_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.815    ctrl/clkdiv/counter_reg[12]_i_1__0_n_7
    SLICE_X57Y29         FDRE                                         r  ctrl/clkdiv/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.826     1.953    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X57Y29         FDRE                                         r  ctrl/clkdiv/counter_reg[12]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X57Y29         FDRE (Hold_fdre_C_D)         0.105     1.547    ctrl/clkdiv/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ctrl/clkdiv/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/clkdiv/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.562     1.445    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X57Y32         FDRE                                         r  ctrl/clkdiv/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  ctrl/clkdiv/counter_reg[24]/Q
                         net (fo=2, routed)           0.117     1.703    ctrl/clkdiv/counter_reg[24]
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.818 r  ctrl/clkdiv/counter_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.818    ctrl/clkdiv/counter_reg[24]_i_1__0_n_7
    SLICE_X57Y32         FDRE                                         r  ctrl/clkdiv/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.829     1.956    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X57Y32         FDRE                                         r  ctrl/clkdiv/counter_reg[24]/C
                         clock pessimism             -0.511     1.445    
    SLICE_X57Y32         FDRE (Hold_fdre_C_D)         0.105     1.550    ctrl/clkdiv/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ctrl/clkdiv/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/clkdiv/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.561     1.444    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X57Y31         FDRE                                         r  ctrl/clkdiv/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y31         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  ctrl/clkdiv/counter_reg[20]/Q
                         net (fo=2, routed)           0.117     1.702    ctrl/clkdiv/counter_reg[20]
    SLICE_X57Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.817 r  ctrl/clkdiv/counter_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.817    ctrl/clkdiv/counter_reg[20]_i_1__0_n_7
    SLICE_X57Y31         FDRE                                         r  ctrl/clkdiv/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.828     1.955    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X57Y31         FDRE                                         r  ctrl/clkdiv/counter_reg[20]/C
                         clock pessimism             -0.511     1.444    
    SLICE_X57Y31         FDRE (Hold_fdre_C_D)         0.105     1.549    ctrl/clkdiv/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y26   ctrl/clkdiv/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y28   ctrl/clkdiv/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y28   ctrl/clkdiv/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y29   ctrl/clkdiv/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y29   ctrl/clkdiv/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y29   ctrl/clkdiv/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y29   ctrl/clkdiv/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y30   ctrl/clkdiv/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y30   ctrl/clkdiv/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   seg/div/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   seg/div/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   seg/div/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   seg/div/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   seg/div/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   seg/div/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   seg/div/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   seg/div/counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y26   ctrl/clkdiv/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y26   ctrl/clkdiv/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y28   ctrl/clkdiv/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y28   ctrl/clkdiv/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y29   ctrl/clkdiv/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y29   ctrl/clkdiv/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y29   ctrl/clkdiv/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y29   ctrl/clkdiv/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y30   ctrl/clkdiv/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y30   ctrl/clkdiv/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y30   ctrl/clkdiv/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y30   ctrl/clkdiv/counter_reg[19]/C



