/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [14:0] _01_;
  wire [3:0] _02_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [8:0] celloutsig_0_16z;
  wire [23:0] celloutsig_0_18z;
  wire [8:0] celloutsig_0_1z;
  wire [10:0] celloutsig_0_22z;
  wire [2:0] celloutsig_0_24z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_37z;
  wire [13:0] celloutsig_0_3z;
  wire [9:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire [6:0] celloutsig_1_15z;
  wire [10:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_54z = !(celloutsig_0_15z ? celloutsig_0_6z : in_data[23]);
  assign celloutsig_1_4z = !(celloutsig_1_2z ? celloutsig_1_0z[0] : celloutsig_1_0z[0]);
  assign celloutsig_1_5z = !(celloutsig_1_1z[0] ? celloutsig_1_4z : celloutsig_1_2z);
  assign celloutsig_0_8z = !(in_data[76] ? celloutsig_0_6z : celloutsig_0_6z);
  assign celloutsig_0_12z = !(celloutsig_0_0z ? celloutsig_0_1z[7] : in_data[24]);
  assign celloutsig_0_15z = ~((in_data[19] | celloutsig_0_6z) & celloutsig_0_3z[3]);
  assign celloutsig_0_4z = celloutsig_0_0z | ~(in_data[63]);
  assign celloutsig_0_5z = celloutsig_0_3z[7] | ~(celloutsig_0_3z[13]);
  assign celloutsig_0_6z = celloutsig_0_5z | ~(celloutsig_0_3z[13]);
  assign celloutsig_1_2z = in_data[113] | ~(in_data[153]);
  assign celloutsig_0_28z = _00_ | ~(celloutsig_0_6z);
  assign celloutsig_0_14z = celloutsig_0_6z | in_data[88];
  reg [9:0] _15_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _15_ <= 10'h000;
    else _15_ <= celloutsig_0_48z;
  assign out_data[41:32] = _15_;
  always_ff @(negedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _01_ <= 15'h0000;
    else _01_ <= in_data[174:160];
  reg [3:0] _17_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _17_ <= 4'h0;
    else _17_ <= celloutsig_0_11z[4:1];
  assign { _02_[3:1], _00_ } = _17_;
  assign celloutsig_0_9z = { celloutsig_0_1z[8:5], celloutsig_0_8z } & celloutsig_0_1z[5:1];
  assign celloutsig_1_6z = { celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_1z } == { celloutsig_1_0z[2:0], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_1_7z = _01_[12:4] == { celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_37z = { celloutsig_0_22z[5:0], celloutsig_0_28z } === { celloutsig_0_16z[7:2], celloutsig_0_15z };
  assign celloutsig_1_10z = in_data[114:111] >= { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_0z = in_data[7] & ~(in_data[24]);
  assign celloutsig_0_48z = { celloutsig_0_1z[8:4], celloutsig_0_24z, celloutsig_0_8z, celloutsig_0_37z } % { 1'h1, celloutsig_0_18z[22:14] };
  assign celloutsig_1_0z = in_data[105:100] % { 1'h1, in_data[181:177] };
  assign celloutsig_0_10z = celloutsig_0_9z[4:2] % { 1'h1, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_11z = { celloutsig_0_1z[5:1], celloutsig_0_0z, celloutsig_0_5z } % { 1'h1, celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_0_24z = { celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_14z } % { 1'h1, celloutsig_0_22z[9:8] };
  assign celloutsig_1_15z = { celloutsig_1_0z, celloutsig_1_2z } * _01_[8:2];
  assign celloutsig_1_11z[7:1] = celloutsig_1_4z ? { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_5z } : { _01_[4:1], celloutsig_1_1z };
  assign celloutsig_1_9z = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_5z } != { in_data[157:132], celloutsig_1_1z };
  assign celloutsig_1_19z = - celloutsig_1_11z[5:2];
  assign celloutsig_0_3z = - { in_data[27:17], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_1z = ~ { in_data[54:47], celloutsig_0_0z };
  assign celloutsig_0_2z = | { in_data[35:30], celloutsig_0_0z };
  assign celloutsig_1_8z = { celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z } >> { _01_[10:7], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_1z = in_data[184:182] << celloutsig_1_0z[4:2];
  assign celloutsig_0_7z = { celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_0z } >>> { celloutsig_0_3z[8], celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_1_18z = { celloutsig_1_1z[0], celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_15z, celloutsig_1_10z } - _01_[10:0];
  assign celloutsig_0_22z = celloutsig_0_18z[14:4] - { celloutsig_0_9z[4:2], celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_0_13z = { celloutsig_0_9z[1:0], celloutsig_0_12z, celloutsig_0_10z } ~^ { celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_0_16z = { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_11z } ^ { celloutsig_0_13z[2:1], celloutsig_0_13z, celloutsig_0_8z };
  assign celloutsig_0_18z = { celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_11z } ^ { celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z };
  assign _02_[0] = _00_;
  assign celloutsig_1_11z[0] = celloutsig_1_2z;
  assign { out_data[138:128], out_data[99:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_54z };
endmodule
