[[header]]
:description: RISC-V Matrix Specification Proposal
:company: RISC-V.org
:revdate: 12/2024
:revnumber: 0.6.0
:revremark: This document is in development.
:url-riscv: http://riscv.org
:doctype: book
:preface-title: Preamble
:colophon:
:appendix-caption: Appendix
:imagesdir: images
:title-logo-image: image:risc-v_logo.svg[pdfwidth=3.25in,align=center]
// Settings:
:experimental:
:reproducible:
// needs to be changed? bug discussion started
//:WaveDromEditorApp: app/wavedrom-editor.app
:imagesoutdir: images
:bibtex-file: example.bib
:bibtex-order: alphabetical
:bibtex-style: apa
:icons: font
:lang: en
:listing-caption: Listing
:sectnums:
:toc: left
:toclevels: 4
:source-highlighter: pygments
ifdef::backend-pdf[]
:source-highlighter: coderay
endif::[]
:data-uri:
:hide-uri-scheme:
:stem: latexmath
:footnote:
:xrefstyle: short


= RISC-V Matrix Specification Proposal
// Stream Computing

// Preamble
[WARNING]
.This document is in the link:http://riscv.org/spec-state[Development state]
====
Assume everything can change. This draft specification will change before
being accepted as standard, so implementations made to this draft
specification will likely not conform to the future standard.
====

[preface]
== Copyright and license information
//This specification is licensed under the Creative Commons
//Attribution 4.0 International License (CC-BY 4.0). The full
//license text is available at
//https://creativecommons.org/licenses/by/4.0/.

//Copyright Â© 2022-2024 Stream Computing Inc.

[preface]
include::contributors.adoc[]

include::body.adoc[]
include::extensions.adoc[]
include::mem_model.adoc[]
include::instruction_list.adoc[]
//include::inst-list.adoc[]
//the index must precede the bibliography
//include::index.adoc[]
//include::bibliography.adoc[]
