-- generated by newgenasym Fri Jun 18 17:55:19 2004

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity \qse-20\ is
    port (    
	\1\:       INOUT  STD_LOGIC);
end \qse-20\;
