// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module IDCT8_IDCT8B32_Pipeline_VITIS_LOOP_73_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        dst_0,
        dst_0_ap_vld,
        dst_31,
        dst_31_ap_vld,
        dst_30,
        dst_30_ap_vld,
        dst_29,
        dst_29_ap_vld,
        dst_28,
        dst_28_ap_vld,
        dst_27,
        dst_27_ap_vld,
        dst_26,
        dst_26_ap_vld,
        dst_25,
        dst_25_ap_vld,
        dst_24,
        dst_24_ap_vld,
        dst_23,
        dst_23_ap_vld,
        dst_22,
        dst_22_ap_vld,
        dst_21,
        dst_21_ap_vld,
        dst_20,
        dst_20_ap_vld,
        dst_19,
        dst_19_ap_vld,
        dst_18,
        dst_18_ap_vld,
        dst_17,
        dst_17_ap_vld,
        dst_16,
        dst_16_ap_vld,
        dst_15,
        dst_15_ap_vld,
        dst_14,
        dst_14_ap_vld,
        dst_13,
        dst_13_ap_vld,
        dst_12,
        dst_12_ap_vld,
        dst_11,
        dst_11_ap_vld,
        dst_10,
        dst_10_ap_vld,
        dst_9,
        dst_9_ap_vld,
        dst_8,
        dst_8_ap_vld,
        dst_7,
        dst_7_ap_vld,
        dst_6,
        dst_6_ap_vld,
        dst_5,
        dst_5_ap_vld,
        dst_4,
        dst_4_ap_vld,
        dst_3,
        dst_3_ap_vld,
        dst_2,
        dst_2_ap_vld,
        dst_1,
        dst_1_ap_vld,
        src_0_val,
        src_1_val,
        src_2_val,
        src_3_val,
        src_4_val,
        src_5_val,
        src_6_val,
        src_7_val,
        src_8_val,
        src_9_val,
        src_10_val,
        src_11_val,
        src_12_val,
        src_13_val,
        src_14_val,
        src_15_val,
        src_16_val,
        src_17_val,
        src_18_val,
        src_19_val,
        src_20_val,
        src_21_val,
        src_22_val,
        src_23_val,
        src_24_val,
        src_25_val,
        src_26_val,
        src_27_val,
        src_28_val,
        src_29_val,
        src_30_val,
        src_31_val,
        conv3_i12_i_i,
        sh_prom_i9_i_i,
        sh_prom_i_i_i,
        empty_36,
        oMin,
        oMax,
        empty_37,
        cutoff,
        empty_38,
        empty_39,
        empty_40,
        empty
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] dst_0;
output   dst_0_ap_vld;
output  [31:0] dst_31;
output   dst_31_ap_vld;
output  [31:0] dst_30;
output   dst_30_ap_vld;
output  [31:0] dst_29;
output   dst_29_ap_vld;
output  [31:0] dst_28;
output   dst_28_ap_vld;
output  [31:0] dst_27;
output   dst_27_ap_vld;
output  [31:0] dst_26;
output   dst_26_ap_vld;
output  [31:0] dst_25;
output   dst_25_ap_vld;
output  [31:0] dst_24;
output   dst_24_ap_vld;
output  [31:0] dst_23;
output   dst_23_ap_vld;
output  [31:0] dst_22;
output   dst_22_ap_vld;
output  [31:0] dst_21;
output   dst_21_ap_vld;
output  [31:0] dst_20;
output   dst_20_ap_vld;
output  [31:0] dst_19;
output   dst_19_ap_vld;
output  [31:0] dst_18;
output   dst_18_ap_vld;
output  [31:0] dst_17;
output   dst_17_ap_vld;
output  [31:0] dst_16;
output   dst_16_ap_vld;
output  [31:0] dst_15;
output   dst_15_ap_vld;
output  [31:0] dst_14;
output   dst_14_ap_vld;
output  [31:0] dst_13;
output   dst_13_ap_vld;
output  [31:0] dst_12;
output   dst_12_ap_vld;
output  [31:0] dst_11;
output   dst_11_ap_vld;
output  [31:0] dst_10;
output   dst_10_ap_vld;
output  [31:0] dst_9;
output   dst_9_ap_vld;
output  [31:0] dst_8;
output   dst_8_ap_vld;
output  [31:0] dst_7;
output   dst_7_ap_vld;
output  [31:0] dst_6;
output   dst_6_ap_vld;
output  [31:0] dst_5;
output   dst_5_ap_vld;
output  [31:0] dst_4;
output   dst_4_ap_vld;
output  [31:0] dst_3;
output   dst_3_ap_vld;
output  [31:0] dst_2;
output   dst_2_ap_vld;
output  [31:0] dst_1;
output   dst_1_ap_vld;
input  [31:0] src_0_val;
input  [31:0] src_1_val;
input  [31:0] src_2_val;
input  [31:0] src_3_val;
input  [31:0] src_4_val;
input  [31:0] src_5_val;
input  [31:0] src_6_val;
input  [31:0] src_7_val;
input  [31:0] src_8_val;
input  [31:0] src_9_val;
input  [31:0] src_10_val;
input  [31:0] src_11_val;
input  [31:0] src_12_val;
input  [31:0] src_13_val;
input  [31:0] src_14_val;
input  [31:0] src_15_val;
input  [31:0] src_16_val;
input  [31:0] src_17_val;
input  [31:0] src_18_val;
input  [31:0] src_19_val;
input  [31:0] src_20_val;
input  [31:0] src_21_val;
input  [31:0] src_22_val;
input  [31:0] src_23_val;
input  [31:0] src_24_val;
input  [31:0] src_25_val;
input  [31:0] src_26_val;
input  [31:0] src_27_val;
input  [31:0] src_28_val;
input  [31:0] src_29_val;
input  [31:0] src_30_val;
input  [31:0] src_31_val;
input  [31:0] conv3_i12_i_i;
input  [31:0] sh_prom_i9_i_i;
input  [31:0] sh_prom_i_i_i;
input  [0:0] empty_36;
input  [31:0] oMin;
input  [31:0] oMax;
input  [26:0] empty_37;
input  [31:0] cutoff;
input  [27:0] empty_38;
input  [28:0] empty_39;
input  [29:0] empty_40;
input  [30:0] empty;

reg ap_idle;
reg dst_0_ap_vld;
reg dst_31_ap_vld;
reg dst_30_ap_vld;
reg dst_29_ap_vld;
reg dst_28_ap_vld;
reg dst_27_ap_vld;
reg dst_26_ap_vld;
reg dst_25_ap_vld;
reg dst_24_ap_vld;
reg dst_23_ap_vld;
reg dst_22_ap_vld;
reg dst_21_ap_vld;
reg dst_20_ap_vld;
reg dst_19_ap_vld;
reg dst_18_ap_vld;
reg dst_17_ap_vld;
reg dst_16_ap_vld;
reg dst_15_ap_vld;
reg dst_14_ap_vld;
reg dst_13_ap_vld;
reg dst_12_ap_vld;
reg dst_11_ap_vld;
reg dst_10_ap_vld;
reg dst_9_ap_vld;
reg dst_8_ap_vld;
reg dst_7_ap_vld;
reg dst_6_ap_vld;
reg dst_5_ap_vld;
reg dst_4_ap_vld;
reg dst_3_ap_vld;
reg dst_2_ap_vld;
reg dst_1_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln73_fu_1636_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [4:0] p_ZL8idct8_32_0_address0;
wire   [6:0] p_ZL8idct8_32_0_q0;
wire   [4:0] p_ZL8idct8_32_1_address0;
wire   [7:0] p_ZL8idct8_32_1_q0;
wire   [4:0] p_ZL8idct8_32_2_address0;
wire   [7:0] p_ZL8idct8_32_2_q0;
wire   [4:0] p_ZL8idct8_32_3_address0;
wire   [7:0] p_ZL8idct8_32_3_q0;
wire   [4:0] p_ZL8idct8_32_4_address0;
wire   [7:0] p_ZL8idct8_32_4_q0;
wire   [4:0] p_ZL8idct8_32_5_address0;
wire   [7:0] p_ZL8idct8_32_5_q0;
wire   [4:0] p_ZL8idct8_32_6_address0;
wire   [7:0] p_ZL8idct8_32_6_q0;
wire   [4:0] p_ZL8idct8_32_7_address0;
wire   [7:0] p_ZL8idct8_32_7_q0;
wire   [4:0] p_ZL8idct8_32_8_address0;
wire   [7:0] p_ZL8idct8_32_8_q0;
wire   [4:0] p_ZL8idct8_32_9_address0;
wire   [7:0] p_ZL8idct8_32_9_q0;
wire   [4:0] p_ZL8idct8_32_10_address0;
wire   [7:0] p_ZL8idct8_32_10_q0;
wire   [4:0] p_ZL8idct8_32_11_address0;
wire   [7:0] p_ZL8idct8_32_11_q0;
wire   [4:0] p_ZL8idct8_32_12_address0;
wire   [7:0] p_ZL8idct8_32_12_q0;
wire   [4:0] p_ZL8idct8_32_13_address0;
wire   [7:0] p_ZL8idct8_32_13_q0;
wire   [4:0] p_ZL8idct8_32_14_address0;
wire   [7:0] p_ZL8idct8_32_14_q0;
wire   [4:0] p_ZL8idct8_32_15_address0;
wire   [7:0] p_ZL8idct8_32_15_q0;
wire   [4:0] p_ZL8idct8_32_16_address0;
wire   [7:0] p_ZL8idct8_32_16_q0;
wire   [4:0] p_ZL8idct8_32_17_address0;
wire   [7:0] p_ZL8idct8_32_17_q0;
wire   [4:0] p_ZL8idct8_32_18_address0;
wire   [7:0] p_ZL8idct8_32_18_q0;
wire   [4:0] p_ZL8idct8_32_19_address0;
wire   [7:0] p_ZL8idct8_32_19_q0;
wire   [4:0] p_ZL8idct8_32_20_address0;
wire   [7:0] p_ZL8idct8_32_20_q0;
wire   [4:0] p_ZL8idct8_32_21_address0;
wire   [7:0] p_ZL8idct8_32_21_q0;
wire   [4:0] p_ZL8idct8_32_22_address0;
wire   [7:0] p_ZL8idct8_32_22_q0;
wire   [4:0] p_ZL8idct8_32_23_address0;
wire   [7:0] p_ZL8idct8_32_23_q0;
wire   [4:0] p_ZL8idct8_32_24_address0;
wire   [7:0] p_ZL8idct8_32_24_q0;
wire   [4:0] p_ZL8idct8_32_25_address0;
wire   [7:0] p_ZL8idct8_32_25_q0;
wire   [4:0] p_ZL8idct8_32_26_address0;
wire   [7:0] p_ZL8idct8_32_26_q0;
wire   [4:0] p_ZL8idct8_32_27_address0;
wire   [7:0] p_ZL8idct8_32_27_q0;
wire   [4:0] p_ZL8idct8_32_28_address0;
wire   [7:0] p_ZL8idct8_32_28_q0;
wire   [4:0] p_ZL8idct8_32_29_address0;
wire   [7:0] p_ZL8idct8_32_29_q0;
wire   [4:0] p_ZL8idct8_32_30_address0;
wire   [7:0] p_ZL8idct8_32_30_q0;
wire   [4:0] p_ZL8idct8_32_31_address0;
wire   [7:0] p_ZL8idct8_32_31_q0;
wire    ap_block_pp0_stage0_11001;
wire   [32:0] sh_prom_i_i_i_cast_fu_1418_p1;
reg   [32:0] sh_prom_i_i_i_cast_reg_2801;
wire   [32:0] sh_prom_i9_i_i_cast_fu_1422_p1;
reg   [32:0] sh_prom_i9_i_i_cast_reg_2806;
wire  signed [32:0] conv3_i12_i_i_cast_fu_1426_p1;
reg  signed [32:0] conv3_i12_i_i_cast_reg_2811;
wire   [0:0] icmp200_fu_1430_p2;
reg   [0:0] icmp200_reg_2816;
wire   [0:0] cmp_i_i_30_fu_1436_p2;
reg   [0:0] cmp_i_i_30_reg_2821;
wire   [0:0] cmp_i_i_29_fu_1442_p2;
reg   [0:0] cmp_i_i_29_reg_2826;
wire   [0:0] cmp_i_i_28_fu_1448_p2;
reg   [0:0] cmp_i_i_28_reg_2831;
wire   [0:0] cmp_i_i_27_fu_1454_p2;
reg   [0:0] cmp_i_i_27_reg_2836;
wire   [0:0] cmp_i_i_26_fu_1460_p2;
reg   [0:0] cmp_i_i_26_reg_2841;
wire   [0:0] cmp_i_i_25_fu_1466_p2;
reg   [0:0] cmp_i_i_25_reg_2846;
wire   [0:0] cmp_i_i_24_fu_1472_p2;
reg   [0:0] cmp_i_i_24_reg_2851;
wire   [0:0] cmp_i_i_23_fu_1478_p2;
reg   [0:0] cmp_i_i_23_reg_2856;
wire   [0:0] cmp_i_i_22_fu_1484_p2;
reg   [0:0] cmp_i_i_22_reg_2861;
wire   [0:0] cmp_i_i_21_fu_1490_p2;
reg   [0:0] cmp_i_i_21_reg_2866;
wire   [0:0] cmp_i_i_20_fu_1496_p2;
reg   [0:0] cmp_i_i_20_reg_2871;
wire   [0:0] cmp_i_i_19_fu_1502_p2;
reg   [0:0] cmp_i_i_19_reg_2876;
wire   [0:0] cmp_i_i_18_fu_1508_p2;
reg   [0:0] cmp_i_i_18_reg_2881;
wire   [0:0] cmp_i_i_17_fu_1514_p2;
reg   [0:0] cmp_i_i_17_reg_2886;
wire   [0:0] cmp_i_i_16_fu_1520_p2;
reg   [0:0] cmp_i_i_16_reg_2891;
wire   [0:0] icmp197_fu_1526_p2;
reg   [0:0] icmp197_reg_2896;
wire   [0:0] cmp_i_i_14_fu_1532_p2;
reg   [0:0] cmp_i_i_14_reg_2901;
wire   [0:0] cmp_i_i_13_fu_1538_p2;
reg   [0:0] cmp_i_i_13_reg_2906;
wire   [0:0] cmp_i_i_12_fu_1544_p2;
reg   [0:0] cmp_i_i_12_reg_2911;
wire   [0:0] cmp_i_i_11_fu_1550_p2;
reg   [0:0] cmp_i_i_11_reg_2916;
wire   [0:0] cmp_i_i_10_fu_1556_p2;
reg   [0:0] cmp_i_i_10_reg_2921;
wire   [0:0] cmp_i_i_9_fu_1562_p2;
reg   [0:0] cmp_i_i_9_reg_2926;
wire   [0:0] cmp_i_i_8_fu_1568_p2;
reg   [0:0] cmp_i_i_8_reg_2931;
wire   [0:0] icmp194_fu_1574_p2;
reg   [0:0] icmp194_reg_2936;
wire   [0:0] cmp_i_i_6_fu_1580_p2;
reg   [0:0] cmp_i_i_6_reg_2941;
wire   [0:0] cmp_i_i_5_fu_1586_p2;
reg   [0:0] cmp_i_i_5_reg_2946;
wire   [0:0] cmp_i_i_4_fu_1592_p2;
reg   [0:0] cmp_i_i_4_reg_2951;
wire   [0:0] icmp191_fu_1598_p2;
reg   [0:0] icmp191_reg_2956;
wire   [0:0] cmp_i_i_2_fu_1604_p2;
reg   [0:0] cmp_i_i_2_reg_2961;
wire   [0:0] icmp_fu_1610_p2;
reg   [0:0] icmp_reg_2966;
wire   [0:0] cmp_i_i_fu_1616_p2;
reg   [0:0] cmp_i_i_reg_2971;
wire   [63:0] zext_ln73_fu_1642_p1;
reg   [63:0] zext_ln73_reg_2980;
reg   [63:0] zext_ln73_reg_2980_pp0_iter1_reg;
reg   [63:0] zext_ln73_reg_2980_pp0_iter2_reg;
reg   [63:0] zext_ln73_reg_2980_pp0_iter3_reg;
reg   [63:0] zext_ln73_reg_2980_pp0_iter4_reg;
reg   [63:0] zext_ln73_reg_2980_pp0_iter5_reg;
reg   [63:0] zext_ln73_reg_2980_pp0_iter6_reg;
reg   [63:0] zext_ln73_reg_2980_pp0_iter7_reg;
reg   [63:0] zext_ln73_reg_2980_pp0_iter8_reg;
reg   [63:0] zext_ln73_reg_2980_pp0_iter9_reg;
reg   [63:0] zext_ln73_reg_2980_pp0_iter10_reg;
reg   [63:0] zext_ln73_reg_2980_pp0_iter11_reg;
reg   [63:0] zext_ln73_reg_2980_pp0_iter12_reg;
reg   [63:0] zext_ln73_reg_2980_pp0_iter13_reg;
reg   [63:0] zext_ln73_reg_2980_pp0_iter14_reg;
wire   [4:0] trunc_ln73_fu_1648_p1;
reg   [4:0] trunc_ln73_reg_3014;
reg   [4:0] trunc_ln73_reg_3014_pp0_iter1_reg;
reg   [4:0] trunc_ln73_reg_3014_pp0_iter2_reg;
reg   [4:0] trunc_ln73_reg_3014_pp0_iter3_reg;
reg   [4:0] trunc_ln73_reg_3014_pp0_iter4_reg;
reg   [4:0] trunc_ln73_reg_3014_pp0_iter5_reg;
reg   [4:0] trunc_ln73_reg_3014_pp0_iter6_reg;
reg   [4:0] trunc_ln73_reg_3014_pp0_iter7_reg;
reg   [4:0] trunc_ln73_reg_3014_pp0_iter8_reg;
reg   [4:0] trunc_ln73_reg_3014_pp0_iter9_reg;
reg   [4:0] trunc_ln73_reg_3014_pp0_iter10_reg;
reg   [4:0] trunc_ln73_reg_3014_pp0_iter11_reg;
reg   [4:0] trunc_ln73_reg_3014_pp0_iter12_reg;
reg   [4:0] trunc_ln73_reg_3014_pp0_iter13_reg;
reg   [4:0] trunc_ln73_reg_3014_pp0_iter14_reg;
reg   [4:0] trunc_ln73_reg_3014_pp0_iter15_reg;
reg   [4:0] trunc_ln73_reg_3014_pp0_iter16_reg;
reg   [4:0] trunc_ln73_reg_3014_pp0_iter17_reg;
reg   [4:0] trunc_ln73_reg_3014_pp0_iter18_reg;
reg   [4:0] trunc_ln73_reg_3014_pp0_iter19_reg;
reg   [4:0] trunc_ln73_reg_3014_pp0_iter20_reg;
reg   [4:0] trunc_ln73_reg_3014_pp0_iter21_reg;
reg   [4:0] trunc_ln73_reg_3014_pp0_iter22_reg;
reg   [4:0] trunc_ln73_reg_3014_pp0_iter23_reg;
wire   [31:0] zext_ln83_fu_1665_p1;
wire  signed [31:0] sext_ln83_fu_1676_p1;
wire  signed [31:0] sext_ln83_1_fu_1695_p1;
wire  signed [31:0] sext_ln83_2_fu_1706_p1;
wire   [31:0] sum_18_fu_1734_p3;
reg   [31:0] sum_18_reg_3067;
wire  signed [31:0] sext_ln83_3_fu_1741_p1;
wire   [31:0] sum_20_fu_1765_p3;
reg   [31:0] sum_20_reg_3089;
wire   [31:0] sum_21_fu_1771_p2;
reg   [31:0] sum_21_reg_3094;
wire  signed [31:0] sext_ln83_4_fu_1777_p1;
wire  signed [31:0] sext_ln83_5_fu_1788_p1;
wire   [31:0] sum_24_fu_1814_p3;
reg   [31:0] sum_24_reg_3116;
wire  signed [31:0] sext_ln83_6_fu_1821_p1;
wire   [31:0] sum_26_fu_1845_p3;
reg   [31:0] sum_26_reg_3138;
wire   [31:0] sum_27_fu_1851_p2;
reg   [31:0] sum_27_reg_3143;
wire  signed [31:0] sext_ln83_7_fu_1857_p1;
wire  signed [31:0] sext_ln83_8_fu_1868_p1;
wire   [31:0] sum_30_fu_1894_p3;
reg   [31:0] sum_30_reg_3165;
wire  signed [31:0] sext_ln83_9_fu_1901_p1;
wire   [31:0] sum_32_fu_1925_p3;
reg   [31:0] sum_32_reg_3187;
wire   [31:0] sum_33_fu_1931_p2;
reg   [31:0] sum_33_reg_3192;
wire  signed [31:0] sext_ln83_10_fu_1937_p1;
wire  signed [31:0] sext_ln83_11_fu_1948_p1;
wire   [31:0] sum_36_fu_1974_p3;
reg   [31:0] sum_36_reg_3214;
wire  signed [31:0] sext_ln83_12_fu_1981_p1;
wire   [31:0] sum_38_fu_2005_p3;
reg   [31:0] sum_38_reg_3236;
wire   [31:0] sum_39_fu_2011_p2;
reg   [31:0] sum_39_reg_3241;
wire  signed [31:0] sext_ln83_13_fu_2017_p1;
wire  signed [31:0] sext_ln83_14_fu_2028_p1;
wire   [31:0] sum_42_fu_2054_p3;
reg   [31:0] sum_42_reg_3263;
wire  signed [31:0] sext_ln83_15_fu_2061_p1;
wire   [31:0] sum_44_fu_2085_p3;
reg   [31:0] sum_44_reg_3285;
wire   [31:0] sum_45_fu_2091_p2;
reg   [31:0] sum_45_reg_3290;
wire  signed [31:0] sext_ln83_16_fu_2097_p1;
wire  signed [31:0] sext_ln83_17_fu_2108_p1;
wire   [31:0] sum_48_fu_2134_p3;
reg   [31:0] sum_48_reg_3312;
wire  signed [31:0] sext_ln83_18_fu_2141_p1;
wire   [31:0] sum_50_fu_2165_p3;
reg   [31:0] sum_50_reg_3334;
wire   [31:0] sum_51_fu_2171_p2;
reg   [31:0] sum_51_reg_3339;
wire  signed [31:0] sext_ln83_19_fu_2177_p1;
wire  signed [31:0] sext_ln83_20_fu_2188_p1;
wire   [31:0] sum_54_fu_2214_p3;
reg   [31:0] sum_54_reg_3361;
wire  signed [31:0] sext_ln83_21_fu_2221_p1;
wire   [31:0] sum_56_fu_2273_p3;
reg   [31:0] sum_56_reg_3418;
wire   [31:0] sum_57_fu_2279_p2;
reg   [31:0] sum_57_reg_3423;
wire  signed [31:0] sext_ln83_22_fu_2285_p1;
wire  signed [31:0] sext_ln83_23_fu_2296_p1;
reg   [7:0] p_ZL8idct8_32_25_load_reg_3440;
reg   [7:0] p_ZL8idct8_32_26_load_reg_3445;
reg   [7:0] p_ZL8idct8_32_26_load_reg_3445_pp0_iter17_reg;
reg   [7:0] p_ZL8idct8_32_27_load_reg_3450;
reg   [7:0] p_ZL8idct8_32_27_load_reg_3450_pp0_iter17_reg;
reg   [7:0] p_ZL8idct8_32_28_load_reg_3455;
reg   [7:0] p_ZL8idct8_32_28_load_reg_3455_pp0_iter17_reg;
reg   [7:0] p_ZL8idct8_32_28_load_reg_3455_pp0_iter18_reg;
reg   [7:0] p_ZL8idct8_32_29_load_reg_3460;
reg   [7:0] p_ZL8idct8_32_29_load_reg_3460_pp0_iter17_reg;
reg   [7:0] p_ZL8idct8_32_29_load_reg_3460_pp0_iter18_reg;
reg   [7:0] p_ZL8idct8_32_29_load_reg_3460_pp0_iter19_reg;
reg   [7:0] p_ZL8idct8_32_30_load_reg_3465;
reg   [7:0] p_ZL8idct8_32_30_load_reg_3465_pp0_iter17_reg;
reg   [7:0] p_ZL8idct8_32_30_load_reg_3465_pp0_iter18_reg;
reg   [7:0] p_ZL8idct8_32_30_load_reg_3465_pp0_iter19_reg;
reg   [7:0] p_ZL8idct8_32_31_load_reg_3470;
reg   [7:0] p_ZL8idct8_32_31_load_reg_3470_pp0_iter17_reg;
reg   [7:0] p_ZL8idct8_32_31_load_reg_3470_pp0_iter18_reg;
reg   [7:0] p_ZL8idct8_32_31_load_reg_3470_pp0_iter19_reg;
reg   [7:0] p_ZL8idct8_32_31_load_reg_3470_pp0_iter20_reg;
wire   [31:0] sum_60_fu_2318_p3;
reg   [31:0] sum_60_reg_3475;
wire  signed [31:0] sext_ln83_24_fu_2325_p1;
wire   [31:0] sum_62_fu_2340_p3;
reg   [31:0] sum_62_reg_3487;
wire   [31:0] sum_63_fu_2346_p2;
reg   [31:0] sum_63_reg_3492;
wire  signed [31:0] sext_ln83_25_fu_2352_p1;
wire  signed [31:0] sext_ln83_26_fu_2362_p1;
wire   [31:0] sum_66_fu_2383_p3;
reg   [31:0] sum_66_reg_3509;
wire  signed [31:0] sext_ln83_27_fu_2390_p1;
wire   [31:0] sum_68_fu_2405_p3;
reg   [31:0] sum_68_reg_3521;
wire   [31:0] sum_69_fu_2411_p2;
reg   [31:0] sum_69_reg_3526;
wire  signed [31:0] sext_ln83_28_fu_2417_p1;
wire  signed [31:0] sext_ln83_29_fu_2427_p1;
wire   [31:0] sum_72_fu_2448_p3;
reg   [31:0] sum_72_reg_3543;
wire  signed [31:0] sext_ln83_30_fu_2455_p1;
wire   [31:0] sum_74_fu_2470_p3;
reg   [31:0] sum_74_reg_3555;
wire   [31:0] sum_75_fu_2476_p2;
reg   [31:0] sum_75_reg_3560;
wire   [32:0] add_ln87_fu_2504_p2;
reg   [32:0] add_ln87_reg_3565;
wire   [31:0] scaled_fu_2525_p3;
reg   [31:0] scaled_reg_3571;
wire    ap_block_pp0_stage0;
reg   [5:0] j_fu_382;
wire   [5:0] add_ln73_fu_1630_p2;
wire    ap_loop_init;
reg   [5:0] ap_sig_allocacmp_j_2;
wire   [31:0] select_ln8_fu_2546_p3;
wire    ap_block_pp0_stage0_01001;
reg    ap_predicate_pred2051_state26;
reg    ap_predicate_pred2058_state26;
reg    ap_predicate_pred2064_state26;
reg    ap_predicate_pred2070_state26;
reg    ap_predicate_pred2076_state26;
reg    ap_predicate_pred2082_state26;
reg    ap_predicate_pred2088_state26;
reg    ap_predicate_pred2094_state26;
reg    ap_predicate_pred2100_state26;
reg    ap_predicate_pred2106_state26;
reg    ap_predicate_pred2112_state26;
reg    ap_predicate_pred2118_state26;
reg    ap_predicate_pred2124_state26;
reg    ap_predicate_pred2130_state26;
reg    ap_predicate_pred2136_state26;
reg    ap_predicate_pred2142_state26;
reg    ap_predicate_pred2148_state26;
reg    ap_predicate_pred2154_state26;
reg    ap_predicate_pred2160_state26;
reg    ap_predicate_pred2166_state26;
reg    ap_predicate_pred2172_state26;
reg    ap_predicate_pred2178_state26;
reg    ap_predicate_pred2184_state26;
reg    ap_predicate_pred2190_state26;
reg    ap_predicate_pred2196_state26;
reg    ap_predicate_pred2202_state26;
reg    ap_predicate_pred2208_state26;
reg    ap_predicate_pred2214_state26;
reg    ap_predicate_pred2220_state26;
reg    ap_predicate_pred2226_state26;
reg    ap_predicate_pred2232_state26;
reg    ap_predicate_pred2238_state26;
reg    p_ZL8idct8_32_0_ce0_local;
reg    p_ZL8idct8_32_1_ce0_local;
reg    p_ZL8idct8_32_2_ce0_local;
reg    p_ZL8idct8_32_3_ce0_local;
reg    p_ZL8idct8_32_4_ce0_local;
reg    p_ZL8idct8_32_5_ce0_local;
reg    p_ZL8idct8_32_6_ce0_local;
reg    p_ZL8idct8_32_7_ce0_local;
reg    p_ZL8idct8_32_8_ce0_local;
reg    p_ZL8idct8_32_9_ce0_local;
reg    p_ZL8idct8_32_10_ce0_local;
reg    p_ZL8idct8_32_11_ce0_local;
reg    p_ZL8idct8_32_12_ce0_local;
reg    p_ZL8idct8_32_13_ce0_local;
reg    p_ZL8idct8_32_14_ce0_local;
reg    p_ZL8idct8_32_15_ce0_local;
reg    p_ZL8idct8_32_16_ce0_local;
reg    p_ZL8idct8_32_17_ce0_local;
reg    p_ZL8idct8_32_18_ce0_local;
reg    p_ZL8idct8_32_19_ce0_local;
reg    p_ZL8idct8_32_20_ce0_local;
reg    p_ZL8idct8_32_21_ce0_local;
reg    p_ZL8idct8_32_22_ce0_local;
reg    p_ZL8idct8_32_23_ce0_local;
reg    p_ZL8idct8_32_24_ce0_local;
reg    p_ZL8idct8_32_25_ce0_local;
reg    p_ZL8idct8_32_26_ce0_local;
reg    p_ZL8idct8_32_27_ce0_local;
reg    p_ZL8idct8_32_28_ce0_local;
reg    p_ZL8idct8_32_29_ce0_local;
reg    p_ZL8idct8_32_30_ce0_local;
reg    p_ZL8idct8_32_31_ce0_local;
reg   [6:0] grp_fu_1290_p0;
reg  signed [31:0] grp_fu_1290_p1;
reg  signed [7:0] grp_fu_1294_p0;
reg  signed [31:0] grp_fu_1294_p1;
reg  signed [7:0] grp_fu_1298_p0;
reg  signed [31:0] grp_fu_1298_p1;
reg  signed [7:0] grp_fu_1302_p0;
reg  signed [31:0] grp_fu_1302_p1;
reg  signed [7:0] grp_fu_1306_p0;
reg  signed [31:0] grp_fu_1306_p1;
reg  signed [7:0] grp_fu_1310_p0;
reg  signed [31:0] grp_fu_1310_p1;
reg  signed [7:0] grp_fu_1314_p0;
reg  signed [31:0] grp_fu_1314_p1;
reg  signed [7:0] grp_fu_1318_p0;
reg  signed [31:0] grp_fu_1318_p1;
reg  signed [7:0] grp_fu_1322_p0;
reg  signed [31:0] grp_fu_1322_p1;
reg  signed [7:0] grp_fu_1326_p0;
reg  signed [31:0] grp_fu_1326_p1;
reg  signed [7:0] grp_fu_1330_p0;
reg  signed [31:0] grp_fu_1330_p1;
reg  signed [7:0] grp_fu_1334_p0;
reg  signed [31:0] grp_fu_1334_p1;
reg  signed [7:0] grp_fu_1338_p0;
reg  signed [31:0] grp_fu_1338_p1;
reg  signed [7:0] grp_fu_1342_p0;
reg  signed [31:0] grp_fu_1342_p1;
reg  signed [7:0] grp_fu_1346_p0;
reg  signed [31:0] grp_fu_1346_p1;
reg  signed [7:0] grp_fu_1350_p0;
reg  signed [31:0] grp_fu_1350_p1;
reg  signed [7:0] grp_fu_1354_p0;
reg  signed [31:0] grp_fu_1354_p1;
reg  signed [7:0] grp_fu_1358_p0;
reg  signed [31:0] grp_fu_1358_p1;
reg  signed [7:0] grp_fu_1362_p0;
reg  signed [31:0] grp_fu_1362_p1;
reg  signed [7:0] grp_fu_1366_p0;
reg  signed [31:0] grp_fu_1366_p1;
reg  signed [7:0] grp_fu_1370_p0;
reg  signed [31:0] grp_fu_1370_p1;
reg  signed [7:0] grp_fu_1374_p0;
reg  signed [31:0] grp_fu_1374_p1;
reg  signed [7:0] grp_fu_1378_p0;
reg  signed [31:0] grp_fu_1378_p1;
reg  signed [7:0] grp_fu_1382_p0;
reg  signed [31:0] grp_fu_1382_p1;
reg  signed [7:0] grp_fu_1386_p0;
reg  signed [31:0] grp_fu_1386_p1;
reg  signed [7:0] grp_fu_1390_p0;
reg  signed [31:0] grp_fu_1390_p1;
reg  signed [7:0] grp_fu_1394_p0;
reg  signed [31:0] grp_fu_1394_p1;
reg  signed [7:0] grp_fu_1398_p0;
reg  signed [31:0] grp_fu_1398_p1;
reg  signed [7:0] grp_fu_1402_p0;
reg  signed [31:0] grp_fu_1402_p1;
reg  signed [7:0] grp_fu_1406_p0;
reg  signed [31:0] grp_fu_1406_p1;
reg  signed [7:0] grp_fu_1410_p0;
reg  signed [31:0] grp_fu_1410_p1;
reg  signed [7:0] grp_fu_1414_p0;
reg  signed [31:0] grp_fu_1414_p1;
reg   [31:0] grp_fu_1290_p2;
reg   [31:0] grp_fu_1294_p2;
wire   [31:0] sum_16_fu_1721_p3;
wire   [31:0] sum_17_fu_1728_p2;
reg   [31:0] grp_fu_1298_p2;
wire   [31:0] sum_19_fu_1760_p2;
reg   [31:0] grp_fu_1302_p2;
reg   [31:0] grp_fu_1306_p2;
wire   [31:0] sum_22_fu_1803_p3;
wire   [31:0] sum_23_fu_1808_p2;
reg   [31:0] grp_fu_1310_p2;
wire   [31:0] sum_25_fu_1840_p2;
reg   [31:0] grp_fu_1314_p2;
reg   [31:0] grp_fu_1318_p2;
wire   [31:0] sum_28_fu_1883_p3;
wire   [31:0] sum_29_fu_1888_p2;
reg   [31:0] grp_fu_1322_p2;
wire   [31:0] sum_31_fu_1920_p2;
reg   [31:0] grp_fu_1326_p2;
reg   [31:0] grp_fu_1330_p2;
wire   [31:0] sum_34_fu_1963_p3;
wire   [31:0] sum_35_fu_1968_p2;
reg   [31:0] grp_fu_1334_p2;
wire   [31:0] sum_37_fu_2000_p2;
reg   [31:0] grp_fu_1338_p2;
reg   [31:0] grp_fu_1342_p2;
wire   [31:0] sum_40_fu_2043_p3;
wire   [31:0] sum_41_fu_2048_p2;
reg   [31:0] grp_fu_1346_p2;
wire   [31:0] sum_43_fu_2080_p2;
reg   [31:0] grp_fu_1350_p2;
reg   [31:0] grp_fu_1354_p2;
wire   [31:0] sum_46_fu_2123_p3;
wire   [31:0] sum_47_fu_2128_p2;
reg   [31:0] grp_fu_1358_p2;
wire   [31:0] sum_49_fu_2160_p2;
reg   [31:0] grp_fu_1362_p2;
reg   [31:0] grp_fu_1366_p2;
wire   [31:0] sum_52_fu_2203_p3;
wire   [31:0] sum_53_fu_2208_p2;
reg   [31:0] grp_fu_1370_p2;
wire   [31:0] sum_55_fu_2268_p2;
reg   [31:0] grp_fu_1374_p2;
reg   [31:0] grp_fu_1378_p2;
wire   [31:0] sum_58_fu_2307_p3;
wire   [31:0] sum_59_fu_2312_p2;
reg   [31:0] grp_fu_1382_p2;
wire   [31:0] sum_61_fu_2335_p2;
reg   [31:0] grp_fu_1386_p2;
reg   [31:0] grp_fu_1390_p2;
wire   [31:0] sum_64_fu_2372_p3;
wire   [31:0] sum_65_fu_2377_p2;
reg   [31:0] grp_fu_1394_p2;
wire   [31:0] sum_67_fu_2400_p2;
reg   [31:0] grp_fu_1398_p2;
reg   [31:0] grp_fu_1402_p2;
wire   [31:0] sum_70_fu_2437_p3;
wire   [31:0] sum_71_fu_2442_p2;
reg   [31:0] grp_fu_1406_p2;
wire   [31:0] sum_73_fu_2465_p2;
reg   [31:0] grp_fu_1410_p2;
reg   [31:0] grp_fu_1414_p2;
wire   [31:0] sum_76_fu_2482_p3;
wire   [31:0] sum_77_fu_2487_p2;
wire   [31:0] sum_78_fu_2493_p3;
wire  signed [32:0] sext_ln87_fu_2500_p1;
wire   [32:0] shl_ln87_fu_2509_p2;
wire   [32:0] ashr_ln87_fu_2513_p2;
wire   [31:0] trunc_ln87_fu_2517_p1;
wire   [31:0] trunc_ln87_1_fu_2521_p1;
wire   [0:0] icmp_ln9_fu_2536_p2;
wire   [0:0] icmp_ln8_fu_2532_p2;
wire   [31:0] select_ln9_fu_2540_p3;
reg    grp_fu_1290_ce;
wire   [31:0] pre_grp_fu_1290_p2;
reg   [31:0] pre_grp_fu_1290_p2_reg;
reg    grp_fu_1294_ce;
wire   [31:0] pre_grp_fu_1294_p2;
reg   [31:0] pre_grp_fu_1294_p2_reg;
reg    grp_fu_1298_ce;
wire   [31:0] pre_grp_fu_1298_p2;
reg   [31:0] pre_grp_fu_1298_p2_reg;
reg    grp_fu_1302_ce;
wire   [31:0] pre_grp_fu_1302_p2;
reg   [31:0] pre_grp_fu_1302_p2_reg;
reg    grp_fu_1306_ce;
wire   [31:0] pre_grp_fu_1306_p2;
reg   [31:0] pre_grp_fu_1306_p2_reg;
reg    grp_fu_1310_ce;
wire   [31:0] pre_grp_fu_1310_p2;
reg   [31:0] pre_grp_fu_1310_p2_reg;
reg    grp_fu_1314_ce;
wire   [31:0] pre_grp_fu_1314_p2;
reg   [31:0] pre_grp_fu_1314_p2_reg;
reg    grp_fu_1318_ce;
wire   [31:0] pre_grp_fu_1318_p2;
reg   [31:0] pre_grp_fu_1318_p2_reg;
reg    grp_fu_1322_ce;
wire   [31:0] pre_grp_fu_1322_p2;
reg   [31:0] pre_grp_fu_1322_p2_reg;
reg    grp_fu_1326_ce;
wire   [31:0] pre_grp_fu_1326_p2;
reg   [31:0] pre_grp_fu_1326_p2_reg;
reg    grp_fu_1330_ce;
wire   [31:0] pre_grp_fu_1330_p2;
reg   [31:0] pre_grp_fu_1330_p2_reg;
reg    grp_fu_1334_ce;
wire   [31:0] pre_grp_fu_1334_p2;
reg   [31:0] pre_grp_fu_1334_p2_reg;
reg    grp_fu_1338_ce;
wire   [31:0] pre_grp_fu_1338_p2;
reg   [31:0] pre_grp_fu_1338_p2_reg;
reg    grp_fu_1342_ce;
wire   [31:0] pre_grp_fu_1342_p2;
reg   [31:0] pre_grp_fu_1342_p2_reg;
reg    grp_fu_1346_ce;
wire   [31:0] pre_grp_fu_1346_p2;
reg   [31:0] pre_grp_fu_1346_p2_reg;
reg    grp_fu_1350_ce;
wire   [31:0] pre_grp_fu_1350_p2;
reg   [31:0] pre_grp_fu_1350_p2_reg;
reg    grp_fu_1354_ce;
wire   [31:0] pre_grp_fu_1354_p2;
reg   [31:0] pre_grp_fu_1354_p2_reg;
reg    grp_fu_1358_ce;
wire   [31:0] pre_grp_fu_1358_p2;
reg   [31:0] pre_grp_fu_1358_p2_reg;
reg    grp_fu_1362_ce;
wire   [31:0] pre_grp_fu_1362_p2;
reg   [31:0] pre_grp_fu_1362_p2_reg;
reg    grp_fu_1366_ce;
wire   [31:0] pre_grp_fu_1366_p2;
reg   [31:0] pre_grp_fu_1366_p2_reg;
reg    grp_fu_1370_ce;
wire   [31:0] pre_grp_fu_1370_p2;
reg   [31:0] pre_grp_fu_1370_p2_reg;
reg    grp_fu_1374_ce;
wire   [31:0] pre_grp_fu_1374_p2;
reg   [31:0] pre_grp_fu_1374_p2_reg;
reg    grp_fu_1378_ce;
wire   [31:0] pre_grp_fu_1378_p2;
reg   [31:0] pre_grp_fu_1378_p2_reg;
reg    grp_fu_1382_ce;
wire   [31:0] pre_grp_fu_1382_p2;
reg   [31:0] pre_grp_fu_1382_p2_reg;
reg    grp_fu_1386_ce;
wire   [31:0] pre_grp_fu_1386_p2;
reg   [31:0] pre_grp_fu_1386_p2_reg;
reg    grp_fu_1390_ce;
wire   [31:0] pre_grp_fu_1390_p2;
reg   [31:0] pre_grp_fu_1390_p2_reg;
reg    grp_fu_1394_ce;
wire   [31:0] pre_grp_fu_1394_p2;
reg   [31:0] pre_grp_fu_1394_p2_reg;
reg    grp_fu_1398_ce;
wire   [31:0] pre_grp_fu_1398_p2;
reg   [31:0] pre_grp_fu_1398_p2_reg;
reg    grp_fu_1402_ce;
wire   [31:0] pre_grp_fu_1402_p2;
reg   [31:0] pre_grp_fu_1402_p2_reg;
reg    grp_fu_1406_ce;
wire   [31:0] pre_grp_fu_1406_p2;
reg   [31:0] pre_grp_fu_1406_p2_reg;
reg    grp_fu_1410_ce;
wire   [31:0] pre_grp_fu_1410_p2;
reg   [31:0] pre_grp_fu_1410_p2_reg;
reg    grp_fu_1414_ce;
wire   [31:0] pre_grp_fu_1414_p2;
reg   [31:0] pre_grp_fu_1414_p2_reg;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 j_fu_382 = 6'd0;
#0 ap_done_reg = 1'b0;
end

IDCT8_IDCT8B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idct8_32_0_ROM_AUTO_1R #(
    .DataWidth( 7 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idct8_32_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idct8_32_0_address0),
    .ce0(p_ZL8idct8_32_0_ce0_local),
    .q0(p_ZL8idct8_32_0_q0)
);

IDCT8_IDCT8B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idct8_32_1_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idct8_32_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idct8_32_1_address0),
    .ce0(p_ZL8idct8_32_1_ce0_local),
    .q0(p_ZL8idct8_32_1_q0)
);

IDCT8_IDCT8B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idct8_32_2_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idct8_32_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idct8_32_2_address0),
    .ce0(p_ZL8idct8_32_2_ce0_local),
    .q0(p_ZL8idct8_32_2_q0)
);

IDCT8_IDCT8B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idct8_32_3_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idct8_32_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idct8_32_3_address0),
    .ce0(p_ZL8idct8_32_3_ce0_local),
    .q0(p_ZL8idct8_32_3_q0)
);

IDCT8_IDCT8B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idct8_32_4_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idct8_32_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idct8_32_4_address0),
    .ce0(p_ZL8idct8_32_4_ce0_local),
    .q0(p_ZL8idct8_32_4_q0)
);

IDCT8_IDCT8B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idct8_32_5_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idct8_32_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idct8_32_5_address0),
    .ce0(p_ZL8idct8_32_5_ce0_local),
    .q0(p_ZL8idct8_32_5_q0)
);

IDCT8_IDCT8B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idct8_32_6_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idct8_32_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idct8_32_6_address0),
    .ce0(p_ZL8idct8_32_6_ce0_local),
    .q0(p_ZL8idct8_32_6_q0)
);

IDCT8_IDCT8B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idct8_32_7_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idct8_32_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idct8_32_7_address0),
    .ce0(p_ZL8idct8_32_7_ce0_local),
    .q0(p_ZL8idct8_32_7_q0)
);

IDCT8_IDCT8B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idct8_32_8_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idct8_32_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idct8_32_8_address0),
    .ce0(p_ZL8idct8_32_8_ce0_local),
    .q0(p_ZL8idct8_32_8_q0)
);

IDCT8_IDCT8B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idct8_32_9_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idct8_32_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idct8_32_9_address0),
    .ce0(p_ZL8idct8_32_9_ce0_local),
    .q0(p_ZL8idct8_32_9_q0)
);

IDCT8_IDCT8B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idct8_32_10_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idct8_32_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idct8_32_10_address0),
    .ce0(p_ZL8idct8_32_10_ce0_local),
    .q0(p_ZL8idct8_32_10_q0)
);

IDCT8_IDCT8B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idct8_32_11_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idct8_32_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idct8_32_11_address0),
    .ce0(p_ZL8idct8_32_11_ce0_local),
    .q0(p_ZL8idct8_32_11_q0)
);

IDCT8_IDCT8B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idct8_32_12_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idct8_32_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idct8_32_12_address0),
    .ce0(p_ZL8idct8_32_12_ce0_local),
    .q0(p_ZL8idct8_32_12_q0)
);

IDCT8_IDCT8B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idct8_32_13_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idct8_32_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idct8_32_13_address0),
    .ce0(p_ZL8idct8_32_13_ce0_local),
    .q0(p_ZL8idct8_32_13_q0)
);

IDCT8_IDCT8B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idct8_32_14_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idct8_32_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idct8_32_14_address0),
    .ce0(p_ZL8idct8_32_14_ce0_local),
    .q0(p_ZL8idct8_32_14_q0)
);

IDCT8_IDCT8B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idct8_32_15_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idct8_32_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idct8_32_15_address0),
    .ce0(p_ZL8idct8_32_15_ce0_local),
    .q0(p_ZL8idct8_32_15_q0)
);

IDCT8_IDCT8B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idct8_32_16_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idct8_32_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idct8_32_16_address0),
    .ce0(p_ZL8idct8_32_16_ce0_local),
    .q0(p_ZL8idct8_32_16_q0)
);

IDCT8_IDCT8B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idct8_32_17_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idct8_32_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idct8_32_17_address0),
    .ce0(p_ZL8idct8_32_17_ce0_local),
    .q0(p_ZL8idct8_32_17_q0)
);

IDCT8_IDCT8B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idct8_32_18_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idct8_32_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idct8_32_18_address0),
    .ce0(p_ZL8idct8_32_18_ce0_local),
    .q0(p_ZL8idct8_32_18_q0)
);

IDCT8_IDCT8B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idct8_32_19_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idct8_32_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idct8_32_19_address0),
    .ce0(p_ZL8idct8_32_19_ce0_local),
    .q0(p_ZL8idct8_32_19_q0)
);

IDCT8_IDCT8B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idct8_32_20_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idct8_32_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idct8_32_20_address0),
    .ce0(p_ZL8idct8_32_20_ce0_local),
    .q0(p_ZL8idct8_32_20_q0)
);

IDCT8_IDCT8B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idct8_32_21_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idct8_32_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idct8_32_21_address0),
    .ce0(p_ZL8idct8_32_21_ce0_local),
    .q0(p_ZL8idct8_32_21_q0)
);

IDCT8_IDCT8B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idct8_32_22_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idct8_32_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idct8_32_22_address0),
    .ce0(p_ZL8idct8_32_22_ce0_local),
    .q0(p_ZL8idct8_32_22_q0)
);

IDCT8_IDCT8B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idct8_32_23_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idct8_32_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idct8_32_23_address0),
    .ce0(p_ZL8idct8_32_23_ce0_local),
    .q0(p_ZL8idct8_32_23_q0)
);

IDCT8_IDCT8B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idct8_32_24_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idct8_32_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idct8_32_24_address0),
    .ce0(p_ZL8idct8_32_24_ce0_local),
    .q0(p_ZL8idct8_32_24_q0)
);

IDCT8_IDCT8B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idct8_32_25_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idct8_32_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idct8_32_25_address0),
    .ce0(p_ZL8idct8_32_25_ce0_local),
    .q0(p_ZL8idct8_32_25_q0)
);

IDCT8_IDCT8B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idct8_32_26_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idct8_32_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idct8_32_26_address0),
    .ce0(p_ZL8idct8_32_26_ce0_local),
    .q0(p_ZL8idct8_32_26_q0)
);

IDCT8_IDCT8B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idct8_32_27_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idct8_32_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idct8_32_27_address0),
    .ce0(p_ZL8idct8_32_27_ce0_local),
    .q0(p_ZL8idct8_32_27_q0)
);

IDCT8_IDCT8B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idct8_32_28_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idct8_32_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idct8_32_28_address0),
    .ce0(p_ZL8idct8_32_28_ce0_local),
    .q0(p_ZL8idct8_32_28_q0)
);

IDCT8_IDCT8B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idct8_32_29_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idct8_32_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idct8_32_29_address0),
    .ce0(p_ZL8idct8_32_29_ce0_local),
    .q0(p_ZL8idct8_32_29_q0)
);

IDCT8_IDCT8B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idct8_32_30_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idct8_32_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idct8_32_30_address0),
    .ce0(p_ZL8idct8_32_30_ce0_local),
    .q0(p_ZL8idct8_32_30_q0)
);

IDCT8_IDCT8B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idct8_32_31_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL8idct8_32_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8idct8_32_31_address0),
    .ce0(p_ZL8idct8_32_31_ce0_local),
    .q0(p_ZL8idct8_32_31_q0)
);

IDCT8_mul_7ns_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_7ns_32s_32_2_1_U176(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1290_p0),
    .din1(grp_fu_1290_p1),
    .ce(grp_fu_1290_ce),
    .dout(pre_grp_fu_1290_p2)
);

IDCT8_mul_8s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_2_1_U177(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1294_p0),
    .din1(grp_fu_1294_p1),
    .ce(grp_fu_1294_ce),
    .dout(pre_grp_fu_1294_p2)
);

IDCT8_mul_8s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_2_1_U178(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1298_p0),
    .din1(grp_fu_1298_p1),
    .ce(grp_fu_1298_ce),
    .dout(pre_grp_fu_1298_p2)
);

IDCT8_mul_8s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_2_1_U179(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1302_p0),
    .din1(grp_fu_1302_p1),
    .ce(grp_fu_1302_ce),
    .dout(pre_grp_fu_1302_p2)
);

IDCT8_mul_8s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_2_1_U180(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1306_p0),
    .din1(grp_fu_1306_p1),
    .ce(grp_fu_1306_ce),
    .dout(pre_grp_fu_1306_p2)
);

IDCT8_mul_8s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_2_1_U181(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1310_p0),
    .din1(grp_fu_1310_p1),
    .ce(grp_fu_1310_ce),
    .dout(pre_grp_fu_1310_p2)
);

IDCT8_mul_8s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_2_1_U182(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1314_p0),
    .din1(grp_fu_1314_p1),
    .ce(grp_fu_1314_ce),
    .dout(pre_grp_fu_1314_p2)
);

IDCT8_mul_8s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_2_1_U183(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1318_p0),
    .din1(grp_fu_1318_p1),
    .ce(grp_fu_1318_ce),
    .dout(pre_grp_fu_1318_p2)
);

IDCT8_mul_8s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_2_1_U184(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1322_p0),
    .din1(grp_fu_1322_p1),
    .ce(grp_fu_1322_ce),
    .dout(pre_grp_fu_1322_p2)
);

IDCT8_mul_8s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_2_1_U185(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1326_p0),
    .din1(grp_fu_1326_p1),
    .ce(grp_fu_1326_ce),
    .dout(pre_grp_fu_1326_p2)
);

IDCT8_mul_8s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_2_1_U186(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1330_p0),
    .din1(grp_fu_1330_p1),
    .ce(grp_fu_1330_ce),
    .dout(pre_grp_fu_1330_p2)
);

IDCT8_mul_8s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_2_1_U187(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1334_p0),
    .din1(grp_fu_1334_p1),
    .ce(grp_fu_1334_ce),
    .dout(pre_grp_fu_1334_p2)
);

IDCT8_mul_8s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_2_1_U188(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1338_p0),
    .din1(grp_fu_1338_p1),
    .ce(grp_fu_1338_ce),
    .dout(pre_grp_fu_1338_p2)
);

IDCT8_mul_8s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_2_1_U189(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1342_p0),
    .din1(grp_fu_1342_p1),
    .ce(grp_fu_1342_ce),
    .dout(pre_grp_fu_1342_p2)
);

IDCT8_mul_8s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_2_1_U190(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1346_p0),
    .din1(grp_fu_1346_p1),
    .ce(grp_fu_1346_ce),
    .dout(pre_grp_fu_1346_p2)
);

IDCT8_mul_8s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_2_1_U191(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1350_p0),
    .din1(grp_fu_1350_p1),
    .ce(grp_fu_1350_ce),
    .dout(pre_grp_fu_1350_p2)
);

IDCT8_mul_8s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_2_1_U192(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1354_p0),
    .din1(grp_fu_1354_p1),
    .ce(grp_fu_1354_ce),
    .dout(pre_grp_fu_1354_p2)
);

IDCT8_mul_8s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_2_1_U193(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1358_p0),
    .din1(grp_fu_1358_p1),
    .ce(grp_fu_1358_ce),
    .dout(pre_grp_fu_1358_p2)
);

IDCT8_mul_8s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_2_1_U194(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1362_p0),
    .din1(grp_fu_1362_p1),
    .ce(grp_fu_1362_ce),
    .dout(pre_grp_fu_1362_p2)
);

IDCT8_mul_8s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_2_1_U195(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1366_p0),
    .din1(grp_fu_1366_p1),
    .ce(grp_fu_1366_ce),
    .dout(pre_grp_fu_1366_p2)
);

IDCT8_mul_8s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_2_1_U196(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1370_p0),
    .din1(grp_fu_1370_p1),
    .ce(grp_fu_1370_ce),
    .dout(pre_grp_fu_1370_p2)
);

IDCT8_mul_8s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_2_1_U197(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1374_p0),
    .din1(grp_fu_1374_p1),
    .ce(grp_fu_1374_ce),
    .dout(pre_grp_fu_1374_p2)
);

IDCT8_mul_8s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_2_1_U198(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1378_p0),
    .din1(grp_fu_1378_p1),
    .ce(grp_fu_1378_ce),
    .dout(pre_grp_fu_1378_p2)
);

IDCT8_mul_8s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_2_1_U199(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1382_p0),
    .din1(grp_fu_1382_p1),
    .ce(grp_fu_1382_ce),
    .dout(pre_grp_fu_1382_p2)
);

IDCT8_mul_8s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_2_1_U200(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1386_p0),
    .din1(grp_fu_1386_p1),
    .ce(grp_fu_1386_ce),
    .dout(pre_grp_fu_1386_p2)
);

IDCT8_mul_8s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_2_1_U201(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1390_p0),
    .din1(grp_fu_1390_p1),
    .ce(grp_fu_1390_ce),
    .dout(pre_grp_fu_1390_p2)
);

IDCT8_mul_8s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_2_1_U202(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1394_p0),
    .din1(grp_fu_1394_p1),
    .ce(grp_fu_1394_ce),
    .dout(pre_grp_fu_1394_p2)
);

IDCT8_mul_8s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_2_1_U203(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1398_p0),
    .din1(grp_fu_1398_p1),
    .ce(grp_fu_1398_ce),
    .dout(pre_grp_fu_1398_p2)
);

IDCT8_mul_8s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_2_1_U204(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1402_p0),
    .din1(grp_fu_1402_p1),
    .ce(grp_fu_1402_ce),
    .dout(pre_grp_fu_1402_p2)
);

IDCT8_mul_8s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_2_1_U205(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1406_p0),
    .din1(grp_fu_1406_p1),
    .ce(grp_fu_1406_ce),
    .dout(pre_grp_fu_1406_p2)
);

IDCT8_mul_8s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_2_1_U206(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1410_p0),
    .din1(grp_fu_1410_p1),
    .ce(grp_fu_1410_ce),
    .dout(pre_grp_fu_1410_p2)
);

IDCT8_mul_8s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_8s_32s_32_2_1_U207(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1414_p0),
    .din1(grp_fu_1414_p1),
    .ce(grp_fu_1414_ce),
    .dout(pre_grp_fu_1414_p2)
);

IDCT8_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter24_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_1290_ce <= 1'b1;
    end else begin
        grp_fu_1290_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_1294_ce <= 1'b1;
    end else begin
        grp_fu_1294_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_1298_ce <= 1'b1;
    end else begin
        grp_fu_1298_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_1302_ce <= 1'b1;
    end else begin
        grp_fu_1302_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_1306_ce <= 1'b1;
    end else begin
        grp_fu_1306_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_1310_ce <= 1'b1;
    end else begin
        grp_fu_1310_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_1314_ce <= 1'b1;
    end else begin
        grp_fu_1314_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_1318_ce <= 1'b1;
    end else begin
        grp_fu_1318_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_1322_ce <= 1'b1;
    end else begin
        grp_fu_1322_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_1326_ce <= 1'b1;
    end else begin
        grp_fu_1326_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_1330_ce <= 1'b1;
    end else begin
        grp_fu_1330_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_1334_ce <= 1'b1;
    end else begin
        grp_fu_1334_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_1338_ce <= 1'b1;
    end else begin
        grp_fu_1338_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_1342_ce <= 1'b1;
    end else begin
        grp_fu_1342_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_1346_ce <= 1'b1;
    end else begin
        grp_fu_1346_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_1350_ce <= 1'b1;
    end else begin
        grp_fu_1350_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_1354_ce <= 1'b1;
    end else begin
        grp_fu_1354_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_1358_ce <= 1'b1;
    end else begin
        grp_fu_1358_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_1362_ce <= 1'b1;
    end else begin
        grp_fu_1362_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_1366_ce <= 1'b1;
    end else begin
        grp_fu_1366_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_1370_ce <= 1'b1;
    end else begin
        grp_fu_1370_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_1374_ce <= 1'b1;
    end else begin
        grp_fu_1374_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_1378_ce <= 1'b1;
    end else begin
        grp_fu_1378_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_1382_ce <= 1'b1;
    end else begin
        grp_fu_1382_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_1386_ce <= 1'b1;
    end else begin
        grp_fu_1386_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_1390_ce <= 1'b1;
    end else begin
        grp_fu_1390_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_1394_ce <= 1'b1;
    end else begin
        grp_fu_1394_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_1398_ce <= 1'b1;
    end else begin
        grp_fu_1398_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_1402_ce <= 1'b1;
    end else begin
        grp_fu_1402_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_1406_ce <= 1'b1;
    end else begin
        grp_fu_1406_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_1410_ce <= 1'b1;
    end else begin
        grp_fu_1410_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_1414_ce <= 1'b1;
    end else begin
        grp_fu_1414_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln73_fu_1636_p2 == 1'd0))) begin
            j_fu_382 <= add_ln73_fu_1630_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_382 <= 6'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln87_reg_3565 <= add_ln87_fu_2504_p2;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        ap_predicate_pred2051_state26 <= (trunc_ln73_reg_3014_pp0_iter23_reg == 5'd30);
        ap_predicate_pred2058_state26 <= (trunc_ln73_reg_3014_pp0_iter23_reg == 5'd29);
        ap_predicate_pred2064_state26 <= (trunc_ln73_reg_3014_pp0_iter23_reg == 5'd28);
        ap_predicate_pred2070_state26 <= (trunc_ln73_reg_3014_pp0_iter23_reg == 5'd27);
        ap_predicate_pred2076_state26 <= (trunc_ln73_reg_3014_pp0_iter23_reg == 5'd26);
        ap_predicate_pred2082_state26 <= (trunc_ln73_reg_3014_pp0_iter23_reg == 5'd25);
        ap_predicate_pred2088_state26 <= (trunc_ln73_reg_3014_pp0_iter23_reg == 5'd24);
        ap_predicate_pred2094_state26 <= (trunc_ln73_reg_3014_pp0_iter23_reg == 5'd23);
        ap_predicate_pred2100_state26 <= (trunc_ln73_reg_3014_pp0_iter23_reg == 5'd22);
        ap_predicate_pred2106_state26 <= (trunc_ln73_reg_3014_pp0_iter23_reg == 5'd21);
        ap_predicate_pred2112_state26 <= (trunc_ln73_reg_3014_pp0_iter23_reg == 5'd20);
        ap_predicate_pred2118_state26 <= (trunc_ln73_reg_3014_pp0_iter23_reg == 5'd19);
        ap_predicate_pred2124_state26 <= (trunc_ln73_reg_3014_pp0_iter23_reg == 5'd18);
        ap_predicate_pred2130_state26 <= (trunc_ln73_reg_3014_pp0_iter23_reg == 5'd17);
        ap_predicate_pred2136_state26 <= (trunc_ln73_reg_3014_pp0_iter23_reg == 5'd16);
        ap_predicate_pred2142_state26 <= (trunc_ln73_reg_3014_pp0_iter23_reg == 5'd15);
        ap_predicate_pred2148_state26 <= (trunc_ln73_reg_3014_pp0_iter23_reg == 5'd14);
        ap_predicate_pred2154_state26 <= (trunc_ln73_reg_3014_pp0_iter23_reg == 5'd13);
        ap_predicate_pred2160_state26 <= (trunc_ln73_reg_3014_pp0_iter23_reg == 5'd12);
        ap_predicate_pred2166_state26 <= (trunc_ln73_reg_3014_pp0_iter23_reg == 5'd11);
        ap_predicate_pred2172_state26 <= (trunc_ln73_reg_3014_pp0_iter23_reg == 5'd10);
        ap_predicate_pred2178_state26 <= (trunc_ln73_reg_3014_pp0_iter23_reg == 5'd9);
        ap_predicate_pred2184_state26 <= (trunc_ln73_reg_3014_pp0_iter23_reg == 5'd8);
        ap_predicate_pred2190_state26 <= (trunc_ln73_reg_3014_pp0_iter23_reg == 5'd7);
        ap_predicate_pred2196_state26 <= (trunc_ln73_reg_3014_pp0_iter23_reg == 5'd6);
        ap_predicate_pred2202_state26 <= (trunc_ln73_reg_3014_pp0_iter23_reg == 5'd5);
        ap_predicate_pred2208_state26 <= (trunc_ln73_reg_3014_pp0_iter23_reg == 5'd4);
        ap_predicate_pred2214_state26 <= (trunc_ln73_reg_3014_pp0_iter23_reg == 5'd3);
        ap_predicate_pred2220_state26 <= (trunc_ln73_reg_3014_pp0_iter23_reg == 5'd2);
        ap_predicate_pred2226_state26 <= (trunc_ln73_reg_3014_pp0_iter23_reg == 5'd1);
        ap_predicate_pred2232_state26 <= (trunc_ln73_reg_3014_pp0_iter23_reg == 5'd0);
        ap_predicate_pred2238_state26 <= (trunc_ln73_reg_3014_pp0_iter23_reg == 5'd31);
        p_ZL8idct8_32_25_load_reg_3440 <= p_ZL8idct8_32_25_q0;
        p_ZL8idct8_32_26_load_reg_3445 <= p_ZL8idct8_32_26_q0;
        p_ZL8idct8_32_26_load_reg_3445_pp0_iter17_reg <= p_ZL8idct8_32_26_load_reg_3445;
        p_ZL8idct8_32_27_load_reg_3450 <= p_ZL8idct8_32_27_q0;
        p_ZL8idct8_32_27_load_reg_3450_pp0_iter17_reg <= p_ZL8idct8_32_27_load_reg_3450;
        p_ZL8idct8_32_28_load_reg_3455 <= p_ZL8idct8_32_28_q0;
        p_ZL8idct8_32_28_load_reg_3455_pp0_iter17_reg <= p_ZL8idct8_32_28_load_reg_3455;
        p_ZL8idct8_32_28_load_reg_3455_pp0_iter18_reg <= p_ZL8idct8_32_28_load_reg_3455_pp0_iter17_reg;
        p_ZL8idct8_32_29_load_reg_3460 <= p_ZL8idct8_32_29_q0;
        p_ZL8idct8_32_29_load_reg_3460_pp0_iter17_reg <= p_ZL8idct8_32_29_load_reg_3460;
        p_ZL8idct8_32_29_load_reg_3460_pp0_iter18_reg <= p_ZL8idct8_32_29_load_reg_3460_pp0_iter17_reg;
        p_ZL8idct8_32_29_load_reg_3460_pp0_iter19_reg <= p_ZL8idct8_32_29_load_reg_3460_pp0_iter18_reg;
        p_ZL8idct8_32_30_load_reg_3465 <= p_ZL8idct8_32_30_q0;
        p_ZL8idct8_32_30_load_reg_3465_pp0_iter17_reg <= p_ZL8idct8_32_30_load_reg_3465;
        p_ZL8idct8_32_30_load_reg_3465_pp0_iter18_reg <= p_ZL8idct8_32_30_load_reg_3465_pp0_iter17_reg;
        p_ZL8idct8_32_30_load_reg_3465_pp0_iter19_reg <= p_ZL8idct8_32_30_load_reg_3465_pp0_iter18_reg;
        p_ZL8idct8_32_31_load_reg_3470 <= p_ZL8idct8_32_31_q0;
        p_ZL8idct8_32_31_load_reg_3470_pp0_iter17_reg <= p_ZL8idct8_32_31_load_reg_3470;
        p_ZL8idct8_32_31_load_reg_3470_pp0_iter18_reg <= p_ZL8idct8_32_31_load_reg_3470_pp0_iter17_reg;
        p_ZL8idct8_32_31_load_reg_3470_pp0_iter19_reg <= p_ZL8idct8_32_31_load_reg_3470_pp0_iter18_reg;
        p_ZL8idct8_32_31_load_reg_3470_pp0_iter20_reg <= p_ZL8idct8_32_31_load_reg_3470_pp0_iter19_reg;
        scaled_reg_3571 <= scaled_fu_2525_p3;
        sum_18_reg_3067 <= sum_18_fu_1734_p3;
        sum_20_reg_3089 <= sum_20_fu_1765_p3;
        sum_21_reg_3094 <= sum_21_fu_1771_p2;
        sum_24_reg_3116 <= sum_24_fu_1814_p3;
        sum_26_reg_3138 <= sum_26_fu_1845_p3;
        sum_27_reg_3143 <= sum_27_fu_1851_p2;
        sum_30_reg_3165 <= sum_30_fu_1894_p3;
        sum_32_reg_3187 <= sum_32_fu_1925_p3;
        sum_33_reg_3192 <= sum_33_fu_1931_p2;
        sum_36_reg_3214 <= sum_36_fu_1974_p3;
        sum_38_reg_3236 <= sum_38_fu_2005_p3;
        sum_39_reg_3241 <= sum_39_fu_2011_p2;
        sum_42_reg_3263 <= sum_42_fu_2054_p3;
        sum_44_reg_3285 <= sum_44_fu_2085_p3;
        sum_45_reg_3290 <= sum_45_fu_2091_p2;
        sum_48_reg_3312 <= sum_48_fu_2134_p3;
        sum_50_reg_3334 <= sum_50_fu_2165_p3;
        sum_51_reg_3339 <= sum_51_fu_2171_p2;
        sum_54_reg_3361 <= sum_54_fu_2214_p3;
        sum_56_reg_3418 <= sum_56_fu_2273_p3;
        sum_57_reg_3423 <= sum_57_fu_2279_p2;
        sum_60_reg_3475 <= sum_60_fu_2318_p3;
        sum_62_reg_3487 <= sum_62_fu_2340_p3;
        sum_63_reg_3492 <= sum_63_fu_2346_p2;
        sum_66_reg_3509 <= sum_66_fu_2383_p3;
        sum_68_reg_3521 <= sum_68_fu_2405_p3;
        sum_69_reg_3526 <= sum_69_fu_2411_p2;
        sum_72_reg_3543 <= sum_72_fu_2448_p3;
        sum_74_reg_3555 <= sum_74_fu_2470_p3;
        sum_75_reg_3560 <= sum_75_fu_2476_p2;
        trunc_ln73_reg_3014_pp0_iter10_reg <= trunc_ln73_reg_3014_pp0_iter9_reg;
        trunc_ln73_reg_3014_pp0_iter11_reg <= trunc_ln73_reg_3014_pp0_iter10_reg;
        trunc_ln73_reg_3014_pp0_iter12_reg <= trunc_ln73_reg_3014_pp0_iter11_reg;
        trunc_ln73_reg_3014_pp0_iter13_reg <= trunc_ln73_reg_3014_pp0_iter12_reg;
        trunc_ln73_reg_3014_pp0_iter14_reg <= trunc_ln73_reg_3014_pp0_iter13_reg;
        trunc_ln73_reg_3014_pp0_iter15_reg <= trunc_ln73_reg_3014_pp0_iter14_reg;
        trunc_ln73_reg_3014_pp0_iter16_reg <= trunc_ln73_reg_3014_pp0_iter15_reg;
        trunc_ln73_reg_3014_pp0_iter17_reg <= trunc_ln73_reg_3014_pp0_iter16_reg;
        trunc_ln73_reg_3014_pp0_iter18_reg <= trunc_ln73_reg_3014_pp0_iter17_reg;
        trunc_ln73_reg_3014_pp0_iter19_reg <= trunc_ln73_reg_3014_pp0_iter18_reg;
        trunc_ln73_reg_3014_pp0_iter20_reg <= trunc_ln73_reg_3014_pp0_iter19_reg;
        trunc_ln73_reg_3014_pp0_iter21_reg <= trunc_ln73_reg_3014_pp0_iter20_reg;
        trunc_ln73_reg_3014_pp0_iter22_reg <= trunc_ln73_reg_3014_pp0_iter21_reg;
        trunc_ln73_reg_3014_pp0_iter23_reg <= trunc_ln73_reg_3014_pp0_iter22_reg;
        trunc_ln73_reg_3014_pp0_iter2_reg <= trunc_ln73_reg_3014_pp0_iter1_reg;
        trunc_ln73_reg_3014_pp0_iter3_reg <= trunc_ln73_reg_3014_pp0_iter2_reg;
        trunc_ln73_reg_3014_pp0_iter4_reg <= trunc_ln73_reg_3014_pp0_iter3_reg;
        trunc_ln73_reg_3014_pp0_iter5_reg <= trunc_ln73_reg_3014_pp0_iter4_reg;
        trunc_ln73_reg_3014_pp0_iter6_reg <= trunc_ln73_reg_3014_pp0_iter5_reg;
        trunc_ln73_reg_3014_pp0_iter7_reg <= trunc_ln73_reg_3014_pp0_iter6_reg;
        trunc_ln73_reg_3014_pp0_iter8_reg <= trunc_ln73_reg_3014_pp0_iter7_reg;
        trunc_ln73_reg_3014_pp0_iter9_reg <= trunc_ln73_reg_3014_pp0_iter8_reg;
        zext_ln73_reg_2980_pp0_iter10_reg[5 : 0] <= zext_ln73_reg_2980_pp0_iter9_reg[5 : 0];
        zext_ln73_reg_2980_pp0_iter11_reg[5 : 0] <= zext_ln73_reg_2980_pp0_iter10_reg[5 : 0];
        zext_ln73_reg_2980_pp0_iter12_reg[5 : 0] <= zext_ln73_reg_2980_pp0_iter11_reg[5 : 0];
        zext_ln73_reg_2980_pp0_iter13_reg[5 : 0] <= zext_ln73_reg_2980_pp0_iter12_reg[5 : 0];
        zext_ln73_reg_2980_pp0_iter14_reg[5 : 0] <= zext_ln73_reg_2980_pp0_iter13_reg[5 : 0];
        zext_ln73_reg_2980_pp0_iter2_reg[5 : 0] <= zext_ln73_reg_2980_pp0_iter1_reg[5 : 0];
        zext_ln73_reg_2980_pp0_iter3_reg[5 : 0] <= zext_ln73_reg_2980_pp0_iter2_reg[5 : 0];
        zext_ln73_reg_2980_pp0_iter4_reg[5 : 0] <= zext_ln73_reg_2980_pp0_iter3_reg[5 : 0];
        zext_ln73_reg_2980_pp0_iter5_reg[5 : 0] <= zext_ln73_reg_2980_pp0_iter4_reg[5 : 0];
        zext_ln73_reg_2980_pp0_iter6_reg[5 : 0] <= zext_ln73_reg_2980_pp0_iter5_reg[5 : 0];
        zext_ln73_reg_2980_pp0_iter7_reg[5 : 0] <= zext_ln73_reg_2980_pp0_iter6_reg[5 : 0];
        zext_ln73_reg_2980_pp0_iter8_reg[5 : 0] <= zext_ln73_reg_2980_pp0_iter7_reg[5 : 0];
        zext_ln73_reg_2980_pp0_iter9_reg[5 : 0] <= zext_ln73_reg_2980_pp0_iter8_reg[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        cmp_i_i_10_reg_2921 <= cmp_i_i_10_fu_1556_p2;
        cmp_i_i_11_reg_2916 <= cmp_i_i_11_fu_1550_p2;
        cmp_i_i_12_reg_2911 <= cmp_i_i_12_fu_1544_p2;
        cmp_i_i_13_reg_2906 <= cmp_i_i_13_fu_1538_p2;
        cmp_i_i_14_reg_2901 <= cmp_i_i_14_fu_1532_p2;
        cmp_i_i_16_reg_2891 <= cmp_i_i_16_fu_1520_p2;
        cmp_i_i_17_reg_2886 <= cmp_i_i_17_fu_1514_p2;
        cmp_i_i_18_reg_2881 <= cmp_i_i_18_fu_1508_p2;
        cmp_i_i_19_reg_2876 <= cmp_i_i_19_fu_1502_p2;
        cmp_i_i_20_reg_2871 <= cmp_i_i_20_fu_1496_p2;
        cmp_i_i_21_reg_2866 <= cmp_i_i_21_fu_1490_p2;
        cmp_i_i_22_reg_2861 <= cmp_i_i_22_fu_1484_p2;
        cmp_i_i_23_reg_2856 <= cmp_i_i_23_fu_1478_p2;
        cmp_i_i_24_reg_2851 <= cmp_i_i_24_fu_1472_p2;
        cmp_i_i_25_reg_2846 <= cmp_i_i_25_fu_1466_p2;
        cmp_i_i_26_reg_2841 <= cmp_i_i_26_fu_1460_p2;
        cmp_i_i_27_reg_2836 <= cmp_i_i_27_fu_1454_p2;
        cmp_i_i_28_reg_2831 <= cmp_i_i_28_fu_1448_p2;
        cmp_i_i_29_reg_2826 <= cmp_i_i_29_fu_1442_p2;
        cmp_i_i_2_reg_2961 <= cmp_i_i_2_fu_1604_p2;
        cmp_i_i_30_reg_2821 <= cmp_i_i_30_fu_1436_p2;
        cmp_i_i_4_reg_2951 <= cmp_i_i_4_fu_1592_p2;
        cmp_i_i_5_reg_2946 <= cmp_i_i_5_fu_1586_p2;
        cmp_i_i_6_reg_2941 <= cmp_i_i_6_fu_1580_p2;
        cmp_i_i_8_reg_2931 <= cmp_i_i_8_fu_1568_p2;
        cmp_i_i_9_reg_2926 <= cmp_i_i_9_fu_1562_p2;
        cmp_i_i_reg_2971 <= cmp_i_i_fu_1616_p2;
        conv3_i12_i_i_cast_reg_2811 <= conv3_i12_i_i_cast_fu_1426_p1;
        icmp191_reg_2956 <= icmp191_fu_1598_p2;
        icmp194_reg_2936 <= icmp194_fu_1574_p2;
        icmp197_reg_2896 <= icmp197_fu_1526_p2;
        icmp200_reg_2816 <= icmp200_fu_1430_p2;
        icmp_reg_2966 <= icmp_fu_1610_p2;
        sh_prom_i9_i_i_cast_reg_2806[31 : 0] <= sh_prom_i9_i_i_cast_fu_1422_p1[31 : 0];
        sh_prom_i_i_i_cast_reg_2801[31 : 0] <= sh_prom_i_i_i_cast_fu_1418_p1[31 : 0];
        trunc_ln73_reg_3014 <= trunc_ln73_fu_1648_p1;
        trunc_ln73_reg_3014_pp0_iter1_reg <= trunc_ln73_reg_3014;
        zext_ln73_reg_2980[5 : 0] <= zext_ln73_fu_1642_p1[5 : 0];
        zext_ln73_reg_2980_pp0_iter1_reg[5 : 0] <= zext_ln73_reg_2980[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1290_p0 <= zext_ln83_fu_1665_p1;
        grp_fu_1290_p1 <= src_0_val;
        grp_fu_1294_p0 <= sext_ln83_fu_1676_p1;
        grp_fu_1294_p1 <= src_1_val;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1298_p0 <= sext_ln83_1_fu_1695_p1;
        grp_fu_1298_p1 <= src_2_val;
        grp_fu_1302_p0 <= sext_ln83_2_fu_1706_p1;
        grp_fu_1302_p1 <= src_3_val;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1306_p0 <= sext_ln83_3_fu_1741_p1;
        grp_fu_1306_p1 <= src_4_val;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1310_p0 <= sext_ln83_4_fu_1777_p1;
        grp_fu_1310_p1 <= src_5_val;
        grp_fu_1314_p0 <= sext_ln83_5_fu_1788_p1;
        grp_fu_1314_p1 <= src_6_val;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1318_p0 <= sext_ln83_6_fu_1821_p1;
        grp_fu_1318_p1 <= src_7_val;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1322_p0 <= sext_ln83_7_fu_1857_p1;
        grp_fu_1322_p1 <= src_8_val;
        grp_fu_1326_p0 <= sext_ln83_8_fu_1868_p1;
        grp_fu_1326_p1 <= src_9_val;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1330_p0 <= sext_ln83_9_fu_1901_p1;
        grp_fu_1330_p1 <= src_10_val;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1334_p0 <= sext_ln83_10_fu_1937_p1;
        grp_fu_1334_p1 <= src_11_val;
        grp_fu_1338_p0 <= sext_ln83_11_fu_1948_p1;
        grp_fu_1338_p1 <= src_12_val;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1342_p0 <= sext_ln83_12_fu_1981_p1;
        grp_fu_1342_p1 <= src_13_val;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1346_p0 <= sext_ln83_13_fu_2017_p1;
        grp_fu_1346_p1 <= src_14_val;
        grp_fu_1350_p0 <= sext_ln83_14_fu_2028_p1;
        grp_fu_1350_p1 <= src_15_val;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1354_p0 <= sext_ln83_15_fu_2061_p1;
        grp_fu_1354_p1 <= src_16_val;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1358_p0 <= sext_ln83_16_fu_2097_p1;
        grp_fu_1358_p1 <= src_17_val;
        grp_fu_1362_p0 <= sext_ln83_17_fu_2108_p1;
        grp_fu_1362_p1 <= src_18_val;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1366_p0 <= sext_ln83_18_fu_2141_p1;
        grp_fu_1366_p1 <= src_19_val;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1370_p0 <= sext_ln83_19_fu_2177_p1;
        grp_fu_1370_p1 <= src_20_val;
        grp_fu_1374_p0 <= sext_ln83_20_fu_2188_p1;
        grp_fu_1374_p1 <= src_21_val;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1378_p0 <= sext_ln83_21_fu_2221_p1;
        grp_fu_1378_p1 <= src_22_val;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1382_p0 <= sext_ln83_22_fu_2285_p1;
        grp_fu_1382_p1 <= src_23_val;
        grp_fu_1386_p0 <= sext_ln83_23_fu_2296_p1;
        grp_fu_1386_p1 <= src_24_val;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1390_p0 <= sext_ln83_24_fu_2325_p1;
        grp_fu_1390_p1 <= src_25_val;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1394_p0 <= sext_ln83_25_fu_2352_p1;
        grp_fu_1394_p1 <= src_26_val;
        grp_fu_1398_p0 <= sext_ln83_26_fu_2362_p1;
        grp_fu_1398_p1 <= src_27_val;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1402_p0 <= sext_ln83_27_fu_2390_p1;
        grp_fu_1402_p1 <= src_28_val;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1406_p0 <= sext_ln83_28_fu_2417_p1;
        grp_fu_1406_p1 <= src_29_val;
        grp_fu_1410_p0 <= sext_ln83_29_fu_2427_p1;
        grp_fu_1410_p1 <= src_30_val;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1414_p0 <= sext_ln83_30_fu_2455_p1;
        grp_fu_1414_p1 <= src_31_val;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_1290_ce == 1'b1)) begin
        pre_grp_fu_1290_p2_reg <= pre_grp_fu_1290_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_1294_ce == 1'b1)) begin
        pre_grp_fu_1294_p2_reg <= pre_grp_fu_1294_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_1298_ce == 1'b1)) begin
        pre_grp_fu_1298_p2_reg <= pre_grp_fu_1298_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_1302_ce == 1'b1)) begin
        pre_grp_fu_1302_p2_reg <= pre_grp_fu_1302_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_1306_ce == 1'b1)) begin
        pre_grp_fu_1306_p2_reg <= pre_grp_fu_1306_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_1310_ce == 1'b1)) begin
        pre_grp_fu_1310_p2_reg <= pre_grp_fu_1310_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_1314_ce == 1'b1)) begin
        pre_grp_fu_1314_p2_reg <= pre_grp_fu_1314_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_1318_ce == 1'b1)) begin
        pre_grp_fu_1318_p2_reg <= pre_grp_fu_1318_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_1322_ce == 1'b1)) begin
        pre_grp_fu_1322_p2_reg <= pre_grp_fu_1322_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_1326_ce == 1'b1)) begin
        pre_grp_fu_1326_p2_reg <= pre_grp_fu_1326_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_1330_ce == 1'b1)) begin
        pre_grp_fu_1330_p2_reg <= pre_grp_fu_1330_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_1334_ce == 1'b1)) begin
        pre_grp_fu_1334_p2_reg <= pre_grp_fu_1334_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_1338_ce == 1'b1)) begin
        pre_grp_fu_1338_p2_reg <= pre_grp_fu_1338_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_1342_ce == 1'b1)) begin
        pre_grp_fu_1342_p2_reg <= pre_grp_fu_1342_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_1346_ce == 1'b1)) begin
        pre_grp_fu_1346_p2_reg <= pre_grp_fu_1346_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_1350_ce == 1'b1)) begin
        pre_grp_fu_1350_p2_reg <= pre_grp_fu_1350_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_1354_ce == 1'b1)) begin
        pre_grp_fu_1354_p2_reg <= pre_grp_fu_1354_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_1358_ce == 1'b1)) begin
        pre_grp_fu_1358_p2_reg <= pre_grp_fu_1358_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_1362_ce == 1'b1)) begin
        pre_grp_fu_1362_p2_reg <= pre_grp_fu_1362_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_1366_ce == 1'b1)) begin
        pre_grp_fu_1366_p2_reg <= pre_grp_fu_1366_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_1370_ce == 1'b1)) begin
        pre_grp_fu_1370_p2_reg <= pre_grp_fu_1370_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_1374_ce == 1'b1)) begin
        pre_grp_fu_1374_p2_reg <= pre_grp_fu_1374_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_1378_ce == 1'b1)) begin
        pre_grp_fu_1378_p2_reg <= pre_grp_fu_1378_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_1382_ce == 1'b1)) begin
        pre_grp_fu_1382_p2_reg <= pre_grp_fu_1382_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_1386_ce == 1'b1)) begin
        pre_grp_fu_1386_p2_reg <= pre_grp_fu_1386_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_1390_ce == 1'b1)) begin
        pre_grp_fu_1390_p2_reg <= pre_grp_fu_1390_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_1394_ce == 1'b1)) begin
        pre_grp_fu_1394_p2_reg <= pre_grp_fu_1394_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_1398_ce == 1'b1)) begin
        pre_grp_fu_1398_p2_reg <= pre_grp_fu_1398_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_1402_ce == 1'b1)) begin
        pre_grp_fu_1402_p2_reg <= pre_grp_fu_1402_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_1406_ce == 1'b1)) begin
        pre_grp_fu_1406_p2_reg <= pre_grp_fu_1406_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_1410_ce == 1'b1)) begin
        pre_grp_fu_1410_p2_reg <= pre_grp_fu_1410_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_1414_ce == 1'b1)) begin
        pre_grp_fu_1414_p2_reg <= pre_grp_fu_1414_p2;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln73_fu_1636_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter24_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_j_2 = 6'd0;
    end else begin
        ap_sig_allocacmp_j_2 = j_fu_382;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (ap_predicate_pred2232_state26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dst_0_ap_vld = 1'b1;
    end else begin
        dst_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (ap_predicate_pred2172_state26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dst_10_ap_vld = 1'b1;
    end else begin
        dst_10_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (ap_predicate_pred2166_state26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dst_11_ap_vld = 1'b1;
    end else begin
        dst_11_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (ap_predicate_pred2160_state26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dst_12_ap_vld = 1'b1;
    end else begin
        dst_12_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (ap_predicate_pred2154_state26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dst_13_ap_vld = 1'b1;
    end else begin
        dst_13_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (ap_predicate_pred2148_state26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dst_14_ap_vld = 1'b1;
    end else begin
        dst_14_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (ap_predicate_pred2142_state26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dst_15_ap_vld = 1'b1;
    end else begin
        dst_15_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (ap_predicate_pred2136_state26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dst_16_ap_vld = 1'b1;
    end else begin
        dst_16_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (ap_predicate_pred2130_state26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dst_17_ap_vld = 1'b1;
    end else begin
        dst_17_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (ap_predicate_pred2124_state26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dst_18_ap_vld = 1'b1;
    end else begin
        dst_18_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (ap_predicate_pred2118_state26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dst_19_ap_vld = 1'b1;
    end else begin
        dst_19_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (ap_predicate_pred2226_state26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dst_1_ap_vld = 1'b1;
    end else begin
        dst_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (ap_predicate_pred2112_state26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dst_20_ap_vld = 1'b1;
    end else begin
        dst_20_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (ap_predicate_pred2106_state26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dst_21_ap_vld = 1'b1;
    end else begin
        dst_21_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (ap_predicate_pred2100_state26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dst_22_ap_vld = 1'b1;
    end else begin
        dst_22_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (ap_predicate_pred2094_state26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dst_23_ap_vld = 1'b1;
    end else begin
        dst_23_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (ap_predicate_pred2088_state26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dst_24_ap_vld = 1'b1;
    end else begin
        dst_24_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (ap_predicate_pred2082_state26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dst_25_ap_vld = 1'b1;
    end else begin
        dst_25_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (ap_predicate_pred2076_state26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dst_26_ap_vld = 1'b1;
    end else begin
        dst_26_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (ap_predicate_pred2070_state26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dst_27_ap_vld = 1'b1;
    end else begin
        dst_27_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (ap_predicate_pred2064_state26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dst_28_ap_vld = 1'b1;
    end else begin
        dst_28_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (ap_predicate_pred2058_state26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dst_29_ap_vld = 1'b1;
    end else begin
        dst_29_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (ap_predicate_pred2220_state26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dst_2_ap_vld = 1'b1;
    end else begin
        dst_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (ap_predicate_pred2051_state26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dst_30_ap_vld = 1'b1;
    end else begin
        dst_30_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (ap_predicate_pred2238_state26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dst_31_ap_vld = 1'b1;
    end else begin
        dst_31_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (ap_predicate_pred2214_state26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dst_3_ap_vld = 1'b1;
    end else begin
        dst_3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (ap_predicate_pred2208_state26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dst_4_ap_vld = 1'b1;
    end else begin
        dst_4_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (ap_predicate_pred2202_state26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dst_5_ap_vld = 1'b1;
    end else begin
        dst_5_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (ap_predicate_pred2196_state26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dst_6_ap_vld = 1'b1;
    end else begin
        dst_6_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (ap_predicate_pred2190_state26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dst_7_ap_vld = 1'b1;
    end else begin
        dst_7_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (ap_predicate_pred2184_state26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dst_8_ap_vld = 1'b1;
    end else begin
        dst_8_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (ap_predicate_pred2178_state26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dst_9_ap_vld = 1'b1;
    end else begin
        dst_9_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((grp_fu_1290_ce == 1'b1)) begin
        grp_fu_1290_p2 = pre_grp_fu_1290_p2;
    end else begin
        grp_fu_1290_p2 = pre_grp_fu_1290_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_1294_ce == 1'b1)) begin
        grp_fu_1294_p2 = pre_grp_fu_1294_p2;
    end else begin
        grp_fu_1294_p2 = pre_grp_fu_1294_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_1298_ce == 1'b1)) begin
        grp_fu_1298_p2 = pre_grp_fu_1298_p2;
    end else begin
        grp_fu_1298_p2 = pre_grp_fu_1298_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_1302_ce == 1'b1)) begin
        grp_fu_1302_p2 = pre_grp_fu_1302_p2;
    end else begin
        grp_fu_1302_p2 = pre_grp_fu_1302_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_1306_ce == 1'b1)) begin
        grp_fu_1306_p2 = pre_grp_fu_1306_p2;
    end else begin
        grp_fu_1306_p2 = pre_grp_fu_1306_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_1310_ce == 1'b1)) begin
        grp_fu_1310_p2 = pre_grp_fu_1310_p2;
    end else begin
        grp_fu_1310_p2 = pre_grp_fu_1310_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_1314_ce == 1'b1)) begin
        grp_fu_1314_p2 = pre_grp_fu_1314_p2;
    end else begin
        grp_fu_1314_p2 = pre_grp_fu_1314_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_1318_ce == 1'b1)) begin
        grp_fu_1318_p2 = pre_grp_fu_1318_p2;
    end else begin
        grp_fu_1318_p2 = pre_grp_fu_1318_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_1322_ce == 1'b1)) begin
        grp_fu_1322_p2 = pre_grp_fu_1322_p2;
    end else begin
        grp_fu_1322_p2 = pre_grp_fu_1322_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_1326_ce == 1'b1)) begin
        grp_fu_1326_p2 = pre_grp_fu_1326_p2;
    end else begin
        grp_fu_1326_p2 = pre_grp_fu_1326_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_1330_ce == 1'b1)) begin
        grp_fu_1330_p2 = pre_grp_fu_1330_p2;
    end else begin
        grp_fu_1330_p2 = pre_grp_fu_1330_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_1334_ce == 1'b1)) begin
        grp_fu_1334_p2 = pre_grp_fu_1334_p2;
    end else begin
        grp_fu_1334_p2 = pre_grp_fu_1334_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_1338_ce == 1'b1)) begin
        grp_fu_1338_p2 = pre_grp_fu_1338_p2;
    end else begin
        grp_fu_1338_p2 = pre_grp_fu_1338_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_1342_ce == 1'b1)) begin
        grp_fu_1342_p2 = pre_grp_fu_1342_p2;
    end else begin
        grp_fu_1342_p2 = pre_grp_fu_1342_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_1346_ce == 1'b1)) begin
        grp_fu_1346_p2 = pre_grp_fu_1346_p2;
    end else begin
        grp_fu_1346_p2 = pre_grp_fu_1346_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_1350_ce == 1'b1)) begin
        grp_fu_1350_p2 = pre_grp_fu_1350_p2;
    end else begin
        grp_fu_1350_p2 = pre_grp_fu_1350_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_1354_ce == 1'b1)) begin
        grp_fu_1354_p2 = pre_grp_fu_1354_p2;
    end else begin
        grp_fu_1354_p2 = pre_grp_fu_1354_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_1358_ce == 1'b1)) begin
        grp_fu_1358_p2 = pre_grp_fu_1358_p2;
    end else begin
        grp_fu_1358_p2 = pre_grp_fu_1358_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_1362_ce == 1'b1)) begin
        grp_fu_1362_p2 = pre_grp_fu_1362_p2;
    end else begin
        grp_fu_1362_p2 = pre_grp_fu_1362_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_1366_ce == 1'b1)) begin
        grp_fu_1366_p2 = pre_grp_fu_1366_p2;
    end else begin
        grp_fu_1366_p2 = pre_grp_fu_1366_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_1370_ce == 1'b1)) begin
        grp_fu_1370_p2 = pre_grp_fu_1370_p2;
    end else begin
        grp_fu_1370_p2 = pre_grp_fu_1370_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_1374_ce == 1'b1)) begin
        grp_fu_1374_p2 = pre_grp_fu_1374_p2;
    end else begin
        grp_fu_1374_p2 = pre_grp_fu_1374_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_1378_ce == 1'b1)) begin
        grp_fu_1378_p2 = pre_grp_fu_1378_p2;
    end else begin
        grp_fu_1378_p2 = pre_grp_fu_1378_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_1382_ce == 1'b1)) begin
        grp_fu_1382_p2 = pre_grp_fu_1382_p2;
    end else begin
        grp_fu_1382_p2 = pre_grp_fu_1382_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_1386_ce == 1'b1)) begin
        grp_fu_1386_p2 = pre_grp_fu_1386_p2;
    end else begin
        grp_fu_1386_p2 = pre_grp_fu_1386_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_1390_ce == 1'b1)) begin
        grp_fu_1390_p2 = pre_grp_fu_1390_p2;
    end else begin
        grp_fu_1390_p2 = pre_grp_fu_1390_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_1394_ce == 1'b1)) begin
        grp_fu_1394_p2 = pre_grp_fu_1394_p2;
    end else begin
        grp_fu_1394_p2 = pre_grp_fu_1394_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_1398_ce == 1'b1)) begin
        grp_fu_1398_p2 = pre_grp_fu_1398_p2;
    end else begin
        grp_fu_1398_p2 = pre_grp_fu_1398_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_1402_ce == 1'b1)) begin
        grp_fu_1402_p2 = pre_grp_fu_1402_p2;
    end else begin
        grp_fu_1402_p2 = pre_grp_fu_1402_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_1406_ce == 1'b1)) begin
        grp_fu_1406_p2 = pre_grp_fu_1406_p2;
    end else begin
        grp_fu_1406_p2 = pre_grp_fu_1406_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_1410_ce == 1'b1)) begin
        grp_fu_1410_p2 = pre_grp_fu_1410_p2;
    end else begin
        grp_fu_1410_p2 = pre_grp_fu_1410_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_1414_ce == 1'b1)) begin
        grp_fu_1414_p2 = pre_grp_fu_1414_p2;
    end else begin
        grp_fu_1414_p2 = pre_grp_fu_1414_p2_reg;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (cmp_i_i_fu_1616_p2 == 1'd1) & (icmp_ln73_fu_1636_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL8idct8_32_0_ce0_local = 1'b1;
    end else begin
        p_ZL8idct8_32_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (cmp_i_i_10_reg_2921 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL8idct8_32_10_ce0_local = 1'b1;
    end else begin
        p_ZL8idct8_32_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (cmp_i_i_11_reg_2916 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL8idct8_32_11_ce0_local = 1'b1;
    end else begin
        p_ZL8idct8_32_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (cmp_i_i_12_reg_2911 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL8idct8_32_12_ce0_local = 1'b1;
    end else begin
        p_ZL8idct8_32_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (cmp_i_i_13_reg_2906 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL8idct8_32_13_ce0_local = 1'b1;
    end else begin
        p_ZL8idct8_32_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (cmp_i_i_14_reg_2901 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL8idct8_32_14_ce0_local = 1'b1;
    end else begin
        p_ZL8idct8_32_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (icmp197_reg_2896 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL8idct8_32_15_ce0_local = 1'b1;
    end else begin
        p_ZL8idct8_32_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (cmp_i_i_16_reg_2891 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL8idct8_32_16_ce0_local = 1'b1;
    end else begin
        p_ZL8idct8_32_16_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (cmp_i_i_17_reg_2886 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL8idct8_32_17_ce0_local = 1'b1;
    end else begin
        p_ZL8idct8_32_17_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (cmp_i_i_18_reg_2881 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL8idct8_32_18_ce0_local = 1'b1;
    end else begin
        p_ZL8idct8_32_18_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (cmp_i_i_19_reg_2876 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL8idct8_32_19_ce0_local = 1'b1;
    end else begin
        p_ZL8idct8_32_19_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_fu_1610_p2 == 1'd1) & (icmp_ln73_fu_1636_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL8idct8_32_1_ce0_local = 1'b1;
    end else begin
        p_ZL8idct8_32_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (cmp_i_i_20_reg_2871 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL8idct8_32_20_ce0_local = 1'b1;
    end else begin
        p_ZL8idct8_32_20_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (cmp_i_i_21_reg_2866 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL8idct8_32_21_ce0_local = 1'b1;
    end else begin
        p_ZL8idct8_32_21_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (cmp_i_i_22_reg_2861 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL8idct8_32_22_ce0_local = 1'b1;
    end else begin
        p_ZL8idct8_32_22_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (cmp_i_i_23_reg_2856 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL8idct8_32_23_ce0_local = 1'b1;
    end else begin
        p_ZL8idct8_32_23_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (cmp_i_i_24_reg_2851 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL8idct8_32_24_ce0_local = 1'b1;
    end else begin
        p_ZL8idct8_32_24_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (cmp_i_i_25_reg_2846 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL8idct8_32_25_ce0_local = 1'b1;
    end else begin
        p_ZL8idct8_32_25_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (cmp_i_i_26_reg_2841 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL8idct8_32_26_ce0_local = 1'b1;
    end else begin
        p_ZL8idct8_32_26_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (cmp_i_i_27_reg_2836 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL8idct8_32_27_ce0_local = 1'b1;
    end else begin
        p_ZL8idct8_32_27_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (cmp_i_i_28_reg_2831 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL8idct8_32_28_ce0_local = 1'b1;
    end else begin
        p_ZL8idct8_32_28_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (cmp_i_i_29_reg_2826 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL8idct8_32_29_ce0_local = 1'b1;
    end else begin
        p_ZL8idct8_32_29_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (cmp_i_i_2_reg_2961 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL8idct8_32_2_ce0_local = 1'b1;
    end else begin
        p_ZL8idct8_32_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (cmp_i_i_30_reg_2821 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL8idct8_32_30_ce0_local = 1'b1;
    end else begin
        p_ZL8idct8_32_30_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (icmp200_reg_2816 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL8idct8_32_31_ce0_local = 1'b1;
    end else begin
        p_ZL8idct8_32_31_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp191_reg_2956 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL8idct8_32_3_ce0_local = 1'b1;
    end else begin
        p_ZL8idct8_32_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (cmp_i_i_4_reg_2951 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL8idct8_32_4_ce0_local = 1'b1;
    end else begin
        p_ZL8idct8_32_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (cmp_i_i_5_reg_2946 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL8idct8_32_5_ce0_local = 1'b1;
    end else begin
        p_ZL8idct8_32_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (cmp_i_i_6_reg_2941 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL8idct8_32_6_ce0_local = 1'b1;
    end else begin
        p_ZL8idct8_32_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp194_reg_2936 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL8idct8_32_7_ce0_local = 1'b1;
    end else begin
        p_ZL8idct8_32_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (cmp_i_i_8_reg_2931 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL8idct8_32_8_ce0_local = 1'b1;
    end else begin
        p_ZL8idct8_32_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (cmp_i_i_9_reg_2926 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZL8idct8_32_9_ce0_local = 1'b1;
    end else begin
        p_ZL8idct8_32_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln73_fu_1630_p2 = (ap_sig_allocacmp_j_2 + 6'd1);

assign add_ln87_fu_2504_p2 = ($signed(sext_ln87_fu_2500_p1) + $signed(conv3_i12_i_i_cast_reg_2811));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign ashr_ln87_fu_2513_p2 = $signed(add_ln87_reg_3565) >>> sh_prom_i_i_i_cast_reg_2801;

assign cmp_i_i_10_fu_1556_p2 = (($signed(cutoff) > $signed(32'd10)) ? 1'b1 : 1'b0);

assign cmp_i_i_11_fu_1550_p2 = (($signed(cutoff) > $signed(32'd11)) ? 1'b1 : 1'b0);

assign cmp_i_i_12_fu_1544_p2 = (($signed(cutoff) > $signed(32'd12)) ? 1'b1 : 1'b0);

assign cmp_i_i_13_fu_1538_p2 = (($signed(cutoff) > $signed(32'd13)) ? 1'b1 : 1'b0);

assign cmp_i_i_14_fu_1532_p2 = (($signed(cutoff) > $signed(32'd14)) ? 1'b1 : 1'b0);

assign cmp_i_i_16_fu_1520_p2 = (($signed(cutoff) > $signed(32'd16)) ? 1'b1 : 1'b0);

assign cmp_i_i_17_fu_1514_p2 = (($signed(cutoff) > $signed(32'd17)) ? 1'b1 : 1'b0);

assign cmp_i_i_18_fu_1508_p2 = (($signed(cutoff) > $signed(32'd18)) ? 1'b1 : 1'b0);

assign cmp_i_i_19_fu_1502_p2 = (($signed(cutoff) > $signed(32'd19)) ? 1'b1 : 1'b0);

assign cmp_i_i_20_fu_1496_p2 = (($signed(cutoff) > $signed(32'd20)) ? 1'b1 : 1'b0);

assign cmp_i_i_21_fu_1490_p2 = (($signed(cutoff) > $signed(32'd21)) ? 1'b1 : 1'b0);

assign cmp_i_i_22_fu_1484_p2 = (($signed(cutoff) > $signed(32'd22)) ? 1'b1 : 1'b0);

assign cmp_i_i_23_fu_1478_p2 = (($signed(cutoff) > $signed(32'd23)) ? 1'b1 : 1'b0);

assign cmp_i_i_24_fu_1472_p2 = (($signed(cutoff) > $signed(32'd24)) ? 1'b1 : 1'b0);

assign cmp_i_i_25_fu_1466_p2 = (($signed(cutoff) > $signed(32'd25)) ? 1'b1 : 1'b0);

assign cmp_i_i_26_fu_1460_p2 = (($signed(cutoff) > $signed(32'd26)) ? 1'b1 : 1'b0);

assign cmp_i_i_27_fu_1454_p2 = (($signed(cutoff) > $signed(32'd27)) ? 1'b1 : 1'b0);

assign cmp_i_i_28_fu_1448_p2 = (($signed(cutoff) > $signed(32'd28)) ? 1'b1 : 1'b0);

assign cmp_i_i_29_fu_1442_p2 = (($signed(cutoff) > $signed(32'd29)) ? 1'b1 : 1'b0);

assign cmp_i_i_2_fu_1604_p2 = (($signed(cutoff) > $signed(32'd2)) ? 1'b1 : 1'b0);

assign cmp_i_i_30_fu_1436_p2 = (($signed(cutoff) > $signed(32'd30)) ? 1'b1 : 1'b0);

assign cmp_i_i_4_fu_1592_p2 = (($signed(cutoff) > $signed(32'd4)) ? 1'b1 : 1'b0);

assign cmp_i_i_5_fu_1586_p2 = (($signed(cutoff) > $signed(32'd5)) ? 1'b1 : 1'b0);

assign cmp_i_i_6_fu_1580_p2 = (($signed(cutoff) > $signed(32'd6)) ? 1'b1 : 1'b0);

assign cmp_i_i_8_fu_1568_p2 = (($signed(cutoff) > $signed(32'd8)) ? 1'b1 : 1'b0);

assign cmp_i_i_9_fu_1562_p2 = (($signed(cutoff) > $signed(32'd9)) ? 1'b1 : 1'b0);

assign cmp_i_i_fu_1616_p2 = (($signed(cutoff) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign conv3_i12_i_i_cast_fu_1426_p1 = $signed(conv3_i12_i_i);

assign dst_0 = select_ln8_fu_2546_p3;

assign dst_1 = select_ln8_fu_2546_p3;

assign dst_10 = select_ln8_fu_2546_p3;

assign dst_11 = select_ln8_fu_2546_p3;

assign dst_12 = select_ln8_fu_2546_p3;

assign dst_13 = select_ln8_fu_2546_p3;

assign dst_14 = select_ln8_fu_2546_p3;

assign dst_15 = select_ln8_fu_2546_p3;

assign dst_16 = select_ln8_fu_2546_p3;

assign dst_17 = select_ln8_fu_2546_p3;

assign dst_18 = select_ln8_fu_2546_p3;

assign dst_19 = select_ln8_fu_2546_p3;

assign dst_2 = select_ln8_fu_2546_p3;

assign dst_20 = select_ln8_fu_2546_p3;

assign dst_21 = select_ln8_fu_2546_p3;

assign dst_22 = select_ln8_fu_2546_p3;

assign dst_23 = select_ln8_fu_2546_p3;

assign dst_24 = select_ln8_fu_2546_p3;

assign dst_25 = select_ln8_fu_2546_p3;

assign dst_26 = select_ln8_fu_2546_p3;

assign dst_27 = select_ln8_fu_2546_p3;

assign dst_28 = select_ln8_fu_2546_p3;

assign dst_29 = select_ln8_fu_2546_p3;

assign dst_3 = select_ln8_fu_2546_p3;

assign dst_30 = select_ln8_fu_2546_p3;

assign dst_31 = select_ln8_fu_2546_p3;

assign dst_4 = select_ln8_fu_2546_p3;

assign dst_5 = select_ln8_fu_2546_p3;

assign dst_6 = select_ln8_fu_2546_p3;

assign dst_7 = select_ln8_fu_2546_p3;

assign dst_8 = select_ln8_fu_2546_p3;

assign dst_9 = select_ln8_fu_2546_p3;

assign icmp191_fu_1598_p2 = (($signed(empty_40) > $signed(30'd0)) ? 1'b1 : 1'b0);

assign icmp194_fu_1574_p2 = (($signed(empty_39) > $signed(29'd0)) ? 1'b1 : 1'b0);

assign icmp197_fu_1526_p2 = (($signed(empty_38) > $signed(28'd0)) ? 1'b1 : 1'b0);

assign icmp200_fu_1430_p2 = (($signed(empty_37) > $signed(27'd0)) ? 1'b1 : 1'b0);

assign icmp_fu_1610_p2 = (($signed(empty) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln73_fu_1636_p2 = ((ap_sig_allocacmp_j_2 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln8_fu_2532_p2 = (($signed(scaled_reg_3571) < $signed(oMin)) ? 1'b1 : 1'b0);

assign icmp_ln9_fu_2536_p2 = (($signed(scaled_reg_3571) > $signed(oMax)) ? 1'b1 : 1'b0);

assign p_ZL8idct8_32_0_address0 = zext_ln73_fu_1642_p1;

assign p_ZL8idct8_32_10_address0 = zext_ln73_reg_2980_pp0_iter5_reg;

assign p_ZL8idct8_32_11_address0 = zext_ln73_reg_2980_pp0_iter6_reg;

assign p_ZL8idct8_32_12_address0 = zext_ln73_reg_2980_pp0_iter6_reg;

assign p_ZL8idct8_32_13_address0 = zext_ln73_reg_2980_pp0_iter7_reg;

assign p_ZL8idct8_32_14_address0 = zext_ln73_reg_2980_pp0_iter8_reg;

assign p_ZL8idct8_32_15_address0 = zext_ln73_reg_2980_pp0_iter8_reg;

assign p_ZL8idct8_32_16_address0 = zext_ln73_reg_2980_pp0_iter9_reg;

assign p_ZL8idct8_32_17_address0 = zext_ln73_reg_2980_pp0_iter10_reg;

assign p_ZL8idct8_32_18_address0 = zext_ln73_reg_2980_pp0_iter10_reg;

assign p_ZL8idct8_32_19_address0 = zext_ln73_reg_2980_pp0_iter11_reg;

assign p_ZL8idct8_32_1_address0 = zext_ln73_fu_1642_p1;

assign p_ZL8idct8_32_20_address0 = zext_ln73_reg_2980_pp0_iter12_reg;

assign p_ZL8idct8_32_21_address0 = zext_ln73_reg_2980_pp0_iter12_reg;

assign p_ZL8idct8_32_22_address0 = zext_ln73_reg_2980_pp0_iter13_reg;

assign p_ZL8idct8_32_23_address0 = zext_ln73_reg_2980_pp0_iter14_reg;

assign p_ZL8idct8_32_24_address0 = zext_ln73_reg_2980_pp0_iter14_reg;

assign p_ZL8idct8_32_25_address0 = zext_ln73_reg_2980_pp0_iter14_reg;

assign p_ZL8idct8_32_26_address0 = zext_ln73_reg_2980_pp0_iter14_reg;

assign p_ZL8idct8_32_27_address0 = zext_ln73_reg_2980_pp0_iter14_reg;

assign p_ZL8idct8_32_28_address0 = zext_ln73_reg_2980_pp0_iter14_reg;

assign p_ZL8idct8_32_29_address0 = zext_ln73_reg_2980_pp0_iter14_reg;

assign p_ZL8idct8_32_2_address0 = zext_ln73_reg_2980;

assign p_ZL8idct8_32_30_address0 = zext_ln73_reg_2980_pp0_iter14_reg;

assign p_ZL8idct8_32_31_address0 = zext_ln73_reg_2980_pp0_iter14_reg;

assign p_ZL8idct8_32_3_address0 = zext_ln73_reg_2980;

assign p_ZL8idct8_32_4_address0 = zext_ln73_reg_2980_pp0_iter1_reg;

assign p_ZL8idct8_32_5_address0 = zext_ln73_reg_2980_pp0_iter2_reg;

assign p_ZL8idct8_32_6_address0 = zext_ln73_reg_2980_pp0_iter2_reg;

assign p_ZL8idct8_32_7_address0 = zext_ln73_reg_2980_pp0_iter3_reg;

assign p_ZL8idct8_32_8_address0 = zext_ln73_reg_2980_pp0_iter4_reg;

assign p_ZL8idct8_32_9_address0 = zext_ln73_reg_2980_pp0_iter4_reg;

assign scaled_fu_2525_p3 = ((empty_36[0:0] == 1'b1) ? trunc_ln87_fu_2517_p1 : trunc_ln87_1_fu_2521_p1);

assign select_ln8_fu_2546_p3 = ((icmp_ln8_fu_2532_p2[0:0] == 1'b1) ? oMin : select_ln9_fu_2540_p3);

assign select_ln9_fu_2540_p3 = ((icmp_ln9_fu_2536_p2[0:0] == 1'b1) ? oMax : scaled_reg_3571);

assign sext_ln83_10_fu_1937_p1 = $signed(p_ZL8idct8_32_11_q0);

assign sext_ln83_11_fu_1948_p1 = $signed(p_ZL8idct8_32_12_q0);

assign sext_ln83_12_fu_1981_p1 = $signed(p_ZL8idct8_32_13_q0);

assign sext_ln83_13_fu_2017_p1 = $signed(p_ZL8idct8_32_14_q0);

assign sext_ln83_14_fu_2028_p1 = $signed(p_ZL8idct8_32_15_q0);

assign sext_ln83_15_fu_2061_p1 = $signed(p_ZL8idct8_32_16_q0);

assign sext_ln83_16_fu_2097_p1 = $signed(p_ZL8idct8_32_17_q0);

assign sext_ln83_17_fu_2108_p1 = $signed(p_ZL8idct8_32_18_q0);

assign sext_ln83_18_fu_2141_p1 = $signed(p_ZL8idct8_32_19_q0);

assign sext_ln83_19_fu_2177_p1 = $signed(p_ZL8idct8_32_20_q0);

assign sext_ln83_1_fu_1695_p1 = $signed(p_ZL8idct8_32_2_q0);

assign sext_ln83_20_fu_2188_p1 = $signed(p_ZL8idct8_32_21_q0);

assign sext_ln83_21_fu_2221_p1 = $signed(p_ZL8idct8_32_22_q0);

assign sext_ln83_22_fu_2285_p1 = $signed(p_ZL8idct8_32_23_q0);

assign sext_ln83_23_fu_2296_p1 = $signed(p_ZL8idct8_32_24_q0);

assign sext_ln83_24_fu_2325_p1 = $signed(p_ZL8idct8_32_25_load_reg_3440);

assign sext_ln83_25_fu_2352_p1 = $signed(p_ZL8idct8_32_26_load_reg_3445_pp0_iter17_reg);

assign sext_ln83_26_fu_2362_p1 = $signed(p_ZL8idct8_32_27_load_reg_3450_pp0_iter17_reg);

assign sext_ln83_27_fu_2390_p1 = $signed(p_ZL8idct8_32_28_load_reg_3455_pp0_iter18_reg);

assign sext_ln83_28_fu_2417_p1 = $signed(p_ZL8idct8_32_29_load_reg_3460_pp0_iter19_reg);

assign sext_ln83_29_fu_2427_p1 = $signed(p_ZL8idct8_32_30_load_reg_3465_pp0_iter19_reg);

assign sext_ln83_2_fu_1706_p1 = $signed(p_ZL8idct8_32_3_q0);

assign sext_ln83_30_fu_2455_p1 = $signed(p_ZL8idct8_32_31_load_reg_3470_pp0_iter20_reg);

assign sext_ln83_3_fu_1741_p1 = $signed(p_ZL8idct8_32_4_q0);

assign sext_ln83_4_fu_1777_p1 = $signed(p_ZL8idct8_32_5_q0);

assign sext_ln83_5_fu_1788_p1 = $signed(p_ZL8idct8_32_6_q0);

assign sext_ln83_6_fu_1821_p1 = $signed(p_ZL8idct8_32_7_q0);

assign sext_ln83_7_fu_1857_p1 = $signed(p_ZL8idct8_32_8_q0);

assign sext_ln83_8_fu_1868_p1 = $signed(p_ZL8idct8_32_9_q0);

assign sext_ln83_9_fu_1901_p1 = $signed(p_ZL8idct8_32_10_q0);

assign sext_ln83_fu_1676_p1 = $signed(p_ZL8idct8_32_1_q0);

assign sext_ln87_fu_2500_p1 = $signed(sum_78_fu_2493_p3);

assign sh_prom_i9_i_i_cast_fu_1422_p1 = sh_prom_i9_i_i;

assign sh_prom_i_i_i_cast_fu_1418_p1 = sh_prom_i_i_i;

assign shl_ln87_fu_2509_p2 = add_ln87_reg_3565 << sh_prom_i9_i_i_cast_reg_2806;

assign sum_16_fu_1721_p3 = ((cmp_i_i_reg_2971[0:0] == 1'b1) ? grp_fu_1290_p2 : 32'd0);

assign sum_17_fu_1728_p2 = (grp_fu_1294_p2 + sum_16_fu_1721_p3);

assign sum_18_fu_1734_p3 = ((icmp_reg_2966[0:0] == 1'b1) ? sum_17_fu_1728_p2 : sum_16_fu_1721_p3);

assign sum_19_fu_1760_p2 = (grp_fu_1298_p2 + sum_18_reg_3067);

assign sum_20_fu_1765_p3 = ((cmp_i_i_2_reg_2961[0:0] == 1'b1) ? sum_19_fu_1760_p2 : sum_18_reg_3067);

assign sum_21_fu_1771_p2 = (grp_fu_1302_p2 + sum_20_fu_1765_p3);

assign sum_22_fu_1803_p3 = ((icmp191_reg_2956[0:0] == 1'b1) ? sum_21_reg_3094 : sum_20_reg_3089);

assign sum_23_fu_1808_p2 = (grp_fu_1306_p2 + sum_22_fu_1803_p3);

assign sum_24_fu_1814_p3 = ((cmp_i_i_4_reg_2951[0:0] == 1'b1) ? sum_23_fu_1808_p2 : sum_22_fu_1803_p3);

assign sum_25_fu_1840_p2 = (grp_fu_1310_p2 + sum_24_reg_3116);

assign sum_26_fu_1845_p3 = ((cmp_i_i_5_reg_2946[0:0] == 1'b1) ? sum_25_fu_1840_p2 : sum_24_reg_3116);

assign sum_27_fu_1851_p2 = (grp_fu_1314_p2 + sum_26_fu_1845_p3);

assign sum_28_fu_1883_p3 = ((cmp_i_i_6_reg_2941[0:0] == 1'b1) ? sum_27_reg_3143 : sum_26_reg_3138);

assign sum_29_fu_1888_p2 = (grp_fu_1318_p2 + sum_28_fu_1883_p3);

assign sum_30_fu_1894_p3 = ((icmp194_reg_2936[0:0] == 1'b1) ? sum_29_fu_1888_p2 : sum_28_fu_1883_p3);

assign sum_31_fu_1920_p2 = (grp_fu_1322_p2 + sum_30_reg_3165);

assign sum_32_fu_1925_p3 = ((cmp_i_i_8_reg_2931[0:0] == 1'b1) ? sum_31_fu_1920_p2 : sum_30_reg_3165);

assign sum_33_fu_1931_p2 = (grp_fu_1326_p2 + sum_32_fu_1925_p3);

assign sum_34_fu_1963_p3 = ((cmp_i_i_9_reg_2926[0:0] == 1'b1) ? sum_33_reg_3192 : sum_32_reg_3187);

assign sum_35_fu_1968_p2 = (grp_fu_1330_p2 + sum_34_fu_1963_p3);

assign sum_36_fu_1974_p3 = ((cmp_i_i_10_reg_2921[0:0] == 1'b1) ? sum_35_fu_1968_p2 : sum_34_fu_1963_p3);

assign sum_37_fu_2000_p2 = (grp_fu_1334_p2 + sum_36_reg_3214);

assign sum_38_fu_2005_p3 = ((cmp_i_i_11_reg_2916[0:0] == 1'b1) ? sum_37_fu_2000_p2 : sum_36_reg_3214);

assign sum_39_fu_2011_p2 = (grp_fu_1338_p2 + sum_38_fu_2005_p3);

assign sum_40_fu_2043_p3 = ((cmp_i_i_12_reg_2911[0:0] == 1'b1) ? sum_39_reg_3241 : sum_38_reg_3236);

assign sum_41_fu_2048_p2 = (grp_fu_1342_p2 + sum_40_fu_2043_p3);

assign sum_42_fu_2054_p3 = ((cmp_i_i_13_reg_2906[0:0] == 1'b1) ? sum_41_fu_2048_p2 : sum_40_fu_2043_p3);

assign sum_43_fu_2080_p2 = (grp_fu_1346_p2 + sum_42_reg_3263);

assign sum_44_fu_2085_p3 = ((cmp_i_i_14_reg_2901[0:0] == 1'b1) ? sum_43_fu_2080_p2 : sum_42_reg_3263);

assign sum_45_fu_2091_p2 = (grp_fu_1350_p2 + sum_44_fu_2085_p3);

assign sum_46_fu_2123_p3 = ((icmp197_reg_2896[0:0] == 1'b1) ? sum_45_reg_3290 : sum_44_reg_3285);

assign sum_47_fu_2128_p2 = (grp_fu_1354_p2 + sum_46_fu_2123_p3);

assign sum_48_fu_2134_p3 = ((cmp_i_i_16_reg_2891[0:0] == 1'b1) ? sum_47_fu_2128_p2 : sum_46_fu_2123_p3);

assign sum_49_fu_2160_p2 = (grp_fu_1358_p2 + sum_48_reg_3312);

assign sum_50_fu_2165_p3 = ((cmp_i_i_17_reg_2886[0:0] == 1'b1) ? sum_49_fu_2160_p2 : sum_48_reg_3312);

assign sum_51_fu_2171_p2 = (grp_fu_1362_p2 + sum_50_fu_2165_p3);

assign sum_52_fu_2203_p3 = ((cmp_i_i_18_reg_2881[0:0] == 1'b1) ? sum_51_reg_3339 : sum_50_reg_3334);

assign sum_53_fu_2208_p2 = (grp_fu_1366_p2 + sum_52_fu_2203_p3);

assign sum_54_fu_2214_p3 = ((cmp_i_i_19_reg_2876[0:0] == 1'b1) ? sum_53_fu_2208_p2 : sum_52_fu_2203_p3);

assign sum_55_fu_2268_p2 = (grp_fu_1370_p2 + sum_54_reg_3361);

assign sum_56_fu_2273_p3 = ((cmp_i_i_20_reg_2871[0:0] == 1'b1) ? sum_55_fu_2268_p2 : sum_54_reg_3361);

assign sum_57_fu_2279_p2 = (grp_fu_1374_p2 + sum_56_fu_2273_p3);

assign sum_58_fu_2307_p3 = ((cmp_i_i_21_reg_2866[0:0] == 1'b1) ? sum_57_reg_3423 : sum_56_reg_3418);

assign sum_59_fu_2312_p2 = (grp_fu_1378_p2 + sum_58_fu_2307_p3);

assign sum_60_fu_2318_p3 = ((cmp_i_i_22_reg_2861[0:0] == 1'b1) ? sum_59_fu_2312_p2 : sum_58_fu_2307_p3);

assign sum_61_fu_2335_p2 = (grp_fu_1382_p2 + sum_60_reg_3475);

assign sum_62_fu_2340_p3 = ((cmp_i_i_23_reg_2856[0:0] == 1'b1) ? sum_61_fu_2335_p2 : sum_60_reg_3475);

assign sum_63_fu_2346_p2 = (grp_fu_1386_p2 + sum_62_fu_2340_p3);

assign sum_64_fu_2372_p3 = ((cmp_i_i_24_reg_2851[0:0] == 1'b1) ? sum_63_reg_3492 : sum_62_reg_3487);

assign sum_65_fu_2377_p2 = (grp_fu_1390_p2 + sum_64_fu_2372_p3);

assign sum_66_fu_2383_p3 = ((cmp_i_i_25_reg_2846[0:0] == 1'b1) ? sum_65_fu_2377_p2 : sum_64_fu_2372_p3);

assign sum_67_fu_2400_p2 = (grp_fu_1394_p2 + sum_66_reg_3509);

assign sum_68_fu_2405_p3 = ((cmp_i_i_26_reg_2841[0:0] == 1'b1) ? sum_67_fu_2400_p2 : sum_66_reg_3509);

assign sum_69_fu_2411_p2 = (grp_fu_1398_p2 + sum_68_fu_2405_p3);

assign sum_70_fu_2437_p3 = ((cmp_i_i_27_reg_2836[0:0] == 1'b1) ? sum_69_reg_3526 : sum_68_reg_3521);

assign sum_71_fu_2442_p2 = (grp_fu_1402_p2 + sum_70_fu_2437_p3);

assign sum_72_fu_2448_p3 = ((cmp_i_i_28_reg_2831[0:0] == 1'b1) ? sum_71_fu_2442_p2 : sum_70_fu_2437_p3);

assign sum_73_fu_2465_p2 = (grp_fu_1406_p2 + sum_72_reg_3543);

assign sum_74_fu_2470_p3 = ((cmp_i_i_29_reg_2826[0:0] == 1'b1) ? sum_73_fu_2465_p2 : sum_72_reg_3543);

assign sum_75_fu_2476_p2 = (grp_fu_1410_p2 + sum_74_fu_2470_p3);

assign sum_76_fu_2482_p3 = ((cmp_i_i_30_reg_2821[0:0] == 1'b1) ? sum_75_reg_3560 : sum_74_reg_3555);

assign sum_77_fu_2487_p2 = (grp_fu_1414_p2 + sum_76_fu_2482_p3);

assign sum_78_fu_2493_p3 = ((icmp200_reg_2816[0:0] == 1'b1) ? sum_77_fu_2487_p2 : sum_76_fu_2482_p3);

assign trunc_ln73_fu_1648_p1 = ap_sig_allocacmp_j_2[4:0];

assign trunc_ln87_1_fu_2521_p1 = ashr_ln87_fu_2513_p2[31:0];

assign trunc_ln87_fu_2517_p1 = shl_ln87_fu_2509_p2[31:0];

assign zext_ln73_fu_1642_p1 = ap_sig_allocacmp_j_2;

assign zext_ln83_fu_1665_p1 = p_ZL8idct8_32_0_q0;

always @ (posedge ap_clk) begin
    sh_prom_i_i_i_cast_reg_2801[32] <= 1'b0;
    sh_prom_i9_i_i_cast_reg_2806[32] <= 1'b0;
    zext_ln73_reg_2980[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln73_reg_2980_pp0_iter1_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln73_reg_2980_pp0_iter2_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln73_reg_2980_pp0_iter3_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln73_reg_2980_pp0_iter4_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln73_reg_2980_pp0_iter5_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln73_reg_2980_pp0_iter6_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln73_reg_2980_pp0_iter7_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln73_reg_2980_pp0_iter8_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln73_reg_2980_pp0_iter9_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln73_reg_2980_pp0_iter10_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln73_reg_2980_pp0_iter11_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln73_reg_2980_pp0_iter12_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln73_reg_2980_pp0_iter13_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln73_reg_2980_pp0_iter14_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
end

endmodule //IDCT8_IDCT8B32_Pipeline_VITIS_LOOP_73_1
