\hypertarget{stm32f1xx__hal__usart_8h}{}\doxysection{STM32\+F1xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32f1xx\+\_\+hal\+\_\+usart.h File Reference}
\label{stm32f1xx__hal__usart_8h}\index{STM32F1xx\_HAL\_Driver/Inc/stm32f1xx\_hal\_usart.h@{STM32F1xx\_HAL\_Driver/Inc/stm32f1xx\_hal\_usart.h}}


Header file of USART HAL module.  


{\ttfamily \#include \char`\"{}stm32f1xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
Include dependency graph for stm32f1xx\+\_\+hal\+\_\+usart.\+h\+:
% FIG 0
This graph shows which files directly or indirectly include this file\+:
% FIG 1
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_u_s_a_r_t___init_type_def}{USART\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em USART Init Structure definition. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_____u_s_a_r_t___handle_type_def}{\+\_\+\+\_\+\+USART\+\_\+\+Handle\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em USART handle Structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___error___code_ga17532bdd4160fffddb630e7c8bcbb2f6}{HAL\+\_\+\+USART\+\_\+\+ERROR\+\_\+\+NONE}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___error___code_ga269cd569ad4cdd7f71fb981a4ab1f798}{HAL\+\_\+\+USART\+\_\+\+ERROR\+\_\+\+PE}}~0x00000001U
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___error___code_ga249f36e7ac22c4f4bce2f4ab8b8341a4}{HAL\+\_\+\+USART\+\_\+\+ERROR\+\_\+\+NE}}~0x00000002U
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___error___code_ga34fc0a7c8c2485f49c12d86c731d4a8b}{HAL\+\_\+\+USART\+\_\+\+ERROR\+\_\+\+FE}}~0x00000004U
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___error___code_gae9a3360202080eefcffba1defac9e2a9}{HAL\+\_\+\+USART\+\_\+\+ERROR\+\_\+\+ORE}}~0x00000008U
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___error___code_ga49cb372d5bf22d7de63b4ab1579a3527}{HAL\+\_\+\+USART\+\_\+\+ERROR\+\_\+\+DMA}}~0x00000010U
\item 
\#define {\bfseries USART\+\_\+\+WORDLENGTH\+\_\+8B}~0x00000000U
\item 
\#define {\bfseries USART\+\_\+\+WORDLENGTH\+\_\+9B}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f0288b9c6aaeca7cb6550a2e6833e2}{USART\+\_\+\+CR1\+\_\+M}})
\item 
\#define {\bfseries USART\+\_\+\+STOPBITS\+\_\+1}~0x00000000U
\item 
\#define {\bfseries USART\+\_\+\+STOPBITS\+\_\+0\+\_\+5}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee6ee01c6e5325b378b2209ef20d0a61}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+0}})
\item 
\#define {\bfseries USART\+\_\+\+STOPBITS\+\_\+2}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b24d14f0e5d1c76c878b08aad44d02b}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+1}})
\item 
\#define {\bfseries USART\+\_\+\+STOPBITS\+\_\+1\+\_\+5}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee6ee01c6e5325b378b2209ef20d0a61}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b24d14f0e5d1c76c878b08aad44d02b}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+1}}))
\item 
\#define {\bfseries USART\+\_\+\+PARITY\+\_\+\+NONE}~0x00000000U
\item 
\#define {\bfseries USART\+\_\+\+PARITY\+\_\+\+EVEN}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60f8fcf084f9a8514efafb617c70b074}{USART\+\_\+\+CR1\+\_\+\+PCE}})
\item 
\#define {\bfseries USART\+\_\+\+PARITY\+\_\+\+ODD}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60f8fcf084f9a8514efafb617c70b074}{USART\+\_\+\+CR1\+\_\+\+PCE}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e159d36ab2c93a2c1942df60e9eebbe}{USART\+\_\+\+CR1\+\_\+\+PS}}))
\item 
\#define {\bfseries USART\+\_\+\+MODE\+\_\+\+RX}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0d5d407a22264de847bc1b40a17aeb}{USART\+\_\+\+CR1\+\_\+\+RE}})
\item 
\#define {\bfseries USART\+\_\+\+MODE\+\_\+\+TX}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade7f090b04fd78b755b43357ecaa9622}{USART\+\_\+\+CR1\+\_\+\+TE}})
\item 
\#define {\bfseries USART\+\_\+\+MODE\+\_\+\+TX\+\_\+\+RX}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade7f090b04fd78b755b43357ecaa9622}{USART\+\_\+\+CR1\+\_\+\+TE}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0d5d407a22264de847bc1b40a17aeb}{USART\+\_\+\+CR1\+\_\+\+RE}}))
\item 
\#define {\bfseries USART\+\_\+\+CLOCK\+\_\+\+DISABLE}~0x00000000U
\item 
\#define {\bfseries USART\+\_\+\+CLOCK\+\_\+\+ENABLE}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42a396cde02ffa0c4d3fd9817b6af853}{USART\+\_\+\+CR2\+\_\+\+CLKEN}})
\item 
\#define {\bfseries USART\+\_\+\+POLARITY\+\_\+\+LOW}~0x00000000U
\item 
\#define {\bfseries USART\+\_\+\+POLARITY\+\_\+\+HIGH}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb4336ac93d94d4e78f9fb7b3a0dc68}{USART\+\_\+\+CR2\+\_\+\+CPOL}})
\item 
\#define {\bfseries USART\+\_\+\+PHASE\+\_\+1\+EDGE}~0x00000000U
\item 
\#define {\bfseries USART\+\_\+\+PHASE\+\_\+2\+EDGE}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga362976ce813e58310399d113d2cf09cb}{USART\+\_\+\+CR2\+\_\+\+CPHA}})
\item 
\#define {\bfseries USART\+\_\+\+LASTBIT\+\_\+\+DISABLE}~0x00000000U
\item 
\#define {\bfseries USART\+\_\+\+LASTBIT\+\_\+\+ENABLE}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a62e93ae7864e89622bdd92508b615e}{USART\+\_\+\+CR2\+\_\+\+LBCL}})
\item 
\#define {\bfseries USART\+\_\+\+NACK\+\_\+\+ENABLE}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f3b70b2ee9ff0b59e952fd7ab04373c}{USART\+\_\+\+CR3\+\_\+\+NACK}})
\item 
\#define {\bfseries USART\+\_\+\+NACK\+\_\+\+DISABLE}~0x00000000U
\item 
\#define {\bfseries USART\+\_\+\+FLAG\+\_\+\+TXE}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65e9cddf0890113d405342f1d8b5b980}{USART\+\_\+\+SR\+\_\+\+TXE}})
\item 
\#define {\bfseries USART\+\_\+\+FLAG\+\_\+\+TC}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76229b05ac37a5a688e6ba45851a29f1}{USART\+\_\+\+SR\+\_\+\+TC}})
\item 
\#define {\bfseries USART\+\_\+\+FLAG\+\_\+\+RXNE}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0c99e2bb265b3d58a91aca7a93f7836}{USART\+\_\+\+SR\+\_\+\+RXNE}})
\item 
\#define {\bfseries USART\+\_\+\+FLAG\+\_\+\+IDLE}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga336fa8c9965ce18c10972ac80ded611f}{USART\+\_\+\+SR\+\_\+\+IDLE}})
\item 
\#define {\bfseries USART\+\_\+\+FLAG\+\_\+\+ORE}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4560fc7a60df4bdf402fc7219ae7b558}{USART\+\_\+\+SR\+\_\+\+ORE}})
\item 
\#define {\bfseries USART\+\_\+\+FLAG\+\_\+\+NE}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8938468c5666a8305ade6d80d467c572}{USART\+\_\+\+SR\+\_\+\+NE}})
\item 
\#define {\bfseries USART\+\_\+\+FLAG\+\_\+\+FE}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eb6fd3f820bd12e0b5a981de1894804}{USART\+\_\+\+SR\+\_\+\+FE}})
\item 
\#define {\bfseries USART\+\_\+\+FLAG\+\_\+\+PE}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac88be3484245af8c1b271ae5c1b97a14}{USART\+\_\+\+SR\+\_\+\+PE}})
\item 
\#define {\bfseries USART\+\_\+\+IT\+\_\+\+PE}~((uint32\+\_\+t)(USART\+\_\+\+CR1\+\_\+\+REG\+\_\+\+INDEX $<$$<$ 28U $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27405d413b6d355ccdb076d52fef6875}{USART\+\_\+\+CR1\+\_\+\+PEIE}}))
\item 
\#define {\bfseries USART\+\_\+\+IT\+\_\+\+TXE}~((uint32\+\_\+t)(USART\+\_\+\+CR1\+\_\+\+REG\+\_\+\+INDEX $<$$<$ 28U $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70422871d15f974b464365e7fe1877e9}{USART\+\_\+\+CR1\+\_\+\+TXEIE}}))
\item 
\#define {\bfseries USART\+\_\+\+IT\+\_\+\+TC}~((uint32\+\_\+t)(USART\+\_\+\+CR1\+\_\+\+REG\+\_\+\+INDEX $<$$<$ 28U $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17130690a1ca95b972429eb64d4254e}{USART\+\_\+\+CR1\+\_\+\+TCIE}}))
\item 
\#define {\bfseries USART\+\_\+\+IT\+\_\+\+RXNE}~((uint32\+\_\+t)(USART\+\_\+\+CR1\+\_\+\+REG\+\_\+\+INDEX $<$$<$ 28U $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91118f867adfdb2e805beea86666de04}{USART\+\_\+\+CR1\+\_\+\+RXNEIE}}))
\item 
\#define {\bfseries USART\+\_\+\+IT\+\_\+\+IDLE}~((uint32\+\_\+t)(USART\+\_\+\+CR1\+\_\+\+REG\+\_\+\+INDEX $<$$<$ 28U $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5221d09eebd12445a20f221bf98066f8}{USART\+\_\+\+CR1\+\_\+\+IDLEIE}}))
\item 
\#define {\bfseries USART\+\_\+\+IT\+\_\+\+ERR}~((uint32\+\_\+t)(USART\+\_\+\+CR3\+\_\+\+REG\+\_\+\+INDEX $<$$<$ 28U $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed1a39c551b1641128f81893ff558d0}{USART\+\_\+\+CR3\+\_\+\+EIE}}))
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___exported___macros_ga953ddcf8e901974e9f73e7d337238170}{\+\_\+\+\_\+\+HAL\+\_\+\+USART\+\_\+\+RESET\+\_\+\+HANDLE\+\_\+\+STATE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$State = \mbox{\hyperlink{group___u_s_a_r_t___exported___types_gga502e7abdfa6b24f0f6b40cf60c7383c5ab78adc4ded45529f2cf9e74150e49696}{HAL\+\_\+\+USART\+\_\+\+STATE\+\_\+\+RESET}})
\begin{DoxyCompactList}\small\item\em Reset USART handle state. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___exported___macros_ga16b9a5a85a8edc0464db168c2db21b3a}{\+\_\+\+\_\+\+HAL\+\_\+\+USART\+\_\+\+GET\+\_\+\+FLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR \& (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Check whether the specified USART flag is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___exported___macros_gaff3cb6ff740b240764e7844eaf3d6807}{\+\_\+\+\_\+\+HAL\+\_\+\+USART\+\_\+\+CLEAR\+\_\+\+FLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR = $\sim$(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clear the specified USART pending flags. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___exported___macros_ga8d03cf61b8ec17b505cb4eac48333632}{\+\_\+\+\_\+\+HAL\+\_\+\+USART\+\_\+\+CLEAR\+\_\+\+PEFLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Clear the USART PE pending flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___exported___macros_ga816bc7a3be6d6a96e4b69078679d9d4c}{\+\_\+\+\_\+\+HAL\+\_\+\+USART\+\_\+\+CLEAR\+\_\+\+FEFLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~\mbox{\hyperlink{group___u_s_a_r_t___exported___macros_ga8d03cf61b8ec17b505cb4eac48333632}{\+\_\+\+\_\+\+HAL\+\_\+\+USART\+\_\+\+CLEAR\+\_\+\+PEFLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Clear the USART FE pending flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___exported___macros_ga740fe9f08804ae46a8421a4ecc81a734}{\+\_\+\+\_\+\+HAL\+\_\+\+USART\+\_\+\+CLEAR\+\_\+\+NEFLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~\mbox{\hyperlink{group___u_s_a_r_t___exported___macros_ga8d03cf61b8ec17b505cb4eac48333632}{\+\_\+\+\_\+\+HAL\+\_\+\+USART\+\_\+\+CLEAR\+\_\+\+PEFLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Clear the USART NE pending flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___exported___macros_gacf8140c2c877760459410dfa3cf2f4b3}{\+\_\+\+\_\+\+HAL\+\_\+\+USART\+\_\+\+CLEAR\+\_\+\+OREFLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~\mbox{\hyperlink{group___u_s_a_r_t___exported___macros_ga8d03cf61b8ec17b505cb4eac48333632}{\+\_\+\+\_\+\+HAL\+\_\+\+USART\+\_\+\+CLEAR\+\_\+\+PEFLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Clear the USART ORE pending flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___exported___macros_ga9805694ed8725e6b1f52c5f16cf7bbef}{\+\_\+\+\_\+\+HAL\+\_\+\+USART\+\_\+\+CLEAR\+\_\+\+IDLEFLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~\mbox{\hyperlink{group___u_s_a_r_t___exported___macros_ga8d03cf61b8ec17b505cb4eac48333632}{\+\_\+\+\_\+\+HAL\+\_\+\+USART\+\_\+\+CLEAR\+\_\+\+PEFLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Clear the USART IDLE pending flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___exported___macros_ga2258521c741456b4254064958ca7ef51}{\+\_\+\+\_\+\+HAL\+\_\+\+USART\+\_\+\+ENABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified USART interrupts. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+USART\+\_\+\+DISABLE\+\_\+\+IT}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___exported___macros_ga3ab781c75a319bd41e4b64098259f018}{\+\_\+\+\_\+\+HAL\+\_\+\+USART\+\_\+\+GET\+\_\+\+IT\+\_\+\+SOURCE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+IT\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Checks whether the specified USART interrupt has occurred or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___exported___macros_gab18a3100efa1cf12b5874cadec193e04}{\+\_\+\+\_\+\+HAL\+\_\+\+USART\+\_\+\+ONE\+\_\+\+BIT\+\_\+\+SAMPLE\+\_\+\+ENABLE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR3 $\vert$= \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a96fb1a7beab602cbc8cb0393593826}{USART\+\_\+\+CR3\+\_\+\+ONEBIT}})
\begin{DoxyCompactList}\small\item\em Macro to enable the USART\textquotesingle{}s one bit sample method. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___exported___macros_ga78be92ca3073a9029f4696dc2fbb7b71}{\+\_\+\+\_\+\+HAL\+\_\+\+USART\+\_\+\+ONE\+\_\+\+BIT\+\_\+\+SAMPLE\+\_\+\+DISABLE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR3 \&= (uint16\+\_\+t)$\sim$((uint16\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a96fb1a7beab602cbc8cb0393593826}{USART\+\_\+\+CR3\+\_\+\+ONEBIT}}))
\begin{DoxyCompactList}\small\item\em Macro to disable the USART\textquotesingle{}s one bit sample method. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___exported___macros_ga60e106d6d610ea5fa1ab2d5ca079a8cf}{\+\_\+\+\_\+\+HAL\+\_\+\+USART\+\_\+\+ENABLE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR1 $\vert$= \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb650676aaae4a5203f372d497d5947}{USART\+\_\+\+CR1\+\_\+\+UE}})
\begin{DoxyCompactList}\small\item\em Enable USART. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___exported___macros_ga8cc760b7a382db42655d21a5edbfc227}{\+\_\+\+\_\+\+HAL\+\_\+\+USART\+\_\+\+DISABLE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR1 \&= $\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb650676aaae4a5203f372d497d5947}{USART\+\_\+\+CR1\+\_\+\+UE}})
\begin{DoxyCompactList}\small\item\em Disable USART. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___private___constants_ga034341c78baf4241878310a22ec76a06}{USART\+\_\+\+IT\+\_\+\+MASK}}
\begin{DoxyCompactList}\small\item\em USART interruptions flag mask. \end{DoxyCompactList}\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+REG\+\_\+\+INDEX}~1U
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+REG\+\_\+\+INDEX}~2U
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+REG\+\_\+\+INDEX}~3U
\item 
\#define {\bfseries IS\+\_\+\+USART\+\_\+\+NACK\+\_\+\+STATE}(NACK)
\item 
\#define {\bfseries IS\+\_\+\+USART\+\_\+\+LASTBIT}(LASTBIT)
\item 
\#define {\bfseries IS\+\_\+\+USART\+\_\+\+PHASE}(CPHA)
\item 
\#define {\bfseries IS\+\_\+\+USART\+\_\+\+POLARITY}(CPOL)
\item 
\#define {\bfseries IS\+\_\+\+USART\+\_\+\+CLOCK}(CLOCK)
\item 
\#define {\bfseries IS\+\_\+\+USART\+\_\+\+WORD\+\_\+\+LENGTH}(LENGTH)
\item 
\#define {\bfseries IS\+\_\+\+USART\+\_\+\+STOPBITS}(STOPBITS)
\item 
\#define {\bfseries IS\+\_\+\+USART\+\_\+\+PARITY}(PARITY)
\item 
\#define {\bfseries IS\+\_\+\+USART\+\_\+\+MODE}(MODE)~((((MODE) \& ($\sim$((uint32\+\_\+t)USART\+\_\+\+MODE\+\_\+\+TX\+\_\+\+RX))) == 0x00U) \&\& ((MODE) != 0x00U))
\item 
\#define {\bfseries IS\+\_\+\+USART\+\_\+\+BAUDRATE}(BAUDRATE)~((BAUDRATE) $<$= 4500000U)
\item 
\#define {\bfseries USART\+\_\+\+DIV}(\+\_\+\+PCLK\+\_\+,  \+\_\+\+BAUD\+\_\+)~(((\+\_\+\+PCLK\+\_\+)$\ast$25U)/(4U$\ast$(\+\_\+\+BAUD\+\_\+)))
\item 
\#define {\bfseries USART\+\_\+\+DIVMANT}(\+\_\+\+PCLK\+\_\+,  \+\_\+\+BAUD\+\_\+)~(USART\+\_\+\+DIV((\+\_\+\+PCLK\+\_\+), (\+\_\+\+BAUD\+\_\+))/100U)
\item 
\#define {\bfseries USART\+\_\+\+DIVFRAQ}(\+\_\+\+PCLK\+\_\+,  \+\_\+\+BAUD\+\_\+)~((((USART\+\_\+\+DIV((\+\_\+\+PCLK\+\_\+), (\+\_\+\+BAUD\+\_\+)) -\/ (USART\+\_\+\+DIVMANT((\+\_\+\+PCLK\+\_\+), (\+\_\+\+BAUD\+\_\+)) $\ast$ 100U)) $\ast$ 16U) + 50U) / 100U)
\item 
\#define {\bfseries USART\+\_\+\+BRR}(\+\_\+\+PCLK\+\_\+,  \+\_\+\+BAUD\+\_\+)
\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \mbox{\hyperlink{struct_____u_s_a_r_t___handle_type_def}{\+\_\+\+\_\+\+USART\+\_\+\+Handle\+Type\+Def}} \mbox{\hyperlink{group___u_s_a_r_t___exported___types_gaec98b0c736ef0239d3138036d0339c91}{USART\+\_\+\+Handle\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em USART handle Structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group___u_s_a_r_t___exported___types_ga502e7abdfa6b24f0f6b40cf60c7383c5}{HAL\+\_\+\+USART\+\_\+\+State\+Type\+Def}} \{ \newline
\mbox{\hyperlink{group___u_s_a_r_t___exported___types_gga502e7abdfa6b24f0f6b40cf60c7383c5ab78adc4ded45529f2cf9e74150e49696}{HAL\+\_\+\+USART\+\_\+\+STATE\+\_\+\+RESET}} = 0x00U
, \mbox{\hyperlink{group___u_s_a_r_t___exported___types_gga502e7abdfa6b24f0f6b40cf60c7383c5ac707f3dc06c16fce84d167b03441e3d1}{HAL\+\_\+\+USART\+\_\+\+STATE\+\_\+\+READY}} = 0x01U
, \mbox{\hyperlink{group___u_s_a_r_t___exported___types_gga502e7abdfa6b24f0f6b40cf60c7383c5af29d38beb8203761692149ce14a9cbdb}{HAL\+\_\+\+USART\+\_\+\+STATE\+\_\+\+BUSY}} = 0x02U
, \mbox{\hyperlink{group___u_s_a_r_t___exported___types_gga502e7abdfa6b24f0f6b40cf60c7383c5a2ee8ab5e15829c484ab4c4fbec68d3f6}{HAL\+\_\+\+USART\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+TX}} = 0x12U
, \newline
\mbox{\hyperlink{group___u_s_a_r_t___exported___types_gga502e7abdfa6b24f0f6b40cf60c7383c5a4943f2dd7af684bfad7688b16e149f0d}{HAL\+\_\+\+USART\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+RX}} = 0x22U
, \mbox{\hyperlink{group___u_s_a_r_t___exported___types_gga502e7abdfa6b24f0f6b40cf60c7383c5aab5458c5e3bf1fbd3065ef8fb0109e63}{HAL\+\_\+\+USART\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+TX\+\_\+\+RX}} = 0x32U
, \mbox{\hyperlink{group___u_s_a_r_t___exported___types_gga502e7abdfa6b24f0f6b40cf60c7383c5a7e3fd9d81ea140c60b8ace92fa0efb06}{HAL\+\_\+\+USART\+\_\+\+STATE\+\_\+\+TIMEOUT}} = 0x03U
, \mbox{\hyperlink{group___u_s_a_r_t___exported___types_gga502e7abdfa6b24f0f6b40cf60c7383c5a3bd9b34183b2942ab9b8bb8e9f2beb13}{HAL\+\_\+\+USART\+\_\+\+STATE\+\_\+\+ERROR}} = 0x04U
 \}
\begin{DoxyCompactList}\small\item\em HAL State structures definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+USART\+\_\+\+Init} (\mbox{\hyperlink{group___u_s_a_r_t___exported___types_gaec98b0c736ef0239d3138036d0339c91}{USART\+\_\+\+Handle\+Type\+Def}} $\ast$husart)
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+USART\+\_\+\+De\+Init} (\mbox{\hyperlink{group___u_s_a_r_t___exported___types_gaec98b0c736ef0239d3138036d0339c91}{USART\+\_\+\+Handle\+Type\+Def}} $\ast$husart)
\item 
void {\bfseries HAL\+\_\+\+USART\+\_\+\+Msp\+Init} (\mbox{\hyperlink{group___u_s_a_r_t___exported___types_gaec98b0c736ef0239d3138036d0339c91}{USART\+\_\+\+Handle\+Type\+Def}} $\ast$husart)
\item 
void {\bfseries HAL\+\_\+\+USART\+\_\+\+Msp\+De\+Init} (\mbox{\hyperlink{group___u_s_a_r_t___exported___types_gaec98b0c736ef0239d3138036d0339c91}{USART\+\_\+\+Handle\+Type\+Def}} $\ast$husart)
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+USART\+\_\+\+Transmit} (\mbox{\hyperlink{group___u_s_a_r_t___exported___types_gaec98b0c736ef0239d3138036d0339c91}{USART\+\_\+\+Handle\+Type\+Def}} $\ast$husart, uint8\+\_\+t $\ast$p\+Tx\+Data, uint16\+\_\+t Size, uint32\+\_\+t Timeout)
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+USART\+\_\+\+Receive} (\mbox{\hyperlink{group___u_s_a_r_t___exported___types_gaec98b0c736ef0239d3138036d0339c91}{USART\+\_\+\+Handle\+Type\+Def}} $\ast$husart, uint8\+\_\+t $\ast$p\+Rx\+Data, uint16\+\_\+t Size, uint32\+\_\+t Timeout)
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+USART\+\_\+\+Transmit\+Receive} (\mbox{\hyperlink{group___u_s_a_r_t___exported___types_gaec98b0c736ef0239d3138036d0339c91}{USART\+\_\+\+Handle\+Type\+Def}} $\ast$husart, uint8\+\_\+t $\ast$p\+Tx\+Data, uint8\+\_\+t $\ast$p\+Rx\+Data, uint16\+\_\+t Size, uint32\+\_\+t Timeout)
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+USART\+\_\+\+Transmit\+\_\+\+IT} (\mbox{\hyperlink{group___u_s_a_r_t___exported___types_gaec98b0c736ef0239d3138036d0339c91}{USART\+\_\+\+Handle\+Type\+Def}} $\ast$husart, uint8\+\_\+t $\ast$p\+Tx\+Data, uint16\+\_\+t Size)
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+USART\+\_\+\+Receive\+\_\+\+IT} (\mbox{\hyperlink{group___u_s_a_r_t___exported___types_gaec98b0c736ef0239d3138036d0339c91}{USART\+\_\+\+Handle\+Type\+Def}} $\ast$husart, uint8\+\_\+t $\ast$p\+Rx\+Data, uint16\+\_\+t Size)
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+USART\+\_\+\+Transmit\+Receive\+\_\+\+IT} (\mbox{\hyperlink{group___u_s_a_r_t___exported___types_gaec98b0c736ef0239d3138036d0339c91}{USART\+\_\+\+Handle\+Type\+Def}} $\ast$husart, uint8\+\_\+t $\ast$p\+Tx\+Data, uint8\+\_\+t $\ast$p\+Rx\+Data, uint16\+\_\+t Size)
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+USART\+\_\+\+Transmit\+\_\+\+DMA} (\mbox{\hyperlink{group___u_s_a_r_t___exported___types_gaec98b0c736ef0239d3138036d0339c91}{USART\+\_\+\+Handle\+Type\+Def}} $\ast$husart, uint8\+\_\+t $\ast$p\+Tx\+Data, uint16\+\_\+t Size)
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+USART\+\_\+\+Receive\+\_\+\+DMA} (\mbox{\hyperlink{group___u_s_a_r_t___exported___types_gaec98b0c736ef0239d3138036d0339c91}{USART\+\_\+\+Handle\+Type\+Def}} $\ast$husart, uint8\+\_\+t $\ast$p\+Rx\+Data, uint16\+\_\+t Size)
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+USART\+\_\+\+Transmit\+Receive\+\_\+\+DMA} (\mbox{\hyperlink{group___u_s_a_r_t___exported___types_gaec98b0c736ef0239d3138036d0339c91}{USART\+\_\+\+Handle\+Type\+Def}} $\ast$husart, uint8\+\_\+t $\ast$p\+Tx\+Data, uint8\+\_\+t $\ast$p\+Rx\+Data, uint16\+\_\+t Size)
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+USART\+\_\+\+DMAPause} (\mbox{\hyperlink{group___u_s_a_r_t___exported___types_gaec98b0c736ef0239d3138036d0339c91}{USART\+\_\+\+Handle\+Type\+Def}} $\ast$husart)
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+USART\+\_\+\+DMAResume} (\mbox{\hyperlink{group___u_s_a_r_t___exported___types_gaec98b0c736ef0239d3138036d0339c91}{USART\+\_\+\+Handle\+Type\+Def}} $\ast$husart)
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+USART\+\_\+\+DMAStop} (\mbox{\hyperlink{group___u_s_a_r_t___exported___types_gaec98b0c736ef0239d3138036d0339c91}{USART\+\_\+\+Handle\+Type\+Def}} $\ast$husart)
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+USART\+\_\+\+Abort} (\mbox{\hyperlink{group___u_s_a_r_t___exported___types_gaec98b0c736ef0239d3138036d0339c91}{USART\+\_\+\+Handle\+Type\+Def}} $\ast$husart)
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+USART\+\_\+\+Abort\+\_\+\+IT} (\mbox{\hyperlink{group___u_s_a_r_t___exported___types_gaec98b0c736ef0239d3138036d0339c91}{USART\+\_\+\+Handle\+Type\+Def}} $\ast$husart)
\item 
void {\bfseries HAL\+\_\+\+USART\+\_\+\+IRQHandler} (\mbox{\hyperlink{group___u_s_a_r_t___exported___types_gaec98b0c736ef0239d3138036d0339c91}{USART\+\_\+\+Handle\+Type\+Def}} $\ast$husart)
\item 
void {\bfseries HAL\+\_\+\+USART\+\_\+\+Tx\+Cplt\+Callback} (\mbox{\hyperlink{group___u_s_a_r_t___exported___types_gaec98b0c736ef0239d3138036d0339c91}{USART\+\_\+\+Handle\+Type\+Def}} $\ast$husart)
\item 
void {\bfseries HAL\+\_\+\+USART\+\_\+\+Tx\+Half\+Cplt\+Callback} (\mbox{\hyperlink{group___u_s_a_r_t___exported___types_gaec98b0c736ef0239d3138036d0339c91}{USART\+\_\+\+Handle\+Type\+Def}} $\ast$husart)
\item 
void {\bfseries HAL\+\_\+\+USART\+\_\+\+Rx\+Cplt\+Callback} (\mbox{\hyperlink{group___u_s_a_r_t___exported___types_gaec98b0c736ef0239d3138036d0339c91}{USART\+\_\+\+Handle\+Type\+Def}} $\ast$husart)
\item 
void {\bfseries HAL\+\_\+\+USART\+\_\+\+Rx\+Half\+Cplt\+Callback} (\mbox{\hyperlink{group___u_s_a_r_t___exported___types_gaec98b0c736ef0239d3138036d0339c91}{USART\+\_\+\+Handle\+Type\+Def}} $\ast$husart)
\item 
void {\bfseries HAL\+\_\+\+USART\+\_\+\+Tx\+Rx\+Cplt\+Callback} (\mbox{\hyperlink{group___u_s_a_r_t___exported___types_gaec98b0c736ef0239d3138036d0339c91}{USART\+\_\+\+Handle\+Type\+Def}} $\ast$husart)
\item 
void {\bfseries HAL\+\_\+\+USART\+\_\+\+Error\+Callback} (\mbox{\hyperlink{group___u_s_a_r_t___exported___types_gaec98b0c736ef0239d3138036d0339c91}{USART\+\_\+\+Handle\+Type\+Def}} $\ast$husart)
\item 
void {\bfseries HAL\+\_\+\+USART\+\_\+\+Abort\+Cplt\+Callback} (\mbox{\hyperlink{group___u_s_a_r_t___exported___types_gaec98b0c736ef0239d3138036d0339c91}{USART\+\_\+\+Handle\+Type\+Def}} $\ast$husart)
\item 
\mbox{\hyperlink{group___u_s_a_r_t___exported___types_ga502e7abdfa6b24f0f6b40cf60c7383c5}{HAL\+\_\+\+USART\+\_\+\+State\+Type\+Def}} {\bfseries HAL\+\_\+\+USART\+\_\+\+Get\+State} (\mbox{\hyperlink{group___u_s_a_r_t___exported___types_gaec98b0c736ef0239d3138036d0339c91}{USART\+\_\+\+Handle\+Type\+Def}} $\ast$husart)
\item 
uint32\+\_\+t {\bfseries HAL\+\_\+\+USART\+\_\+\+Get\+Error} (\mbox{\hyperlink{group___u_s_a_r_t___exported___types_gaec98b0c736ef0239d3138036d0339c91}{USART\+\_\+\+Handle\+Type\+Def}} $\ast$husart)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of USART HAL module. 

\begin{DoxyAuthor}{Author}
MCD Application Team
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} Copyright (c) 2016 STMicroelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under BSD 3-\/Clause license, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: opensource.\+org/licenses/\+BSD-\/3-\/\+Clause 