{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 17 19:06:03 2020 " "Info: Processing started: Sun May 17 19:06:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Top -c top --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Top -c top --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Temp_MUX:mux\|s_out\[0\] " "Warning: Node \"Temp_MUX:mux\|s_out\[0\]\" is a latch" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Temp_MUX:mux\|s_out\[2\] " "Warning: Node \"Temp_MUX:mux\|s_out\[2\]\" is a latch" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Temp_MUX:mux\|s_out\[3\] " "Warning: Node \"Temp_MUX:mux\|s_out\[3\]\" is a latch" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Temp_MUX:mux\|s_out\[1\] " "Warning: Node \"Temp_MUX:mux\|s_out\[1\]\" is a latch" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 27 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "freq_div:freq\|clk_out " "Info: Detected ripple clock \"freq_div:freq\|clk_out\" as buffer" {  } { { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 32 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "freq_div:freq\|clk_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Temp_MUX:mux\|count\[1\] " "Info: Detected ripple clock \"Temp_MUX:mux\|count\[1\]\" as buffer" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 47 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Temp_MUX:mux\|count\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Temp_MUX:mux\|count\[0\] " "Info: Detected ripple clock \"Temp_MUX:mux\|count\[0\]\" as buffer" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 47 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Temp_MUX:mux\|count\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Temp_MUX:mux\|count\[3\] " "Info: Detected ripple clock \"Temp_MUX:mux\|count\[3\]\" as buffer" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 47 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Temp_MUX:mux\|count\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Temp_MUX:mux\|count\[2\] " "Info: Detected ripple clock \"Temp_MUX:mux\|count\[2\]\" as buffer" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 47 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Temp_MUX:mux\|count\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Temp_MUX:mux\|s_out\[3\]~12 " "Info: Detected gated clock \"Temp_MUX:mux\|s_out\[3\]~12\" as buffer" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Temp_MUX:mux\|s_out\[3\]~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register CMPT_BCD:compteur\|digit_2\[2\] register Temp_MUX:mux\|s_out\[2\] 200.96 MHz 4.976 ns Internal " "Info: Clock \"clk\" has Internal fmax of 200.96 MHz between source register \"CMPT_BCD:compteur\|digit_2\[2\]\" and destination register \"Temp_MUX:mux\|s_out\[2\]\" (period= 4.976 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.459 ns + Longest register register " "Info: + Longest register to register delay is 1.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CMPT_BCD:compteur\|digit_2\[2\] 1 REG LCFF_X52_Y31_N25 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X52_Y31_N25; Fanout = 6; REG Node = 'CMPT_BCD:compteur\|digit_2\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CMPT_BCD:compteur|digit_2[2] } "NODE_NAME" } } { "../../CMPT_BCD.VHD/Src/CMPT_BCD.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/CMPT_BCD.VHD/Src/CMPT_BCD.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.513 ns) + CELL(0.150 ns) 0.663 ns Temp_MUX:mux\|s_out\[2\]~15 2 COMB LCCOMB_X51_Y31_N10 1 " "Info: 2: + IC(0.513 ns) + CELL(0.150 ns) = 0.663 ns; Loc. = LCCOMB_X51_Y31_N10; Fanout = 1; COMB Node = 'Temp_MUX:mux\|s_out\[2\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.663 ns" { CMPT_BCD:compteur|digit_2[2] Temp_MUX:mux|s_out[2]~15 } "NODE_NAME" } } { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.149 ns) 1.063 ns Temp_MUX:mux\|s_out\[2\]~16 3 COMB LCCOMB_X51_Y31_N2 1 " "Info: 3: + IC(0.251 ns) + CELL(0.149 ns) = 1.063 ns; Loc. = LCCOMB_X51_Y31_N2; Fanout = 1; COMB Node = 'Temp_MUX:mux\|s_out\[2\]~16'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { Temp_MUX:mux|s_out[2]~15 Temp_MUX:mux|s_out[2]~16 } "NODE_NAME" } } { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 1.459 ns Temp_MUX:mux\|s_out\[2\] 4 REG LCCOMB_X51_Y31_N16 6 " "Info: 4: + IC(0.246 ns) + CELL(0.150 ns) = 1.459 ns; Loc. = LCCOMB_X51_Y31_N16; Fanout = 6; REG Node = 'Temp_MUX:mux\|s_out\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Temp_MUX:mux|s_out[2]~16 Temp_MUX:mux|s_out[2] } "NODE_NAME" } } { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.449 ns ( 30.77 % ) " "Info: Total cell delay = 0.449 ns ( 30.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 69.23 % ) " "Info: Total interconnect delay = 1.010 ns ( 69.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.459 ns" { CMPT_BCD:compteur|digit_2[2] Temp_MUX:mux|s_out[2]~15 Temp_MUX:mux|s_out[2]~16 Temp_MUX:mux|s_out[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.459 ns" { CMPT_BCD:compteur|digit_2[2] {} Temp_MUX:mux|s_out[2]~15 {} Temp_MUX:mux|s_out[2]~16 {} Temp_MUX:mux|s_out[2] {} } { 0.000ns 0.513ns 0.251ns 0.246ns } { 0.000ns 0.150ns 0.149ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.221 ns - Smallest " "Info: - Smallest clock skew is 0.221 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.548 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 7.548 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_E16 6 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_E16; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.424 ns) + CELL(0.787 ns) 3.190 ns Temp_MUX:mux\|count\[0\] 2 REG LCFF_X50_Y31_N21 7 " "Info: 2: + IC(1.424 ns) + CELL(0.787 ns) = 3.190 ns; Loc. = LCFF_X50_Y31_N21; Fanout = 7; REG Node = 'Temp_MUX:mux\|count\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.211 ns" { clk Temp_MUX:mux|count[0] } "NODE_NAME" } } { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.511 ns) + CELL(0.275 ns) 3.976 ns Temp_MUX:mux\|s_out\[3\]~12 3 COMB LCCOMB_X51_Y31_N0 1 " "Info: 3: + IC(0.511 ns) + CELL(0.275 ns) = 3.976 ns; Loc. = LCCOMB_X51_Y31_N0; Fanout = 1; COMB Node = 'Temp_MUX:mux\|s_out\[3\]~12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.786 ns" { Temp_MUX:mux|count[0] Temp_MUX:mux|s_out[3]~12 } "NODE_NAME" } } { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.747 ns) + CELL(0.000 ns) 5.723 ns Temp_MUX:mux\|s_out\[3\]~12clkctrl 4 COMB CLKCTRL_G9 4 " "Info: 4: + IC(1.747 ns) + CELL(0.000 ns) = 5.723 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'Temp_MUX:mux\|s_out\[3\]~12clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.747 ns" { Temp_MUX:mux|s_out[3]~12 Temp_MUX:mux|s_out[3]~12clkctrl } "NODE_NAME" } } { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.550 ns) + CELL(0.275 ns) 7.548 ns Temp_MUX:mux\|s_out\[2\] 5 REG LCCOMB_X51_Y31_N16 6 " "Info: 5: + IC(1.550 ns) + CELL(0.275 ns) = 7.548 ns; Loc. = LCCOMB_X51_Y31_N16; Fanout = 6; REG Node = 'Temp_MUX:mux\|s_out\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.825 ns" { Temp_MUX:mux|s_out[3]~12clkctrl Temp_MUX:mux|s_out[2] } "NODE_NAME" } } { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.316 ns ( 30.68 % ) " "Info: Total cell delay = 2.316 ns ( 30.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.232 ns ( 69.32 % ) " "Info: Total interconnect delay = 5.232 ns ( 69.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.548 ns" { clk Temp_MUX:mux|count[0] Temp_MUX:mux|s_out[3]~12 Temp_MUX:mux|s_out[3]~12clkctrl Temp_MUX:mux|s_out[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.548 ns" { clk {} clk~combout {} Temp_MUX:mux|count[0] {} Temp_MUX:mux|s_out[3]~12 {} Temp_MUX:mux|s_out[3]~12clkctrl {} Temp_MUX:mux|s_out[2] {} } { 0.000ns 0.000ns 1.424ns 0.511ns 1.747ns 1.550ns } { 0.000ns 0.979ns 0.787ns 0.275ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.327 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_E16 6 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_E16; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.977 ns) + CELL(0.787 ns) 3.743 ns freq_div:freq\|clk_out 2 REG LCFF_X63_Y25_N21 1 " "Info: 2: + IC(1.977 ns) + CELL(0.787 ns) = 3.743 ns; Loc. = LCFF_X63_Y25_N21; Fanout = 1; REG Node = 'freq_div:freq\|clk_out'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.764 ns" { clk freq_div:freq|clk_out } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.838 ns) + CELL(0.000 ns) 5.581 ns freq_div:freq\|clk_out~clkctrl 3 COMB CLKCTRL_G7 12 " "Info: 3: + IC(1.838 ns) + CELL(0.000 ns) = 5.581 ns; Loc. = CLKCTRL_G7; Fanout = 12; COMB Node = 'freq_div:freq\|clk_out~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.838 ns" { freq_div:freq|clk_out freq_div:freq|clk_out~clkctrl } "NODE_NAME" } } { "../../FREQ_DIV.VHD/Src/freq_div.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/FREQ_DIV.VHD/Src/freq_div.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.209 ns) + CELL(0.537 ns) 7.327 ns CMPT_BCD:compteur\|digit_2\[2\] 4 REG LCFF_X52_Y31_N25 6 " "Info: 4: + IC(1.209 ns) + CELL(0.537 ns) = 7.327 ns; Loc. = LCFF_X52_Y31_N25; Fanout = 6; REG Node = 'CMPT_BCD:compteur\|digit_2\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.746 ns" { freq_div:freq|clk_out~clkctrl CMPT_BCD:compteur|digit_2[2] } "NODE_NAME" } } { "../../CMPT_BCD.VHD/Src/CMPT_BCD.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/CMPT_BCD.VHD/Src/CMPT_BCD.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 31.43 % ) " "Info: Total cell delay = 2.303 ns ( 31.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.024 ns ( 68.57 % ) " "Info: Total interconnect delay = 5.024 ns ( 68.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.327 ns" { clk freq_div:freq|clk_out freq_div:freq|clk_out~clkctrl CMPT_BCD:compteur|digit_2[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.327 ns" { clk {} clk~combout {} freq_div:freq|clk_out {} freq_div:freq|clk_out~clkctrl {} CMPT_BCD:compteur|digit_2[2] {} } { 0.000ns 0.000ns 1.977ns 1.838ns 1.209ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.548 ns" { clk Temp_MUX:mux|count[0] Temp_MUX:mux|s_out[3]~12 Temp_MUX:mux|s_out[3]~12clkctrl Temp_MUX:mux|s_out[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.548 ns" { clk {} clk~combout {} Temp_MUX:mux|count[0] {} Temp_MUX:mux|s_out[3]~12 {} Temp_MUX:mux|s_out[3]~12clkctrl {} Temp_MUX:mux|s_out[2] {} } { 0.000ns 0.000ns 1.424ns 0.511ns 1.747ns 1.550ns } { 0.000ns 0.979ns 0.787ns 0.275ns 0.000ns 0.275ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.327 ns" { clk freq_div:freq|clk_out freq_div:freq|clk_out~clkctrl CMPT_BCD:compteur|digit_2[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.327 ns" { clk {} clk~combout {} freq_div:freq|clk_out {} freq_div:freq|clk_out~clkctrl {} CMPT_BCD:compteur|digit_2[2] {} } { 0.000ns 0.000ns 1.977ns 1.838ns 1.209ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../../CMPT_BCD.VHD/Src/CMPT_BCD.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/CMPT_BCD.VHD/Src/CMPT_BCD.vhd" 52 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.000 ns + " "Info: + Micro setup delay of destination is 1.000 ns" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../../CMPT_BCD.VHD/Src/CMPT_BCD.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/CMPT_BCD.VHD/Src/CMPT_BCD.vhd" 52 -1 0 } } { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.459 ns" { CMPT_BCD:compteur|digit_2[2] Temp_MUX:mux|s_out[2]~15 Temp_MUX:mux|s_out[2]~16 Temp_MUX:mux|s_out[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.459 ns" { CMPT_BCD:compteur|digit_2[2] {} Temp_MUX:mux|s_out[2]~15 {} Temp_MUX:mux|s_out[2]~16 {} Temp_MUX:mux|s_out[2] {} } { 0.000ns 0.513ns 0.251ns 0.246ns } { 0.000ns 0.150ns 0.149ns 0.150ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.548 ns" { clk Temp_MUX:mux|count[0] Temp_MUX:mux|s_out[3]~12 Temp_MUX:mux|s_out[3]~12clkctrl Temp_MUX:mux|s_out[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.548 ns" { clk {} clk~combout {} Temp_MUX:mux|count[0] {} Temp_MUX:mux|s_out[3]~12 {} Temp_MUX:mux|s_out[3]~12clkctrl {} Temp_MUX:mux|s_out[2] {} } { 0.000ns 0.000ns 1.424ns 0.511ns 1.747ns 1.550ns } { 0.000ns 0.979ns 0.787ns 0.275ns 0.000ns 0.275ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.327 ns" { clk freq_div:freq|clk_out freq_div:freq|clk_out~clkctrl CMPT_BCD:compteur|digit_2[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.327 ns" { clk {} clk~combout {} freq_div:freq|clk_out {} freq_div:freq|clk_out~clkctrl {} CMPT_BCD:compteur|digit_2[2] {} } { 0.000ns 0.000ns 1.977ns 1.838ns 1.209ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 16 " "Warning: Circuit may not operate. Detected 16 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Temp_MUX:mux\|count\[1\] Temp_MUX:mux\|s_out\[2\] clk 2.966 ns " "Info: Found hold time violation between source  pin or register \"Temp_MUX:mux\|count\[1\]\" and destination pin or register \"Temp_MUX:mux\|s_out\[2\]\" for clock \"clk\" (Hold time is 2.966 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.804 ns + Largest " "Info: + Largest clock skew is 4.804 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.744 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_E16 6 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_E16; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.424 ns) + CELL(0.787 ns) 3.190 ns Temp_MUX:mux\|count\[2\] 2 REG LCFF_X50_Y31_N11 7 " "Info: 2: + IC(1.424 ns) + CELL(0.787 ns) = 3.190 ns; Loc. = LCFF_X50_Y31_N11; Fanout = 7; REG Node = 'Temp_MUX:mux\|count\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.211 ns" { clk Temp_MUX:mux|count[2] } "NODE_NAME" } } { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.544 ns) + CELL(0.438 ns) 4.172 ns Temp_MUX:mux\|s_out\[3\]~12 3 COMB LCCOMB_X51_Y31_N0 1 " "Info: 3: + IC(0.544 ns) + CELL(0.438 ns) = 4.172 ns; Loc. = LCCOMB_X51_Y31_N0; Fanout = 1; COMB Node = 'Temp_MUX:mux\|s_out\[3\]~12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.982 ns" { Temp_MUX:mux|count[2] Temp_MUX:mux|s_out[3]~12 } "NODE_NAME" } } { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.747 ns) + CELL(0.000 ns) 5.919 ns Temp_MUX:mux\|s_out\[3\]~12clkctrl 4 COMB CLKCTRL_G9 4 " "Info: 4: + IC(1.747 ns) + CELL(0.000 ns) = 5.919 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'Temp_MUX:mux\|s_out\[3\]~12clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.747 ns" { Temp_MUX:mux|s_out[3]~12 Temp_MUX:mux|s_out[3]~12clkctrl } "NODE_NAME" } } { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.550 ns) + CELL(0.275 ns) 7.744 ns Temp_MUX:mux\|s_out\[2\] 5 REG LCCOMB_X51_Y31_N16 6 " "Info: 5: + IC(1.550 ns) + CELL(0.275 ns) = 7.744 ns; Loc. = LCCOMB_X51_Y31_N16; Fanout = 6; REG Node = 'Temp_MUX:mux\|s_out\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.825 ns" { Temp_MUX:mux|s_out[3]~12clkctrl Temp_MUX:mux|s_out[2] } "NODE_NAME" } } { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.479 ns ( 32.01 % ) " "Info: Total cell delay = 2.479 ns ( 32.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.265 ns ( 67.99 % ) " "Info: Total interconnect delay = 5.265 ns ( 67.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.744 ns" { clk Temp_MUX:mux|count[2] Temp_MUX:mux|s_out[3]~12 Temp_MUX:mux|s_out[3]~12clkctrl Temp_MUX:mux|s_out[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.744 ns" { clk {} clk~combout {} Temp_MUX:mux|count[2] {} Temp_MUX:mux|s_out[3]~12 {} Temp_MUX:mux|s_out[3]~12clkctrl {} Temp_MUX:mux|s_out[2] {} } { 0.000ns 0.000ns 1.424ns 0.544ns 1.747ns 1.550ns } { 0.000ns 0.979ns 0.787ns 0.438ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.940 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.940 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_E16 6 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_E16; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.424 ns) + CELL(0.537 ns) 2.940 ns Temp_MUX:mux\|count\[1\] 2 REG LCFF_X50_Y31_N13 7 " "Info: 2: + IC(1.424 ns) + CELL(0.537 ns) = 2.940 ns; Loc. = LCFF_X50_Y31_N13; Fanout = 7; REG Node = 'Temp_MUX:mux\|count\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.961 ns" { clk Temp_MUX:mux|count[1] } "NODE_NAME" } } { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 51.56 % ) " "Info: Total cell delay = 1.516 ns ( 51.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.424 ns ( 48.44 % ) " "Info: Total interconnect delay = 1.424 ns ( 48.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.940 ns" { clk Temp_MUX:mux|count[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.940 ns" { clk {} clk~combout {} Temp_MUX:mux|count[1] {} } { 0.000ns 0.000ns 1.424ns } { 0.000ns 0.979ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.744 ns" { clk Temp_MUX:mux|count[2] Temp_MUX:mux|s_out[3]~12 Temp_MUX:mux|s_out[3]~12clkctrl Temp_MUX:mux|s_out[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.744 ns" { clk {} clk~combout {} Temp_MUX:mux|count[2] {} Temp_MUX:mux|s_out[3]~12 {} Temp_MUX:mux|s_out[3]~12clkctrl {} Temp_MUX:mux|s_out[2] {} } { 0.000ns 0.000ns 1.424ns 0.544ns 1.747ns 1.550ns } { 0.000ns 0.979ns 0.787ns 0.438ns 0.000ns 0.275ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.940 ns" { clk Temp_MUX:mux|count[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.940 ns" { clk {} clk~combout {} Temp_MUX:mux|count[1] {} } { 0.000ns 0.000ns 1.424ns } { 0.000ns 0.979ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.588 ns - Shortest register register " "Info: - Shortest register to register delay is 1.588 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Temp_MUX:mux\|count\[1\] 1 REG LCFF_X50_Y31_N13 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X50_Y31_N13; Fanout = 7; REG Node = 'Temp_MUX:mux\|count\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Temp_MUX:mux|count[1] } "NODE_NAME" } } { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.509 ns) + CELL(0.150 ns) 0.659 ns Temp_MUX:mux\|LessThan2~0 2 COMB LCCOMB_X51_Y31_N14 8 " "Info: 2: + IC(0.509 ns) + CELL(0.150 ns) = 0.659 ns; Loc. = LCCOMB_X51_Y31_N14; Fanout = 8; COMB Node = 'Temp_MUX:mux\|LessThan2~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.659 ns" { Temp_MUX:mux|count[1] Temp_MUX:mux|LessThan2~0 } "NODE_NAME" } } { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.271 ns) 1.192 ns Temp_MUX:mux\|s_out\[2\]~16 3 COMB LCCOMB_X51_Y31_N2 1 " "Info: 3: + IC(0.262 ns) + CELL(0.271 ns) = 1.192 ns; Loc. = LCCOMB_X51_Y31_N2; Fanout = 1; COMB Node = 'Temp_MUX:mux\|s_out\[2\]~16'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { Temp_MUX:mux|LessThan2~0 Temp_MUX:mux|s_out[2]~16 } "NODE_NAME" } } { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 1.588 ns Temp_MUX:mux\|s_out\[2\] 4 REG LCCOMB_X51_Y31_N16 6 " "Info: 4: + IC(0.246 ns) + CELL(0.150 ns) = 1.588 ns; Loc. = LCCOMB_X51_Y31_N16; Fanout = 6; REG Node = 'Temp_MUX:mux\|s_out\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Temp_MUX:mux|s_out[2]~16 Temp_MUX:mux|s_out[2] } "NODE_NAME" } } { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.571 ns ( 35.96 % ) " "Info: Total cell delay = 0.571 ns ( 35.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 64.04 % ) " "Info: Total interconnect delay = 1.017 ns ( 64.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { Temp_MUX:mux|count[1] Temp_MUX:mux|LessThan2~0 Temp_MUX:mux|s_out[2]~16 Temp_MUX:mux|s_out[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.588 ns" { Temp_MUX:mux|count[1] {} Temp_MUX:mux|LessThan2~0 {} Temp_MUX:mux|s_out[2]~16 {} Temp_MUX:mux|s_out[2] {} } { 0.000ns 0.509ns 0.262ns 0.246ns } { 0.000ns 0.150ns 0.271ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 47 -1 0 } } { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.744 ns" { clk Temp_MUX:mux|count[2] Temp_MUX:mux|s_out[3]~12 Temp_MUX:mux|s_out[3]~12clkctrl Temp_MUX:mux|s_out[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.744 ns" { clk {} clk~combout {} Temp_MUX:mux|count[2] {} Temp_MUX:mux|s_out[3]~12 {} Temp_MUX:mux|s_out[3]~12clkctrl {} Temp_MUX:mux|s_out[2] {} } { 0.000ns 0.000ns 1.424ns 0.544ns 1.747ns 1.550ns } { 0.000ns 0.979ns 0.787ns 0.438ns 0.000ns 0.275ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.940 ns" { clk Temp_MUX:mux|count[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.940 ns" { clk {} clk~combout {} Temp_MUX:mux|count[1] {} } { 0.000ns 0.000ns 1.424ns } { 0.000ns 0.979ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { Temp_MUX:mux|count[1] Temp_MUX:mux|LessThan2~0 Temp_MUX:mux|s_out[2]~16 Temp_MUX:mux|s_out[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.588 ns" { Temp_MUX:mux|count[1] {} Temp_MUX:mux|LessThan2~0 {} Temp_MUX:mux|s_out[2]~16 {} Temp_MUX:mux|s_out[2] {} } { 0.000ns 0.509ns 0.262ns 0.246ns } { 0.000ns 0.150ns 0.271ns 0.150ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk seg_out\[6\] Temp_MUX:mux\|s_out\[0\] 18.351 ns register " "Info: tco from clock \"clk\" to destination pin \"seg_out\[6\]\" through register \"Temp_MUX:mux\|s_out\[0\]\" is 18.351 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.757 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_E16 6 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_E16; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.424 ns) + CELL(0.787 ns) 3.190 ns Temp_MUX:mux\|count\[2\] 2 REG LCFF_X50_Y31_N11 7 " "Info: 2: + IC(1.424 ns) + CELL(0.787 ns) = 3.190 ns; Loc. = LCFF_X50_Y31_N11; Fanout = 7; REG Node = 'Temp_MUX:mux\|count\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.211 ns" { clk Temp_MUX:mux|count[2] } "NODE_NAME" } } { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.544 ns) + CELL(0.438 ns) 4.172 ns Temp_MUX:mux\|s_out\[3\]~12 3 COMB LCCOMB_X51_Y31_N0 1 " "Info: 3: + IC(0.544 ns) + CELL(0.438 ns) = 4.172 ns; Loc. = LCCOMB_X51_Y31_N0; Fanout = 1; COMB Node = 'Temp_MUX:mux\|s_out\[3\]~12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.982 ns" { Temp_MUX:mux|count[2] Temp_MUX:mux|s_out[3]~12 } "NODE_NAME" } } { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.747 ns) + CELL(0.000 ns) 5.919 ns Temp_MUX:mux\|s_out\[3\]~12clkctrl 4 COMB CLKCTRL_G9 4 " "Info: 4: + IC(1.747 ns) + CELL(0.000 ns) = 5.919 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'Temp_MUX:mux\|s_out\[3\]~12clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.747 ns" { Temp_MUX:mux|s_out[3]~12 Temp_MUX:mux|s_out[3]~12clkctrl } "NODE_NAME" } } { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.563 ns) + CELL(0.275 ns) 7.757 ns Temp_MUX:mux\|s_out\[0\] 5 REG LCCOMB_X52_Y31_N2 7 " "Info: 5: + IC(1.563 ns) + CELL(0.275 ns) = 7.757 ns; Loc. = LCCOMB_X52_Y31_N2; Fanout = 7; REG Node = 'Temp_MUX:mux\|s_out\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.838 ns" { Temp_MUX:mux|s_out[3]~12clkctrl Temp_MUX:mux|s_out[0] } "NODE_NAME" } } { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.479 ns ( 31.96 % ) " "Info: Total cell delay = 2.479 ns ( 31.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.278 ns ( 68.04 % ) " "Info: Total interconnect delay = 5.278 ns ( 68.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.757 ns" { clk Temp_MUX:mux|count[2] Temp_MUX:mux|s_out[3]~12 Temp_MUX:mux|s_out[3]~12clkctrl Temp_MUX:mux|s_out[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.757 ns" { clk {} clk~combout {} Temp_MUX:mux|count[2] {} Temp_MUX:mux|s_out[3]~12 {} Temp_MUX:mux|s_out[3]~12clkctrl {} Temp_MUX:mux|s_out[0] {} } { 0.000ns 0.000ns 1.424ns 0.544ns 1.747ns 1.563ns } { 0.000ns 0.979ns 0.787ns 0.438ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.594 ns + Longest register pin " "Info: + Longest register to pin delay is 10.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Temp_MUX:mux\|s_out\[0\] 1 REG LCCOMB_X52_Y31_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X52_Y31_N2; Fanout = 7; REG Node = 'Temp_MUX:mux\|s_out\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Temp_MUX:mux|s_out[0] } "NODE_NAME" } } { "../../Temp_MUX.VHD/Src/Temp_MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Temp_MUX.VHD/Src/Temp_MUX.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.798 ns) + CELL(0.438 ns) 1.236 ns seven_seg:decodeur\|Mux7~0 2 COMB LCCOMB_X51_Y27_N0 1 " "Info: 2: + IC(0.798 ns) + CELL(0.438 ns) = 1.236 ns; Loc. = LCCOMB_X51_Y27_N0; Fanout = 1; COMB Node = 'seven_seg:decodeur\|Mux7~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.236 ns" { Temp_MUX:mux|s_out[0] seven_seg:decodeur|Mux7~0 } "NODE_NAME" } } { "../../SEVEN_SEG.VHD/Src/seven_seg.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/SEVEN_SEG.VHD/Src/seven_seg.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.420 ns) 1.900 ns seven_seg:decodeur\|sortie\[6\]~13 3 COMB LCCOMB_X51_Y27_N10 1 " "Info: 3: + IC(0.244 ns) + CELL(0.420 ns) = 1.900 ns; Loc. = LCCOMB_X51_Y27_N10; Fanout = 1; COMB Node = 'seven_seg:decodeur\|sortie\[6\]~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { seven_seg:decodeur|Mux7~0 seven_seg:decodeur|sortie[6]~13 } "NODE_NAME" } } { "../../SEVEN_SEG.VHD/Src/seven_seg.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/SEVEN_SEG.VHD/Src/seven_seg.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.926 ns) + CELL(2.768 ns) 10.594 ns seg_out\[6\] 4 PIN PIN_AE8 0 " "Info: 4: + IC(5.926 ns) + CELL(2.768 ns) = 10.594 ns; Loc. = PIN_AE8; Fanout = 0; PIN Node = 'seg_out\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.694 ns" { seven_seg:decodeur|sortie[6]~13 seg_out[6] } "NODE_NAME" } } { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.626 ns ( 34.23 % ) " "Info: Total cell delay = 3.626 ns ( 34.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.968 ns ( 65.77 % ) " "Info: Total interconnect delay = 6.968 ns ( 65.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.594 ns" { Temp_MUX:mux|s_out[0] seven_seg:decodeur|Mux7~0 seven_seg:decodeur|sortie[6]~13 seg_out[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.594 ns" { Temp_MUX:mux|s_out[0] {} seven_seg:decodeur|Mux7~0 {} seven_seg:decodeur|sortie[6]~13 {} seg_out[6] {} } { 0.000ns 0.798ns 0.244ns 5.926ns } { 0.000ns 0.438ns 0.420ns 2.768ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.757 ns" { clk Temp_MUX:mux|count[2] Temp_MUX:mux|s_out[3]~12 Temp_MUX:mux|s_out[3]~12clkctrl Temp_MUX:mux|s_out[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.757 ns" { clk {} clk~combout {} Temp_MUX:mux|count[2] {} Temp_MUX:mux|s_out[3]~12 {} Temp_MUX:mux|s_out[3]~12clkctrl {} Temp_MUX:mux|s_out[0] {} } { 0.000ns 0.000ns 1.424ns 0.544ns 1.747ns 1.563ns } { 0.000ns 0.979ns 0.787ns 0.438ns 0.000ns 0.275ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.594 ns" { Temp_MUX:mux|s_out[0] seven_seg:decodeur|Mux7~0 seven_seg:decodeur|sortie[6]~13 seg_out[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.594 ns" { Temp_MUX:mux|s_out[0] {} seven_seg:decodeur|Mux7~0 {} seven_seg:decodeur|sortie[6]~13 {} seg_out[6] {} } { 0.000ns 0.798ns 0.244ns 5.926ns } { 0.000ns 0.438ns 0.420ns 2.768ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "pol seg_out\[6\] 15.468 ns Longest " "Info: Longest tpd from source pin \"pol\" to destination pin \"seg_out\[6\]\" is 15.468 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns pol 1 PIN PIN_T28 7 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T28; Fanout = 7; PIN Node = 'pol'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pol } "NODE_NAME" } } { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.782 ns) + CELL(0.150 ns) 6.774 ns seven_seg:decodeur\|sortie\[6\]~13 2 COMB LCCOMB_X51_Y27_N10 1 " "Info: 2: + IC(5.782 ns) + CELL(0.150 ns) = 6.774 ns; Loc. = LCCOMB_X51_Y27_N10; Fanout = 1; COMB Node = 'seven_seg:decodeur\|sortie\[6\]~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.932 ns" { pol seven_seg:decodeur|sortie[6]~13 } "NODE_NAME" } } { "../../SEVEN_SEG.VHD/Src/seven_seg.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/SEVEN_SEG.VHD/Src/seven_seg.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.926 ns) + CELL(2.768 ns) 15.468 ns seg_out\[6\] 3 PIN PIN_AE8 0 " "Info: 3: + IC(5.926 ns) + CELL(2.768 ns) = 15.468 ns; Loc. = PIN_AE8; Fanout = 0; PIN Node = 'seg_out\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.694 ns" { seven_seg:decodeur|sortie[6]~13 seg_out[6] } "NODE_NAME" } } { "../Src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/TP4_ensa/Top.VHD/Src/top.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.760 ns ( 24.31 % ) " "Info: Total cell delay = 3.760 ns ( 24.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.708 ns ( 75.69 % ) " "Info: Total interconnect delay = 11.708 ns ( 75.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.468 ns" { pol seven_seg:decodeur|sortie[6]~13 seg_out[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.468 ns" { pol {} pol~combout {} seven_seg:decodeur|sortie[6]~13 {} seg_out[6] {} } { 0.000ns 0.000ns 5.782ns 5.926ns } { 0.000ns 0.842ns 0.150ns 2.768ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 17 19:06:05 2020 " "Info: Processing ended: Sun May 17 19:06:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
