
*** Running vivado
    with args -log TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2924
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1017.926 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test/Test.srcs/sources_1/imports/Test/TOP.vhd:43]
INFO: [Synth 8-3491] module 'MAE' declared at 'C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test/Test.srcs/sources_1/imports/Test/MAE.vhd:35' bound to instance 'MAE_0' of component 'MAE' [C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test/Test.srcs/sources_1/imports/Test/TOP.vhd:131]
INFO: [Synth 8-638] synthesizing module 'MAE' [C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test/Test.srcs/sources_1/imports/Test/MAE.vhd:53]
INFO: [Synth 8-3491] module 'MAE_Compteur' declared at 'C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test/Test.srcs/sources_1/imports/Test/MAE_Compteur.vhd:34' bound to instance 'Counter_MAE' of component 'MAE_Compteur' [C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test/Test.srcs/sources_1/imports/Test/MAE.vhd:78]
INFO: [Synth 8-638] synthesizing module 'MAE_Compteur' [C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test/Test.srcs/sources_1/imports/Test/MAE_Compteur.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'MAE_Compteur' (1#1) [C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test/Test.srcs/sources_1/imports/Test/MAE_Compteur.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'MAE' (2#1) [C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test/Test.srcs/sources_1/imports/Test/MAE.vhd:53]
INFO: [Synth 8-3491] module 'REGISTRE_DCC' declared at 'C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test/Test.srcs/sources_1/imports/Test/Registre_DCC.vhd:35' bound to instance 'REGISTRE_DCC_0' of component 'REGISTRE_DCC' [C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test/Test.srcs/sources_1/imports/Test/TOP.vhd:148]
INFO: [Synth 8-638] synthesizing module 'REGISTRE_DCC' [C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test/Test.srcs/sources_1/imports/Test/Registre_DCC.vhd:44]
WARNING: [Synth 8-614] signal 'Trame_DCC' is read in the process but is not in the sensitivity list [C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test/Test.srcs/sources_1/imports/Test/Registre_DCC.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'REGISTRE_DCC' (3#1) [C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test/Test.srcs/sources_1/imports/Test/Registre_DCC.vhd:44]
INFO: [Synth 8-3491] module 'COMPTEUR_TEMPO' declared at 'C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test/Test.srcs/sources_1/imports/Test/Compteur_Tempo.vhd:33' bound to instance 'COMPTEUR_TEMPO_0' of component 'COMPTEUR_TEMPO' [C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test/Test.srcs/sources_1/imports/Test/TOP.vhd:156]
INFO: [Synth 8-638] synthesizing module 'COMPTEUR_TEMPO' [C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test/Test.srcs/sources_1/imports/Test/Compteur_Tempo.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'COMPTEUR_TEMPO' (4#1) [C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test/Test.srcs/sources_1/imports/Test/Compteur_Tempo.vhd:42]
INFO: [Synth 8-3491] module 'CLK_DIV' declared at 'C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test/Test.srcs/sources_1/imports/Test/Diviseur_Horloge.vhd:18' bound to instance 'CLK_DIV_0' of component 'CLK_DIV' [C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test/Test.srcs/sources_1/imports/Test/TOP.vhd:164]
INFO: [Synth 8-638] synthesizing module 'CLK_DIV' [C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test/Test.srcs/sources_1/imports/Test/Diviseur_Horloge.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'CLK_DIV' (5#1) [C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test/Test.srcs/sources_1/imports/Test/Diviseur_Horloge.vhd:25]
INFO: [Synth 8-3491] module 'DCC_Bit0' declared at 'C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test/Test.srcs/sources_1/imports/Test/DCC_Bit0.vhd:34' bound to instance 'DCC_Bit0_0' of component 'DCC_Bit0' [C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test/Test.srcs/sources_1/imports/Test/TOP.vhd:170]
INFO: [Synth 8-638] synthesizing module 'DCC_Bit0' [C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test/Test.srcs/sources_1/imports/Test/DCC_Bit0.vhd:44]
INFO: [Synth 8-3491] module 'DCC_Compteur' declared at 'C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test/Test.srcs/sources_1/imports/Test/DCC_Compteur.vhd:34' bound to instance 'Counter_Low' of component 'DCC_Compteur' [C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test/Test.srcs/sources_1/imports/Test/DCC_Bit0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'DCC_Compteur' [C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test/Test.srcs/sources_1/imports/Test/DCC_Compteur.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'DCC_Compteur' (6#1) [C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test/Test.srcs/sources_1/imports/Test/DCC_Compteur.vhd:43]
INFO: [Synth 8-3491] module 'DCC_Compteur' declared at 'C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test/Test.srcs/sources_1/imports/Test/DCC_Compteur.vhd:34' bound to instance 'Counter_High' of component 'DCC_Compteur' [C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test/Test.srcs/sources_1/imports/Test/DCC_Bit0.vhd:93]
INFO: [Synth 8-3491] module 'DDC_MAE' declared at 'C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test/Test.srcs/sources_1/imports/Test/DDC_MAE.vhd:34' bound to instance 'MAE' of component 'DDC_MAE' [C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test/Test.srcs/sources_1/imports/Test/DCC_Bit0.vhd:101]
INFO: [Synth 8-638] synthesizing module 'DDC_MAE' [C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test/Test.srcs/sources_1/imports/Test/DDC_MAE.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'DDC_MAE' (7#1) [C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test/Test.srcs/sources_1/imports/Test/DDC_MAE.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'DCC_Bit0' (8#1) [C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test/Test.srcs/sources_1/imports/Test/DCC_Bit0.vhd:44]
INFO: [Synth 8-3491] module 'DCC_Bit1' declared at 'C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test/Test.srcs/sources_1/imports/Test/DCC_Bit1.vhd:34' bound to instance 'DCC_Bit1_0' of component 'DCC_Bit1' [C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test/Test.srcs/sources_1/imports/Test/TOP.vhd:179]
INFO: [Synth 8-638] synthesizing module 'DCC_Bit1' [C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test/Test.srcs/sources_1/imports/Test/DCC_Bit1.vhd:44]
INFO: [Synth 8-3491] module 'DCC_Compteur' declared at 'C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test/Test.srcs/sources_1/imports/Test/DCC_Compteur.vhd:34' bound to instance 'Counter_Low' of component 'DCC_Compteur' [C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test/Test.srcs/sources_1/imports/Test/DCC_Bit1.vhd:84]
INFO: [Synth 8-3491] module 'DCC_Compteur' declared at 'C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test/Test.srcs/sources_1/imports/Test/DCC_Compteur.vhd:34' bound to instance 'Counter_High' of component 'DCC_Compteur' [C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test/Test.srcs/sources_1/imports/Test/DCC_Bit1.vhd:92]
INFO: [Synth 8-3491] module 'DDC_MAE' declared at 'C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test/Test.srcs/sources_1/imports/Test/DDC_MAE.vhd:34' bound to instance 'MAE' of component 'DDC_MAE' [C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test/Test.srcs/sources_1/imports/Test/DCC_Bit1.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'DCC_Bit1' (9#1) [C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test/Test.srcs/sources_1/imports/Test/DCC_Bit1.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'TOP' (10#1) [C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test/Test.srcs/sources_1/imports/Test/TOP.vhd:43]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1017.926 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1017.926 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1017.926 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-802] inferred FSM for state register 'EP_reg' in module 'MAE'
INFO: [Synth 8-802] inferred FSM for state register 'EP_reg' in module 'DDC_MAE'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                        000000001 |                             0000
                  charge |                        000000010 |                             0001
                   shift |                        000000100 |                             0010
                   send0 |                        000001000 |                             0011
              send0_wait |                        000010000 |                             0100
                   send1 |                        000100000 |                             0101
              send1_wait |                        001000000 |                             0110
                   tempo |                        010000000 |                             0111
              tempo_wait |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'EP_reg' using encoding 'one-hot' in module 'MAE'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                 lvl_low |                              010 |                               01
                lvl_high |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'EP_reg' using encoding 'one-hot' in module 'DDC_MAE'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1017.926 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               51 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   51 Bit        Muxes := 2     
	   9 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 6     
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 6     
	   9 Input    1 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 5     
	   3 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1017.926 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1017.926 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1017.926 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1017.926 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1017.926 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1017.926 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1017.926 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1017.926 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1017.926 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    48|
|3     |LUT1   |     6|
|4     |LUT2   |   146|
|5     |LUT3   |    72|
|6     |LUT4   |    13|
|7     |LUT5   |     6|
|8     |LUT6   |    43|
|9     |MUXF7  |    17|
|10    |MUXF8  |     8|
|11    |FDCE   |   249|
|12    |FDPE   |    58|
|13    |LDC    |    51|
|14    |IBUF   |    53|
|15    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+---------------+------+
|      |Instance           |Module         |Cells |
+------+-------------------+---------------+------+
|1     |top                |               |   773|
|2     |  CLK_DIV_0        |CLK_DIV        |    15|
|3     |  COMPTEUR_TEMPO_0 |COMPTEUR_TEMPO |    42|
|4     |  DCC_Bit0_0       |DCC_Bit0       |   104|
|5     |    Counter_High   |DCC_Compteur_1 |    48|
|6     |    Counter_Low    |DCC_Compteur_2 |    48|
|7     |    MAE            |DDC_MAE_3      |     8|
|8     |  DCC_Bit1_0       |DCC_Bit1       |   105|
|9     |    Counter_High   |DCC_Compteur   |    48|
|10    |    Counter_Low    |DCC_Compteur_0 |    48|
|11    |    MAE            |DDC_MAE        |     9|
|12    |  MAE_0            |MAE            |    94|
|13    |    Counter_MAE    |MAE_Compteur   |    78|
|14    |  REGISTRE_DCC_0   |REGISTRE_DCC   |   357|
+------+-------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1017.926 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1017.926 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1017.926 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1017.926 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 124 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1017.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 51 instances were transformed.
  LDC => LDCE: 51 instances

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1017.926 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Test/Test.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 10 13:00:24 2023...
