

================================================================
== Vitis HLS Report for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2'
================================================================
* Date:           Mon May 12 21:48:13 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        sparse_matrix_multiply_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.848 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|      258|  15.000 ns|  1.290 us|    3|  258|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_43_2  |        1|      256|         2|          1|          1|  1 ~ 256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 5 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %column_indices_A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %values_A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%nnzA_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nnzA"   --->   Operation 8 'read' 'nnzA_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln0 = store i31 0, i31 %i_1"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc39"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = load i31 %i_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 11 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i31 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:43]   --->   Operation 12 'zext' 'zext_ln43_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.85ns)   --->   "%icmp_ln43 = icmp_slt  i32 %zext_ln43_1, i32 %nnzA_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:43]   --->   Operation 13 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.87ns)   --->   "%add_ln43 = add i31 %i, i31 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:43]   --->   Operation 14 'add' 'add_ln43' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %for.inc51.0.preheader.exitStub, void %for.inc39.split" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:43]   --->   Operation 15 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i31 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:43]   --->   Operation 16 'zext' 'zext_ln43' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i31 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:43]   --->   Operation 17 'trunc' 'trunc_ln43' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i31.i32.i32, i31 %i, i32 5, i32 11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 18 'partselect' 'lshr_ln' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%values_A_addr = getelementptr i16 %values_A, i64 0, i64 %zext_ln43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 19 'getelementptr' 'values_A_addr' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (1.23ns)   --->   "%values_A_load = load i12 %values_A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 20 'load' 'values_A_load' <Predicate = (icmp_ln43)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i31 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 21 'trunc' 'trunc_ln46' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.34ns)   --->   "%switch_ln46 = switch i5 %trunc_ln46, void %arrayidx34.case.31, i5 0, void %arrayidx34.case.0, i5 1, void %arrayidx34.case.1, i5 2, void %arrayidx34.case.2, i5 3, void %arrayidx34.case.3, i5 4, void %arrayidx34.case.4, i5 5, void %arrayidx34.case.5, i5 6, void %arrayidx34.case.6, i5 7, void %arrayidx34.case.7, i5 8, void %arrayidx34.case.8, i5 9, void %arrayidx34.case.9, i5 10, void %arrayidx34.case.10, i5 11, void %arrayidx34.case.11, i5 12, void %arrayidx34.case.12, i5 13, void %arrayidx34.case.13, i5 14, void %arrayidx34.case.14, i5 15, void %arrayidx34.case.15, i5 16, void %arrayidx34.case.16, i5 17, void %arrayidx34.case.17, i5 18, void %arrayidx34.case.18, i5 19, void %arrayidx34.case.19, i5 20, void %arrayidx34.case.20, i5 21, void %arrayidx34.case.21, i5 22, void %arrayidx34.case.22, i5 23, void %arrayidx34.case.23, i5 24, void %arrayidx34.case.24, i5 25, void %arrayidx34.case.25, i5 26, void %arrayidx34.case.26, i5 27, void %arrayidx34.case.27, i5 28, void %arrayidx34.case.28, i5 29, void %arrayidx34.case.29, i5 30, void %arrayidx34.case.30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 22 'switch' 'switch_ln46' <Predicate = (icmp_ln43)> <Delay = 0.34>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%column_indices_A_addr = getelementptr i32 %column_indices_A, i64 0, i64 %zext_ln43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:47]   --->   Operation 23 'getelementptr' 'column_indices_A_addr' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.64ns)   --->   "%column_indices_A_load = load i12 %column_indices_A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:47]   --->   Operation 24 'load' 'column_indices_A_load' <Predicate = (icmp_ln43)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %i, i32 11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:47]   --->   Operation 25 'bitselect' 'tmp' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %tmp, void %arrayidx38.case.0, void %arrayidx38.case.1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:47]   --->   Operation 26 'br' 'br_ln47' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln43 = store i31 %add_ln43, i31 %i_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:43]   --->   Operation 27 'store' 'store_ln43' <Predicate = (icmp_ln43)> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.inc39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:43]   --->   Operation 28 'br' 'br_ln43' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 138 'ret' 'ret_ln0' <Predicate = (!icmp_ln43)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.84>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:44]   --->   Operation 29 'specpipeline' 'specpipeline_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln45 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 256, i64 128" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:45]   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:43]   --->   Operation 31 'specloopname' 'specloopname_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i7 %lshr_ln" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 32 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%local_values_A_V_addr = getelementptr i16 %local_values_A_V, i64 0, i64 %zext_ln46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 33 'getelementptr' 'local_values_A_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%local_values_A_V_1_addr = getelementptr i16 %local_values_A_V_1, i64 0, i64 %zext_ln46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 34 'getelementptr' 'local_values_A_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%local_values_A_V_2_addr = getelementptr i16 %local_values_A_V_2, i64 0, i64 %zext_ln46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 35 'getelementptr' 'local_values_A_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%local_values_A_V_3_addr = getelementptr i16 %local_values_A_V_3, i64 0, i64 %zext_ln46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 36 'getelementptr' 'local_values_A_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%local_values_A_V_4_addr = getelementptr i16 %local_values_A_V_4, i64 0, i64 %zext_ln46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 37 'getelementptr' 'local_values_A_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%local_values_A_V_5_addr = getelementptr i16 %local_values_A_V_5, i64 0, i64 %zext_ln46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 38 'getelementptr' 'local_values_A_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%local_values_A_V_6_addr = getelementptr i16 %local_values_A_V_6, i64 0, i64 %zext_ln46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 39 'getelementptr' 'local_values_A_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%local_values_A_V_7_addr = getelementptr i16 %local_values_A_V_7, i64 0, i64 %zext_ln46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 40 'getelementptr' 'local_values_A_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%local_values_A_V_8_addr = getelementptr i16 %local_values_A_V_8, i64 0, i64 %zext_ln46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 41 'getelementptr' 'local_values_A_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%local_values_A_V_9_addr = getelementptr i16 %local_values_A_V_9, i64 0, i64 %zext_ln46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 42 'getelementptr' 'local_values_A_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%local_values_A_V_10_addr = getelementptr i16 %local_values_A_V_10, i64 0, i64 %zext_ln46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 43 'getelementptr' 'local_values_A_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%local_values_A_V_11_addr = getelementptr i16 %local_values_A_V_11, i64 0, i64 %zext_ln46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 44 'getelementptr' 'local_values_A_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%local_values_A_V_12_addr = getelementptr i16 %local_values_A_V_12, i64 0, i64 %zext_ln46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 45 'getelementptr' 'local_values_A_V_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%local_values_A_V_13_addr = getelementptr i16 %local_values_A_V_13, i64 0, i64 %zext_ln46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 46 'getelementptr' 'local_values_A_V_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%local_values_A_V_14_addr = getelementptr i16 %local_values_A_V_14, i64 0, i64 %zext_ln46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 47 'getelementptr' 'local_values_A_V_14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%local_values_A_V_15_addr = getelementptr i16 %local_values_A_V_15, i64 0, i64 %zext_ln46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 48 'getelementptr' 'local_values_A_V_15_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%local_values_A_V_16_addr = getelementptr i16 %local_values_A_V_16, i64 0, i64 %zext_ln46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 49 'getelementptr' 'local_values_A_V_16_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%local_values_A_V_17_addr = getelementptr i16 %local_values_A_V_17, i64 0, i64 %zext_ln46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 50 'getelementptr' 'local_values_A_V_17_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%local_values_A_V_18_addr = getelementptr i16 %local_values_A_V_18, i64 0, i64 %zext_ln46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 51 'getelementptr' 'local_values_A_V_18_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%local_values_A_V_19_addr = getelementptr i16 %local_values_A_V_19, i64 0, i64 %zext_ln46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 52 'getelementptr' 'local_values_A_V_19_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%local_values_A_V_20_addr = getelementptr i16 %local_values_A_V_20, i64 0, i64 %zext_ln46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 53 'getelementptr' 'local_values_A_V_20_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%local_values_A_V_21_addr = getelementptr i16 %local_values_A_V_21, i64 0, i64 %zext_ln46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 54 'getelementptr' 'local_values_A_V_21_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%local_values_A_V_22_addr = getelementptr i16 %local_values_A_V_22, i64 0, i64 %zext_ln46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 55 'getelementptr' 'local_values_A_V_22_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%local_values_A_V_23_addr = getelementptr i16 %local_values_A_V_23, i64 0, i64 %zext_ln46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 56 'getelementptr' 'local_values_A_V_23_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%local_values_A_V_24_addr = getelementptr i16 %local_values_A_V_24, i64 0, i64 %zext_ln46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 57 'getelementptr' 'local_values_A_V_24_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%local_values_A_V_25_addr = getelementptr i16 %local_values_A_V_25, i64 0, i64 %zext_ln46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 58 'getelementptr' 'local_values_A_V_25_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%local_values_A_V_26_addr = getelementptr i16 %local_values_A_V_26, i64 0, i64 %zext_ln46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 59 'getelementptr' 'local_values_A_V_26_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%local_values_A_V_27_addr = getelementptr i16 %local_values_A_V_27, i64 0, i64 %zext_ln46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 60 'getelementptr' 'local_values_A_V_27_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%local_values_A_V_28_addr = getelementptr i16 %local_values_A_V_28, i64 0, i64 %zext_ln46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 61 'getelementptr' 'local_values_A_V_28_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%local_values_A_V_29_addr = getelementptr i16 %local_values_A_V_29, i64 0, i64 %zext_ln46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 62 'getelementptr' 'local_values_A_V_29_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%local_values_A_V_30_addr = getelementptr i16 %local_values_A_V_30, i64 0, i64 %zext_ln46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 63 'getelementptr' 'local_values_A_V_30_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%local_values_A_V_31_addr = getelementptr i16 %local_values_A_V_31, i64 0, i64 %zext_ln46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 64 'getelementptr' 'local_values_A_V_31_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/2] (1.23ns)   --->   "%values_A_load = load i12 %values_A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 65 'load' 'values_A_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 66 [1/1] (0.58ns)   --->   "%store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_30_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 66 'store' 'store_ln46' <Predicate = (trunc_ln46 == 30)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx34.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 67 'br' 'br_ln46' <Predicate = (trunc_ln46 == 30)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.58ns)   --->   "%store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_29_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 68 'store' 'store_ln46' <Predicate = (trunc_ln46 == 29)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx34.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 69 'br' 'br_ln46' <Predicate = (trunc_ln46 == 29)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.58ns)   --->   "%store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_28_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 70 'store' 'store_ln46' <Predicate = (trunc_ln46 == 28)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx34.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 71 'br' 'br_ln46' <Predicate = (trunc_ln46 == 28)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.58ns)   --->   "%store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_27_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 72 'store' 'store_ln46' <Predicate = (trunc_ln46 == 27)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx34.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 73 'br' 'br_ln46' <Predicate = (trunc_ln46 == 27)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.58ns)   --->   "%store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_26_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 74 'store' 'store_ln46' <Predicate = (trunc_ln46 == 26)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx34.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 75 'br' 'br_ln46' <Predicate = (trunc_ln46 == 26)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.58ns)   --->   "%store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_25_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 76 'store' 'store_ln46' <Predicate = (trunc_ln46 == 25)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx34.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 77 'br' 'br_ln46' <Predicate = (trunc_ln46 == 25)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.58ns)   --->   "%store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_24_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 78 'store' 'store_ln46' <Predicate = (trunc_ln46 == 24)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx34.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 79 'br' 'br_ln46' <Predicate = (trunc_ln46 == 24)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.58ns)   --->   "%store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_23_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 80 'store' 'store_ln46' <Predicate = (trunc_ln46 == 23)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx34.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 81 'br' 'br_ln46' <Predicate = (trunc_ln46 == 23)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.58ns)   --->   "%store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_22_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 82 'store' 'store_ln46' <Predicate = (trunc_ln46 == 22)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx34.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 83 'br' 'br_ln46' <Predicate = (trunc_ln46 == 22)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.58ns)   --->   "%store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_21_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 84 'store' 'store_ln46' <Predicate = (trunc_ln46 == 21)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx34.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 85 'br' 'br_ln46' <Predicate = (trunc_ln46 == 21)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.58ns)   --->   "%store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_20_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 86 'store' 'store_ln46' <Predicate = (trunc_ln46 == 20)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx34.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 87 'br' 'br_ln46' <Predicate = (trunc_ln46 == 20)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.58ns)   --->   "%store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_19_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 88 'store' 'store_ln46' <Predicate = (trunc_ln46 == 19)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx34.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 89 'br' 'br_ln46' <Predicate = (trunc_ln46 == 19)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.58ns)   --->   "%store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_18_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 90 'store' 'store_ln46' <Predicate = (trunc_ln46 == 18)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx34.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 91 'br' 'br_ln46' <Predicate = (trunc_ln46 == 18)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.58ns)   --->   "%store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_17_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 92 'store' 'store_ln46' <Predicate = (trunc_ln46 == 17)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx34.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 93 'br' 'br_ln46' <Predicate = (trunc_ln46 == 17)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.58ns)   --->   "%store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_16_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 94 'store' 'store_ln46' <Predicate = (trunc_ln46 == 16)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx34.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 95 'br' 'br_ln46' <Predicate = (trunc_ln46 == 16)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.58ns)   --->   "%store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_15_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 96 'store' 'store_ln46' <Predicate = (trunc_ln46 == 15)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx34.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 97 'br' 'br_ln46' <Predicate = (trunc_ln46 == 15)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.58ns)   --->   "%store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_14_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 98 'store' 'store_ln46' <Predicate = (trunc_ln46 == 14)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx34.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 99 'br' 'br_ln46' <Predicate = (trunc_ln46 == 14)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.58ns)   --->   "%store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_13_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 100 'store' 'store_ln46' <Predicate = (trunc_ln46 == 13)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx34.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 101 'br' 'br_ln46' <Predicate = (trunc_ln46 == 13)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.58ns)   --->   "%store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_12_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 102 'store' 'store_ln46' <Predicate = (trunc_ln46 == 12)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx34.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 103 'br' 'br_ln46' <Predicate = (trunc_ln46 == 12)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.58ns)   --->   "%store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_11_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 104 'store' 'store_ln46' <Predicate = (trunc_ln46 == 11)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx34.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 105 'br' 'br_ln46' <Predicate = (trunc_ln46 == 11)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.58ns)   --->   "%store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_10_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 106 'store' 'store_ln46' <Predicate = (trunc_ln46 == 10)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx34.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 107 'br' 'br_ln46' <Predicate = (trunc_ln46 == 10)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.58ns)   --->   "%store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_9_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 108 'store' 'store_ln46' <Predicate = (trunc_ln46 == 9)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx34.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 109 'br' 'br_ln46' <Predicate = (trunc_ln46 == 9)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.58ns)   --->   "%store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_8_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 110 'store' 'store_ln46' <Predicate = (trunc_ln46 == 8)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx34.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 111 'br' 'br_ln46' <Predicate = (trunc_ln46 == 8)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.58ns)   --->   "%store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_7_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 112 'store' 'store_ln46' <Predicate = (trunc_ln46 == 7)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx34.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 113 'br' 'br_ln46' <Predicate = (trunc_ln46 == 7)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.58ns)   --->   "%store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_6_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 114 'store' 'store_ln46' <Predicate = (trunc_ln46 == 6)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx34.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 115 'br' 'br_ln46' <Predicate = (trunc_ln46 == 6)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.58ns)   --->   "%store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_5_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 116 'store' 'store_ln46' <Predicate = (trunc_ln46 == 5)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx34.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 117 'br' 'br_ln46' <Predicate = (trunc_ln46 == 5)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.58ns)   --->   "%store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_4_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 118 'store' 'store_ln46' <Predicate = (trunc_ln46 == 4)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx34.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 119 'br' 'br_ln46' <Predicate = (trunc_ln46 == 4)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.58ns)   --->   "%store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_3_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 120 'store' 'store_ln46' <Predicate = (trunc_ln46 == 3)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx34.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 121 'br' 'br_ln46' <Predicate = (trunc_ln46 == 3)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.58ns)   --->   "%store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_2_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 122 'store' 'store_ln46' <Predicate = (trunc_ln46 == 2)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx34.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 123 'br' 'br_ln46' <Predicate = (trunc_ln46 == 2)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.58ns)   --->   "%store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_1_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 124 'store' 'store_ln46' <Predicate = (trunc_ln46 == 1)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx34.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 125 'br' 'br_ln46' <Predicate = (trunc_ln46 == 1)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.58ns)   --->   "%store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 126 'store' 'store_ln46' <Predicate = (trunc_ln46 == 0)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx34.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 127 'br' 'br_ln46' <Predicate = (trunc_ln46 == 0)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.58ns)   --->   "%store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_31_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 128 'store' 'store_ln46' <Predicate = (trunc_ln46 == 31)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx34.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 129 'br' 'br_ln46' <Predicate = (trunc_ln46 == 31)> <Delay = 0.00>
ST_2 : Operation 130 [1/2] (1.64ns)   --->   "%column_indices_A_load = load i12 %column_indices_A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:47]   --->   Operation 130 'load' 'column_indices_A_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i11 %trunc_ln43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:47]   --->   Operation 131 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%local_column_indices_A_addr = getelementptr i32 %local_column_indices_A, i64 0, i64 %zext_ln47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:47]   --->   Operation 132 'getelementptr' 'local_column_indices_A_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%local_column_indices_A_1_addr = getelementptr i32 %local_column_indices_A_1, i64 0, i64 %zext_ln47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:47]   --->   Operation 133 'getelementptr' 'local_column_indices_A_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (1.20ns)   --->   "%store_ln47 = store i32 %column_indices_A_load, i11 %local_column_indices_A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:47]   --->   Operation 134 'store' 'store_ln47' <Predicate = (!tmp)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx38.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:47]   --->   Operation 135 'br' 'br_ln47' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (1.20ns)   --->   "%store_ln47 = store i32 %column_indices_A_load, i11 %local_column_indices_A_1_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:47]   --->   Operation 136 'store' 'store_ln47' <Predicate = (tmp)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx38.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:47]   --->   Operation 137 'br' 'br_ln47' <Predicate = (tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.65ns
The critical path consists of the following:
	'alloca' operation ('i') [38]  (0 ns)
	'load' operation ('i', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46) on local variable 'i' [45]  (0 ns)
	'getelementptr' operation ('column_indices_A_addr', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:47) [191]  (0 ns)
	'load' operation ('column_indices_A_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:47) on array 'column_indices_A' [192]  (1.65 ns)

 <State 2>: 2.85ns
The critical path consists of the following:
	'load' operation ('column_indices_A_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:47) on array 'column_indices_A' [192]  (1.65 ns)
	'store' operation ('store_ln47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:47) of variable 'column_indices_A_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:47 on array 'local_column_indices_A' [199]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
