Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Wed Mar 11 16:19:52 2020
| Host         : DESKTOP-9DNP7KK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pynqz2_wrapper_control_sets_placed.rpt
| Design       : pynqz2_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   446 |
|    Minimum number of control sets                        |   446 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1467 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   446 |
| >= 0 to < 4        |    37 |
| >= 4 to < 6        |    57 |
| >= 6 to < 8        |    29 |
| >= 8 to < 10       |    73 |
| >= 10 to < 12      |    41 |
| >= 12 to < 14      |    24 |
| >= 14 to < 16      |    15 |
| >= 16              |   170 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1020 |          338 |
| No           | No                    | Yes                    |             492 |          139 |
| No           | Yes                   | No                     |             987 |          393 |
| Yes          | No                    | No                     |            1485 |          412 |
| Yes          | No                    | Yes                    |             218 |           54 |
| Yes          | Yes                   | No                     |            4987 |         1490 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                                                    Clock Signal                                                                                   |                                                                                                                                                  Enable Signal                                                                                                                                                 |                                                                                                                                    Set/Reset Signal                                                                                                                                   | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  pynqz2_i/ps7/inst/FCLK_CLK1                                                                                                                                                      | pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0] | pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/s_level_out_d4                                                                                                                                                                                         |                1 |              1 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH2_UPDATE.ch2_active_i_reg_1[0]                                                                                                                                                                              | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH2_UPDATE.ch2_active_i_reg_2[0]                                                                                                                                                     |                1 |              1 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/sts_received_re6_out                                                                                                                                                          | pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.s_axis_s2mm_updtsts_id[0]_i_1_n_0                                                                                                |                1 |              1 |
|  pynqz2_i/ps7/inst/FCLK_CLK1                                                                                                                                                      | pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                          |                                                                                                                                                                                                                                                                                       |                1 |              1 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0                                                                                                                                                  | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                                                   |                1 |              1 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/s_ready_i_reg                                                                                                                                         |                                                                                                                                                                                                                                                                                       |                1 |              1 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                       |                1 |              1 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/s_ready_i_reg                                                                                                                                         |                                                                                                                                                                                                                                                                                       |                1 |              1 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axis_interconnect_0/m01_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                       |                1 |              1 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                      |                                                                                                                                                                                                                                                                                       |                1 |              2 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/axis_rst1_i_1_n_0                                                                                                                                  |                1 |              2 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                                                |                                                                                                                                                                                                                                                                                       |                1 |              2 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/axis_rst2                                                                                                                                           |                1 |              2 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                       |                1 |              2 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/axis_rst1_i_1__0_n_0                                                                                                                                |                1 |              2 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                                                       |                1 |              2 |
|  pynqz2_i/ps7/inst/FCLK_CLK1                                                                                                                                                      | pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/cu/CE                                                                                                                                                                                                                                                                    | pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/aresetn                                                                                                                                                                                                |                1 |              2 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                                              |                                                                                                                                                                                                                                                                                       |                1 |              2 |
|  pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/engine/pipeline_reg_delayer_input_columns[2].incremental_step[1].del_input_register_j/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg |                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                       |                1 |              2 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                                              |                                                                                                                                                                                                                                                                                       |                1 |              2 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/S2MM_ERROR_SIG.s2mm_updt_err_cap_reg[0]                                                                                                                                                                           | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                 |                1 |              2 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_data2skid_halt                                                                                                                                                                                                  | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst_reg_n_reg_0[0]                                                                                                                                                                     |                1 |              2 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_wr_fifo                                                                                                                                                                            |                                                                                                                                                                                                                                                                                       |                1 |              3 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                             |                1 |              3 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                                  |                                                                                                                                                                                                                                                                                       |                1 |              3 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                       |                1 |              3 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/SYNC_FIFO.I_STSSTRM_FIFO_TUSER/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                              |                1 |              3 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                             |                1 |              3 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                                                                                                                  | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                                                                   |                1 |              3 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                         |                3 |              3 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/SYNC_FIFO.I_STSSTRM_FIFO_TID_TDEST/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                          |                1 |              3 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                    |                1 |              3 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_COMMON_REGISTER/p_2_out[15]                                                                                                                                                                                                             | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                 |                1 |              3 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_SYNC_FIFO.I_TDEST_TID_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                  |                1 |              3 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                               | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                            |                1 |              3 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                               |                1 |              3 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/sts_received_re                                                                                                                                                               | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1[0]                                                                                                                                                                                |                1 |              3 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/SYNC_FIFO.I_STSSTRM_FIFO_TUSER/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                               |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                                                                                                    | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                                                     |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/GEN_SM_FOR_NO_LENGTH.desc_fetch_req_reg_0[0]                                                                                                                                     | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[0].I_CH_FTCH_FIFO/CH_BMG_CTRL/gen_wr_a.gen_word_narrow.mem_reg[0]                                                                                                    |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/gen_master_slots[0].r_issuing_cnt_reg[0][0]                                                                                                                                                               | pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                      |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/MM2S_ERROR_SIG.mm2s_updt_err_cap_reg[0]                                                                                                                                                                           | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                 |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                |                2 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                                                                | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                                                              |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/ip_addr_cap0                                                                                                                                                                   |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                                      | pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                      |                2 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_ID_WRR/WEIGHT_OK_GEN[2].weight_capture[11]_i_1_n_0                                                                                                                                  | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1[0]                                                                                                                                                                                |                2 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_ID_WRR/move_to_next                                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_ID_WRR/shift_reg[3]_i_1_n_0                                                                                                                                |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC_saclk/axi_rst2                                                                                                                                                                                         |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_ID_WRR/WEIGHT_OK_GEN[1].weight_capture[7]_i_1_n_0                                                                                                                                   | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1[0]                                                                                                                                                                                |                2 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i[3]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                       |                2 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_ID_WRR/WEIGHT_OK_GEN[0].weight_capture[3]_i_1_n_0                                                                                                                                   | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1[0]                                                                                                                                                                                |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/desc_fetch_req_reg_0[0]                                                                                                                                                          | pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/SR[0]                                                                                          |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO/gen_fwft.empty_fwft_i_reg_5                                                                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO/gen_fwft.empty_fwft_i_reg_0                                                                                                                                                                        |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_6                                                                                   |                2 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                           | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                                      |                2 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[33]_i_1_n_0                                                                                                         | pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[23]_i_1_n_0                                                                                |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                               | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                                      |                2 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                            | pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                                       |                2 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[33]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                                                                       |                2 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                        | pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                                                                               |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                        | pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                                                                               |                2 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/ap_rst_axi                                                                                                                                          |                2 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                                                | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO/E[0]                                                                                                                                                                                                                        | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/fifo_rst_1                                                                                                                                                                                                            |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                            | pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                                       |                2 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/ap_rst_axi_sync1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                       |                2 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                                              | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                             |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                                       |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/command_ongoing_reg_0[0]                                                                                                                                     | pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/command_ongoing_reg_1[0]                                                                                                                                             | pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                                              |                2 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/GEN_CH2_FETCH.s2mm_ftch_decerr_set_i_reg_1[0]                                                                                                                                                                                      | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                 |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                                                                   | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                             |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/GEN_CH1_FETCH.mm2s_ftch_interr_set_i_reg_2[0]                                                                                                                                                                                      | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                 |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_ID_WRR/ch_id_to_sg_reg[1]_3[0]                                                                                                                                                      | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/queue_sinit_2                                                                                                                                                                                             |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                      |                                                                                                                                                                                                                                                                                       |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[0].I_CH_FTCH_FIFO/CH_BMG_CTRL/bmg_count                                                                                                                                                       | pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg_0[0]                                                                                                                                                                |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                    | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0                                                                                   |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                                      |                3 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                          |                                                                                                                                                                                                                                                                                       |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                                           | pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                      |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                                          | pynqz2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                  |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                                          | pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                              |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                                        | pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                              |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/mb_push_ok                                                                                                                                                       | pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/axi_rst                                                                                                                                            |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                                                              | pynqz2_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                                     |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_1                                                                                                                                                                             | pynqz2_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0                                                                                                                                                    |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/rst_ps7_30M/U0/EXT_LPF/lpf_int0                                                                                                                                                                                                                                              |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                                  | pynqz2_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                      |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                                                                         |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                   | pynqz2_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                      |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK1                                                                                                                                                      | pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]                                                                                                                                          | pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/s_level_out_d4                                                                                                                                                                                         |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_ID_WRR/ch_id_to_sg_reg[1]_2[0]                                                                                                                                                      | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/queue_sinit_2                                                                                                                                                                                             |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_ID_WRR/ch_id_to_sg_reg[2]_1[0]                                                                                                                                                      | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/queue_sinit_2                                                                                                                                                                                             |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_SYNC_FIFO.I_TDEST_TID_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                   |                1 |              6 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/command_ongoing_reg_0[0]                                                                                                                                             | pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                            |                2 |              6 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg[0]_i_1_n_0                                                                                                                                                              |                2 |              6 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                             |                4 |              6 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4                                                                                                                                                                        |                3 |              6 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                                 | pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                            |                2 |              6 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/SYNC_FIFO.I_STSSTRM_FIFO_TID_TDEST/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                3 |              6 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                                              | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg[0]_i_1_n_0                                                                                                                                                           |                2 |              6 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                4 |              6 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                               |                                                                                                                                                                                                                                                                                       |                1 |              6 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                             |                4 |              6 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                           |                                                                                                                                                                                                                                                                                       |                1 |              6 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/queue_sinit_2                                                                                                                                                                                             |                3 |              6 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                     |                1 |              6 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst                                                                                                                                                                                                |                3 |              6 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                                                               | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_coelsc_tag_reg0                                                                                                          |                1 |              6 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/rst_ps7_30M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                         | pynqz2_i/rst_ps7_30M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                         |                1 |              6 |
|  pynqz2_i/ps7/inst/FCLK_CLK1                                                                                                                                                      | pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                     | pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/s_level_out_d4                                                                                                                                                                                         |                2 |              6 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_ID_WRR/channels_captured0                                                                                                                                                           | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1[0]                                                                                                                                                                                |                2 |              6 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                                           | pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                      |                2 |              6 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                         | pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                            |                2 |              6 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_ID_WRR/FSM_onehot_mm2s_cs[6]_i_1_n_0                                                                                                                                                | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1[0]                                                                                                                                                                                |                3 |              7 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                                       | pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                              |                3 |              7 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_2                                                                                                           | pynqz2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                  |                2 |              7 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                                                          | pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                              |                4 |              7 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1                                                                                  |                2 |              7 |
|  pynqz2_i/ps7/inst/FCLK_CLK1                                                                                                                                                      | pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/cu/p_0_in                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                       |                2 |              7 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_int_reg_n_reg_0[0]                                                                                                                                  |                3 |              7 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                                                                  | pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                            |                3 |              7 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/SYNC_FIFO.I_STSSTRM_FIFO_TUSER/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                        | pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/SYNC_FIFO.I_STSSTRM_FIFO_TUSER/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                               |                2 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axis_interconnect_0/m00_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/p_0_in                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                       |                2 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_SYNC_FIFO.I_TDEST_TID_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                            | pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_SYNC_FIFO.I_TDEST_TID_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                   |                2 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0                                                             | pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                              |                5 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                          | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                                      |                3 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                                             | pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                              |                4 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.MM2S_INCLUDED.MULTI_INTERRUPT.GEN_MM2S_CH_INTR[0].I_AXI_SG_INTRPT_CH1/ch_thresh_count[7]_i_1__2_n_0                                                                                                                                      | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                 |                4 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[340]_0[3]                                                                                                                                                                                           | pynqz2_i/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GEN_ASYNC_WRITE.axi2ip_wrce_reg[16][0]                                                                                                                                 |                3 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_2[0]                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                                    |                2 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                                             | pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                              |                4 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/axi_mem_intercon/xbar/inst/gen_master_slots[1].reg_slice_mi/reset                                                                                                                                                                                                            |                2 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                                             | pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                              |                4 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                                             | pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                              |                3 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                                             | pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                              |                4 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                                              | pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                              |                4 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                                                              | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                         |                2 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[340]_0[11]                                                                                                                                                                                          | pynqz2_i/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/SS[0]                                                                                                                                                                  |                2 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[340]_0[17]                                                                                                                                                                                          | pynqz2_i/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0[0]                                                                              |                2 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                      | pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                      |                3 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[340]_0[7]                                                                                                                                                                                           | pynqz2_i/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GEN_ASYNC_WRITE.axi2ip_wrce_reg[32][0]                                                                                                                                 |                2 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/SR[0]                                                                                                                                                                          |                4 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/SYNC_FIFO.I_STSSTRM_FIFO_TID_TDEST/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                    | pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/SYNC_FIFO.I_STSSTRM_FIFO_TID_TDEST/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                2 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/SYNC_CLOCKS_INTR.CHANNEL_STAT[0].CH_STAT/CCHANNEL.SEPARATE_INTR.packet_thresh_int[7]_i_1_n_0                                                                                                                                            | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                 |                4 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.MM2S_INCLUDED.MULTI_INTERRUPT.GEN_MM2S_CH_INTR[0].I_AXI_SG_INTRPT_CH1/GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_incr_reg_n_0                                                                                              | pynqz2_i/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[0].I_MM2S_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                            |                2 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                   |                                                                                                                                                                                                                                                                                       |                1 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/SYNC_FIFO.I_STSSTRM_FIFO_TUSER/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/ram_rd_en_pf                                                                                         | pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/SYNC_FIFO.I_STSSTRM_FIFO_TUSER/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                               |                3 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[340]_0[17]                                                                                                                                                                                          | pynqz2_i/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/SR[0]                                                                                                                                                                  |                2 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.S2MM_INCLUDED.MULTI_INTERRUPT.GEN_S2MM_CH_INTR[0].I_AXI_SG_INTRPT_CH2/GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_incr_reg_n_0                                                                                              | pynqz2_i/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                            |                3 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                              |                                                                                                                                                                                                                                                                                       |                1 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.S2MM_INCLUDED.MULTI_INTERRUPT.GEN_S2MM_CH_INTR[0].I_AXI_SG_INTRPT_CH2/ch_thresh_count[7]_i_1_n_0                                                                                                                                         | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                 |                3 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.MM2S_INCLUDED.MULTI_INTERRUPT.GEN_MM2S_CH_INTR[2].I_AXI_SG_INTRPT_CH1/GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_incr_reg_n_0                                                                                              | pynqz2_i/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[2].I_MM2S_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                            |                3 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                                             | pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                              |                5 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.MM2S_INCLUDED.MULTI_INTERRUPT.GEN_MM2S_CH_INTR[2].I_AXI_SG_INTRPT_CH1/ch_thresh_count[7]_i_1__0_n_0                                                                                                                                      | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                 |                3 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.MM2S_INCLUDED.MULTI_INTERRUPT.GEN_MM2S_CH_INTR[1].I_AXI_SG_INTRPT_CH1/ch_thresh_count[7]_i_1__1_n_0                                                                                                                                      | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                 |                4 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.MM2S_INCLUDED.MULTI_INTERRUPT.GEN_MM2S_CH_INTR[1].I_AXI_SG_INTRPT_CH1/GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch_dly_fast_incr_reg_n_0                                                                                              | pynqz2_i/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[1].I_MM2S_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                            |                2 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_SYNC_FIFO.I_TDEST_TID_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/ram_rd_en_pf                                                             | pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_SYNC_FIFO.I_TDEST_TID_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                   |                3 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                             | pynqz2_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                |                3 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                          | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                             |                3 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg[0]                                                                                                      |                2 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/SYNC_FIFO.I_STSSTRM_FIFO_TID_TDEST/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/ram_rd_en_pf                                                                                     | pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/SYNC_FIFO.I_STSSTRM_FIFO_TID_TDEST/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                3 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_MM2S_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[0].I_CH_FTCH_FIFO/CH_BMG_CTRL/curdesc_tvalid_reg                                                                                                                                              | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_MM2S_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[0].I_CH_FTCH_FIFO/CH_BMG_CTRL/wraddr_int[8]_i_1_n_0                                                                                                                  |                3 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_valid_i_reg_0                                                                                                                              | pynqz2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                  |                4 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                           | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst_reg_n_reg_0[0]                                                                                                                                                                     |                4 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_MM2S_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[2].I_CH_FTCH_FIFO/CH_BMG_CTRL/curdesc_tvalid_reg                                                                                                                                              | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_MM2S_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[2].I_CH_FTCH_FIFO/CH_BMG_CTRL/wraddr_int[8]_i_1__1_n_0                                                                                                               |                3 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                                                                              | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0                                                                            |                4 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/p_3_in                                                                                                                                                                    | pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                            |                4 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_ID_WRR/ch_id_to_sg_reg[0]_1[0]                                                                                                                                                      | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/SS[0]                                                                                                                                                                                                     |                3 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/SYNC_CLOCKS.sg_channel_id_int_reg[0]_1[0]                                                                                                                                                                                               | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg[0]                                                                                                                                                                         |                2 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                                                                                                  | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                                                   |                3 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                                                                                                  | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                                                   |                4 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[0].I_MM2S_DMA_REGISTER/ch_dly_fast_cnt0                                                                                                                                                                  |                4 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0                                                                                                              | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0_n_0                                                                            |                3 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/ram_rd_en_pf                                                                        | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                              |                4 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5]0                                                                                                              | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0                                                                               |                4 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7]0                                                                                                              | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0                                                                               |                8 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[1].I_MM2S_DMA_REGISTER/ch_dly_fast_cnt0_20                                                                                                                                                               |                3 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[2].I_MM2S_DMA_REGISTER/ch_dly_fast_cnt0_21                                                                                                                                                               |                3 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER/ch_dly_fast_cnt0_22                                                                                                                                                               |                2 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                                                              | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0                                                                            |                4 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                               | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst_reg_n_reg_0[0]                                                                                                                                                                     |                3 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4]0                                                                                                              | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0                                                                               |                4 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[0].I_CH_FTCH_FIFO/CH_BMG_CTRL/E[0]                                                                                                                                                            | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[0].I_CH_FTCH_FIFO/CH_BMG_CTRL/wraddr_int[8]_i_1__2_n_0                                                                                                               |                3 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                         | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                                      |                3 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_ID_WRR/ch_id_to_sg_reg[0]_2[0]                                                                                                                                                      | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                    |                3 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axis_interconnect_0/m00_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                       |                3 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_ID_WRR/E[0]                                                                                                                                                                         | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/GEN_ASYNC_RESET.scndry_resetn_reg[0]                                                                                                                                                                      |                3 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                                                              | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0                                                                            |                4 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_data2mstr_cmd_ready                                                                                                                                                             | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                             |                3 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_MM2S_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[1].I_CH_FTCH_FIFO/CH_BMG_CTRL/curdesc_tvalid_reg                                                                                                                                              | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_MM2S_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[1].I_CH_FTCH_FIFO/CH_BMG_CTRL/wraddr_int[8]_i_1__0_n_0                                                                                                               |                3 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                  |                4 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/axis_interconnect_0/xbar/inst/areset_r                                                                                                                                                                                                                                       |                4 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6]0                                                                                                              | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0                                                                               |                5 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                       | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                              |                2 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                                                                                                    | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                                                     |                2 |             10 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                                                           | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1_n_0                                                                                                                     |                2 |             10 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3[0]                                                                                                                          | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                                                 |                2 |             10 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_1[0]                                                                                                                          | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0                                                                                                                     |                2 |             10 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_2[0]                                                                                                                          | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1_n_0                                                                                                                     |                2 |             10 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/ram_rd_en_pf                                                                        |                                                                                                                                                                                                                                                                                       |                2 |             10 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[3][0]                                                           | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg_3[0]                                                                                         |                3 |             10 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[2][0]                                                           | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg_4[0]                                                                                         |                3 |             10 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[4][0]                                                           | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg_2[0]                                                                                         |                5 |             10 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[1][0]                                                           | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg_5[0]                                                                                         |                2 |             10 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[0][0]                                                           | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg_6[0]                                                                                         |                4 |             10 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                                          |                2 |             10 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                       | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                              |                3 |             10 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[6][0]                                                           | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg_0[0]                                                                                         |                3 |             10 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                          | pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                     |                2 |             10 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                     | pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                |                2 |             10 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                              | pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                |                2 |             10 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0           |                2 |             10 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                      | pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0           |                2 |             10 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                   | pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                     |                2 |             10 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]0                                                                                                                | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8][0] |                3 |             10 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_2__0_n_0                                                                                                       | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_mmap_rst_reg_n_reg_1[0]                      |                8 |             10 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]0                                                                                                                | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0                                                                                 |                5 |             10 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_2_n_0                                                                                                          | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_mmap_rst_reg_n_reg_0[0]                      |                4 |             10 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_2_n_0                                                                                                          | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0                                                                                 |                3 |             10 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_2__0_n_0                                                                                                       | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_mmap_rst_reg_n_reg[0]                        |                9 |             10 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                                                                | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0                                                                              |                5 |             10 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[5][0]                                                           | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg_1[0]                                                                                         |                3 |             10 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                        |                4 |             10 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_1_n_0                                                                                                                                      |                3 |             10 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0                                                                                  |                3 |             10 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_data2skid_halt                                                                                                                                                                                                  | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                                      |                4 |             10 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                      |                5 |             10 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                                                                                                    | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                                                     |                3 |             10 |
|  pynqz2_i/ps7/inst/FCLK_CLK1                                                                                                                                                      | pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/cu/FSM_onehot_state[9]_i_1_n_0                                                                                                                                                                                                                                           | pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/cu/tReset                                                                                                                                                                                                                                       |                3 |             10 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/addr                                                                                                                                                          | pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/axis_rst                                                                                                                                            |                3 |             11 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.full_n_reg_1[0]                                                                                                                                        | pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/SR[0]                                                                                                                                   |                2 |             11 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/I_FTCH_BRAM/E[0]                                                                                                                                                                                            | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/GEN_ASYNC_RESET.scndry_resetn_reg_1[0]                                                                                                                                                                    |                2 |             11 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                              |                4 |             11 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                              |                                                                                                                                                                                                                                                                                       |                2 |             11 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                    |                4 |             11 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                       |                3 |             12 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/E[0]                                                                                                                                                                                            | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4                                                                                                                                                                        |                5 |             12 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/SYNC_FIFO.I_STSSTRM_FIFO_TID_TDEST/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                    | pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/SYNC_FIFO.I_STSSTRM_FIFO_TID_TDEST/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                2 |             12 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0           |                4 |             12 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                |                3 |             12 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axis_interconnect_0/m01_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_id_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                       |                2 |             12 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axis_interconnect_0/m02_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_id_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                       |                3 |             12 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axis_interconnect_0/m00_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_id_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                       |                2 |             12 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                            |                6 |             12 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1                                                                                                                                                                                   |                2 |             12 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb                                                                                                                                                                                              |                5 |             12 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                     |                4 |             12 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_SYNC_FIFO.I_TDEST_TID_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                            | pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_SYNC_FIFO.I_TDEST_TID_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                   |                2 |             12 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                       |                5 |             12 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_SYNC_FIFO.I_TDEST_TID_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/ram_rd_en_pf                                                             |                                                                                                                                                                                                                                                                                       |                2 |             12 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                                                       |                2 |             12 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/SYNC_FIFO.I_STSSTRM_FIFO_TID_TDEST/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/ram_rd_en_pf                                                                                     |                                                                                                                                                                                                                                                                                       |                2 |             12 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                       |                8 |             12 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_m_valid_dup_reg[0]                                                    | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                                      |                6 |             12 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                          |                                                                                                                                                                                                                                                                                       |                3 |             13 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                                  |                                                                                                                                                                                                                                                                                       |                4 |             13 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                       |                4 |             13 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                                                     | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                             |                4 |             13 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                                                            | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_mmap_rst_reg_n_reg                                                               |                4 |             13 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[340]_0[11]                                                                                                                                                                                          | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                 |                5 |             14 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[340]_0[7]                                                                                                                                                                                           | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                 |                8 |             14 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[340]_0[3]                                                                                                                                                                                           | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                 |                5 |             14 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst                                                                                                                                            |                2 |             14 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[340]_0[17]                                                                                                                                                                                          | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                 |                4 |             14 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                                       | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                6 |             14 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                       |                3 |             14 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                  | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                4 |             14 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                |                                                                                                                                                                                                                                                                                       |                4 |             14 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                       |                3 |             14 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                                               | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                        |                4 |             15 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                                                            | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_mmap_rst_reg_n_reg                                                               |                3 |             15 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                                  | pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                              |                5 |             15 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                          | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                        |                5 |             15 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                  |                                                                                                                                                                                                                                                                                       |                4 |             15 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_1                                                                                                                                                                         | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                 |                4 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/s2mm_all_idle                                                                                                                                                                    | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                     |                4 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/SYNC_FIFO.I_STSSTRM_FIFO_TUSER/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/ram_rd_en_pf                                                                                         |                                                                                                                                                                                                                                                                                       |                3 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                                        | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                             |                4 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                                           | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                  |                4 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[340]_0[16]                                                                                                                                                                                          | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                 |                8 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[340]_0[2]                                                                                                                                                                                           | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                 |                7 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                       |                                                                                                                                                                                                                                                                                       |                2 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/SYNC_FIFO.I_STSSTRM_FIFO_TUSER/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                        | pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/SYNC_FIFO.I_STSSTRM_FIFO_TUSER/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                               |                5 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_2                                                                                                                                                                         | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                 |                4 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                                           | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                  |                4 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_3                                                                                                                                                                         | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                 |                4 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                           |                5 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/SYNC_CLOCKS_INTR.CHANNEL_STAT[0].CH_STAT/decrement                                                                                                                                                                                      | pynqz2_i/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/s2mm_ch_pktdrp_reset_reg[0]_0                                                                                                                                                                                                            |                4 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                             | pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                     |                7 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK1                                                                                                                                                      | pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                     | pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/s_level_out_d4                                                                                                                                                                                         |                4 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[64]_0[0]                               | pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/axis_rst                                                                                                                                            |                4 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/SAME_WIDTH_GEN.axis_vld_reg           |                                                                                                                                                                                                                                                                                       |                4 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                      | pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                     |                7 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/or_reduce                                                                                                                                                                                                                       | pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb                                                                                                                                                                                              |                6 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/CE                                                                                                                                                            |                                                                                                                                                                                                                                                                                       |                4 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                                    | pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                              |                5 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_1                                                                                                                                                                         | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                 |                4 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/SYNC_FIFO.I_STSSTRM_FIFO_TID_TDEST/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                    |                                                                                                                                                                                                                                                                                       |                2 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/FSM_sequential_mm2s_cs_reg[2]_1                                                                                                                                                  | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                     |                3 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_SYNC_FIFO.I_TDEST_TID_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                            |                                                                                                                                                                                                                                                                                       |                2 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                             |                5 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                       |                3 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                              |                                                                                                                                                                                                                                                                                       |                3 |             17 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                     | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                             |                4 |             17 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                            |                9 |             17 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_2[0]                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                                                                   |                5 |             18 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axis_interconnect_0/m02_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/p_0_in                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                       |                5 |             18 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                   | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst_reg_n_reg_0[0]                                                                                                                                                                     |                4 |             19 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                               | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                        |                6 |             19 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axis_interconnect_0/m02_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                       |                5 |             19 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                  |                                                                                                                                                                                                                                                                                       |                6 |             21 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                       |                8 |             21 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_1                                                                                                                                                                             |                                                                                                                                                                                                                                                                                       |                9 |             21 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]  | pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/axis_rst                                                                                                                                            |                5 |             22 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                                    | pynqz2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                  |                7 |             22 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/ap_rst_axi_sync1/s_level_out_d2                                                                                                                                                                            |                8 |             22 |
|  pynqz2_i/ps7/inst/FCLK_CLK1                                                                                                                                                      | pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                 | pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/s_level_out_d4                                                                                                                                                                                         |                5 |             22 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                         |                9 |             23 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/axi_rst                                                                                                                                            |                6 |             23 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/SYNC_FIFO.I_STSSTRM_FIFO_TUSER/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                        |                                                                                                                                                                                                                                                                                       |                3 |             24 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                                                     | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                             |                7 |             25 |
|  pynqz2_i/ps7/inst/FCLK_CLK1                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                       |                8 |             25 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[340]_0[14]                                                                                                                                                                                          | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                 |                7 |             26 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[340]_0[20]                                                                                                                                                                                          | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                 |                9 |             26 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/tlast_del                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                       |                4 |             26 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[340]_0[10]                                                                                                                                                                                          | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                 |                6 |             26 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[340]_0[6]                                                                                                                                                                                           | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                 |                9 |             26 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[33]_i_1_n_0                                                                                                         | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                |                8 |             26 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/E[0]                                                                                                                                                                                                                               | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                 |                6 |             26 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_updt_interr_set_reg_1[0]                                                                                                                                                                       | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                 |                5 |             26 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                                                                                      | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                 |                5 |             26 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                                                       | pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.BTT_CALC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in                                                                                                                                                                  |                7 |             26 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO/INCLUDE_S2MM_SOF_EOF_GENERATOR.tlast_del_reg                                                                                                                                                                                | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/fifo_rst                                                                                                                                                                                                              |                5 |             26 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[0]_i_1_n_0                                                                                                                                                                      | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                  |                7 |             26 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc0                                                                                                                                                                                  | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                 |                6 |             28 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_data_reg_1[0]                                                                                                                                                            | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                 |                5 |             28 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[0].I_CH_FTCH_FIFO/CH_BMG_CTRL/writing_lsb_reg[0]                                                                                                                                              | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                 |                9 |             28 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_MM2S_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[1].I_CH_FTCH_FIFO/CH_BMG_CTRL/writing_lsb_reg[0]                                                                                                                                              | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                 |               14 |             28 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_data_reg_1[0]                                                                                                                                                            | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                 |                5 |             28 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tvalid_reg_0[0]                                                                                                                                                                                             | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_int_reg_n_reg_0[0]                                                                                                                                  |                6 |             28 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                        | pynqz2_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                    |               10 |             28 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l[31]_i_1_n_0                                                                                                       | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                |                6 |             28 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/E[0]                                                                                                                                                                                           | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                 |                8 |             28 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                             |               10 |             28 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/E[0]                                                                                                                                                                          | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                |                5 |             29 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/E[0]                                                                                                                                                                          | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1[0]                                                                                                                                                                                |                8 |             29 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                       |                5 |             29 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                                                                       |                                                                                                                                                                                                                                                                                       |                4 |             29 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                                                                   | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                             |                8 |             30 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                                                                            | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                |                6 |             30 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_desc_reg2[32]_i_1_n_0                                                                                                                                                    | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1[0]                                                                                                                                                                                |                5 |             30 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                          |                                                                                                                                                                                                                                                                                       |                6 |             31 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axis_interconnect_0/xbar/inst/gen_decoder[0].axisc_decoder_0/gen_tdest_routing.gen_tdest_decoder.axisc_register_slice_0/gen_AB_reg_slice.payload_b_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                       |               10 |             31 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axis_interconnect_0/xbar/inst/gen_decoder[0].axisc_decoder_0/gen_tdest_routing.gen_tdest_decoder.axisc_register_slice_0/gen_AB_reg_slice.payload_a_1                                                                                                                                                  |                                                                                                                                                                                                                                                                                       |                8 |             31 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.GEN_PNTR_FOR_CHANNEL[0].S2MM_CH_PNTR/fetch_address_i[31]_i_1__2_n_0                                                                                                                                        | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                 |               13 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/packet_dropped                                                                                                                                                                                                                          | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                 |                8 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                                                                           | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                 |                6 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid1                                                                                                                                                                                                                             | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4                                                                                                                                                                        |                8 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[340]_0[1]                                                                                                                                                                                           | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                 |               11 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH1.GEN_PNTR_FOR_CHANNEL[2].MM2S_CH_PNTR/fetch_address_i[31]_i_1__1_n_0                                                                                                                                        | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                 |               13 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[340]_0[0]                                                                                                                                                                                           | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                 |               11 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                             |                9 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH1.GEN_PNTR_FOR_CHANNEL[0].MM2S_CH_PNTR/fetch_address_i[31]_i_1_n_0                                                                                                                                           | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                 |               11 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH1.GEN_PNTR_FOR_CHANNEL[1].MM2S_CH_PNTR/fetch_address_i[31]_i_1__0_n_0                                                                                                                                        | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                 |                9 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                                                                    | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1_n_0                                                                                                                                       |                6 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[340]_0[15]                                                                                                                                                                                          | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                 |               11 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/command_ongoing_reg_0[0]                                                                                                                                     | pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                            |                9 |             33 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                     | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                |               10 |             33 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[1].I_MM2S_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                                                              | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                 |               12 |             33 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[0].I_MM2S_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                                                              | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                 |               11 |             33 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[2].I_MM2S_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                                                              | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                 |               13 |             33 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[0].I_S2MM_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                                                              | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                 |               13 |             33 |
|  pynqz2_i/ps7/inst/FCLK_CLK1                                                                                                                                                      | pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_0[0]                        | pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/s_level_out_d4                                                                                                                                                                                         |                9 |             33 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/command_ongoing_reg_1[0]                                                                                                                                             | pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                            |                9 |             33 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                         | pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/axis_rst                                                                                                                                           |                7 |             33 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_d12                                                                                                                                                                                                                         | pynqz2_i/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rvalid_i_i_1_n_0                                                                                                                                                                 |               11 |             34 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg                                           | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                 |                5 |             34 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                                                                     | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                                                           |               10 |             34 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                       |                9 |             34 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tvalid_reg_0[0]                                                                                                                                                                            | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                |                9 |             34 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                                                    | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                 |                9 |             35 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                                                       |               10 |             35 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_sts_reg_1[0]                                                                                                                                                             | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                 |                7 |             35 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                                                                       | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                 |               15 |             35 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                       |               14 |             35 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                                                                            | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/SR[0]                                                                                                                                                         |                8 |             35 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/sts2_queue_wren                                                                                                                                                               |                                                                                                                                                                                                                                                                                       |                6 |             35 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                         | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                                                                  |               10 |             36 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                       |               12 |             37 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                  |               16 |             37 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_addr_reg1_out                                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                               |                8 |             37 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                      |                                                                                                                                                                                                                                                                                       |                5 |             39 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                              | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                 |               12 |             41 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                                                    |                                                                                                                                                                                                                                                                                       |                6 |             41 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                                                      | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__1_n_0                                                                                                                                                              |                7 |             42 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                       |               11 |             42 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                       | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                             |               15 |             42 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                              |               19 |             42 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                                | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__2_n_0                                                                                                                                                              |                9 |             44 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                              | pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                      |               18 |             45 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                              | pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                      |               20 |             46 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                       |               10 |             47 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                       |                9 |             47 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                       |               14 |             48 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                       |               13 |             48 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                       |                9 |             48 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                       |               12 |             48 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1[0]                                                                                                                                                                                |               22 |             50 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                      |               27 |             51 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                     | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                                                            |               17 |             52 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/fifo_rst_1                                                                                                                                                                                                            |               15 |             53 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/GEN_SM_FOR_NO_LENGTH.GEN_CMD_BTT_EQL_23.s2mm_cmnd_data[66]_i_1_n_0                                                                                                               | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                |               15 |             58 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                                                       | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                             |               16 |             59 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/USE_SINGLE_REG.sig_regfifo_empty_reg_reg[0]                                                                                                                                   | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                |               14 |             61 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/GEN_CMD_BTT_EQL_23.mm2s_cmnd_data[67]_i_1_n_0                                                                                                                                    | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1[0]                                                                                                                                                                                |               18 |             61 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                                                       | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                             |               16 |             62 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/USE_SINGLE_REG.sig_regfifo_empty_reg_reg[0]                                                                                                                                   | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1[0]                                                                                                                                                                                |               13 |             64 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                       |               19 |             64 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/SAME_WIDTH_GEN.axis_vld_reg_0         | pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.axis_data[63]_i_1_n_0                                                                                                                |               11 |             64 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                       |               25 |             64 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                         |                                                                                                                                                                                                                                                                                       |               14 |             64 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_m_valid_dup_reg[0]                                                    |                                                                                                                                                                                                                                                                                       |               21 |             64 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  | pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/axis_rst                                                                                                                                            |               19 |             66 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                                              |                                                                                                                                                                                                                                                                                       |               18 |             67 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/mm2s_rready_reg[0]                                                                                                                                           |                                                                                                                                                                                                                                                                                       |               19 |             67 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                                              |                                                                                                                                                                                                                                                                                       |               23 |             67 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                       |               18 |             67 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/axis_rst                                                                                                                                           |               15 |             68 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                       |               15 |             69 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                       |               16 |             69 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                                      |               28 |             69 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out_reg_1[0]                                                                                                                | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                                   |               29 |             73 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                              | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                                      |               21 |             73 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                |               26 |             76 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                          | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                                      |               24 |             78 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/E[0]                                                                                                                                                                                                                | pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                                      |               28 |             78 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/axis_rst                                                                                                                                            |               19 |             78 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                      | pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                            |               27 |             91 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                                | pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                            |               24 |             92 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[0].I_CH_FTCH_FIFO/CH_BMG_CTRL/ftch_shftenbl                                                                                                                                                   | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                |               35 |            160 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 | pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                    | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1[0]                                                                                                                                                                                |               39 |            192 |
|  pynqz2_i/ps7/inst/FCLK_CLK1                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                | pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/s_level_out_d4                                                                                                                                                                                         |               60 |            211 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | pynqz2_i/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                                 |               99 |            245 |
|  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                       |              332 |           1018 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


