;redcode
;assert 1
	SPL 0, <407
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV <100, @90
	JMZ 63, 105
	SUB #36, 29
	CMP -77, <-20
	DAT #6, <210
	ADD <0, 0
	CMP @127, @108
	SPL 0, <402
	CMP @127, @108
	JMP -1, @-20
	DJN -5, @-26
	DJN -5, @-26
	SUB #12, @10
	ADD 0, 30
	CMP 0, 30
	ADD #36, 29
	JMN <6, <210
	JMN <6, <210
	SUB 63, 105
	SUB 0, 30
	SUB #72, @250
	SUB #72, @250
	SUB #72, @250
	JMN <6, <210
	JMZ 63, 105
	ADD @127, @108
	DJN -1, @-20
	SUB @127, 106
	DJN -1, @-20
	SUB @127, 106
	ADD 30, 9
	SUB @-195, 106
	DJN -1, @-20
	SLT 30, 9
	ADD 700, 90
	CMP @-195, 106
	DAT #-3, #2
	ADD 63, 105
	CMP @-195, 106
	MOV -1, <-20
	SUB <0, 0
	SUB <0, 0
	MOV -1, <-20
	SPL 0, <402
	MOV -7, <-20
	MOV -1, <-20
	MOV -1, <-20
	DJN -1, @-20
