
---------- Begin Simulation Statistics ----------
final_tick                               2542188404500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 227385                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   227383                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.47                       # Real time elapsed on the host
host_tick_rate                              659413121                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4199485                       # Number of instructions simulated
sim_ops                                       4199485                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012179                       # Number of seconds simulated
sim_ticks                                 12178559500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             49.507601                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  368643                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               744619                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2662                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            113967                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            948177                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              30972                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          215705                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           184733                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1153236                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71690                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        30411                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4199485                       # Number of instructions committed
system.cpu.committedOps                       4199485                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.796746                       # CPI: cycles per instruction
system.cpu.discardedOps                        316520                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   620221                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1480557                       # DTB hits
system.cpu.dtb.data_misses                       8420                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   417824                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       875861                       # DTB read hits
system.cpu.dtb.read_misses                       7527                       # DTB read misses
system.cpu.dtb.write_accesses                  202397                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      604696                       # DTB write hits
system.cpu.dtb.write_misses                       893                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18280                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3689478                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1163189                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           687053                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17123633                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172511                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  985129                       # ITB accesses
system.cpu.itb.fetch_acv                          510                       # ITB acv
system.cpu.itb.fetch_hits                      979291                       # ITB hits
system.cpu.itb.fetch_misses                      5838                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.43%      9.43% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4218     69.33%     79.17% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.00% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.06% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.11% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.74%     94.86% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6084                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14428                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2429     47.32%     47.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2686     52.33%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5133                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2416     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2416     49.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4850                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11225623000     92.15%     92.15% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9409500      0.08%     92.22% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19261500      0.16%     92.38% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               928268000      7.62%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12182562000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994648                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899479                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944867                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591434                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743272                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8216986000     67.45%     67.45% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3965576000     32.55%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24343347                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85458      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2543418     60.56%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 840239     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593167     14.12%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104864      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4199485                       # Class of committed instruction
system.cpu.quiesceCycles                        13772                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7219714                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          438                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158474                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318554                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542188404500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542188404500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22808453                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22808453                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22808453                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22808453                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116966.425641                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116966.425641                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116966.425641                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116966.425641                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13047478                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13047478                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13047478                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13047478                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66910.143590                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66910.143590                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66910.143590                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66910.143590                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22458956                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22458956                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116973.729167                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116973.729167                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12847981                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12847981                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66916.567708                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66916.567708                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542188404500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.303185                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539673074000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.303185                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.206449                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.206449                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542188404500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             131023                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34926                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88921                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34606                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28976                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28976                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89511                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41407                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267880                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267880                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       210122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478798                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11415616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11415616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6728128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6728569                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18155449                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160309                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002738                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052259                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159870     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     439      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160309                       # Request fanout histogram
system.membus.reqLayer0.occupancy              354000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           837327528                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378703250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542188404500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474630000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542188404500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542188404500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542188404500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542188404500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542188404500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542188404500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542188404500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542188404500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542188404500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542188404500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542188404500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542188404500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542188404500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542188404500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542188404500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542188404500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542188404500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542188404500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542188404500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542188404500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542188404500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542188404500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542188404500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542188404500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542188404500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542188404500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542188404500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542188404500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5724672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4504128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10228800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5724672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5724672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2235264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2235264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89448                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70377                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159825                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34926                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34926                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470061504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         369840785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             839902289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470061504                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470061504                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183540919                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183540919                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183540919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470061504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        369840785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1023443208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121686.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79657.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69865.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000161298750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7493                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7493                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414871                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114278                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159825                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123625                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159825                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123625                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10303                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1939                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5876                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2051679250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  747610000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4855216750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13721.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32471.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105717                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82122                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.49                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159825                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123625                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  137116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83345                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.228640                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.101089                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.478769                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35391     42.46%     42.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24653     29.58%     72.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10278     12.33%     84.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4688      5.62%     90.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2530      3.04%     93.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1410      1.69%     94.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          956      1.15%     95.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          629      0.75%     96.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2810      3.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83345                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7493                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.954758                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.369940                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.664590                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1325     17.68%     17.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5707     76.16%     93.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           277      3.70%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            81      1.08%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            38      0.51%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            19      0.25%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           15      0.20%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           14      0.19%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            7      0.09%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            6      0.08%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7493                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7493                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.237555                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.222214                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.738061                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6708     89.52%     89.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               92      1.23%     90.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              454      6.06%     96.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              178      2.38%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               59      0.79%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7493                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9569408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  659392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7786752                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10228800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7912000                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       785.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       639.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    839.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    649.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12178554500                       # Total gap between requests
system.mem_ctrls.avgGap                      42965.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5098048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4471360                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7786752                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418608456.936142563820                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367150154.334755301476                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 639382022.151306152344                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89448                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70377                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123625                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2590667000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2264549750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298968201500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28962.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32177.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2418347.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            321778380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            171017880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           570236100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          315898740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     961296960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5318782290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        197592480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7856602830                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.117580                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    460289000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    406640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11311630500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            273347760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145276395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           497350980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319208220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     961296960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5261859810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        245527200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7703867325                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.576236                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    583138000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    406640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11188781500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542188404500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1008453                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12171359500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542188404500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1701934                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1701934                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1701934                       # number of overall hits
system.cpu.icache.overall_hits::total         1701934                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89512                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89512                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89512                       # number of overall misses
system.cpu.icache.overall_misses::total         89512                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5520245500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5520245500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5520245500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5520245500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1791446                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1791446                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1791446                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1791446                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049966                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049966                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049966                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049966                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61670.452006                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61670.452006                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61670.452006                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61670.452006                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88921                       # number of writebacks
system.cpu.icache.writebacks::total             88921                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89512                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89512                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89512                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89512                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5430734500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5430734500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5430734500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5430734500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049966                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049966                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049966                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049966                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60670.463178                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60670.463178                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60670.463178                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60670.463178                       # average overall mshr miss latency
system.cpu.icache.replacements                  88921                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1701934                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1701934                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89512                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89512                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5520245500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5520245500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1791446                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1791446                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049966                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049966                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61670.452006                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61670.452006                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89512                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89512                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5430734500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5430734500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049966                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049966                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60670.463178                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60670.463178                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542188404500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.840790                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1754557                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88999                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.714345                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.840790                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995783                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995783                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          352                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3672403                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3672403                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542188404500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1337045                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1337045                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1337045                       # number of overall hits
system.cpu.dcache.overall_hits::total         1337045                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106188                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106188                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106188                       # number of overall misses
system.cpu.dcache.overall_misses::total        106188                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6806382500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6806382500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6806382500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6806382500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1443233                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1443233                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1443233                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1443233                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073576                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073576                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073576                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073576                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64097.473349                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64097.473349                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64097.473349                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64097.473349                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34750                       # number of writebacks
system.cpu.dcache.writebacks::total             34750                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36670                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36670                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36670                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36670                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69518                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69518                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69518                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69518                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4429592500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4429592500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4429592500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4429592500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21612000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21612000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048168                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048168                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048168                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048168                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63718.641215                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63718.641215                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63718.641215                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63718.641215                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103903.846154                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103903.846154                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69353                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       805568                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          805568                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49736                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49736                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3334478500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3334478500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       855304                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       855304                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058150                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058150                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67043.559997                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67043.559997                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9207                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9207                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40529                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40529                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2709445000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2709445000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21612000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21612000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047385                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047385                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66852.007205                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66852.007205                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200111.111111                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200111.111111                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531477                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531477                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56452                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56452                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3471904000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3471904000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587929                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587929                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096018                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096018                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61501.877701                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61501.877701                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27463                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27463                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28989                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28989                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1720147500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1720147500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049307                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049307                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59337.938528                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59337.938528                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10311                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10311                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          877                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          877                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62767500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62767500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.078388                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078388                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71570.695553                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71570.695553                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          877                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          877                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61890500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61890500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.078388                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078388                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70570.695553                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70570.695553                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542188404500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.517019                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1403922                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69353                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.243133                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.517019                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979021                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979021                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          733                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          250                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3001463                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3001463                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2552980383500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 657124                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743808                       # Number of bytes of host memory used
host_op_rate                                   657117                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.27                       # Real time elapsed on the host
host_tick_rate                              752692577                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7402524                       # Number of instructions simulated
sim_ops                                       7402524                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008479                       # Number of seconds simulated
sim_ticks                                  8479212000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             39.752200                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  197863                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               497741                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1699                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             66388                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            547265                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              26086                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          199558                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           173472                       # Number of indirect misses.
system.cpu.branchPred.lookups                  693666                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   56321                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        24173                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2463916                       # Number of instructions committed
system.cpu.committedOps                       2463916                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.836679                       # CPI: cycles per instruction
system.cpu.discardedOps                        185424                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   168004                       # DTB accesses
system.cpu.dtb.data_acv                            70                       # DTB access violations
system.cpu.dtb.data_hits                       841502                       # DTB hits
system.cpu.dtb.data_misses                       3476                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   110537                       # DTB read accesses
system.cpu.dtb.read_acv                            25                       # DTB read access violations
system.cpu.dtb.read_hits                       498425                       # DTB read hits
system.cpu.dtb.read_misses                       2975                       # DTB read misses
system.cpu.dtb.write_accesses                   57467                       # DTB write accesses
system.cpu.dtb.write_acv                           45                       # DTB write access violations
system.cpu.dtb.write_hits                      343077                       # DTB write hits
system.cpu.dtb.write_misses                       501                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4869                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2108857                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            637974                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           386790                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        12592872                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.146270                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  357202                       # ITB accesses
system.cpu.itb.fetch_acv                          275                       # ITB acv
system.cpu.itb.fetch_hits                      354171                       # ITB hits
system.cpu.itb.fetch_misses                      3031                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   305      4.78%      4.78% # number of callpals executed
system.cpu.kern.callpal::tbi                       15      0.24%      5.02% # number of callpals executed
system.cpu.kern.callpal::swpipl                  5106     80.08%     85.10% # number of callpals executed
system.cpu.kern.callpal::rdps                     156      2.45%     87.55% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.03%     87.58% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.03%     87.61% # number of callpals executed
system.cpu.kern.callpal::rti                      463      7.26%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                   85      1.33%     96.20% # number of callpals executed
system.cpu.kern.callpal::imb                       16      0.25%     96.46% # number of callpals executed
system.cpu.kern.callpal::rdunique                 225      3.53%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6376                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       9957                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2320     41.30%     41.30% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      41      0.73%     42.03% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       9      0.16%     42.19% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3248     57.81%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5618                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2317     49.46%     49.46% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       41      0.88%     50.33% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        9      0.19%     50.52% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2318     49.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4685                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               6049045000     71.34%     71.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                68068500      0.80%     72.14% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                10502500      0.12%     72.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2351840000     27.74%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           8479456000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998707                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.713670                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.833927                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 415                      
system.cpu.kern.mode_good::user                   415                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               768                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 415                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.540365                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.701606                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7101708000     83.75%     83.75% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1377748000     16.25%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      305                       # number of times the context was actually changed
system.cpu.numCycles                         16845002                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               43221      1.75%      1.75% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1524299     61.86%     63.62% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3571      0.14%     63.76% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     63.76% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  2273      0.09%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    36      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    80      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  107      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   287      0.01%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::MemRead                 486196     19.73%     83.61% # Class of committed instruction
system.cpu.op_class_0::MemWrite                339564     13.78%     97.39% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              2823      0.11%     97.51% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             2560      0.10%     97.61% # Class of committed instruction
system.cpu.op_class_0::IprAccess                58899      2.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2463916                       # Class of committed instruction
system.cpu.quiesceCycles                       113422                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4252130                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1437696                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 173                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        178                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          221                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       130443                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        260758                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  10791979000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10791979000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        22518                       # number of demand (read+write) misses
system.iocache.demand_misses::total             22518                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        22518                       # number of overall misses
system.iocache.overall_misses::total            22518                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2659743208                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2659743208                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2659743208                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2659743208                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        22518                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           22518                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        22518                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          22518                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118116.316191                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118116.316191                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118116.316191                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118116.316191                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           149                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    3                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    49.666667                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          22464                       # number of writebacks
system.iocache.writebacks::total                22464                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        22518                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        22518                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        22518                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        22518                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1532559525                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1532559525                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1532559525                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1532559525                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68059.309219                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68059.309219                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68059.309219                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68059.309219                       # average overall mshr miss latency
system.iocache.replacements                     22518                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           54                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               54                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      6240975                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      6240975                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115573.611111                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115573.611111                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      3540975                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3540975                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65573.611111                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65573.611111                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2653502233                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2653502233                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118122.428463                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118122.428463                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1529018550                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1529018550                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68065.284455                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68065.284455                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10791979000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  22534                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22534                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               202662                       # Number of tag accesses
system.iocache.tags.data_accesses              202662                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10791979000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1150                       # Transaction distribution
system.membus.trans_dist::ReadResp              93573                       # Transaction distribution
system.membus.trans_dist::WriteReq                797                       # Transaction distribution
system.membus.trans_dist::WriteResp               797                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41857                       # Transaction distribution
system.membus.trans_dist::WritebackClean        73818                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14634                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15432                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15432                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          73829                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18596                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22464                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       221468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       221468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3894                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       101930                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       105826                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 372330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      9448896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      9448896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2953                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3415424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3418377                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14304969                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               61                       # Total snoops (count)
system.membus.snoopTraffic                       3904                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            132279                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001648                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.040563                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  132061     99.84%     99.84% # Request fanout histogram
system.membus.snoop_fanout::1                     218      0.16%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              132279                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3107000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           736949837                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.7                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             295725                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          186286500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10791979000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          392268750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.6                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  10791979000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  10791979000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  10791979000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  10791979000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  10791979000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  10791979000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  10791979000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  10791979000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  10791979000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  10791979000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  10791979000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  10791979000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  10791979000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  10791979000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  10791979000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  10791979000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  10791979000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  10791979000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  10791979000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  10791979000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  10791979000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  10791979000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  10791979000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  10791979000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  10791979000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  10791979000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  10791979000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10791979000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4724544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2174272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6898816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4724544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4724544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2678848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2678848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           73821                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           33973                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              107794                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41857                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41857                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         557191399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         256423828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             813615227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    557191399                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        557191399                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      315931245                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            315931245                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      315931245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        557191399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        256423828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1129546472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    114605.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     68811.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     33829.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000247404750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7047                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7047                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              292467                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             108173                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      107795                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     115586                       # Number of write requests accepted
system.mem_ctrls.readBursts                    107795                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   115586                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5155                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   981                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5564                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1545991000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  513200000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3470491000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15062.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33812.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       117                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    73169                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80099                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                107795                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               115586                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   93995                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    424                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        63965                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    217.365872                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.132556                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.988245                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        26413     41.29%     41.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        19060     29.80%     71.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7957     12.44%     83.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3528      5.52%     89.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1976      3.09%     92.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1118      1.75%     93.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          689      1.08%     94.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          447      0.70%     95.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2777      4.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        63965                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7047                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      14.562935                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      9.834363                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.136815                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            1450     20.58%     20.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            928     13.17%     33.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          4281     60.75%     94.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           200      2.84%     97.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            94      1.33%     98.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            40      0.57%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            23      0.33%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            12      0.17%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             6      0.09%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             4      0.06%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1      0.01%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            2      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            2      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7047                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7047                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.260962                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.243734                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.791766                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6150     87.27%     87.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              298      4.23%     91.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              387      5.49%     96.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              136      1.93%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               51      0.72%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                9      0.13%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                9      0.13%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.06%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7047                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6568960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  329920                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7333824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6898880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7397504                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       774.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       864.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    813.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    872.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8479215000                       # Total gap between requests
system.mem_ctrls.avgGap                      37958.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4403904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2165056                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7333824                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 519376564.709079086781                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 255336934.611376613379                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 864918107.956258177757                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        73822                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        33973                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       115586                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2307583000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1162908000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 212036830000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31258.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34230.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1834450.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            264287100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            140468130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           410121600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          317845800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     669342960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3615023220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        212110560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5629199370                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        663.882371                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    516709250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    283140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7680204250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            192458700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            102294225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           322813680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          280402740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     669342960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3567346710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        251935680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5386594695                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        635.270671                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    620386750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    283140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7576526750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10791979000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1204                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1204                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23261                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23261                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          202                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1204                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3894                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   48930                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          808                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1170                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          677                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2953                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1441081                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               185000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                31500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22572000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3097000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           117447208                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.4                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1154000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1628500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              108000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     10731979000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10791979000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       948271                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           948271                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       948271                       # number of overall hits
system.cpu.icache.overall_hits::total          948271                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        73828                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          73828                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        73828                       # number of overall misses
system.cpu.icache.overall_misses::total         73828                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4771322500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4771322500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4771322500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4771322500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1022099                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1022099                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1022099                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1022099                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.072232                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.072232                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.072232                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.072232                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64627.546459                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64627.546459                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64627.546459                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64627.546459                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        73818                       # number of writebacks
system.cpu.icache.writebacks::total             73818                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        73828                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        73828                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        73828                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        73828                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4697494500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4697494500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4697494500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4697494500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.072232                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.072232                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.072232                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.072232                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63627.546459                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63627.546459                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63627.546459                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63627.546459                       # average overall mshr miss latency
system.cpu.icache.replacements                  73818                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       948271                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          948271                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        73828                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         73828                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4771322500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4771322500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1022099                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1022099                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.072232                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.072232                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64627.546459                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64627.546459                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        73828                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        73828                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4697494500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4697494500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.072232                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.072232                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63627.546459                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63627.546459                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10791979000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.985537                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1078284                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             74339                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.504957                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.985537                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999972                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999972                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          341                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2118026                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2118026                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10791979000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       762187                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           762187                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       762187                       # number of overall hits
system.cpu.dcache.overall_hits::total          762187                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        51646                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          51646                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        51646                       # number of overall misses
system.cpu.dcache.overall_misses::total         51646                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3391886000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3391886000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3391886000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3391886000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       813833                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       813833                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       813833                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       813833                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.063460                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.063460                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.063460                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.063460                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65675.676722                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65675.676722                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65675.676722                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65675.676722                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19393                       # number of writebacks
system.cpu.dcache.writebacks::total             19393                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18232                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18232                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18232                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18232                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        33414                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33414                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33414                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33414                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1947                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1947                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2199359500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2199359500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2199359500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2199359500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    234260000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    234260000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.041058                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041058                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.041058                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041058                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65821.496977                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65821.496977                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65821.496977                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65821.496977                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 120318.438624                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 120318.438624                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  33973                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       461565                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          461565                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21748                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21748                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1533726500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1533726500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       483313                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       483313                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.044998                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.044998                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70522.645761                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70522.645761                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3776                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3776                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        17972                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17972                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1150                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1150                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1271354000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1271354000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    234260000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    234260000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.037185                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037185                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70740.819052                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70740.819052                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 203704.347826                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 203704.347826                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       300622                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         300622                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        29898                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        29898                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1858159500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1858159500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       330520                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       330520                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.090457                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.090457                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62149.959864                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62149.959864                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        14456                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14456                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15442                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15442                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          797                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          797                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    928005500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    928005500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.046720                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046720                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60096.198679                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60096.198679                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         8558                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         8558                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          571                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          571                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     43012500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     43012500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         9129                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         9129                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.062548                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.062548                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75328.371278                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75328.371278                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          571                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          571                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     42441500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     42441500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.062548                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.062548                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74328.371278                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74328.371278                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         8813                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         8813                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         8813                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         8813                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10791979000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              837238                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34997                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.923136                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          807                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          172                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1697523                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1697523                       # Number of data accesses

---------- End Simulation Statistics   ----------
