ARM GAS  C:\Users\natal\AppData\Local\Temp\ccRu9Yhb.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB130:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** 
   2:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   3:Core/Src/stm32f4xx_hal_msp.c **** /**
   4:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   6:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   7:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   8:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   9:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
  10:Core/Src/stm32f4xx_hal_msp.c ****   *
  11:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2022 STMicroelectronics.
  12:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  13:Core/Src/stm32f4xx_hal_msp.c ****   *
  14:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  15:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  16:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  17:Core/Src/stm32f4xx_hal_msp.c ****   *
  18:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f4xx_hal_msp.c ****   */
  20:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f4xx_hal_msp.c **** 
  22:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_tim4_ch1;
  28:Core/Src/stm32f4xx_hal_msp.c **** 
  29:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
ARM GAS  C:\Users\natal\AppData\Local\Temp\ccRu9Yhb.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** 
  32:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  33:Core/Src/stm32f4xx_hal_msp.c **** 
  34:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  36:Core/Src/stm32f4xx_hal_msp.c **** 
  37:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  38:Core/Src/stm32f4xx_hal_msp.c **** 
  39:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  41:Core/Src/stm32f4xx_hal_msp.c **** 
  42:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  43:Core/Src/stm32f4xx_hal_msp.c **** 
  44:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  46:Core/Src/stm32f4xx_hal_msp.c **** 
  47:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  48:Core/Src/stm32f4xx_hal_msp.c **** 
  49:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  50:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  51:Core/Src/stm32f4xx_hal_msp.c **** 
  52:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  53:Core/Src/stm32f4xx_hal_msp.c **** 
  54:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  55:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  56:Core/Src/stm32f4xx_hal_msp.c **** 
  57:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  58:Core/Src/stm32f4xx_hal_msp.c **** 
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  60:Core/Src/stm32f4xx_hal_msp.c **** 
  61:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  62:Core/Src/stm32f4xx_hal_msp.c **** 
  63:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  64:Core/Src/stm32f4xx_hal_msp.c ****                     /**
  65:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  66:Core/Src/stm32f4xx_hal_msp.c ****   */
  67:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  68:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 68 1
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 80B4     		push	{r7}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 4
  37              		.cfi_offset 7, -4
  38 0002 83B0     		sub	sp, sp, #12
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 16
  41 0004 00AF     		add	r7, sp, #0
  42              	.LCFI2:
  43              		.cfi_def_cfa_register 7
  44              	.LBB2:
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  71:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Users\natal\AppData\Local\Temp\ccRu9Yhb.s 			page 3


  72:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  73:Core/Src/stm32f4xx_hal_msp.c **** 
  74:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  45              		.loc 1 74 3
  46 0006 0023     		movs	r3, #0
  47 0008 7B60     		str	r3, [r7, #4]
  48 000a 104B     		ldr	r3, .L2
  49 000c 5B6C     		ldr	r3, [r3, #68]
  50 000e 0F4A     		ldr	r2, .L2
  51 0010 43F48043 		orr	r3, r3, #16384
  52 0014 5364     		str	r3, [r2, #68]
  53 0016 0D4B     		ldr	r3, .L2
  54 0018 5B6C     		ldr	r3, [r3, #68]
  55 001a 03F48043 		and	r3, r3, #16384
  56 001e 7B60     		str	r3, [r7, #4]
  57 0020 7B68     		ldr	r3, [r7, #4]
  58              	.LBE2:
  59              	.LBB3:
  75:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  60              		.loc 1 75 3
  61 0022 0023     		movs	r3, #0
  62 0024 3B60     		str	r3, [r7]
  63 0026 094B     		ldr	r3, .L2
  64 0028 1B6C     		ldr	r3, [r3, #64]
  65 002a 084A     		ldr	r2, .L2
  66 002c 43F08053 		orr	r3, r3, #268435456
  67 0030 1364     		str	r3, [r2, #64]
  68 0032 064B     		ldr	r3, .L2
  69 0034 1B6C     		ldr	r3, [r3, #64]
  70 0036 03F08053 		and	r3, r3, #268435456
  71 003a 3B60     		str	r3, [r7]
  72 003c 3B68     		ldr	r3, [r7]
  73              	.LBE3:
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  78:Core/Src/stm32f4xx_hal_msp.c **** 
  79:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  80:Core/Src/stm32f4xx_hal_msp.c **** 
  81:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  82:Core/Src/stm32f4xx_hal_msp.c **** }
  74              		.loc 1 82 1
  75 003e 00BF     		nop
  76 0040 0C37     		adds	r7, r7, #12
  77              	.LCFI3:
  78              		.cfi_def_cfa_offset 4
  79 0042 BD46     		mov	sp, r7
  80              	.LCFI4:
  81              		.cfi_def_cfa_register 13
  82              		@ sp needed
  83 0044 5DF8047B 		ldr	r7, [sp], #4
  84              	.LCFI5:
  85              		.cfi_restore 7
  86              		.cfi_def_cfa_offset 0
  87 0048 7047     		bx	lr
  88              	.L3:
  89 004a 00BF     		.align	2
  90              	.L2:
ARM GAS  C:\Users\natal\AppData\Local\Temp\ccRu9Yhb.s 			page 4


  91 004c 00380240 		.word	1073887232
  92              		.cfi_endproc
  93              	.LFE130:
  95              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  96              		.align	1
  97              		.global	HAL_TIM_Base_MspInit
  98              		.syntax unified
  99              		.thumb
 100              		.thumb_func
 102              	HAL_TIM_Base_MspInit:
 103              	.LFB131:
  83:Core/Src/stm32f4xx_hal_msp.c **** 
  84:Core/Src/stm32f4xx_hal_msp.c **** /**
  85:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
  86:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  87:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
  88:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  89:Core/Src/stm32f4xx_hal_msp.c **** */
  90:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  91:Core/Src/stm32f4xx_hal_msp.c **** {
 104              		.loc 1 91 1
 105              		.cfi_startproc
 106              		@ args = 0, pretend = 0, frame = 16
 107              		@ frame_needed = 1, uses_anonymous_args = 0
 108 0000 80B5     		push	{r7, lr}
 109              	.LCFI6:
 110              		.cfi_def_cfa_offset 8
 111              		.cfi_offset 7, -8
 112              		.cfi_offset 14, -4
 113 0002 84B0     		sub	sp, sp, #16
 114              	.LCFI7:
 115              		.cfi_def_cfa_offset 24
 116 0004 00AF     		add	r7, sp, #0
 117              	.LCFI8:
 118              		.cfi_def_cfa_register 7
 119 0006 7860     		str	r0, [r7, #4]
  92:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM4)
 120              		.loc 1 92 15
 121 0008 7B68     		ldr	r3, [r7, #4]
 122 000a 1B68     		ldr	r3, [r3]
 123              		.loc 1 92 5
 124 000c 304A     		ldr	r2, .L9
 125 000e 9342     		cmp	r3, r2
 126 0010 3ED1     		bne	.L5
 127              	.LBB4:
  93:Core/Src/stm32f4xx_hal_msp.c ****   {
  94:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
  95:Core/Src/stm32f4xx_hal_msp.c **** 
  96:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 0 */
  97:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 128              		.loc 1 98 5
 129 0012 0023     		movs	r3, #0
 130 0014 FB60     		str	r3, [r7, #12]
 131 0016 2F4B     		ldr	r3, .L9+4
 132 0018 1B6C     		ldr	r3, [r3, #64]
 133 001a 2E4A     		ldr	r2, .L9+4
ARM GAS  C:\Users\natal\AppData\Local\Temp\ccRu9Yhb.s 			page 5


 134 001c 43F00403 		orr	r3, r3, #4
 135 0020 1364     		str	r3, [r2, #64]
 136 0022 2C4B     		ldr	r3, .L9+4
 137 0024 1B6C     		ldr	r3, [r3, #64]
 138 0026 03F00403 		and	r3, r3, #4
 139 002a FB60     		str	r3, [r7, #12]
 140 002c FB68     		ldr	r3, [r7, #12]
 141              	.LBE4:
  99:Core/Src/stm32f4xx_hal_msp.c **** 
 100:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM4 DMA Init */
 101:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM4_CH1 Init */
 102:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim4_ch1.Instance = DMA1_Stream0;
 142              		.loc 1 102 28
 143 002e 2A4B     		ldr	r3, .L9+8
 144 0030 2A4A     		ldr	r2, .L9+12
 145 0032 1A60     		str	r2, [r3]
 103:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim4_ch1.Init.Channel = DMA_CHANNEL_2;
 146              		.loc 1 103 32
 147 0034 284B     		ldr	r3, .L9+8
 148 0036 4FF08062 		mov	r2, #67108864
 149 003a 5A60     		str	r2, [r3, #4]
 104:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim4_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 150              		.loc 1 104 34
 151 003c 264B     		ldr	r3, .L9+8
 152 003e 4022     		movs	r2, #64
 153 0040 9A60     		str	r2, [r3, #8]
 105:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim4_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 154              		.loc 1 105 34
 155 0042 254B     		ldr	r3, .L9+8
 156 0044 0022     		movs	r2, #0
 157 0046 DA60     		str	r2, [r3, #12]
 106:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim4_ch1.Init.MemInc = DMA_MINC_ENABLE;
 158              		.loc 1 106 31
 159 0048 234B     		ldr	r3, .L9+8
 160 004a 4FF48062 		mov	r2, #1024
 161 004e 1A61     		str	r2, [r3, #16]
 107:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim4_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 162              		.loc 1 107 44
 163 0050 214B     		ldr	r3, .L9+8
 164 0052 4FF40062 		mov	r2, #2048
 165 0056 5A61     		str	r2, [r3, #20]
 108:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim4_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 166              		.loc 1 108 41
 167 0058 1F4B     		ldr	r3, .L9+8
 168 005a 4FF40052 		mov	r2, #8192
 169 005e 9A61     		str	r2, [r3, #24]
 109:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim4_ch1.Init.Mode = DMA_NORMAL;
 170              		.loc 1 109 29
 171 0060 1D4B     		ldr	r3, .L9+8
 172 0062 0022     		movs	r2, #0
 173 0064 DA61     		str	r2, [r3, #28]
 110:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim4_ch1.Init.Priority = DMA_PRIORITY_LOW;
 174              		.loc 1 110 33
 175 0066 1C4B     		ldr	r3, .L9+8
 176 0068 0022     		movs	r2, #0
 177 006a 1A62     		str	r2, [r3, #32]
 111:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim4_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
ARM GAS  C:\Users\natal\AppData\Local\Temp\ccRu9Yhb.s 			page 6


 178              		.loc 1 111 33
 179 006c 1A4B     		ldr	r3, .L9+8
 180 006e 0022     		movs	r2, #0
 181 0070 5A62     		str	r2, [r3, #36]
 112:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim4_ch1) != HAL_OK)
 182              		.loc 1 112 9
 183 0072 1948     		ldr	r0, .L9+8
 184 0074 FFF7FEFF 		bl	HAL_DMA_Init
 185 0078 0346     		mov	r3, r0
 186              		.loc 1 112 8
 187 007a 002B     		cmp	r3, #0
 188 007c 01D0     		beq	.L6
 113:Core/Src/stm32f4xx_hal_msp.c ****     {
 114:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 189              		.loc 1 114 7
 190 007e FFF7FEFF 		bl	Error_Handler
 191              	.L6:
 115:Core/Src/stm32f4xx_hal_msp.c ****     }
 116:Core/Src/stm32f4xx_hal_msp.c **** 
 117:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim4_ch1);
 192              		.loc 1 117 5
 193 0082 7B68     		ldr	r3, [r7, #4]
 194 0084 144A     		ldr	r2, .L9+8
 195 0086 5A62     		str	r2, [r3, #36]
 196 0088 134A     		ldr	r2, .L9+8
 197 008a 7B68     		ldr	r3, [r7, #4]
 198 008c 9363     		str	r3, [r2, #56]
 118:Core/Src/stm32f4xx_hal_msp.c **** 
 119:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 120:Core/Src/stm32f4xx_hal_msp.c **** 
 121:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 1 */
 122:Core/Src/stm32f4xx_hal_msp.c ****   }
 123:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM5)
 124:Core/Src/stm32f4xx_hal_msp.c ****   {
 125:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 0 */
 126:Core/Src/stm32f4xx_hal_msp.c **** 
 127:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM5_MspInit 0 */
 128:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 129:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
 130:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM5 interrupt Init */
 131:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 132:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM5_IRQn);
 133:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 134:Core/Src/stm32f4xx_hal_msp.c **** 
 135:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM5_MspInit 1 */
 136:Core/Src/stm32f4xx_hal_msp.c ****   }
 137:Core/Src/stm32f4xx_hal_msp.c **** 
 138:Core/Src/stm32f4xx_hal_msp.c **** }
 199              		.loc 1 138 1
 200 008e 1AE0     		b	.L8
 201              	.L5:
 123:Core/Src/stm32f4xx_hal_msp.c ****   {
 202              		.loc 1 123 20
 203 0090 7B68     		ldr	r3, [r7, #4]
 204 0092 1B68     		ldr	r3, [r3]
 123:Core/Src/stm32f4xx_hal_msp.c ****   {
 205              		.loc 1 123 10
ARM GAS  C:\Users\natal\AppData\Local\Temp\ccRu9Yhb.s 			page 7


 206 0094 124A     		ldr	r2, .L9+16
 207 0096 9342     		cmp	r3, r2
 208 0098 15D1     		bne	.L8
 209              	.LBB5:
 129:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM5 interrupt Init */
 210              		.loc 1 129 5
 211 009a 0023     		movs	r3, #0
 212 009c BB60     		str	r3, [r7, #8]
 213 009e 0D4B     		ldr	r3, .L9+4
 214 00a0 1B6C     		ldr	r3, [r3, #64]
 215 00a2 0C4A     		ldr	r2, .L9+4
 216 00a4 43F00803 		orr	r3, r3, #8
 217 00a8 1364     		str	r3, [r2, #64]
 218 00aa 0A4B     		ldr	r3, .L9+4
 219 00ac 1B6C     		ldr	r3, [r3, #64]
 220 00ae 03F00803 		and	r3, r3, #8
 221 00b2 BB60     		str	r3, [r7, #8]
 222 00b4 BB68     		ldr	r3, [r7, #8]
 223              	.LBE5:
 131:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM5_IRQn);
 224              		.loc 1 131 5
 225 00b6 0022     		movs	r2, #0
 226 00b8 0021     		movs	r1, #0
 227 00ba 3220     		movs	r0, #50
 228 00bc FFF7FEFF 		bl	HAL_NVIC_SetPriority
 132:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 229              		.loc 1 132 5
 230 00c0 3220     		movs	r0, #50
 231 00c2 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 232              	.L8:
 233              		.loc 1 138 1
 234 00c6 00BF     		nop
 235 00c8 1037     		adds	r7, r7, #16
 236              	.LCFI9:
 237              		.cfi_def_cfa_offset 8
 238 00ca BD46     		mov	sp, r7
 239              	.LCFI10:
 240              		.cfi_def_cfa_register 13
 241              		@ sp needed
 242 00cc 80BD     		pop	{r7, pc}
 243              	.L10:
 244 00ce 00BF     		.align	2
 245              	.L9:
 246 00d0 00080040 		.word	1073743872
 247 00d4 00380240 		.word	1073887232
 248 00d8 00000000 		.word	hdma_tim4_ch1
 249 00dc 10600240 		.word	1073897488
 250 00e0 000C0040 		.word	1073744896
 251              		.cfi_endproc
 252              	.LFE131:
 254              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 255              		.align	1
 256              		.global	HAL_TIM_MspPostInit
 257              		.syntax unified
 258              		.thumb
 259              		.thumb_func
 261              	HAL_TIM_MspPostInit:
ARM GAS  C:\Users\natal\AppData\Local\Temp\ccRu9Yhb.s 			page 8


 262              	.LFB132:
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 140:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 141:Core/Src/stm32f4xx_hal_msp.c **** {
 263              		.loc 1 141 1
 264              		.cfi_startproc
 265              		@ args = 0, pretend = 0, frame = 32
 266              		@ frame_needed = 1, uses_anonymous_args = 0
 267 0000 80B5     		push	{r7, lr}
 268              	.LCFI11:
 269              		.cfi_def_cfa_offset 8
 270              		.cfi_offset 7, -8
 271              		.cfi_offset 14, -4
 272 0002 88B0     		sub	sp, sp, #32
 273              	.LCFI12:
 274              		.cfi_def_cfa_offset 40
 275 0004 00AF     		add	r7, sp, #0
 276              	.LCFI13:
 277              		.cfi_def_cfa_register 7
 278 0006 7860     		str	r0, [r7, #4]
 142:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 279              		.loc 1 142 20
 280 0008 07F10C03 		add	r3, r7, #12
 281 000c 0022     		movs	r2, #0
 282 000e 1A60     		str	r2, [r3]
 283 0010 5A60     		str	r2, [r3, #4]
 284 0012 9A60     		str	r2, [r3, #8]
 285 0014 DA60     		str	r2, [r3, #12]
 286 0016 1A61     		str	r2, [r3, #16]
 143:Core/Src/stm32f4xx_hal_msp.c ****   if(htim->Instance==TIM4)
 287              		.loc 1 143 10
 288 0018 7B68     		ldr	r3, [r7, #4]
 289 001a 1B68     		ldr	r3, [r3]
 290              		.loc 1 143 5
 291 001c 124A     		ldr	r2, .L14
 292 001e 9342     		cmp	r3, r2
 293 0020 1DD1     		bne	.L13
 294              	.LBB6:
 144:Core/Src/stm32f4xx_hal_msp.c ****   {
 145:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspPostInit 0 */
 146:Core/Src/stm32f4xx_hal_msp.c **** 
 147:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspPostInit 0 */
 148:Core/Src/stm32f4xx_hal_msp.c **** 
 149:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 295              		.loc 1 149 5
 296 0022 0023     		movs	r3, #0
 297 0024 BB60     		str	r3, [r7, #8]
 298 0026 114B     		ldr	r3, .L14+4
 299 0028 1B6B     		ldr	r3, [r3, #48]
 300 002a 104A     		ldr	r2, .L14+4
 301 002c 43F00203 		orr	r3, r3, #2
 302 0030 1363     		str	r3, [r2, #48]
 303 0032 0E4B     		ldr	r3, .L14+4
 304 0034 1B6B     		ldr	r3, [r3, #48]
 305 0036 03F00203 		and	r3, r3, #2
 306 003a BB60     		str	r3, [r7, #8]
 307 003c BB68     		ldr	r3, [r7, #8]
ARM GAS  C:\Users\natal\AppData\Local\Temp\ccRu9Yhb.s 			page 9


 308              	.LBE6:
 150:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 151:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> TIM4_CH1
 152:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> TIM4_CH2
 153:Core/Src/stm32f4xx_hal_msp.c ****     */
 154:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 309              		.loc 1 154 25
 310 003e C023     		movs	r3, #192
 311 0040 FB60     		str	r3, [r7, #12]
 155:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 312              		.loc 1 155 26
 313 0042 0223     		movs	r3, #2
 314 0044 3B61     		str	r3, [r7, #16]
 156:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 315              		.loc 1 156 26
 316 0046 0023     		movs	r3, #0
 317 0048 7B61     		str	r3, [r7, #20]
 157:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 318              		.loc 1 157 27
 319 004a 0023     		movs	r3, #0
 320 004c BB61     		str	r3, [r7, #24]
 158:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 321              		.loc 1 158 31
 322 004e 0223     		movs	r3, #2
 323 0050 FB61     		str	r3, [r7, #28]
 159:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 324              		.loc 1 159 5
 325 0052 07F10C03 		add	r3, r7, #12
 326 0056 1946     		mov	r1, r3
 327 0058 0548     		ldr	r0, .L14+8
 328 005a FFF7FEFF 		bl	HAL_GPIO_Init
 329              	.L13:
 160:Core/Src/stm32f4xx_hal_msp.c **** 
 161:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspPostInit 1 */
 162:Core/Src/stm32f4xx_hal_msp.c **** 
 163:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspPostInit 1 */
 164:Core/Src/stm32f4xx_hal_msp.c ****   }
 165:Core/Src/stm32f4xx_hal_msp.c **** 
 166:Core/Src/stm32f4xx_hal_msp.c **** }
 330              		.loc 1 166 1
 331 005e 00BF     		nop
 332 0060 2037     		adds	r7, r7, #32
 333              	.LCFI14:
 334              		.cfi_def_cfa_offset 8
 335 0062 BD46     		mov	sp, r7
 336              	.LCFI15:
 337              		.cfi_def_cfa_register 13
 338              		@ sp needed
 339 0064 80BD     		pop	{r7, pc}
 340              	.L15:
 341 0066 00BF     		.align	2
 342              	.L14:
 343 0068 00080040 		.word	1073743872
 344 006c 00380240 		.word	1073887232
 345 0070 00040240 		.word	1073873920
 346              		.cfi_endproc
 347              	.LFE132:
ARM GAS  C:\Users\natal\AppData\Local\Temp\ccRu9Yhb.s 			page 10


 349              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 350              		.align	1
 351              		.global	HAL_TIM_Base_MspDeInit
 352              		.syntax unified
 353              		.thumb
 354              		.thumb_func
 356              	HAL_TIM_Base_MspDeInit:
 357              	.LFB133:
 167:Core/Src/stm32f4xx_hal_msp.c **** /**
 168:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 169:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 170:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 171:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 172:Core/Src/stm32f4xx_hal_msp.c **** */
 173:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 174:Core/Src/stm32f4xx_hal_msp.c **** {
 358              		.loc 1 174 1
 359              		.cfi_startproc
 360              		@ args = 0, pretend = 0, frame = 8
 361              		@ frame_needed = 1, uses_anonymous_args = 0
 362 0000 80B5     		push	{r7, lr}
 363              	.LCFI16:
 364              		.cfi_def_cfa_offset 8
 365              		.cfi_offset 7, -8
 366              		.cfi_offset 14, -4
 367 0002 82B0     		sub	sp, sp, #8
 368              	.LCFI17:
 369              		.cfi_def_cfa_offset 16
 370 0004 00AF     		add	r7, sp, #0
 371              	.LCFI18:
 372              		.cfi_def_cfa_register 7
 373 0006 7860     		str	r0, [r7, #4]
 175:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM4)
 374              		.loc 1 175 15
 375 0008 7B68     		ldr	r3, [r7, #4]
 376 000a 1B68     		ldr	r3, [r3]
 377              		.loc 1 175 5
 378 000c 104A     		ldr	r2, .L20
 379 000e 9342     		cmp	r3, r2
 380 0010 0BD1     		bne	.L17
 176:Core/Src/stm32f4xx_hal_msp.c ****   {
 177:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 178:Core/Src/stm32f4xx_hal_msp.c **** 
 179:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 180:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 181:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 381              		.loc 1 181 5
 382 0012 104B     		ldr	r3, .L20+4
 383 0014 1B6C     		ldr	r3, [r3, #64]
 384 0016 0F4A     		ldr	r2, .L20+4
 385 0018 23F00403 		bic	r3, r3, #4
 386 001c 1364     		str	r3, [r2, #64]
 182:Core/Src/stm32f4xx_hal_msp.c **** 
 183:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM4 DMA DeInit */
 184:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_CC1]);
 387              		.loc 1 184 5
 388 001e 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\natal\AppData\Local\Temp\ccRu9Yhb.s 			page 11


 389 0020 5B6A     		ldr	r3, [r3, #36]
 390 0022 1846     		mov	r0, r3
 391 0024 FFF7FEFF 		bl	HAL_DMA_DeInit
 185:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 186:Core/Src/stm32f4xx_hal_msp.c **** 
 187:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 188:Core/Src/stm32f4xx_hal_msp.c ****   }
 189:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM5)
 190:Core/Src/stm32f4xx_hal_msp.c ****   {
 191:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
 192:Core/Src/stm32f4xx_hal_msp.c **** 
 193:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM5_MspDeInit 0 */
 194:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 195:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
 196:Core/Src/stm32f4xx_hal_msp.c **** 
 197:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM5 interrupt DeInit */
 198:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM5_IRQn);
 199:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 200:Core/Src/stm32f4xx_hal_msp.c **** 
 201:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM5_MspDeInit 1 */
 202:Core/Src/stm32f4xx_hal_msp.c ****   }
 203:Core/Src/stm32f4xx_hal_msp.c **** 
 204:Core/Src/stm32f4xx_hal_msp.c **** }
 392              		.loc 1 204 1
 393 0028 0DE0     		b	.L19
 394              	.L17:
 189:Core/Src/stm32f4xx_hal_msp.c ****   {
 395              		.loc 1 189 20
 396 002a 7B68     		ldr	r3, [r7, #4]
 397 002c 1B68     		ldr	r3, [r3]
 189:Core/Src/stm32f4xx_hal_msp.c ****   {
 398              		.loc 1 189 10
 399 002e 0A4A     		ldr	r2, .L20+8
 400 0030 9342     		cmp	r3, r2
 401 0032 08D1     		bne	.L19
 195:Core/Src/stm32f4xx_hal_msp.c **** 
 402              		.loc 1 195 5
 403 0034 074B     		ldr	r3, .L20+4
 404 0036 1B6C     		ldr	r3, [r3, #64]
 405 0038 064A     		ldr	r2, .L20+4
 406 003a 23F00803 		bic	r3, r3, #8
 407 003e 1364     		str	r3, [r2, #64]
 198:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 408              		.loc 1 198 5
 409 0040 3220     		movs	r0, #50
 410 0042 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 411              	.L19:
 412              		.loc 1 204 1
 413 0046 00BF     		nop
 414 0048 0837     		adds	r7, r7, #8
 415              	.LCFI19:
 416              		.cfi_def_cfa_offset 8
 417 004a BD46     		mov	sp, r7
 418              	.LCFI20:
 419              		.cfi_def_cfa_register 13
 420              		@ sp needed
 421 004c 80BD     		pop	{r7, pc}
ARM GAS  C:\Users\natal\AppData\Local\Temp\ccRu9Yhb.s 			page 12


 422              	.L21:
 423 004e 00BF     		.align	2
 424              	.L20:
 425 0050 00080040 		.word	1073743872
 426 0054 00380240 		.word	1073887232
 427 0058 000C0040 		.word	1073744896
 428              		.cfi_endproc
 429              	.LFE133:
 431              		.text
 432              	.Letext0:
 433              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 434              		.file 3 "c:\\arm-gcc\\tools\\tools\\arm-gnu-toolchain-11.3.rel1-mingw-w64-i686-arm-none-eabi\\arm-
 435              		.file 4 "c:\\arm-gcc\\tools\\tools\\arm-gnu-toolchain-11.3.rel1-mingw-w64-i686-arm-none-eabi\\arm-
 436              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 437              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 438              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 439              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 440              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 441              		.file 10 "Core/Inc/main.h"
ARM GAS  C:\Users\natal\AppData\Local\Temp\ccRu9Yhb.s 			page 13


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
C:\Users\natal\AppData\Local\Temp\ccRu9Yhb.s:20     .text.HAL_MspInit:00000000 $t
C:\Users\natal\AppData\Local\Temp\ccRu9Yhb.s:26     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\natal\AppData\Local\Temp\ccRu9Yhb.s:91     .text.HAL_MspInit:0000004c $d
C:\Users\natal\AppData\Local\Temp\ccRu9Yhb.s:96     .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\natal\AppData\Local\Temp\ccRu9Yhb.s:102    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\natal\AppData\Local\Temp\ccRu9Yhb.s:246    .text.HAL_TIM_Base_MspInit:000000d0 $d
C:\Users\natal\AppData\Local\Temp\ccRu9Yhb.s:255    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\natal\AppData\Local\Temp\ccRu9Yhb.s:261    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\natal\AppData\Local\Temp\ccRu9Yhb.s:343    .text.HAL_TIM_MspPostInit:00000068 $d
C:\Users\natal\AppData\Local\Temp\ccRu9Yhb.s:350    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\natal\AppData\Local\Temp\ccRu9Yhb.s:356    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\natal\AppData\Local\Temp\ccRu9Yhb.s:425    .text.HAL_TIM_Base_MspDeInit:00000050 $d

UNDEFINED SYMBOLS
HAL_DMA_Init
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
hdma_tim4_ch1
HAL_GPIO_Init
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
