Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Apr  3 15:22:10 2020
| Host         : Battlestation running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    30 |
| Unused register locations in slices containing registers |    78 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      8 |            2 |
|     10 |            4 |
|     12 |            2 |
|     14 |            2 |
|    16+ |           19 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             166 |           40 |
| No           | No                    | Yes                    |             108 |           16 |
| No           | Yes                   | No                     |             622 |           86 |
| Yes          | No                    | No                     |             146 |           26 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+------------------------------+--------------------------------+------------------+----------------+
|          Clock Signal         |         Enable Signal        |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+-------------------------------+------------------------------+--------------------------------+------------------+----------------+
| ~clk6p25msig_BUFG             |                              |                                |                1 |              2 |
|  clk20/clk20sig               | disp1/hold_volume[3]_i_1_n_0 |                                |                1 |              8 |
|  J_MIC3_Pin1_OBUF_BUFG        | maxLED[3]_i_1_n_0            |                                |                4 |              8 |
|  clk4sig_BUFG                 |                              | strdriv/char0[6]_i_1_n_0       |                2 |             10 |
|  clk4sig_BUFG                 |                              | strdriv/char3[6]_i_1_n_0       |                1 |             10 |
|  clk4sig_BUFG                 |                              | strdriv/char1[6]_i_1_n_0       |                2 |             10 |
|  clk4sig_BUFG                 |                              | strdriv/char2[6]_i_1_n_0       |                1 |             10 |
|  ledDriver/clk600/slowclk     |                              |                                |                3 |             12 |
|  clk4sig_BUFG                 | strdriv/i                    |                                |                3 |             12 |
|  ledDriver/clk600/slowclk     | ledDriver/seg[6]_i_1_n_0     |                                |                5 |             14 |
|  CLK100MHZ_IBUF_BUFG          |                              |                                |                6 |             14 |
|  clk20/clk20sig               |                              |                                |                3 |             18 |
| ~mic/J_MIC3_Pin4_OBUF         |                              |                                |                5 |             24 |
|  CLK100MHZ_IBUF_BUFG          |                              | J_MIC3_Pin1_OBUF_BUFG          |                3 |             24 |
|  J_MIC3_Pin1_OBUF_BUFG        |                              |                                |                5 |             24 |
|  J_MIC3_Pin1_OBUF_BUFG        |                              | mic/SR[0]                      |                5 |             24 |
|  J_MIC3_Pin1_OBUF_BUFG        |                              | maxLED[3]_i_1_n_0              |                4 |             26 |
|  clk4sig_BUFG                 |                              |                                |                9 |             30 |
| ~clk6p25msig_BUFG             |                              | oled/frame_counter[16]_i_1_n_0 |                5 |             34 |
| ~clk6p25msig_BUFG             | oled/delay[0]_i_1_n_0        |                                |                5 |             40 |
|  clk6p25msig_BUFG             |                              |                                |                8 |             42 |
|  CLK100MHZ_IBUF_BUFG          |                              | ledDriver/clk600/clear         |                8 |             64 |
|  CLK100MHZ_IBUF_BUFG          |                              | clk20/count[0]_i_1__0_n_0      |                8 |             64 |
|  CLK100MHZ_IBUF_BUFG          |                              | clk20k/count[0]_i_1__1_n_0     |                8 |             64 |
|  CLK100MHZ_IBUF_BUFG          |                              | clk4/clear                     |                8 |             64 |
|  CLK100MHZ_IBUF_BUFG          |                              | clk625m/count[0]_i_1__3_n_0    |                8 |             64 |
|  CLK100MHZ_IBUF_BUFG          |                              | clk1/count[0]_i_1__4_n_0       |                8 |             64 |
| ~clk6p25msig_BUFG             | oled/state                   |                                |                8 |             64 |
| ~clk6p25msig_BUFG             |                              | oled/spi_word[39]_i_1_n_0      |               15 |             90 |
|  second_count_reg[31]_i_2_n_0 |                              | down/dff1/AR[0]                |               16 |            108 |
+-------------------------------+------------------------------+--------------------------------+------------------+----------------+


