#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Jun 22 00:05:34 2016
# Process ID: 4856
# Current directory: /home/josefonseca/Documents/thesis/verilog/network
# Command line: vivado
# Log file: /home/josefonseca/Documents/thesis/verilog/network/vivado.log
# Journal file: /home/josefonseca/Documents/thesis/verilog/network/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 5821.336 ; gain = 138.820 ; free physical = 3846 ; free virtual = 9395
reset_run synth_2
launch_runs impl_2
[Wed Jun 22 00:06:24 2016] Launched synth_2...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_2/runme.log
[Wed Jun 22 00:06:24 2016] Launched impl_2...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_2/runme.log
reset_run synth_2
launch_runs impl_2
[Wed Jun 22 00:16:34 2016] Launched synth_2...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_2/runme.log
[Wed Jun 22 00:16:34 2016] Launched impl_2...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_2/runme.log
reset_run synth_2
launch_runs impl_2
[Wed Jun 22 00:24:03 2016] Launched synth_2...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_2/runme.log
[Wed Jun 22 00:24:03 2016] Launched impl_2...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_2/runme.log
reset_run synth_2
launch_runs impl_2
[Wed Jun 22 00:31:05 2016] Launched synth_2...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_2/runme.log
[Wed Jun 22 00:31:05 2016] Launched impl_2...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_2/runme.log
create_run synth_6 -flow {Vivado Synthesis 2015} -strategy Flow_PerfOptimized_high
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: lstm_const
Run is defaulting to part: xc7z020clg484-1
current_run [get_runs synth_6]
set_property strategy Flow_AreaOptimized_high [get_runs synth_6]
set_property strategy Performance_ExplorePostRoutePhysOpt [get_runs impl_2]
launch_runs impl_4
[Wed Jun 22 00:39:23 2016] Launched synth_6...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_6/runme.log
[Wed Jun 22 00:39:23 2016] Launched impl_4...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_4/runme.log
create_run synth_3 -flow {Vivado Synthesis 2015} -strategy Flow_AreaOptimized_high
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: lstm_const
Run is defaulting to part: xc7z020clg484-1
current_run [get_runs synth_3]
set_property strategy Flow_AreaOptimized_medium [get_runs synth_3]
launch_runs impl_5
[Wed Jun 22 00:48:42 2016] Launched synth_3...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_3/runme.log
[Wed Jun 22 00:48:42 2016] Launched impl_5...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_5/runme.log
current_run [get_runs synth_2]
delete_runs "synth_6 synth_3"
INFO: [Vivado 12-3261] Dependent run, 'impl_4', will be deleted with parent run, 'synth_6'.
INFO: [Vivado 12-3261] Dependent run, 'impl_5', will be deleted with parent run, 'synth_3'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs impl_2
[Wed Jun 22 11:32:23 2016] Launched synth_2...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_2/runme.log
[Wed Jun 22 11:32:23 2016] Launched impl_2...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_2/runme.log
create_run impl_4 -parent_run synth_2 -flow {Vivado Implementation 2015} -strategy Performance_ExplorePostRoutePhysOpt
Run is defaulting to parent run srcset: sources_1
Run is defaulting to parent run constrset: lstm_const
Run is defaulting to parent run part: xc7z020clg484-1
current_run [get_runs impl_4]
set_property strategy Performance_RefinePlacement [get_runs impl_4]
launch_runs impl_4
[Wed Jun 22 11:41:58 2016] Launched impl_4...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_4/runme.log
current_run [get_runs impl_2]
delete_runs "impl_4"
create_run impl_4 -parent_run synth_2 -flow {Vivado Implementation 2015} -strategy Performance_ExplorePostRoutePhysOpt
Run is defaulting to parent run srcset: sources_1
Run is defaulting to parent run constrset: lstm_const
Run is defaulting to parent run part: xc7z020clg484-1
current_run [get_runs impl_4]
set_property strategy Area_Explore [get_runs impl_4]
launch_runs impl_4
[Wed Jun 22 11:51:06 2016] Launched impl_4...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_4/runme.log
