{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09913,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09966,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000872327,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00155574,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000764304,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00155574,
	"finish__design__instance__count__class:buffer": 4,
	"finish__design__instance__area__class:buffer": 6.118,
	"finish__design__instance__count__class:clock_buffer": 4,
	"finish__design__instance__area__class:clock_buffer": 4.788,
	"finish__design__instance__count__class:timing_repair_buffer": 17,
	"finish__design__instance__area__class:timing_repair_buffer": 13.566,
	"finish__design__instance__count__class:inverter": 7,
	"finish__design__instance__area__class:inverter": 3.724,
	"finish__design__instance__count__class:sequential_cell": 16,
	"finish__design__instance__area__class:sequential_cell": 72.884,
	"finish__design__instance__count__class:multi_input_combinational_cell": 58,
	"finish__design__instance__area__class:multi_input_combinational_cell": 83.258,
	"finish__design__instance__count": 106,
	"finish__design__instance__area": 184.338,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.561878,
	"finish__clock__skew__setup": 0.000448933,
	"finish__clock__skew__hold": 0.000448933,
	"finish__timing__drv__max_slew_limit": 0.824332,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.923077,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000212971,
	"finish__power__switching__total": 7.67727e-05,
	"finish__power__leakage__total": 4.04701e-06,
	"finish__power__total": 0.00029379,
	"finish__design__io": 20,
	"finish__design__die__area": 1793.1,
	"finish__design__core__area": 1571.53,
	"finish__design__instance__count": 162,
	"finish__design__instance__area": 199.234,
	"finish__design__instance__count__stdcell": 162,
	"finish__design__instance__area__stdcell": 199.234,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.126777,
	"finish__design__instance__utilization__stdcell": 0.126777,
	"finish__design__rows": 28,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 28,
	"finish__design__sites": 5908,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 5908,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}