[2025-09-18 07:27:20] START suite=qualcomm_srv trace=srv377_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv377_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2785698 heartbeat IPC: 3.59 cumulative IPC: 3.59 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5356115 heartbeat IPC: 3.89 cumulative IPC: 3.734 (Simulation time: 00 hr 01 min 19 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5356115 cumulative IPC: 3.734 (Simulation time: 00 hr 01 min 19 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5356115 cumulative IPC: 3.734 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 14957242 heartbeat IPC: 1.042 cumulative IPC: 1.042 (Simulation time: 00 hr 02 min 29 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 24543105 heartbeat IPC: 1.043 cumulative IPC: 1.042 (Simulation time: 00 hr 03 min 46 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 34114991 heartbeat IPC: 1.045 cumulative IPC: 1.043 (Simulation time: 00 hr 05 min 01 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 43600131 heartbeat IPC: 1.054 cumulative IPC: 1.046 (Simulation time: 00 hr 06 min 16 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 52978183 heartbeat IPC: 1.066 cumulative IPC: 1.05 (Simulation time: 00 hr 07 min 32 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 62408638 heartbeat IPC: 1.06 cumulative IPC: 1.052 (Simulation time: 00 hr 08 min 46 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv377_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000019 cycles: 71765115 heartbeat IPC: 1.069 cumulative IPC: 1.054 (Simulation time: 00 hr 10 min 02 sec)
Heartbeat CPU 0 instructions: 100000022 cycles: 81093240 heartbeat IPC: 1.072 cumulative IPC: 1.056 (Simulation time: 00 hr 11 min 13 sec)
Heartbeat CPU 0 instructions: 110000025 cycles: 90429481 heartbeat IPC: 1.071 cumulative IPC: 1.058 (Simulation time: 00 hr 12 min 29 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 94487922 cumulative IPC: 1.058 (Simulation time: 00 hr 13 min 39 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 94487922 cumulative IPC: 1.058 (Simulation time: 00 hr 13 min 39 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv377_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.058 instructions: 100000001 cycles: 94487922
CPU 0 Branch Prediction Accuracy: 92.27% MPKI: 13.87 Average ROB Occupancy at Mispredict: 28.87
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.07059
BRANCH_INDIRECT: 0.3406
BRANCH_CONDITIONAL: 12.18
BRANCH_DIRECT_CALL: 0.4106
BRANCH_INDIRECT_CALL: 0.4863
BRANCH_RETURN: 0.3812


====Backend Stall Breakdown====
ROB_STALL: 146408
LQ_STALL: 0
SQ_STALL: 933413


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 134.71217
REPLAY_LOAD: 57.514824
NON_REPLAY_LOAD: 22.354658

== Total ==
ADDR_TRANS: 45398
REPLAY_LOAD: 21338
NON_REPLAY_LOAD: 79672

== Counts ==
ADDR_TRANS: 337
REPLAY_LOAD: 371
NON_REPLAY_LOAD: 3564

cpu0->cpu0_STLB TOTAL        ACCESS:    2099789 HIT:    2074134 MISS:      25655 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2099789 HIT:    2074134 MISS:      25655 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 195.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9750247 HIT:    8533829 MISS:    1216418 MSHR_MERGE:      56030
cpu0->cpu0_L2C LOAD         ACCESS:    7598324 HIT:    6629041 MISS:     969283 MSHR_MERGE:       4015
cpu0->cpu0_L2C RFO          ACCESS:     589811 HIT:     489805 MISS:     100006 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     371215 HIT:     283340 MISS:      87875 MSHR_MERGE:      52015
cpu0->cpu0_L2C WRITE        ACCESS:    1131867 HIT:    1119414 MISS:      12453 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      59030 HIT:      12229 MISS:      46801 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     386777 ISSUED:     231160 USEFUL:       3941 USELESS:      10063
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 36.52 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15200585 HIT:    7600892 MISS:    7599693 MSHR_MERGE:    1852537
cpu0->cpu0_L1I LOAD         ACCESS:   15200585 HIT:    7600892 MISS:    7599693 MSHR_MERGE:    1852537
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.81 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30589460 HIT:   26092428 MISS:    4497032 MSHR_MERGE:    1815641
cpu0->cpu0_L1D LOAD         ACCESS:   16623966 HIT:   14215594 MISS:    2408372 MSHR_MERGE:     557198
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     520063 HIT:     240744 MISS:     279319 MSHR_MERGE:      97952
cpu0->cpu0_L1D WRITE        ACCESS:   13382200 HIT:   11632024 MISS:    1750176 MSHR_MERGE:    1160356
cpu0->cpu0_L1D TRANSLATION  ACCESS:      63231 HIT:       4066 MISS:      59165 MSHR_MERGE:        135
cpu0->cpu0_L1D PREFETCH REQUESTED:     733255 ISSUED:     520055 USEFUL:      47728 USELESS:      50098
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.43 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12500395 HIT:   10375464 MISS:    2124931 MSHR_MERGE:    1071543
cpu0->cpu0_ITLB LOAD         ACCESS:   12500395 HIT:   10375464 MISS:    2124931 MSHR_MERGE:    1071543
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.284 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28561326 HIT:   27135063 MISS:    1426263 MSHR_MERGE:     379862
cpu0->cpu0_DTLB LOAD         ACCESS:   28561326 HIT:   27135063 MISS:    1426263 MSHR_MERGE:     379862
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 9.449 cycles
cpu0->LLC TOTAL        ACCESS:    1322379 HIT:    1223856 MISS:      98523 MSHR_MERGE:       3681
cpu0->LLC LOAD         ACCESS:     965266 HIT:     908709 MISS:      56557 MSHR_MERGE:         49
cpu0->LLC RFO          ACCESS:     100006 HIT:      93618 MISS:       6388 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      35860 HIT:      18212 MISS:      17648 MSHR_MERGE:       3632
cpu0->LLC WRITE        ACCESS:     174446 HIT:     174015 MISS:        431 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      46801 HIT:      29302 MISS:      17499 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 98.06 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1589
  ROW_BUFFER_MISS:      92821
  AVG DBUS CONGESTED CYCLE: 3.941
Channel 0 WQ ROW_BUFFER_HIT:        647
  ROW_BUFFER_MISS:       6057
  FULL:          0
Channel 0 REFRESHES ISSUED:       7874

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       517898       562146        82841         9188
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1         1251         3050         1793
  STLB miss resolved @ L2C                0          307         2793         6284         4953
  STLB miss resolved @ LLC                0           93         5274        15295        11154
  STLB miss resolved @ MEM                0            1         2558         9367        13624

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             198264        56456      1392532       164148          376
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          645          625           47
  STLB miss resolved @ L2C                0          110         1738         1003           28
  STLB miss resolved @ LLC                0           20         1691         2392           79
  STLB miss resolved @ MEM                0            0          480          529          183
[2025-09-18 07:41:00] END   suite=qualcomm_srv trace=srv377_ap (rc=0)
