m255
K3
13
cModel Technology
Z0 dH:\University\term7\CA_LAB\Modelsim
vRegister
Z1 I9LXo8LDCT@[07Bk^U?aJh1
Z2 VJgORYWRECNT5LiP4;Hzc11
Z3 dH:\University\term7\FPGA\CA\2\Codes\rgb2gray\simulation
Z4 w1674568710
Z5 8H:/University/term7/FPGA/CA/2/Codes/rgb2gray/hdl/Register.v
Z6 FH:/University/term7/FPGA/CA/2/Codes/rgb2gray/hdl/Register.v
L0 1
Z7 OV;L;10.1d;51
r1
31
Z8 o-work work -O0
Z9 n@register
Z10 !s100 >BV]:GKg1gV94L@G:A5681
Z11 !s108 1674568716.098000
Z12 !s107 H:/University/term7/FPGA/CA/2/Codes/rgb2gray/hdl/Register.v|
Z13 !s90 -reportprogress|300|-work|work|H:/University/term7/FPGA/CA/2/Codes/rgb2gray/hdl/Register.v|
!i10b 1
!s85 0
!s101 -O0
vRgb2Gray_Controller
Z14 !s100 7k8bB^e?ND]c@T_m6UN2Y3
Z15 I4m7MWDPf01k9Y5nH5ZZ:13
Z16 VSz>ofCPB0FJaJ4GLZWPPe1
R3
Z17 w1674567808
Z18 8H:/University/term7/FPGA/CA/2/Codes/rgb2gray/hdl/Rgb2Gray_Controller.v
Z19 FH:/University/term7/FPGA/CA/2/Codes/rgb2gray/hdl/Rgb2Gray_Controller.v
L0 1
R7
r1
31
Z20 !s90 -reportprogress|300|-work|work|H:/University/term7/FPGA/CA/2/Codes/rgb2gray/hdl/Rgb2Gray_Controller.v|
R8
Z21 n@rgb2@gray_@controller
!i10b 1
!s85 0
Z22 !s108 1674568716.432000
Z23 !s107 H:/University/term7/FPGA/CA/2/Codes/rgb2gray/hdl/Rgb2Gray_Controller.v|
!s101 -O0
vRgb2Gray_Datapath
!i10b 1
Z24 !s100 Sl7895HAz?ELD=?m923FG0
Z25 IzjB`J[;N^oVfHF>JFSC`S1
Z26 V?zC3?bVbF<>ZWH]dhJ5if2
R3
Z27 w1674566946
Z28 8H:/University/term7/FPGA/CA/2/Codes/rgb2gray/hdl/Rgb2Gray_Datapath.v
Z29 FH:/University/term7/FPGA/CA/2/Codes/rgb2gray/hdl/Rgb2Gray_Datapath.v
L0 1
R7
r1
!s85 0
31
!s108 1674568716.543000
!s107 H:/University/term7/FPGA/CA/2/Codes/rgb2gray/hdl/Rgb2Gray_Datapath.v|
Z30 !s90 -reportprogress|300|-work|work|H:/University/term7/FPGA/CA/2/Codes/rgb2gray/hdl/Rgb2Gray_Datapath.v|
!s101 -O0
R8
Z31 n@rgb2@gray_@datapath
