# fpga_workshop
## Day 1
1.Use the given RTL and simulation sources


![image](https://user-images.githubusercontent.com/19501036/160136251-ba92961e-86b3-419e-8764-544dd6eeaf3a.png)

2.Run the simulation
![image](https://user-images.githubusercontent.com/19501036/160138501-177e6c29-f20d-4948-ace7-ba8591c0f93a.png)

3.Generate the Constarints File
![image](https://user-images.githubusercontent.com/19501036/160141394-597edbf0-5d86-4fe7-a49a-1778fa39b318.png)

4.Since clock is not defined for simulation it cannot have any reference to report the timing
![image](https://user-images.githubusercontent.com/19501036/160142357-a31d7b11-a716-4870-b74d-fd95a391b085.png)

5.Timing Constraints

6.This is power consumed by the FPGA to implement the design
![image](https://user-images.githubusercontent.com/19501036/160146209-de69c9fb-4f87-421e-a793-af9ea4933bb5.png)


