$date
	Fri Mar 17 21:02:28 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module VolladdiererTest $end
$var wire 1 ! uebertrag $end
$var wire 1 " summe $end
$var reg 1 # s1 $end
$var reg 1 $ s2 $end
$var reg 1 % s3 $end
$scope module va $end
$var wire 1 # summand1 $end
$var wire 1 $ summand2 $end
$var wire 1 % summand3 $end
$var wire 1 ! uebertrag $end
$var wire 1 & uebertrag2 $end
$var wire 1 ' uebertrag1 $end
$var wire 1 ( summe1 $end
$var wire 1 " summe $end
$scope module hb1 $end
$var wire 1 # summand1 $end
$var wire 1 $ summand2 $end
$var wire 1 ( summe $end
$var wire 1 ' uebertrag $end
$upscope $end
$scope module hb2 $end
$var wire 1 ( summand1 $end
$var wire 1 % summand2 $end
$var wire 1 " summe $end
$var wire 1 & uebertrag $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1"
1%
#20
1(
0%
1$
#30
1!
1&
0"
1%
#40
0!
0&
1"
0%
0$
1#
#50
1!
1&
0"
1%
#60
0&
1'
0(
0%
1$
#70
1"
1%
#80
