Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Jan 17 14:32:12 2024
| Host         : DESKTOP-NJINHQL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             259 |          156 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               3 |            2 |
| Yes          | No                    | Yes                    |             512 |          239 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+--------------------------------------------+----------------------+------------------+----------------+--------------+
|   Clock Signal   |                Enable Signal               |   Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+--------------------------------------------+----------------------+------------------+----------------+--------------+
|  clock_IBUF_BUFG | mpg_port_map_ok/eqOp                       |                      |                2 |              3 |         1.50 |
|  clock_IBUF_BUFG | reg_file_port_map/registers[2]_1           | reset_port_map/AR[0] |               23 |             64 |         2.78 |
|  clock_IBUF_BUFG | reg_file_port_map/registers[1]_0           | reset_port_map/AR[0] |               33 |             64 |         1.94 |
|  clock_IBUF_BUFG | reg_file_port_map/registers[3]_2           | reset_port_map/AR[0] |               28 |             64 |         2.29 |
|  clock_IBUF_BUFG | reg_file_port_map/registers[4]_3           | reset_port_map/AR[0] |               31 |             64 |         2.06 |
|  clock_IBUF_BUFG | reg_file_port_map/registers[7]_6           | reset_port_map/AR[0] |               35 |             64 |         1.83 |
|  clock_IBUF_BUFG | reg_file_port_map/registers[5]_4           | reset_port_map/AR[0] |               26 |             64 |         2.46 |
|  clock_IBUF_BUFG | reg_file_port_map/registers[6]_5           | reset_port_map/AR[0] |               28 |             64 |         2.29 |
|  clock_IBUF_BUFG | reg_file_port_map/registers[0][63]_i_1_n_1 | reset_port_map/AR[0] |               35 |             64 |         1.83 |
|  n_0_1112_BUFG   |                                            |                      |              128 |            128 |         1.00 |
|  clock_IBUF_BUFG |                                            |                      |               28 |            131 |         4.68 |
+------------------+--------------------------------------------+----------------------+------------------+----------------+--------------+


