// Seed: 3510191365
module module_0;
  assign id_1 = id_1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output uwire id_0
);
  assign id_0 = 1;
  id_2 :
  assert property (@(1) id_2);
  wire id_3;
  assign id_0 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  initial id_1 <= 1;
  module_0 modCall_1 ();
  id_2(
      .id_0(1)
  );
  tri1 id_3, id_4, id_5;
  assign id_3 = id_5 == id_3;
  logic [7:0][1] id_6 = 1, id_7;
endmodule
