{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650527456297 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650527456297 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 21 09:50:56 2022 " "Processing started: Thu Apr 21 09:50:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650527456297 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650527456297 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rom_read -c rom_read " "Command: quartus_map --read_settings_files=on --write_settings_files=off rom_read -c rom_read" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650527456297 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650527456937 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650527456937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-ar " "Found design unit 1: timer-ar" {  } { { "timer.vhd" "" { Text "D:/NHK/rom_read/timer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650527467717 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.vhd" "" { Text "D:/NHK/rom_read/timer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650527467717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650527467717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom16x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom16x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom16x8-a_rtl_rom " "Found design unit 1: rom16x8-a_rtl_rom" {  } { { "rom16x8.vhd" "" { Text "D:/NHK/rom_read/rom16x8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650527467717 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom16x8 " "Found entity 1: rom16x8" {  } { { "rom16x8.vhd" "" { Text "D:/NHK/rom_read/rom16x8.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650527467717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650527467717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_read.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_read.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_read-struct " "Found design unit 1: rom_read-struct" {  } { { "rom_read.vhd" "" { Text "D:/NHK/rom_read/rom_read.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650527467717 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_read " "Found entity 1: rom_read" {  } { { "rom_read.vhd" "" { Text "D:/NHK/rom_read/rom_read.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650527467717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650527467717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_bit_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file input_bit_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input_bit_reg-behavioral " "Found design unit 1: input_bit_reg-behavioral" {  } { { "input_bit_reg.vhd" "" { Text "D:/NHK/rom_read/input_bit_reg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650527467717 ""} { "Info" "ISGN_ENTITY_NAME" "1 input_bit_reg " "Found entity 1: input_bit_reg" {  } { { "input_bit_reg.vhd" "" { Text "D:/NHK/rom_read/input_bit_reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650527467717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650527467717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_7segm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec_7segm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_7segm-ar " "Found design unit 1: dec_7segm-ar" {  } { { "dec_7segm.vhd" "" { Text "D:/NHK/rom_read/dec_7segm.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650527467717 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_7segm " "Found entity 1: dec_7segm" {  } { { "dec_7segm.vhd" "" { Text "D:/NHK/rom_read/dec_7segm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650527467717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650527467717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_sm-behav " "Found design unit 1: control_sm-behav" {  } { { "control_sm.vhd" "" { Text "D:/NHK/rom_read/control_sm.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650527467717 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_sm " "Found entity 1: control_sm" {  } { { "control_sm.vhd" "" { Text "D:/NHK/rom_read/control_sm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650527467717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650527467717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnt4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt4-cnt4_a " "Found design unit 1: cnt4-cnt4_a" {  } { { "cnt4.vhd" "" { Text "D:/NHK/rom_read/cnt4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650527467727 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt4 " "Found entity 1: cnt4" {  } { { "cnt4.vhd" "" { Text "D:/NHK/rom_read/cnt4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650527467727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650527467727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmpr4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cmpr4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmpr4-behavioral " "Found design unit 1: cmpr4-behavioral" {  } { { "cmpr4.vhd" "" { Text "D:/NHK/rom_read/cmpr4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650527467727 ""} { "Info" "ISGN_ENTITY_NAME" "1 cmpr4 " "Found entity 1: cmpr4" {  } { { "cmpr4.vhd" "" { Text "D:/NHK/rom_read/cmpr4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650527467727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650527467727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_div-ar " "Found design unit 1: clock_div-ar" {  } { { "clock_div.vhd" "" { Text "D:/NHK/rom_read/clock_div.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650527467727 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "clock_div.vhd" "" { Text "D:/NHK/rom_read/clock_div.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650527467727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650527467727 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rom_read " "Elaborating entity \"rom_read\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650527467777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div clock_div:Inst_clock_div " "Elaborating entity \"clock_div\" for hierarchy \"clock_div:Inst_clock_div\"" {  } { { "rom_read.vhd" "Inst_clock_div" { Text "D:/NHK/rom_read/rom_read.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650527467787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_bit_reg input_bit_reg:Inst_input_bit_reg " "Elaborating entity \"input_bit_reg\" for hierarchy \"input_bit_reg:Inst_input_bit_reg\"" {  } { { "rom_read.vhd" "Inst_input_bit_reg" { Text "D:/NHK/rom_read/rom_read.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650527467787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:Inst_timer " "Elaborating entity \"timer\" for hierarchy \"timer:Inst_timer\"" {  } { { "rom_read.vhd" "Inst_timer" { Text "D:/NHK/rom_read/rom_read.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650527467787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom16x8 rom16x8:Inst_rom16x8 " "Elaborating entity \"rom16x8\" for hierarchy \"rom16x8:Inst_rom16x8\"" {  } { { "rom_read.vhd" "Inst_rom16x8" { Text "D:/NHK/rom_read/rom_read.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650527467787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt4 cnt4:Inst_cnt4 " "Elaborating entity \"cnt4\" for hierarchy \"cnt4:Inst_cnt4\"" {  } { { "rom_read.vhd" "Inst_cnt4" { Text "D:/NHK/rom_read/rom_read.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650527467787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr4 cmpr4:Inst_cmpr4 " "Elaborating entity \"cmpr4\" for hierarchy \"cmpr4:Inst_cmpr4\"" {  } { { "rom_read.vhd" "Inst_cmpr4" { Text "D:/NHK/rom_read/rom_read.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650527467787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_7segm dec_7segm:Inst_dec_7segm1 " "Elaborating entity \"dec_7segm\" for hierarchy \"dec_7segm:Inst_dec_7segm1\"" {  } { { "rom_read.vhd" "Inst_dec_7segm1" { Text "D:/NHK/rom_read/rom_read.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650527467787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_sm control_sm:Inst_control_sm " "Elaborating entity \"control_sm\" for hierarchy \"control_sm:Inst_control_sm\"" {  } { { "rom_read.vhd" "Inst_control_sm" { Text "D:/NHK/rom_read/rom_read.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650527467787 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "segm2_out\[0\] VCC " "Pin \"segm2_out\[0\]\" is stuck at VCC" {  } { { "rom_read.vhd" "" { Text "D:/NHK/rom_read/rom_read.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650527468477 "|rom_read|segm2_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segm2_out\[1\] GND " "Pin \"segm2_out\[1\]\" is stuck at GND" {  } { { "rom_read.vhd" "" { Text "D:/NHK/rom_read/rom_read.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650527468477 "|rom_read|segm2_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segm2_out\[2\] GND " "Pin \"segm2_out\[2\]\" is stuck at GND" {  } { { "rom_read.vhd" "" { Text "D:/NHK/rom_read/rom_read.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650527468477 "|rom_read|segm2_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segm2_out\[3\] GND " "Pin \"segm2_out\[3\]\" is stuck at GND" {  } { { "rom_read.vhd" "" { Text "D:/NHK/rom_read/rom_read.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650527468477 "|rom_read|segm2_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segm2_out\[4\] GND " "Pin \"segm2_out\[4\]\" is stuck at GND" {  } { { "rom_read.vhd" "" { Text "D:/NHK/rom_read/rom_read.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650527468477 "|rom_read|segm2_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segm2_out\[5\] GND " "Pin \"segm2_out\[5\]\" is stuck at GND" {  } { { "rom_read.vhd" "" { Text "D:/NHK/rom_read/rom_read.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650527468477 "|rom_read|segm2_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segm2_out\[6\] GND " "Pin \"segm2_out\[6\]\" is stuck at GND" {  } { { "rom_read.vhd" "" { Text "D:/NHK/rom_read/rom_read.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650527468477 "|rom_read|segm2_out[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1650527468477 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1650527468587 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650527469277 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650527469277 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "81 " "Implemented 81 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650527469317 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650527469317 ""} { "Info" "ICUT_CUT_TM_LCELLS" "62 " "Implemented 62 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650527469317 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650527469317 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650527469327 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 21 09:51:09 2022 " "Processing ended: Thu Apr 21 09:51:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650527469327 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650527469327 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650527469327 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650527469327 ""}
