Analysis & Synthesis report for 3ph
Tue Oct 08 15:21:00 2013
Quartus II 32-bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |3ph|three_state_moore_state_machine:inst1|state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for three_state_moore_state_machine:inst1|altsyncram:ram_rtl_0|altsyncram_i1l1:auto_generated
 17. Parameter Settings for User Entity Instance: single_port_ram_with_init:inst10
 18. Parameter Settings for User Entity Instance: PLL:inst|altpll:altpll_component
 19. Parameter Settings for User Entity Instance: bidirectional_io:inst19
 20. Parameter Settings for User Entity Instance: single_port_ram_input_with_init:inst20
 21. Parameter Settings for User Entity Instance: three_state_moore_state_machine:inst1
 22. Parameter Settings for User Entity Instance: lpm_inv0:inst5|lpm_inv:lpm_inv_component
 23. Parameter Settings for User Entity Instance: lpm_inv0:inst2|lpm_inv:lpm_inv_component
 24. Parameter Settings for User Entity Instance: single_port_ram_with_init:inst11
 25. Parameter Settings for User Entity Instance: lpm_inv0:inst3|lpm_inv:lpm_inv_component
 26. Parameter Settings for User Entity Instance: single_port_ram_with_init:inst12
 27. Parameter Settings for User Entity Instance: lpm_inv0:inst9|lpm_inv:lpm_inv_component
 28. Parameter Settings for User Entity Instance: single_port_ram_with_init:inst13
 29. Parameter Settings for User Entity Instance: lpm_inv0:inst15|lpm_inv:lpm_inv_component
 30. Parameter Settings for User Entity Instance: single_port_ram_with_init:inst14
 31. Parameter Settings for Inferred Entity Instance: three_state_moore_state_machine:inst1|altsyncram:ram_rtl_0
 32. altpll Parameter Settings by Entity Instance
 33. altsyncram Parameter Settings by Entity Instance
 34. Elapsed Time Per Partition
 35. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Oct 08 15:21:00 2013      ;
; Quartus II 32-bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name                      ; 3ph                                        ;
; Top-level Entity Name              ; 3ph                                        ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; 9,440                                      ;
;     Total combinational functions  ; 7,763                                      ;
;     Dedicated logic registers      ; 4,276                                      ;
; Total registers                    ; 4276                                       ;
; Total pins                         ; 129                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 384                                        ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16Q240C8       ;                    ;
; Top-level entity name                                                      ; 3ph                ; 3ph                ;
; Family name                                                                ; Cyclone III        ; Stratix II         ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                     ;
+--------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                             ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                            ; Library ;
+--------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------+---------+
; source/Single_RAM_Input.vhd                                  ; yes             ; User VHDL File                                        ; C:/Hardware/FPGA/FPGA_test/source/Single_RAM_Input.vhd                                  ;         ;
; source/state_machine.vhd                                     ; yes             ; User VHDL File                                        ; C:/Hardware/FPGA/FPGA_test/source/state_machine.vhd                                     ;         ;
; 3ph.bdf                                                      ; yes             ; User Block Diagram/Schematic File                     ; C:/Hardware/FPGA/FPGA_test/3ph.bdf                                                      ;         ;
; PLL.vhd                                                      ; yes             ; User Wizard-Generated File                            ; C:/Hardware/FPGA/FPGA_test/PLL.vhd                                                      ;         ;
; source/Single_RAM.vhd                                        ; yes             ; User VHDL File                                        ; C:/Hardware/FPGA/FPGA_test/source/Single_RAM.vhd                                        ;         ;
; lpm_inv0.vhd                                                 ; yes             ; User Wizard-Generated File                            ; C:/Hardware/FPGA/FPGA_test/lpm_inv0.vhd                                                 ;         ;
; source/bi_io.vhd                                             ; yes             ; User VHDL File                                        ; C:/Hardware/FPGA/FPGA_test/source/bi_io.vhd                                             ;         ;
; 74138.bdf                                                    ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/others/maxplus2/74138.bdf                              ;         ;
; altpll.tdf                                                   ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf                               ;         ;
; aglobal130.inc                                               ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc                           ;         ;
; stratix_pll.inc                                              ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/stratix_pll.inc                          ;         ;
; stratixii_pll.inc                                            ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/stratixii_pll.inc                        ;         ;
; cycloneii_pll.inc                                            ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/cycloneii_pll.inc                        ;         ;
; db/pll_altpll.v                                              ; yes             ; Auto-Generated Megafunction                           ; C:/Hardware/FPGA/FPGA_test/db/pll_altpll.v                                              ;         ;
; lpm_inv.tdf                                                  ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_inv.tdf                              ;         ;
; altsyncram.tdf                                               ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf                           ;         ;
; stratix_ram_block.inc                                        ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc                    ;         ;
; lpm_mux.inc                                                  ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc                              ;         ;
; lpm_decode.inc                                               ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc                           ;         ;
; a_rdenreg.inc                                                ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc                            ;         ;
; altrom.inc                                                   ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/altrom.inc                               ;         ;
; altram.inc                                                   ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/altram.inc                               ;         ;
; altdpram.inc                                                 ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/altdpram.inc                             ;         ;
; db/altsyncram_i1l1.tdf                                       ; yes             ; Auto-Generated Megafunction                           ; C:/Hardware/FPGA/FPGA_test/db/altsyncram_i1l1.tdf                                       ;         ;
; db/3ph.ram0_three_state_moore_state_machine_a38354af.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Hardware/FPGA/FPGA_test/db/3ph.ram0_three_state_moore_state_machine_a38354af.hdl.mif ;         ;
+--------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                               ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                       ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Estimated Total logic elements              ; 9,440                                                                       ;
;                                             ;                                                                             ;
; Total combinational functions               ; 7763                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                             ;
;     -- 4 input functions                    ; 1290                                                                        ;
;     -- 3 input functions                    ; 5261                                                                        ;
;     -- <=2 input functions                  ; 1212                                                                        ;
;                                             ;                                                                             ;
; Logic elements by mode                      ;                                                                             ;
;     -- normal mode                          ; 3836                                                                        ;
;     -- arithmetic mode                      ; 3927                                                                        ;
;                                             ;                                                                             ;
; Total registers                             ; 4276                                                                        ;
;     -- Dedicated logic registers            ; 4276                                                                        ;
;     -- I/O registers                        ; 0                                                                           ;
;                                             ;                                                                             ;
; I/O pins                                    ; 129                                                                         ;
; Total memory bits                           ; 384                                                                         ;
; Embedded Multiplier 9-bit elements          ; 0                                                                           ;
; Total PLLs                                  ; 1                                                                           ;
;     -- PLLs                                 ; 1                                                                           ;
;                                             ;                                                                             ;
; Maximum fan-out node                        ; PLL:inst|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 4290                                                                        ;
; Total fan-out                               ; 36278                                                                       ;
; Average fan-out                             ; 2.94                                                                        ;
+---------------------------------------------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                     ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                            ; Library Name ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------+--------------+
; |3ph                                        ; 7763 (1)          ; 4276 (0)     ; 384         ; 0            ; 0       ; 0         ; 129  ; 0            ; |3ph                                                                                           ;              ;
;    |PLL:inst|                               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |3ph|PLL:inst                                                                                  ;              ;
;       |altpll:altpll_component|             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |3ph|PLL:inst|altpll:altpll_component                                                          ;              ;
;          |PLL_altpll:auto_generated|        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |3ph|PLL:inst|altpll:altpll_component|PLL_altpll:auto_generated                                ;              ;
;    |single_port_ram_input_with_init:inst20| ; 931 (931)         ; 576 (576)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |3ph|single_port_ram_input_with_init:inst20                                                    ;              ;
;    |single_port_ram_with_init:inst10|       ; 1399 (1399)       ; 733 (733)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |3ph|single_port_ram_with_init:inst10                                                          ;              ;
;    |single_port_ram_with_init:inst11|       ; 1328 (1328)       ; 716 (716)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |3ph|single_port_ram_with_init:inst11                                                          ;              ;
;    |single_port_ram_with_init:inst12|       ; 1328 (1328)       ; 716 (716)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |3ph|single_port_ram_with_init:inst12                                                          ;              ;
;    |single_port_ram_with_init:inst13|       ; 1328 (1328)       ; 716 (716)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |3ph|single_port_ram_with_init:inst13                                                          ;              ;
;    |single_port_ram_with_init:inst14|       ; 1329 (1329)       ; 716 (716)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |3ph|single_port_ram_with_init:inst14                                                          ;              ;
;    |three_state_moore_state_machine:inst1|  ; 119 (119)         ; 103 (103)    ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |3ph|three_state_moore_state_machine:inst1                                                     ;              ;
;       |altsyncram:ram_rtl_0|                ; 0 (0)             ; 0 (0)        ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |3ph|three_state_moore_state_machine:inst1|altsyncram:ram_rtl_0                                ;              ;
;          |altsyncram_i1l1:auto_generated|   ; 0 (0)             ; 0 (0)        ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |3ph|three_state_moore_state_machine:inst1|altsyncram:ram_rtl_0|altsyncram_i1l1:auto_generated ;              ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------------------------------------+
; Name                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                          ;
+------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------------------------------------+
; three_state_moore_state_machine:inst1|altsyncram:ram_rtl_0|altsyncram_i1l1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 16           ; 32           ; 16           ; 512  ; db/3ph.ram0_three_state_moore_state_machine_a38354af.hdl.mif ;
+------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                          ;
+--------+--------------+---------+--------------+--------------+----------------------+-----------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance      ; IP Include File                         ;
+--------+--------------+---------+--------------+--------------+----------------------+-----------------------------------------+
; Altera ; ALTPLL       ; 9.1     ; N/A          ; N/A          ; |3ph|PLL:inst        ; C:/Hardware/FPGA/FPGA_test/PLL.vhd      ;
; Altera ; LPM_INV      ; 9.1     ; N/A          ; N/A          ; |3ph|lpm_inv0:inst2  ; C:/Hardware/FPGA/FPGA_test/lpm_inv0.vhd ;
; Altera ; LPM_INV      ; 9.1     ; N/A          ; N/A          ; |3ph|lpm_inv0:inst3  ; C:/Hardware/FPGA/FPGA_test/lpm_inv0.vhd ;
; Altera ; LPM_INV      ; 9.1     ; N/A          ; N/A          ; |3ph|lpm_inv0:inst5  ; C:/Hardware/FPGA/FPGA_test/lpm_inv0.vhd ;
; Altera ; LPM_INV      ; 9.1     ; N/A          ; N/A          ; |3ph|lpm_inv0:inst9  ; C:/Hardware/FPGA/FPGA_test/lpm_inv0.vhd ;
; Altera ; LPM_INV      ; 9.1     ; N/A          ; N/A          ; |3ph|lpm_inv0:inst15 ; C:/Hardware/FPGA/FPGA_test/lpm_inv0.vhd ;
+--------+--------------+---------+--------------+--------------+----------------------+-----------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------+
; State Machine - |3ph|three_state_moore_state_machine:inst1|state ;
+-----------------+---------------+-----------------+--------------+
; Name            ; state.waiting ; state.dataTrans ; state.sync   ;
+-----------------+---------------+-----------------+--------------+
; state.sync      ; 0             ; 0               ; 0            ;
; state.dataTrans ; 0             ; 1               ; 1            ;
; state.waiting   ; 1             ; 0               ; 1            ;
+-----------------+---------------+-----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                        ;
+---------------------------------------------------------+-----------------------------------------------------------------+
; Register name                                           ; Reason for Removal                                              ;
+---------------------------------------------------------+-----------------------------------------------------------------+
; three_state_moore_state_machine:inst1|output_buff[0]    ; Stuck at GND due to stuck port data_in                          ;
; single_port_ram_with_init:inst10|xint2                  ; Merged with single_port_ram_with_init:inst10|flag               ;
; single_port_ram_with_init:inst11|\main:count[0]         ; Merged with single_port_ram_with_init:inst10|\main:count[0]     ;
; single_port_ram_with_init:inst12|\main:count[0]         ; Merged with single_port_ram_with_init:inst10|\main:count[0]     ;
; single_port_ram_with_init:inst13|\main:count[0]         ; Merged with single_port_ram_with_init:inst10|\main:count[0]     ;
; single_port_ram_with_init:inst14|\main:count[0]         ; Merged with single_port_ram_with_init:inst10|\main:count[0]     ;
; single_port_ram_with_init:inst11|\main:count[1]         ; Merged with single_port_ram_with_init:inst10|\main:count[1]     ;
; single_port_ram_with_init:inst12|\main:count[1]         ; Merged with single_port_ram_with_init:inst10|\main:count[1]     ;
; single_port_ram_with_init:inst13|\main:count[1]         ; Merged with single_port_ram_with_init:inst10|\main:count[1]     ;
; single_port_ram_with_init:inst14|\main:count[1]         ; Merged with single_port_ram_with_init:inst10|\main:count[1]     ;
; single_port_ram_with_init:inst11|\main:count[2]         ; Merged with single_port_ram_with_init:inst10|\main:count[2]     ;
; single_port_ram_with_init:inst12|\main:count[2]         ; Merged with single_port_ram_with_init:inst10|\main:count[2]     ;
; single_port_ram_with_init:inst13|\main:count[2]         ; Merged with single_port_ram_with_init:inst10|\main:count[2]     ;
; single_port_ram_with_init:inst14|\main:count[2]         ; Merged with single_port_ram_with_init:inst10|\main:count[2]     ;
; single_port_ram_with_init:inst11|\main:count[3]         ; Merged with single_port_ram_with_init:inst10|\main:count[3]     ;
; single_port_ram_with_init:inst12|\main:count[3]         ; Merged with single_port_ram_with_init:inst10|\main:count[3]     ;
; single_port_ram_with_init:inst13|\main:count[3]         ; Merged with single_port_ram_with_init:inst10|\main:count[3]     ;
; single_port_ram_with_init:inst14|\main:count[3]         ; Merged with single_port_ram_with_init:inst10|\main:count[3]     ;
; single_port_ram_with_init:inst11|\main:count[4]         ; Merged with single_port_ram_with_init:inst10|\main:count[4]     ;
; single_port_ram_with_init:inst12|\main:count[4]         ; Merged with single_port_ram_with_init:inst10|\main:count[4]     ;
; single_port_ram_with_init:inst13|\main:count[4]         ; Merged with single_port_ram_with_init:inst10|\main:count[4]     ;
; single_port_ram_with_init:inst14|\main:count[4]         ; Merged with single_port_ram_with_init:inst10|\main:count[4]     ;
; single_port_ram_with_init:inst11|\main:count[5]         ; Merged with single_port_ram_with_init:inst10|\main:count[5]     ;
; single_port_ram_with_init:inst12|\main:count[5]         ; Merged with single_port_ram_with_init:inst10|\main:count[5]     ;
; single_port_ram_with_init:inst13|\main:count[5]         ; Merged with single_port_ram_with_init:inst10|\main:count[5]     ;
; single_port_ram_with_init:inst14|\main:count[5]         ; Merged with single_port_ram_with_init:inst10|\main:count[5]     ;
; single_port_ram_with_init:inst11|\main:count[6]         ; Merged with single_port_ram_with_init:inst10|\main:count[6]     ;
; single_port_ram_with_init:inst12|\main:count[6]         ; Merged with single_port_ram_with_init:inst10|\main:count[6]     ;
; single_port_ram_with_init:inst13|\main:count[6]         ; Merged with single_port_ram_with_init:inst10|\main:count[6]     ;
; single_port_ram_with_init:inst14|\main:count[6]         ; Merged with single_port_ram_with_init:inst10|\main:count[6]     ;
; single_port_ram_with_init:inst11|\main:count[7]         ; Merged with single_port_ram_with_init:inst10|\main:count[7]     ;
; single_port_ram_with_init:inst12|\main:count[7]         ; Merged with single_port_ram_with_init:inst10|\main:count[7]     ;
; single_port_ram_with_init:inst13|\main:count[7]         ; Merged with single_port_ram_with_init:inst10|\main:count[7]     ;
; single_port_ram_with_init:inst14|\main:count[7]         ; Merged with single_port_ram_with_init:inst10|\main:count[7]     ;
; single_port_ram_with_init:inst11|\main:count[8]         ; Merged with single_port_ram_with_init:inst10|\main:count[8]     ;
; single_port_ram_with_init:inst12|\main:count[8]         ; Merged with single_port_ram_with_init:inst10|\main:count[8]     ;
; single_port_ram_with_init:inst13|\main:count[8]         ; Merged with single_port_ram_with_init:inst10|\main:count[8]     ;
; single_port_ram_with_init:inst14|\main:count[8]         ; Merged with single_port_ram_with_init:inst10|\main:count[8]     ;
; single_port_ram_with_init:inst11|\main:count[9]         ; Merged with single_port_ram_with_init:inst10|\main:count[9]     ;
; single_port_ram_with_init:inst12|\main:count[9]         ; Merged with single_port_ram_with_init:inst10|\main:count[9]     ;
; single_port_ram_with_init:inst13|\main:count[9]         ; Merged with single_port_ram_with_init:inst10|\main:count[9]     ;
; single_port_ram_with_init:inst14|\main:count[9]         ; Merged with single_port_ram_with_init:inst10|\main:count[9]     ;
; single_port_ram_with_init:inst11|\main:count[10]        ; Merged with single_port_ram_with_init:inst10|\main:count[10]    ;
; single_port_ram_with_init:inst12|\main:count[10]        ; Merged with single_port_ram_with_init:inst10|\main:count[10]    ;
; single_port_ram_with_init:inst13|\main:count[10]        ; Merged with single_port_ram_with_init:inst10|\main:count[10]    ;
; single_port_ram_with_init:inst14|\main:count[10]        ; Merged with single_port_ram_with_init:inst10|\main:count[10]    ;
; single_port_ram_with_init:inst11|\main:count[11]        ; Merged with single_port_ram_with_init:inst10|\main:count[11]    ;
; single_port_ram_with_init:inst12|\main:count[11]        ; Merged with single_port_ram_with_init:inst10|\main:count[11]    ;
; single_port_ram_with_init:inst13|\main:count[11]        ; Merged with single_port_ram_with_init:inst10|\main:count[11]    ;
; single_port_ram_with_init:inst14|\main:count[11]        ; Merged with single_port_ram_with_init:inst10|\main:count[11]    ;
; single_port_ram_with_init:inst11|\main:count[12]        ; Merged with single_port_ram_with_init:inst10|\main:count[12]    ;
; single_port_ram_with_init:inst12|\main:count[12]        ; Merged with single_port_ram_with_init:inst10|\main:count[12]    ;
; single_port_ram_with_init:inst13|\main:count[12]        ; Merged with single_port_ram_with_init:inst10|\main:count[12]    ;
; single_port_ram_with_init:inst14|\main:count[12]        ; Merged with single_port_ram_with_init:inst10|\main:count[12]    ;
; single_port_ram_with_init:inst11|\main:count[13]        ; Merged with single_port_ram_with_init:inst10|\main:count[13]    ;
; single_port_ram_with_init:inst12|\main:count[13]        ; Merged with single_port_ram_with_init:inst10|\main:count[13]    ;
; single_port_ram_with_init:inst13|\main:count[13]        ; Merged with single_port_ram_with_init:inst10|\main:count[13]    ;
; single_port_ram_with_init:inst14|\main:count[13]        ; Merged with single_port_ram_with_init:inst10|\main:count[13]    ;
; single_port_ram_with_init:inst11|\main:count[14]        ; Merged with single_port_ram_with_init:inst10|\main:count[14]    ;
; single_port_ram_with_init:inst12|\main:count[14]        ; Merged with single_port_ram_with_init:inst10|\main:count[14]    ;
; single_port_ram_with_init:inst13|\main:count[14]        ; Merged with single_port_ram_with_init:inst10|\main:count[14]    ;
; single_port_ram_with_init:inst14|\main:count[14]        ; Merged with single_port_ram_with_init:inst10|\main:count[14]    ;
; single_port_ram_with_init:inst11|\main:count[15]        ; Merged with single_port_ram_with_init:inst10|\main:count[15]    ;
; single_port_ram_with_init:inst12|\main:count[15]        ; Merged with single_port_ram_with_init:inst10|\main:count[15]    ;
; single_port_ram_with_init:inst13|\main:count[15]        ; Merged with single_port_ram_with_init:inst10|\main:count[15]    ;
; single_port_ram_with_init:inst14|\main:count[15]        ; Merged with single_port_ram_with_init:inst10|\main:count[15]    ;
; three_state_moore_state_machine:inst1|output_buff[1..3] ; Stuck at GND due to stuck port data_in                          ;
; three_state_moore_state_machine:inst1|addrD[0]          ; Merged with three_state_moore_state_machine:inst1|count_ADDR[0] ;
; Total Number of Removed Registers = 70                  ;                                                                 ;
+---------------------------------------------------------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                              ;
+------------------------------------------------------+---------------------------+-------------------------------------------------------+
; Register name                                        ; Reason for Removal        ; Registers Removed due to This Register                ;
+------------------------------------------------------+---------------------------+-------------------------------------------------------+
; three_state_moore_state_machine:inst1|output_buff[0] ; Stuck at GND              ; three_state_moore_state_machine:inst1|output_buff[1], ;
;                                                      ; due to stuck port data_in ; three_state_moore_state_machine:inst1|output_buff[2], ;
;                                                      ;                           ; three_state_moore_state_machine:inst1|output_buff[3]  ;
+------------------------------------------------------+---------------------------+-------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4276  ;
; Number of registers using Synchronous Clear  ; 60    ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4118  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------+
; Inverted Register Statistics                          ;
+---------------------------------------------+---------+
; Inverted Register                           ; Fan out ;
+---------------------------------------------+---------+
; single_port_ram_with_init:inst10|ram[23][4] ; 1       ;
; single_port_ram_with_init:inst10|ram[24][4] ; 1       ;
; single_port_ram_with_init:inst10|ram[24][3] ; 1       ;
; single_port_ram_with_init:inst10|ram[23][2] ; 1       ;
; single_port_ram_with_init:inst10|ram[23][1] ; 1       ;
; single_port_ram_with_init:inst10|ram[23][0] ; 1       ;
; single_port_ram_with_init:inst10|ram[21][4] ; 1       ;
; single_port_ram_with_init:inst10|ram[22][4] ; 1       ;
; single_port_ram_with_init:inst10|ram[21][2] ; 1       ;
; single_port_ram_with_init:inst10|ram[22][2] ; 1       ;
; single_port_ram_with_init:inst10|ram[22][1] ; 1       ;
; single_port_ram_with_init:inst10|ram[21][0] ; 1       ;
; single_port_ram_with_init:inst10|ram[19][4] ; 1       ;
; single_port_ram_with_init:inst10|ram[20][4] ; 1       ;
; single_port_ram_with_init:inst10|ram[20][2] ; 1       ;
; single_port_ram_with_init:inst10|ram[19][1] ; 1       ;
; single_port_ram_with_init:inst10|ram[19][0] ; 1       ;
; single_port_ram_with_init:inst10|ram[17][4] ; 1       ;
; single_port_ram_with_init:inst10|ram[17][0] ; 1       ;
; single_port_ram_with_init:inst10|ram[18][4] ; 1       ;
; single_port_ram_with_init:inst10|ram[18][1] ; 1       ;
; single_port_ram_with_init:inst10|ram[16][4] ; 1       ;
; single_port_ram_with_init:inst10|ram[15][3] ; 1       ;
; single_port_ram_with_init:inst10|ram[15][2] ; 1       ;
; single_port_ram_with_init:inst10|ram[15][1] ; 1       ;
; single_port_ram_with_init:inst10|ram[15][0] ; 1       ;
; single_port_ram_with_init:inst10|ram[13][3] ; 1       ;
; single_port_ram_with_init:inst10|ram[14][3] ; 1       ;
; single_port_ram_with_init:inst10|ram[13][2] ; 1       ;
; single_port_ram_with_init:inst10|ram[14][2] ; 1       ;
; single_port_ram_with_init:inst10|ram[14][1] ; 1       ;
; single_port_ram_with_init:inst10|ram[13][0] ; 1       ;
; single_port_ram_with_init:inst10|ram[9][3]  ; 1       ;
; single_port_ram_with_init:inst10|ram[9][0]  ; 1       ;
; single_port_ram_with_init:inst10|ram[10][3] ; 1       ;
; single_port_ram_with_init:inst10|ram[10][1] ; 1       ;
; single_port_ram_with_init:inst10|ram[8][3]  ; 1       ;
; single_port_ram_with_init:inst10|ram[7][2]  ; 1       ;
; single_port_ram_with_init:inst10|ram[7][1]  ; 1       ;
; single_port_ram_with_init:inst10|ram[7][0]  ; 1       ;
; single_port_ram_with_init:inst10|ram[5][2]  ; 1       ;
; single_port_ram_with_init:inst10|ram[6][2]  ; 1       ;
; single_port_ram_with_init:inst10|ram[6][1]  ; 1       ;
; single_port_ram_with_init:inst10|ram[5][0]  ; 1       ;
; single_port_ram_with_init:inst10|ram[4][2]  ; 1       ;
; single_port_ram_with_init:inst10|ram[3][1]  ; 1       ;
; single_port_ram_with_init:inst10|ram[3][0]  ; 1       ;
; single_port_ram_with_init:inst10|ram[2][1]  ; 1       ;
; single_port_ram_with_init:inst10|ram[1][0]  ; 1       ;
; single_port_ram_with_init:inst11|ram[23][4] ; 1       ;
; single_port_ram_with_init:inst11|ram[24][4] ; 1       ;
; single_port_ram_with_init:inst11|ram[24][3] ; 1       ;
; single_port_ram_with_init:inst11|ram[23][2] ; 1       ;
; single_port_ram_with_init:inst11|ram[23][1] ; 1       ;
; single_port_ram_with_init:inst11|ram[23][0] ; 1       ;
; single_port_ram_with_init:inst11|ram[21][4] ; 1       ;
; single_port_ram_with_init:inst11|ram[22][4] ; 1       ;
; single_port_ram_with_init:inst11|ram[21][2] ; 1       ;
; single_port_ram_with_init:inst11|ram[22][2] ; 1       ;
; single_port_ram_with_init:inst11|ram[22][1] ; 1       ;
; single_port_ram_with_init:inst11|ram[21][0] ; 1       ;
; single_port_ram_with_init:inst11|ram[19][4] ; 1       ;
; single_port_ram_with_init:inst11|ram[20][4] ; 1       ;
; single_port_ram_with_init:inst11|ram[20][2] ; 1       ;
; single_port_ram_with_init:inst11|ram[19][1] ; 1       ;
; single_port_ram_with_init:inst11|ram[19][0] ; 1       ;
; single_port_ram_with_init:inst11|ram[17][4] ; 1       ;
; single_port_ram_with_init:inst11|ram[17][0] ; 1       ;
; single_port_ram_with_init:inst11|ram[18][4] ; 1       ;
; single_port_ram_with_init:inst11|ram[18][1] ; 1       ;
; single_port_ram_with_init:inst11|ram[16][4] ; 1       ;
; single_port_ram_with_init:inst11|ram[15][3] ; 1       ;
; single_port_ram_with_init:inst11|ram[15][2] ; 1       ;
; single_port_ram_with_init:inst11|ram[15][1] ; 1       ;
; single_port_ram_with_init:inst11|ram[15][0] ; 1       ;
; single_port_ram_with_init:inst11|ram[13][3] ; 1       ;
; single_port_ram_with_init:inst11|ram[14][3] ; 1       ;
; single_port_ram_with_init:inst11|ram[13][2] ; 1       ;
; single_port_ram_with_init:inst11|ram[14][2] ; 1       ;
; single_port_ram_with_init:inst11|ram[14][1] ; 1       ;
; single_port_ram_with_init:inst11|ram[13][0] ; 1       ;
; single_port_ram_with_init:inst11|ram[9][3]  ; 1       ;
; single_port_ram_with_init:inst11|ram[9][0]  ; 1       ;
; single_port_ram_with_init:inst11|ram[10][3] ; 1       ;
; single_port_ram_with_init:inst11|ram[10][1] ; 1       ;
; single_port_ram_with_init:inst11|ram[8][3]  ; 1       ;
; single_port_ram_with_init:inst11|ram[7][2]  ; 1       ;
; single_port_ram_with_init:inst11|ram[7][1]  ; 1       ;
; single_port_ram_with_init:inst11|ram[7][0]  ; 1       ;
; single_port_ram_with_init:inst11|ram[5][2]  ; 1       ;
; single_port_ram_with_init:inst11|ram[6][2]  ; 1       ;
; single_port_ram_with_init:inst11|ram[6][1]  ; 1       ;
; single_port_ram_with_init:inst11|ram[5][0]  ; 1       ;
; single_port_ram_with_init:inst11|ram[4][2]  ; 1       ;
; single_port_ram_with_init:inst11|ram[3][1]  ; 1       ;
; single_port_ram_with_init:inst11|ram[3][0]  ; 1       ;
; single_port_ram_with_init:inst11|ram[2][1]  ; 1       ;
; single_port_ram_with_init:inst11|ram[1][0]  ; 1       ;
; single_port_ram_with_init:inst12|ram[23][4] ; 1       ;
; single_port_ram_with_init:inst12|ram[24][4] ; 1       ;
; Total number of inverted registers = 325*   ;         ;
+---------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |3ph|three_state_moore_state_machine:inst1|output_buff[19] ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |3ph|three_state_moore_state_machine:inst1|output_buff[15] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |3ph|single_port_ram_with_init:inst10|PWMA[5]              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |3ph|single_port_ram_with_init:inst11|PWMA[4]              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |3ph|single_port_ram_with_init:inst12|PWMA[4]              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |3ph|single_port_ram_with_init:inst13|PWMA[4]              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |3ph|single_port_ram_with_init:inst14|PWMA[5]              ;
; 5:1                ; 13 bits   ; 39 LEs        ; 13 LEs               ; 26 LEs                 ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[24][12]    ;
; 5:1                ; 12 bits   ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[23][12]    ;
; 5:1                ; 12 bits   ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[22][3]     ;
; 5:1                ; 13 bits   ; 39 LEs        ; 13 LEs               ; 26 LEs                 ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[21][10]    ;
; 5:1                ; 13 bits   ; 39 LEs        ; 13 LEs               ; 26 LEs                 ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[20][9]     ;
; 5:1                ; 13 bits   ; 39 LEs        ; 13 LEs               ; 26 LEs                 ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[19][9]     ;
; 5:1                ; 13 bits   ; 39 LEs        ; 13 LEs               ; 26 LEs                 ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[18][10]    ;
; 5:1                ; 14 bits   ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[17][15]    ;
; 5:1                ; 14 bits   ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[16][15]    ;
; 5:1                ; 12 bits   ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[15][4]     ;
; 5:1                ; 12 bits   ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[14][15]    ;
; 5:1                ; 13 bits   ; 39 LEs        ; 13 LEs               ; 26 LEs                 ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[13][15]    ;
; 5:1                ; 13 bits   ; 39 LEs        ; 13 LEs               ; 26 LEs                 ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[10][13]    ;
; 5:1                ; 14 bits   ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[9][4]      ;
; 5:1                ; 14 bits   ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[8][7]      ;
; 5:1                ; 13 bits   ; 39 LEs        ; 13 LEs               ; 26 LEs                 ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[7][13]     ;
; 5:1                ; 13 bits   ; 39 LEs        ; 13 LEs               ; 26 LEs                 ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[6][13]     ;
; 5:1                ; 14 bits   ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[5][13]     ;
; 5:1                ; 14 bits   ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[4][13]     ;
; 5:1                ; 14 bits   ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[3][13]     ;
; 5:1                ; 14 bits   ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[2][13]     ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[1][13]     ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[0][13]     ;
; 5:1                ; 13 bits   ; 39 LEs        ; 13 LEs               ; 26 LEs                 ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[11][12]    ;
; 5:1                ; 13 bits   ; 39 LEs        ; 13 LEs               ; 26 LEs                 ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[12][12]    ;
; 5:1                ; 13 bits   ; 39 LEs        ; 13 LEs               ; 26 LEs                 ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[25][10]    ;
; 5:1                ; 12 bits   ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[26][6]     ;
; 5:1                ; 12 bits   ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[27][6]     ;
; 5:1                ; 12 bits   ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[28][12]    ;
; 5:1                ; 12 bits   ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[29][7]     ;
; 5:1                ; 11 bits   ; 33 LEs        ; 11 LEs               ; 22 LEs                 ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[30][6]     ;
; 5:1                ; 11 bits   ; 33 LEs        ; 11 LEs               ; 22 LEs                 ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[31][14]    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[24][3]     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[23][4]     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[22][1]     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[21][2]     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[20][2]     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[19][1]     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[18][4]     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[15][1]     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[14][2]     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[13][2]     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[10][1]     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[7][2]      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[6][2]      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[11][1]     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[12][2]     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[25][3]     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[26][4]     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[27][4]     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[28][3]     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[29][4]     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[30][1]     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |3ph|single_port_ram_input_with_init:inst20|ram[31][1]     ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |3ph|single_port_ram_input_with_init:inst20|Mux0           ;
; 32:1               ; 16 bits   ; 336 LEs       ; 336 LEs              ; 0 LEs                  ; No         ; |3ph|single_port_ram_input_with_init:inst20|Mux17          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for three_state_moore_state_machine:inst1|altsyncram:ram_rtl_0|altsyncram_i1l1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_port_ram_with_init:inst10 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                       ;
; addr_width     ; 5     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:inst|altpll:altpll_component ;
+-------------------------------+-----------------------+-----------------------+
; Parameter Name                ; Value                 ; Type                  ;
+-------------------------------+-----------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped               ;
; PLL_TYPE                      ; AUTO                  ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped               ;
; SCAN_CHAIN                    ; LONG                  ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 33333                 ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped               ;
; LOCK_HIGH                     ; 1                     ; Untyped               ;
; LOCK_LOW                      ; 1                     ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped               ;
; SKIP_VCO                      ; OFF                   ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped               ;
; BANDWIDTH                     ; 0                     ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped               ;
; DOWN_SPREAD                   ; 0                     ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 1                     ; Signed Integer        ;
; CLK0_MULTIPLY_BY              ; 5                     ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK1_DIVIDE_BY                ; 10                    ; Signed Integer        ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer        ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped               ;
; DPA_DIVIDER                   ; 0                     ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped               ;
; VCO_MIN                       ; 0                     ; Untyped               ;
; VCO_MAX                       ; 0                     ; Untyped               ;
; VCO_CENTER                    ; 0                     ; Untyped               ;
; PFD_MIN                       ; 0                     ; Untyped               ;
; PFD_MAX                       ; 0                     ; Untyped               ;
; M_INITIAL                     ; 0                     ; Untyped               ;
; M                             ; 0                     ; Untyped               ;
; N                             ; 1                     ; Untyped               ;
; M2                            ; 1                     ; Untyped               ;
; N2                            ; 1                     ; Untyped               ;
; SS                            ; 1                     ; Untyped               ;
; C0_HIGH                       ; 0                     ; Untyped               ;
; C1_HIGH                       ; 0                     ; Untyped               ;
; C2_HIGH                       ; 0                     ; Untyped               ;
; C3_HIGH                       ; 0                     ; Untyped               ;
; C4_HIGH                       ; 0                     ; Untyped               ;
; C5_HIGH                       ; 0                     ; Untyped               ;
; C6_HIGH                       ; 0                     ; Untyped               ;
; C7_HIGH                       ; 0                     ; Untyped               ;
; C8_HIGH                       ; 0                     ; Untyped               ;
; C9_HIGH                       ; 0                     ; Untyped               ;
; C0_LOW                        ; 0                     ; Untyped               ;
; C1_LOW                        ; 0                     ; Untyped               ;
; C2_LOW                        ; 0                     ; Untyped               ;
; C3_LOW                        ; 0                     ; Untyped               ;
; C4_LOW                        ; 0                     ; Untyped               ;
; C5_LOW                        ; 0                     ; Untyped               ;
; C6_LOW                        ; 0                     ; Untyped               ;
; C7_LOW                        ; 0                     ; Untyped               ;
; C8_LOW                        ; 0                     ; Untyped               ;
; C9_LOW                        ; 0                     ; Untyped               ;
; C0_INITIAL                    ; 0                     ; Untyped               ;
; C1_INITIAL                    ; 0                     ; Untyped               ;
; C2_INITIAL                    ; 0                     ; Untyped               ;
; C3_INITIAL                    ; 0                     ; Untyped               ;
; C4_INITIAL                    ; 0                     ; Untyped               ;
; C5_INITIAL                    ; 0                     ; Untyped               ;
; C6_INITIAL                    ; 0                     ; Untyped               ;
; C7_INITIAL                    ; 0                     ; Untyped               ;
; C8_INITIAL                    ; 0                     ; Untyped               ;
; C9_INITIAL                    ; 0                     ; Untyped               ;
; C0_MODE                       ; BYPASS                ; Untyped               ;
; C1_MODE                       ; BYPASS                ; Untyped               ;
; C2_MODE                       ; BYPASS                ; Untyped               ;
; C3_MODE                       ; BYPASS                ; Untyped               ;
; C4_MODE                       ; BYPASS                ; Untyped               ;
; C5_MODE                       ; BYPASS                ; Untyped               ;
; C6_MODE                       ; BYPASS                ; Untyped               ;
; C7_MODE                       ; BYPASS                ; Untyped               ;
; C8_MODE                       ; BYPASS                ; Untyped               ;
; C9_MODE                       ; BYPASS                ; Untyped               ;
; C0_PH                         ; 0                     ; Untyped               ;
; C1_PH                         ; 0                     ; Untyped               ;
; C2_PH                         ; 0                     ; Untyped               ;
; C3_PH                         ; 0                     ; Untyped               ;
; C4_PH                         ; 0                     ; Untyped               ;
; C5_PH                         ; 0                     ; Untyped               ;
; C6_PH                         ; 0                     ; Untyped               ;
; C7_PH                         ; 0                     ; Untyped               ;
; C8_PH                         ; 0                     ; Untyped               ;
; C9_PH                         ; 0                     ; Untyped               ;
; L0_HIGH                       ; 1                     ; Untyped               ;
; L1_HIGH                       ; 1                     ; Untyped               ;
; G0_HIGH                       ; 1                     ; Untyped               ;
; G1_HIGH                       ; 1                     ; Untyped               ;
; G2_HIGH                       ; 1                     ; Untyped               ;
; G3_HIGH                       ; 1                     ; Untyped               ;
; E0_HIGH                       ; 1                     ; Untyped               ;
; E1_HIGH                       ; 1                     ; Untyped               ;
; E2_HIGH                       ; 1                     ; Untyped               ;
; E3_HIGH                       ; 1                     ; Untyped               ;
; L0_LOW                        ; 1                     ; Untyped               ;
; L1_LOW                        ; 1                     ; Untyped               ;
; G0_LOW                        ; 1                     ; Untyped               ;
; G1_LOW                        ; 1                     ; Untyped               ;
; G2_LOW                        ; 1                     ; Untyped               ;
; G3_LOW                        ; 1                     ; Untyped               ;
; E0_LOW                        ; 1                     ; Untyped               ;
; E1_LOW                        ; 1                     ; Untyped               ;
; E2_LOW                        ; 1                     ; Untyped               ;
; E3_LOW                        ; 1                     ; Untyped               ;
; L0_INITIAL                    ; 1                     ; Untyped               ;
; L1_INITIAL                    ; 1                     ; Untyped               ;
; G0_INITIAL                    ; 1                     ; Untyped               ;
; G1_INITIAL                    ; 1                     ; Untyped               ;
; G2_INITIAL                    ; 1                     ; Untyped               ;
; G3_INITIAL                    ; 1                     ; Untyped               ;
; E0_INITIAL                    ; 1                     ; Untyped               ;
; E1_INITIAL                    ; 1                     ; Untyped               ;
; E2_INITIAL                    ; 1                     ; Untyped               ;
; E3_INITIAL                    ; 1                     ; Untyped               ;
; L0_MODE                       ; BYPASS                ; Untyped               ;
; L1_MODE                       ; BYPASS                ; Untyped               ;
; G0_MODE                       ; BYPASS                ; Untyped               ;
; G1_MODE                       ; BYPASS                ; Untyped               ;
; G2_MODE                       ; BYPASS                ; Untyped               ;
; G3_MODE                       ; BYPASS                ; Untyped               ;
; E0_MODE                       ; BYPASS                ; Untyped               ;
; E1_MODE                       ; BYPASS                ; Untyped               ;
; E2_MODE                       ; BYPASS                ; Untyped               ;
; E3_MODE                       ; BYPASS                ; Untyped               ;
; L0_PH                         ; 0                     ; Untyped               ;
; L1_PH                         ; 0                     ; Untyped               ;
; G0_PH                         ; 0                     ; Untyped               ;
; G1_PH                         ; 0                     ; Untyped               ;
; G2_PH                         ; 0                     ; Untyped               ;
; G3_PH                         ; 0                     ; Untyped               ;
; E0_PH                         ; 0                     ; Untyped               ;
; E1_PH                         ; 0                     ; Untyped               ;
; E2_PH                         ; 0                     ; Untyped               ;
; E3_PH                         ; 0                     ; Untyped               ;
; M_PH                          ; 0                     ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped               ;
; CLK0_COUNTER                  ; G0                    ; Untyped               ;
; CLK1_COUNTER                  ; G0                    ; Untyped               ;
; CLK2_COUNTER                  ; G0                    ; Untyped               ;
; CLK3_COUNTER                  ; G0                    ; Untyped               ;
; CLK4_COUNTER                  ; G0                    ; Untyped               ;
; CLK5_COUNTER                  ; G0                    ; Untyped               ;
; CLK6_COUNTER                  ; E0                    ; Untyped               ;
; CLK7_COUNTER                  ; E1                    ; Untyped               ;
; CLK8_COUNTER                  ; E2                    ; Untyped               ;
; CLK9_COUNTER                  ; E3                    ; Untyped               ;
; L0_TIME_DELAY                 ; 0                     ; Untyped               ;
; L1_TIME_DELAY                 ; 0                     ; Untyped               ;
; G0_TIME_DELAY                 ; 0                     ; Untyped               ;
; G1_TIME_DELAY                 ; 0                     ; Untyped               ;
; G2_TIME_DELAY                 ; 0                     ; Untyped               ;
; G3_TIME_DELAY                 ; 0                     ; Untyped               ;
; E0_TIME_DELAY                 ; 0                     ; Untyped               ;
; E1_TIME_DELAY                 ; 0                     ; Untyped               ;
; E2_TIME_DELAY                 ; 0                     ; Untyped               ;
; E3_TIME_DELAY                 ; 0                     ; Untyped               ;
; M_TIME_DELAY                  ; 0                     ; Untyped               ;
; N_TIME_DELAY                  ; 0                     ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped               ;
; ENABLE0_COUNTER               ; L0                    ; Untyped               ;
; ENABLE1_COUNTER               ; L0                    ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped               ;
; LOOP_FILTER_C                 ; 5                     ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped               ;
; VCO_POST_SCALE                ; 0                     ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III           ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK0                     ; PORT_USED             ; Untyped               ;
; PORT_CLK1                     ; PORT_USED             ; Untyped               ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped               ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped               ;
; M_TEST_SOURCE                 ; 5                     ; Untyped               ;
; C0_TEST_SOURCE                ; 5                     ; Untyped               ;
; C1_TEST_SOURCE                ; 5                     ; Untyped               ;
; C2_TEST_SOURCE                ; 5                     ; Untyped               ;
; C3_TEST_SOURCE                ; 5                     ; Untyped               ;
; C4_TEST_SOURCE                ; 5                     ; Untyped               ;
; C5_TEST_SOURCE                ; 5                     ; Untyped               ;
; C6_TEST_SOURCE                ; 5                     ; Untyped               ;
; C7_TEST_SOURCE                ; 5                     ; Untyped               ;
; C8_TEST_SOURCE                ; 5                     ; Untyped               ;
; C9_TEST_SOURCE                ; 5                     ; Untyped               ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped               ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone III           ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE        ;
+-------------------------------+-----------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bidirectional_io:inst19 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; width          ; 16    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_port_ram_input_with_init:inst20 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                             ;
; addr_width     ; 5     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: three_state_moore_state_machine:inst1 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                            ;
; addr_width     ; 5     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_inv0:inst5|lpm_inv:lpm_inv_component ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; LPM_WIDTH      ; 12    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_inv0:inst2|lpm_inv:lpm_inv_component ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; LPM_WIDTH      ; 12    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_port_ram_with_init:inst11 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                       ;
; addr_width     ; 5     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_inv0:inst3|lpm_inv:lpm_inv_component ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; LPM_WIDTH      ; 12    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_port_ram_with_init:inst12 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                       ;
; addr_width     ; 5     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_inv0:inst9|lpm_inv:lpm_inv_component ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; LPM_WIDTH      ; 12    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_port_ram_with_init:inst13 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                       ;
; addr_width     ; 5     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_inv0:inst15|lpm_inv:lpm_inv_component ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; LPM_WIDTH      ; 12    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_port_ram_with_init:inst14 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                       ;
; addr_width     ; 5     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: three_state_moore_state_machine:inst1|altsyncram:ram_rtl_0        ;
+------------------------------------+--------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                        ; Type           ;
+------------------------------------+--------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                            ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                           ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                          ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                           ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                          ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                            ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                                    ; Untyped        ;
; WIDTH_A                            ; 16                                                           ; Untyped        ;
; WIDTHAD_A                          ; 5                                                            ; Untyped        ;
; NUMWORDS_A                         ; 32                                                           ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                 ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                         ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                         ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                         ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                         ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                         ; Untyped        ;
; WIDTH_B                            ; 16                                                           ; Untyped        ;
; WIDTHAD_B                          ; 5                                                            ; Untyped        ;
; NUMWORDS_B                         ; 32                                                           ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                       ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                       ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                       ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                       ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                 ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                       ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                         ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                         ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                         ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                         ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                         ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                         ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                            ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                            ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                         ; Untyped        ;
; BYTE_SIZE                          ; 8                                                            ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                         ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                         ; Untyped        ;
; INIT_FILE                          ; db/3ph.ram0_three_state_moore_state_machine_a38354af.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                       ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                            ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                       ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                       ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                              ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                              ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                        ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                        ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                            ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone III                                                  ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_i1l1                                              ; Untyped        ;
+------------------------------------+--------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                     ;
+-------------------------------+----------------------------------+
; Name                          ; Value                            ;
+-------------------------------+----------------------------------+
; Number of entity instances    ; 1                                ;
; Entity Instance               ; PLL:inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                           ;
;     -- PLL_TYPE               ; AUTO                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 33333                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                ;
;     -- VCO_DIVIDE_BY          ; 0                                ;
+-------------------------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                       ;
+-------------------------------------------+------------------------------------------------------------+
; Name                                      ; Value                                                      ;
+-------------------------------------------+------------------------------------------------------------+
; Number of entity instances                ; 1                                                          ;
; Entity Instance                           ; three_state_moore_state_machine:inst1|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                  ;
;     -- WIDTH_A                            ; 16                                                         ;
;     -- NUMWORDS_A                         ; 32                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 16                                                         ;
;     -- NUMWORDS_B                         ; 32                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
+-------------------------------------------+------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:23     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Tue Oct 08 15:20:29 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 3ph -c 3ph
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file source/single_ram_input.vhd
    Info (12022): Found design unit 1: single_port_ram_input_with_init-rtl
    Info (12023): Found entity 1: single_port_ram_input_with_init
Info (12021): Found 2 design units, including 1 entities, in source file source/state_machine.vhd
    Info (12022): Found design unit 1: three_state_moore_state_machine-rtl
    Info (12023): Found entity 1: three_state_moore_state_machine
Info (12021): Found 1 design units, including 1 entities, in source file 3ph.bdf
    Info (12023): Found entity 1: 3ph
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-SYN
    Info (12023): Found entity 1: PLL
Info (12021): Found 2 design units, including 1 entities, in source file source/single_ram.vhd
    Info (12022): Found design unit 1: single_port_ram_with_init-rtl
    Info (12023): Found entity 1: single_port_ram_with_init
Info (12021): Found 2 design units, including 1 entities, in source file lpm_inv0.vhd
    Info (12022): Found design unit 1: lpm_inv0-SYN
    Info (12023): Found entity 1: lpm_inv0
Info (12021): Found 2 design units, including 1 entities, in source file source/bi_io.vhd
    Info (12022): Found design unit 1: bidirectional_io-rtl
    Info (12023): Found entity 1: bidirectional_io
Info (12127): Elaborating entity "3ph" for the top level hierarchy
Warning (275009): Pin "XA15" not connected
Warning (275009): Pin "XA14" not connected
Warning (275009): Pin "XA13" not connected
Warning (275009): Pin "XA12" not connected
Warning (275009): Pin "XA16" not connected
Warning (275009): Pin "XA11" not connected
Warning (275009): Pin "XA10" not connected
Warning (275009): Pin "XA9" not connected
Warning (275009): Pin "XA8" not connected
Warning (275008): Primitive "VCC" of instance "inst16" not used
Info (12128): Elaborating entity "single_port_ram_with_init" for hierarchy "single_port_ram_with_init:inst10"
Warning (10036): Verilog HDL or VHDL warning at Single_RAM.vhd(109): object "PWMA_W6" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Single_RAM.vhd(110): object "PWMA_D6" assigned a value but never read
Info (12128): Elaborating entity "74138" for hierarchy "74138:inst4"
Info (12130): Elaborated megafunction instantiation "74138:inst4"
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:inst"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "PLL:inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "PLL:inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "10"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "33333"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: PLL_altpll
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "PLL:inst|altpll:altpll_component|PLL_altpll:auto_generated"
Info (12128): Elaborating entity "bidirectional_io" for hierarchy "bidirectional_io:inst19"
Info (12128): Elaborating entity "single_port_ram_input_with_init" for hierarchy "single_port_ram_input_with_init:inst20"
Info (12128): Elaborating entity "three_state_moore_state_machine" for hierarchy "three_state_moore_state_machine:inst1"
Info (12128): Elaborating entity "lpm_inv0" for hierarchy "lpm_inv0:inst5"
Info (12128): Elaborating entity "lpm_inv" for hierarchy "lpm_inv0:inst5|lpm_inv:lpm_inv_component"
Info (12130): Elaborated megafunction instantiation "lpm_inv0:inst5|lpm_inv:lpm_inv_component"
Info (12133): Instantiated megafunction "lpm_inv0:inst5|lpm_inv:lpm_inv_component" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=lpm_inv0"
    Info (12134): Parameter "lpm_type" = "LPM_INV"
    Info (12134): Parameter "lpm_width" = "12"
Warning (276027): Inferred dual-clock RAM node "three_state_moore_state_machine:inst1|ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "three_state_moore_state_machine:inst1|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/3ph.ram0_three_state_moore_state_machine_a38354af.hdl.mif
Info (12130): Elaborated megafunction instantiation "three_state_moore_state_machine:inst1|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "three_state_moore_state_machine:inst1|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/3ph.ram0_three_state_moore_state_machine_a38354af.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i1l1.tdf
    Info (12023): Found entity 1: altsyncram_i1l1
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "three_state_moore_state_machine:inst1|altsyncram:ram_rtl_0|altsyncram_i1l1:auto_generated|ram_block1a12"
        Warning (14320): Synthesized away node "three_state_moore_state_machine:inst1|altsyncram:ram_rtl_0|altsyncram_i1l1:auto_generated|ram_block1a13"
        Warning (14320): Synthesized away node "three_state_moore_state_machine:inst1|altsyncram:ram_rtl_0|altsyncram_i1l1:auto_generated|ram_block1a14"
        Warning (14320): Synthesized away node "three_state_moore_state_machine:inst1|altsyncram:ram_rtl_0|altsyncram_i1l1:auto_generated|ram_block1a15"
Warning (20013): Ignored assignments for entity "sd_C" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity sd_C -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity sd_C -section_id "Root Region" was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "XA15"
    Warning (15610): No output dependent on input pin "XA14"
    Warning (15610): No output dependent on input pin "XA13"
    Warning (15610): No output dependent on input pin "XA12"
    Warning (15610): No output dependent on input pin "XA16"
    Warning (15610): No output dependent on input pin "XA11"
    Warning (15610): No output dependent on input pin "XA10"
    Warning (15610): No output dependent on input pin "XA9"
    Warning (15610): No output dependent on input pin "XA8"
Info (21057): Implemented 11427 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 66 output pins
    Info (21060): Implemented 40 bidirectional pins
    Info (21061): Implemented 11285 logic cells
    Info (21064): Implemented 12 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 33 warnings
    Info: Peak virtual memory: 372 megabytes
    Info: Processing ended: Tue Oct 08 15:21:01 2013
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:00:28


