{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1612519980180 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1612519980180 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 05 15:43:00 2021 " "Processing started: Fri Feb 05 15:43:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1612519980180 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612519980180 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EightbyThreeEncode -c EightbyThreeEncode " "Command: quartus_map --read_settings_files=on --write_settings_files=off EightbyThreeEncode -c EightbyThreeEncode" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612519980180 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1612519980755 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1612519980755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iitb/dld-vhdl/lab2/eightbythreeencode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /iitb/dld-vhdl/lab2/eightbythreeencode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EightbyThreeEncode-eightbythree_behaviour " "Found design unit 1: EightbyThreeEncode-eightbythree_behaviour" {  } { { "../EightbyThreeEncode.vhd" "" { Text "C:/iitb/dld-vhdl/lab2/EightbyThreeEncode.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612519991255 ""} { "Info" "ISGN_ENTITY_NAME" "1 EightbyThreeEncode " "Found entity 1: EightbyThreeEncode" {  } { { "../EightbyThreeEncode.vhd" "" { Text "C:/iitb/dld-vhdl/lab2/EightbyThreeEncode.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612519991255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612519991255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iitb/dld-vhdl/lab2/basic_gates.vhd 10 5 " "Found 10 design units, including 5 entities, in source file /iitb/dld-vhdl/lab2/basic_gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_gate-and_behaviour " "Found design unit 1: and_gate-and_behaviour" {  } { { "../basic_gates.vhd" "" { Text "C:/iitb/dld-vhdl/lab2/basic_gates.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612519991258 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 or_gate-or_behaviour " "Found design unit 2: or_gate-or_behaviour" {  } { { "../basic_gates.vhd" "" { Text "C:/iitb/dld-vhdl/lab2/basic_gates.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612519991258 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 not_gate-not_behaviour " "Found design unit 3: not_gate-not_behaviour" {  } { { "../basic_gates.vhd" "" { Text "C:/iitb/dld-vhdl/lab2/basic_gates.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612519991258 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 fourOrGate-fourOr_behaviour " "Found design unit 4: fourOrGate-fourOr_behaviour" {  } { { "../basic_gates.vhd" "" { Text "C:/iitb/dld-vhdl/lab2/basic_gates.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612519991258 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 fourAndGate-fourAnd_behaviour " "Found design unit 5: fourAndGate-fourAnd_behaviour" {  } { { "../basic_gates.vhd" "" { Text "C:/iitb/dld-vhdl/lab2/basic_gates.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612519991258 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "../basic_gates.vhd" "" { Text "C:/iitb/dld-vhdl/lab2/basic_gates.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612519991258 ""} { "Info" "ISGN_ENTITY_NAME" "2 or_gate " "Found entity 2: or_gate" {  } { { "../basic_gates.vhd" "" { Text "C:/iitb/dld-vhdl/lab2/basic_gates.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612519991258 ""} { "Info" "ISGN_ENTITY_NAME" "3 not_gate " "Found entity 3: not_gate" {  } { { "../basic_gates.vhd" "" { Text "C:/iitb/dld-vhdl/lab2/basic_gates.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612519991258 ""} { "Info" "ISGN_ENTITY_NAME" "4 fourOrGate " "Found entity 4: fourOrGate" {  } { { "../basic_gates.vhd" "" { Text "C:/iitb/dld-vhdl/lab2/basic_gates.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612519991258 ""} { "Info" "ISGN_ENTITY_NAME" "5 fourAndGate " "Found entity 5: fourAndGate" {  } { { "../basic_gates.vhd" "" { Text "C:/iitb/dld-vhdl/lab2/basic_gates.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612519991258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612519991258 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "std_logic basic_gates.vhd(12) " "VHDL error at basic_gates.vhd(12): object \"std_logic\" is used but not declared" {  } { { "../basic_gates.vhd" "" { Text "C:/iitb/dld-vhdl/lab2/basic_gates.vhd" 12 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1612519991259 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "724 " "Peak virtual memory: 724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612519991348 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 05 15:43:11 2021 " "Processing ended: Fri Feb 05 15:43:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612519991348 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612519991348 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612519991348 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1612519991348 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1612519991965 ""}
