<!DOCTYPE html>
<html>
<head>
    <title>全文阅读--XML全文阅读--中国知网</title>
    <link rel="icon" href="/kxreader/favicon.ico" />
    <link rel="shortcut Icon" href="/kxreader/favicon.ico" />
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    <meta name="keywords" content="文献 XML KBASE CNKI 中国知网" />
    <meta name="description" content="XML文献检索" />
    <link href="/kxreader/Content/css/detail?v=qX2z2KjRAEyQiNfAbKtl7dLnsqFoQ5Jdw3TZfDf0n1k1" rel="stylesheet"/>

    <script type="text/javascript">
        var APPPATH = '/kxreader';
    </script>
</head>

<body>
    
<script type="text/javascript" src="//login.cnki.net/TopLogin/api/loginapi/get?type=top&amp;localCSS=&amp;returnurl=%2f%2fkns.cnki.net%2f%2fKXReader%2fDetail%3fTIMESTAMP%3d637133885457287500%26DBCODE%3dCJFD%26TABLEName%3dCJFDLAST2019%26FileName%3dWXYJ201905012%26RESULT%3d1%26SIGN%3ddXdDKi4GdOTyS76nsr45h%252bS4pcs%253d"></script>

<div id="headerBox" class="header">
    <div class="topbar">
        <div class="textalign">
            <a href="/kxreader/Detail?dbcode=CJFD&amp;filename=WXYJ201905012&amp;align=md">
                <i class="icon-cen active" title="居中对齐"></i>
            </a>
            <a href="/kxreader/Detail?dbcode=CJFD&amp;filename=WXYJ201905012&amp;align=lt">
                <i class="icon-left " title="左对齐"></i>
            </a>
        </div>
        <h6 class="free-tip"><i class="icon"></i>HTML阅读开放试用阶段，欢迎体验！</h6>
    </div>
</div>

    



<div class="btn-link" style="display: none"><a target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=WXYJ201905012&amp;v=MDUwNzdCdEdGckNVUkxPZVplVnVGeWptVzc3T01qWFNaTEc0SDlqTXFvOUVab1FLREg4NHZSNFQ2ajU0TzN6cXE=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY3Zm5LZEo2VXlXemZUQTF2RT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">知网节</a></div>

    <div class="main">

        

    <div class="sidebar-a">
        <!--sidebar start-->
        <div class="sidenav">
            <div class="arrow"><span></span></div>
            <!--sidebar_list start-->
            <dl class="sidenav-list">
                    <dt class="tit">目录结构</dt>
                            <dd class="guide">
                                    <p><a href="#37" data-title="1 &lt;b&gt;引言&lt;/b&gt; ">1 <b>引言</b></a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#40" data-title="2 LDPC&lt;b&gt;码译码算法&lt;/b&gt; ">2 LDPC<b>码译码算法</b></a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#43" data-title=" (1) 初始化"> (1) 初始化</a></li>
                                                <li><a href="#52" data-title=" (2) 校验节点更新"> (2) 校验节点更新</a></li>
                                                <li><a href="#56" data-title=" (3) 变量节点更新"> (3) 变量节点更新</a></li>
                                                <li><a href="#59" data-title=" (4) 计算似然比总和"> (4) 计算似然比总和</a></li>
                                                <li><a href="#62" data-title=" (5) 判决"> (5) 判决</a></li>
                                    </ul>
                            </dd>
                            <dd class="guide">
                                    <p><a href="#71" data-title="3 &lt;b&gt;基于高层次综合的硬件设计&lt;/b&gt; ">3 <b>基于高层次综合的硬件设计</b></a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#72" data-title="3.1 HLS&lt;b&gt;设计流程&lt;/b&gt;">3.1 HLS<b>设计流程</b></a></li>
                                                <li><a href="#75" data-title="3.2 &lt;b&gt;最小和算法的描述&lt;/b&gt;">3.2 <b>最小和算法的描述</b></a></li>
                                    </ul>
                            </dd>
                            <dd class="guide">
                                    <p><a href="#90" data-title="4 &lt;b&gt;算法的高层次综合优化&lt;/b&gt; ">4 <b>算法的高层次综合优化</b></a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#95" data-title="5 &lt;b&gt;实验结果与分析&lt;/b&gt; ">5 <b>实验结果与分析</b></a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#99" data-title="5.1 &lt;b&gt;译码器的吞吐率&lt;/b&gt;">5.1 <b>译码器的吞吐率</b></a></li>
                                                <li><a href="#102" data-title="5.2 &lt;b&gt;资源占用情况分析&lt;/b&gt;">5.2 <b>资源占用情况分析</b></a></li>
                                                <li><a href="#105" data-title="5.3 &lt;b&gt;译码器的误码率性能&lt;/b&gt;">5.3 <b>译码器的误码率性能</b></a></li>
                                    </ul>
                            </dd>
                            <dd class="guide">
                                    <p><a href="#108" data-title="6 &lt;b&gt;结束语&lt;/b&gt; ">6 <b>结束语</b></a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#" data-title="文内图表 ">文内图表</a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#74" data-title="&lt;b&gt;图&lt;/b&gt;1 &lt;b&gt;基于高层次综合的设计流程&lt;/b&gt;"><b>图</b>1 <b>基于高层次综合的设计流程</b></a></li>
                                                <li><a href="#89" data-title="&lt;b&gt;图&lt;/b&gt;2 &lt;b&gt;最小和译码算法的高层次描述&lt;/b&gt;"><b>图</b>2 <b>最小和译码算法的高层次描述</b></a></li>
                                                <li><a href="#97" data-title="&lt;b&gt;图&lt;/b&gt;3 &lt;b&gt;译码输出波形图&lt;/b&gt;"><b>图</b>3 <b>译码输出波形图</b></a></li>
                                                <li><a href="#101" data-title="&lt;b&gt;表&lt;/b&gt;1 &lt;b&gt;译码器不同实现方案的数据吞吐率&lt;/b&gt;"><b>表</b>1 <b>译码器不同实现方案的数据吞吐率</b></a></li>
                                                <li><a href="#104" data-title="&lt;b&gt;表&lt;/b&gt;2 &lt;b&gt;译码器不同实现方案的资源消耗表&lt;/b&gt;"><b>表</b>2 <b>译码器不同实现方案的资源消耗表</b></a></li>
                                                <li><a href="#107" data-title="&lt;b&gt;图&lt;/b&gt;4 &lt;b&gt;译码模块的误码率&lt;/b&gt;"><b>图</b>4 <b>译码模块的误码率</b></a></li>
                                    </ul>
                            </dd>
                                    <dd class="guide">
                                        <h6>
                                            <p><a href="#a_bibliography">参考文献</a> </p>
                                        </h6>
                                    </dd>

            </dl>
        </div>
        <!--sidebar end-->
        &nbsp;
        <!--此处有一空格符 勿删-->
    </div>

                <div class="sidebar-b three-collumn" style="width:0;">
            <div class="refer" style="width: 0;">
                <div class="arrow off" title="参考文献"><span></span></div>
                <div class="js-scrollbox" >
                    
                    <div class="subbox active">
                        <h4>
                            <span class="tit">参考文献</span>
                            <a class="close" href="javascript:void(0)">x</a>
                        </h4>
                        <div class="side-scroller">
                            <ul class="refer-list">
                                <li id="127">


                                    <a id="bibliography_1" title=" GALLAGER R G.Low-density parity-check codes[M].USA, Boston:M I T.Press, 1963." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Low-Density Parity-Check Codes">
                                        <b>[1]</b>
                                         GALLAGER R G.Low-density parity-check codes[M].USA, Boston:M I T.Press, 1963.
                                    </a>
                                </li>
                                <li id="129">


                                    <a id="bibliography_2" title=" DAVEY M C, MACKAY D C.Low density parity check codes over GF (q) [C]//Information Theory Workshop.Killarney, Ireland, 1998:70-71." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Low density parity check codes over GF(q)">
                                        <b>[2]</b>
                                         DAVEY M C, MACKAY D C.Low density parity check codes over GF (q) [C]//Information Theory Workshop.Killarney, Ireland, 1998:70-71.
                                    </a>
                                </li>
                                <li id="131">


                                    <a id="bibliography_3" title=" R1-1609064, Samsung.IR-HARQ performance of rate-compatible quasi-cyclic LDPC codes[R].3GPP TSG RAN WGI #86bis.Lisbon, Portugal, 2016." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=IR-HARQ performance of rate-compatible quasi-cyclic LDPC codes">
                                        <b>[3]</b>
                                         R1-1609064, Samsung.IR-HARQ performance of rate-compatible quasi-cyclic LDPC codes[R].3GPP TSG RAN WGI #86bis.Lisbon, Portugal, 2016.
                                    </a>
                                </li>
                                <li id="133">


                                    <a id="bibliography_4" title=" 李风飞, 郝学飞, 胡国荣.一种高效的多码率LDPC译码器的设计[J].微电子学与计算机, 2011, 28 (2) :23-27." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=WXYJ201102007&amp;v=MjE0ODk5RE1yWTlGWTRRS0RIODR2UjRUNmo1NE8zenFxQnRHRnJDVVJMT2VaZVZ1RnlqbVc3N0JNalhTWkxHNEg=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY3Zm5LZEo2VXlXemZUQTF2RT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[4]</b>
                                         李风飞, 郝学飞, 胡国荣.一种高效的多码率LDPC译码器的设计[J].微电子学与计算机, 2011, 28 (2) :23-27.
                                    </a>
                                </li>
                                <li id="135">


                                    <a id="bibliography_5" title=" ORUKLU E, HANLEY R, ASLAN S, et al.System-on-chip design using high-level synthesis tools[J].Circuits &amp;amp; Systems, 2012, 3 (1) :1-9." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=SJSR&amp;filename=SJSR15103000008191&amp;v=MDY3NTdCTVQ2VDRQUUgvaXJSZEdlcnFRVE1ud1plWnVIeWptVWIvSUlGMGNheHM9TmlmWWZMSzlIOUhQcjQ5RlpPc0hEWFU0bw==&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY3Zm5LZEo2VXlXemZUQTF2RT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[5]</b>
                                         ORUKLU E, HANLEY R, ASLAN S, et al.System-on-chip design using high-level synthesis tools[J].Circuits &amp;amp; Systems, 2012, 3 (1) :1-9.
                                    </a>
                                </li>
                                <li id="137">


                                    <a id="bibliography_6" title=" ZHU Q, TATSUOKA M.High quality IP design using high-level synthesis design flow[C]// Asia and South Pacific Design Automation Conference[S.L.].IEEE, 2016:212-217." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=High quality IP design using high-level synthesis design flow">
                                        <b>[6]</b>
                                         ZHU Q, TATSUOKA M.High quality IP design using high-level synthesis design flow[C]// Asia and South Pacific Design Automation Conference[S.L.].IEEE, 2016:212-217.
                                    </a>
                                </li>
                                <li id="139">


                                    <a id="bibliography_7" title=" CHEN J H, DHOLAKIA A, ELEFTHERIOU E, et al.Reduced-complexity decoding of LDPC codes [J].IEEE Trans Commun, 2005, 53 (8) :1288-1299." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Reduced-complexity decoding of LDPC codes">
                                        <b>[7]</b>
                                         CHEN J H, DHOLAKIA A, ELEFTHERIOU E, et al.Reduced-complexity decoding of LDPC codes [J].IEEE Trans Commun, 2005, 53 (8) :1288-1299.
                                    </a>
                                </li>
                                <li id="141">


                                    <a id="bibliography_8" title=" 刘广君.基于FPGA的LDPC编解码技术研究[D].长春:长春理工大学, 2014" target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CMFD&amp;filename=1014187123.nh&amp;v=MDE3NjI4NHZSNFQ2ajU0TzN6cXFCdEdGckNVUkxPZVplVnVGeWptVzc3QlZGMjZHckt3R2RET3JKRWJQSVFLREg=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY3Zm5LZEo2VXlXemZUQTF2RT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[8]</b>
                                         刘广君.基于FPGA的LDPC编解码技术研究[D].长春:长春理工大学, 2014
                                    </a>
                                </li>
                                <li id="143">


                                    <a id="bibliography_9" title=" 贺鹤云.LDPC码基础与应用[M].北京:人民邮电出版社, 2009." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CBBD&amp;filename=9787115206329001&amp;v=MTc3NDJ4SGJlc1BEUk04enhVU21EZDlTSDduM3hFOWZidm5LcmlmWnU5dUZDcmxVNy9MS0Y4ZFhGcXpHYks1RzlQTXFZ&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY3Zm5LZEo2VXlXemZUQTF2RT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[9]</b>
                                         贺鹤云.LDPC码基础与应用[M].北京:人民邮电出版社, 2009.
                                    </a>
                                </li>
                                <li id="145">


                                    <a id="bibliography_10" title=" HAILES P, XU L, MAUNDER R G, et al.A flexible FPGA-based quasi-cyclic LDPC decoder [J].IEEE Access, 2017, 20 (5) :65-84." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=A Flexible FPGA-Based Quasi-Cyclic LDPC Decoder">
                                        <b>[10]</b>
                                         HAILES P, XU L, MAUNDER R G, et al.A flexible FPGA-based quasi-cyclic LDPC decoder [J].IEEE Access, 2017, 20 (5) :65-84.
                                    </a>
                                </li>
                                <li id="147">


                                    <a id="bibliography_11" title=" 乔华, 管武, 董明科, 等.LDPC码高速译码器的设计与实现[J].北京大学学报 (自然科学版) , 2008, 44 (3) :347-352." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=BJDZ200803005&amp;v=Mjk3MTVGWVlRS0RIODR2UjRUNmo1NE8zenFxQnRHRnJDVVJMT2VaZVZ1RnlqbVc3N0JKeWZQZExHNEh0bk1ySTk=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY3Zm5LZEo2VXlXemZUQTF2RT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[11]</b>
                                         乔华, 管武, 董明科, 等.LDPC码高速译码器的设计与实现[J].北京大学学报 (自然科学版) , 2008, 44 (3) :347-352.
                                    </a>
                                </li>
                                <li id="149">


                                    <a id="bibliography_12" title=" TONG S Q, DENG Y Q, 童胜勤, 等.基于有环因子图的密度进化理论分析[J].计算机科学, 2007, 34 (11) :41-43." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=JSJA200711011&amp;v=MDIxOTVxcUJ0R0ZyQ1VSTE9lWmVWdUZ5am1XNzdCTHo3QmI3RzRIdGJOcm85RVpZUUtESDg0dlI0VDZqNTRPM3o=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY3Zm5LZEo2VXlXemZUQTF2RT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[12]</b>
                                         TONG S Q, DENG Y Q, 童胜勤, 等.基于有环因子图的密度进化理论分析[J].计算机科学, 2007, 34 (11) :41-43.
                                    </a>
                                </li>
                                <li id="151">


                                    <a id="bibliography_13" title=" 陈旭灿, 刘冬培.改进的LDPC译码算法研究[J].电子科技大学学报.2010, 39 (2) :219-222." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=DKDX201002017&amp;v=MDMwMzA1NE8zenFxQnRHRnJDVVJMT2VaZVZ1RnlqbVc3N0JJU2JQZHJHNEg5SE1yWTlFWTRRS0RIODR2UjRUNmo=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY3Zm5LZEo2VXlXemZUQTF2RT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[13]</b>
                                         陈旭灿, 刘冬培.改进的LDPC译码算法研究[J].电子科技大学学报.2010, 39 (2) :219-222.
                                    </a>
                                </li>
                                <li id="153">


                                    <a id="bibliography_14" title=" TAKACH A.Design and verification using high-level synthesis [C]//2016 21st Asia and South Pacific Design Automation Conference.New York, IEEE, 2016:198-203." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Design and verification using high-level synthesis">
                                        <b>[14]</b>
                                         TAKACH A.Design and verification using high-level synthesis [C]//2016 21st Asia and South Pacific Design Automation Conference.New York, IEEE, 2016:198-203.
                                    </a>
                                </li>
                                <li id="155">


                                    <a id="bibliography_15" title=" ZHU Q, TATSUOKA M.High quality ip design using high-level synthesis design flow [C]//2016 21st Asia and South Pacific Design Automation Conference.New York, IEEE, 2016:212-217." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=High quality ip design using high-level synthesis design flow">
                                        <b>[15]</b>
                                         ZHU Q, TATSUOKA M.High quality ip design using high-level synthesis design flow [C]//2016 21st Asia and South Pacific Design Automation Conference.New York, IEEE, 2016:212-217.
                                    </a>
                                </li>
                                <li id="157">


                                    <a id="bibliography_16" title=" Ernest S, Guido H, Bruck, et al.Implementation of an LDPC decoder for IEEE 802.11nusing vivado high-level synthesis[C]//Electronics Signal Processing and Communication Systems.Naha-shi, Japan, 2013:45-48." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Implementation of an LDPC decoder for IEEE 802.11nusing vivado high-level synthesis">
                                        <b>[16]</b>
                                         Ernest S, Guido H, Bruck, et al.Implementation of an LDPC decoder for IEEE 802.11nusing vivado high-level synthesis[C]//Electronics Signal Processing and Communication Systems.Naha-shi, Japan, 2013:45-48.
                                    </a>
                                </li>
                                <li id="159">


                                    <a id="bibliography_17" title=" CASTELLANA V G, TUMEO A, FERRANDI F, et al.High-level synthesis of memory bound and irregular parallel applications with bambu [C]//2014 Ieee Hot Chips 26 Symposium.New York, IEEE, 2014." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=High-level synthesis of memory bound and irregular parallel applications with bambu">
                                        <b>[17]</b>
                                         CASTELLANA V G, TUMEO A, FERRANDI F, et al.High-level synthesis of memory bound and irregular parallel applications with bambu [C]//2014 Ieee Hot Chips 26 Symposium.New York, IEEE, 2014.
                                    </a>
                                </li>
                            </ul>
                            <div style='display: none;' class="zqscroller" >
                                <h4 class="">附加材料</h4>
                                <ul></ul>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
            &nbsp;
            <!--此处有一空格符 勿删-->
        </div>

        
    <div class="content">



        <!--tips start-->
                            <div class="tips">
                    <a href="http://navi.cnki.net/KNavi/JournalDetail?pcode=CJFD&amp;pykm=WXYJ" target="_blank">微电子学与计算机</a>
                2019,36(05),53-57             </div>
        <!--tips end-->
            <div class="top-title">
                <h1 class="title">
                    <span class="vm"><b>码率兼容的LDPC译码器高层次综合实现</b></span>
                                    </h1>

            </div>
                        <h2>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E5%BC%A0%E5%BF%97%E8%8A%B3&amp;code=40534505&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY3Zm5LZEo2VXlXemZUQTF2RT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">张志芳</a>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E6%9C%B1%E9%B9%8F%E6%99%AF&amp;code=40147254&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY3Zm5LZEo2VXlXemZUQTF2RT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">朱鹏景</a>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E6%9C%B1%E9%93%81%E6%9E%97&amp;code=40532374&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY3Zm5LZEo2VXlXemZUQTF2RT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">朱铁林</a>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E8%B5%B5%E6%97%A6%E5%B3%B0&amp;code=06986242&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY3Zm5LZEo2VXlXemZUQTF2RT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">赵旦峰</a>
                </h2>
                    <h2>
                    <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=in&amp;skey=%E5%A4%A9%E6%B4%A5%E8%88%AA%E5%A4%A9%E4%B8%AD%E4%B8%BA%E6%95%B0%E6%8D%AE%E7%B3%BB%E7%BB%9F%E7%A7%91%E6%8A%80%E6%9C%89%E9%99%90%E5%85%AC%E5%8F%B8&amp;code=1733726&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY3Zm5LZEo2VXlXemZUQTF2RT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">天津航天中为数据系统科技有限公司</a>
                    <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=in&amp;skey=%E5%93%88%E5%B0%94%E6%BB%A8%E5%B7%A5%E7%A8%8B%E5%A4%A7%E5%AD%A6%E4%BF%A1%E6%81%AF%E4%B8%8E%E9%80%9A%E4%BF%A1%E5%B7%A5%E7%A8%8B%E5%AD%A6%E9%99%A2&amp;code=0119964&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY3Zm5LZEo2VXlXemZUQTF2RT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">哈尔滨工程大学信息与通信工程学院</a>
            </h2>

        
<div class="link">
    <a id="aexport" class="icon icon-output"  onclick="" href="javascript:void(0);"><i></i>导出/参考文献</a>
    
    <span class="shareBoard" onmouseover="$('#sharedet').show();$('#this').addClass('shareBoardCUR')" onmouseout="$('#sharedet').hide();$('#this').removeClass('shareBoardCUR')">
        <a class="icon icon-share" href="#"><i></i>分享<em></em></a>
        <ul class="shareHide" id="sharedet" style="display: none;">
            <li><a title="复制链接" class="copy" onclick="" href="#"><i></i>复制链接</a></li>
            <li><a title="分享到新浪微博" class="xl" onclick="" href="javascript:common.ShareAction('xl');"><i></i>新浪微博</a></li>
            <li>
                <a title="分享到微信" class="wx" onclick="" href="#"><i></i>微信扫一扫</a>
                <div class="qrcode"><img src='' alt='' /></div>
            </li>
        </ul>

    </span>
    
    <a id="RefTrack" title="创建引文跟踪" class="icon icon-track" onclick="" href="javascript:void(0);"> <i></i>创建引文跟踪 </a>
    <a id="ashoucang" title="收藏" class="icon icon-favor" onclick="" href="javascript:void(0);"><i></i>收藏</a>
    <a class="icon icon-print" onclick="window.print();" href="javascript:void(0);"><i></i>打印</a>
    
    <!--版本切换 end-->
</div>
                            <div class="data" id="a_abstract">
                <span class="keys">摘<span style="font-family: 'Times New Roman';">&nbsp;&nbsp;&nbsp;&nbsp;</span>要：</span>
                <p>针对LDPC码译码算法硬件实现复杂度高和开发周期长的问题, 提出了采用一种高层次综合的方式来高效地实现硬件设计.以实现码率兼容QC-LDPC码的最小和译码算法的硬件实现为目的, 首先使用C语言对该算法结构进行描述, 再对数据存储和循环调度等方面进行调整和优化以适应硬件环境.然后利用高层次综合工具在接口综合、循环优化、数组优化等方面进一步优化, 提高译码模块的资源利用率和数据吞吐率.最后通过C综合实现算法的RTL级描述.联合仿真结果表明, 用高层次综合工具实现LDPC译码器在大大缩短开发周期的前提下, 仍然具有优异的译码性能.</p>
            </div>
                    <div class="data" id="a_keywords">
                <span class="keys">关键词：</span>
                <p>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E4%BD%8E%E5%AF%86%E5%BA%A6%E5%A5%87%E5%81%B6%E6%A0%A1%E9%AA%8C%E7%A0%81&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY3Zm5LZEo2VXlXemZUQTF2RT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">低密度奇偶校验码;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E6%9C%80%E5%B0%8F%E5%92%8C%E8%AF%91%E7%A0%81%E7%AE%97%E6%B3%95&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY3Zm5LZEo2VXlXemZUQTF2RT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">最小和译码算法;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E9%AB%98%E5%B1%82%E6%AC%A1%E7%BB%BC%E5%90%88&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY3Zm5LZEo2VXlXemZUQTF2RT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">高层次综合;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=FPGA%E5%AE%9E%E7%8E%B0&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY3Zm5LZEo2VXlXemZUQTF2RT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">FPGA实现;</a>
                </p>
            </div>
        
        <!--brief start-->
        
            <div class="brief">
                    <p>
                            <b>作者简介：</b>
                                                        <span>
                                    张志芳, 男, (1979-) , 硕士, 高级工程师.研究方向为武器数据链、无人机数据链协议和体制设计.;
                                </span>
                                <span>
                                    *朱鹏景 (通讯作者) , 男, (1995-) , 硕士研究生.研究方向为信道编码.E-mail:807251256@qq.com.;
                                </span>
                                <span>
                                    朱铁林, 男, (1985-) , 博士.研究方向为现代通信系统与通信技术、无人机数据链等.;
                                </span>
                                <span>
                                    赵旦峰, 男, (1961-) , 教授、博士生导师.研究方向为通信信号处理、无线通信技术、水声通信技术、视频信号处理以及半实物 (物理) 仿真技术等.;
                                </span>
                    </p>
                                    <p><b>收稿日期：</b>2018-09-01</p>

                    <p>

                            <b>基金：</b>
                                                        <span>国家重点研发计划地球观测与导航重点专项 (2016YFB0502602);</span>
                    </p>
            </div>
                    <h1><b>High level synthesis impementation of rate compatible IDPC decoder</b></h1>
                    <h2>
                    <span>ZHANG Zhi-fang</span>
                    <span>ZHU Peng-jing</span>
                    <span>ZHU Tie-lin</span>
                    <span>ZHAO Dan-feng</span>
            </h2>
                    <h2>
                    <span>Tianjin Zhongwei Aerospace Data System Technology Co., Ltd.</span>
                    <span>Information and Communication Engineering, Harbin Engineering University</span>
            </h2>
                            <div class="data" id="a_abstractEN">
                <span class="keys">Abstract：</span>
                <p>Aiming at the problem of high complexity and long development cycle of Low-Density Parity-Check (LDPC) code decoding algorithm, a high-level synthesis method is proposed to realize the hardware design effectively. The purpose of this paper is to realize the hardware implementation of code-rate-compatible QC-LDPC decoding algorithm. Firstly, the structure of the algorithm is described by using C language. Secondly, the algorithm is adjusted and optimized from the data storage and cyclic scheduling in the code to adapt to the hardware surroundings. And then use the high-level synthesis tool to further constrain the algorithm behavior in interface synthesis, loop optimization, array optimization and so on, and improve the resource utilization rate and data throughput rate of the decoding module. Finally, through the RTL level description of C integrated algorithm, a variety of optimization schemes are comparatively analyzed to deeply understand the high-level comprehensive implementation details of LDPC code decoding algorithm. The results of co-simulation show that using high-level synthesis tools to achieve LDPC decoder in the greatly shorten the development cycle, still has better decoding performance.</p>
            </div>
                    <div class="data" id="a_keywordsEN">
                <span class="keys">Keyword：</span>
                <p>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=LDPC%20code&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY3Zm5LZEo2VXlXemZUQTF2RT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">LDPC code;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=min-sum%20algorithm&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY3Zm5LZEo2VXlXemZUQTF2RT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">min-sum algorithm;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=high-level%20synthesis&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY3Zm5LZEo2VXlXemZUQTF2RT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">high-level synthesis;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=FPGA%20implementation&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY3Zm5LZEo2VXlXemZUQTF2RT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">FPGA implementation;</a>
                </p>
            </div>
                    <div class="brief">
                
                    <p>
                                            </p>
                                    <p><b>Received：</b> 2018-09-01</p>
                                    <p>
                                            </p>
            </div>


        <!--brief start-->
                        <h3 id="37" name="37" class="anchor-tag">1 <b>引言</b></h3>
                <div class="p1">
                    <p id="38">LDPC码<citation id="161" type="reference"><link href="127" rel="bibliography" /><sup>[<a class="sup">1</a>]</sup></citation>是最为接近Shannon极限的一种纠错码, 从20世纪90年代<citation id="162" type="reference"><link href="129" rel="bibliography" /><sup>[<a class="sup">2</a>]</sup></citation>开始受到人们极大的重视并得到了飞速的发展.目前, LDPC码被广泛应用于数据存储和各类通信标准领域中.2016年, 3GPP明确了LDPC码将作为5G系统eMBB数据信道的编码方案<citation id="163" type="reference"><link href="131" rel="bibliography" /><sup>[<a class="sup">3</a>]</sup></citation>.</p>
                </div>
                <div class="p1">
                    <p id="39">随着智能家居、无人机等技术的发展, 对设备小型化、编码多样化以及低资源占用的要求越来越迫切, 针对不同的场景及需要, 不仅要求码长码率<citation id="164" type="reference"><link href="133" rel="bibliography" /><sup>[<a class="sup">4</a>]</sup></citation>的灵活多变, 受限于无人机等小型设备的计算、存储能力, 对资源占用也提出要求.在无线电系统中, FPGA的设计实现灵活性和高效的处理能力使其成为需要高效处理要求的LDPC译码实现的最优选择.但是FPGA的实现相较于C等语言较为复杂, 需要耗费更多的时间和精力.近年来, 高层次综合工具因其高效的设计能力和较高的设计空间探索能力, 在硬件开发上发挥着越来越重要的作用.随着LDPC码商业化程度的提升和高层次综合技术的日趋成熟<citation id="166" type="reference"><link href="135" rel="bibliography" /><link href="137" rel="bibliography" /><sup>[<a class="sup">5</a>,<a class="sup">6</a>]</sup></citation>, 利用高层次综合工具对LDPC码编译码器进行高效硬件开发的研究具有非常重要的意义和价值.本文提出使用Xilinx公司的Vivado HLS工具对码率兼容QC-LDPC码的最小和译码算法进行综合实现<citation id="165" type="reference"><link href="139" rel="bibliography" /><sup>[<a class="sup">7</a>]</sup></citation>.通过优化和综合, 设计出具有较高译码吞吐率和低延迟的译码模块.</p>
                </div>
                <h3 id="40" name="40" class="anchor-tag">2 LDPC<b>码译码算法</b></h3>
                <div class="p1">
                    <p id="41">置信度传播 (BP) 算法<citation id="167" type="reference"><link href="141" rel="bibliography" /><sup>[<a class="sup">8</a>]</sup></citation>是LDPC码的最强有力的迭代软译码算法.已证明正常补偿的最小和译码算法是和积算法的很好近似.最小和译码算法<citation id="168" type="reference"><link href="143" rel="bibliography" /><sup>[<a class="sup">9</a>]</sup></citation>的优点是用求解最小值和加法运算来取代校验节点更新中的乘法操作, 不需要用到硬件实现难度大的双曲函数的反函数, 对硬件实现非常有利<citation id="169" type="reference"><link href="145" rel="bibliography" /><sup>[<a class="sup">10</a>]</sup></citation>.本文采用修正的最小和译码算法的校验节点更新运算, 以缩小其与和积算法的性能差距.</p>
                </div>
                <div class="p1">
                    <p id="42">每一次迭代<citation id="170" type="reference"><link href="147" rel="bibliography" /><sup>[<a class="sup">11</a>]</sup></citation>, 信息先由变量节点向校验节点发送, 对校验节点进行更新, 称为水平扫描;之后信息再由校验节点传递给变量节点, 对变量节点进行更新, 称为垂直扫描;同时每一比特的后验对数似然比, 做出判决.具体描述如下:</p>
                </div>
                <h4 class="anchor-tag" id="43" name="43"> (1) 初始化</h4>
                <div class="p1">
                    <p id="44">根据具体的信道模型, 对<i>q</i><mathml id="45"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><msubsup><mrow></mrow><mrow><mi>m</mi><mi>l</mi></mrow><mi>x</mi></msubsup></mrow></math></mathml>进行初始化操作, 即有<i>q</i><mathml id="46"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><msubsup><mrow></mrow><mrow><mi>m</mi><mi>l</mi></mrow><mn>1</mn></msubsup></mrow></math></mathml>=<i>p</i><mathml id="47"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><msubsup><mrow></mrow><mi>l</mi><mn>1</mn></msubsup></mrow></math></mathml>=<i>f</i><mathml id="48"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><msubsup><mrow></mrow><mi>l</mi><mn>1</mn></msubsup></mrow></math></mathml>, <i>q</i><mathml id="49"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><msubsup><mrow></mrow><mrow><mi>m</mi><mi>l</mi></mrow><mn>0</mn></msubsup></mrow></math></mathml>=1-<i>q</i><mathml id="50"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><msubsup><mrow></mrow><mrow><mi>m</mi><mi>l</mi></mrow><mn>1</mn></msubsup></mrow></math></mathml>, 其中<i>f</i><mathml id="51"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><msubsup><mrow></mrow><mi>l</mi><mn>1</mn></msubsup></mrow></math></mathml>为信道的先验概率.</p>
                </div>
                <h4 class="anchor-tag" id="52" name="52"> (2) 校验节点更新</h4>
                <div class="p1">
                    <p id="53">对于每个校验节点, 计算其传递给相应变量节点的概率信息.</p>
                </div>
                <div class="p1">
                    <p id="54" class="code-formula">
                        <mathml id="54"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><mi>L</mi><msub><mrow></mrow><mrow><mi>i</mi><mo>→</mo><mi>j</mi></mrow></msub><mo>=</mo><mstyle displaystyle="true"><munder><mo>∏</mo><mrow><msup><mi>j</mi><mo>′</mo></msup><mo>∈</mo><mi>Ν</mi><mo stretchy="false"> (</mo><mi>i</mi><mo stretchy="false">) </mo><mo>\</mo><mi>j</mi></mrow></munder><mrow><mi>sgn</mi></mrow></mstyle><mo stretchy="false">{</mo><mi>L</mi><msub><mrow></mrow><mrow><msup><mi>j</mi><mo>′</mo></msup><mo>→</mo><mi>i</mi></mrow></msub><mo stretchy="false">}</mo><mo>⋅</mo><mi>c</mi><msub><mrow></mrow><mrow><mtext>a</mtext><mtext>t</mtext><mtext>t</mtext><mtext>e</mtext><mtext>n</mtext></mrow></msub><mo>⋅</mo><munder><mstyle mathsize="140%" displaystyle="true"><mrow><mi>min</mi></mrow></mstyle><mrow><msup><mi>j</mi><mo>′</mo></msup><mo>∈</mo><mi>Ν</mi><mo stretchy="false"> (</mo><mi>i</mi><mo stretchy="false">) </mo><mo>\</mo><mi>j</mi></mrow></munder><mrow><mo>|</mo><mrow><mi>L</mi><msub><mrow></mrow><mrow><msup><mi>j</mi><mo>′</mo></msup><mo>→</mo><mi>i</mi></mrow></msub></mrow><mo>|</mo></mrow><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mrow><mtext> </mtext><mtext> </mtext><mtext> </mtext></mrow><mo stretchy="false"> (</mo><mn>1</mn><mo stretchy="false">) </mo></mrow></math></mathml>
                    </p>
                </div>
                <div class="p1">
                    <p id="55">式中, 0&lt;<i>c</i><sub>atten</sub>&lt;1为修正因子, 也称为衰减系数.衰减系数可以通过密度进化理论<citation id="171" type="reference"><link href="149" rel="bibliography" /><link href="151" rel="bibliography" /><sup>[<a class="sup">12</a>,<a class="sup">13</a>]</sup></citation>求得, 论文中将该系数设为0.75.</p>
                </div>
                <h4 class="anchor-tag" id="56" name="56"> (3) 变量节点更新</h4>
                <div class="p1">
                    <p id="57">对于每一个变量节点, 计算其传递给相应校验节点的概率信息.</p>
                </div>
                <div class="p1">
                    <p id="58" class="code-formula">
                        <mathml id="58"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><mi>L</mi><msub><mrow></mrow><mrow><mi>j</mi><mo>→</mo><mi>i</mi></mrow></msub><mo>=</mo><mi>L</mi><msub><mrow></mrow><mi>j</mi></msub><mo>+</mo><mstyle displaystyle="true"><munder><mo>∑</mo><mrow><msup><mi>i</mi><mo>′</mo></msup><mo>∈</mo><mi>Ν</mi><mo stretchy="false"> (</mo><mi>j</mi><mo stretchy="false">) </mo><mo>\</mo><mi>i</mi></mrow></munder><mi>L</mi></mstyle><msub><mrow></mrow><mrow><msup><mi>i</mi><mo>′</mo></msup><mo>→</mo><mi>j</mi></mrow></msub><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mrow><mtext> </mtext><mtext> </mtext><mtext> </mtext></mrow><mo stretchy="false"> (</mo><mn>2</mn><mo stretchy="false">) </mo></mrow></math></mathml>
                    </p>
                </div>
                <h4 class="anchor-tag" id="59" name="59"> (4) 计算似然比总和</h4>
                <div class="p1">
                    <p id="60">对<i>l</i>=0, 1, …, <i>n</i>-1, 计算</p>
                </div>
                <div class="p1">
                    <p id="61" class="code-formula">
                        <mathml id="61"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><mi>L</mi><msubsup><mrow></mrow><mi>j</mi><mrow><mtext>t</mtext><mtext>o</mtext><mtext>t</mtext><mtext>a</mtext><mtext>l</mtext></mrow></msubsup><mo>=</mo><mi>L</mi><msub><mrow></mrow><mi>j</mi></msub><mo>+</mo><mstyle displaystyle="true"><munder><mo>∑</mo><mrow><mi>i</mi><mo>∈</mo><mi>Ν</mi><mo stretchy="false"> (</mo><mi>j</mi><mo stretchy="false">) </mo></mrow></munder><mi>L</mi></mstyle><msub><mrow></mrow><mrow><mi>i</mi><mo>→</mo><mi>j</mi></mrow></msub><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mrow><mtext> </mtext><mtext> </mtext><mtext> </mtext></mrow><mo stretchy="false"> (</mo><mn>3</mn><mo stretchy="false">) </mo></mrow></math></mathml>
                    </p>
                </div>
                <h4 class="anchor-tag" id="62" name="62"> (5) 判决</h4>
                <div class="p1">
                    <p id="63">对<i>l</i>=0, 1, …, <i>n</i>-1, 若<i>q</i><mathml id="64"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><msubsup><mrow></mrow><mi>l</mi><mn>0</mn></msubsup></mrow></math></mathml>&gt;0.5, 则判定<mathml id="65"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><mover accent="true"><mi>X</mi><mo>^</mo></mover><msub><mrow></mrow><mi>l</mi></msub><mo>=</mo><mn>0</mn></mrow></math></mathml>, 否则判定<mathml id="66"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><mover accent="true"><mi>X</mi><mo>^</mo></mover><msub><mrow></mrow><mi>l</mi></msub><mo>=</mo><mn>1</mn><mo>.</mo></mrow></math></mathml></p>
                </div>
                <div class="p1">
                    <p id="67">如果序列<mathml id="68"><math xmlns="http://www.w3.org/1998/Math/MathML"><mover accent="true"><mi>X</mi><mo>^</mo></mover></math></mathml>满足约束<i>H</i><sup><i>T</i></sup>=0, 或者译码迭代次数达到预设最大值, 则结束迭代, 以序列<mathml id="69"><math xmlns="http://www.w3.org/1998/Math/MathML"><mover accent="true"><mi>X</mi><mo>^</mo></mover></math></mathml>为译码输出;否则跳转至步骤 (2) 继续迭代.</p>
                </div>
                <div class="p1">
                    <p id="70">除了校验节点更新和变量节点更新的迭代运算来互相传递各自的最佳外部估计以及置信度, 还需要一个终止迭代的准则和最大迭代次数以最后能输出译码结果<citation id="172" type="reference"><link href="153" rel="bibliography" /><sup>[<a class="sup">14</a>]</sup></citation>.</p>
                </div>
                <h3 id="71" name="71" class="anchor-tag">3 <b>基于高层次综合的硬件设计</b></h3>
                <h4 class="anchor-tag" id="72" name="72">3.1 HLS<b>设计流程</b></h4>
                <div class="p1">
                    <p id="73">与传统RTL设计流程相似, 基于高层次综合工具的硬件设计也是设计与验证的迭代过程.所不同的是, 高层次综合工具会根据高级语言描述的算法自动进行寄存器分配、操作调度、状态机生成以及接口综合等, 为设计者节省了大量的开发时间<citation id="173" type="reference"><link href="155" rel="bibliography" /><sup>[<a class="sup">15</a>]</sup></citation>.基于Vivado HLS设计的基本流程如图1所示.</p>
                </div>
                <div class="area_img" id="74">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201905012_074.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY3Zm5LZEo2VXlXemZUQTF2RT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图1 基于高层次综合的设计流程" src="Detail/GetImg?filename=images/WXYJ201905012_074.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY3Zm5LZEo2VXlXemZUQTF2RT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>1 <b>基于高层次综合的设计流程</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201905012_074.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY3Zm5LZEo2VXlXemZUQTF2RT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <h4 class="anchor-tag" id="75" name="75">3.2 <b>最小和算法的描述</b></h4>
                <div class="p1">
                    <p id="76">根据译码算法, 在校验节点更新阶段, 每个校验节点取与之相连变量节点似然比的最小值作为更新后信息的绝对值, 再乘以相应的符号就得到了更新后的概率值.需要注意的是, 当该校验节点信息的目标变量节点是最小值所处列时, 便陷入了循环利用自身信息的陷井<citation id="174" type="reference"><link href="157" rel="bibliography" /><sup>[<a class="sup">16</a>]</sup></citation>.解决的方法是使用校验节点对应变量信息的次小值作为此时的概率绝对值作进一步计算.</p>
                </div>
                <div class="p1">
                    <p id="77">在译码算法描述的校验节点更新阶段, 使用以下结构体来存储所需的数据:</p>
                </div>
                <div class="area_img" id="126">
                                <img alt="" src="Detail/GetImg?filename=images/WXYJ201905012_12600.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY3Zm5LZEo2VXlXemZUQTF2RT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="84">为了避免硬件资源的浪费, Vivado HLS支持任意精度数据类型的定义<citation id="175" type="reference"><link href="159" rel="bibliography" /><sup>[<a class="sup">17</a>]</sup></citation>, 在结构体中, min<sub>1</sub>和min<sub>2</sub>分别为与校验节点相连变量节点信息绝对值的最小值和次小值, 数据类型为6位位宽的无符号定点数, 前两位表示整数位, 后四位为小数位;sgn_row为两位位宽的整型数据, 用于存储符号信息;min_idx则表示最小值所在行的位置, 是12位的无符号整型数据.根据矩阵信息, 论文定义存储节点更新信息的数组为:</p>
                </div>
                <div class="p1">
                    <p id="85">ck_Node RAM_CM[_M][_P];</p>
                </div>
                <div class="p1">
                    <p id="86">ck_Node RAM_CM_Pre[_M][_P];</p>
                </div>
                <div class="p1">
                    <p id="87">二维数组中两个参数分别为QC矩阵的行数和循环块边长.</p>
                </div>
                <div class="p1">
                    <p id="88">根据第1节的描述, 最小和译码算法的高层次描述的结构如图2所示.</p>
                </div>
                <div class="area_img" id="89">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201905012_089.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY3Zm5LZEo2VXlXemZUQTF2RT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图2 最小和译码算法的高层次描述" src="Detail/GetImg?filename=images/WXYJ201905012_089.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY3Zm5LZEo2VXlXemZUQTF2RT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>2 <b>最小和译码算法的高层次描述</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201905012_089.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY3Zm5LZEo2VXlXemZUQTF2RT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <h3 id="90" name="90" class="anchor-tag">4 <b>算法的高层次综合优化</b></h3>
                <div class="p1">
                    <p id="91">在使用Vivado HLS对函数进行设计综合阶段, 一般通过为设计添加约束来优化代码使其更加符合硬件设计的要求以及有更优秀的性能.HLS中有两种添加约束的方式:一是直接在函数源代码中添加#pragma参数, 二是以tcl命令的形式来约束设计.论文中, 通过三个方面来对译码模块进行优化:接口综合、循环优化和数组优化.</p>
                </div>
                <div class="p1">
                    <p id="92">译码模块输入和输出的均为数组形式的数据, 利用HLS将其综合为ap_memory的端口形式, 并根据需要设置为单端口或双端口的RAM接口.此外, 将模块中码率等形参设置为ap_none的端口形式以减少不必要的握手信号的产生.</p>
                </div>
                <div class="p1">
                    <p id="93">译码算法中基于矩阵的译码运算和迭代特征决定了模块中有许多循环操作, 因此高层次综合中对这些循环的优化是提高译码效率所必需的.使用HLS中的循环展开 (UNROLL) 和流水线插入 (PIPELINE) 两种循环优化方式对译码模块中的循环进行优化<citation id="176" type="reference"><link href="147" rel="bibliography" /><sup>[<a class="sup">11</a>]</sup></citation>.由于译码器兼容4种码率的译码工作, 所以算法中部分循环的参数不固定, 所以在将其展开操作时需要设置展开的factor个数, 即确定该循环展开运算的并行度, 并行度越高则计算速度越快但占用的逻辑资源越多.流水线操作可以在增加少量逻辑资源的情况下, 极大地提高译码效率和循环的吞吐率, 所以将模块中的大部分循环进行流水线优化, 值得注意的是要根据循环的具体情况设置好循环间隔参数以防流水线运算过程中出现资源利用的冲突.</p>
                </div>
                <div class="p1">
                    <p id="94">译码模块中大部分数组被综合为block RAM的存储形式, 由于端口限制会影响到模块中并行性和存储的读写速度, 所以将模块中相应的数组优化:分割、映射或重组.以分布式RAM、UltraRAM或寄存器对数组进行存储, 来提升译码器对中间数据的读写的速度, 进而提高译码效率和数据吞吐率.</p>
                </div>
                <h3 id="95" name="95" class="anchor-tag">5 <b>实验结果与分析</b></h3>
                <div class="p1">
                    <p id="96">译码输出波形图如图3所示, 将高级语言描述的译码模块以几种不同的优化方案分别进行综合实现以及协同仿真, 并将结果与人为设计的译码器Verilog模块从数据吞吐率、资源占用情况和误码率性能等方面进行对比分析.</p>
                </div>
                <div class="area_img" id="97">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201905012_097.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY3Zm5LZEo2VXlXemZUQTF2RT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图3 译码输出波形图" src="Detail/GetImg?filename=images/WXYJ201905012_097.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY3Zm5LZEo2VXlXemZUQTF2RT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>3 <b>译码输出波形图</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201905012_097.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY3Zm5LZEo2VXlXemZUQTF2RT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="98">由于设计的译码器是码率兼容型的, 根据校验矩阵, 对于固定长度的信息序列可以实现1/2、2/3、3/4和7/8四种码率的译码工作.考虑到不同的码率情况下算法中所涉及的循环参数不固定, 导致译码工作执行的Latency和资源占用都会不同, 在此以288 bits信息帧长、3/4码率的LDPC码为例, 并将循环迭代次数设为5次进行分析, 实验平台选用Xilinx公司的Kintex-7系列XC7K160T FPGA.</p>
                </div>
                <h4 class="anchor-tag" id="99" name="99">5.1 <b>译码器的吞吐率</b></h4>
                <div class="p1">
                    <p id="100">根据不同的优化方式, 高层次综合实现的译码模块有不同的输入时钟速度.通过各方案综合后报告中的译码延时和LDPC码长信息, 得出数据吞吐率, 如表1.从表中可以看出无优化的译码模块仅有7.1 Mbps的吞吐率, 优化方案为流水线增强的译码模块吞吐率增加为32.9 Mbps, 将大部分循环展开和数组分割之后的译码模块的吞吐率则达到了98.7 Mbps, 而按照同样的原理设计的Verilog译码模块的吞吐率为60.2 Mbps.</p>
                </div>
                <div class="area_img" id="101">
                    <p class="img_tit"><b>表</b>1 <b>译码器不同实现方案的数据吞吐率</b> <a class="downexcel" onclick="DownLoadReportExcel(this)">导出到EXCEL</a></p>
                    <p class="img_tit"></p>
                    <p class="img_note"></p>
                    <table id="101" border="1"><tr><td><br />资源</td><td>迭代次数</td><td>时钟频率/MHz</td><td>吞吐率/Mbps</td></tr><tr><td><br />Verilog</td><td>25</td><td>100</td><td>60.2</td></tr><tr><td><br />无优化</td><td>20</td><td>119</td><td>7.1</td></tr><tr><td><br />流水线优化</td><td>20</td><td>125</td><td>32.9</td></tr><tr><td><br />循环展开</td><td>20</td><td>110</td><td>98.7</td></tr></table>
                    <form name="form" action="/kxreader/Detail/DownloadReportExcel" method="POST" style="display:inline">
                        <input type="hidden" name="hidTable" value="" />
                        <input type="hidden" name="hidFileName" value="" />
                    </form>
                    <p class="img_note"></p>
                    <p class="img_note"></p>
                </div>
                <h4 class="anchor-tag" id="102" name="102">5.2 <b>资源占用情况分析</b></h4>
                <div class="p1">
                    <p id="103">表2给出了译码模块几种实现方案的资源占用情况.从表2中可以看出, 以流水线插入为主的优化方案虽然在数据吞吐率方面劣于人为设计的Verilog模块, 但其资源消耗得到了较大的降低.若在硬件资源足够的情况下, 循环展开为主的优化方案则能以较多的逻辑资源换取更大的数据吞吐率来提高译码效率.</p>
                </div>
                <div class="area_img" id="104">
                    <p class="img_tit"><b>表</b>2 <b>译码器不同实现方案的资源消耗表</b> <a class="downexcel" onclick="DownLoadReportExcel(this)">导出到EXCEL</a></p>
                    <p class="img_tit"></p>
                    <p class="img_note"></p>
                    <table id="104" border="1"><tr><td><br />资源</td><td>Verilog</td><td>无优化</td><td>流水线优<br />化方案</td><td>循环展开<br />优化方案</td></tr><tr><td><br />FF</td><td>6 699</td><td>841</td><td>1 049</td><td>8 389</td></tr><tr><td><br />LUT</td><td>8 474</td><td>1 176</td><td>3 524</td><td>34 694</td></tr><tr><td><br />DSP48E</td><td>0</td><td>8</td><td>8</td><td>65</td></tr><tr><td><br />BRAM</td><td>14</td><td>7</td><td>6</td><td>52</td></tr></table>
                    <form name="form" action="/kxreader/Detail/DownloadReportExcel" method="POST" style="display:inline">
                        <input type="hidden" name="hidTable" value="" />
                        <input type="hidden" name="hidFileName" value="" />
                    </form>
                    <p class="img_note"></p>
                    <p class="img_note"></p>
                </div>
                <h4 class="anchor-tag" id="105" name="105">5.3 <b>译码器的误码率性能</b></h4>
                <div class="p1">
                    <p id="106">在高层次综合的测试平台中加入大量的测试样本对译码器的误码性能进行测试, 以信息帧长288 bits的4种码率为例, 结果如图4所示, 可以看出使用高层次综合实现的译码器具有较好的误码性能.</p>
                </div>
                <div class="area_img" id="107">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201905012_107.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY3Zm5LZEo2VXlXemZUQTF2RT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图4 译码模块的误码率" src="Detail/GetImg?filename=images/WXYJ201905012_107.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY3Zm5LZEo2VXlXemZUQTF2RT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>4 <b>译码模块的误码率</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201905012_107.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY3Zm5LZEo2VXlXemZUQTF2RT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <h3 id="108" name="108" class="anchor-tag">6 <b>结束语</b></h3>
                <div class="p1">
                    <p id="109">本文使用高层次综合工具对码率兼容的QC-LDPC码译码算法进行硬件设计, 可以在很大程度上压缩开发周期并完成译码器IP核的综合实现.以添加约束条件的方式进行算法的优化可以非常灵活快捷地探索各种硬件实现方案, 如本文中以流水线增强的优化方案拥有较好的资源利用情况, 而以循环展开为主的优化方案则在数据吞吐率方面具有较大的优势.随着更加细致的模块划分和细节优化, 译码器的高层次综合实现会达到更好的硬件性能, 更加复杂的多元LDPC码译码算法的高层次综合实现也是一个很有意义的探索方向.</p>
                </div>

        <!--brief end-->
        
        <!--conten left  end-->
        <!--增强附件-->
        

        <!--reference start-->
            <div class="reference anchor-tag" id="a_bibliography">
                    <h3>参考文献</h3>
                                        <p id="127">
                            <a id="bibliography_1" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Low-Density Parity-Check Codes">

                                <b>[1]</b> GALLAGER R G.Low-density parity-check codes[M].USA, Boston:M I T.Press, 1963.
                            </a>
                        </p>
                        <p id="129">
                            <a id="bibliography_2" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Low density parity check codes over GF(q)">

                                <b>[2]</b> DAVEY M C, MACKAY D C.Low density parity check codes over GF (q) [C]//Information Theory Workshop.Killarney, Ireland, 1998:70-71.
                            </a>
                        </p>
                        <p id="131">
                            <a id="bibliography_3" target="_blank" href="http://scholar.cnki.net/result.aspx?q=IR-HARQ performance of rate-compatible quasi-cyclic LDPC codes">

                                <b>[3]</b> R1-1609064, Samsung.IR-HARQ performance of rate-compatible quasi-cyclic LDPC codes[R].3GPP TSG RAN WGI #86bis.Lisbon, Portugal, 2016.
                            </a>
                        </p>
                        <p id="133">
                            <a id="bibliography_4" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=WXYJ201102007&amp;v=MDU2ODdlWmVWdUZ5am1XNzdCTWpYU1pMRzRIOURNclk5Rlk0UUtESDg0dlI0VDZqNTRPM3pxcUJ0R0ZyQ1VSTE8=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY3Zm5LZEo2VXlXemZUQTF2RT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[4]</b> 李风飞, 郝学飞, 胡国荣.一种高效的多码率LDPC译码器的设计[J].微电子学与计算机, 2011, 28 (2) :23-27.
                            </a>
                        </p>
                        <p id="135">
                            <a id="bibliography_5" target="_blank" href="/kcms/detail/detail.aspx?dbcode=SJSR&amp;filename=SJSR15103000008191&amp;v=MzA1NDJIUHI0OUZaT3NIRFhVNG9CTVQ2VDRQUUgvaXJSZEdlcnFRVE1ud1plWnVIeWptVWIvSUlGMGNheHM9TmlmWWZMSzlIOQ==&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY3Zm5LZEo2VXlXemZUQTF2RT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[5]</b> ORUKLU E, HANLEY R, ASLAN S, et al.System-on-chip design using high-level synthesis tools[J].Circuits &amp; Systems, 2012, 3 (1) :1-9.
                            </a>
                        </p>
                        <p id="137">
                            <a id="bibliography_6" target="_blank" href="http://scholar.cnki.net/result.aspx?q=High quality IP design using high-level synthesis design flow">

                                <b>[6]</b> ZHU Q, TATSUOKA M.High quality IP design using high-level synthesis design flow[C]// Asia and South Pacific Design Automation Conference[S.L.].IEEE, 2016:212-217.
                            </a>
                        </p>
                        <p id="139">
                            <a id="bibliography_7" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Reduced-complexity decoding of LDPC codes">

                                <b>[7]</b> CHEN J H, DHOLAKIA A, ELEFTHERIOU E, et al.Reduced-complexity decoding of LDPC codes [J].IEEE Trans Commun, 2005, 53 (8) :1288-1299.
                            </a>
                        </p>
                        <p id="141">
                            <a id="bibliography_8" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CMFD&amp;filename=1014187123.nh&amp;v=MjM4ODM2R3JLd0dkRE9ySkViUElRS0RIODR2UjRUNmo1NE8zenFxQnRHRnJDVVJMT2VaZVZ1RnlqbVc3N0JWRjI=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY3Zm5LZEo2VXlXemZUQTF2RT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[8]</b> 刘广君.基于FPGA的LDPC编解码技术研究[D].长春:长春理工大学, 2014
                            </a>
                        </p>
                        <p id="143">
                            <a id="bibliography_9" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CBBD&amp;filename=9787115206329001&amp;v=MTI3Mjk3L0xLRjhkWEZxekdiSzVHOVBNcVl4SGJlc1BEUk04enhVU21EZDlTSDduM3hFOWZidm5LcmlmWnU5dUZDcmxV&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY3Zm5LZEo2VXlXemZUQTF2RT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[9]</b> 贺鹤云.LDPC码基础与应用[M].北京:人民邮电出版社, 2009.
                            </a>
                        </p>
                        <p id="145">
                            <a id="bibliography_10" target="_blank" href="http://scholar.cnki.net/result.aspx?q=A Flexible FPGA-Based Quasi-Cyclic LDPC Decoder">

                                <b>[10]</b> HAILES P, XU L, MAUNDER R G, et al.A flexible FPGA-based quasi-cyclic LDPC decoder [J].IEEE Access, 2017, 20 (5) :65-84.
                            </a>
                        </p>
                        <p id="147">
                            <a id="bibliography_11" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=BJDZ200803005&amp;v=MzE0MDFIODR2UjRUNmo1NE8zenFxQnRHRnJDVVJMT2VaZVZ1RnlqbVc3N0JKeWZQZExHNEh0bk1ySTlGWVlRS0Q=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY3Zm5LZEo2VXlXemZUQTF2RT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[11]</b> 乔华, 管武, 董明科, 等.LDPC码高速译码器的设计与实现[J].北京大学学报 (自然科学版) , 2008, 44 (3) :347-352.
                            </a>
                        </p>
                        <p id="149">
                            <a id="bibliography_12" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=JSJA200711011&amp;v=MDAyMjRSTE9lWmVWdUZ5am1XNzdCTHo3QmI3RzRIdGJOcm85RVpZUUtESDg0dlI0VDZqNTRPM3pxcUJ0R0ZyQ1U=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY3Zm5LZEo2VXlXemZUQTF2RT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[12]</b> TONG S Q, DENG Y Q, 童胜勤, 等.基于有环因子图的密度进化理论分析[J].计算机科学, 2007, 34 (11) :41-43.
                            </a>
                        </p>
                        <p id="151">
                            <a id="bibliography_13" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=DKDX201002017&amp;v=Mjg3MDFIODR2UjRUNmo1NE8zenFxQnRHRnJDVVJMT2VaZVZ1RnlqbVc3N0JJU2JQZHJHNEg5SE1yWTlFWTRRS0Q=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY3Zm5LZEo2VXlXemZUQTF2RT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[13]</b> 陈旭灿, 刘冬培.改进的LDPC译码算法研究[J].电子科技大学学报.2010, 39 (2) :219-222.
                            </a>
                        </p>
                        <p id="153">
                            <a id="bibliography_14" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Design and verification using high-level synthesis">

                                <b>[14]</b> TAKACH A.Design and verification using high-level synthesis [C]//2016 21st Asia and South Pacific Design Automation Conference.New York, IEEE, 2016:198-203.
                            </a>
                        </p>
                        <p id="155">
                            <a id="bibliography_15" target="_blank" href="http://scholar.cnki.net/result.aspx?q=High quality ip design using high-level synthesis design flow">

                                <b>[15]</b> ZHU Q, TATSUOKA M.High quality ip design using high-level synthesis design flow [C]//2016 21st Asia and South Pacific Design Automation Conference.New York, IEEE, 2016:212-217.
                            </a>
                        </p>
                        <p id="157">
                            <a id="bibliography_16" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Implementation of an LDPC decoder for IEEE 802.11nusing vivado high-level synthesis">

                                <b>[16]</b> Ernest S, Guido H, Bruck, et al.Implementation of an LDPC decoder for IEEE 802.11nusing vivado high-level synthesis[C]//Electronics Signal Processing and Communication Systems.Naha-shi, Japan, 2013:45-48.
                            </a>
                        </p>
                        <p id="159">
                            <a id="bibliography_17" target="_blank" href="http://scholar.cnki.net/result.aspx?q=High-level synthesis of memory bound and irregular parallel applications with bambu">

                                <b>[17]</b> CASTELLANA V G, TUMEO A, FERRANDI F, et al.High-level synthesis of memory bound and irregular parallel applications with bambu [C]//2014 Ieee Hot Chips 26 Symposium.New York, IEEE, 2014.
                            </a>
                        </p>
            </div>
        <!--reference end-->
        <!--footnote start-->
        <!--footnote end-->



    </div>

        <input id="fileid" type="hidden" value="WXYJ201905012" />
        <input id="dpi" type="hidden" value="800" />
    </div>

<script>
var _hmt = _hmt || [];
(function() {
  var hm = document.createElement("script");
  hm.src = "https://hm.baidu.com/hm.js?6e967eb120601ea41b9d312166416aa6";
  var s = document.getElementsByTagName("script")[0];
  s.parentNode.insertBefore(hm, s);
})();
</script>

    


<input id="hid_uid" name="hid_uid" type="hidden" value="WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY3Zm5LZEo2VXlXemZUQTF2RT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
<input id="hid_kLogin_headerUrl" name="hid_kLogin_headerUrl" type="hidden" value="/KLogin/Request/GetKHeader.ashx%3Fcallback%3D%3F" />
<input id="hid_kLogin_footerUrl" name="hid_kLogin_footerUrl" type="hidden" value="/KLogin/Request/GetKFooter.ashx%3Fcallback%3D%3F" />
<div class="btn-link" style="display: none"><a target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=WXYJ201905012&amp;v=MDUwNzdCdEdGckNVUkxPZVplVnVGeWptVzc3T01qWFNaTEc0SDlqTXFvOUVab1FLREg4NHZSNFQ2ajU0TzN6cXE=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY3Zm5LZEo2VXlXemZUQTF2RT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">知网节</a></div>
<div class="popflow" id="popupTips" style="display: none;">
    <div class="popflowArr"></div>
    <div class="popflowCot">
        <div class="hd"><a href="javascript:void(0);" onclick="$('#popupTips').hide();$('#popupmsg').html('')" class="close">X</a></div>
        <div class="bd">
            <p class="mes" id="popupmsg" name="popupmsg"></p>
          
        </div>
    </div>
</div>
<input type="hidden" id="myexport" value="//kns.cnki.net" />

<input type="hidden" id="KPCAPIPATH" value="//ishufang.cnki.net" />
<input type="hidden" id="CitedTimes" value="" />
<div class="link" id="GLSearch" style="display: none;">
    <i class="icon-trangle"></i>
    <div class="inner">
        <a class="icon" id="copytext">复制</a>
        <a class="icon" target="_blank" onclick="searchCRFD(this)">工具书搜索</a>
    </div>
</div>




<input id="hidVirtualPath" name="hidVirtualPath" type="hidden" value="/kxreader" />
<script src="/kxreader/bundles/detail?v=-ULdk-c6FkZHtJA2KAXPgHnyA8mtgyPnBde_C2VZ2BY1"></script>

<script src="/kxreader/Scripts/layer.min.js" type="text/javascript"></script>

<div id="footerBox" class="rootw footer">
</div>
<script>
    if (typeof FlushLogin == 'function') {
        FlushLogin();
    }
    modifyEcpHeader(true);
</script>

<!--图片放大功能 start-->
<script src="/kxreader/bundles/imagebox?v=W4phPu9SNkGcuPeJclikuVE3PpRyIW_gnfjm_19nynI1"></script>

<script type="text/javascript">
    $(function () {
        var j = $.noConflict();
        j(function () {
            j(".zoom-in,.btn-zoomin").imgbox({
                'alignment': 'center',
                'allowMultiple': false,
                'overlayShow': true
            });
        })
    });
</script>
<!--图片放大功能 end-->
<div class="fixedbar">
    <div class="backtop hiddenV" id="backtop">
        <a id="backTopSide" href="javascript:scroll(0,0);" title=""></a>
    </div>
</div>
<script type="text/javascript" src="/kxreader/Scripts/MathJax-2.6-latest/MathJax.js?config=MML_HTMLorMML-full"></script>

</body>
</html>
