// Seed: 3518873772
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output tri1 id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  localparam id_6 = 1 - 1;
  assign id_4 = 1;
  bit id_7;
  always id_7 <= 1;
  assign id_4 = id_6;
  logic id_8 = id_8;
  parameter id_9 = -1;
  assign id_4 = id_7;
  assign id_3 = id_9;
  logic id_10;
  ;
endmodule
module module_1 #(
    parameter id_1  = 32'd40,
    parameter id_11 = 32'd54,
    parameter id_14 = 32'd30,
    parameter id_3  = 32'd98,
    parameter id_9  = 32'd25
) (
    _id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    _id_11#(1'h0, 1, id_12),
    id_13
);
  input wire id_12;
  inout wire _id_11;
  inout wire id_10;
  output wire _id_9;
  input wire id_8;
  inout logic [7:0] id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire _id_3;
  input wire id_2;
  input wire _id_1;
  logic [1 : id_9] _id_14;
  logic [id_3 : id_11] \id_15 = id_7[id_1];
  assign \id_15 = "";
  logic [-1 : id_14] id_16 = id_8;
  module_0 modCall_1 (
      id_13,
      id_5,
      id_10,
      id_10,
      id_4
  );
endmodule
