#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000028061b620f0 .scope module, "data_path_tb" "data_path_tb" 2 3;
 .timescale -9 -12;
v0000028061bc38f0_0 .net "ALUResult", 7 0, v0000028061b624b0_0;  1 drivers
v0000028061bc3490_0 .var "DestReg", 2 0;
v0000028061bc32b0_0 .var "Immediate", 7 0;
v0000028061bc3530_0 .var "Opcode", 3 0;
v0000028061bc3ad0_0 .var "SrcReg1", 2 0;
v0000028061bc33f0_0 .var "SrcReg2", 2 0;
v0000028061bc2a90_0 .var "clk", 0 0;
S_0000028061b62280 .scope module, "uut" "data_path" 2 11, 3 1 0, S_0000028061b620f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "Opcode";
    .port_info 2 /INPUT 3 "SrcReg1";
    .port_info 3 /INPUT 3 "SrcReg2";
    .port_info 4 /INPUT 3 "DestReg";
    .port_info 5 /INPUT 8 "Immediate";
    .port_info 6 /OUTPUT 8 "ALUResult";
v0000028061bc18a0_0 .net "ALUOp", 2 0, v0000028061b5c180_0;  1 drivers
v0000028061bc11c0_0 .net "ALUResult", 7 0, v0000028061b624b0_0;  alias, 1 drivers
v0000028061bc19e0_0 .net "DestReg", 2 0, v0000028061bc3490_0;  1 drivers
v0000028061bc1a80_0 .net "Immediate", 7 0, v0000028061bc32b0_0;  1 drivers
v0000028061bc1bc0_0 .net "Opcode", 3 0, v0000028061bc3530_0;  1 drivers
v0000028061bc1580_0 .net "ReadData1", 7 0, L_0000028061b6b240;  1 drivers
v0000028061bc3350_0 .net "ReadData2", 7 0, L_0000028061b6b2b0;  1 drivers
v0000028061bc2090_0 .net "RegWrite", 0 0, v0000028061bc1300_0;  1 drivers
v0000028061bc28b0_0 .net "SrcReg1", 2 0, v0000028061bc3ad0_0;  1 drivers
v0000028061bc2c70_0 .net "SrcReg2", 2 0, v0000028061bc33f0_0;  1 drivers
v0000028061bc3f30_0 .net "clk", 0 0, v0000028061bc2a90_0;  1 drivers
S_0000028061b63a30 .scope module, "alu" "alu" 3 31, 4 1 0, S_0000028061b62280;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 3 "ALUOp";
    .port_info 3 /OUTPUT 8 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
v0000028061b22ca0_0 .net "A", 7 0, L_0000028061b6b240;  alias, 1 drivers
v0000028061b4c2c0_0 .net "ALUOp", 2 0, v0000028061b5c180_0;  alias, 1 drivers
v0000028061b62410_0 .net "B", 7 0, L_0000028061b6b2b0;  alias, 1 drivers
v0000028061b624b0_0 .var "Result", 7 0;
v0000028061b63bc0_0 .net "Zero", 0 0, L_0000028061bc2590;  1 drivers
L_0000028061c10118 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000028061b63c60_0 .net/2u *"_ivl_0", 7 0, L_0000028061c10118;  1 drivers
E_0000028061b4e230 .event anyedge, v0000028061b4c2c0_0, v0000028061b22ca0_0, v0000028061b62410_0;
L_0000028061bc2590 .cmp/eq 8, v0000028061b624b0_0, L_0000028061c10118;
S_0000028061b63d00 .scope module, "cu" "control" 3 25, 5 1 0, S_0000028061b62280;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Opcode";
    .port_info 1 /OUTPUT 3 "ALUOp";
    .port_info 2 /OUTPUT 1 "RegWrite";
v0000028061b5c180_0 .var "ALUOp", 2 0;
v0000028061bc1c60_0 .net "Opcode", 3 0, v0000028061bc3530_0;  alias, 1 drivers
v0000028061bc1300_0 .var "RegWrite", 0 0;
E_0000028061b4dd70 .event anyedge, v0000028061bc1c60_0;
S_0000028061b5c220 .scope module, "rf" "register" 3 14, 6 1 0, S_0000028061b62280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "ReadReg1";
    .port_info 2 /INPUT 3 "ReadReg2";
    .port_info 3 /INPUT 3 "ReadReg3";
    .port_info 4 /INPUT 3 "WriteReg";
    .port_info 5 /INPUT 8 "WriteData";
    .port_info 6 /INPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 8 "ReadData1";
    .port_info 8 /OUTPUT 8 "ReadData2";
L_0000028061b6b240 .functor BUFZ 8, L_0000028061bc3710, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000028061b6b2b0 .functor BUFZ 8, L_0000028061bc2770, C4<00000000>, C4<00000000>, C4<00000000>;
v0000028061bc1da0_0 .net "ReadData1", 7 0, L_0000028061b6b240;  alias, 1 drivers
v0000028061bc1e40_0 .net "ReadData2", 7 0, L_0000028061b6b2b0;  alias, 1 drivers
v0000028061bc1ee0_0 .net "ReadReg1", 2 0, v0000028061bc3ad0_0;  alias, 1 drivers
v0000028061bc1760_0 .net "ReadReg2", 2 0, v0000028061bc33f0_0;  alias, 1 drivers
o0000028061b6f338 .functor BUFZ 3, C4<zzz>; HiZ drive
v0000028061bc1f80_0 .net "ReadReg3", 2 0, o0000028061b6f338;  0 drivers
v0000028061bc1440_0 .net "RegWrite", 0 0, v0000028061bc1300_0;  alias, 1 drivers
v0000028061bc1940_0 .net "WriteData", 7 0, v0000028061b624b0_0;  alias, 1 drivers
v0000028061bc14e0_0 .net "WriteReg", 2 0, v0000028061bc3490_0;  alias, 1 drivers
v0000028061bc1260_0 .net *"_ivl_0", 7 0, L_0000028061bc3710;  1 drivers
v0000028061bc16c0_0 .net *"_ivl_10", 4 0, L_0000028061bc2810;  1 drivers
L_0000028061c100d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028061bc1080_0 .net *"_ivl_13", 1 0, L_0000028061c100d0;  1 drivers
v0000028061bc1b20_0 .net *"_ivl_2", 4 0, L_0000028061bc3df0;  1 drivers
L_0000028061c10088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028061bc13a0_0 .net *"_ivl_5", 1 0, L_0000028061c10088;  1 drivers
v0000028061bc1800_0 .net *"_ivl_8", 7 0, L_0000028061bc2770;  1 drivers
v0000028061bc1120_0 .net "clk", 0 0, v0000028061bc2a90_0;  alias, 1 drivers
v0000028061bc1620 .array "registers", 0 7, 7 0;
E_0000028061b4e4f0 .event posedge, v0000028061bc1120_0;
L_0000028061bc3710 .array/port v0000028061bc1620, L_0000028061bc3df0;
L_0000028061bc3df0 .concat [ 3 2 0 0], v0000028061bc3ad0_0, L_0000028061c10088;
L_0000028061bc2770 .array/port v0000028061bc1620, L_0000028061bc2810;
L_0000028061bc2810 .concat [ 3 2 0 0], v0000028061bc33f0_0, L_0000028061c100d0;
    .scope S_0000028061b5c220;
T_0 ;
    %wait E_0000028061b4e4f0;
    %load/vec4 v0000028061bc1440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000028061bc1940_0;
    %load/vec4 v0000028061bc14e0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028061bc1620, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000028061b63d00;
T_1 ;
    %wait E_0000028061b4dd70;
    %load/vec4 v0000028061bc1c60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028061b5c180_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028061bc1300_0, 0, 1;
    %jmp T_1.10;
T_1.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028061b5c180_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028061bc1300_0, 0, 1;
    %jmp T_1.10;
T_1.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028061b5c180_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028061bc1300_0, 0, 1;
    %jmp T_1.10;
T_1.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000028061b5c180_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028061bc1300_0, 0, 1;
    %jmp T_1.10;
T_1.3 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000028061b5c180_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028061bc1300_0, 0, 1;
    %jmp T_1.10;
T_1.4 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000028061b5c180_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028061bc1300_0, 0, 1;
    %jmp T_1.10;
T_1.5 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000028061b5c180_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028061bc1300_0, 0, 1;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000028061b5c180_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028061bc1300_0, 0, 1;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000028061b5c180_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028061bc1300_0, 0, 1;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000028061b5c180_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028061bc1300_0, 0, 1;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000028061b63a30;
T_2 ;
    %wait E_0000028061b4e230;
    %load/vec4 v0000028061b4c2c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000028061b624b0_0, 0, 8;
    %jmp T_2.9;
T_2.0 ;
    %load/vec4 v0000028061b22ca0_0;
    %load/vec4 v0000028061b62410_0;
    %add;
    %store/vec4 v0000028061b624b0_0, 0, 8;
    %jmp T_2.9;
T_2.1 ;
    %load/vec4 v0000028061b22ca0_0;
    %load/vec4 v0000028061b62410_0;
    %sub;
    %store/vec4 v0000028061b624b0_0, 0, 8;
    %jmp T_2.9;
T_2.2 ;
    %load/vec4 v0000028061b22ca0_0;
    %load/vec4 v0000028061b62410_0;
    %and;
    %store/vec4 v0000028061b624b0_0, 0, 8;
    %jmp T_2.9;
T_2.3 ;
    %load/vec4 v0000028061b22ca0_0;
    %load/vec4 v0000028061b62410_0;
    %or;
    %store/vec4 v0000028061b624b0_0, 0, 8;
    %jmp T_2.9;
T_2.4 ;
    %load/vec4 v0000028061b22ca0_0;
    %load/vec4 v0000028061b62410_0;
    %xor;
    %store/vec4 v0000028061b624b0_0, 0, 8;
    %jmp T_2.9;
T_2.5 ;
    %load/vec4 v0000028061b22ca0_0;
    %inv;
    %store/vec4 v0000028061b624b0_0, 0, 8;
    %jmp T_2.9;
T_2.6 ;
    %load/vec4 v0000028061b22ca0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000028061b624b0_0, 0, 8;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v0000028061b22ca0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000028061b624b0_0, 0, 8;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000028061b620f0;
T_3 ;
    %vpi_call 2 22 "$dumpfile", "data_path_tb.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000028061b620f0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028061bc2a90_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000028061bc3530_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028061bc3ad0_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000028061bc33f0_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000028061bc3490_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000028061bc32b0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000028061bc3530_0, 0, 4;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0000028061bc32b0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028061bc3ad0_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000028061bc33f0_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000028061bc3490_0, 0, 3;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000028061bc3530_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000028061bc3ad0_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000028061bc33f0_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000028061bc3490_0, 0, 3;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000028061bc3530_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000028061bc3ad0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028061bc33f0_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000028061bc3490_0, 0, 3;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000028061bc3530_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000028061bc3ad0_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000028061bc33f0_0, 0, 3;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000028061bc3490_0, 0, 3;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000028061bc3530_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000028061b620f0;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v0000028061bc2a90_0;
    %inv;
    %store/vec4 v0000028061bc2a90_0, 0, 1;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "tb/data_path_tb.v";
    "src/data_path.v";
    "src/alu.v";
    "src/control.v";
    "src/register.v";
