

================================================================
== Vivado HLS Report for 'response_r'
================================================================
* Date:           Tue Nov 13 22:51:31 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        memcachedPipeline_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.66|     5.311|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.93>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%br_outWordCounter_lo = load i5* @br_outWordCounter, align 1"   --->   Operation 4 'load' 'br_outWordCounter_lo' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_58 = trunc i5 %br_outWordCounter_lo to i4" [sources/responseFormatter/binResponse.cpp:112]   --->   Operation 5 'trunc' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.87ns)   --->   "%tmp_i = icmp eq i4 %tmp_58, 0" [sources/responseFormatter/binResponse.cpp:112]   --->   Operation 6 'icmp' 'tmp_i' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%outOpCode_load = load i8* @outOpCode, align 1" [sources/responseFormatter/binResponse.cpp:121]   --->   Operation 7 'load' 'outOpCode_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%errorCode_load = load i8* @errorCode, align 1" [sources/responseFormatter/binResponse.cpp:121]   --->   Operation 8 'load' 'errorCode_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %0, label %2" [sources/responseFormatter/binResponse.cpp:112]   --->   Operation 9 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.87ns)   --->   "%tmp_i_82 = icmp eq i4 %tmp_58, 1" [sources/responseFormatter/binResponse.cpp:120]   --->   Operation 10 'icmp' 'tmp_i_82' <Predicate = (!tmp_i)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%valueLength_load = load i16* @valueLength, align 2" [sources/responseFormatter/binResponse.cpp:185]   --->   Operation 11 'load' 'valueLength_load' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %tmp_i_82, label %3, label %5" [sources/responseFormatter/binResponse.cpp:120]   --->   Operation 12 'br' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.87ns)   --->   "%tmp_18_i = icmp eq i4 %tmp_58, 2" [sources/responseFormatter/binResponse.cpp:156]   --->   Operation 13 'icmp' 'tmp_18_i' <Predicate = (!tmp_i & !tmp_i_82)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %tmp_18_i, label %6, label %9" [sources/responseFormatter/binResponse.cpp:156]   --->   Operation 14 'br' <Predicate = (!tmp_i & !tmp_i_82)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.87ns)   --->   "%tmp_24_i = icmp eq i4 %tmp_58, 3" [sources/responseFormatter/binResponse.cpp:169]   --->   Operation 15 'icmp' 'tmp_24_i' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %tmp_24_i, label %10, label %16" [sources/responseFormatter/binResponse.cpp:169]   --->   Operation 16 'br' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.87ns)   --->   "%tmp_29_i = icmp eq i4 %tmp_58, 4" [sources/responseFormatter/binResponse.cpp:180]   --->   Operation 17 'icmp' 'tmp_29_i' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %tmp_29_i, label %17, label %22" [sources/responseFormatter/binResponse.cpp:180]   --->   Operation 18 'br' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.87ns)   --->   "%tmp_31_i = icmp eq i4 %tmp_58, 5" [sources/responseFormatter/binResponse.cpp:197]   --->   Operation 19 'icmp' 'tmp_31_i' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %tmp_31_i, label %23, label %30" [sources/responseFormatter/binResponse.cpp:197]   --->   Operation 20 'br' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.87ns)   --->   "%tmp_35_i = icmp eq i4 %tmp_58, 6" [sources/responseFormatter/binResponse.cpp:225]   --->   Operation 21 'icmp' 'tmp_35_i' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & !tmp_31_i)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %tmp_35_i, label %31, label %32" [sources/responseFormatter/binResponse.cpp:225]   --->   Operation 22 'br' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & !tmp_31_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.87ns)   --->   "%tmp_41_i = icmp eq i4 %tmp_58, 7" [sources/responseFormatter/binResponse.cpp:233]   --->   Operation 23 'icmp' 'tmp_41_i' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & !tmp_31_i & !tmp_35_i)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %tmp_41_i, label %33, label %._crit_edge17.i" [sources/responseFormatter/binResponse.cpp:233]   --->   Operation 24 'br' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & !tmp_31_i & !tmp_35_i)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.20ns)   --->   "store i5 0, i5* @br_outWordCounter, align 1" [sources/responseFormatter/binResponse.cpp:234]   --->   Operation 25 'store' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & !tmp_31_i & !tmp_35_i & tmp_41_i)> <Delay = 1.20>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "store i16 0, i16* @valueLength, align 2" [sources/responseFormatter/binResponse.cpp:228]   --->   Operation 26 'store' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & !tmp_31_i & tmp_35_i)> <Delay = 1.00>
ST_1 : Operation 27 [1/1] (1.20ns)   --->   "store i5 0, i5* @br_outWordCounter, align 1" [sources/responseFormatter/binResponse.cpp:230]   --->   Operation 27 'store' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & !tmp_31_i & tmp_35_i)> <Delay = 1.20>
ST_1 : Operation 28 [1/1] (0.92ns)   --->   "br label %._crit_edge4.i"   --->   Operation 28 'br' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & !tmp_31_i)> <Delay = 0.92>
ST_1 : Operation 29 [1/1] (1.18ns)   --->   "%tmp_34_i = icmp ugt i16 %valueLength_load, 4" [sources/responseFormatter/binResponse.cpp:198]   --->   Operation 29 'icmp' 'tmp_34_i' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %tmp_34_i, label %24, label %._crit_edge12.i" [sources/responseFormatter/binResponse.cpp:198]   --->   Operation 30 'br' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i64P(i64* @valueBuffer_rf_V_V, i32 1)" [sources/responseFormatter/binResponse.cpp:198]   --->   Operation 31 'nbreadreq' 'tmp_6' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & tmp_34_i)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 248> <Depth = 2> <FIFO>
ST_1 : Operation 32 [1/1] (1.18ns)   --->   "%tmp_39_i = icmp ult i16 %valueLength_load, 5" [sources/responseFormatter/binResponse.cpp:216]   --->   Operation 32 'icmp' 'tmp_39_i' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_34_i) | (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_6)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %tmp_39_i, label %29, label %._crit_edge16.i" [sources/responseFormatter/binResponse.cpp:216]   --->   Operation 33 'br' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_34_i) | (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_6)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "store i16 0, i16* @valueLength, align 2" [sources/responseFormatter/binResponse.cpp:219]   --->   Operation 34 'store' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_34_i & tmp_39_i) | (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_6 & tmp_39_i)> <Delay = 1.00>
ST_1 : Operation 35 [1/1] (1.20ns)   --->   "store i5 0, i5* @br_outWordCounter, align 1" [sources/responseFormatter/binResponse.cpp:221]   --->   Operation 35 'store' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_34_i & tmp_39_i) | (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_6 & tmp_39_i)> <Delay = 1.20>
ST_1 : Operation 36 [1/1] (0.92ns)   --->   "br label %._crit_edge4.i"   --->   Operation 36 'br' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_34_i) | (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_6)> <Delay = 0.92>
ST_1 : Operation 37 [1/1] (2.39ns)   --->   "%tmp_V_5 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* @valueBuffer_rf_V_V)" [sources/responseFormatter/binResponse.cpp:202]   --->   Operation 37 'read' 'tmp_V_5' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & tmp_34_i & tmp_6)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 248> <Depth = 2> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_69 = trunc i64 %tmp_V_5 to i32" [sources/responseFormatter/binResponse.cpp:203]   --->   Operation 38 'trunc' 'tmp_69' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & tmp_34_i & tmp_6)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_70 = trunc i16 %valueLength_load to i8" [sources/responseFormatter/binResponse.cpp:205]   --->   Operation 39 'trunc' 'tmp_70' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & tmp_34_i & tmp_6)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (2.27ns)   --->   "%tempKeep_V = call i8 @_ssdm_op_Mux.ap_auto.256i8.i8(i8 -1, i8 1, i8 3, i8 7, i8 15, i8 31, i8 63, i8 127, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 %tmp_70)" [sources/responseFormatter/binResponse.cpp:205]   --->   Operation 40 'mux' 'tempKeep_V' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & tmp_34_i & tmp_6)> <Delay = 2.27> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.18ns)   --->   "%tmp_43_i = icmp ugt i16 %valueLength_load, 8" [sources/responseFormatter/binResponse.cpp:206]   --->   Operation 41 'icmp' 'tmp_43_i' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & tmp_34_i & tmp_6)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.30ns)   --->   "%tmp_44_i = add i16 -8, %valueLength_load" [sources/responseFormatter/binResponse.cpp:206]   --->   Operation 42 'add' 'tmp_44_i' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & tmp_34_i & tmp_6)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.47ns)   --->   "%tmp_45_i = select i1 %tmp_43_i, i16 %tmp_44_i, i16 0" [sources/responseFormatter/binResponse.cpp:206]   --->   Operation 43 'select' 'tmp_45_i' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & tmp_34_i & tmp_6)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.00ns)   --->   "store i16 %tmp_45_i, i16* @valueLength, align 2" [sources/responseFormatter/binResponse.cpp:206]   --->   Operation 44 'store' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & tmp_34_i & tmp_6)> <Delay = 1.00>
ST_1 : Operation 45 [1/1] (1.18ns)   --->   "%tmp_46_i = icmp eq i16 %tmp_45_i, 0" [sources/responseFormatter/binResponse.cpp:207]   --->   Operation 45 'icmp' 'tmp_46_i' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & tmp_34_i & tmp_6)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %tmp_46_i, label %25, label %26" [sources/responseFormatter/binResponse.cpp:207]   --->   Operation 46 'br' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & tmp_34_i & tmp_6)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.18ns)   --->   "%tmp_50_i = icmp ult i16 %tmp_45_i, 5" [sources/responseFormatter/binResponse.cpp:212]   --->   Operation 47 'icmp' 'tmp_50_i' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & tmp_34_i & tmp_6 & !tmp_46_i)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %tmp_50_i, label %27, label %._crit_edge15.i" [sources/responseFormatter/binResponse.cpp:212]   --->   Operation 48 'br' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & tmp_34_i & tmp_6 & !tmp_46_i)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.20ns)   --->   "store i5 6, i5* @br_outWordCounter, align 1" [sources/responseFormatter/binResponse.cpp:213]   --->   Operation 49 'store' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & tmp_34_i & tmp_6 & !tmp_46_i & tmp_50_i)> <Delay = 1.20>
ST_1 : Operation 50 [1/1] (0.85ns)   --->   "br label %28"   --->   Operation 50 'br' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & tmp_34_i & tmp_6 & !tmp_46_i)> <Delay = 0.85>
ST_1 : Operation 51 [1/1] (1.20ns)   --->   "store i5 0, i5* @br_outWordCounter, align 1" [sources/responseFormatter/binResponse.cpp:209]   --->   Operation 51 'store' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & tmp_34_i & tmp_6 & tmp_46_i)> <Delay = 1.20>
ST_1 : Operation 52 [1/1] (0.85ns)   --->   "br label %28" [sources/responseFormatter/binResponse.cpp:211]   --->   Operation 52 'br' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & tmp_34_i & tmp_6 & tmp_46_i)> <Delay = 0.85>
ST_1 : Operation 53 [1/1] (0.92ns)   --->   "br label %._crit_edge4.i" [sources/responseFormatter/binResponse.cpp:215]   --->   Operation 53 'br' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & tmp_34_i & tmp_6)> <Delay = 0.92>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i64P(i64* @valueBuffer_rf_V_V, i32 1)" [sources/responseFormatter/binResponse.cpp:181]   --->   Operation 54 'nbreadreq' 'tmp_5' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & tmp_29_i)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 248> <Depth = 2> <FIFO>
ST_1 : Operation 55 [1/1] (0.92ns)   --->   "br i1 %tmp_5, label %18, label %._crit_edge4.i" [sources/responseFormatter/binResponse.cpp:181]   --->   Operation 55 'br' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & tmp_29_i)> <Delay = 0.92>
ST_1 : Operation 56 [1/1] (2.39ns)   --->   "%tmp_V_4 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* @valueBuffer_rf_V_V)" [sources/responseFormatter/binResponse.cpp:183]   --->   Operation 56 'read' 'tmp_V_4' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & tmp_29_i & tmp_5)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 248> <Depth = 2> <FIFO>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_66 = trunc i64 %tmp_V_4 to i32" [sources/responseFormatter/binResponse.cpp:184]   --->   Operation 57 'trunc' 'tmp_66' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & tmp_29_i & tmp_5)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.18ns)   --->   "%tmp_33_i = icmp ult i16 %valueLength_load, 5" [sources/responseFormatter/binResponse.cpp:185]   --->   Operation 58 'icmp' 'tmp_33_i' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & tmp_29_i & tmp_5)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %tmp_33_i, label %19, label %20" [sources/responseFormatter/binResponse.cpp:185]   --->   Operation 59 'br' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & tmp_29_i & tmp_5)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.20ns)   --->   "store i5 5, i5* @br_outWordCounter, align 1" [sources/responseFormatter/binResponse.cpp:191]   --->   Operation 60 'store' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & tmp_29_i & tmp_5 & !tmp_33_i)> <Delay = 1.20>
ST_1 : Operation 61 [1/1] (1.30ns)   --->   "%tmp_38_i = add i16 %valueLength_load, -4" [sources/responseFormatter/binResponse.cpp:192]   --->   Operation 61 'add' 'tmp_38_i' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & tmp_29_i & tmp_5 & !tmp_33_i)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (1.00ns)   --->   "store i16 %tmp_38_i, i16* @valueLength, align 2" [sources/responseFormatter/binResponse.cpp:192]   --->   Operation 62 'store' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & tmp_29_i & tmp_5 & !tmp_33_i)> <Delay = 1.00>
ST_1 : Operation 63 [1/1] (0.85ns)   --->   "br label %21"   --->   Operation 63 'br' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & tmp_29_i & tmp_5 & !tmp_33_i)> <Delay = 0.85>
ST_1 : Operation 64 [1/1] (1.20ns)   --->   "store i5 0, i5* @br_outWordCounter, align 1" [sources/responseFormatter/binResponse.cpp:186]   --->   Operation 64 'store' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & tmp_29_i & tmp_5 & tmp_33_i)> <Delay = 1.20>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_67 = trunc i16 %valueLength_load to i4" [sources/responseFormatter/binResponse.cpp:188]   --->   Operation 65 'trunc' 'tmp_67' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & tmp_29_i & tmp_5 & tmp_33_i)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (1.01ns)   --->   "%lengthValue_assign = add i4 4, %tmp_67" [sources/responseFormatter/binResponse.cpp:188]   --->   Operation 66 'add' 'lengthValue_assign' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & tmp_29_i & tmp_5 & tmp_33_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_37_cast_i = zext i4 %lengthValue_assign to i8" [sources/responseFormatter/binResponse.cpp:188]   --->   Operation 67 'zext' 'tmp_37_cast_i' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & tmp_29_i & tmp_5 & tmp_33_i)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (2.27ns)   --->   "%tempOutput_keep_V = call i8 @_ssdm_op_Mux.ap_auto.256i8.i8(i8 -1, i8 1, i8 3, i8 7, i8 15, i8 31, i8 63, i8 127, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 %tmp_37_cast_i)" [sources/responseFormatter/binResponse.cpp:188]   --->   Operation 68 'mux' 'tempOutput_keep_V' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & tmp_29_i & tmp_5 & tmp_33_i)> <Delay = 2.27> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.85ns)   --->   "br label %21" [sources/responseFormatter/binResponse.cpp:189]   --->   Operation 69 'br' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & tmp_29_i & tmp_5 & tmp_33_i)> <Delay = 0.85>
ST_1 : Operation 70 [1/1] (0.92ns)   --->   "br label %._crit_edge4.i" [sources/responseFormatter/binResponse.cpp:195]   --->   Operation 70 'br' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & tmp_29_i & tmp_5)> <Delay = 0.92>
ST_1 : Operation 71 [1/1] (0.86ns)   --->   "%tmp_28_i = icmp eq i8 %errorCode_load, 1" [sources/responseFormatter/binResponse.cpp:170]   --->   Operation 71 'icmp' 'tmp_28_i' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & tmp_24_i)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %tmp_28_i, label %11, label %12" [sources/responseFormatter/binResponse.cpp:170]   --->   Operation 72 'br' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & tmp_24_i)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.86ns)   --->   "%tmp_60 = icmp eq i8 %outOpCode_load, 8" [sources/responseFormatter/binResponse.cpp:121]   --->   Operation 73 'icmp' 'tmp_60' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & tmp_24_i & !tmp_28_i)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.86ns)   --->   "%tmp_61 = icmp eq i8 %outOpCode_load, 4" [sources/responseFormatter/binResponse.cpp:121]   --->   Operation 74 'icmp' 'tmp_61' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & tmp_24_i & !tmp_28_i)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node tmp_64)   --->   "%tmp_62 = or i1 %tmp_61, %tmp_60" [sources/responseFormatter/binResponse.cpp:121]   --->   Operation 75 'or' 'tmp_62' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & tmp_24_i & !tmp_28_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.86ns)   --->   "%tmp_63 = icmp eq i8 %outOpCode_load, 1" [sources/responseFormatter/binResponse.cpp:121]   --->   Operation 76 'icmp' 'tmp_63' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & tmp_24_i & !tmp_28_i)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.48ns) (out node of the LUT)   --->   "%tmp_64 = or i1 %tmp_63, %tmp_62" [sources/responseFormatter/binResponse.cpp:121]   --->   Operation 77 'or' 'tmp_64' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & tmp_24_i & !tmp_28_i)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %tmp_64, label %._crit_edge9.i, label %13" [sources/responseFormatter/binResponse.cpp:121]   --->   Operation 78 'br' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & tmp_24_i & !tmp_28_i)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.86ns)   --->   "%tmp_32_i = icmp eq i8 %outOpCode_load, 0" [sources/responseFormatter/binResponse.cpp:176]   --->   Operation 79 'icmp' 'tmp_32_i' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & tmp_24_i & !tmp_28_i & !tmp_64)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %tmp_32_i, label %14, label %._crit_edge10.i" [sources/responseFormatter/binResponse.cpp:176]   --->   Operation 80 'br' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & tmp_24_i & !tmp_28_i & !tmp_64)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (1.20ns)   --->   "store i5 4, i5* @br_outWordCounter, align 1" [sources/responseFormatter/binResponse.cpp:177]   --->   Operation 81 'store' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & tmp_24_i & !tmp_28_i & !tmp_64 & tmp_32_i)> <Delay = 1.20>
ST_1 : Operation 82 [1/1] (0.85ns)   --->   "br label %15"   --->   Operation 82 'br' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & tmp_24_i & !tmp_28_i & !tmp_64)> <Delay = 0.85>
ST_1 : Operation 83 [1/1] (1.20ns)   --->   "store i5 0, i5* @br_outWordCounter, align 1" [sources/responseFormatter/binResponse.cpp:173]   --->   Operation 83 'store' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & tmp_24_i & !tmp_28_i & tmp_64)> <Delay = 1.20>
ST_1 : Operation 84 [1/1] (0.85ns)   --->   "br label %15" [sources/responseFormatter/binResponse.cpp:175]   --->   Operation 84 'br' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & tmp_24_i & !tmp_28_i & tmp_64)> <Delay = 0.85>
ST_1 : Operation 85 [1/1] (1.20ns)   --->   "store i5 7, i5* @br_outWordCounter, align 1" [sources/responseFormatter/binResponse.cpp:171]   --->   Operation 85 'store' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & tmp_24_i & tmp_28_i)> <Delay = 1.20>
ST_1 : Operation 86 [1/1] (0.85ns)   --->   "br label %15" [sources/responseFormatter/binResponse.cpp:171]   --->   Operation 86 'br' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & tmp_24_i & tmp_28_i)> <Delay = 0.85>
ST_1 : Operation 87 [1/1] (0.92ns)   --->   "br label %._crit_edge4.i" [sources/responseFormatter/binResponse.cpp:179]   --->   Operation 87 'br' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & tmp_24_i)> <Delay = 0.92>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node tmp_23_i)   --->   "%tmp_22_i = or i8 %errorCode_load, %outOpCode_load" [sources/responseFormatter/binResponse.cpp:157]   --->   Operation 88 'or' 'tmp_22_i' <Predicate = (!tmp_i & !tmp_i_82 & tmp_18_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.86ns) (out node of the LUT)   --->   "%tmp_23_i = icmp eq i8 %tmp_22_i, 0" [sources/responseFormatter/binResponse.cpp:157]   --->   Operation 89 'icmp' 'tmp_23_i' <Predicate = (!tmp_i & !tmp_i_82 & tmp_18_i)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %tmp_23_i, label %7, label %8" [sources/responseFormatter/binResponse.cpp:157]   --->   Operation 90 'br' <Predicate = (!tmp_i & !tmp_i_82 & tmp_18_i)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.86ns)   --->   "%tmp_25_i = icmp eq i8 %outOpCode_load, 0" [sources/responseFormatter/binResponse.cpp:161]   --->   Operation 91 'icmp' 'tmp_25_i' <Predicate = (!tmp_i & !tmp_i_82 & tmp_18_i & !tmp_23_i)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.86ns)   --->   "%tmp_26_i = icmp eq i8 %outOpCode_load, 4" [sources/responseFormatter/binResponse.cpp:161]   --->   Operation 92 'icmp' 'tmp_26_i' <Predicate = (!tmp_i & !tmp_i_82 & tmp_18_i & !tmp_23_i)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node p_1_cast_i_cast_cast)   --->   "%or_cond3_i = or i1 %tmp_25_i, %tmp_26_i" [sources/responseFormatter/binResponse.cpp:161]   --->   Operation 93 'or' 'or_cond3_i' <Predicate = (!tmp_i & !tmp_i_82 & tmp_18_i & !tmp_23_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.86ns)   --->   "%tmp_27_i = icmp eq i8 %errorCode_load, 1" [sources/responseFormatter/binResponse.cpp:161]   --->   Operation 94 'icmp' 'tmp_27_i' <Predicate = (!tmp_i & !tmp_i_82 & tmp_18_i & !tmp_23_i)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node p_1_cast_i_cast_cast)   --->   "%or_cond4_i = and i1 %or_cond3_i, %tmp_27_i" [sources/responseFormatter/binResponse.cpp:161]   --->   Operation 95 'and' 'or_cond4_i' <Predicate = (!tmp_i & !tmp_i_82 & tmp_18_i & !tmp_23_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.82ns) (out node of the LUT)   --->   "%p_1_cast_i_cast_cast = select i1 %or_cond4_i, i32 134217728, i32 0" [sources/responseFormatter/binResponse.cpp:161]   --->   Operation 96 'select' 'p_1_cast_i_cast_cast' <Predicate = (!tmp_i & !tmp_i_82 & tmp_18_i & !tmp_23_i)> <Delay = 0.82> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.85ns)   --->   "br label %._crit_edge6.i" [sources/responseFormatter/binResponse.cpp:161]   --->   Operation 97 'br' <Predicate = (!tmp_i & !tmp_i_82 & tmp_18_i & !tmp_23_i)> <Delay = 0.85>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%resp_ValueConvertTem_1 = load i32* @resp_ValueConvertTem, align 4" [sources/responseFormatter/binResponse.cpp:158]   --->   Operation 98 'load' 'resp_ValueConvertTem_1' <Predicate = (!tmp_i & !tmp_i_82 & tmp_18_i & tmp_23_i)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (1.51ns)   --->   "%p_Val2_4 = add i32 4, %resp_ValueConvertTem_1" [sources/responseFormatter/binResponse.cpp:158]   --->   Operation 99 'add' 'p_Val2_4' <Predicate = (!tmp_i & !tmp_i_82 & tmp_18_i & tmp_23_i)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.85ns)   --->   "store i32 %p_Val2_4, i32* @resp_ValueConvertTem, align 4" [sources/responseFormatter/binResponse.cpp:158]   --->   Operation 100 'store' <Predicate = (!tmp_i & !tmp_i_82 & tmp_18_i & tmp_23_i)> <Delay = 0.85>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%p_Result_i_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_4, i32 24, i32 31)" [sources/globals.cpp:127->sources/responseFormatter/binResponse.cpp:159]   --->   Operation 101 'partselect' 'p_Result_i_i' <Predicate = (!tmp_i & !tmp_i_82 & tmp_18_i & tmp_23_i)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%p_Result_i_i_84 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_4, i32 16, i32 23)" [sources/globals.cpp:127->sources/responseFormatter/binResponse.cpp:159]   --->   Operation 102 'partselect' 'p_Result_i_i_84' <Predicate = (!tmp_i & !tmp_i_82 & tmp_18_i & tmp_23_i)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%p_Result_56_i_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_4, i32 8, i32 15)" [sources/globals.cpp:127->sources/responseFormatter/binResponse.cpp:159]   --->   Operation 103 'partselect' 'p_Result_56_i_i' <Predicate = (!tmp_i & !tmp_i_82 & tmp_18_i & tmp_23_i)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_59 = trunc i32 %p_Val2_4 to i8" [sources/globals.cpp:127->sources/responseFormatter/binResponse.cpp:159]   --->   Operation 104 'trunc' 'tmp_59' <Predicate = (!tmp_i & !tmp_i_82 & tmp_18_i & tmp_23_i)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_i_i = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_59, i8 %p_Result_56_i_i, i8 %p_Result_i_i_84, i8 %p_Result_i_i)" [sources/globals.cpp:127->sources/responseFormatter/binResponse.cpp:159]   --->   Operation 105 'bitconcatenate' 'tmp_i_i' <Predicate = (!tmp_i & !tmp_i_82 & tmp_18_i & tmp_23_i)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.85ns)   --->   "br label %._crit_edge6.i" [sources/responseFormatter/binResponse.cpp:160]   --->   Operation 106 'br' <Predicate = (!tmp_i & !tmp_i_82 & tmp_18_i & tmp_23_i)> <Delay = 0.85>
ST_1 : Operation 107 [1/1] (1.20ns)   --->   "store i5 3, i5* @br_outWordCounter, align 1" [sources/responseFormatter/binResponse.cpp:166]   --->   Operation 107 'store' <Predicate = (!tmp_i & !tmp_i_82 & tmp_18_i)> <Delay = 1.20>
ST_1 : Operation 108 [1/1] (0.92ns)   --->   "br label %._crit_edge4.i" [sources/responseFormatter/binResponse.cpp:168]   --->   Operation 108 'br' <Predicate = (!tmp_i & !tmp_i_82 & tmp_18_i)> <Delay = 0.92>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i64P(i64* @valueBuffer_rf_V_V, i32 1)" [sources/responseFormatter/binResponse.cpp:121]   --->   Operation 109 'nbreadreq' 'tmp_4' <Predicate = (!tmp_i & tmp_i_82)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 248> <Depth = 2> <FIFO>
ST_1 : Operation 110 [1/1] (0.86ns)   --->   "%tmp_16_i = icmp eq i8 %outOpCode_load, 0" [sources/responseFormatter/binResponse.cpp:121]   --->   Operation 110 'icmp' 'tmp_16_i' <Predicate = (!tmp_i & tmp_i_82)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.86ns)   --->   "%p_not_i = icmp ne i8 %errorCode_load, 1" [sources/responseFormatter/binResponse.cpp:121]   --->   Operation 111 'icmp' 'p_not_i' <Predicate = (!tmp_i & tmp_i_82)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node or_cond2_i)   --->   "%tmp1 = and i1 %tmp_16_i, %p_not_i" [sources/responseFormatter/binResponse.cpp:121]   --->   Operation 112 'and' 'tmp1' <Predicate = (!tmp_i & tmp_i_82)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node or_cond2_i)   --->   "%or_cond913_not_i = and i1 %tmp1, %tmp_4" [sources/responseFormatter/binResponse.cpp:121]   --->   Operation 113 'and' 'or_cond913_not_i' <Predicate = (!tmp_i & tmp_i_82)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.86ns)   --->   "%tmp_17_i = icmp eq i8 %errorCode_load, 1" [sources/responseFormatter/binResponse.cpp:121]   --->   Operation 114 'icmp' 'tmp_17_i' <Predicate = (!tmp_i & tmp_i_82)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node or_cond2_i)   --->   "%or_cond1_i = or i1 %or_cond913_not_i, %tmp_17_i" [sources/responseFormatter/binResponse.cpp:121]   --->   Operation 115 'or' 'or_cond1_i' <Predicate = (!tmp_i & tmp_i_82)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node or_cond2_i)   --->   "%or_cond915_not_i = xor i1 %or_cond1_i, true" [sources/responseFormatter/binResponse.cpp:121]   --->   Operation 116 'xor' 'or_cond915_not_i' <Predicate = (!tmp_i & tmp_i_82)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.48ns) (out node of the LUT)   --->   "%or_cond2_i = and i1 %tmp_16_i, %or_cond915_not_i" [sources/responseFormatter/binResponse.cpp:121]   --->   Operation 117 'and' 'or_cond2_i' <Predicate = (!tmp_i & tmp_i_82)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.92ns)   --->   "br i1 %or_cond2_i, label %._crit_edge4.i, label %_ifconv" [sources/responseFormatter/binResponse.cpp:121]   --->   Operation 118 'br' <Predicate = (!tmp_i & tmp_i_82)> <Delay = 0.92>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%p_Val2_1 = load i248* @outMetadataTempBuffe, align 16" [sources/responseFormatter/binResponse.cpp:123]   --->   Operation 119 'load' 'p_Val2_1' <Predicate = (!tmp_i & tmp_i_82 & !or_cond2_i)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%p_Result_i_83 = call i32 @_ssdm_op_PartSelect.i32.i248.i32.i32(i248 %p_Val2_1, i32 8, i32 39)" [sources/responseFormatter/binResponse.cpp:123]   --->   Operation 120 'partselect' 'p_Result_i_83' <Predicate = (!tmp_i & tmp_i_82 & !or_cond2_i)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%tempVar_V = call i16 @_ssdm_op_PartSelect.i16.i248.i32.i32(i248 %p_Val2_1, i32 8, i32 23)" [sources/responseFormatter/binResponse.cpp:123]   --->   Operation 121 'partselect' 'tempVar_V' <Predicate = (!tmp_i & tmp_i_82 & !or_cond2_i)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (1.51ns)   --->   "%tmp_19_i = add i32 %p_Result_i_83, -8" [sources/responseFormatter/binResponse.cpp:124]   --->   Operation 122 'add' 'tmp_19_i' <Predicate = (!tmp_i & tmp_i_82 & !or_cond2_i)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.85ns)   --->   "store i32 %tmp_19_i, i32* @resp_ValueConvertTem, align 4" [sources/responseFormatter/binResponse.cpp:124]   --->   Operation 123 'store' <Predicate = (!tmp_i & tmp_i_82 & !or_cond2_i)> <Delay = 0.85>
ST_1 : Operation 124 [1/1] (1.30ns)   --->   "%tmp_20_i = add i16 %tempVar_V, -8" [sources/responseFormatter/binResponse.cpp:125]   --->   Operation 124 'add' 'tmp_20_i' <Predicate = (!tmp_i & tmp_i_82 & !or_cond2_i)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (1.00ns)   --->   "store i16 %tmp_20_i, i16* @valueLength, align 2" [sources/responseFormatter/binResponse.cpp:125]   --->   Operation 125 'store' <Predicate = (!tmp_i & tmp_i_82 & !or_cond2_i)> <Delay = 1.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%p_Result_1_i = call i96 @_ssdm_op_PartSelect.i96.i248.i32.i32(i248 %p_Val2_1, i32 124, i32 219)" [sources/responseFormatter/binResponse.cpp:126]   --->   Operation 126 'partselect' 'p_Result_1_i' <Predicate = (!tmp_i & tmp_i_82 & !or_cond2_i)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%p_Result_2_i = call i8 @_ssdm_op_PartSelect.i8.i248.i32.i32(i248 %p_Val2_1, i32 104, i32 111)" [sources/responseFormatter/binResponse.cpp:130]   --->   Operation 127 'partselect' 'p_Result_2_i' <Predicate = (!tmp_i & tmp_i_82 & !or_cond2_i)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node tmp_8)   --->   "%tmp_7 = or i8 %errorCode_load, %outOpCode_load" [sources/responseFormatter/binResponse.cpp:121]   --->   Operation 128 'or' 'tmp_7' <Predicate = (!tmp_i & tmp_i_82 & !or_cond2_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.86ns) (out node of the LUT)   --->   "%tmp_8 = icmp eq i8 %tmp_7, 0" [sources/responseFormatter/binResponse.cpp:121]   --->   Operation 129 'icmp' 'tmp_8' <Predicate = (!tmp_i & tmp_i_82 & !or_cond2_i)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%p_Result_8_i = call i8 @_ssdm_op_PartSelect.i8.i248.i32.i32(i248 %p_Val2_1, i32 112, i32 119)" [sources/responseFormatter/binResponse.cpp:137]   --->   Operation 130 'partselect' 'p_Result_8_i' <Predicate = (!tmp_i & tmp_i_82 & !or_cond2_i)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.86ns)   --->   "%tmp_30_i = icmp ne i8 %outOpCode_load, 0" [sources/responseFormatter/binResponse.cpp:138]   --->   Operation 131 'icmp' 'tmp_30_i' <Predicate = (!tmp_i & tmp_i_82 & !or_cond2_i)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.48ns)   --->   "%or_cond5_i = or i1 %tmp_30_i, %tmp_17_i" [sources/responseFormatter/binResponse.cpp:138]   --->   Operation 132 'or' 'or_cond5_i' <Predicate = (!tmp_i & tmp_i_82 & !or_cond2_i)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "br i1 %or_cond5_i, label %.critedge.i, label %._crit_edge5.i" [sources/responseFormatter/binResponse.cpp:138]   --->   Operation 133 'br' <Predicate = (!tmp_i & tmp_i_82 & !or_cond2_i)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (2.39ns)   --->   "%tmp_V = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* @valueBuffer_rf_V_V)" [sources/responseFormatter/binResponse.cpp:139]   --->   Operation 134 'read' 'tmp_V' <Predicate = (!tmp_i & tmp_i_82 & !or_cond2_i & !or_cond5_i)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 248> <Depth = 2> <FIFO>
ST_1 : Operation 135 [1/1] (1.30ns)   --->   "%br_valueLengthTemp_V = add i16 %tempVar_V, 20" [sources/responseFormatter/binResponse.cpp:145]   --->   Operation 135 'add' 'br_valueLengthTemp_V' <Predicate = (!tmp_i & tmp_i_82 & !or_cond2_i & !or_cond5_i)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.85ns)   --->   "br label %4" [sources/responseFormatter/binResponse.cpp:146]   --->   Operation 136 'br' <Predicate = (!tmp_i & tmp_i_82 & !or_cond2_i & !or_cond5_i)> <Delay = 0.85>
ST_1 : Operation 137 [1/1] (0.51ns)   --->   "%p_cast_i_cast_cast = select i1 %tmp_17_i, i16 32, i16 24" [sources/responseFormatter/binResponse.cpp:147]   --->   Operation 137 'select' 'p_cast_i_cast_cast' <Predicate = (!tmp_i & tmp_i_82 & !or_cond2_i & or_cond5_i)> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.85ns)   --->   "br label %4"   --->   Operation 138 'br' <Predicate = (!tmp_i & tmp_i_82 & !or_cond2_i & or_cond5_i)> <Delay = 0.85>
ST_1 : Operation 139 [1/1] (1.20ns)   --->   "store i5 2, i5* @br_outWordCounter, align 1" [sources/responseFormatter/binResponse.cpp:152]   --->   Operation 139 'store' <Predicate = (!tmp_i & tmp_i_82 & !or_cond2_i)> <Delay = 1.20>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i248P(i248* @metadataBuffer_rf_V_s, i32 1)" [sources/responseFormatter/binResponse.cpp:113]   --->   Operation 140 'nbreadreq' 'tmp' <Predicate = (tmp_i)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 248> <Depth = 2> <FIFO>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %._crit_edge3.i" [sources/responseFormatter/binResponse.cpp:113]   --->   Operation 141 'br' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (2.39ns)   --->   "%tmp_V_3 = call i248 @_ssdm_op_Read.ap_fifo.volatile.i248P(i248* @metadataBuffer_rf_V_s)" [sources/responseFormatter/binResponse.cpp:114]   --->   Operation 142 'read' 'tmp_V_3' <Predicate = (tmp_i & tmp)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 248> <Depth = 2> <FIFO>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "store i248 %tmp_V_3, i248* @outMetadataTempBuffe, align 16" [sources/responseFormatter/binResponse.cpp:114]   --->   Operation 143 'store' <Predicate = (tmp_i & tmp)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%p_Result_i = call i8 @_ssdm_op_PartSelect.i8.i248.i32.i32(i248 %tmp_V_3, i32 104, i32 111)" [sources/responseFormatter/binResponse.cpp:115]   --->   Operation 144 'partselect' 'p_Result_i' <Predicate = (tmp_i & tmp)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "store i8 %p_Result_i, i8* @outOpCode, align 1" [sources/responseFormatter/binResponse.cpp:115]   --->   Operation 145 'store' <Predicate = (tmp_i & tmp)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%p_Result_3_i = call i8 @_ssdm_op_PartSelect.i8.i248.i32.i32(i248 %tmp_V_3, i32 112, i32 119)" [sources/responseFormatter/binResponse.cpp:116]   --->   Operation 146 'partselect' 'p_Result_3_i' <Predicate = (tmp_i & tmp)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "store i8 %p_Result_3_i, i8* @errorCode, align 1" [sources/responseFormatter/binResponse.cpp:116]   --->   Operation 147 'store' <Predicate = (tmp_i & tmp)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (1.20ns)   --->   "store i5 1, i5* @br_outWordCounter, align 1" [sources/responseFormatter/binResponse.cpp:117]   --->   Operation 148 'store' <Predicate = (tmp_i & tmp)> <Delay = 1.20>

State 2 <SV = 1> <Delay = 5.31>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%p_Val2_5 = load i64* @xtrasBuffer_V, align 8" [sources/responseFormatter/binResponse.cpp:182]   --->   Operation 149 'load' 'p_Val2_5' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 150 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i112P.i8P.i1P(i64* %respOutput_V_data_V, i112* %respOutput_V_user_V, i8* %respOutput_V_keep_V, i1* %respOutput_V_last_V, i64 3544368444630782533, i112 0, i8 -1, i1 true)" [sources/responseFormatter/binResponse.cpp:237]   --->   Operation 150 'write' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & !tmp_31_i & !tmp_35_i & tmp_41_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_10_i = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_5, i32 32, i32 63)" [sources/responseFormatter/binResponse.cpp:226]   --->   Operation 151 'partselect' 'tmp_10_i' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & !tmp_31_i & tmp_35_i)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%p_Result_10 = zext i32 %tmp_10_i to i64" [sources/responseFormatter/binResponse.cpp:226]   --->   Operation 152 'zext' 'p_Result_10' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & !tmp_31_i & tmp_35_i)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_68 = trunc i16 %valueLength_load to i8" [sources/responseFormatter/binResponse.cpp:227]   --->   Operation 153 'trunc' 'tmp_68' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & !tmp_31_i & tmp_35_i)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (2.27ns)   --->   "%tempOutput_keep_V_5 = call i8 @_ssdm_op_Mux.ap_auto.256i8.i8(i8 -1, i8 1, i8 3, i8 7, i8 15, i8 31, i8 63, i8 127, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 %tmp_68)" [sources/responseFormatter/binResponse.cpp:227]   --->   Operation 154 'mux' 'tempOutput_keep_V_5' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & !tmp_31_i & tmp_35_i)> <Delay = 2.27> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i112P.i8P.i1P(i64* %respOutput_V_data_V, i112* %respOutput_V_user_V, i8* %respOutput_V_keep_V, i1* %respOutput_V_last_V, i64 %p_Result_10, i112 0, i8 %tempOutput_keep_V_5, i1 true)" [sources/responseFormatter/binResponse.cpp:231]   --->   Operation 155 'write' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & !tmp_31_i & tmp_35_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "br i1 %tmp_6, label %._crit_edge14.i, label %._crit_edge12.i" [sources/responseFormatter/binResponse.cpp:198]   --->   Operation 156 'br' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & tmp_34_i)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_71 = trunc i16 %valueLength_load to i3" [sources/responseFormatter/binResponse.cpp:185]   --->   Operation 157 'trunc' 'tmp_71' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_34_i & tmp_39_i) | (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_6 & tmp_39_i)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_48_i = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_71, i3 0)" [sources/responseFormatter/binResponse.cpp:217]   --->   Operation 158 'bitconcatenate' 'tmp_48_i' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_34_i & tmp_39_i) | (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_6 & tmp_39_i)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (1.18ns)   --->   "%Hi_assign = add i6 -1, %tmp_48_i" [sources/responseFormatter/binResponse.cpp:217]   --->   Operation 159 'add' 'Hi_assign' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_34_i & tmp_39_i) | (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_6 & tmp_39_i)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (1.18ns)   --->   "%Hi_assign_2 = add i6 31, %tmp_48_i" [sources/responseFormatter/binResponse.cpp:217]   --->   Operation 160 'add' 'Hi_assign_2' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_34_i & tmp_39_i) | (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_6 & tmp_39_i)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %Hi_assign_2, i32 5)" [sources/responseFormatter/binResponse.cpp:217]   --->   Operation 161 'bitselect' 'tmp_72' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_34_i & tmp_39_i) | (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_6 & tmp_39_i)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.48ns)   --->   "%rev = xor i1 %tmp_72, true" [sources/responseFormatter/binResponse.cpp:217]   --->   Operation 162 'xor' 'rev' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_34_i & tmp_39_i) | (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_6 & tmp_39_i)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_73 = zext i6 %Hi_assign_2 to i7" [sources/responseFormatter/binResponse.cpp:217]   --->   Operation 163 'zext' 'tmp_73' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_34_i & tmp_39_i) | (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_6 & tmp_39_i)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_74 = call i64 @llvm.part.select.i64(i64 %p_Val2_5, i32 63, i32 0)" [sources/responseFormatter/binResponse.cpp:217]   --->   Operation 164 'partselect' 'tmp_74' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_34_i & tmp_39_i) | (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_6 & tmp_39_i)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (1.27ns)   --->   "%tmp_75 = sub i7 32, %tmp_73" [sources/responseFormatter/binResponse.cpp:217]   --->   Operation 165 'sub' 'tmp_75' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_34_i & tmp_39_i) | (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_6 & tmp_39_i)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (1.18ns)   --->   "%tmp_76 = add i7 -32, %tmp_73" [sources/responseFormatter/binResponse.cpp:217]   --->   Operation 166 'add' 'tmp_76' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_34_i & tmp_39_i) | (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_6 & tmp_39_i)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node tmp_79)   --->   "%tmp_77 = select i1 %rev, i7 %tmp_75, i7 %tmp_76" [sources/responseFormatter/binResponse.cpp:217]   --->   Operation 167 'select' 'tmp_77' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_34_i & tmp_39_i) | (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_6 & tmp_39_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.62ns)   --->   "%tmp_78 = select i1 %rev, i64 %tmp_74, i64 %p_Val2_5" [sources/responseFormatter/binResponse.cpp:217]   --->   Operation 168 'select' 'tmp_78' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_34_i & tmp_39_i) | (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_6 & tmp_39_i)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (1.27ns) (out node of the LUT)   --->   "%tmp_79 = sub i7 63, %tmp_77" [sources/responseFormatter/binResponse.cpp:217]   --->   Operation 169 'sub' 'tmp_79' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_34_i & tmp_39_i) | (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_6 & tmp_39_i)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node p_Result_9)   --->   "%tmp_80 = zext i7 %tmp_79 to i64" [sources/responseFormatter/binResponse.cpp:217]   --->   Operation 170 'zext' 'tmp_80' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_34_i & tmp_39_i) | (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_6 & tmp_39_i)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node p_Result_9)   --->   "%st = call i33 @_ssdm_op_PartSelect.i33.i64.i32.i32(i64 %tmp_78, i32 31, i32 63)" [sources/responseFormatter/binResponse.cpp:217]   --->   Operation 171 'partselect' 'st' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_34_i & tmp_39_i) | (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_6 & tmp_39_i)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node p_Result_9)   --->   "%tmp_81 = zext i33 %st to i64" [sources/responseFormatter/binResponse.cpp:217]   --->   Operation 172 'zext' 'tmp_81' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_34_i & tmp_39_i) | (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_6 & tmp_39_i)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node p_Result_9)   --->   "%sf = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %tmp_78, i32 32, i32 63)" [sources/responseFormatter/binResponse.cpp:217]   --->   Operation 173 'partselect' 'sf' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_34_i & tmp_39_i) | (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_6 & tmp_39_i)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node p_Result_9)   --->   "%tmp_82 = zext i32 %sf to i64" [sources/responseFormatter/binResponse.cpp:217]   --->   Operation 174 'zext' 'tmp_82' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_34_i & tmp_39_i) | (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_6 & tmp_39_i)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node p_Result_9)   --->   "%tmp_83 = select i1 %rev, i64 %tmp_81, i64 %tmp_82" [sources/responseFormatter/binResponse.cpp:217]   --->   Operation 175 'select' 'tmp_83' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_34_i & tmp_39_i) | (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_6 & tmp_39_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node p_Result_9)   --->   "%tmp_84 = lshr i64 -1, %tmp_80" [sources/responseFormatter/binResponse.cpp:217]   --->   Operation 176 'lshr' 'tmp_84' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_34_i & tmp_39_i) | (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_6 & tmp_39_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node p_Result_9)   --->   "%p_Result_8 = and i64 %tmp_83, %tmp_84" [sources/responseFormatter/binResponse.cpp:217]   --->   Operation 177 'and' 'p_Result_8' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_34_i & tmp_39_i) | (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_6 & tmp_39_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_86 = sext i6 %Hi_assign to i7" [sources/responseFormatter/binResponse.cpp:217]   --->   Operation 178 'sext' 'tmp_86' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_34_i & tmp_39_i) | (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_6 & tmp_39_i)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (1.27ns)   --->   "%tmp_87 = sub i7 63, %tmp_86" [sources/responseFormatter/binResponse.cpp:217]   --->   Operation 179 'sub' 'tmp_87' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_34_i & tmp_39_i) | (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_6 & tmp_39_i)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node p_Result_9)   --->   "%tmp_88 = zext i7 %tmp_87 to i64" [sources/responseFormatter/binResponse.cpp:217]   --->   Operation 180 'zext' 'tmp_88' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_34_i & tmp_39_i) | (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_6 & tmp_39_i)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node p_Result_9)   --->   "%tmp_89 = lshr i64 -1, %tmp_88" [sources/responseFormatter/binResponse.cpp:217]   --->   Operation 181 'lshr' 'tmp_89' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_34_i & tmp_39_i) | (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_6 & tmp_39_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (1.58ns) (out node of the LUT)   --->   "%p_Result_9 = and i64 %p_Result_8, %tmp_89" [sources/responseFormatter/binResponse.cpp:217]   --->   Operation 182 'and' 'p_Result_9' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_34_i & tmp_39_i) | (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_6 & tmp_39_i)> <Delay = 1.58> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_91 = trunc i16 %valueLength_load to i8" [sources/responseFormatter/binResponse.cpp:218]   --->   Operation 183 'trunc' 'tmp_91' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_34_i & tmp_39_i) | (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_6 & tmp_39_i)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (2.27ns)   --->   "%tempOutput_keep_V_4 = call i8 @_ssdm_op_Mux.ap_auto.256i8.i8(i8 -1, i8 1, i8 3, i8 7, i8 15, i8 31, i8 63, i8 127, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 %tmp_91)" [sources/responseFormatter/binResponse.cpp:218]   --->   Operation 184 'mux' 'tempOutput_keep_V_4' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_34_i & tmp_39_i) | (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_6 & tmp_39_i)> <Delay = 2.27> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i112P.i8P.i1P(i64* %respOutput_V_data_V, i112* %respOutput_V_user_V, i8* %respOutput_V_keep_V, i1* %respOutput_V_last_V, i64 %p_Result_9, i112 0, i8 %tempOutput_keep_V_4, i1 true)" [sources/responseFormatter/binResponse.cpp:222]   --->   Operation 185 'write' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_34_i & tmp_39_i) | (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_6 & tmp_39_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%p_Result_15_i = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_5, i32 32, i32 63)" [sources/responseFormatter/binResponse.cpp:201]   --->   Operation 186 'partselect' 'p_Result_15_i' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & tmp_34_i & tmp_6)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%p_Result_7 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %tmp_69, i32 %p_Result_15_i)" [sources/responseFormatter/binResponse.cpp:203]   --->   Operation 187 'bitconcatenate' 'p_Result_7' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & tmp_34_i & tmp_6)> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_last_V_2 = phi i1 [ true, %25 ], [ false, %._crit_edge15.i ]"   --->   Operation 188 'phi' 'tmp_last_V_2' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & tmp_34_i & tmp_6)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_keep_V_3 = phi i8 [ %tempKeep_V, %25 ], [ -1, %._crit_edge15.i ]"   --->   Operation 189 'phi' 'tmp_keep_V_3' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & tmp_34_i & tmp_6)> <Delay = 0.00>
ST_2 : Operation 190 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i112P.i8P.i1P(i64* %respOutput_V_data_V, i112* %respOutput_V_user_V, i8* %respOutput_V_keep_V, i1* %respOutput_V_last_V, i64 %p_Result_7, i112 0, i8 %tmp_keep_V_3, i1 %tmp_last_V_2)" [sources/responseFormatter/binResponse.cpp:214]   --->   Operation 190 'write' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & tmp_34_i & tmp_6)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_65 = trunc i64 %p_Val2_5 to i32" [sources/responseFormatter/binResponse.cpp:182]   --->   Operation 191 'trunc' 'tmp_65' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & tmp_29_i & tmp_5)> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%p_Result_6 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %tmp_66, i32 %tmp_65)" [sources/responseFormatter/binResponse.cpp:184]   --->   Operation 192 'bitconcatenate' 'p_Result_6' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & tmp_29_i & tmp_5)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_last_V_1 = phi i1 [ true, %19 ], [ false, %20 ]"   --->   Operation 193 'phi' 'tmp_last_V_1' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & tmp_29_i & tmp_5)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_keep_V_1 = phi i8 [ %tempOutput_keep_V, %19 ], [ -1, %20 ]"   --->   Operation 194 'phi' 'tmp_keep_V_1' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & tmp_29_i & tmp_5)> <Delay = 0.00>
ST_2 : Operation 195 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i112P.i8P.i1P(i64* %respOutput_V_data_V, i112* %respOutput_V_user_V, i8* %respOutput_V_keep_V, i1* %respOutput_V_last_V, i64 %p_Result_6, i112 0, i8 %tmp_keep_V_1, i1 %tmp_last_V_1)" [sources/responseFormatter/binResponse.cpp:194]   --->   Operation 195 'write' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & tmp_29_i & tmp_5)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_last_V = phi i1 [ false, %11 ], [ true, %._crit_edge9.i ], [ false, %._crit_edge10.i ]"   --->   Operation 196 'phi' 'tmp_last_V' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & tmp_24_i)> <Delay = 0.00>
ST_2 : Operation 197 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i112P.i8P.i1P(i64* %respOutput_V_data_V, i112* %respOutput_V_user_V, i8* %respOutput_V_keep_V, i1* %respOutput_V_last_V, i64 0, i112 0, i8 -1, i1 %tmp_last_V)" [sources/responseFormatter/binResponse.cpp:178]   --->   Operation 197 'write' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & tmp_24_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = phi i32 [ %tmp_i_i, %7 ], [ %p_1_cast_i_cast_cast, %8 ]" [sources/globals.cpp:127->sources/responseFormatter/binResponse.cpp:159]   --->   Operation 198 'phi' 'tmp_data_V_1' <Predicate = (!tmp_i & !tmp_i_82 & tmp_18_i)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = zext i32 %tmp_data_V_1 to i64" [sources/responseFormatter/binResponse.cpp:166]   --->   Operation 199 'zext' 'tmp_data_V_2' <Predicate = (!tmp_i & !tmp_i_82 & tmp_18_i)> <Delay = 0.00>
ST_2 : Operation 200 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i112P.i8P.i1P(i64* %respOutput_V_data_V, i112* %respOutput_V_user_V, i8* %respOutput_V_keep_V, i1* %respOutput_V_last_V, i64 %tmp_data_V_2, i112 0, i8 -1, i1 false)" [sources/responseFormatter/binResponse.cpp:167]   --->   Operation 200 'write' <Predicate = (!tmp_i & !tmp_i_82 & tmp_18_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i48.i8.i8(i48 0, i8 %p_Result_2_i, i8 -127)" [sources/responseFormatter/binResponse.cpp:132]   --->   Operation 201 'bitconcatenate' 'p_Result_s' <Predicate = (!tmp_i & tmp_i_82 & !or_cond2_i & !tmp_8)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%p_Result_3 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i8.i8(i48 262144, i8 %p_Result_2_i, i8 -127)" [sources/responseFormatter/binResponse.cpp:134]   --->   Operation 202 'bitconcatenate' 'p_Result_3' <Predicate = (!tmp_i & tmp_i_82 & !or_cond2_i & tmp_8)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.62ns)   --->   "%tempOutput_data_V = select i1 %tmp_8, i64 %p_Result_3, i64 %p_Result_s" [sources/responseFormatter/binResponse.cpp:137]   --->   Operation 203 'select' 'tempOutput_data_V' <Predicate = (!tmp_i & tmp_i_82 & !or_cond2_i)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%p_Result_4 = call i64 @llvm.part.set.i64.i8(i64 %tempOutput_data_V, i8 %p_Result_8_i, i32 56, i32 63)" [sources/responseFormatter/binResponse.cpp:137]   --->   Operation 204 'partset' 'p_Result_4' <Predicate = (!tmp_i & tmp_i_82 & !or_cond2_i)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%xtrasBuffer_V_new_i = phi i64 [ 0, %.critedge.i ], [ %tmp_V, %._crit_edge5.i ]"   --->   Operation 205 'phi' 'xtrasBuffer_V_new_i' <Predicate = (!tmp_i & tmp_i_82 & !or_cond2_i)> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%p_0492_1_i = phi i16 [ %p_cast_i_cast_cast, %.critedge.i ], [ %br_valueLengthTemp_V, %._crit_edge5.i ]"   --->   Operation 206 'phi' 'p_0492_1_i' <Predicate = (!tmp_i & tmp_i_82 & !or_cond2_i)> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%p_Result_5 = call i112 @_ssdm_op_BitConcatenate.i112.i16.i96(i16 %p_0492_1_i, i96 %p_Result_1_i)" [sources/responseFormatter/binResponse.cpp:149]   --->   Operation 207 'bitconcatenate' 'p_Result_5' <Predicate = (!tmp_i & tmp_i_82 & !or_cond2_i)> <Delay = 0.00>
ST_2 : Operation 208 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i112P.i8P.i1P(i64* %respOutput_V_data_V, i112* %respOutput_V_user_V, i8* %respOutput_V_keep_V, i1* %respOutput_V_last_V, i64 %p_Result_4, i112 %p_Result_5, i8 -1, i1 false)" [sources/responseFormatter/binResponse.cpp:153]   --->   Operation 208 'write' <Predicate = (!tmp_i & tmp_i_82 & !or_cond2_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 209 [1/1] (0.92ns)   --->   "br label %._crit_edge4.i" [sources/responseFormatter/binResponse.cpp:154]   --->   Operation 209 'br' <Predicate = (!tmp_i & tmp_i_82 & !or_cond2_i)> <Delay = 0.92>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%xtrasBuffer_V_flag_8 = phi i1 [ false, %3 ], [ true, %4 ], [ false, %._crit_edge6.i ], [ false, %15 ], [ true, %21 ], [ false, %17 ], [ false, %34 ], [ true, %28 ], [ false, %._crit_edge16.i ]"   --->   Operation 210 'phi' 'xtrasBuffer_V_flag_8' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%xtrasBuffer_V_new_8_s = phi i64 [ undef, %3 ], [ %xtrasBuffer_V_new_i, %4 ], [ undef, %._crit_edge6.i ], [ undef, %15 ], [ %tmp_V_4, %21 ], [ undef, %17 ], [ undef, %34 ], [ %tmp_V_5, %28 ], [ undef, %._crit_edge16.i ]"   --->   Operation 211 'phi' 'xtrasBuffer_V_new_8_s' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "br i1 %xtrasBuffer_V_flag_8, label %mergeST.i, label %.new.i"   --->   Operation 212 'br' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "store i64 %xtrasBuffer_V_new_8_s, i64* @xtrasBuffer_V, align 8" [sources/responseFormatter/binResponse.cpp:128]   --->   Operation 213 'store' <Predicate = (!tmp_i & xtrasBuffer_V_flag_8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i248* @metadataBuffer_rf_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1021, i32 0, i32 0, [1 x i8]* @p_str1022, [1 x i8]* @p_str1023, [1 x i8]* @p_str1024, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1025, [1 x i8]* @p_str1026)"   --->   Operation 214 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @valueBuffer_rf_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str979, i32 0, i32 0, [1 x i8]* @p_str980, [1 x i8]* @p_str981, [1 x i8]* @p_str982, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str983, [1 x i8]* @p_str984)"   --->   Operation 215 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %respOutput_V_data_V, i112* %respOutput_V_user_V, i8* %respOutput_V_keep_V, i1* %respOutput_V_last_V, [5 x i8]* @p_str324, i32 1, i32 1, [5 x i8]* @p_str425, i32 0, i32 0, [1 x i8]* @p_str122, [1 x i8]* @p_str122, [1 x i8]* @p_str122, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str122, [1 x i8]* @p_str122) nounwind"   --->   Operation 216 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str137) nounwind" [sources/responseFormatter/binResponse.cpp:98]   --->   Operation 217 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 218 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i112P.i8P.i1P(i64* %respOutput_V_data_V, i112* %respOutput_V_user_V, i8* %respOutput_V_keep_V, i1* %respOutput_V_last_V, i64 3544368444630782533, i112 0, i8 -1, i1 true)" [sources/responseFormatter/binResponse.cpp:237]   --->   Operation 218 'write' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & !tmp_31_i & !tmp_35_i & tmp_41_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "br label %._crit_edge17.i" [sources/responseFormatter/binResponse.cpp:238]   --->   Operation 219 'br' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & !tmp_31_i & !tmp_35_i & tmp_41_i)> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "br label %34"   --->   Operation 220 'br' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & !tmp_31_i & !tmp_35_i)> <Delay = 0.00>
ST_3 : Operation 221 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i112P.i8P.i1P(i64* %respOutput_V_data_V, i112* %respOutput_V_user_V, i8* %respOutput_V_keep_V, i1* %respOutput_V_last_V, i64 %p_Result_10, i112 0, i8 %tempOutput_keep_V_5, i1 true)" [sources/responseFormatter/binResponse.cpp:231]   --->   Operation 221 'write' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & !tmp_31_i & tmp_35_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "br label %34" [sources/responseFormatter/binResponse.cpp:232]   --->   Operation 222 'br' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & !tmp_31_i & tmp_35_i)> <Delay = 0.00>
ST_3 : Operation 223 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i112P.i8P.i1P(i64* %respOutput_V_data_V, i112* %respOutput_V_user_V, i8* %respOutput_V_keep_V, i1* %respOutput_V_last_V, i64 %p_Result_9, i112 0, i8 %tempOutput_keep_V_4, i1 true)" [sources/responseFormatter/binResponse.cpp:222]   --->   Operation 223 'write' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_34_i & tmp_39_i) | (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_6 & tmp_39_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "br label %._crit_edge16.i" [sources/responseFormatter/binResponse.cpp:223]   --->   Operation 224 'br' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_34_i & tmp_39_i) | (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & !tmp_6 & tmp_39_i)> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "br label %._crit_edge15.i" [sources/responseFormatter/binResponse.cpp:213]   --->   Operation 225 'br' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & tmp_34_i & tmp_6 & !tmp_46_i & tmp_50_i)> <Delay = 0.00>
ST_3 : Operation 226 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i112P.i8P.i1P(i64* %respOutput_V_data_V, i112* %respOutput_V_user_V, i8* %respOutput_V_keep_V, i1* %respOutput_V_last_V, i64 %p_Result_7, i112 0, i8 %tmp_keep_V_3, i1 %tmp_last_V_2)" [sources/responseFormatter/binResponse.cpp:214]   --->   Operation 226 'write' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & !tmp_29_i & tmp_31_i & tmp_34_i & tmp_6)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 227 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i112P.i8P.i1P(i64* %respOutput_V_data_V, i112* %respOutput_V_user_V, i8* %respOutput_V_keep_V, i1* %respOutput_V_last_V, i64 %p_Result_6, i112 0, i8 %tmp_keep_V_1, i1 %tmp_last_V_1)" [sources/responseFormatter/binResponse.cpp:194]   --->   Operation 227 'write' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & !tmp_24_i & tmp_29_i & tmp_5)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "br label %._crit_edge10.i" [sources/responseFormatter/binResponse.cpp:177]   --->   Operation 228 'br' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & tmp_24_i & !tmp_28_i & !tmp_64 & tmp_32_i)> <Delay = 0.00>
ST_3 : Operation 229 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i112P.i8P.i1P(i64* %respOutput_V_data_V, i112* %respOutput_V_user_V, i8* %respOutput_V_keep_V, i1* %respOutput_V_last_V, i64 0, i112 0, i8 -1, i1 %tmp_last_V)" [sources/responseFormatter/binResponse.cpp:178]   --->   Operation 229 'write' <Predicate = (!tmp_i & !tmp_i_82 & !tmp_18_i & tmp_24_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 230 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i112P.i8P.i1P(i64* %respOutput_V_data_V, i112* %respOutput_V_user_V, i8* %respOutput_V_keep_V, i1* %respOutput_V_last_V, i64 %tmp_data_V_2, i112 0, i8 -1, i1 false)" [sources/responseFormatter/binResponse.cpp:167]   --->   Operation 230 'write' <Predicate = (!tmp_i & !tmp_i_82 & tmp_18_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 231 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i112P.i8P.i1P(i64* %respOutput_V_data_V, i112* %respOutput_V_user_V, i8* %respOutput_V_keep_V, i1* %respOutput_V_last_V, i64 %p_Result_4, i112 %p_Result_5, i8 -1, i1 false)" [sources/responseFormatter/binResponse.cpp:153]   --->   Operation 231 'write' <Predicate = (!tmp_i & tmp_i_82 & !or_cond2_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "br label %.new.i"   --->   Operation 232 'br' <Predicate = (!tmp_i & xtrasBuffer_V_flag_8)> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "br label %response_r.exit"   --->   Operation 233 'br' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "br label %._crit_edge3.i" [sources/responseFormatter/binResponse.cpp:118]   --->   Operation 234 'br' <Predicate = (tmp_i & tmp)> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "br label %response_r.exit" [sources/responseFormatter/binResponse.cpp:119]   --->   Operation 235 'br' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 236 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.66ns, clock uncertainty: 0.832ns.

 <State 1>: 3.93ns
The critical path consists of the following:
	'load' operation ('valueLength_load', sources/responseFormatter/binResponse.cpp:185) on static variable 'valueLength' [26]  (0 ns)
	'add' operation ('lengthValue', sources/responseFormatter/binResponse.cpp:188) [155]  (1.01 ns)
	'mux' operation ('tempOutput.keep.V', sources/responseFormatter/binResponse.cpp:188) [157]  (2.27 ns)
	blocking operation 0.648 ns on control path)

 <State 2>: 5.31ns
The critical path consists of the following:
	'add' operation ('Hi', sources/responseFormatter/binResponse.cpp:217) [77]  (1.19 ns)
	'sub' operation ('tmp_75', sources/responseFormatter/binResponse.cpp:217) [82]  (1.27 ns)
	'select' operation ('tmp_77', sources/responseFormatter/binResponse.cpp:217) [84]  (0 ns)
	'sub' operation ('tmp_79', sources/responseFormatter/binResponse.cpp:217) [86]  (1.27 ns)
	'lshr' operation ('tmp_84', sources/responseFormatter/binResponse.cpp:217) [93]  (0 ns)
	'and' operation ('__Result__', sources/responseFormatter/binResponse.cpp:217) [94]  (0 ns)
	'and' operation ('__Result__', sources/responseFormatter/binResponse.cpp:217) [99]  (1.58 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
