
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/b17/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/b17
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2831.594 ; gain = 2.020 ; free physical = 332728 ; free virtual = 415701
# if {[glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/b17" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/b17" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/b17" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/b17" "*.svh"]] 
# }
# synth_design -top b17 \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top b17 -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1637
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2831.742 ; gain = 0.000 ; free physical = 321831 ; free virtual = 404815
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'b17' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/b17/b17.vhd:685]
INFO: [Synth 8-3491] module 'b15' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/b17/b17.vhd:1' bound to instance 'P1' of component 'b15' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/b17/b17.vhd:804]
INFO: [Synth 8-638] synthesizing module 'b15' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/b17/b17.vhd:17]
WARNING: [Synth 8-6014] Unused sequential element StateNA_reg was removed.  [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/b17/b17.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element P1.Extended_reg was removed.  [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/b17/b17.vhd:268]
WARNING: [Synth 8-6014] Unused sequential element P1.fWord_reg was removed.  [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/b17/b17.vhd:273]
WARNING: [Synth 8-6014] Unused sequential element NonAligned_reg was removed.  [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/b17/b17.vhd:619]
INFO: [Synth 8-256] done synthesizing module 'b15' (1#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/b17/b17.vhd:17]
INFO: [Synth 8-3491] module 'b15' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/b17/b17.vhd:1' bound to instance 'P2' of component 'b15' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/b17/b17.vhd:805]
INFO: [Synth 8-3491] module 'b15' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/b17/b17.vhd:1' bound to instance 'P3' of component 'b15' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/b17/b17.vhd:806]
INFO: [Synth 8-256] done synthesizing module 'b17' (2#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/b17/b17.vhd:685]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2831.742 ; gain = 0.000 ; free physical = 320549 ; free virtual = 403547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2831.742 ; gain = 0.000 ; free physical = 324359 ; free virtual = 407357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2839.602 ; gain = 7.859 ; free physical = 324368 ; free virtual = 407366
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2839.602 ; gain = 7.859 ; free physical = 323338 ; free virtual = 406419
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 30    
	   3 Input   32 Bit       Adders := 3     
	   2 Input   31 Bit       Adders := 6     
	   2 Input    6 Bit       Adders := 3     
	   3 Input    6 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 27    
	   2 Input    4 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 23    
	               30 Bit    Registers := 3     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 3     
	                8 Bit    Registers := 48    
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 37    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 30    
	  19 Input   32 Bit        Muxes := 6     
	  11 Input   32 Bit        Muxes := 6     
	   8 Input   32 Bit        Muxes := 3     
	   2 Input   31 Bit        Muxes := 9     
	   8 Input   30 Bit        Muxes := 3     
	   2 Input   30 Bit        Muxes := 7     
	   2 Input   15 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 150   
	   2 Input    5 Bit        Muxes := 33    
	  19 Input    5 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 18    
	   4 Input    4 Bit        Muxes := 12    
	   2 Input    3 Bit        Muxes := 27    
	   3 Input    3 Bit        Muxes := 6     
	   5 Input    3 Bit        Muxes := 3     
	   4 Input    3 Bit        Muxes := 3     
	  19 Input    2 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 3     
	  11 Input    1 Bit        Muxes := 54    
	  19 Input    1 Bit        Muxes := 18    
	   3 Input    1 Bit        Muxes := 54    
	   8 Input    1 Bit        Muxes := 27    
	   2 Input    1 Bit        Muxes := 234   
	   4 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:59 ; elapsed = 00:02:06 . Memory (MB): peak = 2839.602 ; gain = 7.859 ; free physical = 303530 ; free virtual = 386848
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:02 ; elapsed = 00:02:09 . Memory (MB): peak = 2839.602 ; gain = 7.859 ; free physical = 305553 ; free virtual = 388874
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:05 ; elapsed = 00:02:12 . Memory (MB): peak = 2839.602 ; gain = 7.859 ; free physical = 303975 ; free virtual = 387303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:11 ; elapsed = 00:02:18 . Memory (MB): peak = 2839.602 ; gain = 7.859 ; free physical = 306121 ; free virtual = 389454
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:11 ; elapsed = 00:02:18 . Memory (MB): peak = 2839.602 ; gain = 7.859 ; free physical = 306082 ; free virtual = 389415
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:11 ; elapsed = 00:02:18 . Memory (MB): peak = 2839.602 ; gain = 7.859 ; free physical = 305999 ; free virtual = 389335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:11 ; elapsed = 00:02:18 . Memory (MB): peak = 2839.602 ; gain = 7.859 ; free physical = 306012 ; free virtual = 389338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:11 ; elapsed = 00:02:18 . Memory (MB): peak = 2839.602 ; gain = 7.859 ; free physical = 306000 ; free virtual = 389326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:11 ; elapsed = 00:02:18 . Memory (MB): peak = 2839.602 ; gain = 7.859 ; free physical = 305973 ; free virtual = 389299
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   440|
|3     |LUT1   |   415|
|4     |LUT2   |   221|
|5     |LUT3   |   877|
|6     |LUT4   |   266|
|7     |LUT5   |  1024|
|8     |LUT6   |  1394|
|9     |MUXF7  |    90|
|10    |MUXF8  |    42|
|11    |FDCE   |  1311|
|12    |FDPE   |     3|
|13    |IBUF   |    39|
|14    |OBUF   |    97|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  6220|
|2     |  P1     |b15    |  2048|
|3     |  P2     |b15_0  |  1940|
|4     |  P3     |b15_1  |  1921|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:11 ; elapsed = 00:02:18 . Memory (MB): peak = 2839.602 ; gain = 7.859 ; free physical = 305942 ; free virtual = 389268
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:11 ; elapsed = 00:02:18 . Memory (MB): peak = 2839.602 ; gain = 7.859 ; free physical = 305901 ; free virtual = 389227
Synthesis Optimization Complete : Time (s): cpu = 00:02:11 ; elapsed = 00:02:18 . Memory (MB): peak = 2839.602 ; gain = 7.859 ; free physical = 305901 ; free virtual = 389227
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2860.703 ; gain = 0.000 ; free physical = 304973 ; free virtual = 388308
INFO: [Netlist 29-17] Analyzing 572 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2860.703 ; gain = 0.000 ; free physical = 311074 ; free virtual = 394390
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 386337e3
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:27 ; elapsed = 00:02:25 . Memory (MB): peak = 2860.703 ; gain = 29.109 ; free physical = 311156 ; free virtual = 394475
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/b17/util_temp_b17_vivado_synth.log
# report_timing_summary -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/b17/timing_temp_b17_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2987.340 ; gain = 126.637 ; free physical = 315491 ; free virtual = 398835
# report_power -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/b17/power_temp_b17_vivado_synth.log
Command: report_power -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/b17/power_temp_b17_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed May  4 16:52:15 2022...
real 191.53
user 193.59
sys 15.39
