{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1699892916474 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699892916474 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 13 13:28:36 2023 " "Processing started: Mon Nov 13 13:28:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699892916474 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1699892916474 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ControlPLL -c ControlPLL " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ControlPLL -c ControlPLL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1699892916474 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ControlPLL_6_1200mv_85c_slow.vho C:/Users/Leo/Desktop/Proyecto-git/Pruebas_de_control_S2/simulation/modelsim/ simulation " "Generated file ControlPLL_6_1200mv_85c_slow.vho in folder \"C:/Users/Leo/Desktop/Proyecto-git/Pruebas_de_control_S2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1699892916693 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ControlPLL_6_1200mv_0c_slow.vho C:/Users/Leo/Desktop/Proyecto-git/Pruebas_de_control_S2/simulation/modelsim/ simulation " "Generated file ControlPLL_6_1200mv_0c_slow.vho in folder \"C:/Users/Leo/Desktop/Proyecto-git/Pruebas_de_control_S2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1699892916709 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ControlPLL_min_1200mv_0c_fast.vho C:/Users/Leo/Desktop/Proyecto-git/Pruebas_de_control_S2/simulation/modelsim/ simulation " "Generated file ControlPLL_min_1200mv_0c_fast.vho in folder \"C:/Users/Leo/Desktop/Proyecto-git/Pruebas_de_control_S2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1699892916726 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ControlPLL.vho C:/Users/Leo/Desktop/Proyecto-git/Pruebas_de_control_S2/simulation/modelsim/ simulation " "Generated file ControlPLL.vho in folder \"C:/Users/Leo/Desktop/Proyecto-git/Pruebas_de_control_S2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1699892916740 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ControlPLL_6_1200mv_85c_vhd_slow.sdo C:/Users/Leo/Desktop/Proyecto-git/Pruebas_de_control_S2/simulation/modelsim/ simulation " "Generated file ControlPLL_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Leo/Desktop/Proyecto-git/Pruebas_de_control_S2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1699892916753 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ControlPLL_6_1200mv_0c_vhd_slow.sdo C:/Users/Leo/Desktop/Proyecto-git/Pruebas_de_control_S2/simulation/modelsim/ simulation " "Generated file ControlPLL_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Leo/Desktop/Proyecto-git/Pruebas_de_control_S2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1699892916763 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ControlPLL_min_1200mv_0c_vhd_fast.sdo C:/Users/Leo/Desktop/Proyecto-git/Pruebas_de_control_S2/simulation/modelsim/ simulation " "Generated file ControlPLL_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Leo/Desktop/Proyecto-git/Pruebas_de_control_S2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1699892916773 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ControlPLL_vhd.sdo C:/Users/Leo/Desktop/Proyecto-git/Pruebas_de_control_S2/simulation/modelsim/ simulation " "Generated file ControlPLL_vhd.sdo in folder \"C:/Users/Leo/Desktop/Proyecto-git/Pruebas_de_control_S2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1699892916783 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4521 " "Peak virtual memory: 4521 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699892916811 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 13 13:28:36 2023 " "Processing ended: Mon Nov 13 13:28:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699892916811 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699892916811 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699892916811 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1699892916811 ""}
