// Seed: 326261784
module module_0 (
    input supply1 id_0,
    input wand id_1,
    output uwire id_2,
    output uwire id_3,
    input tri0 id_4,
    input wor id_5,
    input tri1 id_6,
    id_20,
    input supply1 id_7,
    output supply1 id_8,
    output wand id_9,
    input tri0 id_10,
    input tri1 id_11,
    output wire id_12,
    input tri1 id_13,
    output tri0 id_14,
    output supply0 id_15,
    input wire id_16,
    output uwire id_17,
    input uwire id_18
);
  import id_21::*;
  wire id_22;
  id_23(
      .id_0(-1)
  );
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    input  logic id_2
);
  always begin : LABEL_0
    if (1)
      if (1) $display(id_2, id_2 == id_2 && id_2, 1, -1);
      else $display(-1'b0);
    else;
  end
  reg id_4;
  logic [7:0] id_5;
  initial id_4 <= id_2;
  wire id_6;
  uwire id_7, id_8;
  tri id_9;
  always id_5 = id_5[1'b0];
  assign id_1 = id_9;
  wire id_10;
  wire id_11;
  wire id_12, id_13;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_1,
      id_1,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_0,
      id_9,
      id_0,
      id_0,
      id_9,
      id_9,
      id_9
  );
  assign modCall_1.type_10 = 0;
  assign id_8 = 1;
  parameter id_14 = ~^ -1;
  wire id_15 = -1'b0;
  time id_16;
endmodule
