hardware testing 1.0
design error 0.6994999647140503
silicon debug 0.781758189201355
power\. pc tm microprocessor 0.7415087223052979
full design cycle 0.632969081401825
temporal logic model checking 0.621315062046051
hardware speeds 0.8107513189315796
large volumes 0.09423662722110748
chip 0.23452353477478027
limited access 0.05479314550757408
code 0.03817042335867882
real applications 0.2722931504249573
microprocessors 0.6574414372444153
internal nodes 0.22182627022266388
nature -0.19488771259784698
