Return-Path: <linux-doc+bounces-95341-lists+linux-doc=lfdr.de@vger.kernel.org>
Delivered-To: lists+linux-doc@lfdr.de
Received: from mail.lfdr.de
	by mail.lfdr.de with LMTP
	id zO5DMJnQTGqvqAEAu9opvQ
	(envelope-from <linux-doc+bounces-95341-lists+linux-doc=lfdr.de@vger.kernel.org>)
	for <lists+linux-doc@lfdr.de>; Tue, 07 Jul 2026 12:10:33 +0200
X-Original-To: lists+linux-doc@lfdr.de
Received: from tor.lore.kernel.org (tor.lore.kernel.org [IPv6:2600:3c04:e001:36c::12fc:5321])
	by mail.lfdr.de (Postfix) with ESMTPS id 3119A71A252
	for <lists+linux-doc@lfdr.de>; Tue, 07 Jul 2026 12:10:33 +0200 (CEST)
Authentication-Results: mail.lfdr.de;
	dkim=pass header.d=arm.com header.s=foss header.b=rbe3MZI+;
	dmarc=pass (policy=none) header.from=arm.com;
	spf=pass (mail.lfdr.de: domain of "linux-doc+bounces-95341-lists+linux-doc=lfdr.de@vger.kernel.org" designates 2600:3c04:e001:36c::12fc:5321 as permitted sender) smtp.mailfrom="linux-doc+bounces-95341-lists+linux-doc=lfdr.de@vger.kernel.org";
	arc=pass ("subspace.kernel.org:s=arc-20240116:i=1")
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by tor.lore.kernel.org (Postfix) with ESMTP id DBF1430831C2
	for <lists+linux-doc@lfdr.de>; Tue,  7 Jul 2026 10:07:44 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id EA3483DB63C;
	Tue,  7 Jul 2026 10:07:27 +0000 (UTC)
X-Original-To: linux-doc@vger.kernel.org
Received: from foss.arm.com (foss.arm.com [217.140.110.172])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 5F50A3D8121;
	Tue,  7 Jul 2026 10:07:24 +0000 (UTC)
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1783418847; cv=none; b=H8ZdeqagEY4r2xgRainG7UCz4Tm35FZ6iAzs6EmR5GynXCAk2elbRtWZlamF6YX3SIhQsBzOsbfHj9SaSBmSIdnlv1EGj8xLwc9G/96myRm/+ICuikGu7S7Wg2WOOpo03Gvg0dm2vkpC2HqJ5wuMs7vQdiIKSDQA2WoPtEMQWSg=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1783418847; c=relaxed/simple;
	bh=efPPuJBmHOVIcmAa1CJwiO+3EKUgUA53PYhTK93MGSI=;
	h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References:
	 MIME-Version:Content-Type:Content-Disposition; b=o24S6G9JACXCJXlVl+FUZcRc7r4KpnO6KWb3EDmaZhZNnBMHmklrzVMgD7FMm5qcFZnCRTked8gvt7s3/3uh/PfT6n8K/V1f5+lHho45XbmeH2t6kU4GBybFv+uy3yljbL21XWH44N5cEw7zs4Ep7YSAWJIMkAHCLuV1ymTesnA=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=arm.com; spf=pass smtp.mailfrom=arm.com; dkim=pass (1024-bit key) header.d=arm.com header.i=@arm.com header.b=rbe3MZI+; arc=none smtp.client-ip=217.140.110.172
Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14])
	by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 31D5C1691;
	Tue,  7 Jul 2026 03:07:19 -0700 (PDT)
Received: from LeoBrasDK.cambridge.arm.com (LeoBrasDK.cambridge.arm.com [10.2.212.21])
	by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 5F65D3F85F;
	Tue,  7 Jul 2026 03:07:20 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=arm.com; s=foss;
	t=1783418843; bh=efPPuJBmHOVIcmAa1CJwiO+3EKUgUA53PYhTK93MGSI=;
	h=From:To:Cc:Subject:Date:In-Reply-To:References:From;
	b=rbe3MZI++urCP1OCSOL/NfQrdslSkTwiCgeA9Q9anpf+Ns2m6p4JqP36x4i8l1pF5
	 fb29/Ly4R6dJr8KGLT6MsmCN2M8+HWcEEVpszo+08LPmaT06d5iDmLPqkaq/zbRL69
	 uVvTAbUBciXqLYBrviuDehD4/e50rUuQUuj3aL1o=
From: Leonardo Bras <leo.bras@arm.com>
To: Tian Zheng <zhengtian10@huawei.com>
Cc: Leonardo Bras <leo.bras@arm.com>,
	Inochi Amaoto <inochiama@gmail.com>,
	Marc Zyngier <maz@kernel.org>,
	oupton@kernel.org,
	catalin.marinas@arm.com,
	corbet@lwn.net,
	pbonzini@redhat.com,
	will@kernel.org,
	yuzenghui@huawei.com,
	wangzhou1@hisilicon.com,
	liuyonglong@huawei.com,
	Jonathan.Cameron@huawei.com,
	yezhenyu2@huawei.com,
	linuxarm@huawei.com,
	joey.gouly@arm.com,
	kvmarm@lists.linux.dev,
	kvm@vger.kernel.org,
	linux-arm-kernel@lists.infradead.org,
	linux-doc@vger.kernel.org,
	linux-kernel@vger.kernel.org,
	skhan@linuxfoundation.org,
	suzuki.poulose@arm.com
Subject: Re: [PATCH v3 3/5] KVM: arm64: Add support for FEAT_HDBSS
Date: Tue,  7 Jul 2026 11:07:14 +0100
Message-ID: <akzP0T_Qd9yuZsPI@LeoBrasDK>
X-Mailer: git-send-email 2.55.0
In-Reply-To: <34447d66-8d53-4dc7-82fe-58057f2a5b57@huawei.com>
References: <20260225040421.2683931-1-zhengtian10@huawei.com> <20260225040421.2683931-4-zhengtian10@huawei.com> <ahzUUDAMoHtDFJD3@inochi.infowork> <864ijmvdpy.wl-maz@kernel.org> <ah1KLrpYBXSMM91H@inochi.infowork> <22abfaf8-8636-4ed3-9a5c-fb4fdef1bc19@huawei.com> <aku1N23Szkta9uA6@LeoBrasDK> <34447d66-8d53-4dc7-82fe-58057f2a5b57@huawei.com>
Precedence: bulk
X-Mailing-List: linux-doc@vger.kernel.org
List-Id: <linux-doc.vger.kernel.org>
List-Subscribe: <mailto:linux-doc+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-doc+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=utf-8
Content-Disposition: inline
Content-Transfer-Encoding: 8bit
X-Rspamd-Action: no action
X-Spamd-Result: default: False [-1.66 / 15.00];
	ARC_ALLOW(-1.00)[subspace.kernel.org:s=arc-20240116:i=1];
	DMARC_POLICY_ALLOW(-0.50)[arm.com,none];
	MID_RHS_NOT_FQDN(0.50)[];
	R_SPF_ALLOW(-0.20)[+ip6:2600:3c04:e001:36c::/64:c];
	R_DKIM_ALLOW(-0.20)[arm.com:s=foss];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	MIME_TRACE(0.00)[0:+];
	TAGGED_FROM(0.00)[bounces-95341-lists,linux-doc=lfdr.de];
	RCPT_COUNT_TWELVE(0.00)[23];
	RCVD_TLS_LAST(0.00)[];
	FORWARDED(0.00)[lists@lfdr.de];
	FORGED_RECIPIENTS(0.00)[m:zhengtian10@huawei.com,m:leo.bras@arm.com,m:inochiama@gmail.com,m:maz@kernel.org,m:oupton@kernel.org,m:catalin.marinas@arm.com,m:corbet@lwn.net,m:pbonzini@redhat.com,m:will@kernel.org,m:yuzenghui@huawei.com,m:wangzhou1@hisilicon.com,m:liuyonglong@huawei.com,m:Jonathan.Cameron@huawei.com,m:yezhenyu2@huawei.com,m:linuxarm@huawei.com,m:joey.gouly@arm.com,m:kvmarm@lists.linux.dev,m:kvm@vger.kernel.org,m:linux-arm-kernel@lists.infradead.org,m:linux-doc@vger.kernel.org,m:linux-kernel@vger.kernel.org,m:skhan@linuxfoundation.org,m:suzuki.poulose@arm.com,s:lists@lfdr.de];
	FORGED_SENDER_MAILLIST(0.00)[];
	FORGED_SENDER(0.00)[leo.bras@arm.com,linux-doc@vger.kernel.org];
	FREEMAIL_CC(0.00)[arm.com,gmail.com,kernel.org,lwn.net,redhat.com,huawei.com,hisilicon.com,lists.linux.dev,vger.kernel.org,lists.infradead.org,linuxfoundation.org];
	FROM_HAS_DN(0.00)[];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	TO_DN_SOME(0.00)[];
	FORGED_SENDER_FORWARDING(0.00)[];
	RCVD_COUNT_FIVE(0.00)[5];
	PRECEDENCE_BULK(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[leo.bras@arm.com,linux-doc@vger.kernel.org];
	DKIM_TRACE(0.00)[arm.com:+];
	ALIAS_RESOLVED(0.00)[];
	TAGGED_RCPT(0.00)[linux-doc];
	FORGED_RECIPIENTS_FORWARDING(0.00)[];
	ASN(0.00)[asn:63949, ipnet:2600:3c04::/32, country:SG];
	RCVD_VIA_SMTP_AUTH(0.00)[];
	DBL_BLOCKED_OPENRESOLVER(0.00)[arm.com:from_mime,arm.com:dkim,huawei.com:email,tor.lore.kernel.org:helo,tor.lore.kernel.org:rdns,vger.kernel.org:from_smtp]
X-Rspamd-Server: lfdr
X-Rspamd-Queue-Id: 3119A71A252

On Tue, Jul 07, 2026 at 02:11:23PM +0800, Tian Zheng wrote:
> 
> On 7/6/2026 10:01 PM, Leonardo Bras wrote:
> > On Fri, Jun 05, 2026 at 04:29:49PM +0800, Tian Zheng wrote:
> > > On 6/1/2026 5:05 PM, Inochi Amaoto wrote:
> > > > On Mon, Jun 01, 2026 at 09:58:49AM +0100, Marc Zyngier wrote:
> > > > > On Mon, 01 Jun 2026 01:50:22 +0100,
> > > > > Inochi Amaoto <inochiama@gmail.com> wrote:
> > > > > > On Wed, Feb 25, 2026 at 12:04:19PM +0800, Tian Zheng wrote:
> > > > > > > From: eillon <yezhenyu2@huawei.com>
> > > > > > > 
> > > > > > > Armv9.5 introduces the Hardware Dirty Bit State Structure (HDBSS) feature,
> > > > > > > indicated by ID_AA64MMFR1_EL1.HAFDBS == 0b0100. A CPU capability is added
> > > > > > > to notify the user of the feature.
> > > > > > > 
> > > > > > > Add KVM_CAP_ARM_HW_DIRTY_STATE_TRACK ioctl and basic framework for
> > > > > > > ARM64 HDBSS support. Since the HDBSS buffer size is configurable and
> > > > > > > cannot be determined at KVM initialization, an IOCTL interface is
> > > > > > > required.
> > > > > > > 
> > > > > > > Actually exposing the new capability to user space happens in a later
> > > > > > > patch.
> > > > > > > 
> > > > > > > Signed-off-by: eillon <yezhenyu2@huawei.com>
> > > > > > > Signed-off-by: Tian Zheng <zhengtian10@huawei.com>
> > > > > > > ---
> > > > > > >    arch/arm64/include/asm/cpufeature.h |  5 +++++
> > > > > > >    arch/arm64/kernel/cpufeature.c      | 12 ++++++++++++
> > > > > > >    arch/arm64/tools/cpucaps            |  1 +
> > > > > > >    include/uapi/linux/kvm.h            |  1 +
> > > > > > >    tools/include/uapi/linux/kvm.h      |  1 +
> > > > > > >    5 files changed, 20 insertions(+)
> > > > > > > 
> > > > > > > diff --git a/arch/arm64/include/asm/cpufeature.h b/arch/arm64/include/asm/cpufeature.h
> > > > > > > index 4de51f8d92cb..dcc2e2cad5ad 100644
> > > > > > > --- a/arch/arm64/include/asm/cpufeature.h
> > > > > > > +++ b/arch/arm64/include/asm/cpufeature.h
> > > > > > > @@ -856,6 +856,11 @@ static inline bool system_supports_haft(void)
> > > > > > >    	return cpus_have_final_cap(ARM64_HAFT);
> > > > > > >    }
> > > > > > > 
> > > > > > > +static inline bool system_supports_hdbss(void)
> > > > > > > +{
> > > > > > > +	return cpus_have_final_cap(ARM64_HAS_HDBSS);
> > > > > > > +}
> > > > > > > +
> > > > > > >    static __always_inline bool system_supports_mpam(void)
> > > > > > >    {
> > > > > > >    	return alternative_has_cap_unlikely(ARM64_MPAM);
> > > > > > > diff --git a/arch/arm64/kernel/cpufeature.c b/arch/arm64/kernel/cpufeature.c
> > > > > > > index c31f8e17732a..348b0afffc3e 100644
> > > > > > > --- a/arch/arm64/kernel/cpufeature.c
> > > > > > > +++ b/arch/arm64/kernel/cpufeature.c
> > > > > > > @@ -2124,6 +2124,11 @@ static bool hvhe_possible(const struct arm64_cpu_capabilities *entry,
> > > > > > >    	return arm64_test_sw_feature_override(ARM64_SW_FEATURE_OVERRIDE_HVHE);
> > > > > > >    }
> > > > > > > 
> > > > > > > +static bool has_vhe_hdbss(const struct arm64_cpu_capabilities *entry, int cope)
> > > > > > > +{
> > > > > > > +	return is_kernel_in_hyp_mode() && has_cpuid_feature(entry, cope);
> > > > > > > +}
> > > > > > > +
> > > > > > >    bool cpu_supports_bbml2_noabort(void)
> > > > > > >    {
> > > > > > >    	/*
> > > > > > > @@ -2759,6 +2764,13 @@ static const struct arm64_cpu_capabilities arm64_features[] = {
> > > > > > >    		ARM64_CPUID_FIELDS(ID_AA64MMFR1_EL1, HAFDBS, HAFT)
> > > > > > >    	},
> > > > > > >    #endif
> > > > > > > +	{
> > > > > > > +		.desc = "Hardware Dirty state tracking structure (HDBSS)",
> > > > > > > +		.type = ARM64_CPUCAP_SYSTEM_FEATURE,
> > > > > > > +		.capability = ARM64_HAS_HDBSS,
> > > > > > > +		.matches = has_vhe_hdbss,
> > > > > > > +		ARM64_CPUID_FIELDS(ID_AA64MMFR1_EL1, HAFDBS, HDBSS)
> > > > > > > +	},
> > > > > > >    	{
> > > > > > >    		.desc = "CRC32 instructions",
> > > > > > >    		.capability = ARM64_HAS_CRC32,
> > > > > > > diff --git a/arch/arm64/tools/cpucaps b/arch/arm64/tools/cpucaps
> > > > > > > index 7261553b644b..f6ece5b85532 100644
> > > > > > > --- a/arch/arm64/tools/cpucaps
> > > > > > > +++ b/arch/arm64/tools/cpucaps
> > > > > > > @@ -68,6 +68,7 @@ HAS_VA52
> > > > > > >    HAS_VIRT_HOST_EXTN
> > > > > > >    HAS_WFXT
> > > > > > >    HAS_XNX
> > > > > > > +HAS_HDBSS
> > > > > > >    HAFT
> > > > > > >    HW_DBM
> > > > > > >    KVM_HVHE
> > > > > > > diff --git a/include/uapi/linux/kvm.h b/include/uapi/linux/kvm.h
> > > > > > > index 65500f5db379..15ee42cdbd51 100644
> > > > > > > --- a/include/uapi/linux/kvm.h
> > > > > > > +++ b/include/uapi/linux/kvm.h
> > > > > > > @@ -985,6 +985,7 @@ struct kvm_enable_cap {
> > > > > > >    #define KVM_CAP_ARM_SEA_TO_USER 245
> > > > > > >    #define KVM_CAP_S390_USER_OPEREXEC 246
> > > > > > >    #define KVM_CAP_S390_KEYOP 247
> > > > > > > +#define KVM_CAP_ARM_HW_DIRTY_STATE_TRACK 248
> > > > > > > 
> > > > > > >    struct kvm_irq_routing_irqchip {
> > > > > > >    	__u32 irqchip;
> > > > > > > diff --git a/tools/include/uapi/linux/kvm.h b/tools/include/uapi/linux/kvm.h
> > > > > > > index dddb781b0507..93e0a1e14dc7 100644
> > > > > > > --- a/tools/include/uapi/linux/kvm.h
> > > > > > > +++ b/tools/include/uapi/linux/kvm.h
> > > > > > > @@ -974,6 +974,7 @@ struct kvm_enable_cap {
> > > > > > >    #define KVM_CAP_GUEST_MEMFD_FLAGS 244
> > > > > > >    #define KVM_CAP_ARM_SEA_TO_USER 245
> > > > > > >    #define KVM_CAP_S390_USER_OPEREXEC 246
> > > > > > > +#define KVM_CAP_ARM_HW_DIRTY_STATE_TRACK 248
> > > > > > > 
> > > > > > >    struct kvm_irq_routing_irqchip {
> > > > > > >    	__u32 irqchip;
> > > > > > > --
> > > > > > > 2.33.0
> > > > > > > 
> > > > > > Instead of having these architecture specific capability, I wonder if
> > > > > > we can add a generic capability like "KVM_CAP_HW_DIRTY_STATE", so
> > > > > > other architecture supports similar things can reuse this capability,
> > > > > What of the existing stuff doing the same thing? x86's PML, to start
> > > > > with?
> > > > > 
> > > > In fact I think the HDBSS is the first one with non-fixed size.
> > > > Although there is a in process RISC-V extension for it, there will
> > > > be a long story to make it ratified.
> > > > 
> > > > > > For this generic thing I suggest, the getter returns the max support
> > > > > > entry count (or the buffer size) it supports like the dirty ring
> > > > > > capability. And the setter just let the architecture set the parameters
> > > > > > based on the user request.
> > > > > This looks wrong on a number of levels.
> > > > > 
> > > > > - If you want something generic, there is the existing dirty
> > > > >     log/bitmap. How this stuff is populated is none of the user's
> > > > >     business (trapping write accesses, dirty bit collection from the
> > > > >     PTs, or HW-generated log), and we don't need an extra feature for
> > > > >     it. Performance will obviously suck, but that's what you pay for
> > > > >     something abstracted and cross-architecture.
> > > > > 
> > > > > - If you want something architecture specific, then it can't be
> > > > >     generic, by definition. You get the raw speed and compatibility with
> > > > >     other arch-specific extensions.
> > > > > 
> > > > OK, I agree, it is better to keep this thing arch-specific. Doing a
> > > > generic thing does not benefit too much, I have made a mistake on
> > > > it. Thanks for your kindly explanation.
> > > 
> > > Awesome. Thanks for the review.
> > > 
> > > I agree with Marc—keeping this ARM-specific is the right approach.
> > > Also, in v4 we're removing the ioctl interface entirely. HDBSS will be
> > > auto-enabled during migration setup and auto-disabled when migration
> > > completes, so the capability naming issue becomes moot.
> > > 
> > > I plan to post v4 with the updated approach soon.
> > Hi Tian,
> > 
> > Any updates in the v4?
> > Please let me know if you want help in any kind, in regards to this
> > patchset.
> > 
> > Thanks!
> > Leo
> Hi Leo,
> 
> Thanks for the follow-up. I've finished polishing v4 and am doing one last
> internal review.
> 
> In this version, I've also aligned with the latest HACDBS v2 implementation
> you shared—e.g.,
> auto-inserting KVM_PGTABLE_S2_DBM into pgt->flags during
> kvm_init_stage2_mmu.
> 
> One note: dirty ring mode is not yet supported in v4—the series currently
> focuses on the
> dirty bitmap mode. I'll explicitly call this out in the commit messages
> (including that
> KVM_DIRTY_LOG_MANUAL_PROTECT_ENABLE and related dirty ring components are
> omitted) to avoid
> any confusion during review.
> 
> I plan to send v4 out later this week.
> 
> Thanks,
> Tian

Hi Tian,

Awesome! Thanks for letting me know!
Leo

