
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>[v2,1/4] x86/speculation: Use IBRS if available before calling into firmware - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    [v2,1/4] x86/speculation: Use IBRS if available before calling into firmware</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=178213">Woodhouse, David</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>Feb. 14, 2018, 11:29 p.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;1518650958-550-2-git-send-email-dwmw@amazon.co.uk&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/10220069/mbox/"
   >mbox</a>
|
   <a href="/patch/10220069/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/10220069/">/patch/10220069/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org
	[172.30.200.125])
	by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id
	9446D6055C for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Wed, 14 Feb 2018 23:30:54 +0000 (UTC)
Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 8B4B529087
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Wed, 14 Feb 2018 23:30:54 +0000 (UTC)
Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486)
	id 7DFD32908A; Wed, 14 Feb 2018 23:30:54 +0000 (UTC)
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on
	pdx-wl-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-7.0 required=2.0 tests=BAYES_00,DKIM_SIGNED,
	DKIM_VALID, DKIM_VALID_AU,
	RCVD_IN_DNSWL_HI autolearn=ham version=3.3.1
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id C0ECC29087
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Wed, 14 Feb 2018 23:30:53 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1032193AbeBNXad (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Wed, 14 Feb 2018 18:30:33 -0500
Received: from smtp-fw-9102.amazon.com ([207.171.184.29]:49200 &quot;EHLO
	smtp-fw-9102.amazon.com&quot; rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S1032063AbeBNX3k (ORCPT
	&lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Wed, 14 Feb 2018 18:29:40 -0500
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=amazon.co.uk; i=@amazon.co.uk; q=dns/txt;
	s=amazon201209; t=1518650979; x=1550186979;
	h=from:to:subject:date:message-id:in-reply-to:references;
	bh=qvkbHgws/i3bNj+FKBJqUrFxUzxybY25/tiIdMtGyHQ=;
	b=epfNr65h1cfUrft2xmylKqZYv4YipLj5ImZs2cjihHFAPKPWt7X8jdJg
	ejhZbhrA+4s37sfXfixtGtVlDiXXafHSh/pWsihq+4nloaGYqndlZs+IX
	WgjySjzAM9wNdZp+xiTQMZlnIvRAUfAHqVjS04PCJCbOIMSSVWKi8+DD6 I=;
X-IronPort-AV: E=Sophos;i=&quot;5.46,514,1511827200&quot;; d=&quot;scan&#39;208&quot;;a=&quot;594913242&quot;
Received: from sea3-co-svc-lb6-vlan3.sea.amazon.com (HELO
	email-inbound-relay-1a-7d76a15f.us-east-1.amazon.com)
	([10.47.22.38]) by smtp-border-fw-out-9102.sea19.amazon.com with
	ESMTP/TLS/DHE-RSA-AES256-SHA; 14 Feb 2018 23:29:36 +0000
Received: from uc8d3ff76b9bc5848a9cc.ant.amazon.com
	(iad1-ws-svc-lb91-vlan2.amazon.com [10.0.103.146])
	by email-inbound-relay-1a-7d76a15f.us-east-1.amazon.com
	(8.14.7/8.14.7) with ESMTP id w1ENTQO0076164
	(version=TLSv1/SSLv3 cipher=DHE-RSA-AES256-SHA bits=256 verify=NO);
	Wed, 14 Feb 2018 23:29:29 GMT
Received: from uc8d3ff76b9bc5848a9cc.ant.amazon.com (localhost [127.0.0.1])
	by uc8d3ff76b9bc5848a9cc.ant.amazon.com (8.15.2/8.15.2/Debian-3)
	with ESMTP id w1ENTO6K000882; Wed, 14 Feb 2018 23:29:25 GMT
Received: (from dwmw@localhost)
	by uc8d3ff76b9bc5848a9cc.ant.amazon.com (8.15.2/8.15.2/Submit) id
	w1ENTNTj000881; Wed, 14 Feb 2018 23:29:23 GMT
From: David Woodhouse &lt;dwmw@amazon.co.uk&gt;
To: tglx@linutronix.de, karahmed@amazon.de, x86@kernel.org,
	kvm@vger.kernel.org, torvalds@linux-foundation.org,
	pbonzini@redhat.com, linux-kernel@vger.kernel.org, bp@alien8.de,
	peterz@infradead.org, jmattson@google.com, rkrcmar@redhat.com,
	arjan.van.de.ven@intel.com, dave.hansen@intel.com, mingo@kernel.org
Subject: [PATCH v2 1/4] x86/speculation: Use IBRS if available before
	calling into firmware
Date: Wed, 14 Feb 2018 23:29:15 +0000
Message-Id: &lt;1518650958-550-2-git-send-email-dwmw@amazon.co.uk&gt;
X-Mailer: git-send-email 2.7.4
In-Reply-To: &lt;1518650958-550-1-git-send-email-dwmw@amazon.co.uk&gt;
References: &lt;1518650958-550-1-git-send-email-dwmw@amazon.co.uk&gt;
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=178213">Woodhouse, David</a> - Feb. 14, 2018, 11:29 p.m.</div>
<pre class="content">
Retpoline means the kernel is safe because it has no indirect branches.
But firmware isn&#39;t, so use IBRS for firmware calls if it&#39;s available.

Block preemption while IBRS is set, although in practice the call sites
already had to be doing that.

Ignore hpwdt.c for now. It&#39;s taking spinlocks and calling into firmware
code, from an NMI handler. I don&#39;t want to touch that with a bargepole.
<span class="signed-off-by">
Signed-off-by: David Woodhouse &lt;dwmw@amazon.co.uk&gt;</span>
---
 arch/x86/include/asm/apm.h           |  6 ++++++
 arch/x86/include/asm/cpufeatures.h   |  1 +
 arch/x86/include/asm/efi.h           | 17 ++++++++++++++--
 arch/x86/include/asm/nospec-branch.h | 39 +++++++++++++++++++++++++++---------
 arch/x86/kernel/cpu/bugs.c           | 12 ++++++++++-
 5 files changed, 63 insertions(+), 12 deletions(-)
</pre>
</div>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=169057">Jim Mattson</a> - Feb. 15, 2018, 12:46 a.m.</div>
<pre class="content">
On Wed, Feb 14, 2018 at 3:29 PM, David Woodhouse &lt;dwmw@amazon.co.uk&gt; wrote:
<span class="quote">
&gt; +#define alternative_msr_write(_msr, _val, _feature)            \</span>
<span class="quote">&gt; +       asm volatile(ALTERNATIVE(&quot;&quot;,                            \</span>
<span class="quote">&gt; +                                &quot;movl %[msr], %%ecx\n\t&quot;       \</span>
<span class="quote">&gt; +                                &quot;movl %[val], %%eax\n\t&quot;       \</span>
<span class="quote">&gt; +                                &quot;movl $0, %%edx\n\t&quot;           \</span>
<span class="quote">&gt; +                                &quot;wrmsr&quot;,                       \</span>
<span class="quote">&gt; +                                _feature)                      \</span>
<span class="quote">&gt; +                    : : [msr] &quot;i&quot; (_msr), [val] &quot;i&quot; (_val)     \</span>
<span class="quote">&gt; +                    : &quot;eax&quot;, &quot;ecx&quot;, &quot;edx&quot;, &quot;memory&quot;)</span>
<span class="quote">&gt; +</span>

It&#39;s not needed now, but this would be more generally useful if the
high 32 bits of the MSR value could also be specified.
</pre>
</div>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=308">David Woodhouse</a> - Feb. 15, 2018, 9:21 a.m.</div>
<pre class="content">
On Wed, 2018-02-14 at 16:46 -0800, Jim Mattson wrote:
<span class="quote">&gt; On Wed, Feb 14, 2018 at 3:29 PM, David Woodhouse &lt;dwmw@amazon.co.uk&gt; wrote:</span>
<span class="quote">&gt; </span>
<span class="quote">&gt; &gt; +#define alternative_msr_write(_msr, _val, _feature)            \</span>
<span class="quote">&gt; &gt; +       asm volatile(ALTERNATIVE(&quot;&quot;,                            \</span>
<span class="quote">&gt; &gt; +                                &quot;movl %[msr], %%ecx\n\t&quot;       \</span>
<span class="quote">&gt; &gt; +                                &quot;movl %[val], %%eax\n\t&quot;       \</span>
<span class="quote">&gt; &gt; +                                &quot;movl $0, %%edx\n\t&quot;           \</span>
<span class="quote">&gt; &gt; +                                &quot;wrmsr&quot;,                       \</span>
<span class="quote">&gt; &gt; +                                _feature)                      \</span>
<span class="quote">&gt; &gt; +                    : : [msr] &quot;i&quot; (_msr), [val] &quot;i&quot; (_val)     \</span>
<span class="quote">&gt; &gt; +                    : &quot;eax&quot;, &quot;ecx&quot;, &quot;edx&quot;, &quot;memory&quot;)</span>
<span class="quote">&gt; &gt; +</span>
<span class="quote">&gt; </span>
<span class="quote">&gt; It&#39;s not needed now, but this would be more generally useful if the</span>
<span class="quote">&gt; high 32 bits of the MSR value could also be specified.</span>

Yeah, if we ever do want to make it completely generic then we could
move it from nospec-branch.h to alternative.h and make it possible to
set the high word. But for now I&#39;m inclined not to overengineer it.

The idea *was* that Boris was going to bikeshed it away into some other
form, but having just reverted two of those patches I am less inclined
to accept any more of that kind of change that doesn&#39;t actually fix a
real bug.
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
<span class="p_header">diff --git a/arch/x86/include/asm/apm.h b/arch/x86/include/asm/apm.h</span>
<span class="p_header">index 4d4015d..c356098 100644</span>
<span class="p_header">--- a/arch/x86/include/asm/apm.h</span>
<span class="p_header">+++ b/arch/x86/include/asm/apm.h</span>
<span class="p_chunk">@@ -7,6 +7,8 @@</span> <span class="p_context"></span>
 #ifndef _ASM_X86_MACH_DEFAULT_APM_H
 #define _ASM_X86_MACH_DEFAULT_APM_H
 
<span class="p_add">+#include &lt;asm/nospec-branch.h&gt;</span>
<span class="p_add">+</span>
 #ifdef APM_ZERO_SEGS
 #	define APM_DO_ZERO_SEGS \
 		&quot;pushl %%ds\n\t&quot; \
<span class="p_chunk">@@ -32,6 +34,7 @@</span> <span class="p_context"> static inline void apm_bios_call_asm(u32 func, u32 ebx_in, u32 ecx_in,</span>
 	 * N.B. We do NOT need a cld after the BIOS call
 	 * because we always save and restore the flags.
 	 */
<span class="p_add">+	firmware_restrict_branch_speculation_start();</span>
 	__asm__ __volatile__(APM_DO_ZERO_SEGS
 		&quot;pushl %%edi\n\t&quot;
 		&quot;pushl %%ebp\n\t&quot;
<span class="p_chunk">@@ -44,6 +47,7 @@</span> <span class="p_context"> static inline void apm_bios_call_asm(u32 func, u32 ebx_in, u32 ecx_in,</span>
 		  &quot;=S&quot; (*esi)
 		: &quot;a&quot; (func), &quot;b&quot; (ebx_in), &quot;c&quot; (ecx_in)
 		: &quot;memory&quot;, &quot;cc&quot;);
<span class="p_add">+	firmware_restrict_branch_speculation_end();</span>
 }
 
 static inline bool apm_bios_call_simple_asm(u32 func, u32 ebx_in,
<span class="p_chunk">@@ -56,6 +60,7 @@</span> <span class="p_context"> static inline bool apm_bios_call_simple_asm(u32 func, u32 ebx_in,</span>
 	 * N.B. We do NOT need a cld after the BIOS call
 	 * because we always save and restore the flags.
 	 */
<span class="p_add">+	firmware_restrict_branch_speculation_start();</span>
 	__asm__ __volatile__(APM_DO_ZERO_SEGS
 		&quot;pushl %%edi\n\t&quot;
 		&quot;pushl %%ebp\n\t&quot;
<span class="p_chunk">@@ -68,6 +73,7 @@</span> <span class="p_context"> static inline bool apm_bios_call_simple_asm(u32 func, u32 ebx_in,</span>
 		  &quot;=S&quot; (si)
 		: &quot;a&quot; (func), &quot;b&quot; (ebx_in), &quot;c&quot; (ecx_in)
 		: &quot;memory&quot;, &quot;cc&quot;);
<span class="p_add">+	firmware_restrict_branch_speculation_end();</span>
 	return error;
 }
 
<span class="p_header">diff --git a/arch/x86/include/asm/cpufeatures.h b/arch/x86/include/asm/cpufeatures.h</span>
<span class="p_header">index 73b5fff..66c1434 100644</span>
<span class="p_header">--- a/arch/x86/include/asm/cpufeatures.h</span>
<span class="p_header">+++ b/arch/x86/include/asm/cpufeatures.h</span>
<span class="p_chunk">@@ -211,6 +211,7 @@</span> <span class="p_context"></span>
 #define X86_FEATURE_RSB_CTXSW		( 7*32+19) /* &quot;&quot; Fill RSB on context switches */
 
 #define X86_FEATURE_USE_IBPB		( 7*32+21) /* &quot;&quot; Indirect Branch Prediction Barrier enabled */
<span class="p_add">+#define X86_FEATURE_USE_IBRS_FW		( 7*32+22) /* &quot;&quot; Use IBRS during runtime firmware calls */</span>
 
 /* Virtualization flags: Linux defined, word 8 */
 #define X86_FEATURE_TPR_SHADOW		( 8*32+ 0) /* Intel TPR Shadow */
<span class="p_header">diff --git a/arch/x86/include/asm/efi.h b/arch/x86/include/asm/efi.h</span>
<span class="p_header">index 85f6ccb..a399c1e 100644</span>
<span class="p_header">--- a/arch/x86/include/asm/efi.h</span>
<span class="p_header">+++ b/arch/x86/include/asm/efi.h</span>
<span class="p_chunk">@@ -6,6 +6,7 @@</span> <span class="p_context"></span>
 #include &lt;asm/pgtable.h&gt;
 #include &lt;asm/processor-flags.h&gt;
 #include &lt;asm/tlb.h&gt;
<span class="p_add">+#include &lt;asm/nospec-branch.h&gt;</span>
 
 /*
  * We map the EFI regions needed for runtime services non-contiguously,
<span class="p_chunk">@@ -36,8 +37,18 @@</span> <span class="p_context"></span>
 
 extern asmlinkage unsigned long efi_call_phys(void *, ...);
 
<span class="p_del">-#define arch_efi_call_virt_setup()	kernel_fpu_begin()</span>
<span class="p_del">-#define arch_efi_call_virt_teardown()	kernel_fpu_end()</span>
<span class="p_add">+#define arch_efi_call_virt_setup()					\</span>
<span class="p_add">+({									\</span>
<span class="p_add">+	kernel_fpu_begin();						\</span>
<span class="p_add">+	firmware_restrict_branch_speculation_start();			\</span>
<span class="p_add">+})</span>
<span class="p_add">+</span>
<span class="p_add">+#define arch_efi_call_virt_teardown()					\</span>
<span class="p_add">+({									\</span>
<span class="p_add">+	firmware_restrict_branch_speculation_end();			\</span>
<span class="p_add">+	kernel_fpu_end();						\</span>
<span class="p_add">+})</span>
<span class="p_add">+</span>
 
 /*
  * Wrap all the virtual calls in a way that forces the parameters on the stack.
<span class="p_chunk">@@ -73,6 +84,7 @@</span> <span class="p_context"> struct efi_scratch {</span>
 	efi_sync_low_kernel_mappings();					\
 	preempt_disable();						\
 	__kernel_fpu_begin();						\
<span class="p_add">+	firmware_restrict_branch_speculation_start();			\</span>
 									\
 	if (efi_scratch.use_pgd) {					\
 		efi_scratch.prev_cr3 = __read_cr3();			\
<span class="p_chunk">@@ -91,6 +103,7 @@</span> <span class="p_context"> struct efi_scratch {</span>
 		__flush_tlb_all();					\
 	}								\
 									\
<span class="p_add">+	firmware_restrict_branch_speculation_end();			\</span>
 	__kernel_fpu_end();						\
 	preempt_enable();						\
 })
<span class="p_header">diff --git a/arch/x86/include/asm/nospec-branch.h b/arch/x86/include/asm/nospec-branch.h</span>
<span class="p_header">index 76b0585..0995c6a 100644</span>
<span class="p_header">--- a/arch/x86/include/asm/nospec-branch.h</span>
<span class="p_header">+++ b/arch/x86/include/asm/nospec-branch.h</span>
<span class="p_chunk">@@ -163,17 +163,38 @@</span> <span class="p_context"> static inline void vmexit_fill_RSB(void)</span>
 #endif
 }
 
<span class="p_add">+#define alternative_msr_write(_msr, _val, _feature)		\</span>
<span class="p_add">+	asm volatile(ALTERNATIVE(&quot;&quot;,				\</span>
<span class="p_add">+				 &quot;movl %[msr], %%ecx\n\t&quot;	\</span>
<span class="p_add">+				 &quot;movl %[val], %%eax\n\t&quot;	\</span>
<span class="p_add">+				 &quot;movl $0, %%edx\n\t&quot;		\</span>
<span class="p_add">+				 &quot;wrmsr&quot;,			\</span>
<span class="p_add">+				 _feature)			\</span>
<span class="p_add">+		     : : [msr] &quot;i&quot; (_msr), [val] &quot;i&quot; (_val)	\</span>
<span class="p_add">+		     : &quot;eax&quot;, &quot;ecx&quot;, &quot;edx&quot;, &quot;memory&quot;)</span>
<span class="p_add">+</span>
 static inline void indirect_branch_prediction_barrier(void)
 {
<span class="p_del">-	asm volatile(ALTERNATIVE(&quot;&quot;,</span>
<span class="p_del">-				 &quot;movl %[msr], %%ecx\n\t&quot;</span>
<span class="p_del">-				 &quot;movl %[val], %%eax\n\t&quot;</span>
<span class="p_del">-				 &quot;movl $0, %%edx\n\t&quot;</span>
<span class="p_del">-				 &quot;wrmsr&quot;,</span>
<span class="p_del">-				 X86_FEATURE_USE_IBPB)</span>
<span class="p_del">-		     : : [msr] &quot;i&quot; (MSR_IA32_PRED_CMD),</span>
<span class="p_del">-			 [val] &quot;i&quot; (PRED_CMD_IBPB)</span>
<span class="p_del">-		     : &quot;eax&quot;, &quot;ecx&quot;, &quot;edx&quot;, &quot;memory&quot;);</span>
<span class="p_add">+	alternative_msr_write(MSR_IA32_PRED_CMD, PRED_CMD_IBPB,</span>
<span class="p_add">+			      X86_FEATURE_USE_IBPB);</span>
<span class="p_add">+}</span>
<span class="p_add">+</span>
<span class="p_add">+/*</span>
<span class="p_add">+ * With retpoline, we must use IBRS to restrict branch prediction</span>
<span class="p_add">+ * before calling into firmware.</span>
<span class="p_add">+ */</span>
<span class="p_add">+static inline void firmware_restrict_branch_speculation_start(void)</span>
<span class="p_add">+{</span>
<span class="p_add">+	preempt_disable();</span>
<span class="p_add">+	alternative_msr_write(MSR_IA32_SPEC_CTRL, SPEC_CTRL_IBRS,</span>
<span class="p_add">+			      X86_FEATURE_USE_IBRS_FW);</span>
<span class="p_add">+}</span>
<span class="p_add">+</span>
<span class="p_add">+static inline void firmware_restrict_branch_speculation_end(void)</span>
<span class="p_add">+{</span>
<span class="p_add">+	alternative_msr_write(MSR_IA32_SPEC_CTRL, 0,</span>
<span class="p_add">+			      X86_FEATURE_USE_IBRS_FW);</span>
<span class="p_add">+	preempt_enable();</span>
 }
 
 #endif /* __ASSEMBLY__ */
<span class="p_header">diff --git a/arch/x86/kernel/cpu/bugs.c b/arch/x86/kernel/cpu/bugs.c</span>
<span class="p_header">index d71c8b5..bfca937 100644</span>
<span class="p_header">--- a/arch/x86/kernel/cpu/bugs.c</span>
<span class="p_header">+++ b/arch/x86/kernel/cpu/bugs.c</span>
<span class="p_chunk">@@ -300,6 +300,15 @@</span> <span class="p_context"> static void __init spectre_v2_select_mitigation(void)</span>
 		setup_force_cpu_cap(X86_FEATURE_USE_IBPB);
 		pr_info(&quot;Spectre v2 mitigation: Enabling Indirect Branch Prediction Barrier\n&quot;);
 	}
<span class="p_add">+</span>
<span class="p_add">+	/*</span>
<span class="p_add">+	 * Retpoline means the kernel is safe because it has no indirect</span>
<span class="p_add">+	 * branches. But firmware isn&#39;t, so use IBRS to protect that.</span>
<span class="p_add">+	 */</span>
<span class="p_add">+	if (boot_cpu_has(X86_FEATURE_IBRS)) {</span>
<span class="p_add">+		setup_force_cpu_cap(X86_FEATURE_USE_IBRS_FW);</span>
<span class="p_add">+		pr_info(&quot;Enabling Restricted Speculation for firmware calls\n&quot;);</span>
<span class="p_add">+	}</span>
 }
 
 #undef pr_fmt
<span class="p_chunk">@@ -326,8 +335,9 @@</span> <span class="p_context"> ssize_t cpu_show_spectre_v2(struct device *dev, struct device_attribute *attr, c</span>
 	if (!boot_cpu_has_bug(X86_BUG_SPECTRE_V2))
 		return sprintf(buf, &quot;Not affected\n&quot;);
 
<span class="p_del">-	return sprintf(buf, &quot;%s%s%s\n&quot;, spectre_v2_strings[spectre_v2_enabled],</span>
<span class="p_add">+	return sprintf(buf, &quot;%s%s%s%s\n&quot;, spectre_v2_strings[spectre_v2_enabled],</span>
 		       boot_cpu_has(X86_FEATURE_USE_IBPB) ? &quot;, IBPB&quot; : &quot;&quot;,
<span class="p_add">+		       boot_cpu_has(X86_FEATURE_USE_IBRS_FW) ? &quot;, IBRS_FW&quot; : &quot;&quot;,</span>
 		       spectre_v2_module_string());
 }
 #endif

</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



