// Seed: 3302789741
module module_0 (
    output wor  id_0,
    output tri0 id_1
    , id_3
);
  assign id_0 = id_3;
  assign module_2.id_1 = 0;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input  wand  id_0,
    output wand  id_1,
    input  uwire id_2,
    input  tri   id_3,
    input  tri0  id_4,
    input  wire  id_5
);
  always @(posedge id_2) begin : LABEL_0
    assert (id_4);
  end
  module_0 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_2 (
    input supply1 id_0,
    input supply1 id_1,
    input tri1 id_2,
    input uwire id_3,
    output wire id_4
);
  assign id_4 = id_3;
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
