#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Fri Dec 11 23:11:03 2015
# Process ID: 5820
# Log file: C:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/audio3/vivado.log
# Journal file: C:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/audio3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/audio3/audio.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rz252/Desktop/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:55 ; elapsed = 00:00:24 . Memory (MB): peak = 712.039 ; gain = 159.652
set_property ip_repo_paths  c:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/ip_repo'.
update_ip_catalog: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 720.703 ; gain = 8.664
open_bd_design {C:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/audio3/audio.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:user:zed_audio_ctrl:1.0 - zed_audio_ctrl_0
Adding component instance block -- xilinx.com:hls:voicerec:1.0 - voicerec_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.2 - axi_bram_ctrl_0_bram
ERROR: [BD 41-6] voicerec_0 does not have a port called ap_clk
ERROR: [BD 41-6] voicerec_0 does not have a port called ap_rst_n
ERROR: [BD 41-6] voicerec_0 does not have a port called interrupt
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
WARNING: [BD 41-434] Could not find an IP with XCI file by name: system_auto_pc_2 
ERROR: [BD 41-352] Error propagating port maps. An interface pin on a non-hierarchy block must have a port map: /voicerec_0/s_axi_voicerec_ctrl
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
WARNING: [BD 41-434] Could not find an IP with XCI file by name: system_auto_pc_1 
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
ERROR: [BD 41-352] Error propagating port maps. An interface pin on a non-hierarchy block must have a port map: /voicerec_0/m_axi_voicerec_inSound
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
WARNING: [BD 41-434] Could not find an IP with XCI file by name: system_auto_pc_3 
Successfully read diagram <system> from BD file <C:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/audio3/audio.srcs/sources_1/bd/system/system.bd>
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
WARNING: [BD 41-597] NET <voicerec_0_interrupt> has no source
Wrote  : <C:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/audio3/audio.srcs/sources_1/bd/system/system.bd> 
open_bd_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 854.457 ; gain = 106.352
ERROR: [Common 17-39] 'open_bd_design' failed due to earlier errors.
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M03_AXI] [get_bd_intf_nets voicerec_0_m_axi_voicerec_inSound] [get_bd_cells voicerec_0]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M02_AXI] [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_cells axi_bram_ctrl_0]
delete_bd_objs [get_bd_cells axi_bram_ctrl_0_bram]
set_property location {2 730 320} [get_bd_cells processing_system7_0_axi_periph]
set_property location {1 341 271} [get_bd_cells processing_system7_0]
set_property location {1 190 231} [get_bd_cells processing_system7_0]
set_property location {2 764 -44} [get_bd_cells processing_system7_0]
set_property location {1 332 512} [get_bd_cells rst_processing_system7_0_100M]
set_property location {1 306 148} [get_bd_cells processing_system7_0]
set_property location {1350 70} [get_bd_ports BCLK]
undo
INFO: [Common 17-17] undo 'set_property location {1350 70} [get_bd_ports BCLK]'
set_property location {1347 59} [get_bd_intf_ports GPIO]
undo
INFO: [Common 17-17] undo 'set_property location {1347 59} [get_bd_intf_ports GPIO]'
set_property location {1385 85} [get_bd_intf_ports DDR]
set_property location {1376 141} [get_bd_intf_ports IIC_1]
set_property location {1323 103} [get_bd_intf_ports FIXED_IO]
set_property location {1329 23} [get_bd_intf_ports DDR]
set_property location {1317 65} [get_bd_intf_ports FIXED_IO]
set_property location {1314 38} [get_bd_intf_ports DDR]
set_property location {1320 79} [get_bd_intf_ports IIC_1]
set_property location {2 721 269} [get_bd_cells processing_system7_0_axi_periph]
set_property location {2 726 217} [get_bd_cells processing_system7_0_axi_periph]
set_property location {2 744 230} [get_bd_cells processing_system7_0_axi_periph]
set_property location {2 747 294} [get_bd_cells processing_system7_0_axi_periph]
set_property location {2 742 295} [get_bd_cells processing_system7_0_axi_periph]
set_property location {2 743 244} [get_bd_cells processing_system7_0_axi_periph]
set_property location {2 741 345} [get_bd_cells processing_system7_0_axi_periph]
set_property location {1326 109} [get_bd_ports FCLK_CLK1]
set_property location {1291 267} [get_bd_intf_ports GPIO2]
set_property location {1276 241} [get_bd_intf_ports GPIO]
set_property location {1279 290} [get_bd_intf_ports GPIO2]
set_property location {1279 273} [get_bd_intf_ports GPIO]
set_property location {3 1132 410} [get_bd_cells zed_audio_ctrl_0]
set_property location {3 1134 387} [get_bd_cells zed_audio_ctrl_0]
set_property location {3 1138 228} [get_bd_cells axi_gpio_0]
set_property location {3 1141 203} [get_bd_cells axi_gpio_0]
set_property location {3 1144 336} [get_bd_cells zed_audio_ctrl_0]
set_property location {1285 202} [get_bd_intf_ports GPIO2]
set_property location {1279 334} [get_bd_ports LRCLK]
set_property location {1282 361} [get_bd_ports SDATA_O]
save_bd_design
WARNING: [BD 41-597] NET <voicerec_0_interrupt> has no source
Wrote  : <C:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/audio3/audio.srcs/sources_1/bd/system/system.bd> 
set_property ip_repo_paths  {c:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/ip_repo C:/Users/rz252/Desktop/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rz252/Desktop/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip'.
update_ip_catalog: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 854.457 ; gain = 0.000
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:voicerec:1.0 voicerec_0
endgroup
delete_bd_objs [get_bd_cells voicerec_0]
set_property ip_repo_paths  c:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/ip_repo'.
update_ip_catalog: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 914.668 ; gain = 0.000
set_property ip_repo_paths  {c:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/ip_repo C:/Users/rz252/Desktop/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rz252/Desktop/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip'.
update_ip_catalog: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 914.668 ; gain = 0.000
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:voicerec:1.0 voicerec_0
endgroup
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/voicerec_0/ap_clk

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins voicerec_0/s_axi_voicerec_ctrl]
</voicerec_0/s_axi_voicerec_ctrl/Reg> is being mapped into </processing_system7_0/Data> at <0x43C10000[ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/axi_gpio_0/S_AXI" Clk "Auto" }  [get_bd_intf_pins voicerec_0/m_axi_voicerec_inSound]
INFO: [BD 41-1051] The usage <register> of peripheral </voicerec_0/s_axi_voicerec_ctrl/Reg> does not match usage <memory> of master </voicerec_0/Data_m_axi_voicerec_inSound> and will not be auto assigned
INFO: [BD 41-731] Override this restriction by assigning the peripheral manually. Drag it over the target address space in the GUI, or see assign_bd_address -help.
endgroup
validate_bd_design
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
CRITICAL WARNING: [BD 41-1356] Address block </voicerec_0/s_axi_voicerec_ctrl/Reg> is not mapped into </voicerec_0/Data_m_axi_voicerec_inSound>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/processing_system7_0/IRQ_F2P

validate_bd_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:40 . Memory (MB): peak = 961.934 ; gain = 30.098
connect_bd_net -net [get_bd_nets voicerec_0_interrupt] [get_bd_pins voicerec_0/interrupt]
assign_bd_address [get_bd_addr_segs {voicerec_0/s_axi_voicerec_ctrl/Reg }]
</voicerec_0/s_axi_voicerec_ctrl/Reg> is being mapped into </voicerec_0/Data_m_axi_voicerec_inSound> at <0x43C10000[ 64K ]>
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Address block </axi_gpio_0/S_AXI/Reg> is not mapped into </voicerec_0/Data_m_axi_voicerec_inSound>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </zed_audio_ctrl_0/S_AXI/reg0> is not mapped into </voicerec_0/Data_m_axi_voicerec_inSound>. Please use Address Editor to either map or exclude it.
validate_bd_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 961.934 ; gain = 0.000
assign_bd_address [get_bd_addr_segs {axi_gpio_0/S_AXI/Reg zed_audio_ctrl_0/S_AXI/reg0 }]
</zed_audio_ctrl_0/S_AXI/reg0> is being mapped into </voicerec_0/Data_m_axi_voicerec_inSound> at <0x43C00000[ 64K ]>
</axi_gpio_0/S_AXI/Reg> is being mapped into </voicerec_0/Data_m_axi_voicerec_inSound> at <0x41200000[ 64K ]>
set_property location {3 1212 598} [get_bd_cells voicerec_0]
set_property location {3 1208 654} [get_bd_cells voicerec_0]
set_property location {3 1188 550} [get_bd_cells zed_audio_ctrl_0]
set_property location {3 1179 317} [get_bd_cells voicerec_0]
set_property location {3 1179 642} [get_bd_cells zed_audio_ctrl_0]
set_property location {1428 673} [get_bd_ports SDATA_O]
set_property location {1449 652} [get_bd_ports LRCLK]
connect_bd_net -net [get_bd_nets SDATA_I_1] [get_bd_ports SDATA_I] [get_bd_pins rst_processing_system7_0_100M/dcm_locked]
undo
INFO: [Common 17-17] undo 'connect_bd_net -net [get_bd_nets SDATA_I_1] [get_bd_ports SDATA_I] [get_bd_pins rst_processing_system7_0_100M/dcm_locked]'
set_property location {73 612} [get_bd_ports SDATA_I]
set_property location {80 618} [get_bd_ports SDATA_I]
set_property location {64 624} [get_bd_ports SDATA_I]
validate_bd_design
validate_bd_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 990.199 ; gain = 15.207
reset_target all [get_files  C:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/audio3/audio.srcs/sources_1/bd/system/system.bd]
generate_target all [get_files  C:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/audio3/audio.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
Generated Block Design Tcl file C:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/audio3/audio.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Exporting to file C:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/audio3/audio.srcs/sources_1/bd/system/hw_handoff/system.hwh
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/xbar/s_axi_awid'(2) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/s01_couplers/M_AXI_rid'(1) to net 's01_couplers_to_xbar_RID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/s01_couplers/M_AXI_bid'(1) to net 's01_couplers_to_xbar_BID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/xbar/s_axi_arid'(2) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/S01_AXI_arlock'(1) to net 'voicerec_0_m_axi_voicerec_inSound_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0_axi_periph/S01_AXI_awlock'(1) to net 'voicerec_0_m_axi_voicerec_inSound_AWLOCK'(2) - Only lower order bits will be connected.
Verilog Output written to : system.v
Verilog Output written to : system_wrapper.v
Wrote  : <C:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/audio3/audio.srcs/sources_1/bd/system/system.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] system_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'system_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_gpio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_gpio_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_axi_gpio_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_gpio_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_axi_gpio_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'system_axi_gpio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_axi_gpio_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_zed_audio_ctrl_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_zed_audio_ctrl_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_zed_audio_ctrl_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_zed_audio_ctrl_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_zed_audio_ctrl_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_audio_ctrl_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_rst_processing_system7_0_100M_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_rst_processing_system7_0_100M_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_rst_processing_system7_0_100M_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_rst_processing_system7_0_100M_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'system_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_rst_processing_system7_0_100M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_voicerec_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_voicerec_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_voicerec_0_2'...
WARNING: [IP_Flow 19-519] IP 'system_voicerec_0_2' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'system_voicerec_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'system_voicerec_0_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block voicerec_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_ds_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_ds_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_ds_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_ds_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_ds_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_ds_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_ds_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_ds_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_ds_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_ds_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_ds_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_ds_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m02_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m02_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_3'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_us .
generate_target: Time (s): cpu = 00:01:15 ; elapsed = 00:01:25 . Memory (MB): peak = 1035.957 ; gain = 45.758
regenerate_bd_layout
set_property location {2 704 472} [get_bd_cells voicerec_0]
regenerate_bd_layout
ipx::edit_ip_in_project -upgrade true -name voicerec_v1_0_project -directory C:/Users/rz252/Desktop/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip/voicerec_v1_0_project c:/Users/rz252/Desktop/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip/component.xml
INFO: [Project 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/rz252/desktop/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip/voicerec_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rz252/Desktop/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip'.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1038.262 ; gain = 2.305
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
ipx::merge_project_changes ports [ipx::current_core]
ERROR: [IP_Flow 19-262] [HDL Parser] Failed to parse top module entity.  This can result from an empty entity or module declaration (i.e. no ports or parameters/generics).  Check that design unit "voicerec" of HDL file "c:/users/rz252/desktop/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip/hdl/vhdl/voicerec_voicerec_inSound_m_axi.vhd" is not empty.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'hdl/vhdl/voicerec_voicerec_inSound_m_axi.vhd'.
ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: 'c:/users/rz252/desktop/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip/hdl/verilog/voicerec.v'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: 'c:/users/rz252/desktop/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip/hdl/verilog/voicerec_preprocessSound.v'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: 'c:/users/rz252/desktop/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip/hdl/verilog/voicerec_feedForward.v'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: 'c:/users/rz252/desktop/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip/hdl/verilog/voicerec_processChunk_c.v'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: 'c:/users/rz252/desktop/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip/hdl/verilog/voicerec_sdiv_11ns_32ns_32_15_seq.v'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: 'c:/users/rz252/desktop/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip/hdl/verilog/voicerec_feedForward_weightIH.v'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: 'c:/users/rz252/desktop/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip/hdl/verilog/voicerec_feedForward_hidden.v'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: 'c:/users/rz252/desktop/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip/hdl/verilog/voicerec_dcmp_64ns_64ns_1_1.v'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: 'c:/users/rz252/desktop/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip/hdl/verilog/voicerec_fptrunc_64ns_32_1.v'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: 'c:/users/rz252/desktop/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip/hdl/verilog/voicerec_fmul_32ns_32ns_32_4_max_dsp.v'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: 'c:/users/rz252/desktop/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip/hdl/verilog/voicerec_classifySound.v'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: 'c:/users/rz252/desktop/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip/hdl/verilog/voicerec_processChunk_dctMatrix.v'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: 'c:/users/rz252/desktop/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip/hdl/verilog/voicerec_classifySound_output_r.v'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: 'c:/users/rz252/desktop/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip/hdl/verilog/voicerec_outSound.v'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: 'c:/users/rz252/desktop/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip/hdl/verilog/voicerec_fadd_32ns_32ns_32_5_full_dsp.v'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: 'c:/users/rz252/desktop/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip/hdl/verilog/voicerec_feedForward_weightHO.v'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: 'c:/users/rz252/desktop/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip/hdl/verilog/voicerec_voicerec_ctrl_s_axi.v'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: 'c:/users/rz252/desktop/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip/hdl/verilog/voicerec_faddfsub_32ns_32ns_32_5_full_dsp.v'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: 'c:/users/rz252/desktop/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip/hdl/verilog/voicerec_sitofp_64ns_32_6.v'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: 'c:/users/rz252/desktop/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip/hdl/verilog/voicerec_dadd_64ns_64ns_64_5_full_dsp.v'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: 'c:/users/rz252/desktop/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip/hdl/verilog/voicerec_processChunk_d.v'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: 'c:/users/rz252/desktop/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip/hdl/verilog/voicerec_dadddsub_64ns_64ns_64_5_full_dsp.v'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: 'c:/users/rz252/desktop/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip/hdl/verilog/voicerec_ddiv_64ns_64ns_64_31.v'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: 'c:/users/rz252/desktop/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip/hdl/verilog/voicerec_processChunk_e.v'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: 'c:/users/rz252/desktop/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip/hdl/verilog/voicerec_result.v'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: 'c:/users/rz252/desktop/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip/hdl/verilog/voicerec_dmul_64ns_64ns_64_6_max_dsp.v'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: 'c:/users/rz252/desktop/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip/hdl/verilog/voicerec_FFT_cosVec.v'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: 'c:/users/rz252/desktop/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip/hdl/verilog/voicerec_processChunk.v'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: 'c:/users/rz252/desktop/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip/hdl/verilog/voicerec_fdiv_32ns_32ns_32_16.v'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: 'c:/users/rz252/desktop/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip/hdl/verilog/voicerec_dexp_64ns_64ns_64_18_full_dsp.v'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: 'c:/users/rz252/desktop/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip/hdl/verilog/voicerec_FFT.v'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: 'c:/users/rz252/desktop/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip/hdl/verilog/voicerec_feedForward_input_r.v'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: 'c:/users/rz252/desktop/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip/hdl/verilog/voicerec_voicerec_inSound_m_axi.v'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: 'c:/users/rz252/desktop/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip/hdl/verilog/voicerec_classifySound_flatInput.v'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: 'c:/users/rz252/desktop/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip/hdl/verilog/voicerec_processChunk_mell.v'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: 'c:/users/rz252/desktop/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip/hdl/verilog/voicerec_fcmp_32ns_32ns_1_1.v'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: 'c:/users/rz252/desktop/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip/hdl/verilog/voicerec_FFT_sinVec.v'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: 'c:/users/rz252/desktop/tjp79/ece5775-final/combined/voicerec.prj/solution1/impl/ip/hdl/verilog/voicerec_fpext_32ns_64_1.v'.
close_project
delete_bd_objs [get_bd_intf_nets voicerec_0_m_axi_voicerec_inSound] [get_bd_nets voicerec_0_interrupt] [get_bd_intf_nets processing_system7_0_axi_periph_M02_AXI] [get_bd_cells voicerec_0]
set_property ip_repo_paths  c:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/ip_repo'.
update_ip_catalog: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1085.527 ; gain = 0.000
save_bd_design
Wrote  : <C:/Users/rz252/Desktop/tjp79/ece5775-final/audio_lab/audio3/audio.srcs/sources_1/bd/system/system.bd> 
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 11 23:39:07 2015...
