Loading plugins phase: Elapsed time ==> 0s.458ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\OneDrive - Aarhus Universitet\Aarhus Universitet\E3\E3PRJ\Dokumenter\Design\PSoCcontroller\PSoCcontroller\PSoCcontroller.cydsn\PSoCcontroller.cyprj -d CY8C5888LTI-LP097 -s D:\OneDrive - Aarhus Universitet\Aarhus Universitet\E3\E3PRJ\Dokumenter\Design\PSoCcontroller\PSoCcontroller\PSoCcontroller.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.866ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.130ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  PSoCcontroller.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\OneDrive - Aarhus Universitet\Aarhus Universitet\E3\E3PRJ\Dokumenter\Design\PSoCcontroller\PSoCcontroller\PSoCcontroller.cydsn\PSoCcontroller.cyprj -dcpsoc3 PSoCcontroller.v -verilog
======================================================================

======================================================================
Compiling:  PSoCcontroller.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\OneDrive - Aarhus Universitet\Aarhus Universitet\E3\E3PRJ\Dokumenter\Design\PSoCcontroller\PSoCcontroller\PSoCcontroller.cydsn\PSoCcontroller.cyprj -dcpsoc3 PSoCcontroller.v -verilog
======================================================================

======================================================================
Compiling:  PSoCcontroller.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\OneDrive - Aarhus Universitet\Aarhus Universitet\E3\E3PRJ\Dokumenter\Design\PSoCcontroller\PSoCcontroller\PSoCcontroller.cydsn\PSoCcontroller.cyprj -dcpsoc3 -verilog PSoCcontroller.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Dec 04 23:30:54 2018


======================================================================
Compiling:  PSoCcontroller.v
Program  :   vpp
Options  :    -yv2 -q10 PSoCcontroller.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Dec 04 23:30:54 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_70\B_SPI_Slave_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'PSoCcontroller.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  PSoCcontroller.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\OneDrive - Aarhus Universitet\Aarhus Universitet\E3\E3PRJ\Dokumenter\Design\PSoCcontroller\PSoCcontroller\PSoCcontroller.cydsn\PSoCcontroller.cyprj -dcpsoc3 -verilog PSoCcontroller.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Dec 04 23:30:55 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\OneDrive - Aarhus Universitet\Aarhus Universitet\E3\E3PRJ\Dokumenter\Design\PSoCcontroller\PSoCcontroller\PSoCcontroller.cydsn\codegentemp\PSoCcontroller.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\OneDrive - Aarhus Universitet\Aarhus Universitet\E3\E3PRJ\Dokumenter\Design\PSoCcontroller\PSoCcontroller\PSoCcontroller.cydsn\codegentemp\PSoCcontroller.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_70\B_SPI_Slave_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  PSoCcontroller.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\OneDrive - Aarhus Universitet\Aarhus Universitet\E3\E3PRJ\Dokumenter\Design\PSoCcontroller\PSoCcontroller\PSoCcontroller.cydsn\PSoCcontroller.cyprj -dcpsoc3 -verilog PSoCcontroller.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Dec 04 23:30:57 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\OneDrive - Aarhus Universitet\Aarhus Universitet\E3\E3PRJ\Dokumenter\Design\PSoCcontroller\PSoCcontroller\PSoCcontroller.cydsn\codegentemp\PSoCcontroller.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\OneDrive - Aarhus Universitet\Aarhus Universitet\E3\E3PRJ\Dokumenter\Design\PSoCcontroller\PSoCcontroller\PSoCcontroller.cydsn\codegentemp\PSoCcontroller.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_70\B_SPI_Slave_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Delay_Timer:Net_260\
	Net_33
	\Delay_Timer:Net_53\
	\Delay_Timer:TimerUDB:ctrl_ten\
	\Delay_Timer:TimerUDB:ctrl_cmode_0\
	\Delay_Timer:TimerUDB:ctrl_tmode_1\
	\Delay_Timer:TimerUDB:ctrl_tmode_0\
	\Delay_Timer:TimerUDB:ctrl_ic_1\
	\Delay_Timer:TimerUDB:ctrl_ic_0\
	Net_32
	\Delay_Timer:TimerUDB:zeros_3\
	\Delay_Timer:TimerUDB:zeros_2\
	\Delay_Timer:Net_102\
	\Delay_Timer:Net_266\
	\Timer_Sonar:Net_260\
	Net_48
	Net_53
	\Timer_Sonar:Net_53\
	\Timer_Sonar:TimerUDB:ctrl_ten\
	\Timer_Sonar:TimerUDB:ctrl_cmode_0\
	\Timer_Sonar:TimerUDB:ctrl_tmode_1\
	\Timer_Sonar:TimerUDB:ctrl_tmode_0\
	\Timer_Sonar:TimerUDB:ctrl_ic_1\
	\Timer_Sonar:TimerUDB:ctrl_ic_0\
	Net_52
	\Timer_Sonar:TimerUDB:zeros_3\
	\Timer_Sonar:Net_102\
	\Timer_Sonar:Net_266\
	\UART_1:BUART:reset_sr\
	Net_354
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_350
	\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_5:lt\
	\UART_1:BUART:sRX:MODULE_5:eq\
	\UART_1:BUART:sRX:MODULE_5:gt\
	\UART_1:BUART:sRX:MODULE_5:gte\
	\UART_1:BUART:sRX:MODULE_5:lte\
	Net_184
	Net_204
	\PWM_WaSens:PWMUDB:km_run\
	\PWM_WaSens:PWMUDB:ctrl_cmpmode2_2\
	\PWM_WaSens:PWMUDB:ctrl_cmpmode2_1\
	\PWM_WaSens:PWMUDB:ctrl_cmpmode2_0\
	\PWM_WaSens:PWMUDB:ctrl_cmpmode1_2\
	\PWM_WaSens:PWMUDB:ctrl_cmpmode1_1\
	\PWM_WaSens:PWMUDB:ctrl_cmpmode1_0\
	\PWM_WaSens:PWMUDB:capt_rising\
	\PWM_WaSens:PWMUDB:capt_falling\
	\PWM_WaSens:PWMUDB:trig_rise\
	\PWM_WaSens:PWMUDB:trig_fall\
	\PWM_WaSens:PWMUDB:sc_kill\
	\PWM_WaSens:PWMUDB:min_kill\
	\PWM_WaSens:PWMUDB:km_tc\
	\PWM_WaSens:PWMUDB:db_tc\
	\PWM_WaSens:PWMUDB:dith_sel\
	\PWM_WaSens:PWMUDB:compare2\
	\PWM_WaSens:Net_101\
	Net_403
	Net_332
	\PWM_WaSens:PWMUDB:MODULE_6:b_31\
	\PWM_WaSens:PWMUDB:MODULE_6:b_30\
	\PWM_WaSens:PWMUDB:MODULE_6:b_29\
	\PWM_WaSens:PWMUDB:MODULE_6:b_28\
	\PWM_WaSens:PWMUDB:MODULE_6:b_27\
	\PWM_WaSens:PWMUDB:MODULE_6:b_26\
	\PWM_WaSens:PWMUDB:MODULE_6:b_25\
	\PWM_WaSens:PWMUDB:MODULE_6:b_24\
	\PWM_WaSens:PWMUDB:MODULE_6:b_23\
	\PWM_WaSens:PWMUDB:MODULE_6:b_22\
	\PWM_WaSens:PWMUDB:MODULE_6:b_21\
	\PWM_WaSens:PWMUDB:MODULE_6:b_20\
	\PWM_WaSens:PWMUDB:MODULE_6:b_19\
	\PWM_WaSens:PWMUDB:MODULE_6:b_18\
	\PWM_WaSens:PWMUDB:MODULE_6:b_17\
	\PWM_WaSens:PWMUDB:MODULE_6:b_16\
	\PWM_WaSens:PWMUDB:MODULE_6:b_15\
	\PWM_WaSens:PWMUDB:MODULE_6:b_14\
	\PWM_WaSens:PWMUDB:MODULE_6:b_13\
	\PWM_WaSens:PWMUDB:MODULE_6:b_12\
	\PWM_WaSens:PWMUDB:MODULE_6:b_11\
	\PWM_WaSens:PWMUDB:MODULE_6:b_10\
	\PWM_WaSens:PWMUDB:MODULE_6:b_9\
	\PWM_WaSens:PWMUDB:MODULE_6:b_8\
	\PWM_WaSens:PWMUDB:MODULE_6:b_7\
	\PWM_WaSens:PWMUDB:MODULE_6:b_6\
	\PWM_WaSens:PWMUDB:MODULE_6:b_5\
	\PWM_WaSens:PWMUDB:MODULE_6:b_4\
	\PWM_WaSens:PWMUDB:MODULE_6:b_3\
	\PWM_WaSens:PWMUDB:MODULE_6:b_2\
	\PWM_WaSens:PWMUDB:MODULE_6:b_1\
	\PWM_WaSens:PWMUDB:MODULE_6:b_0\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_31\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_30\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_29\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_28\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_27\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_26\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_25\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_24\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:b_31\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:b_30\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:b_29\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:b_28\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:b_27\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:b_26\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:b_25\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:b_24\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:b_23\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:b_22\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:b_21\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:b_20\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:b_19\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:b_18\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:b_17\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:b_16\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:b_15\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:b_14\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:b_13\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:b_12\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:b_11\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:b_10\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:b_9\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:b_8\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:b_7\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:b_6\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:b_5\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:b_4\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:b_3\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:b_2\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:b_1\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:b_0\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:s_31\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:s_30\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:s_29\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:s_28\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:s_27\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:s_26\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:s_25\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:s_24\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:s_23\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:s_22\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:s_21\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:s_20\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:s_19\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:s_18\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:s_17\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:s_16\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:s_15\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:s_14\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:s_13\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:s_12\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:s_11\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:s_10\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:s_9\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:s_8\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:s_7\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:s_6\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:s_5\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:s_4\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:s_3\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:s_2\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_333
	Net_330
	\PWM_WaSens:Net_113\
	\PWM_WaSens:Net_107\
	\PWM_WaSens:Net_114\
	\SPI_1:BSPIS:dpMISO_fifo_not_empty\
	\SPI_1:BSPIS:control_7\
	\SPI_1:BSPIS:control_6\
	\SPI_1:BSPIS:control_5\
	\SPI_1:BSPIS:control_4\
	\SPI_1:BSPIS:control_3\
	\SPI_1:BSPIS:control_2\
	\SPI_1:BSPIS:control_1\
	\SPI_1:BSPIS:control_0\
	\SPI_1:Net_182\
	\SPI_1:BSPIS:dpcounter_zero\
	Net_412

    Synthesized names
	\PWM_WaSens:PWMUDB:add_vi_vv_MODGEN_6_31\
	\PWM_WaSens:PWMUDB:add_vi_vv_MODGEN_6_30\
	\PWM_WaSens:PWMUDB:add_vi_vv_MODGEN_6_29\
	\PWM_WaSens:PWMUDB:add_vi_vv_MODGEN_6_28\
	\PWM_WaSens:PWMUDB:add_vi_vv_MODGEN_6_27\
	\PWM_WaSens:PWMUDB:add_vi_vv_MODGEN_6_26\
	\PWM_WaSens:PWMUDB:add_vi_vv_MODGEN_6_25\
	\PWM_WaSens:PWMUDB:add_vi_vv_MODGEN_6_24\
	\PWM_WaSens:PWMUDB:add_vi_vv_MODGEN_6_23\
	\PWM_WaSens:PWMUDB:add_vi_vv_MODGEN_6_22\
	\PWM_WaSens:PWMUDB:add_vi_vv_MODGEN_6_21\
	\PWM_WaSens:PWMUDB:add_vi_vv_MODGEN_6_20\
	\PWM_WaSens:PWMUDB:add_vi_vv_MODGEN_6_19\
	\PWM_WaSens:PWMUDB:add_vi_vv_MODGEN_6_18\
	\PWM_WaSens:PWMUDB:add_vi_vv_MODGEN_6_17\
	\PWM_WaSens:PWMUDB:add_vi_vv_MODGEN_6_16\
	\PWM_WaSens:PWMUDB:add_vi_vv_MODGEN_6_15\
	\PWM_WaSens:PWMUDB:add_vi_vv_MODGEN_6_14\
	\PWM_WaSens:PWMUDB:add_vi_vv_MODGEN_6_13\
	\PWM_WaSens:PWMUDB:add_vi_vv_MODGEN_6_12\
	\PWM_WaSens:PWMUDB:add_vi_vv_MODGEN_6_11\
	\PWM_WaSens:PWMUDB:add_vi_vv_MODGEN_6_10\
	\PWM_WaSens:PWMUDB:add_vi_vv_MODGEN_6_9\
	\PWM_WaSens:PWMUDB:add_vi_vv_MODGEN_6_8\
	\PWM_WaSens:PWMUDB:add_vi_vv_MODGEN_6_7\
	\PWM_WaSens:PWMUDB:add_vi_vv_MODGEN_6_6\
	\PWM_WaSens:PWMUDB:add_vi_vv_MODGEN_6_5\
	\PWM_WaSens:PWMUDB:add_vi_vv_MODGEN_6_4\
	\PWM_WaSens:PWMUDB:add_vi_vv_MODGEN_6_3\
	\PWM_WaSens:PWMUDB:add_vi_vv_MODGEN_6_2\

Deleted 202 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Delay_Timer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Delay_Timer:TimerUDB:trigger_enable\ to one
Aliasing \Delay_Timer:TimerUDB:status_6\ to zero
Aliasing \Delay_Timer:TimerUDB:status_5\ to zero
Aliasing \Delay_Timer:TimerUDB:status_4\ to zero
Aliasing \Delay_Timer:TimerUDB:status_0\ to \Delay_Timer:TimerUDB:tc_i\
Aliasing Net_12 to zero
Aliasing Net_47 to zero
Aliasing \Timer_Sonar:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Timer_Sonar:TimerUDB:trigger_enable\ to one
Aliasing \Timer_Sonar:TimerUDB:status_6\ to zero
Aliasing \Timer_Sonar:TimerUDB:status_5\ to zero
Aliasing \Timer_Sonar:TimerUDB:status_4\ to zero
Aliasing \Timer_Sonar:TimerUDB:status_0\ to \Timer_Sonar:TimerUDB:tc_i\
Aliasing tmpOE__Trigger_1_net_0 to one
Aliasing tmpOE__Trigger_2_net_0 to one
Aliasing tmpOE__Echo_1_net_0 to one
Aliasing tmpOE__Echo_2_net_0 to one
Aliasing \UART_1:BUART:tx_hd_send_break\ to zero
Aliasing \UART_1:BUART:HalfDuplexSend\ to zero
Aliasing \UART_1:BUART:FinalParityType_1\ to zero
Aliasing \UART_1:BUART:FinalParityType_0\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_1:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_1:BUART:tx_status_6\ to zero
Aliasing \UART_1:BUART:tx_status_5\ to zero
Aliasing \UART_1:BUART:tx_status_4\ to zero
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:rx_status_1\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\ to one
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\ to one
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_1_net_0 to one
Aliasing tmpOE__Tx_1_net_0 to one
Aliasing tmpOE__Pin_1_net_0 to one
Aliasing \ADC_Moisture:vp_ctl_0\ to zero
Aliasing \ADC_Moisture:vp_ctl_2\ to zero
Aliasing \ADC_Moisture:vn_ctl_1\ to zero
Aliasing \ADC_Moisture:vn_ctl_3\ to zero
Aliasing \ADC_Moisture:vp_ctl_1\ to zero
Aliasing \ADC_Moisture:vp_ctl_3\ to zero
Aliasing \ADC_Moisture:vn_ctl_0\ to zero
Aliasing \ADC_Moisture:vn_ctl_2\ to zero
Aliasing \ADC_Moisture:soc\ to zero
Aliasing \ADC_Moisture:tmpOE__Bypass_net_0\ to one
Aliasing \ADC_Moisture:Net_383\ to zero
Aliasing tmpOE__Moisture_Analog_Input_net_0 to one
Aliasing tmpOE__Pin_Low_WL_net_0 to one
Aliasing Net_183 to zero
Aliasing \Timer_StepperX:Net_260\ to zero
Aliasing \Timer_StepperX:Net_102\ to one
Aliasing Net_344 to zero
Aliasing \Timer_StepperY:Net_260\ to zero
Aliasing \Timer_StepperY:Net_102\ to one
Aliasing tmpOE__Pin_X1_net_0 to one
Aliasing tmpOE__Pin_X2_net_0 to one
Aliasing tmpOE__Pin_X3_net_0 to one
Aliasing tmpOE__Pin_Y1_net_0 to one
Aliasing tmpOE__Pin_Y2_net_0 to one
Aliasing tmpOE__Pin_Y3_net_0 to one
Aliasing \ADC_SAR_WaSens:vp_ctl_0\ to zero
Aliasing \ADC_SAR_WaSens:vp_ctl_2\ to zero
Aliasing \ADC_SAR_WaSens:vn_ctl_1\ to zero
Aliasing \ADC_SAR_WaSens:vn_ctl_3\ to zero
Aliasing \ADC_SAR_WaSens:vp_ctl_1\ to zero
Aliasing \ADC_SAR_WaSens:vp_ctl_3\ to zero
Aliasing \ADC_SAR_WaSens:vn_ctl_0\ to zero
Aliasing \ADC_SAR_WaSens:vn_ctl_2\ to zero
Aliasing \ADC_SAR_WaSens:soc\ to zero
Aliasing \ADC_SAR_WaSens:tmpOE__Bypass_net_0\ to one
Aliasing \ADC_SAR_WaSens:Net_383\ to zero
Aliasing \PWM_WaSens:PWMUDB:hwCapture\ to zero
Aliasing \PWM_WaSens:PWMUDB:trig_out\ to one
Aliasing \PWM_WaSens:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_WaSens:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_WaSens:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_WaSens:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_WaSens:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_WaSens:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_WaSens:PWMUDB:final_kill\ to one
Aliasing \PWM_WaSens:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_WaSens:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_WaSens:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_WaSens:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_WaSens:PWMUDB:reset\ to zero
Aliasing \PWM_WaSens:PWMUDB:status_6\ to zero
Aliasing \PWM_WaSens:PWMUDB:status_4\ to zero
Aliasing \PWM_WaSens:PWMUDB:cmp2\ to zero
Aliasing \PWM_WaSens:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_WaSens:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_WaSens:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_WaSens:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_WaSens:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_WaSens:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_WaSens:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_WaSens:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_WaSens:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_23\ to zero
Aliasing \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_22\ to zero
Aliasing \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_21\ to zero
Aliasing \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_20\ to zero
Aliasing \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_19\ to zero
Aliasing \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_18\ to zero
Aliasing \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_17\ to zero
Aliasing \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_16\ to zero
Aliasing \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_15\ to zero
Aliasing \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_14\ to zero
Aliasing \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_13\ to zero
Aliasing \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_12\ to zero
Aliasing \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_11\ to zero
Aliasing \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_10\ to zero
Aliasing \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_9\ to zero
Aliasing \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_8\ to zero
Aliasing \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_7\ to zero
Aliasing \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_6\ to zero
Aliasing \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_5\ to zero
Aliasing \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_4\ to zero
Aliasing \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_3\ to zero
Aliasing \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_2\ to zero
Aliasing \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Pin_PWM_WaSens_net_0 to one
Aliasing tmpOE__Pin_ADC_WaSens_net_0 to one
Aliasing tmpOE__Pin_WaterPump_net_0 to one
Aliasing tmpOE__Pin_ISR_WaSens_net_0 to one
Aliasing \SPI_1:BSPIS:tx_status_5\ to zero
Aliasing \SPI_1:BSPIS:tx_status_4\ to zero
Aliasing \SPI_1:BSPIS:tx_status_3\ to zero
Aliasing \SPI_1:BSPIS:rx_status_2\ to zero
Aliasing \SPI_1:BSPIS:rx_status_1\ to zero
Aliasing \SPI_1:BSPIS:rx_status_0\ to zero
Aliasing \SPI_1:BSPIS:reset\ to zero
Aliasing \SPI_1:BSPIS:sR8:Dp:cs_addr_1\ to zero
Aliasing tmpOE__Slave_Miso_net_0 to one
Aliasing tmpOE__Slave_mosi_net_0 to one
Aliasing tmpOE__Slave_clk_net_0 to one
Aliasing tmpOE__ss_net_0 to one
Aliasing tmpOE__SPI_read_req_net_0 to one
Aliasing \Delay_Timer:TimerUDB:capture_last\\D\ to zero
Aliasing \Delay_Timer:TimerUDB:hwEnable_reg\\D\ to \Delay_Timer:TimerUDB:run_mode\
Aliasing \Delay_Timer:TimerUDB:capture_out_reg_i\\D\ to \Delay_Timer:TimerUDB:capt_fifo_load_int\
Aliasing \Timer_Sonar:TimerUDB:capture_last\\D\ to zero
Aliasing \Timer_Sonar:TimerUDB:hwEnable_reg\\D\ to \Timer_Sonar:TimerUDB:run_mode\
Aliasing \Timer_Sonar:TimerUDB:capture_out_reg_i\\D\ to \Timer_Sonar:TimerUDB:capt_fifo_load_int\
Aliasing \UART_1:BUART:reset_reg\\D\ to zero
Aliasing \UART_1:BUART:rx_break_status\\D\ to zero
Aliasing \PWM_WaSens:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_WaSens:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_WaSens:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_WaSens:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_WaSens:PWMUDB:prevCompare1\\D\ to \PWM_WaSens:PWMUDB:pwm_temp\
Aliasing \PWM_WaSens:PWMUDB:tc_i_reg\\D\ to \PWM_WaSens:PWMUDB:status_2\
Removing Rhs of wire Net_28[1] = \Delay_Timer:Net_55\[2]
Removing Lhs of wire \Delay_Timer:TimerUDB:ctrl_enable\[21] = \Delay_Timer:TimerUDB:control_7\[13]
Removing Lhs of wire \Delay_Timer:TimerUDB:ctrl_cmode_1\[23] = zero[12]
Removing Rhs of wire \Delay_Timer:TimerUDB:timer_enable\[32] = \Delay_Timer:TimerUDB:runmode_enable\[44]
Removing Rhs of wire \Delay_Timer:TimerUDB:run_mode\[33] = \Delay_Timer:TimerUDB:hwEnable\[34]
Removing Lhs of wire \Delay_Timer:TimerUDB:run_mode\[33] = \Delay_Timer:TimerUDB:control_7\[13]
Removing Lhs of wire \Delay_Timer:TimerUDB:trigger_enable\[36] = one[7]
Removing Lhs of wire \Delay_Timer:TimerUDB:tc_i\[38] = \Delay_Timer:TimerUDB:status_tc\[35]
Removing Lhs of wire \Delay_Timer:TimerUDB:capt_fifo_load_int\[43] = \Delay_Timer:TimerUDB:capt_fifo_load\[31]
Removing Lhs of wire \Delay_Timer:TimerUDB:status_6\[46] = zero[12]
Removing Lhs of wire \Delay_Timer:TimerUDB:status_5\[47] = zero[12]
Removing Lhs of wire \Delay_Timer:TimerUDB:status_4\[48] = zero[12]
Removing Lhs of wire \Delay_Timer:TimerUDB:status_0\[49] = \Delay_Timer:TimerUDB:status_tc\[35]
Removing Lhs of wire \Delay_Timer:TimerUDB:status_1\[50] = \Delay_Timer:TimerUDB:capt_fifo_load\[31]
Removing Rhs of wire \Delay_Timer:TimerUDB:status_2\[51] = \Delay_Timer:TimerUDB:fifo_full\[52]
Removing Rhs of wire \Delay_Timer:TimerUDB:status_3\[53] = \Delay_Timer:TimerUDB:fifo_nempty\[54]
Removing Lhs of wire Net_12[56] = zero[12]
Removing Lhs of wire \Delay_Timer:TimerUDB:cs_addr_2\[57] = zero[12]
Removing Lhs of wire \Delay_Timer:TimerUDB:cs_addr_1\[58] = \Delay_Timer:TimerUDB:trig_reg\[45]
Removing Lhs of wire \Delay_Timer:TimerUDB:cs_addr_0\[59] = \Delay_Timer:TimerUDB:per_zero\[37]
Removing Lhs of wire Net_47[146] = zero[12]
Removing Lhs of wire \Timer_Sonar:TimerUDB:ctrl_enable\[165] = \Timer_Sonar:TimerUDB:control_7\[157]
Removing Lhs of wire \Timer_Sonar:TimerUDB:ctrl_cmode_1\[167] = zero[12]
Removing Rhs of wire \Timer_Sonar:TimerUDB:timer_enable\[176] = \Timer_Sonar:TimerUDB:runmode_enable\[188]
Removing Rhs of wire \Timer_Sonar:TimerUDB:run_mode\[177] = \Timer_Sonar:TimerUDB:hwEnable\[178]
Removing Lhs of wire \Timer_Sonar:TimerUDB:run_mode\[177] = \Timer_Sonar:TimerUDB:control_7\[157]
Removing Lhs of wire \Timer_Sonar:TimerUDB:trigger_enable\[180] = one[7]
Removing Lhs of wire \Timer_Sonar:TimerUDB:tc_i\[182] = \Timer_Sonar:TimerUDB:status_tc\[179]
Removing Lhs of wire \Timer_Sonar:TimerUDB:capt_fifo_load_int\[187] = \Timer_Sonar:TimerUDB:capt_fifo_load\[175]
Removing Lhs of wire \Timer_Sonar:TimerUDB:status_6\[190] = zero[12]
Removing Lhs of wire \Timer_Sonar:TimerUDB:status_5\[191] = zero[12]
Removing Lhs of wire \Timer_Sonar:TimerUDB:status_4\[192] = zero[12]
Removing Lhs of wire \Timer_Sonar:TimerUDB:status_0\[193] = \Timer_Sonar:TimerUDB:status_tc\[179]
Removing Lhs of wire \Timer_Sonar:TimerUDB:status_1\[194] = \Timer_Sonar:TimerUDB:capt_fifo_load\[175]
Removing Rhs of wire \Timer_Sonar:TimerUDB:status_2\[195] = \Timer_Sonar:TimerUDB:fifo_full\[196]
Removing Rhs of wire \Timer_Sonar:TimerUDB:status_3\[197] = \Timer_Sonar:TimerUDB:fifo_nempty\[198]
Removing Lhs of wire \Timer_Sonar:TimerUDB:cs_addr_2\[200] = zero[12]
Removing Lhs of wire \Timer_Sonar:TimerUDB:cs_addr_1\[201] = \Timer_Sonar:TimerUDB:trig_reg\[189]
Removing Lhs of wire \Timer_Sonar:TimerUDB:cs_addr_0\[202] = \Timer_Sonar:TimerUDB:per_zero\[181]
Removing Lhs of wire tmpOE__Trigger_1_net_0[333] = one[7]
Removing Lhs of wire tmpOE__Trigger_2_net_0[339] = one[7]
Removing Lhs of wire tmpOE__Echo_1_net_0[345] = one[7]
Removing Lhs of wire tmpOE__Echo_2_net_0[351] = one[7]
Removing Lhs of wire \UART_1:Net_61\[358] = \UART_1:Net_9\[357]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[362] = zero[12]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[363] = zero[12]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[364] = zero[12]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[365] = zero[12]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[366] = zero[12]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[367] = zero[12]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[368] = zero[12]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[369] = zero[12]
Removing Rhs of wire Net_124[376] = \UART_1:BUART:rx_interrupt_out\[377]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[381] = \UART_1:BUART:tx_bitclk_dp\[417]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[427] = \UART_1:BUART:tx_counter_dp\[418]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[428] = zero[12]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[429] = zero[12]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[430] = zero[12]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[432] = \UART_1:BUART:tx_fifo_empty\[395]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[434] = \UART_1:BUART:tx_fifo_notfull\[394]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[494] = zero[12]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[502] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[513]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[504] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[514]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[505] = \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[530]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[506] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[544]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[507] = \UART_1:BUART:sRX:s23Poll:MODIN1_1\[508]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_1\[508] = \UART_1:BUART:pollcount_1\[500]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[509] = \UART_1:BUART:sRX:s23Poll:MODIN1_0\[510]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_0\[510] = \UART_1:BUART:pollcount_0\[503]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[516] = one[7]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[517] = one[7]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[518] = \UART_1:BUART:pollcount_1\[500]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_1\[519] = \UART_1:BUART:pollcount_1\[500]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[520] = \UART_1:BUART:pollcount_0\[503]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_0\[521] = \UART_1:BUART:pollcount_0\[503]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[522] = zero[12]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[523] = one[7]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[524] = \UART_1:BUART:pollcount_1\[500]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[525] = \UART_1:BUART:pollcount_0\[503]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[526] = zero[12]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[527] = one[7]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[532] = \UART_1:BUART:pollcount_1\[500]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_1\[533] = \UART_1:BUART:pollcount_1\[500]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[534] = \UART_1:BUART:pollcount_0\[503]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_0\[535] = \UART_1:BUART:pollcount_0\[503]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[536] = one[7]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[537] = zero[12]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[538] = \UART_1:BUART:pollcount_1\[500]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[539] = \UART_1:BUART:pollcount_0\[503]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[540] = one[7]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[541] = zero[12]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[548] = zero[12]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[549] = \UART_1:BUART:rx_parity_error_status\[550]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[551] = \UART_1:BUART:rx_stop_bit_error\[552]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_4\[562] = \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\[611]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_5\[566] = \UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\[633]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\[567] = zero[12]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\[568] = zero[12]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\[569] = zero[12]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_3\[570] = \UART_1:BUART:sRX:MODIN4_6\[571]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_6\[571] = \UART_1:BUART:rx_count_6\[489]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_2\[572] = \UART_1:BUART:sRX:MODIN4_5\[573]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_5\[573] = \UART_1:BUART:rx_count_5\[490]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_1\[574] = \UART_1:BUART:sRX:MODIN4_4\[575]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_4\[575] = \UART_1:BUART:rx_count_4\[491]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_0\[576] = \UART_1:BUART:sRX:MODIN4_3\[577]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_3\[577] = \UART_1:BUART:rx_count_3\[492]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\[578] = zero[12]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\[579] = zero[12]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\[580] = zero[12]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\[581] = zero[12]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\[582] = one[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\[583] = one[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\[584] = zero[12]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_6\[585] = zero[12]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_5\[586] = zero[12]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_4\[587] = zero[12]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_3\[588] = \UART_1:BUART:rx_count_6\[489]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_2\[589] = \UART_1:BUART:rx_count_5\[490]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_1\[590] = \UART_1:BUART:rx_count_4\[491]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_0\[591] = \UART_1:BUART:rx_count_3\[492]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_6\[592] = zero[12]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_5\[593] = zero[12]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_4\[594] = zero[12]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_3\[595] = zero[12]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_2\[596] = one[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_1\[597] = one[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_0\[598] = zero[12]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newa_0\[613] = \UART_1:BUART:rx_postpoll\[448]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newb_0\[614] = \UART_1:BUART:rx_parity_bit\[565]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:dataa_0\[615] = \UART_1:BUART:rx_postpoll\[448]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:datab_0\[616] = \UART_1:BUART:rx_parity_bit\[565]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[617] = \UART_1:BUART:rx_postpoll\[448]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[618] = \UART_1:BUART:rx_parity_bit\[565]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[620] = one[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[621] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[619]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[622] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[619]
Removing Lhs of wire tmpOE__Rx_1_net_0[644] = one[7]
Removing Lhs of wire tmpOE__Tx_1_net_0[649] = one[7]
Removing Lhs of wire tmpOE__Pin_1_net_0[656] = one[7]
Removing Lhs of wire \ADC_Moisture:vp_ctl_0\[666] = zero[12]
Removing Lhs of wire \ADC_Moisture:vp_ctl_2\[667] = zero[12]
Removing Lhs of wire \ADC_Moisture:vn_ctl_1\[668] = zero[12]
Removing Lhs of wire \ADC_Moisture:vn_ctl_3\[669] = zero[12]
Removing Lhs of wire \ADC_Moisture:vp_ctl_1\[670] = zero[12]
Removing Lhs of wire \ADC_Moisture:vp_ctl_3\[671] = zero[12]
Removing Lhs of wire \ADC_Moisture:vn_ctl_0\[672] = zero[12]
Removing Lhs of wire \ADC_Moisture:vn_ctl_2\[673] = zero[12]
Removing Rhs of wire \ADC_Moisture:Net_188\[677] = \ADC_Moisture:Net_221\[678]
Removing Lhs of wire \ADC_Moisture:soc\[684] = zero[12]
Removing Lhs of wire \ADC_Moisture:tmpOE__Bypass_net_0\[702] = one[7]
Removing Lhs of wire \ADC_Moisture:Net_383\[717] = zero[12]
Removing Lhs of wire tmpOE__Moisture_Analog_Input_net_0[719] = one[7]
Removing Lhs of wire tmpOE__Pin_Low_WL_net_0[727] = one[7]
Removing Lhs of wire Net_183[734] = zero[12]
Removing Lhs of wire \Timer_StepperX:Net_260\[736] = zero[12]
Removing Lhs of wire \Timer_StepperX:Net_266\[737] = one[7]
Removing Rhs of wire Net_189[742] = \Timer_StepperX:Net_51\[738]
Removing Lhs of wire \Timer_StepperX:Net_102\[743] = one[7]
Removing Rhs of wire Net_209[745] = \Timer_StepperY:Net_51\[750]
Removing Lhs of wire Net_344[746] = zero[12]
Removing Lhs of wire \Timer_StepperY:Net_260\[748] = zero[12]
Removing Lhs of wire \Timer_StepperY:Net_266\[749] = one[7]
Removing Lhs of wire \Timer_StepperY:Net_102\[754] = one[7]
Removing Lhs of wire tmpOE__Pin_X1_net_0[757] = one[7]
Removing Lhs of wire tmpOE__Pin_X2_net_0[763] = one[7]
Removing Lhs of wire tmpOE__Pin_X3_net_0[769] = one[7]
Removing Lhs of wire tmpOE__Pin_Y1_net_0[775] = one[7]
Removing Lhs of wire tmpOE__Pin_Y2_net_0[781] = one[7]
Removing Lhs of wire tmpOE__Pin_Y3_net_0[787] = one[7]
Removing Lhs of wire \ADC_SAR_WaSens:vp_ctl_0\[797] = zero[12]
Removing Lhs of wire \ADC_SAR_WaSens:vp_ctl_2\[798] = zero[12]
Removing Lhs of wire \ADC_SAR_WaSens:vn_ctl_1\[799] = zero[12]
Removing Lhs of wire \ADC_SAR_WaSens:vn_ctl_3\[800] = zero[12]
Removing Lhs of wire \ADC_SAR_WaSens:vp_ctl_1\[801] = zero[12]
Removing Lhs of wire \ADC_SAR_WaSens:vp_ctl_3\[802] = zero[12]
Removing Lhs of wire \ADC_SAR_WaSens:vn_ctl_0\[803] = zero[12]
Removing Lhs of wire \ADC_SAR_WaSens:vn_ctl_2\[804] = zero[12]
Removing Rhs of wire \ADC_SAR_WaSens:Net_188\[808] = \ADC_SAR_WaSens:Net_221\[809]
Removing Lhs of wire \ADC_SAR_WaSens:soc\[815] = zero[12]
Removing Lhs of wire \ADC_SAR_WaSens:tmpOE__Bypass_net_0\[833] = one[7]
Removing Lhs of wire \ADC_SAR_WaSens:Net_383\[848] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:ctrl_enable\[863] = \PWM_WaSens:PWMUDB:control_7\[855]
Removing Lhs of wire \PWM_WaSens:PWMUDB:hwCapture\[873] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:hwEnable\[874] = \PWM_WaSens:PWMUDB:control_7\[855]
Removing Lhs of wire \PWM_WaSens:PWMUDB:trig_out\[878] = one[7]
Removing Lhs of wire \PWM_WaSens:PWMUDB:runmode_enable\\R\[880] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:runmode_enable\\S\[881] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:final_enable\[882] = \PWM_WaSens:PWMUDB:runmode_enable\[879]
Removing Lhs of wire \PWM_WaSens:PWMUDB:ltch_kill_reg\\R\[886] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:ltch_kill_reg\\S\[887] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:min_kill_reg\\R\[888] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:min_kill_reg\\S\[889] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:final_kill\[892] = one[7]
Removing Lhs of wire \PWM_WaSens:PWMUDB:add_vi_vv_MODGEN_6_1\[896] = \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:s_1\[1136]
Removing Lhs of wire \PWM_WaSens:PWMUDB:add_vi_vv_MODGEN_6_0\[898] = \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:s_0\[1137]
Removing Lhs of wire \PWM_WaSens:PWMUDB:dith_count_1\\R\[899] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:dith_count_1\\S\[900] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:dith_count_0\\R\[901] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:dith_count_0\\S\[902] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:reset\[905] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:status_6\[906] = zero[12]
Removing Rhs of wire \PWM_WaSens:PWMUDB:status_5\[907] = \PWM_WaSens:PWMUDB:final_kill_reg\[921]
Removing Lhs of wire \PWM_WaSens:PWMUDB:status_4\[908] = zero[12]
Removing Rhs of wire \PWM_WaSens:PWMUDB:status_3\[909] = \PWM_WaSens:PWMUDB:fifo_full\[928]
Removing Rhs of wire \PWM_WaSens:PWMUDB:status_1\[911] = \PWM_WaSens:PWMUDB:cmp2_status_reg\[920]
Removing Rhs of wire \PWM_WaSens:PWMUDB:status_0\[912] = \PWM_WaSens:PWMUDB:cmp1_status_reg\[919]
Removing Lhs of wire \PWM_WaSens:PWMUDB:cmp2_status\[917] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:cmp2\[918] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:cmp1_status_reg\\R\[922] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:cmp1_status_reg\\S\[923] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:cmp2_status_reg\\R\[924] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:cmp2_status_reg\\S\[925] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:final_kill_reg\\R\[926] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:final_kill_reg\\S\[927] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:cs_addr_2\[929] = \PWM_WaSens:PWMUDB:tc_i\[884]
Removing Lhs of wire \PWM_WaSens:PWMUDB:cs_addr_1\[930] = \PWM_WaSens:PWMUDB:runmode_enable\[879]
Removing Lhs of wire \PWM_WaSens:PWMUDB:cs_addr_0\[931] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:compare1\[964] = \PWM_WaSens:PWMUDB:cmp1_less\[935]
Removing Lhs of wire \PWM_WaSens:PWMUDB:pwm1_i\[969] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:pwm2_i\[971] = zero[12]
Removing Rhs of wire \PWM_WaSens:Net_96\[974] = \PWM_WaSens:PWMUDB:pwm_i_reg\[966]
Removing Lhs of wire \PWM_WaSens:PWMUDB:pwm_temp\[977] = \PWM_WaSens:PWMUDB:cmp1\[915]
Removing Lhs of wire \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_23\[1018] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_22\[1019] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_21\[1020] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_20\[1021] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_19\[1022] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_18\[1023] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_17\[1024] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_16\[1025] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_15\[1026] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_14\[1027] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_13\[1028] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_12\[1029] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_11\[1030] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_10\[1031] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_9\[1032] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_8\[1033] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_7\[1034] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_6\[1035] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_5\[1036] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_4\[1037] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_3\[1038] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_2\[1039] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_1\[1040] = \PWM_WaSens:PWMUDB:MODIN5_1\[1041]
Removing Lhs of wire \PWM_WaSens:PWMUDB:MODIN5_1\[1041] = \PWM_WaSens:PWMUDB:dith_count_1\[895]
Removing Lhs of wire \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:a_0\[1042] = \PWM_WaSens:PWMUDB:MODIN5_0\[1043]
Removing Lhs of wire \PWM_WaSens:PWMUDB:MODIN5_0\[1043] = \PWM_WaSens:PWMUDB:dith_count_0\[897]
Removing Lhs of wire \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[1175] = one[7]
Removing Lhs of wire \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[1176] = one[7]
Removing Rhs of wire Net_331[1177] = \PWM_WaSens:Net_96\[974]
Removing Lhs of wire tmpOE__Pin_PWM_WaSens_net_0[1184] = one[7]
Removing Lhs of wire tmpOE__Pin_ADC_WaSens_net_0[1191] = one[7]
Removing Lhs of wire tmpOE__Pin_WaterPump_net_0[1197] = one[7]
Removing Lhs of wire tmpOE__Pin_ISR_WaSens_net_0[1203] = one[7]
Removing Lhs of wire \SPI_1:BSPIS:cnt_reset\[1207] = Net_414[1208]
Removing Rhs of wire \SPI_1:BSPIS:tx_load\[1210] = \SPI_1:BSPIS:load\[1211]
Removing Rhs of wire \SPI_1:BSPIS:tx_load\[1210] = \SPI_1:BSPIS:dpcounter_one\[1229]
Removing Lhs of wire \SPI_1:BSPIS:prc_clk_src\[1218] = Net_405[1219]
Removing Rhs of wire \SPI_1:Net_81\[1222] = \SPI_1:Net_176\[1315]
Removing Lhs of wire \SPI_1:BSPIS:tx_status_2\[1242] = \SPI_1:BSPIS:miso_tx_empty_reg_fin\[1232]
Removing Rhs of wire \SPI_1:BSPIS:tx_status_1\[1243] = \SPI_1:BSPIS:dpMISO_fifo_not_full\[1244]
Removing Lhs of wire \SPI_1:BSPIS:tx_status_6\[1245] = \SPI_1:BSPIS:byte_complete\[1212]
Removing Lhs of wire \SPI_1:BSPIS:rx_status_3\[1248] = \SPI_1:BSPIS:dpMOSI_fifo_not_empty\[1247]
Removing Lhs of wire \SPI_1:BSPIS:rx_status_5\[1249] = \SPI_1:BSPIS:rx_buf_overrun\[1215]
Removing Lhs of wire \SPI_1:BSPIS:rx_status_6\[1250] = \SPI_1:BSPIS:dpMOSI_fifo_full_reg\[1237]
Removing Lhs of wire \SPI_1:BSPIS:tx_status_5\[1251] = zero[12]
Removing Lhs of wire \SPI_1:BSPIS:tx_status_4\[1252] = zero[12]
Removing Lhs of wire \SPI_1:BSPIS:tx_status_3\[1253] = zero[12]
Removing Lhs of wire \SPI_1:BSPIS:rx_status_2\[1254] = zero[12]
Removing Lhs of wire \SPI_1:BSPIS:rx_status_1\[1255] = zero[12]
Removing Lhs of wire \SPI_1:BSPIS:rx_status_0\[1256] = zero[12]
Removing Lhs of wire \SPI_1:BSPIS:mosi_fin\[1257] = \SPI_1:Net_75\[1258]
Removing Lhs of wire \SPI_1:Net_75\[1258] = Net_415[1314]
Removing Lhs of wire \SPI_1:BSPIS:reset\[1284] = zero[12]
Removing Lhs of wire \SPI_1:BSPIS:sR8:Dp:cs_addr_1\[1285] = zero[12]
Removing Lhs of wire tmpOE__Slave_Miso_net_0[1319] = one[7]
Removing Lhs of wire tmpOE__Slave_mosi_net_0[1325] = one[7]
Removing Lhs of wire tmpOE__Slave_clk_net_0[1330] = one[7]
Removing Lhs of wire tmpOE__ss_net_0[1335] = one[7]
Removing Lhs of wire tmpOE__SPI_read_req_net_0[1341] = one[7]
Removing Lhs of wire \Delay_Timer:TimerUDB:capture_last\\D\[1346] = zero[12]
Removing Lhs of wire \Delay_Timer:TimerUDB:tc_reg_i\\D\[1347] = \Delay_Timer:TimerUDB:status_tc\[35]
Removing Lhs of wire \Delay_Timer:TimerUDB:hwEnable_reg\\D\[1348] = \Delay_Timer:TimerUDB:control_7\[13]
Removing Lhs of wire \Delay_Timer:TimerUDB:capture_out_reg_i\\D\[1349] = \Delay_Timer:TimerUDB:capt_fifo_load\[31]
Removing Lhs of wire \Timer_Sonar:TimerUDB:capture_last\\D\[1350] = zero[12]
Removing Lhs of wire \Timer_Sonar:TimerUDB:tc_reg_i\\D\[1351] = \Timer_Sonar:TimerUDB:status_tc\[179]
Removing Lhs of wire \Timer_Sonar:TimerUDB:hwEnable_reg\\D\[1352] = \Timer_Sonar:TimerUDB:control_7\[157]
Removing Lhs of wire \Timer_Sonar:TimerUDB:capture_out_reg_i\\D\[1353] = \Timer_Sonar:TimerUDB:capt_fifo_load\[175]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[1354] = zero[12]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[1369] = \UART_1:BUART:rx_bitclk_pre\[483]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[1378] = \UART_1:BUART:rx_parity_error_pre\[560]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[1379] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:min_kill_reg\\D\[1383] = one[7]
Removing Lhs of wire \PWM_WaSens:PWMUDB:prevCapture\\D\[1384] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:trig_last\\D\[1385] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:ltch_kill_reg\\D\[1388] = one[7]
Removing Lhs of wire \PWM_WaSens:PWMUDB:prevCompare1\\D\[1391] = \PWM_WaSens:PWMUDB:cmp1\[915]
Removing Lhs of wire \PWM_WaSens:PWMUDB:cmp1_status_reg\\D\[1392] = \PWM_WaSens:PWMUDB:cmp1_status\[916]
Removing Lhs of wire \PWM_WaSens:PWMUDB:cmp2_status_reg\\D\[1393] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:pwm_i_reg\\D\[1395] = \PWM_WaSens:PWMUDB:pwm_i\[967]
Removing Lhs of wire \PWM_WaSens:PWMUDB:pwm1_i_reg\\D\[1396] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:pwm2_i_reg\\D\[1397] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:tc_i_reg\\D\[1398] = \PWM_WaSens:PWMUDB:status_2\[910]
Removing Lhs of wire \SPI_1:BSPIS:dpcounter_one_reg\\D\[1399] = \SPI_1:BSPIS:dpcounter_one_fin\[1213]
Removing Lhs of wire \SPI_1:BSPIS:mosi_buf_overrun_fin\\D\[1400] = \SPI_1:BSPIS:mosi_buf_overrun_reg\[1216]
Removing Lhs of wire \SPI_1:BSPIS:mosi_tmp\\D\[1401] = Net_415[1314]

------------------------------------------------------
Aliased 0 equations, 308 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Delay_Timer:TimerUDB:fifo_load_polarized\' (cost = 0):
\Delay_Timer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Delay_Timer:TimerUDB:timer_enable\' (cost = 0):
\Delay_Timer:TimerUDB:timer_enable\ <= (\Delay_Timer:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\Timer_Sonar:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer_Sonar:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_Sonar:TimerUDB:timer_enable\' (cost = 0):
\Timer_Sonar:TimerUDB:timer_enable\ <= (\Timer_Sonar:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\PWM_WaSens:PWMUDB:cmp1\' (cost = 0):
\PWM_WaSens:PWMUDB:cmp1\ <= (\PWM_WaSens:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_WaSens:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \PWM_WaSens:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_WaSens:PWMUDB:dith_count_1\ and \PWM_WaSens:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\SPI_1:BSPIS:tx_load\' (cost = 6):
\SPI_1:BSPIS:tx_load\ <= ((not \SPI_1:BSPIS:count_3\ and not \SPI_1:BSPIS:count_2\ and not \SPI_1:BSPIS:count_1\ and \SPI_1:BSPIS:count_0\));

Note:  Expanding virtual equation for '\SPI_1:BSPIS:byte_complete\' (cost = 1):
\SPI_1:BSPIS:byte_complete\ <= ((not \SPI_1:BSPIS:dpcounter_one_reg\ and \SPI_1:BSPIS:dpcounter_one_fin\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \PWM_WaSens:PWMUDB:dith_count_0\ and \PWM_WaSens:PWMUDB:dith_count_1\)
	OR (not \PWM_WaSens:PWMUDB:dith_count_1\ and \PWM_WaSens:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (\UART_1:BUART:pollcount_1\
	OR (Net_122 and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_122 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_122 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_122 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_122 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 63 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Delay_Timer:TimerUDB:capt_fifo_load\ to zero
Aliasing \Timer_Sonar:TimerUDB:capt_fifo_load\ to zero
Aliasing \UART_1:BUART:rx_status_0\ to zero
Aliasing \UART_1:BUART:rx_status_6\ to zero
Aliasing \PWM_WaSens:PWMUDB:final_capture\ to zero
Aliasing \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to zero
Aliasing \PWM_WaSens:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \Delay_Timer:TimerUDB:capt_fifo_load\[31] = zero[12]
Removing Lhs of wire \Delay_Timer:TimerUDB:trig_reg\[45] = \Delay_Timer:TimerUDB:control_7\[13]
Removing Lhs of wire \Timer_Sonar:TimerUDB:capt_fifo_load\[175] = zero[12]
Removing Lhs of wire \Timer_Sonar:TimerUDB:trig_reg\[189] = \Timer_Sonar:TimerUDB:control_7\[157]
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[447] = \UART_1:BUART:rx_bitclk\[495]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[546] = zero[12]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[555] = zero[12]
Removing Lhs of wire \ADC_Moisture:Net_188\[677] = \ADC_Moisture:Net_385\[675]
Removing Lhs of wire \ADC_SAR_WaSens:Net_188\[808] = \ADC_SAR_WaSens:Net_385\[806]
Removing Lhs of wire \PWM_WaSens:PWMUDB:final_capture\[933] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[1146] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[1156] = zero[12]
Removing Lhs of wire \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[1166] = zero[12]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[1361] = \UART_1:BUART:tx_ctrl_mark_last\[438]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[1373] = zero[12]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[1374] = zero[12]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[1376] = zero[12]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[1377] = \UART_1:BUART:rx_markspace_pre\[559]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[1382] = \UART_1:BUART:rx_parity_bit\[565]
Removing Lhs of wire \PWM_WaSens:PWMUDB:runmode_enable\\D\[1386] = \PWM_WaSens:PWMUDB:control_7\[855]
Removing Lhs of wire \PWM_WaSens:PWMUDB:final_kill_reg\\D\[1394] = zero[12]

------------------------------------------------------
Aliased 0 equations, 21 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_122 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not Net_122 and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and \UART_1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=D:\OneDrive - Aarhus Universitet\Aarhus Universitet\E3\E3PRJ\Dokumenter\Design\PSoCcontroller\PSoCcontroller\PSoCcontroller.cydsn\PSoCcontroller.cyprj" -dcpsoc3 PSoCcontroller.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 4s.196ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Tuesday, 04 December 2018 23:30:57
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\OneDrive - Aarhus Universitet\Aarhus Universitet\E3\E3PRJ\Dokumenter\Design\PSoCcontroller\PSoCcontroller\PSoCcontroller.cydsn\PSoCcontroller.cyprj -d CY8C5888LTI-LP097 PSoCcontroller.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.075ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_WaSens:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \Delay_Timer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Delay_Timer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Timer_Sonar:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer_Sonar:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \PWM_WaSens:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_WaSens:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_WaSens:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_WaSens:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_WaSens:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_WaSens:PWMUDB:pwm2_i_reg\ from registered to combinatorial
Assigning clock timer_clock_1 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Analog  Clock 0: Automatic-assigning  clock 'ADC_Moisture_theACLK'. Fanout=2, Signal=\ADC_Moisture:Net_385\
    Analog  Clock 1: Automatic-assigning  clock 'ADC_SAR_WaSens_theACLK'. Fanout=2, Signal=\ADC_SAR_WaSens:Net_385\
    Digital Clock 0: Automatic-assigning  clock 'SPI_1_IntClock'. Fanout=1, Signal=\SPI_1:Net_81\
    Digital Clock 1: Automatic-assigning  clock 'Clock_3'. Fanout=1, Signal=Net_329
    Digital Clock 2: Automatic-assigning  clock 'Clock_2'. Fanout=2, Signal=Net_347
    Digital Clock 3: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
    Digital Clock 4: Automatic-assigning  clock 'Clock_1'. Fanout=2, Signal=Net_10
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Delay_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Delay_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Timer_Sonar:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Timer_Sonar:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_WaSens:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \SPI_1:BSPIS:ClkEn\: with output requested to be synchronous
        ClockIn: SPI_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPI_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \SPI_1:BSPIS:PrcClkEn\: with output requested to be asynchronous
        ClockIn: Slave_clk(0):iocell.fb was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Slave_clk(0):iocell.fb, EnableOut: Constant 1
    UDB Clk/Enable \SPI_1:BSPIS:DpClkEn\: with output requested to be asynchronous
        ClockIn: Slave_clk(0):iocell.fb was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Slave_clk(0):iocell.fb, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 17 pin(s) will be assigned a location by the fitter: \ADC_Moisture:Bypass(0)\, \ADC_SAR_WaSens:Bypass(0)\, Echo_1(0), Echo_2(0), Moisture_Analog_Input(0), Pin_ADC_WaSens(0), Pin_ISR_WaSens(0), Pin_Low_WL(0), Pin_PWM_WaSens(0), Pin_WaterPump(0), Slave_clk(0), Slave_Miso(0), Slave_mosi(0), SPI_read_req(0), ss(0), Trigger_1(0), Trigger_2(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_address_detected\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Trigger_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Trigger_1(0)__PA ,
            pad => Trigger_1(0)_PAD );

    Pin : Name = Trigger_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Trigger_2(0)__PA ,
            pad => Trigger_2(0)_PAD );

    Pin : Name = Echo_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo_1(0)__PA ,
            pad => Echo_1(0)_PAD );

    Pin : Name = Echo_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo_2(0)__PA ,
            pad => Echo_2(0)_PAD );

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_122 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_359 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \ADC_Moisture:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC_Moisture:Bypass(0)\__PA ,
            analog_term => \ADC_Moisture:Net_210\ ,
            pad => \ADC_Moisture:Bypass(0)_PAD\ );

    Pin : Name = Moisture_Analog_Input(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Moisture_Analog_Input(0)__PA ,
            analog_term => Net_348 ,
            pad => Moisture_Analog_Input(0)_PAD );

    Pin : Name = Pin_Low_WL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Low_WL(0)__PA ,
            pad => Pin_Low_WL(0)_PAD );

    Pin : Name = Pin_X1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_X1(0)__PA ,
            pad => Pin_X1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_X2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_X2(0)__PA ,
            pad => Pin_X2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_X3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_X3(0)__PA ,
            pad => Pin_X3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Y1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Y1(0)__PA ,
            pad => Pin_Y1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Y2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Y2(0)__PA ,
            pad => Pin_Y2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Y3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Y3(0)__PA ,
            pad => Pin_Y3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \ADC_SAR_WaSens:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC_SAR_WaSens:Bypass(0)\__PA ,
            analog_term => \ADC_SAR_WaSens:Net_210\ ,
            pad => \ADC_SAR_WaSens:Bypass(0)_PAD\ );

    Pin : Name = Pin_PWM_WaSens(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_PWM_WaSens(0)__PA ,
            pin_input => Net_331 ,
            pad => Pin_PWM_WaSens(0)_PAD );

    Pin : Name = Pin_ADC_WaSens(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_ADC_WaSens(0)__PA ,
            analog_term => Net_363 ,
            pad => Pin_ADC_WaSens(0)_PAD );

    Pin : Name = Pin_WaterPump(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_WaterPump(0)__PA ,
            pad => Pin_WaterPump(0)_PAD );

    Pin : Name = Pin_ISR_WaSens(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_ISR_WaSens(0)__PA ,
            fb => Net_170 ,
            pad => Pin_ISR_WaSens(0)_PAD );

    Pin : Name = Slave_Miso(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Slave_Miso(0)__PA ,
            pin_input => Net_407 ,
            pad => Slave_Miso(0)_PAD );

    Pin : Name = Slave_mosi(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Slave_mosi(0)__PA ,
            fb => Net_415 ,
            pad => Slave_mosi(0)_PAD );

    Pin : Name = Slave_clk(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Slave_clk(0)__PA ,
            fb => Net_405 ,
            pad => Slave_clk(0)_PAD );

    Pin : Name = ss(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ss(0)__PA ,
            fb => Net_414 ,
            pad => ss(0)_PAD );

    Pin : Name = SPI_read_req(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SPI_read_req(0)__PA ,
            pad => SPI_read_req(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Delay_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Delay_Timer:TimerUDB:control_7\ * 
              \Delay_Timer:TimerUDB:per_zero\
        );
        Output = \Delay_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Timer_Sonar:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Sonar:TimerUDB:control_7\ * 
              \Timer_Sonar:TimerUDB:per_zero\
        );
        Output = \Timer_Sonar:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_359, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_359 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + Net_122 * \UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\PWM_WaSens:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_WaSens:PWMUDB:runmode_enable\ * \PWM_WaSens:PWMUDB:tc_i\
        );
        Output = \PWM_WaSens:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\SPI_1:BSPIS:inv_ss\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_414
        );
        Output = \SPI_1:BSPIS:inv_ss\ (fanout=2)

    MacroCell: Name=\SPI_1:BSPIS:tx_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_1:BSPIS:count_3\ * !\SPI_1:BSPIS:count_2\ * 
              !\SPI_1:BSPIS:count_1\ * \SPI_1:BSPIS:count_0\
        );
        Output = \SPI_1:BSPIS:tx_load\ (fanout=3)

    MacroCell: Name=\SPI_1:BSPIS:byte_complete\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_1:BSPIS:dpcounter_one_fin\ * 
              !\SPI_1:BSPIS:dpcounter_one_reg\
        );
        Output = \SPI_1:BSPIS:byte_complete\ (fanout=1)

    MacroCell: Name=\SPI_1:BSPIS:rx_buf_overrun\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_1:BSPIS:mosi_buf_overrun_reg\ * 
              !\SPI_1:BSPIS:mosi_buf_overrun_fin\
        );
        Output = \SPI_1:BSPIS:rx_buf_overrun\ (fanout=1)

    MacroCell: Name=Net_407, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_414 * \SPI_1:BSPIS:miso_from_dp\
        );
        Output = Net_407 (fanout=1)

    MacroCell: Name=\SPI_1:BSPIS:mosi_buf_overrun\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_1:BSPIS:dpMOSI_fifo_full\ * !\SPI_1:BSPIS:count_3\ * 
              !\SPI_1:BSPIS:count_2\ * !\SPI_1:BSPIS:count_1\ * 
              \SPI_1:BSPIS:count_0\
        );
        Output = \SPI_1:BSPIS:mosi_buf_overrun\ (fanout=1)

    MacroCell: Name=\SPI_1:BSPIS:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_1:BSPIS:dpcounter_one_fin\ * 
              !\SPI_1:BSPIS:dpcounter_one_reg\ * 
              \SPI_1:BSPIS:miso_tx_empty_reg_fin\
        );
        Output = \SPI_1:BSPIS:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPI_1:BSPIS:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_1:BSPIS:dpMOSI_fifo_not_empty\
        );
        Output = \SPI_1:BSPIS:rx_status_4\ (fanout=1)

    MacroCell: Name=\SPI_1:BSPIS:mosi_to_dp\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\SPI_1:BSPIS:count_3\ * !\SPI_1:BSPIS:count_2\ * 
              !\SPI_1:BSPIS:count_1\ * \SPI_1:BSPIS:count_0\ * Net_415
            + \SPI_1:BSPIS:count_3\ * \SPI_1:BSPIS:mosi_tmp\
            + \SPI_1:BSPIS:count_2\ * \SPI_1:BSPIS:mosi_tmp\
            + \SPI_1:BSPIS:count_1\ * \SPI_1:BSPIS:mosi_tmp\
            + !\SPI_1:BSPIS:count_0\ * \SPI_1:BSPIS:mosi_tmp\
        );
        Output = \SPI_1:BSPIS:mosi_to_dp\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_122
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_122 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * Net_122 * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_122
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_122 * \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_122 * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_122
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_122
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\PWM_WaSens:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_329) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_WaSens:PWMUDB:control_7\
        );
        Output = \PWM_WaSens:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_WaSens:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_329) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_WaSens:PWMUDB:cmp1_less\
        );
        Output = \PWM_WaSens:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_WaSens:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_329) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_WaSens:PWMUDB:prevCompare1\ * 
              \PWM_WaSens:PWMUDB:cmp1_less\
        );
        Output = \PWM_WaSens:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_331, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_329) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_WaSens:PWMUDB:runmode_enable\ * 
              \PWM_WaSens:PWMUDB:cmp1_less\
        );
        Output = Net_331 (fanout=1)

    MacroCell: Name=\SPI_1:BSPIS:dpcounter_one_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPI_1:Net_81\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_1:BSPIS:dpcounter_one_fin\
        );
        Output = \SPI_1:BSPIS:dpcounter_one_reg\ (fanout=2)

    MacroCell: Name=\SPI_1:BSPIS:mosi_buf_overrun_fin\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPI_1:Net_81\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_1:BSPIS:mosi_buf_overrun_reg\
        );
        Output = \SPI_1:BSPIS:mosi_buf_overrun_fin\ (fanout=1)

    MacroCell: Name=\SPI_1:BSPIS:mosi_tmp\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_405)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_415
        );
        Output = \SPI_1:BSPIS:mosi_tmp\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Delay_Timer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_1 => \Delay_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Delay_Timer:TimerUDB:per_zero\ ,
            chain_out => \Delay_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Delay_Timer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Delay_Timer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_1 => \Delay_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Delay_Timer:TimerUDB:per_zero\ ,
            z0_comb => \Delay_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Delay_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Delay_Timer:TimerUDB:status_2\ ,
            chain_in => \Delay_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Delay_Timer:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\Timer_Sonar:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer_Sonar:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_Sonar:TimerUDB:per_zero\ ,
            chain_out => \Timer_Sonar:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_Sonar:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\Timer_Sonar:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer_Sonar:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_Sonar:TimerUDB:per_zero\ ,
            chain_in => \Timer_Sonar:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \Timer_Sonar:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_Sonar:TimerUDB:sT24:timerdp:u0\
        Next in chain : \Timer_Sonar:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\Timer_Sonar:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer_Sonar:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_Sonar:TimerUDB:per_zero\ ,
            z0_comb => \Timer_Sonar:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_Sonar:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_Sonar:TimerUDB:status_2\ ,
            chain_in => \Timer_Sonar:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_Sonar:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_WaSens:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_329 ,
            cs_addr_2 => \PWM_WaSens:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_WaSens:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_WaSens:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_WaSens:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_WaSens:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SPI_1:BSPIS:sR8:Dp:u0\
        PORT MAP (
            clock => Net_405 ,
            cs_addr_2 => \SPI_1:BSPIS:inv_ss\ ,
            cs_addr_0 => \SPI_1:BSPIS:tx_load\ ,
            route_si => \SPI_1:BSPIS:mosi_to_dp\ ,
            f1_load => \SPI_1:BSPIS:tx_load\ ,
            so_comb => \SPI_1:BSPIS:miso_from_dp\ ,
            f0_bus_stat_comb => \SPI_1:BSPIS:tx_status_1\ ,
            f0_blk_stat_comb => \SPI_1:BSPIS:dpMISO_fifo_empty\ ,
            f1_bus_stat_comb => \SPI_1:BSPIS:dpMOSI_fifo_not_empty\ ,
            f1_blk_stat_comb => \SPI_1:BSPIS:dpMOSI_fifo_full\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111111111111111111111111111000000000010001000001100111100000001000010001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Delay_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_10 ,
            status_3 => \Delay_Timer:TimerUDB:status_3\ ,
            status_2 => \Delay_Timer:TimerUDB:status_2\ ,
            status_0 => \Delay_Timer:TimerUDB:status_tc\ ,
            interrupt => Net_28 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_Sonar:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \Timer_Sonar:TimerUDB:status_3\ ,
            status_2 => \Timer_Sonar:TimerUDB:status_2\ ,
            status_0 => \Timer_Sonar:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ ,
            interrupt => Net_124 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_WaSens:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_329 ,
            status_3 => \PWM_WaSens:PWMUDB:status_3\ ,
            status_2 => \PWM_WaSens:PWMUDB:status_2\ ,
            status_0 => \PWM_WaSens:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPI_1:BSPIS:TxStsReg\
        PORT MAP (
            clock => \SPI_1:Net_81\ ,
            status_6 => \SPI_1:BSPIS:byte_complete\ ,
            status_2 => \SPI_1:BSPIS:miso_tx_empty_reg_fin\ ,
            status_1 => \SPI_1:BSPIS:tx_status_1\ ,
            status_0 => \SPI_1:BSPIS:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPI_1:BSPIS:RxStsReg\
        PORT MAP (
            clock => \SPI_1:Net_81\ ,
            status_6 => \SPI_1:BSPIS:dpMOSI_fifo_full_reg\ ,
            status_5 => \SPI_1:BSPIS:rx_buf_overrun\ ,
            status_4 => \SPI_1:BSPIS:rx_status_4\ ,
            status_3 => \SPI_1:BSPIS:dpMOSI_fifo_not_empty\ ,
            interrupt => Net_411 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\SPI_1:BSPIS:sync_1\
        PORT MAP (
            clock => \SPI_1:Net_81\ ,
            in => \SPI_1:BSPIS:tx_load\ ,
            out => \SPI_1:BSPIS:dpcounter_one_fin\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPI_1:BSPIS:sync_2\
        PORT MAP (
            clock => \SPI_1:Net_81\ ,
            in => \SPI_1:BSPIS:dpMISO_fifo_empty\ ,
            out => \SPI_1:BSPIS:miso_tx_empty_reg_fin\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPI_1:BSPIS:sync_3\
        PORT MAP (
            clock => \SPI_1:Net_81\ ,
            in => \SPI_1:BSPIS:mosi_buf_overrun\ ,
            out => \SPI_1:BSPIS:mosi_buf_overrun_reg\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPI_1:BSPIS:sync_4\
        PORT MAP (
            clock => \SPI_1:Net_81\ ,
            in => \SPI_1:BSPIS:dpMOSI_fifo_full\ ,
            out => \SPI_1:BSPIS:dpMOSI_fifo_full_reg\ );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Delay_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_10 ,
            control_7 => \Delay_Timer:TimerUDB:control_7\ ,
            control_6 => \Delay_Timer:TimerUDB:control_6\ ,
            control_5 => \Delay_Timer:TimerUDB:control_5\ ,
            control_4 => \Delay_Timer:TimerUDB:control_4\ ,
            control_3 => \Delay_Timer:TimerUDB:control_3\ ,
            control_2 => \Delay_Timer:TimerUDB:control_2\ ,
            control_1 => \Delay_Timer:TimerUDB:control_1\ ,
            control_0 => \Delay_Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer_Sonar:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Timer_Sonar:TimerUDB:control_7\ ,
            control_6 => \Timer_Sonar:TimerUDB:control_6\ ,
            control_5 => \Timer_Sonar:TimerUDB:control_5\ ,
            control_4 => \Timer_Sonar:TimerUDB:control_4\ ,
            control_3 => \Timer_Sonar:TimerUDB:control_3\ ,
            control_2 => \Timer_Sonar:TimerUDB:control_2\ ,
            control_1 => \Timer_Sonar:TimerUDB:control_1\ ,
            control_0 => \Timer_Sonar:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_WaSens:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_329 ,
            control_7 => \PWM_WaSens:PWMUDB:control_7\ ,
            control_6 => \PWM_WaSens:PWMUDB:control_6\ ,
            control_5 => \PWM_WaSens:PWMUDB:control_5\ ,
            control_4 => \PWM_WaSens:PWMUDB:control_4\ ,
            control_3 => \PWM_WaSens:PWMUDB:control_3\ ,
            control_2 => \PWM_WaSens:PWMUDB:control_2\ ,
            control_1 => \PWM_WaSens:PWMUDB:control_1\ ,
            control_0 => \PWM_WaSens:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => \UART_1:BUART:rx_count_6\ ,
            count_5 => \UART_1:BUART:rx_count_5\ ,
            count_4 => \UART_1:BUART:rx_count_4\ ,
            count_3 => \UART_1:BUART:rx_count_3\ ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\SPI_1:BSPIS:BitCounter\
        PORT MAP (
            clock => Net_405 ,
            reset => Net_414 ,
            enable => \SPI_1:BSPIS:inv_ss\ ,
            count_6 => \SPI_1:BSPIS:count_6\ ,
            count_5 => \SPI_1:BSPIS:count_5\ ,
            count_4 => \SPI_1:BSPIS:count_4\ ,
            count_3 => \SPI_1:BSPIS:count_3\ ,
            count_2 => \SPI_1:BSPIS:count_2\ ,
            count_1 => \SPI_1:BSPIS:count_1\ ,
            count_0 => \SPI_1:BSPIS:count_0\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0000111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active Low
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =ISR_delay
        PORT MAP (
            interrupt => Net_28 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ISR_uart
        PORT MAP (
            interrupt => Net_124 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC_Moisture:IRQ\
        PORT MAP (
            interrupt => Net_161 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ISR_WaterLevel
        PORT MAP (
            interrupt => Net_170 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ISR_stepperY
        PORT MAP (
            interrupt => Net_209 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ISR_stepperX
        PORT MAP (
            interrupt => Net_189 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC_SAR_WaSens:IRQ\
        PORT MAP (
            interrupt => Net_226 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\SPI_1:RxInternalInterrupt\
        PORT MAP (
            interrupt => Net_411 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =SPI_ISR
        PORT MAP (
            interrupt => Net_411 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    5 :    3 :    8 : 62.50 %
Analog Clocks                 :    2 :    2 :    4 : 50.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    9 :   23 :   32 : 28.13 %
IO                            :   29 :   19 :   48 : 60.42 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    2 :    2 :    4 : 50.00 %
UDB                           :      :      :      :        
  Macrocells                  :   44 :  148 :  192 : 22.92 %
  Unique P-terms              :   67 :  317 :  384 : 17.45 %
  Total P-terms               :   76 :      :      :        
  Datapath Cells              :   10 :   14 :   24 : 41.67 %
  Status Cells                :   10 :   14 :   24 : 41.67 %
    StatusI Registers         :    7 :      :      :        
    Sync Cells (x4)           :    1 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :    5 :   19 :   24 : 20.83 %
    Control Registers         :    3 :      :      :        
    Count7 Cells              :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    2 :    0 :    2 : 100.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.248ms
Tech Mapping phase: Elapsed time ==> 0s.438ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_7@[IOP=(1)][IoId=(7)] : Pin_1(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Pin_X1(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Pin_X2(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Pin_X3(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Pin_Y1(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Pin_Y2(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Pin_Y3(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Moisture_Analog_Input(0)
IO_5@[IOP=(3)][IoId=(5)] : Pin_ADC_WaSens(0)
SAR[1]@[FFB(SAR,1)] : \ADC_Moisture:ADC_SAR\ (SAR-ExtVref)
IO_2@[IOP=(0)][IoId=(2)] : \ADC_Moisture:Bypass(0)\ (SAR-ExtVref)
Vref[13]@[FFB(Vref,13)] : \ADC_Moisture:vRef_Vdda_1\
SAR[0]@[FFB(SAR,0)] : \ADC_SAR_WaSens:ADC_SAR\ (SAR-ExtVref)
IO_4@[IOP=(0)][IoId=(4)] : \ADC_SAR_WaSens:Bypass(0)\ (SAR-ExtVref)
Log: apr.M0058: The analog placement iterative improvement is 46% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 93% done. (App=cydsfit)
Analog Placement Results:
IO_7@[IOP=(1)][IoId=(7)] : Pin_1(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Pin_X1(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Pin_X2(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Pin_X3(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Pin_Y1(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Pin_Y2(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Pin_Y3(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Moisture_Analog_Input(0)
IO_5@[IOP=(3)][IoId=(5)] : Pin_ADC_WaSens(0)
SAR[0]@[FFB(SAR,0)] : \ADC_Moisture:ADC_SAR\ (SAR-ExtVref)
IO_4@[IOP=(0)][IoId=(4)] : \ADC_Moisture:Bypass(0)\ (SAR-ExtVref)
Vref[13]@[FFB(Vref,13)] : \ADC_Moisture:vRef_Vdda_1\
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_WaSens:ADC_SAR\ (SAR-ExtVref)
IO_2@[IOP=(0)][IoId=(2)] : \ADC_SAR_WaSens:Bypass(0)\ (SAR-ExtVref)

Analog Placement phase: Elapsed time ==> 1s.446ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.005ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_348 {
    sar_0_vplus
    agl7_x_sar_0_vplus
    agl7
    agl7_x_p0_3
    p0_3
  }
  Net: Net_363 {
    sar_1_vplus
    agr5_x_sar_1_vplus
    agr5
    agr5_x_p15_1
    p15_1
  }
  Net: \ADC_Moisture:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC_Moisture:Net_210\ {
    p0_4
    p0_4_exvref
  }
  Net: \ADC_Moisture:Net_235\ {
    sar_1_vref
    sar_1_vref_x_sar_1_vref_vdda_vdda_2
    sar_1_vref_vdda_vdda_2
    common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2
    sar_0_vref_vdda_vdda_2
    sar_0_vref_x_sar_0_vref_vdda_vdda_2
    sar_0_vref
  }
  Net: \ADC_SAR_WaSens:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \ADC_SAR_WaSens:Net_210\ {
    p0_2
    p0_2_exvref
  }
}
Map of item to net {
  sar_0_vplus                                      -> Net_348
  agl7_x_sar_0_vplus                               -> Net_348
  agl7                                             -> Net_348
  agl7_x_p0_3                                      -> Net_348
  p0_3                                             -> Net_348
  sar_1_vplus                                      -> Net_363
  agr5_x_sar_1_vplus                               -> Net_363
  agr5                                             -> Net_363
  agr5_x_p15_1                                     -> Net_363
  p15_1                                            -> Net_363
  sar_0_vrefhi                                     -> \ADC_Moisture:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC_Moisture:Net_126\
  sar_0_vminus                                     -> \ADC_Moisture:Net_126\
  p0_4                                             -> \ADC_Moisture:Net_210\
  p0_4_exvref                                      -> \ADC_Moisture:Net_210\
  sar_1_vref                                       -> \ADC_Moisture:Net_235\
  sar_1_vref_x_sar_1_vref_vdda_vdda_2              -> \ADC_Moisture:Net_235\
  sar_1_vref_vdda_vdda_2                           -> \ADC_Moisture:Net_235\
  common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2  -> \ADC_Moisture:Net_235\
  common_sar_vref_vdda/2                           -> \ADC_Moisture:Net_235\
  common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2  -> \ADC_Moisture:Net_235\
  sar_0_vref_vdda_vdda_2                           -> \ADC_Moisture:Net_235\
  sar_0_vref_x_sar_0_vref_vdda_vdda_2              -> \ADC_Moisture:Net_235\
  sar_0_vref                                       -> \ADC_Moisture:Net_235\
  sar_1_vrefhi                                     -> \ADC_SAR_WaSens:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \ADC_SAR_WaSens:Net_126\
  sar_1_vminus                                     -> \ADC_SAR_WaSens:Net_126\
  p0_2                                             -> \ADC_SAR_WaSens:Net_210\
  p0_2_exvref                                      -> \ADC_SAR_WaSens:Net_210\
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = True
IsVddaHalfUsedForSar1 = True
Analog Code Generation phase: Elapsed time ==> 0s.345ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   23 :   25 :   48 :  47.92%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.57
                   Pterms :            3.13
               Macrocells :            1.91
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.153ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         13 :       7.69 :       3.38
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * Net_122 * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_122
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + Net_122 * \UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_122 * \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_122 * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_122
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ ,
        interrupt => Net_124 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=11, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_122
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_122 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_122
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => \UART_1:BUART:rx_count_6\ ,
        count_5 => \UART_1:BUART:rx_count_5\ ,
        count_4 => \UART_1:BUART:rx_count_4\ ,
        count_3 => \UART_1:BUART:rx_count_3\ ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=4, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Delay_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Delay_Timer:TimerUDB:control_7\ * 
              \Delay_Timer:TimerUDB:per_zero\
        );
        Output = \Delay_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Delay_Timer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_1 => \Delay_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Delay_Timer:TimerUDB:per_zero\ ,
        z0_comb => \Delay_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Delay_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Delay_Timer:TimerUDB:status_2\ ,
        chain_in => \Delay_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Delay_Timer:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Delay_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_10 ,
        status_3 => \Delay_Timer:TimerUDB:status_3\ ,
        status_2 => \Delay_Timer:TimerUDB:status_2\ ,
        status_0 => \Delay_Timer:TimerUDB:status_tc\ ,
        interrupt => Net_28 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_359, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_359 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPI_1:BSPIS:mosi_buf_overrun_fin\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPI_1:Net_81\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_1:BSPIS:mosi_buf_overrun_reg\
        );
        Output = \SPI_1:BSPIS:mosi_buf_overrun_fin\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_WaSens:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_WaSens:PWMUDB:runmode_enable\ * \PWM_WaSens:PWMUDB:tc_i\
        );
        Output = \PWM_WaSens:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_WaSens:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_329) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_WaSens:PWMUDB:cmp1_less\
        );
        Output = \PWM_WaSens:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_WaSens:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_329) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_WaSens:PWMUDB:control_7\
        );
        Output = \PWM_WaSens:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPI_1:BSPIS:rx_buf_overrun\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_1:BSPIS:mosi_buf_overrun_reg\ * 
              !\SPI_1:BSPIS:mosi_buf_overrun_fin\
        );
        Output = \SPI_1:BSPIS:rx_buf_overrun\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_WaSens:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_329) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_WaSens:PWMUDB:prevCompare1\ * 
              \PWM_WaSens:PWMUDB:cmp1_less\
        );
        Output = \PWM_WaSens:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_WaSens:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_329 ,
        cs_addr_2 => \PWM_WaSens:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_WaSens:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_WaSens:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_WaSens:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_WaSens:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_WaSens:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_329 ,
        status_3 => \PWM_WaSens:PWMUDB:status_3\ ,
        status_2 => \PWM_WaSens:PWMUDB:status_2\ ,
        status_0 => \PWM_WaSens:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_WaSens:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_329 ,
        control_7 => \PWM_WaSens:PWMUDB:control_7\ ,
        control_6 => \PWM_WaSens:PWMUDB:control_6\ ,
        control_5 => \PWM_WaSens:PWMUDB:control_5\ ,
        control_4 => \PWM_WaSens:PWMUDB:control_4\ ,
        control_3 => \PWM_WaSens:PWMUDB:control_3\ ,
        control_2 => \PWM_WaSens:PWMUDB:control_2\ ,
        control_1 => \PWM_WaSens:PWMUDB:control_1\ ,
        control_0 => \PWM_WaSens:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_331, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_329) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_WaSens:PWMUDB:runmode_enable\ * 
              \PWM_WaSens:PWMUDB:cmp1_less\
        );
        Output = Net_331 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Delay_Timer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_1 => \Delay_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Delay_Timer:TimerUDB:per_zero\ ,
        chain_out => \Delay_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Delay_Timer:TimerUDB:sT16:timerdp:u1\

controlcell: Name =\Delay_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_10 ,
        control_7 => \Delay_Timer:TimerUDB:control_7\ ,
        control_6 => \Delay_Timer:TimerUDB:control_6\ ,
        control_5 => \Delay_Timer:TimerUDB:control_5\ ,
        control_4 => \Delay_Timer:TimerUDB:control_4\ ,
        control_3 => \Delay_Timer:TimerUDB:control_3\ ,
        control_2 => \Delay_Timer:TimerUDB:control_2\ ,
        control_1 => \Delay_Timer:TimerUDB:control_1\ ,
        control_0 => \Delay_Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=9, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SPI_1:BSPIS:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_1:BSPIS:dpcounter_one_fin\ * 
              !\SPI_1:BSPIS:dpcounter_one_reg\ * 
              \SPI_1:BSPIS:miso_tx_empty_reg_fin\
        );
        Output = \SPI_1:BSPIS:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPI_1:BSPIS:byte_complete\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_1:BSPIS:dpcounter_one_fin\ * 
              !\SPI_1:BSPIS:dpcounter_one_reg\
        );
        Output = \SPI_1:BSPIS:byte_complete\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\SPI_1:BSPIS:TxStsReg\
    PORT MAP (
        clock => \SPI_1:Net_81\ ,
        status_6 => \SPI_1:BSPIS:byte_complete\ ,
        status_2 => \SPI_1:BSPIS:miso_tx_empty_reg_fin\ ,
        status_1 => \SPI_1:BSPIS:tx_status_1\ ,
        status_0 => \SPI_1:BSPIS:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SPI_1:BSPIS:dpcounter_one_reg\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPI_1:Net_81\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_1:BSPIS:dpcounter_one_fin\
        );
        Output = \SPI_1:BSPIS:dpcounter_one_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=9, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SPI_1:BSPIS:mosi_buf_overrun\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_1:BSPIS:dpMOSI_fifo_full\ * !\SPI_1:BSPIS:count_3\ * 
              !\SPI_1:BSPIS:count_2\ * !\SPI_1:BSPIS:count_1\ * 
              \SPI_1:BSPIS:count_0\
        );
        Output = \SPI_1:BSPIS:mosi_buf_overrun\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_Sonar:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer_Sonar:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_Sonar:TimerUDB:per_zero\ ,
        chain_out => \Timer_Sonar:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_Sonar:TimerUDB:sT24:timerdp:u1\

synccell: Name =\SPI_1:BSPIS:sync_4\
    PORT MAP (
        clock => \SPI_1:Net_81\ ,
        in => \SPI_1:BSPIS:dpMOSI_fifo_full\ ,
        out => \SPI_1:BSPIS:dpMOSI_fifo_full_reg\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\SPI_1:BSPIS:sync_3\
    PORT MAP (
        clock => \SPI_1:Net_81\ ,
        in => \SPI_1:BSPIS:mosi_buf_overrun\ ,
        out => \SPI_1:BSPIS:mosi_buf_overrun_reg\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\SPI_1:BSPIS:sync_1\
    PORT MAP (
        clock => \SPI_1:Net_81\ ,
        in => \SPI_1:BSPIS:tx_load\ ,
        out => \SPI_1:BSPIS:dpcounter_one_fin\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\SPI_1:BSPIS:sync_2\
    PORT MAP (
        clock => \SPI_1:Net_81\ ,
        in => \SPI_1:BSPIS:dpMISO_fifo_empty\ ,
        out => \SPI_1:BSPIS:miso_tx_empty_reg_fin\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_407, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_414 * \SPI_1:BSPIS:miso_from_dp\
        );
        Output = Net_407 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPI_1:BSPIS:mosi_tmp\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_405)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_415
        );
        Output = \SPI_1:BSPIS:mosi_tmp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPI_1:BSPIS:tx_load\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_1:BSPIS:count_3\ * !\SPI_1:BSPIS:count_2\ * 
              !\SPI_1:BSPIS:count_1\ * \SPI_1:BSPIS:count_0\
        );
        Output = \SPI_1:BSPIS:tx_load\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\SPI_1:BSPIS:mosi_to_dp\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\SPI_1:BSPIS:count_3\ * !\SPI_1:BSPIS:count_2\ * 
              !\SPI_1:BSPIS:count_1\ * \SPI_1:BSPIS:count_0\ * Net_415
            + \SPI_1:BSPIS:count_3\ * \SPI_1:BSPIS:mosi_tmp\
            + \SPI_1:BSPIS:count_2\ * \SPI_1:BSPIS:mosi_tmp\
            + \SPI_1:BSPIS:count_1\ * \SPI_1:BSPIS:mosi_tmp\
            + !\SPI_1:BSPIS:count_0\ * \SPI_1:BSPIS:mosi_tmp\
        );
        Output = \SPI_1:BSPIS:mosi_to_dp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SPI_1:BSPIS:inv_ss\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_414
        );
        Output = \SPI_1:BSPIS:inv_ss\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\SPI_1:BSPIS:sR8:Dp:u0\
    PORT MAP (
        clock => Net_405 ,
        cs_addr_2 => \SPI_1:BSPIS:inv_ss\ ,
        cs_addr_0 => \SPI_1:BSPIS:tx_load\ ,
        route_si => \SPI_1:BSPIS:mosi_to_dp\ ,
        f1_load => \SPI_1:BSPIS:tx_load\ ,
        so_comb => \SPI_1:BSPIS:miso_from_dp\ ,
        f0_bus_stat_comb => \SPI_1:BSPIS:tx_status_1\ ,
        f0_blk_stat_comb => \SPI_1:BSPIS:dpMISO_fifo_empty\ ,
        f1_bus_stat_comb => \SPI_1:BSPIS:dpMOSI_fifo_not_empty\ ,
        f1_blk_stat_comb => \SPI_1:BSPIS:dpMOSI_fifo_full\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111111111111111111111111111000000000010001000001100111100000001000010001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: True

count7cell: Name =\SPI_1:BSPIS:BitCounter\
    PORT MAP (
        clock => Net_405 ,
        reset => Net_414 ,
        enable => \SPI_1:BSPIS:inv_ss\ ,
        count_6 => \SPI_1:BSPIS:count_6\ ,
        count_5 => \SPI_1:BSPIS:count_5\ ,
        count_4 => \SPI_1:BSPIS:count_4\ ,
        count_3 => \SPI_1:BSPIS:count_3\ ,
        count_2 => \SPI_1:BSPIS:count_2\ ,
        count_1 => \SPI_1:BSPIS:count_1\ ,
        count_0 => \SPI_1:BSPIS:count_0\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0000111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active Low
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SPI_1:BSPIS:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_1:BSPIS:dpMOSI_fifo_not_empty\
        );
        Output = \SPI_1:BSPIS:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\SPI_1:BSPIS:RxStsReg\
    PORT MAP (
        clock => \SPI_1:Net_81\ ,
        status_6 => \SPI_1:BSPIS:dpMOSI_fifo_full_reg\ ,
        status_5 => \SPI_1:BSPIS:rx_buf_overrun\ ,
        status_4 => \SPI_1:BSPIS:rx_status_4\ ,
        status_3 => \SPI_1:BSPIS:dpMOSI_fifo_not_empty\ ,
        interrupt => Net_411 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Timer_Sonar:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Sonar:TimerUDB:control_7\ * 
              \Timer_Sonar:TimerUDB:per_zero\
        );
        Output = \Timer_Sonar:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_Sonar:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer_Sonar:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_Sonar:TimerUDB:per_zero\ ,
        z0_comb => \Timer_Sonar:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_Sonar:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_Sonar:TimerUDB:status_2\ ,
        chain_in => \Timer_Sonar:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_Sonar:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\Timer_Sonar:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \Timer_Sonar:TimerUDB:status_3\ ,
        status_2 => \Timer_Sonar:TimerUDB:status_2\ ,
        status_0 => \Timer_Sonar:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_Sonar:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer_Sonar:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_Sonar:TimerUDB:per_zero\ ,
        chain_in => \Timer_Sonar:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \Timer_Sonar:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_Sonar:TimerUDB:sT24:timerdp:u0\
    Next in chain : \Timer_Sonar:TimerUDB:sT24:timerdp:u2\

controlcell: Name =\Timer_Sonar:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Timer_Sonar:TimerUDB:control_7\ ,
        control_6 => \Timer_Sonar:TimerUDB:control_6\ ,
        control_5 => \Timer_Sonar:TimerUDB:control_5\ ,
        control_4 => \Timer_Sonar:TimerUDB:control_4\ ,
        control_3 => \Timer_Sonar:TimerUDB:control_3\ ,
        control_2 => \Timer_Sonar:TimerUDB:control_2\ ,
        control_1 => \Timer_Sonar:TimerUDB:control_1\ ,
        control_0 => \Timer_Sonar:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =ISR_WaterLevel
        PORT MAP (
            interrupt => Net_170 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =ISR_delay
        PORT MAP (
            interrupt => Net_28 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =ISR_stepperX
        PORT MAP (
            interrupt => Net_189 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =ISR_stepperY
        PORT MAP (
            interrupt => Net_209 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =ISR_uart
        PORT MAP (
            interrupt => Net_124 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =SPI_ISR
        PORT MAP (
            interrupt => Net_411 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =\ADC_Moisture:IRQ\
        PORT MAP (
            interrupt => Net_161 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =\ADC_SAR_WaSens:IRQ\
        PORT MAP (
            interrupt => Net_226 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =\SPI_1:RxInternalInterrupt\
        PORT MAP (
            interrupt => Net_411 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Slave_mosi(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Slave_mosi(0)__PA ,
        fb => Net_415 ,
        pad => Slave_mosi(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Slave_clk(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Slave_clk(0)__PA ,
        fb => Net_405 ,
        pad => Slave_clk(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \ADC_SAR_WaSens:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC_SAR_WaSens:Bypass(0)\__PA ,
        analog_term => \ADC_SAR_WaSens:Net_210\ ,
        pad => \ADC_SAR_WaSens:Bypass(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Moisture_Analog_Input(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Moisture_Analog_Input(0)__PA ,
        analog_term => Net_348 ,
        pad => Moisture_Analog_Input(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \ADC_Moisture:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC_Moisture:Bypass(0)\__PA ,
        analog_term => \ADC_Moisture:Net_210\ ,
        pad => \ADC_Moisture:Bypass(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = ss(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ss(0)__PA ,
        fb => Net_414 ,
        pad => ss(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_ISR_WaSens(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_ISR_WaSens(0)__PA ,
        fb => Net_170 ,
        pad => Pin_ISR_WaSens(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Echo_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo_2(0)__PA ,
        pad => Echo_2(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = Pin_PWM_WaSens(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_PWM_WaSens(0)__PA ,
        pin_input => Net_331 ,
        pad => Pin_PWM_WaSens(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Slave_Miso(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Slave_Miso(0)__PA ,
        pin_input => Net_407 ,
        pad => Slave_Miso(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Echo_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo_1(0)__PA ,
        pad => Echo_1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Trigger_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Trigger_1(0)__PA ,
        pad => Trigger_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_Y3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Y3(0)__PA ,
        pad => Pin_Y3(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_Y2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Y2(0)__PA ,
        pad => Pin_Y2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_Y1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Y1(0)__PA ,
        pad => Pin_Y1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_X3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_X3(0)__PA ,
        pad => Pin_X3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_X2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_X2(0)__PA ,
        pad => Pin_X2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_X1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_X1(0)__PA ,
        pad => Pin_X1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Trigger_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Trigger_2(0)__PA ,
        pad => Trigger_2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_Low_WL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Low_WL(0)__PA ,
        pad => Pin_Low_WL(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_WaterPump(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_WaterPump(0)__PA ,
        pad => Pin_WaterPump(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SPI_read_req(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SPI_read_req(0)__PA ,
        pad => SPI_read_req(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_122 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_359 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=1]: 
Pin : Name = Pin_ADC_WaSens(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_ADC_WaSens(0)__PA ,
        analog_term => Net_363 ,
        pad => Pin_ADC_WaSens(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            aclk_glb_0 => \ADC_Moisture:Net_385\ ,
            aclk_0 => \ADC_Moisture:Net_385_local\ ,
            clk_a_dig_glb_0 => \ADC_Moisture:Net_381\ ,
            clk_a_dig_0 => \ADC_Moisture:Net_381_local\ ,
            aclk_glb_1 => \ADC_SAR_WaSens:Net_385\ ,
            aclk_1 => \ADC_SAR_WaSens:Net_385_local\ ,
            clk_a_dig_glb_1 => \ADC_SAR_WaSens:Net_381\ ,
            clk_a_dig_1 => \ADC_SAR_WaSens:Net_381_local\ ,
            dclk_glb_0 => \SPI_1:Net_81\ ,
            dclk_0 => \SPI_1:Net_81_local\ ,
            dclk_glb_1 => Net_329 ,
            dclk_1 => Net_329_local ,
            dclk_glb_2 => Net_347 ,
            dclk_2 => Net_347_local ,
            dclk_glb_3 => \UART_1:Net_9\ ,
            dclk_3 => \UART_1:Net_9_local\ ,
            dclk_glb_4 => Net_10 ,
            dclk_4 => Net_10_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Timer_StepperX:TimerHW\
        PORT MAP (
            clock => Net_347 ,
            enable => __ONE__ ,
            tc => Net_189 ,
            cmp => \Timer_StepperX:Net_261\ ,
            irq => \Timer_StepperX:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\Timer_StepperY:TimerHW\
        PORT MAP (
            clock => Net_347 ,
            enable => __ONE__ ,
            tc => Net_209 ,
            cmp => \Timer_StepperY:Net_261\ ,
            irq => \Timer_StepperY:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\ADC_Moisture:vRef_Vdda_1\
        PORT MAP (
            vout => \ADC_Moisture:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\ADC_Moisture:ADC_SAR\
        PORT MAP (
            vplus => Net_348 ,
            vminus => \ADC_Moisture:Net_126\ ,
            ext_pin => \ADC_Moisture:Net_210\ ,
            vrefhi_out => \ADC_Moisture:Net_126\ ,
            vref => \ADC_Moisture:Net_235\ ,
            clock => \ADC_Moisture:Net_385\ ,
            pump_clock => \ADC_Moisture:Net_385\ ,
            irq => \ADC_Moisture:Net_252\ ,
            next => Net_143 ,
            data_out_udb_11 => \ADC_Moisture:Net_207_11\ ,
            data_out_udb_10 => \ADC_Moisture:Net_207_10\ ,
            data_out_udb_9 => \ADC_Moisture:Net_207_9\ ,
            data_out_udb_8 => \ADC_Moisture:Net_207_8\ ,
            data_out_udb_7 => \ADC_Moisture:Net_207_7\ ,
            data_out_udb_6 => \ADC_Moisture:Net_207_6\ ,
            data_out_udb_5 => \ADC_Moisture:Net_207_5\ ,
            data_out_udb_4 => \ADC_Moisture:Net_207_4\ ,
            data_out_udb_3 => \ADC_Moisture:Net_207_3\ ,
            data_out_udb_2 => \ADC_Moisture:Net_207_2\ ,
            data_out_udb_1 => \ADC_Moisture:Net_207_1\ ,
            data_out_udb_0 => \ADC_Moisture:Net_207_0\ ,
            eof_udb => Net_161 );
        Properties:
        {
            cy_registers = ""
        }
    SAR Block @ F(SAR,1): 
    sarcell: Name =\ADC_SAR_WaSens:ADC_SAR\
        PORT MAP (
            vplus => Net_363 ,
            vminus => \ADC_SAR_WaSens:Net_126\ ,
            ext_pin => \ADC_SAR_WaSens:Net_210\ ,
            vrefhi_out => \ADC_SAR_WaSens:Net_126\ ,
            vref => \ADC_Moisture:Net_235\ ,
            clock => \ADC_SAR_WaSens:Net_385\ ,
            pump_clock => \ADC_SAR_WaSens:Net_385\ ,
            irq => \ADC_SAR_WaSens:Net_252\ ,
            next => Net_229 ,
            data_out_udb_11 => \ADC_SAR_WaSens:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_WaSens:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_WaSens:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_WaSens:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_WaSens:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_WaSens:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_WaSens:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_WaSens:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_WaSens:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_WaSens:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_WaSens:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_WaSens:Net_207_0\ ,
            eof_udb => Net_226 );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                            | 
Port | Pin | Fixed |      Type |       Drive Mode |                       Name | Connections
-----+-----+-------+-----------+------------------+----------------------------+---------------------------------
   0 |   0 |       |      NONE |     HI_Z_DIGITAL |              Slave_mosi(0) | FB(Net_415)
     |   1 |       |      NONE |     HI_Z_DIGITAL |               Slave_clk(0) | FB(Net_405)
     |   2 |       |      NONE |      HI_Z_ANALOG | \ADC_SAR_WaSens:Bypass(0)\ | Analog(\ADC_SAR_WaSens:Net_210\)
     |   3 |       |      NONE |      HI_Z_ANALOG |   Moisture_Analog_Input(0) | Analog(Net_348)
     |   4 |       |      NONE |      HI_Z_ANALOG |   \ADC_Moisture:Bypass(0)\ | Analog(\ADC_Moisture:Net_210\)
     |   5 |       |      NONE |     HI_Z_DIGITAL |                      ss(0) | FB(Net_414)
     |   6 |       |      NONE |     HI_Z_DIGITAL |          Pin_ISR_WaSens(0) | FB(Net_170)
     |   7 |       |      NONE |     HI_Z_DIGITAL |                  Echo_2(0) | 
-----+-----+-------+-----------+------------------+----------------------------+---------------------------------
   1 |   2 |       |      NONE |         CMOS_OUT |          Pin_PWM_WaSens(0) | In(Net_331)
     |   4 |       |      NONE |         CMOS_OUT |              Slave_Miso(0) | In(Net_407)
     |   5 |       |      NONE |     HI_Z_DIGITAL |                  Echo_1(0) | 
     |   6 |       |      NONE |         CMOS_OUT |               Trigger_1(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |                   Pin_1(0) | 
-----+-----+-------+-----------+------------------+----------------------------+---------------------------------
   2 |   0 |     * |      NONE |     HI_Z_DIGITAL |                  Pin_Y3(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |                  Pin_Y2(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |                  Pin_Y1(0) | 
     |   3 |     * |      NONE |     HI_Z_DIGITAL |                  Pin_X3(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |                  Pin_X2(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |                  Pin_X1(0) | 
     |   6 |       |      NONE |         CMOS_OUT |               Trigger_2(0) | 
     |   7 |       |      NONE |         CMOS_OUT |              Pin_Low_WL(0) | 
-----+-----+-------+-----------+------------------+----------------------------+---------------------------------
   3 |   0 |       |      NONE |         CMOS_OUT |           Pin_WaterPump(0) | 
     |   1 |       |      NONE |         CMOS_OUT |            SPI_read_req(0) | 
-----+-----+-------+-----------+------------------+----------------------------+---------------------------------
  12 |   6 |     * |      NONE |     HI_Z_DIGITAL |                    Rx_1(0) | FB(Net_122)
     |   7 |     * |      NONE |         CMOS_OUT |                    Tx_1(0) | In(Net_359)
-----+-----+-------+-----------+------------------+----------------------------+---------------------------------
  15 |   1 |       |      NONE |      HI_Z_ANALOG |          Pin_ADC_WaSens(0) | Analog(Net_363)
-----------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.116ms
Digital Placement phase: Elapsed time ==> 3s.155ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "PSoCcontroller_r.vh2" --pcf-path "PSoCcontroller.pco" --des-name "PSoCcontroller" --dsf-path "PSoCcontroller.dsf" --sdc-path "PSoCcontroller.sdc" --lib-path "PSoCcontroller_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.624ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.320ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.063ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in PSoCcontroller_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.773ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.303ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 9s.617ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 9s.618ms
API generation phase: Elapsed time ==> 4s.445ms
Dependency generation phase: Elapsed time ==> 0s.058ms
Cleanup phase: Elapsed time ==> 0s.000ms
