Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,9056
design__instance__area,78056.1
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,15
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,105
design__max_cap_violation__count__corner:nom_tt_025C_1v80,1
power__internal__total,0.006341258995234966
power__switching__total,0.0034940403420478106
power__leakage__total,8.826497577274495E-8
power__total,0.009835387580096722
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.5950370364860375
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.5991085574993957
timing__hold__ws__corner:nom_tt_025C_1v80,0.3163930318404201
timing__setup__ws__corner:nom_tt_025C_1v80,0.0
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.316393
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,203
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,105
design__max_cap_violation__count__corner:nom_ss_100C_1v60,1
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.9057880257780471
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.8909881973297137
timing__hold__ws__corner:nom_ss_100C_1v60,0.8515524082458931
timing__setup__ws__corner:nom_ss_100C_1v60,-5.720861279960618
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-506.2992302046396
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-5.720861279960618
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.851552
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,342
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-5.720861
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,336
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,105
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,1
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.4750426853009465
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.4870979313324819
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11153656092199139
timing__setup__ws__corner:nom_ff_n40C_1v95,0.0
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.111537
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,0.000000
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,283
design__max_fanout_violation__count,105
design__max_cap_violation__count,2
clock__skew__worst_hold,-0.4693929822134495
clock__skew__worst_setup,0.4787644860516571
timing__hold__ws,0.10986040166315855
timing__setup__ws,-6.149545047244987
timing__hold__tns,0.0
timing__setup__tns,-613.7481310227519
timing__hold__wns,0
timing__setup__wns,-6.149545047244987
timing__hold_vio__count,0
timing__hold_r2r__ws,0.109860
timing__hold_r2r_vio__count,0
timing__setup_vio__count,1009
timing__setup_r2r__ws,-6.149545
timing__setup_r2r_vio__count,988
design__die__bbox,0.0 0.0 508.76 225.76
design__core__bbox,2.76 2.72 506.0 223.04
design__io,45
design__die__area,114858
design__core__area,110874
design__instance__count__stdcell,9056
design__instance__area__stdcell,78056.1
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.704008
design__instance__utilization__stdcell,0.704008
design__instance__count__class:buffer,8
design__instance__count__class:inverter,155
design__instance__count__class:clock_gate_cell,37
design__instance__count__class:sequential_cell,1469
design__instance__count__class:multi_input_combinational_cell,3857
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,5332
design__instance__count__class:tap_cell,1577
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,203043
design__violations,0
design__instance__count__class:timing_repair_buffer,1245
design__instance__count__class:clock_buffer,70
design__instance__count__class:clock_inverter,70
design__instance__count__setup_buffer,84
design__instance__count__hold_buffer,746
antenna__violating__nets,5
antenna__violating__pins,5
route__antenna_violation__count,5
design__instance__count__class:antenna_cell,568
antenna_diodes_count,22
route__net,6893
route__net__special,2
route__drc_errors__iter:1,6135
route__wirelength__iter:1,236804
route__drc_errors__iter:2,3715
route__wirelength__iter:2,234480
route__drc_errors__iter:3,3578
route__wirelength__iter:3,234041
route__drc_errors__iter:4,890
route__wirelength__iter:4,233433
route__drc_errors__iter:5,118
route__wirelength__iter:5,233539
route__drc_errors__iter:6,41
route__wirelength__iter:6,233507
route__drc_errors__iter:7,30
route__wirelength__iter:7,233519
route__drc_errors__iter:8,30
route__wirelength__iter:8,233519
route__drc_errors__iter:9,9
route__wirelength__iter:9,233504
route__drc_errors__iter:10,1
route__wirelength__iter:10,233496
route__drc_errors__iter:11,0
route__wirelength__iter:11,233510
route__drc_errors,0
route__wirelength,233510
route__vias,55186
route__vias__singlecut,55186
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,789.59
timing__unannotated_net__count__corner:nom_tt_025C_1v80,42
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,42
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,42
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,15
design__max_fanout_violation__count__corner:min_tt_025C_1v80,105
design__max_cap_violation__count__corner:min_tt_025C_1v80,1
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.5874928487757404
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.5879321640390093
timing__hold__ws__corner:min_tt_025C_1v80,0.3130448211480617
timing__setup__ws__corner:min_tt_025C_1v80,0.0
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.313045
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,42
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,154
design__max_fanout_violation__count__corner:min_ss_100C_1v60,105
design__max_cap_violation__count__corner:min_ss_100C_1v60,1
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.8903316114143809
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.8728193970178743
timing__hold__ws__corner:min_ss_100C_1v60,0.844915272772368
timing__setup__ws__corner:min_ss_100C_1v60,-5.251973227193049
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-393.59569517671366
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-5.251973227193049
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.844915
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,316
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-5.251973
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,310
timing__unannotated_net__count__corner:min_ss_100C_1v60,42
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,105
design__max_cap_violation__count__corner:min_ff_n40C_1v95,1
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.4693929822134495
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.4787644860516571
timing__hold__ws__corner:min_ff_n40C_1v95,0.10986040166315855
timing__setup__ws__corner:min_ff_n40C_1v95,0.0
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.109860
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,0.000000
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,42
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,29
design__max_fanout_violation__count__corner:max_tt_025C_1v80,105
design__max_cap_violation__count__corner:max_tt_025C_1v80,1
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.5993865573526242
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.6153168149166017
timing__hold__ws__corner:max_tt_025C_1v80,0.3206278666653196
timing__setup__ws__corner:max_tt_025C_1v80,0.0
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.320628
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,42
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,283
design__max_fanout_violation__count__corner:max_ss_100C_1v60,105
design__max_cap_violation__count__corner:max_ss_100C_1v60,2
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.9164218532309545
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.9137942883242615
timing__hold__ws__corner:max_ss_100C_1v60,0.860191053844819
timing__setup__ws__corner:max_ss_100C_1v60,-6.149545047244987
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-613.7481310227519
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-6.149545047244987
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.860191
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,351
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-6.149545
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,342
timing__unannotated_net__count__corner:max_ss_100C_1v60,42
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,105
design__max_cap_violation__count__corner:max_ff_n40C_1v95,1
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.4774983876785669
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.5004512501611211
timing__hold__ws__corner:max_ff_n40C_1v95,0.11157963757656515
timing__setup__ws__corner:max_ff_n40C_1v95,0.0
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.111580
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,0.000000
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,42
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,42
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79981
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000190649
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000198835
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000249287
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000198835
design_powergrid__voltage__worst,0.000198835
design_powergrid__voltage__worst__net:VPWR,1.79981
design_powergrid__drop__worst,0.000198835
design_powergrid__drop__worst__net:VPWR,0.000190649
design_powergrid__voltage__worst__net:VGND,0.000198835
design_powergrid__drop__worst__net:VGND,0.000198835
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00002489999999999999876734886605778029888824676163494586944580078125
ir__drop__worst,0.00019100000000000000766227359338955693601747043430805206298828125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
