<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='581' u='c' c='_ZN4llvm14CodeGenRegBank26inferMatchingSuperRegClassEPNS_20CodeGenRegisterClassE'/>
<dec f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='584' type='void llvm::CodeGenRegBank::inferMatchingSuperRegClass(llvm::CodeGenRegisterClass * RC, std::list&lt;CodeGenRegisterClass&gt;::iterator FirstSubRegRC)'/>
<def f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2208' ll='2268' type='void llvm::CodeGenRegBank::inferMatchingSuperRegClass(llvm::CodeGenRegisterClass * RC, std::list&lt;CodeGenRegisterClass&gt;::iterator FirstSubRegRC)'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2309' u='c' c='_ZN4llvm14CodeGenRegBank30computeInferredRegisterClassesEv'/>
<doc f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2201'>//
// Synthesize missing sub-classes of RC for getMatchingSuperRegClass().
//
// Create sub-classes of RC such that getMatchingSuperRegClass(RC, SubIdx, X)
// has a maximal result for any SubIdx and any X &gt;= FirstSubRegRC.
//</doc>
