$version Generated by VerilatedVcd $end
$date Mon Nov 27 18:19:52 2023 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  3 ' ALUctrl [2:0] $end
  $var wire  1 ( ALUsrc $end
  $var wire  1 $ EQ $end
  $var wire 32 * ImmOp [31:0] $end
  $var wire  8 # PC [7:0] $end
  $var wire  1 ) PCsrc $end
  $var wire  1 & RegWrite $end
  $var wire 32 % instr [31:0] $end
  $scope module green $end
   $var wire 32 , ADDRESS_WIDTH [31:0] $end
   $var wire  3 ' ALUctrl [2:0] $end
   $var wire  1 ( ALUsrc $end
   $var wire 32 - DATA_WIDTH [31:0] $end
   $var wire  1 $ EQ $end
   $var wire 32 * ImmOp [31:0] $end
   $var wire  2 . ImmSrc [1:0] $end
   $var wire  8 # PC [7:0] $end
   $var wire  1 ) PCsrc $end
   $var wire  1 & RegWrite $end
   $var wire 32 % instr [31:0] $end
   $scope module MyControlUnit $end
    $var wire  3 ' ALUctrl [2:0] $end
    $var wire  1 ( ALUsrc $end
    $var wire 32 - DATA_WIDTH [31:0] $end
    $var wire  1 $ EQ $end
    $var wire  2 . ImmSrc [1:0] $end
    $var wire  1 ) PCsrc $end
    $var wire  1 & RegWrite $end
    $var wire 32 % instr [31:0] $end
    $var wire  1 + opcode $end
   $upscope $end
   $scope module MyInstrMem $end
    $var wire 32 , ADDRESS_WIDTH [31:0] $end
    $var wire 32 - DATA_WIDTH [31:0] $end
    $var wire  8 # addr [7:0] $end
    $var wire  1 / clk $end
    $var wire 32 % dout [31:0] $end
   $upscope $end
   $scope module MySignExtend $end
    $var wire 32 - DATA_WIDTH [31:0] $end
    $var wire 32 * ImmOp [31:0] $end
    $var wire  2 . ImmSrc [1:0] $end
    $var wire 32 % instr [31:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000 #
0$
b00000000000000000000000000000000 %
0&
b000 '
0(
0)
b00000000000000000000000000000000 *
0+
b00000000000000000000000000001000 ,
b00000000000000000000000000100000 -
b00 .
0/
#2
b00001111111100000000001100010011 %
1&
1(
1+
#4
b00000001 #
#6
b00000010 #
b00000000000000000000010100010011 %
#8
b00000011 #
b00000000000000000000010110010011 %
#10
b00000100 #
b00000000000001011000010100010011 %
#12
b00000101 #
b00000000000101011000010110010011 %
#14
b00000110 #
b11111110011001011001110011100011 %
#16
b00000111 #
b00000000000000000000000000000000 %
0+
#18
b00001000 #
#20
b00001001 #
#22
b00001010 #
#24
b00001011 #
#26
b00001100 #
#28
b00001101 #
#30
b00001110 #
#32
b00001111 #
#34
b00010000 #
#36
b00010001 #
#38
b00010010 #
#40
b00010011 #
#42
b00010100 #
#44
b00010101 #
#46
b00010110 #
#48
b00010111 #
#50
b00011000 #
#52
b00011001 #
#54
b00011010 #
#56
b00011011 #
#58
b00011100 #
