# ğŸš€ BabySoC Physical Design â€“ Week 7  
### **Complete RTL â†’ Layout Flow Using OpenROAD (Floorplan â€¢ Placement â€¢ Routing â€¢ SPEF)**

This repository documents the complete physical-design flow for **BabySoC** using the **OpenROAD** toolchain.  
It covers all backend stagesâ€”from floorplanning to post-route parasitic extraction (SPEF).

---

## ğŸ“˜ **Objective**
To perform the full physical-design implementation of the *BabySoC* SoC block using OpenROAD, including:

- âœ” Floorplanning  
- âœ” Placement  
- âœ” Routing  
- âœ” Post-route SPEF generation  

and to understand how these stages integrate into a real SoC backend flow.

---

## ğŸ§  **Why This Task Matters**
Until this point, each VLSI stage (RTL, SPICE, synthesis, early floorplanning) was explored separately.  
This week, all stages are combined into a **complete RTL-to-layout flow**, giving real-world SoC design experience.

### ğŸ¯ **Key Learning Outcomes**
By completing this task, you will:

- ğŸ”¹ Understand how a **full RTL-to-GDS backend flow** works  
- ğŸ”¹ Learn how **floorplan choices**, **placement density**, and **routing topology** affect timing  
- ğŸ”¹ Perform **post-route parasitic extraction (SPEF)**  
- ğŸ”¹ Understand how SPEF feeds into **Static Timing Analysis (STA)**  
- ğŸ”¹ Bridge the gap between theory (STA) and real SoC physical design  

This is an essential foundation for anyone aiming to become a **professional ASIC Physical Design Engineer**.

---

## ğŸ“š **Task Reference**
The flow follows **Task 13 â€“ OpenROAD Physical Design** from:

ğŸ”— **Akash-Perla / ASIC-Design Repository**  
https://github.com/Akash-Perla/ASIC-Design?tab=readme-ov-file#task-13-OpenRoad-Physical-Design

---

# ğŸ§© Physical Design Flow Summary

## 1ï¸âƒ£ **Floorplanning**
- Import synthesized BabySoC netlist  
- Define die area, core area & utilization  
- Create **power rings & straps**  
- Place macros and reserve cell placement regions  
- Ensure a clean and routable floorplan  

---

## 2ï¸âƒ£ **Placement**
- Run **global placement**  
- Perform **detailed placement + legalization**  
- Check placement density & congestion  
- Export placement layout snapshots  

---

## 3ï¸âƒ£ **Routing**
- Execute **global routing**  
- Run **detailed routing**  
- Verify **zero routing DRC violations**  
- Save final routed layout images  

---

## 4ï¸âƒ£ **Post-Route SPEF Extraction**
- Extract parasitics using OpenROAD  
- Generate the **Standard Parasitic Exchange Format (SPEF)** file  
- Validate R & C values per net  
- Understand how SPEF improves STA timing accuracy  

---

# ğŸ“‚ Deliverables in This Repository

### ğŸ“ **layout_images/**
- Floorplan screenshots  
- Placement layout  
- Routed design  

### ğŸ“ **logs/**
- SPEF generation terminal logs  
- Routing logs  
- Timing and congestion reports  

### ğŸ“ **docs/**
- Commands used in the OpenROAD flow  
- Observations and learning notes  

### ğŸ“ **reports/**
- Cell count  
- Utilization report  
- Number of routed nets  
- SPEF summary  

---

# ğŸ“ Final Takeaways
By completing this task, you will have:

âœ” Implemented a full physical-design flow for BabySoC using OpenROAD  
âœ” Performed parasitic extraction and interpreted SPEF  
âœ” Understood backend timing, routing, and congestion behavior  
âœ” Connected STA theory to real ASIC layout implementation  
âœ” Strengthened practical ASIC Design (PD) skills for career/industry  

---

## ğŸ“¬ **Author**
BabySoC Week-7 Physical Design Task â€¢ OpenROAD Flow  
Feel free to contribute, fork, or ask questions!

---

