
AUTOSAR_DIO.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000038c  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .bss          00000007  00800060  00800060  00000400  2**0
                  ALLOC
  2 .stab         00000810  00000000  00000000  00000400  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      0000087f  00000000  00000000  00000c10  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
   8:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
   c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  10:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  14:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  18:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  1c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  20:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  24:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  28:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  2c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  30:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  34:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  38:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  3c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  40:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  44:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  48:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  4c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  50:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_clear_bss>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	01 c0       	rjmp	.+2      	; 0x6a <.do_clear_bss_start>

00000068 <.do_clear_bss_loop>:
  68:	1d 92       	st	X+, r1

0000006a <.do_clear_bss_start>:
  6a:	a7 36       	cpi	r26, 0x67	; 103
  6c:	b1 07       	cpc	r27, r17
  6e:	e1 f7       	brne	.-8      	; 0x68 <.do_clear_bss_loop>
  70:	0e 94 bb 01 	call	0x376	; 0x376 <main>
  74:	0c 94 c4 01 	jmp	0x388	; 0x388 <_exit>

00000078 <__bad_interrupt>:
  78:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000007c <Det_ReportError>:

void Det_ReportError( uint16 ModuleId,
                      uint8 InstanceId,
                      uint8 ApiId,
					  uint8 ErrorId )
{
  7c:	df 93       	push	r29
  7e:	cf 93       	push	r28
  80:	00 d0       	rcall	.+0      	; 0x82 <Det_ReportError+0x6>
  82:	00 d0       	rcall	.+0      	; 0x84 <Det_ReportError+0x8>
  84:	0f 92       	push	r0
  86:	cd b7       	in	r28, 0x3d	; 61
  88:	de b7       	in	r29, 0x3e	; 62
  8a:	9a 83       	std	Y+2, r25	; 0x02
  8c:	89 83       	std	Y+1, r24	; 0x01
  8e:	6b 83       	std	Y+3, r22	; 0x03
  90:	4c 83       	std	Y+4, r20	; 0x04
  92:	2d 83       	std	Y+5, r18	; 0x05
  94:	ff cf       	rjmp	.-2      	; 0x94 <Det_ReportError+0x18>

00000096 <Dio_Init>:
STATIC Dio_PortType *Dio_Ports = NULL_PTR;
STATIC Dio_ChannelGroupType *Dio_ChannelGroups  = NULL_PTR;
STATIC uint8 Dio_Status = DIO_NOT_INITIALIZED;

void Dio_Init(const Dio_ConfigType * ConfigPtr)
{
  96:	df 93       	push	r29
  98:	cf 93       	push	r28
  9a:	00 d0       	rcall	.+0      	; 0x9c <Dio_Init+0x6>
  9c:	cd b7       	in	r28, 0x3d	; 61
  9e:	de b7       	in	r29, 0x3e	; 62
  a0:	9a 83       	std	Y+2, r25	; 0x02
  a2:	89 83       	std	Y+1, r24	; 0x01
#if (DIO_DEV_ERROR_DETECT == STD_ON)
	/* check if the input configuration pointer is not a NULL_PTR */
	if (NULL_PTR == ConfigPtr)
  a4:	89 81       	ldd	r24, Y+1	; 0x01
  a6:	9a 81       	ldd	r25, Y+2	; 0x02
  a8:	00 97       	sbiw	r24, 0x00	; 0
  aa:	41 f4       	brne	.+16     	; 0xbc <Dio_Init+0x26>
	{
		Det_ReportError(DIO_MODULE_ID, DIO_INSTANCE_ID, DIO_INIT_SID,
  ac:	88 e7       	ldi	r24, 0x78	; 120
  ae:	90 e0       	ldi	r25, 0x00	; 0
  b0:	60 e0       	ldi	r22, 0x00	; 0
  b2:	40 e1       	ldi	r20, 0x10	; 16
  b4:	20 e1       	ldi	r18, 0x10	; 16
  b6:	0e 94 3e 00 	call	0x7c	; 0x7c <Det_ReportError>
  ba:	17 c0       	rjmp	.+46     	; 0xea <Dio_Init+0x54>
	{
		/*
		 * Set the module state to initialized and point to the PB configuration structure using a global pointer.
		 * This global pointer is global to be used by other functions to read the PB configuration structures
		 */
		Dio_Status       = DIO_INITIALIZED;
  bc:	81 e0       	ldi	r24, 0x01	; 1
  be:	80 93 66 00 	sts	0x0066, r24
		Dio_PortChannels = ConfigPtr->Channels; /* address of the first Channels structure --> Channels[0] */
  c2:	89 81       	ldd	r24, Y+1	; 0x01
  c4:	9a 81       	ldd	r25, Y+2	; 0x02
  c6:	90 93 61 00 	sts	0x0061, r25
  ca:	80 93 60 00 	sts	0x0060, r24
		Dio_Ports = ConfigPtr->ports;
  ce:	89 81       	ldd	r24, Y+1	; 0x01
  d0:	9a 81       	ldd	r25, Y+2	; 0x02
  d2:	08 96       	adiw	r24, 0x08	; 8
  d4:	90 93 63 00 	sts	0x0063, r25
  d8:	80 93 62 00 	sts	0x0062, r24
		Dio_ChannelGroups = ConfigPtr->groups;
  dc:	89 81       	ldd	r24, Y+1	; 0x01
  de:	9a 81       	ldd	r25, Y+2	; 0x02
  e0:	0a 96       	adiw	r24, 0x0a	; 10
  e2:	90 93 65 00 	sts	0x0065, r25
  e6:	80 93 64 00 	sts	0x0064, r24

	}
}
  ea:	0f 90       	pop	r0
  ec:	0f 90       	pop	r0
  ee:	cf 91       	pop	r28
  f0:	df 91       	pop	r29
  f2:	08 95       	ret

000000f4 <Dio_ReadChannel>:


Dio_LevelType Dio_ReadChannel (Dio_ChannelType ChannelId)
{
  f4:	df 93       	push	r29
  f6:	cf 93       	push	r28
  f8:	cd b7       	in	r28, 0x3d	; 61
  fa:	de b7       	in	r29, 0x3e	; 62
  fc:	27 97       	sbiw	r28, 0x07	; 7
  fe:	0f b6       	in	r0, 0x3f	; 63
 100:	f8 94       	cli
 102:	de bf       	out	0x3e, r29	; 62
 104:	0f be       	out	0x3f, r0	; 63
 106:	cd bf       	out	0x3d, r28	; 61
 108:	8d 83       	std	Y+5, r24	; 0x05
	Dio_PortLevelType *PORT_ptr =NULL;
 10a:	1c 82       	std	Y+4, r1	; 0x04
 10c:	1b 82       	std	Y+3, r1	; 0x03
	uint8 errorState = E_OK;
 10e:	1a 82       	std	Y+2, r1	; 0x02
	Dio_LevelType output = STD_LOW;
 110:	19 82       	std	Y+1, r1	; 0x01
	if(ChannelId > DIO_CONFIGURED_CHANNLES)
 112:	8d 81       	ldd	r24, Y+5	; 0x05
 114:	85 30       	cpi	r24, 0x05	; 5
 116:	48 f0       	brcs	.+18     	; 0x12a <Dio_ReadChannel+0x36>
	{
		errorState=E_NOT_OK;
 118:	81 e0       	ldi	r24, 0x01	; 1
 11a:	8a 83       	std	Y+2, r24	; 0x02
		Det_ReportError(DIO_MODULE_ID, DIO_INSTANCE_ID,Dio_ReadChannel_SID, DIO_E_UNINIT);
 11c:	88 e7       	ldi	r24, 0x78	; 120
 11e:	90 e0       	ldi	r25, 0x00	; 0
 120:	60 e0       	ldi	r22, 0x00	; 0
 122:	40 e0       	ldi	r20, 0x00	; 0
 124:	20 ef       	ldi	r18, 0xF0	; 240
 126:	0e 94 3e 00 	call	0x7c	; 0x7c <Det_ReportError>
	}
	else
	{
		//do nothing
	}
	if(errorState ==E_OK)
 12a:	8a 81       	ldd	r24, Y+2	; 0x02
 12c:	88 23       	and	r24, r24
 12e:	09 f0       	breq	.+2      	; 0x132 <Dio_ReadChannel+0x3e>
 130:	65 c0       	rjmp	.+202    	; 0x1fc <Dio_ReadChannel+0x108>
	{
		switch(Dio_PortChannels[ChannelId].Port_Num)
 132:	20 91 60 00 	lds	r18, 0x0060
 136:	30 91 61 00 	lds	r19, 0x0061
 13a:	8d 81       	ldd	r24, Y+5	; 0x05
 13c:	88 2f       	mov	r24, r24
 13e:	90 e0       	ldi	r25, 0x00	; 0
 140:	88 0f       	add	r24, r24
 142:	99 1f       	adc	r25, r25
 144:	f9 01       	movw	r30, r18
 146:	e8 0f       	add	r30, r24
 148:	f9 1f       	adc	r31, r25
 14a:	80 81       	ld	r24, Z
 14c:	28 2f       	mov	r18, r24
 14e:	30 e0       	ldi	r19, 0x00	; 0
 150:	3f 83       	std	Y+7, r19	; 0x07
 152:	2e 83       	std	Y+6, r18	; 0x06
 154:	8e 81       	ldd	r24, Y+6	; 0x06
 156:	9f 81       	ldd	r25, Y+7	; 0x07
 158:	81 30       	cpi	r24, 0x01	; 1
 15a:	91 05       	cpc	r25, r1
 15c:	d1 f0       	breq	.+52     	; 0x192 <Dio_ReadChannel+0x9e>
 15e:	2e 81       	ldd	r18, Y+6	; 0x06
 160:	3f 81       	ldd	r19, Y+7	; 0x07
 162:	22 30       	cpi	r18, 0x02	; 2
 164:	31 05       	cpc	r19, r1
 166:	2c f4       	brge	.+10     	; 0x172 <Dio_ReadChannel+0x7e>
 168:	8e 81       	ldd	r24, Y+6	; 0x06
 16a:	9f 81       	ldd	r25, Y+7	; 0x07
 16c:	00 97       	sbiw	r24, 0x00	; 0
 16e:	61 f0       	breq	.+24     	; 0x188 <Dio_ReadChannel+0x94>
 170:	1f c0       	rjmp	.+62     	; 0x1b0 <Dio_ReadChannel+0xbc>
 172:	2e 81       	ldd	r18, Y+6	; 0x06
 174:	3f 81       	ldd	r19, Y+7	; 0x07
 176:	22 30       	cpi	r18, 0x02	; 2
 178:	31 05       	cpc	r19, r1
 17a:	81 f0       	breq	.+32     	; 0x19c <Dio_ReadChannel+0xa8>
 17c:	8e 81       	ldd	r24, Y+6	; 0x06
 17e:	9f 81       	ldd	r25, Y+7	; 0x07
 180:	83 30       	cpi	r24, 0x03	; 3
 182:	91 05       	cpc	r25, r1
 184:	81 f0       	breq	.+32     	; 0x1a6 <Dio_ReadChannel+0xb2>
 186:	14 c0       	rjmp	.+40     	; 0x1b0 <Dio_ReadChannel+0xbc>
		{
		case 0: PORT_ptr=&PINA_REG;break;
 188:	89 e3       	ldi	r24, 0x39	; 57
 18a:	90 e0       	ldi	r25, 0x00	; 0
 18c:	9c 83       	std	Y+4, r25	; 0x04
 18e:	8b 83       	std	Y+3, r24	; 0x03
 190:	11 c0       	rjmp	.+34     	; 0x1b4 <Dio_ReadChannel+0xc0>
		case 1: PORT_ptr=&PINB_REG;break;
 192:	86 e3       	ldi	r24, 0x36	; 54
 194:	90 e0       	ldi	r25, 0x00	; 0
 196:	9c 83       	std	Y+4, r25	; 0x04
 198:	8b 83       	std	Y+3, r24	; 0x03
 19a:	0c c0       	rjmp	.+24     	; 0x1b4 <Dio_ReadChannel+0xc0>
		case 2: PORT_ptr=&PINC_REG;break;
 19c:	83 e3       	ldi	r24, 0x33	; 51
 19e:	90 e0       	ldi	r25, 0x00	; 0
 1a0:	9c 83       	std	Y+4, r25	; 0x04
 1a2:	8b 83       	std	Y+3, r24	; 0x03
 1a4:	07 c0       	rjmp	.+14     	; 0x1b4 <Dio_ReadChannel+0xc0>
		case 3: PORT_ptr=&PIND_REG;break;
 1a6:	80 e3       	ldi	r24, 0x30	; 48
 1a8:	90 e0       	ldi	r25, 0x00	; 0
 1aa:	9c 83       	std	Y+4, r25	; 0x04
 1ac:	8b 83       	std	Y+3, r24	; 0x03
 1ae:	02 c0       	rjmp	.+4      	; 0x1b4 <Dio_ReadChannel+0xc0>
		default:errorState=E_NOT_OK;break;
 1b0:	81 e0       	ldi	r24, 0x01	; 1
 1b2:	8a 83       	std	Y+2, r24	; 0x02
		}
		if(GET_BIT(*PORT_ptr,Dio_PortChannels[ChannelId].Ch_Num)==1)
 1b4:	eb 81       	ldd	r30, Y+3	; 0x03
 1b6:	fc 81       	ldd	r31, Y+4	; 0x04
 1b8:	80 81       	ld	r24, Z
 1ba:	48 2f       	mov	r20, r24
 1bc:	50 e0       	ldi	r21, 0x00	; 0
 1be:	20 91 60 00 	lds	r18, 0x0060
 1c2:	30 91 61 00 	lds	r19, 0x0061
 1c6:	8d 81       	ldd	r24, Y+5	; 0x05
 1c8:	88 2f       	mov	r24, r24
 1ca:	90 e0       	ldi	r25, 0x00	; 0
 1cc:	88 0f       	add	r24, r24
 1ce:	99 1f       	adc	r25, r25
 1d0:	f9 01       	movw	r30, r18
 1d2:	e8 0f       	add	r30, r24
 1d4:	f9 1f       	adc	r31, r25
 1d6:	81 81       	ldd	r24, Z+1	; 0x01
 1d8:	88 2f       	mov	r24, r24
 1da:	90 e0       	ldi	r25, 0x00	; 0
 1dc:	9a 01       	movw	r18, r20
 1de:	02 c0       	rjmp	.+4      	; 0x1e4 <Dio_ReadChannel+0xf0>
 1e0:	35 95       	asr	r19
 1e2:	27 95       	ror	r18
 1e4:	8a 95       	dec	r24
 1e6:	e2 f7       	brpl	.-8      	; 0x1e0 <Dio_ReadChannel+0xec>
 1e8:	c9 01       	movw	r24, r18
 1ea:	81 70       	andi	r24, 0x01	; 1
 1ec:	90 70       	andi	r25, 0x00	; 0
 1ee:	88 23       	and	r24, r24
 1f0:	19 f0       	breq	.+6      	; 0x1f8 <Dio_ReadChannel+0x104>
		{
			output =STD_HIGH;
 1f2:	81 e0       	ldi	r24, 0x01	; 1
 1f4:	89 83       	std	Y+1, r24	; 0x01
 1f6:	02 c0       	rjmp	.+4      	; 0x1fc <Dio_ReadChannel+0x108>
		{
			output =STD_LOW;
		}
		else
		{
			errorState=E_NOT_OK;
 1f8:	81 e0       	ldi	r24, 0x01	; 1
 1fa:	8a 83       	std	Y+2, r24	; 0x02
		}
	}
	return output;
 1fc:	89 81       	ldd	r24, Y+1	; 0x01
}
 1fe:	27 96       	adiw	r28, 0x07	; 7
 200:	0f b6       	in	r0, 0x3f	; 63
 202:	f8 94       	cli
 204:	de bf       	out	0x3e, r29	; 62
 206:	0f be       	out	0x3f, r0	; 63
 208:	cd bf       	out	0x3d, r28	; 61
 20a:	cf 91       	pop	r28
 20c:	df 91       	pop	r29
 20e:	08 95       	ret

00000210 <Dio_WriteChannel>:

void Dio_WriteChannel (Dio_ChannelType ChannelId,Dio_LevelType Level)
{
 210:	df 93       	push	r29
 212:	cf 93       	push	r28
 214:	cd b7       	in	r28, 0x3d	; 61
 216:	de b7       	in	r29, 0x3e	; 62
 218:	28 97       	sbiw	r28, 0x08	; 8
 21a:	0f b6       	in	r0, 0x3f	; 63
 21c:	f8 94       	cli
 21e:	de bf       	out	0x3e, r29	; 62
 220:	0f be       	out	0x3f, r0	; 63
 222:	cd bf       	out	0x3d, r28	; 61
 224:	8d 83       	std	Y+5, r24	; 0x05
 226:	6e 83       	std	Y+6, r22	; 0x06
	Dio_PortLevelType *PORT_ptr =NULL;
 228:	1c 82       	std	Y+4, r1	; 0x04
 22a:	1b 82       	std	Y+3, r1	; 0x03
		uint8 errorState = E_OK;
 22c:	1a 82       	std	Y+2, r1	; 0x02
		Dio_LevelType output = STD_LOW;
 22e:	19 82       	std	Y+1, r1	; 0x01
		if(ChannelId > DIO_CONFIGURED_CHANNLES)
 230:	8d 81       	ldd	r24, Y+5	; 0x05
 232:	85 30       	cpi	r24, 0x05	; 5
 234:	48 f0       	brcs	.+18     	; 0x248 <Dio_WriteChannel+0x38>
		{
			errorState=E_NOT_OK;
 236:	81 e0       	ldi	r24, 0x01	; 1
 238:	8a 83       	std	Y+2, r24	; 0x02
			Det_ReportError(DIO_MODULE_ID, DIO_INSTANCE_ID,Dio_WriteChannel_SID, DIO_E_UNINIT);
 23a:	88 e7       	ldi	r24, 0x78	; 120
 23c:	90 e0       	ldi	r25, 0x00	; 0
 23e:	60 e0       	ldi	r22, 0x00	; 0
 240:	41 e0       	ldi	r20, 0x01	; 1
 242:	20 ef       	ldi	r18, 0xF0	; 240
 244:	0e 94 3e 00 	call	0x7c	; 0x7c <Det_ReportError>
		}
		else
		{
			//do nothing
		}
		if(errorState ==E_OK)
 248:	8a 81       	ldd	r24, Y+2	; 0x02
 24a:	88 23       	and	r24, r24
 24c:	09 f0       	breq	.+2      	; 0x250 <Dio_WriteChannel+0x40>
 24e:	8a c0       	rjmp	.+276    	; 0x364 <Dio_WriteChannel+0x154>
		{
			switch(Dio_PortChannels[ChannelId].Port_Num)
 250:	20 91 60 00 	lds	r18, 0x0060
 254:	30 91 61 00 	lds	r19, 0x0061
 258:	8d 81       	ldd	r24, Y+5	; 0x05
 25a:	88 2f       	mov	r24, r24
 25c:	90 e0       	ldi	r25, 0x00	; 0
 25e:	88 0f       	add	r24, r24
 260:	99 1f       	adc	r25, r25
 262:	f9 01       	movw	r30, r18
 264:	e8 0f       	add	r30, r24
 266:	f9 1f       	adc	r31, r25
 268:	80 81       	ld	r24, Z
 26a:	28 2f       	mov	r18, r24
 26c:	30 e0       	ldi	r19, 0x00	; 0
 26e:	38 87       	std	Y+8, r19	; 0x08
 270:	2f 83       	std	Y+7, r18	; 0x07
 272:	8f 81       	ldd	r24, Y+7	; 0x07
 274:	98 85       	ldd	r25, Y+8	; 0x08
 276:	81 30       	cpi	r24, 0x01	; 1
 278:	91 05       	cpc	r25, r1
 27a:	d1 f0       	breq	.+52     	; 0x2b0 <Dio_WriteChannel+0xa0>
 27c:	2f 81       	ldd	r18, Y+7	; 0x07
 27e:	38 85       	ldd	r19, Y+8	; 0x08
 280:	22 30       	cpi	r18, 0x02	; 2
 282:	31 05       	cpc	r19, r1
 284:	2c f4       	brge	.+10     	; 0x290 <Dio_WriteChannel+0x80>
 286:	8f 81       	ldd	r24, Y+7	; 0x07
 288:	98 85       	ldd	r25, Y+8	; 0x08
 28a:	00 97       	sbiw	r24, 0x00	; 0
 28c:	61 f0       	breq	.+24     	; 0x2a6 <Dio_WriteChannel+0x96>
 28e:	1f c0       	rjmp	.+62     	; 0x2ce <Dio_WriteChannel+0xbe>
 290:	2f 81       	ldd	r18, Y+7	; 0x07
 292:	38 85       	ldd	r19, Y+8	; 0x08
 294:	22 30       	cpi	r18, 0x02	; 2
 296:	31 05       	cpc	r19, r1
 298:	81 f0       	breq	.+32     	; 0x2ba <Dio_WriteChannel+0xaa>
 29a:	8f 81       	ldd	r24, Y+7	; 0x07
 29c:	98 85       	ldd	r25, Y+8	; 0x08
 29e:	83 30       	cpi	r24, 0x03	; 3
 2a0:	91 05       	cpc	r25, r1
 2a2:	81 f0       	breq	.+32     	; 0x2c4 <Dio_WriteChannel+0xb4>
 2a4:	14 c0       	rjmp	.+40     	; 0x2ce <Dio_WriteChannel+0xbe>
			{
			case 0: PORT_ptr=&PORTA_REG;break;
 2a6:	8b e3       	ldi	r24, 0x3B	; 59
 2a8:	90 e0       	ldi	r25, 0x00	; 0
 2aa:	9c 83       	std	Y+4, r25	; 0x04
 2ac:	8b 83       	std	Y+3, r24	; 0x03
 2ae:	11 c0       	rjmp	.+34     	; 0x2d2 <Dio_WriteChannel+0xc2>
			case 1: PORT_ptr=&PORTB_REG;break;
 2b0:	88 e3       	ldi	r24, 0x38	; 56
 2b2:	90 e0       	ldi	r25, 0x00	; 0
 2b4:	9c 83       	std	Y+4, r25	; 0x04
 2b6:	8b 83       	std	Y+3, r24	; 0x03
 2b8:	0c c0       	rjmp	.+24     	; 0x2d2 <Dio_WriteChannel+0xc2>
			case 2: PORT_ptr=&PORTC_REG;break;
 2ba:	85 e3       	ldi	r24, 0x35	; 53
 2bc:	90 e0       	ldi	r25, 0x00	; 0
 2be:	9c 83       	std	Y+4, r25	; 0x04
 2c0:	8b 83       	std	Y+3, r24	; 0x03
 2c2:	07 c0       	rjmp	.+14     	; 0x2d2 <Dio_WriteChannel+0xc2>
	    	case 3: PORT_ptr=&PORTD_REG;break;
 2c4:	82 e3       	ldi	r24, 0x32	; 50
 2c6:	90 e0       	ldi	r25, 0x00	; 0
 2c8:	9c 83       	std	Y+4, r25	; 0x04
 2ca:	8b 83       	std	Y+3, r24	; 0x03
 2cc:	02 c0       	rjmp	.+4      	; 0x2d2 <Dio_WriteChannel+0xc2>
			default:errorState=E_NOT_OK;break;
 2ce:	81 e0       	ldi	r24, 0x01	; 1
 2d0:	8a 83       	std	Y+2, r24	; 0x02
			}
			if(Level == STD_HIGH)
 2d2:	8e 81       	ldd	r24, Y+6	; 0x06
 2d4:	81 30       	cpi	r24, 0x01	; 1
 2d6:	01 f5       	brne	.+64     	; 0x318 <Dio_WriteChannel+0x108>
			{
				SET_BIT(*PORT_ptr,Dio_PortChannels[ChannelId].Ch_Num);
 2d8:	eb 81       	ldd	r30, Y+3	; 0x03
 2da:	fc 81       	ldd	r31, Y+4	; 0x04
 2dc:	80 81       	ld	r24, Z
 2de:	48 2f       	mov	r20, r24
 2e0:	20 91 60 00 	lds	r18, 0x0060
 2e4:	30 91 61 00 	lds	r19, 0x0061
 2e8:	8d 81       	ldd	r24, Y+5	; 0x05
 2ea:	88 2f       	mov	r24, r24
 2ec:	90 e0       	ldi	r25, 0x00	; 0
 2ee:	88 0f       	add	r24, r24
 2f0:	99 1f       	adc	r25, r25
 2f2:	f9 01       	movw	r30, r18
 2f4:	e8 0f       	add	r30, r24
 2f6:	f9 1f       	adc	r31, r25
 2f8:	81 81       	ldd	r24, Z+1	; 0x01
 2fa:	28 2f       	mov	r18, r24
 2fc:	30 e0       	ldi	r19, 0x00	; 0
 2fe:	81 e0       	ldi	r24, 0x01	; 1
 300:	90 e0       	ldi	r25, 0x00	; 0
 302:	02 2e       	mov	r0, r18
 304:	02 c0       	rjmp	.+4      	; 0x30a <Dio_WriteChannel+0xfa>
 306:	88 0f       	add	r24, r24
 308:	99 1f       	adc	r25, r25
 30a:	0a 94       	dec	r0
 30c:	e2 f7       	brpl	.-8      	; 0x306 <Dio_WriteChannel+0xf6>
 30e:	84 2b       	or	r24, r20
 310:	eb 81       	ldd	r30, Y+3	; 0x03
 312:	fc 81       	ldd	r31, Y+4	; 0x04
 314:	80 83       	st	Z, r24
 316:	26 c0       	rjmp	.+76     	; 0x364 <Dio_WriteChannel+0x154>
			}
			else if(Level ==STD_LOW)
 318:	8e 81       	ldd	r24, Y+6	; 0x06
 31a:	88 23       	and	r24, r24
 31c:	09 f5       	brne	.+66     	; 0x360 <Dio_WriteChannel+0x150>
			{
				CLR_BIT(*PORT_ptr,Dio_PortChannels[ChannelId].Ch_Num);
 31e:	eb 81       	ldd	r30, Y+3	; 0x03
 320:	fc 81       	ldd	r31, Y+4	; 0x04
 322:	80 81       	ld	r24, Z
 324:	48 2f       	mov	r20, r24
 326:	20 91 60 00 	lds	r18, 0x0060
 32a:	30 91 61 00 	lds	r19, 0x0061
 32e:	8d 81       	ldd	r24, Y+5	; 0x05
 330:	88 2f       	mov	r24, r24
 332:	90 e0       	ldi	r25, 0x00	; 0
 334:	88 0f       	add	r24, r24
 336:	99 1f       	adc	r25, r25
 338:	f9 01       	movw	r30, r18
 33a:	e8 0f       	add	r30, r24
 33c:	f9 1f       	adc	r31, r25
 33e:	81 81       	ldd	r24, Z+1	; 0x01
 340:	28 2f       	mov	r18, r24
 342:	30 e0       	ldi	r19, 0x00	; 0
 344:	81 e0       	ldi	r24, 0x01	; 1
 346:	90 e0       	ldi	r25, 0x00	; 0
 348:	02 2e       	mov	r0, r18
 34a:	02 c0       	rjmp	.+4      	; 0x350 <Dio_WriteChannel+0x140>
 34c:	88 0f       	add	r24, r24
 34e:	99 1f       	adc	r25, r25
 350:	0a 94       	dec	r0
 352:	e2 f7       	brpl	.-8      	; 0x34c <Dio_WriteChannel+0x13c>
 354:	80 95       	com	r24
 356:	84 23       	and	r24, r20
 358:	eb 81       	ldd	r30, Y+3	; 0x03
 35a:	fc 81       	ldd	r31, Y+4	; 0x04
 35c:	80 83       	st	Z, r24
 35e:	02 c0       	rjmp	.+4      	; 0x364 <Dio_WriteChannel+0x154>
			}
			else
			{
				errorState=E_NOT_OK;
 360:	81 e0       	ldi	r24, 0x01	; 1
 362:	8a 83       	std	Y+2, r24	; 0x02
			}
		}
}
 364:	28 96       	adiw	r28, 0x08	; 8
 366:	0f b6       	in	r0, 0x3f	; 63
 368:	f8 94       	cli
 36a:	de bf       	out	0x3e, r29	; 62
 36c:	0f be       	out	0x3f, r0	; 63
 36e:	cd bf       	out	0x3d, r28	; 61
 370:	cf 91       	pop	r28
 372:	df 91       	pop	r29
 374:	08 95       	ret

00000376 <main>:
#include "Compiler.h"
#include "Dio_regs.h"


int main()
{
 376:	df 93       	push	r29
 378:	cf 93       	push	r28
 37a:	cd b7       	in	r28, 0x3d	; 61
 37c:	de b7       	in	r29, 0x3e	; 62
 37e:	80 e0       	ldi	r24, 0x00	; 0
 380:	90 e0       	ldi	r25, 0x00	; 0
	

}
 382:	cf 91       	pop	r28
 384:	df 91       	pop	r29
 386:	08 95       	ret

00000388 <_exit>:
 388:	f8 94       	cli

0000038a <__stop_program>:
 38a:	ff cf       	rjmp	.-2      	; 0x38a <__stop_program>
