// Seed: 2476985855
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire  id_5;
  logic id_6;
  ;
  wire id_7;
  assign id_7 = id_5 == id_6[-1];
endmodule
module module_1 (
    input  tri0 id_0,
    input  wor  id_1,
    input  wire id_2,
    input  wand id_3,
    output wire id_4,
    input  wand id_5
);
  wire  id_7;
  logic id_8;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_8
  );
  logic id_9;
  ;
endmodule
