<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplusHBM</ProductFamily>
        <Part>xcu50-fsvh2104-2-e</Part>
        <TopModelName>kernel_gramschmidt</TopModelName>
        <TargetClockPeriod>8.00</TargetClockPeriod>
        <ClockUncertainty>2.16</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>5.473</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>12592641</Best-caseLatency>
            <Average-caseLatency>1416765441</Average-caseLatency>
            <Worst-caseLatency>2820938241</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.101 sec</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>11.334 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>22.568 sec</Worst-caseRealTimeLatency>
            <Interval-min>12592642</Interval-min>
            <Interval-max>2820938242</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <loop1>
                <Slack>5.84</Slack>
                <TripCount>512</TripCount>
                <Latency>
                    <range>
                        <min>12592640</min>
                        <max>2820938240</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>100741120</min>
                        <max>22567505920</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>24595</min>
                        <max>5509645</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
                <loop2>
                    <Slack>5.84</Slack>
                    <TripCount>512</TripCount>
                    <Latency>5120</Latency>
                    <AbsoluteTimeLatency>40960</AbsoluteTimeLatency>
                    <IterationLatency>10</IterationLatency>
                    <InstanceList/>
                </loop2>
                <loop3>
                    <Slack>5.84</Slack>
                    <TripCount>512</TripCount>
                    <Latency>8704</Latency>
                    <AbsoluteTimeLatency>69632</AbsoluteTimeLatency>
                    <IterationLatency>17</IterationLatency>
                    <InstanceList/>
                </loop3>
                <loop4>
                    <Slack>5.84</Slack>
                    <TripCount>
                        <range>
                            <min>1</min>
                            <max>511</max>
                        </range>
                    </TripCount>
                    <Latency>
                        <range>
                            <min>10755</min>
                            <max>5495805</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>86040</min>
                            <max>43966440</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <IterationLatency>10755</IterationLatency>
                    <InstanceList/>
                    <loop5>
                        <Slack>5.84</Slack>
                        <TripCount>512</TripCount>
                        <Latency>5120</Latency>
                        <AbsoluteTimeLatency>40960</AbsoluteTimeLatency>
                        <IterationLatency>10</IterationLatency>
                        <InstanceList/>
                    </loop5>
                    <loop6>
                        <Slack>5.84</Slack>
                        <TripCount>512</TripCount>
                        <Latency>5632</Latency>
                        <AbsoluteTimeLatency>45056</AbsoluteTimeLatency>
                        <IterationLatency>11</IterationLatency>
                        <InstanceList/>
                    </loop6>
                </loop4>
            </loop1>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gramschmidt/gramschmidt.c:80</SourceLocation>
            <SummaryOfLoopViolations>
                <loop1>
                    <Name>loop1</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gramschmidt/gramschmidt.c:94</SourceLocation>
                    <loop2>
                        <Name>loop2</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gramschmidt/gramschmidt.c:89</SourceLocation>
                    </loop2>
                    <loop3>
                        <Name>loop3</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gramschmidt/gramschmidt.c:95</SourceLocation>
                    </loop3>
                    <loop4>
                        <Name>loop4</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gramschmidt/gramschmidt.c:100</SourceLocation>
                        <loop5>
                            <Name>loop5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gramschmidt/gramschmidt.c:107</SourceLocation>
                        </loop5>
                        <loop6>
                            <Name>loop6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gramschmidt/gramschmidt.c:109</SourceLocation>
                        </loop6>
                    </loop4>
                </loop1>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>11</DSP>
            <FF>1787</FF>
            <LUT>1985</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>2688</BRAM_18K>
            <DSP>5952</DSP>
            <FF>1743360</FF>
            <LUT>871680</LUT>
            <URAM>640</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>kernel_gramschmidt</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>kernel_gramschmidt</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>kernel_gramschmidt</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>kernel_gramschmidt</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>kernel_gramschmidt</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>kernel_gramschmidt</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ni</name>
            <Object>ni</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>nj</name>
            <Object>nj</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_address0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_ce0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_we0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_d0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_q0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>R_address0</name>
            <Object>R</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>R_ce0</name>
            <Object>R</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>R_we0</name>
            <Object>R</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>R_d0</name>
            <Object>R</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Q_address0</name>
            <Object>Q</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Q_ce0</name>
            <Object>Q</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Q_we0</name>
            <Object>Q</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Q_d0</name>
            <Object>Q</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Q_q0</name>
            <Object>Q</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>kernel_gramschmidt</ModuleName>
            <BindInstances>add_ln100_fu_334_p2 add_ln94_fu_352_p2 add_ln89_fu_380_p2 add_ln92_fu_394_p2 dmul_64ns_64ns_64_4_max_dsp_1_U2 dadddsub_64ns_64ns_64_4_full_dsp_1_U1 dsqrt_64ns_64ns_64_12_no_dsp_1_U4 add_ln95_fu_427_p2 add_ln98_fu_441_p2 ddiv_64ns_64ns_64_14_no_dsp_1_U3 add_ln103_fu_473_p2 add_ln104_fu_511_p2 add_ln107_fu_525_p2 add_ln107_1_fu_535_p2 dmul_64ns_64ns_64_4_max_dsp_1_U2 dadddsub_64ns_64ns_64_4_full_dsp_1_U1 add_ln109_fu_572_p2 add_ln112_fu_586_p2 add_ln112_1_fu_591_p2 dmul_64ns_64ns_64_4_max_dsp_1_U2 dadddsub_64ns_64ns_64_4_full_dsp_1_U1 add_ln100_1_fu_601_p2 add_ln85_fu_483_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>kernel_gramschmidt</Name>
            <Loops>
                <loop1>
                    <loop2/>
                    <loop3/>
                    <loop4>
                        <loop5/>
                        <loop6/>
                    </loop4>
                </loop1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.473</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12592641</Best-caseLatency>
                    <Average-caseLatency>1416765441</Average-caseLatency>
                    <Worst-caseLatency>2820938241</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.101 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>11.334 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>22.568 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12592642 ~ 2820938242</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop1>
                        <Name>loop1</Name>
                        <Slack>5.84</Slack>
                        <TripCount>512</TripCount>
                        <Latency>12592640 ~ 2820938240</Latency>
                        <AbsoluteTimeLatency>0.101 sec ~ 22.568 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>24595</min>
                                <max>5509645</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>24595 ~ 5509645</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <loop2>
                            <Name>loop2</Name>
                            <Slack>5.84</Slack>
                            <TripCount>512</TripCount>
                            <Latency>5120</Latency>
                            <AbsoluteTimeLatency>40.960 us</AbsoluteTimeLatency>
                            <IterationLatency>10</IterationLatency>
                            <PipelineDepth>10</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </loop2>
                        <loop3>
                            <Name>loop3</Name>
                            <Slack>5.84</Slack>
                            <TripCount>512</TripCount>
                            <Latency>8704</Latency>
                            <AbsoluteTimeLatency>69.632 us</AbsoluteTimeLatency>
                            <IterationLatency>17</IterationLatency>
                            <PipelineDepth>17</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </loop3>
                        <loop4>
                            <Name>loop4</Name>
                            <Slack>5.84</Slack>
                            <TripCount>
                                <range>
                                    <min>1</min>
                                    <max>511</max>
                                </range>
                            </TripCount>
                            <Latency>10755 ~ 5495805</Latency>
                            <AbsoluteTimeLatency>86.040 us ~ 43.966 ms</AbsoluteTimeLatency>
                            <IterationLatency>10755</IterationLatency>
                            <PipelineDepth>10755</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <loop5>
                                <Name>loop5</Name>
                                <Slack>5.84</Slack>
                                <TripCount>512</TripCount>
                                <Latency>5120</Latency>
                                <AbsoluteTimeLatency>40.960 us</AbsoluteTimeLatency>
                                <IterationLatency>10</IterationLatency>
                                <PipelineDepth>10</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </loop5>
                            <loop6>
                                <Name>loop6</Name>
                                <Slack>5.84</Slack>
                                <TripCount>512</TripCount>
                                <Latency>5632</Latency>
                                <AbsoluteTimeLatency>45.056 us</AbsoluteTimeLatency>
                                <IterationLatency>11</IterationLatency>
                                <PipelineDepth>11</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </loop6>
                        </loop4>
                    </loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gramschmidt/gramschmidt.c:80</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop1>
                            <Name>loop1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gramschmidt/gramschmidt.c:94</SourceLocation>
                            <loop2>
                                <Name>loop2</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gramschmidt/gramschmidt.c:89</SourceLocation>
                            </loop2>
                            <loop3>
                                <Name>loop3</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gramschmidt/gramschmidt.c:95</SourceLocation>
                            </loop3>
                            <loop4>
                                <Name>loop4</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gramschmidt/gramschmidt.c:100</SourceLocation>
                                <loop5>
                                    <Name>loop5</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gramschmidt/gramschmidt.c:107</SourceLocation>
                                </loop5>
                                <loop6>
                                    <Name>loop6</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gramschmidt/gramschmidt.c:109</SourceLocation>
                                </loop6>
                            </loop4>
                        </loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>11</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1787</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1985</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_fu_334_p2" SOURCE="/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gramschmidt/gramschmidt.c:100" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_fu_352_p2" SOURCE="/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gramschmidt/gramschmidt.c:94" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_fu_380_p2" SOURCE="/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gramschmidt/gramschmidt.c:89" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_394_p2" SOURCE="/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gramschmidt/gramschmidt.c:92" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_4_max_dsp_1_U2" SOURCE="/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gramschmidt/gramschmidt.c:92" STORAGESUBTYPE="" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_4_full_dsp_1_U1" SOURCE="/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gramschmidt/gramschmidt.c:92" STORAGESUBTYPE="" URAM="0" VARIABLE="nrm_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="11" LOOP="loop1" OPTYPE="dsqrt" PRAGMA="" RTLNAME="dsqrt_64ns_64ns_64_12_no_dsp_1_U4" SOURCE="/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gramschmidt/gramschmidt.c:94" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_427_p2" SOURCE="/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gramschmidt/gramschmidt.c:95" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_fu_441_p2" SOURCE="/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gramschmidt/gramschmidt.c:98" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="loop3" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_14_no_dsp_1_U3" SOURCE="/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gramschmidt/gramschmidt.c:98" STORAGESUBTYPE="" URAM="0" VARIABLE="div"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_fu_473_p2" SOURCE="/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gramschmidt/gramschmidt.c:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_fu_511_p2" SOURCE="/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gramschmidt/gramschmidt.c:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_fu_525_p2" SOURCE="/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gramschmidt/gramschmidt.c:107" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_1_fu_535_p2" SOURCE="/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gramschmidt/gramschmidt.c:107" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln107_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop5" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_4_max_dsp_1_U2" SOURCE="/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gramschmidt/gramschmidt.c:107" STORAGESUBTYPE="" URAM="0" VARIABLE="mul1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop5" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_4_full_dsp_1_U1" SOURCE="/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gramschmidt/gramschmidt.c:107" STORAGESUBTYPE="" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_572_p2" SOURCE="/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gramschmidt/gramschmidt.c:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_586_p2" SOURCE="/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gramschmidt/gramschmidt.c:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_1_fu_591_p2" SOURCE="/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gramschmidt/gramschmidt.c:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop6" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_4_max_dsp_1_U2" SOURCE="/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gramschmidt/gramschmidt.c:112" STORAGESUBTYPE="" URAM="0" VARIABLE="mul2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop6" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_4_full_dsp_1_U1" SOURCE="/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gramschmidt/gramschmidt.c:112" STORAGESUBTYPE="" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_1_fu_601_p2" SOURCE="/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gramschmidt/gramschmidt.c:100" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln100_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_483_p2" SOURCE="/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gramschmidt/gramschmidt.c:85" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln85"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_array_partition throughput_driven="off"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="ni" index="0" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="ni" name="ni" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="nj" index="1" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="nj" name="nj" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="A" index="2" direction="inout" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="A_address0" name="A_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_ce0" name="A_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_we0" name="A_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_d0" name="A_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="A_q0" name="A_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="R" index="3" direction="out" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="R_address0" name="R_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="R_ce0" name="R_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="R_we0" name="R_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="R_d0" name="R_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Q" index="4" direction="inout" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="Q_address0" name="Q_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="Q_ce0" name="Q_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="Q_we0" name="Q_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="Q_d0" name="Q_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="Q_q0" name="Q_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ni" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="ni">DATA</portMap>
            </portMaps>
            <ports>
                <port>ni</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="ni"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="nj" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="nj">DATA</portMap>
            </portMaps>
            <ports>
                <port>nj</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="nj"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="A_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="A_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="A_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="R_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="R_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>R_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="R_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="R_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>R_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Q_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="Q_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>Q_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Q_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="Q_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>Q_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Q_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="Q_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>Q_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Q"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="A_address0">out, 18</column>
                    <column name="A_d0">out, 64</column>
                    <column name="A_q0">in, 64</column>
                    <column name="Q_address0">out, 18</column>
                    <column name="Q_d0">out, 64</column>
                    <column name="Q_q0">in, 64</column>
                    <column name="R_address0">out, 18</column>
                    <column name="R_d0">out, 64</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="ni">ap_none, in, 32</column>
                    <column name="nj">ap_none, in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="ni">in, int</column>
                    <column name="nj">in, int</column>
                    <column name="A">inout, double*</column>
                    <column name="R">out, double*</column>
                    <column name="Q">inout, double*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="ni">ni, port, </column>
                    <column name="nj">nj, port, </column>
                    <column name="A">A_address0, port, offset</column>
                    <column name="A">A_ce0, port, </column>
                    <column name="A">A_we0, port, </column>
                    <column name="A">A_d0, port, </column>
                    <column name="A">A_q0, port, </column>
                    <column name="R">R_address0, port, offset</column>
                    <column name="R">R_ce0, port, </column>
                    <column name="R">R_we0, port, </column>
                    <column name="R">R_d0, port, </column>
                    <column name="Q">Q_address0, port, offset</column>
                    <column name="Q">Q_ce0, port, </column>
                    <column name="Q">Q_we0, port, </column>
                    <column name="Q">Q_d0, port, </column>
                    <column name="Q">Q_q0, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="loop_tripcount" location="../benchmarks/gramschmidt/gramschmidt.c:87" status="valid" parentFunction="kernel_gramschmidt" variable="" isDirective="0" options="min=512 avg=512 max=512"/>
        <Pragma type="loop_tripcount" location="../benchmarks/gramschmidt/gramschmidt.c:91" status="valid" parentFunction="kernel_gramschmidt" variable="" isDirective="0" options="min=512 avg=512 max=512"/>
        <Pragma type="loop_tripcount" location="../benchmarks/gramschmidt/gramschmidt.c:97" status="valid" parentFunction="kernel_gramschmidt" variable="" isDirective="0" options="min=512 avg=512 max=512"/>
        <Pragma type="loop_tripcount" location="../benchmarks/gramschmidt/gramschmidt.c:102" status="valid" parentFunction="kernel_gramschmidt" variable="" isDirective="0" options="min=1 avg=256 max=511"/>
        <Pragma type="loop_tripcount" location="../benchmarks/gramschmidt/gramschmidt.c:106" status="valid" parentFunction="kernel_gramschmidt" variable="" isDirective="0" options="min=512 avg=512 max=512"/>
        <Pragma type="loop_tripcount" location="../benchmarks/gramschmidt/gramschmidt.c:111" status="valid" parentFunction="kernel_gramschmidt" variable="" isDirective="0" options="min=512 avg=512 max=512"/>
        <Pragma type="loop_flatten" location="GRAMSCHMIDT/temp/directives.tcl:8" status="valid" parentFunction="kernel_gramschmidt" variable="" isDirective="1" options="off=true"/>
        <Pragma type="loop_flatten" location="GRAMSCHMIDT/temp/directives.tcl:9" status="valid" parentFunction="kernel_gramschmidt" variable="" isDirective="1" options="off=true"/>
        <Pragma type="loop_flatten" location="GRAMSCHMIDT/temp/directives.tcl:10" status="valid" parentFunction="kernel_gramschmidt" variable="" isDirective="1" options="off=true"/>
        <Pragma type="loop_flatten" location="GRAMSCHMIDT/temp/directives.tcl:11" status="valid" parentFunction="kernel_gramschmidt" variable="" isDirective="1" options="off=true"/>
        <Pragma type="loop_flatten" location="GRAMSCHMIDT/temp/directives.tcl:12" status="valid" parentFunction="kernel_gramschmidt" variable="" isDirective="1" options="off=true"/>
        <Pragma type="loop_flatten" location="GRAMSCHMIDT/temp/directives.tcl:13" status="valid" parentFunction="kernel_gramschmidt" variable="" isDirective="1" options="off=true"/>
        <Pragma type="pipeline" location="GRAMSCHMIDT/temp/directives.tcl:1" status="valid" parentFunction="kernel_gramschmidt" variable="" isDirective="1" options="off=true"/>
        <Pragma type="pipeline" location="GRAMSCHMIDT/temp/directives.tcl:2" status="valid" parentFunction="kernel_gramschmidt" variable="" isDirective="1" options="off=true"/>
        <Pragma type="pipeline" location="GRAMSCHMIDT/temp/directives.tcl:3" status="valid" parentFunction="kernel_gramschmidt" variable="" isDirective="1" options="off=true"/>
        <Pragma type="pipeline" location="GRAMSCHMIDT/temp/directives.tcl:4" status="valid" parentFunction="kernel_gramschmidt" variable="" isDirective="1" options="off=true"/>
        <Pragma type="pipeline" location="GRAMSCHMIDT/temp/directives.tcl:5" status="valid" parentFunction="kernel_gramschmidt" variable="" isDirective="1" options="off=true"/>
        <Pragma type="pipeline" location="GRAMSCHMIDT/temp/directives.tcl:6" status="valid" parentFunction="kernel_gramschmidt" variable="" isDirective="1" options="off=true"/>
        <Pragma type="pipeline" location="GRAMSCHMIDT/temp/directives.tcl:7" status="valid" parentFunction="kernel_gramschmidt" variable="" isDirective="1" options="off=true"/>
    </PragmaReport>
</profile>

