<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Nano103 BSP: CLK_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="M0Banner_v2.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Nano103 BSP
   &#160;<span id="projectnumber">V3.01.001</span>
   </div>
   <div id="projectbrief">The Board Support Package for Nano103 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CLK_T Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_nano103_8h_source.html">Nano103.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a043e27c91826440621f653efb2a0b4ca"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#a043e27c91826440621f653efb2a0b4ca">PWRCTL</a></td></tr>
<tr class="separator:a043e27c91826440621f653efb2a0b4ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91278c785d081e72e090c63624d05184"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#a91278c785d081e72e090c63624d05184">AHBCLK</a></td></tr>
<tr class="separator:a91278c785d081e72e090c63624d05184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6578e36d8280d7e3e71a60f440defc8"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#aa6578e36d8280d7e3e71a60f440defc8">APBCLK</a></td></tr>
<tr class="separator:aa6578e36d8280d7e3e71a60f440defc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71522f2190f0f02496f2f898a1d47fd7"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#a71522f2190f0f02496f2f898a1d47fd7">STATUS</a></td></tr>
<tr class="separator:a71522f2190f0f02496f2f898a1d47fd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56cc9cc573d39acc7229c0a304e2fbde"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#a56cc9cc573d39acc7229c0a304e2fbde">CLKSEL0</a></td></tr>
<tr class="separator:a56cc9cc573d39acc7229c0a304e2fbde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a7a11873705bdb81268ad8ac2d6087f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#a3a7a11873705bdb81268ad8ac2d6087f">CLKSEL1</a></td></tr>
<tr class="separator:a3a7a11873705bdb81268ad8ac2d6087f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac38ba89e15ce9e37866aff665694b613"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#ac38ba89e15ce9e37866aff665694b613">CLKSEL2</a></td></tr>
<tr class="separator:ac38ba89e15ce9e37866aff665694b613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a555bc6f1735813a86a2f33a16cfd3671"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#a555bc6f1735813a86a2f33a16cfd3671">CLKDIV0</a></td></tr>
<tr class="separator:a555bc6f1735813a86a2f33a16cfd3671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d6374d45ced73454be2859fed994e22"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#a2d6374d45ced73454be2859fed994e22">CLKDIV1</a></td></tr>
<tr class="separator:a2d6374d45ced73454be2859fed994e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af38233aaa7c69463ab8e69a96e0f2c00"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#af38233aaa7c69463ab8e69a96e0f2c00">PLLCTL</a></td></tr>
<tr class="separator:af38233aaa7c69463ab8e69a96e0f2c00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27653b0bd33df5ceedb72452e673e884"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#a27653b0bd33df5ceedb72452e673e884">CLKOCTL</a></td></tr>
<tr class="separator:a27653b0bd33df5ceedb72452e673e884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf2f4ba263a88e40457429e592c2257b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#acf2f4ba263a88e40457429e592c2257b">WKINTSTS</a></td></tr>
<tr class="separator:acf2f4ba263a88e40457429e592c2257b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa900c34f2c40e94108d2074ab77500e6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#aa900c34f2c40e94108d2074ab77500e6">APBDIV</a></td></tr>
<tr class="separator:aa900c34f2c40e94108d2074ab77500e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaf941e224cf881d201562a40749c260"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#aaaf941e224cf881d201562a40749c260">CLKDCTL</a></td></tr>
<tr class="separator:aaaf941e224cf881d201562a40749c260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0ecb612d92eb926eacf9d845e06f2d4"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#ae0ecb612d92eb926eacf9d845e06f2d4">CLKDIE</a></td></tr>
<tr class="separator:ae0ecb612d92eb926eacf9d845e06f2d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab26636be88874f58e2f098d4e7f705ab"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#ab26636be88874f58e2f098d4e7f705ab">CLKDSTS</a></td></tr>
<tr class="separator:ab26636be88874f58e2f098d4e7f705ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e792316aff2fca8e52e69bddb1447f5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#a9e792316aff2fca8e52e69bddb1447f5">CDUPB</a></td></tr>
<tr class="separator:a9e792316aff2fca8e52e69bddb1447f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7122e91679880ad8aa45e5781cbcda8"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#ad7122e91679880ad8aa45e5781cbcda8">CDLOWB</a></td></tr>
<tr class="separator:ad7122e91679880ad8aa45e5781cbcda8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><pre class="fragment">@addtogroup CLK System Clock Controller(CLK)
Memory Mapped Structure for CLK Controller
</pre> 
<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l03740">3740</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a91278c785d081e72e090c63624d05184"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91278c785d081e72e090c63624d05184">&#9670;&nbsp;</a></span>AHBCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::AHBCLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0004] AHB Devices Clock Enable Control Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">AHBCLK
</font><br><p> <font size="2">
Offset: 0x04  AHB Devices Clock Enable Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>GPIOCKEN</td><td><div style="word-wrap: break-word;"><b>GPIO Controller Clock Enable Control
</b><br>
0 = GPIO peripheral clock Disabled.
<br>
1 = GPIO peripheral clock Enabled.
<br>
</div></td></tr><tr><td>
[1]</td><td>PDMACKEN</td><td><div style="word-wrap: break-word;"><b>PDMA Controller Clock Enable Bit
</b><br>
0 = PDMA peripheral clock Disabled.
<br>
1 = PDMA peripheral clock Enabled.
<br>
</div></td></tr><tr><td>
[2]</td><td>ISPCKEN</td><td><div style="word-wrap: break-word;"><b>Flash ISP Controller Clock Enable Bit
</b><br>
0 = Flash ISP peripheral clock Disabled.
<br>
1 = Flash ISP peripheral clock Enabled.
<br>
</div></td></tr><tr><td>
[4]</td><td>SRAMCKEN</td><td><div style="word-wrap: break-word;"><b>SRAM Controller Clock Enable Control Bit
</b><br>
0 = SRAM peripheral clock Disabled.
<br>
1 = SRAM peripheral clock Enabled.
<br>
</div></td></tr><tr><td>
[5]</td><td>STCKEN</td><td><div style="word-wrap: break-word;"><b>System Tick Clock Enable Control Bit
</b><br>
0 = System Tick Clock Disabled.
<br>
1 = System Tick Clock Enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l04902">4902</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="aa6578e36d8280d7e3e71a60f440defc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6578e36d8280d7e3e71a60f440defc8">&#9670;&nbsp;</a></span>APBCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::APBCLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0008] APB Devices Clock Enable Control Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">APBCLK
</font><br><p> <font size="2">
Offset: 0x08  APB Devices Clock Enable Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>WDTCKEN</td><td><div style="word-wrap: break-word;"><b>Watchdog Timer Clock Enable Control
</b><br>
This is a protected register. Please refer to open lock sequence to program it.
<br>
This bit is used to control the WDT APB clock only, The WDT engine Clock Source is from LIRC.
<br>
0 = Watchdog Timer Clock Disabled.
<br>
1 = Watchdog Timer Clock Enabled.
<br>
</div></td></tr><tr><td>
[1]</td><td>RTCCKEN</td><td><div style="word-wrap: break-word;"><b>Real-time-clock Clock Enable Control
</b><br>
This bit is used to control the RTC APB clock only, The RTC engine Clock Source is from LXT.
<br>
0 = Real-time-clock Clock Disabled.
<br>
1 = Real-time-clock Clock Enabled.
<br>
</div></td></tr><tr><td>
[2]</td><td>TMR0CKEN</td><td><div style="word-wrap: break-word;"><b>Timer0 Clock Enable Control
</b><br>
0 = Timer0 Clock Disabled.
<br>
1 = Timer0 Clock Enabled.
<br>
</div></td></tr><tr><td>
[3]</td><td>TMR1CKEN</td><td><div style="word-wrap: break-word;"><b>Timer1 Clock Enable Control
</b><br>
0 = Timer1 Clock Disabled.
<br>
1 = Timer1 Clock Enabled.
<br>
</div></td></tr><tr><td>
[4]</td><td>TMR2CKEN</td><td><div style="word-wrap: break-word;"><b>Timer2 Clock Enable Control
</b><br>
0 = Timer2 Clock Disabled.
<br>
1 = Timer2 Clock Enabled.
<br>
</div></td></tr><tr><td>
[5]</td><td>TMR3CKEN</td><td><div style="word-wrap: break-word;"><b>Timer3 Clock Enable Control
</b><br>
0 = Timer3 Clock Disabled.
<br>
1 = Timer3 Clock Enabled.
<br>
</div></td></tr><tr><td>
[6]</td><td>CLKOCKEN</td><td><div style="word-wrap: break-word;"><b>ClocK Output Clock Enable Control
</b><br>
0 = Clock Output Clock Disabled.
<br>
1 = Clock Output Clock Enabled.
<br>
</div></td></tr><tr><td>
[8]</td><td>I2C0CKEN</td><td><div style="word-wrap: break-word;"><b>I2C0 Clock Enable Control
</b><br>
0 = I2C0 Clock Disabled.
<br>
1 = I2C0 Clock Enabled.
<br>
</div></td></tr><tr><td>
[9]</td><td>I2C1CKEN</td><td><div style="word-wrap: break-word;"><b>I2C1 Clock Enable Control
</b><br>
0 = I2C1 Clock Disabled.
<br>
1 = I2C1 Clock Enabled.
<br>
</div></td></tr><tr><td>
[11]</td><td>ACMP0CKEN</td><td><div style="word-wrap: break-word;"><b>ACMP0 Clock Enable Control
</b><br>
0 = ACMP0 Clock Disabled.
<br>
1 = ACMP0 Clock Enabled.
<br>
</div></td></tr><tr><td>
[12]</td><td>SPI0CKEN</td><td><div style="word-wrap: break-word;"><b>SPI0 Clock Enable Control
</b><br>
0 = SPI0 Clock Disabled.
<br>
1 = SPI0 Clock Enabled.
<br>
</div></td></tr><tr><td>
[13]</td><td>SPI1CKEN</td><td><div style="word-wrap: break-word;"><b>SPI1 Clock Enable Control
</b><br>
0 = SPI1 Clock Disabled.
<br>
1 = SPI1 Clock Enabled.
<br>
</div></td></tr><tr><td>
[14]</td><td>SPI2CKEN</td><td><div style="word-wrap: break-word;"><b>SPI2 Clock Enable Control
</b><br>
0 = SPI2 Clock Disabled.
<br>
1 = SPI2 Clock Enabled.
<br>
</div></td></tr><tr><td>
[15]</td><td>SPI3CKEN</td><td><div style="word-wrap: break-word;"><b>SPI3 Clock Enable Control
</b><br>
0 = SPI3 Clock Disabled.
<br>
1 = SPI3 Clock Enabled.
<br>
</div></td></tr><tr><td>
[16]</td><td>UART0CKEN</td><td><div style="word-wrap: break-word;"><b>UART0 Clock Enable Control
</b><br>
0 = UART0 Clock Disabled.
<br>
1 = UART0 Clock Enabled.
<br>
</div></td></tr><tr><td>
[17]</td><td>UART1CKEN</td><td><div style="word-wrap: break-word;"><b>UART1 Clock Enable Control
</b><br>
0 = UART1 Clock Disabled.
<br>
1 = UART1 Clock Enabled.
<br>
</div></td></tr><tr><td>
[20]</td><td>PWM0CKEN</td><td><div style="word-wrap: break-word;"><b>PWM0 Clock Enable Control
</b><br>
0 = PWM0 Clock Disabled.
<br>
1 = PWM0 Clock Enabled.
<br>
</div></td></tr><tr><td>
[28]</td><td>ADCCKEN</td><td><div style="word-wrap: break-word;"><b>Analog-digital-converter (ADC) Clock Enable Control
</b><br>
0 = ADC Clock Disabled.
<br>
1 = ADC Clock Enabled.
<br>
</div></td></tr><tr><td>
[30]</td><td>SC0CKEN</td><td><div style="word-wrap: break-word;"><b>SmartCard 0 Clock Enable Control
</b><br>
0 = SmartCard 0 Clock Disabled.
<br>
1 = SmartCard 0 Clock Enabled.
<br>
</div></td></tr><tr><td>
[31]</td><td>SC1CKEN</td><td><div style="word-wrap: break-word;"><b>SmartCard 1 Clock Enable Control
</b><br>
0 = SmartCard 1 Clock Disabled.
<br>
1 = SmartCard 1 Clock Enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l04903">4903</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="aa900c34f2c40e94108d2074ab77500e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa900c34f2c40e94108d2074ab77500e6">&#9670;&nbsp;</a></span>APBDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::APBDIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0034] APB Clock Divider</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">APBDIV
</font><br><p> <font size="2">
Offset: 0x34  APB Clock Divider
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[2:0]</td><td>APB0DIV</td><td><div style="word-wrap: break-word;"><b>APB0 Clock Divider
</b><br>
APB0 PCLK0 can be divided from HCLK.
<br>
000: PCLK0 = HCLK.
<br>
001: PCLK0 = 1/2 HCLK.
<br>
010: PCLK0 = 1/4 HCLK.
<br>
011: PCLK0 = 1/8 HCLK.
<br>
100: PCLK0 = 1/16 HCLK.
<br>
Others: PCLK0 = HCLK.
<br>
</div></td></tr><tr><td>
[6:4]</td><td>APB1DIV</td><td><div style="word-wrap: break-word;"><b>APB1 Clock Divider
</b><br>
APB1 PCLK1 can be divided from HCLK.
<br>
000: PCLK1 = HCLK.
<br>
001: PCLK1 = 1/2 HCLK.
<br>
010: PCLK1 = 1/4 HCLK.
<br>
011: PCLK1 = 1/8 HCLK.
<br>
100: PCLK1 = 1/16 HCLK.
<br>
Others: PCLK1 = HCLK.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l04916">4916</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ad7122e91679880ad8aa45e5781cbcda8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7122e91679880ad8aa45e5781cbcda8">&#9670;&nbsp;</a></span>CDLOWB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CDLOWB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0048] Clock Frequency Detector Lower Boundary Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CDLOWB
</font><br><p> <font size="2">
Offset: 0x48  Clock Frequency Detector Lower Boundary Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[10:0]</td><td>LOWERBD</td><td><div style="word-wrap: break-word;"><b>HXT Clock Frequency Detector Lower Boundary
</b><br>
The bits define the low value of frequency monitor window.
<br>
When HXT frequency monitor value lower than this register, the HXT frequency detect fail interrupt flag will set to 1.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l04921">4921</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a9e792316aff2fca8e52e69bddb1447f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e792316aff2fca8e52e69bddb1447f5">&#9670;&nbsp;</a></span>CDUPB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CDUPB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0044] Clock Frequency Detector Upper Boundary Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CDUPB
</font><br><p> <font size="2">
Offset: 0x44  Clock Frequency Detector Upper Boundary Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[10:0]</td><td>UPERBD</td><td><div style="word-wrap: break-word;"><b>HXT Clock Frequency Detector Upper Boundary
</b><br>
The bits define the high value of frequency monitor window.
<br>
When HXT frequency monitor value higher than this register, the HXT frequency detect fail interrupt flag will set to 1.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l04920">4920</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="aaaf941e224cf881d201562a40749c260"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaf941e224cf881d201562a40749c260">&#9670;&nbsp;</a></span>CLKDCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CLKDCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0038] Clock Fail Detector Control Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CLKDCTL
</font><br><p> <font size="2">
Offset: 0x38  Clock Fail Detector Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>HXTFDEN</td><td><div style="word-wrap: break-word;"><b>HXT Clock Fail Detector Enable Bit
</b><br>
0 = 4~32 MHz external high speed crystal oscillator (HXT) clock fail Detector Disabled.
<br>
1 = 4~32 MHz external high speed crystal oscillator (HXT) clock fail Detector Enabled.
<br>
</div></td></tr><tr><td>
[1]</td><td>LXTFDEN</td><td><div style="word-wrap: break-word;"><b>LXT Clock Fail Detector Enable Bit
</b><br>
0 = 32.768 kHz external low speed crystal oscillator (LXT) clock fail Detector Disabled.
<br>
1 = 32.768 kHz external low speed crystal oscillator (LXT) clock fail Detector Enabled.
<br>
</div></td></tr><tr><td>
[2]</td><td>HXTFQDEN</td><td><div style="word-wrap: break-word;"><b>HXT Clock Frequency Monitor Enable Bit
</b><br>
0 = 4~32 MHz external high speed crystal oscillator (HXT) clock frequency monitor Disabled.
<br>
1 = 4~32 MHz external high speed crystal oscillator (HXT) clock frequency monitor Enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l04917">4917</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ae0ecb612d92eb926eacf9d845e06f2d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0ecb612d92eb926eacf9d845e06f2d4">&#9670;&nbsp;</a></span>CLKDIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CLKDIE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x003c] Clock Fail Detector Interrupt Enable Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CLKDIE
</font><br><p> <font size="2">
Offset: 0x3C  Clock Fail Detector Interrupt Enable Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>HXTFIEN</td><td><div style="word-wrap: break-word;"><b>HXT Clock Fail Interrupt Enable Bit
</b><br>
0 = 4~32 MHz external high speed crystal oscillator (HXT) clock fail interrupt Disabled.
<br>
1 = 4~32 MHz external high speed crystal oscillator (HXT) clock fail interrupt Enabled.
<br>
</div></td></tr><tr><td>
[1]</td><td>LXTFIEN</td><td><div style="word-wrap: break-word;"><b>LXT Clock Fail Interrupt Enable Bit
</b><br>
0 = 32.768 kHz external low speed crystal oscillator (LXT) clock fail interrupt Disabled.
<br>
1 = 32.768 kHz external low speed crystal oscillator (LXT) clock fail interrupt Enabled.
<br>
</div></td></tr><tr><td>
[2]</td><td>HXTFQIEN</td><td><div style="word-wrap: break-word;"><b>HXT Clock Frequency Monitor Interrupt Enable Bit
</b><br>
0 = 4~32 MHz external high speed crystal oscillator (HXT) clock frequency monitor fail interrupt Disabled.
<br>
1 = 4~32 MHz external high speed crystal oscillator (HXT) clock frequency monitor fail interrupt Enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l04918">4918</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a555bc6f1735813a86a2f33a16cfd3671"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a555bc6f1735813a86a2f33a16cfd3671">&#9670;&nbsp;</a></span>CLKDIV0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CLKDIV0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x001c] Clock Divider Number Register 0</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CLKDIV0
</font><br><p> <font size="2">
Offset: 0x1C  Clock Divider Number Register 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>HCLKDIV</td><td><div style="word-wrap: break-word;"><b>HCLK Clock Divide Number From HCLK Clock Source
</b><br>
HCLK clock frequency = (HCLK clock source frequency) / (HCLKDIV + 1).
<br>
</div></td></tr><tr><td>
[11:8]</td><td>UART0DIV</td><td><div style="word-wrap: break-word;"><b>UART0 Clock Divide Number From UART Clock Source
</b><br>
The UART0 clock frequency = (UART0 Clock Source frequency) / (UART0DIV + 1).
<br>
</div></td></tr><tr><td>
[15:12]</td><td>UART1DIV</td><td><div style="word-wrap: break-word;"><b>UART1 Clock Divide Number From UART Clock Source
</b><br>
The UART1 clock frequency = (UART1 Clock Source frequency) / (UART1DIV + 1).
<br>
</div></td></tr><tr><td>
[23:16]</td><td>ADCDIV</td><td><div style="word-wrap: break-word;"><b>ADC Clock Divide Number From ADC Clock Source
</b><br>
ADC clock frequency = (ADC clock source frequency) / (ADCDIV + 1).
<br>
</div></td></tr><tr><td>
[31:28]</td><td>SC0DIV</td><td><div style="word-wrap: break-word;"><b>SC0 Clock Divide Number From SC0 Clock Source
</b><br>
SC0 clock frequency = (SC0 clock source frequency) / (SC0DIV + 1).
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l04908">4908</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a2d6374d45ced73454be2859fed994e22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d6374d45ced73454be2859fed994e22">&#9670;&nbsp;</a></span>CLKDIV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CLKDIV1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0020] Clock Divider Number Register 1</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CLKDIV1
</font><br><p> <font size="2">
Offset: 0x20  Clock Divider Number Register 1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>SC1DIV</td><td><div style="word-wrap: break-word;"><b>SC 1 Clock Divide Number From SC 1 Clock Source
</b><br>
The SC 1 clock frequency = (SC 1 Clock Source frequency) / (SC1DIV + 1).
<br>
</div></td></tr><tr><td>
[11:8]</td><td>TMR0DIV</td><td><div style="word-wrap: break-word;"><b>Timer0 Clock Divide Number From Timer0 Clock Source
</b><br>
The Timer0 clock frequency = (Timer0 Clock Source frequency) / (TMR0DIV + 1).
<br>
</div></td></tr><tr><td>
[15:12]</td><td>TMR1DIV</td><td><div style="word-wrap: break-word;"><b>Timer1 Clock Divide Number From Timer1 Clock Source
</b><br>
The Timer1 clock frequency = (Timer1 Clock Source frequency) / (TMR1DIV + 1).
<br>
</div></td></tr><tr><td>
[19:16]</td><td>TMR2DIV</td><td><div style="word-wrap: break-word;"><b>Timer2 Clock Divide Number From Timer2 Clock Source
</b><br>
The Timer2 clock frequency = (Timer2 Clock Source frequency) / (TMR2DIV + 1).
<br>
</div></td></tr><tr><td>
[23:20]</td><td>TMR3DIV</td><td><div style="word-wrap: break-word;"><b>Timer3 Clock Divide Number From Timer3 Clock Source
</b><br>
The Timer3 clock frequency = (Timer3 Clock Source frequency) / (TMR3DIV + 1).
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l04909">4909</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ab26636be88874f58e2f098d4e7f705ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab26636be88874f58e2f098d4e7f705ab">&#9670;&nbsp;</a></span>CLKDSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CLKDSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0040] Clock Fail Detector Status Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CLKDSTS
</font><br><p> <font size="2">
Offset: 0x40  Clock Fail Detector Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>HXTFIF</td><td><div style="word-wrap: break-word;"><b>HXT Clock Fail Interrupt Flag
</b><br>
0 = 4~32 MHz external high speed crystal oscillator (HXT) clock is normal.
<br>
1 = 4~32 MHz external high speed crystal oscillator (HXT) clock stops.
<br>
Note: Write 1 to clear the bit to 0.
<br>
</div></td></tr><tr><td>
[1]</td><td>LXTFIF</td><td><div style="word-wrap: break-word;"><b>LXT Clock Fail Interrupt Flag
</b><br>
0 = 32.768 kHz external low speed crystal oscillator (LXT) clock is normal.
<br>
1 = 32.768 kHz external low speed crystal oscillator (LXT) stops.
<br>
Note: Write 1 to clear the bit to 0.
<br>
</div></td></tr><tr><td>
[2]</td><td>HXTFQIF</td><td><div style="word-wrap: break-word;"><b>HXT Clock Frequency Monitor Interrupt Flag
</b><br>
0 = 4~32 MHz external high speed crystal oscillator (HXT) clock is normal.
<br>
1 = 4~32 MHz external high speed crystal oscillator (HXT) clock frequency is abnormal.
<br>
Note: Write 1 to clear the bit to 0.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l04919">4919</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a27653b0bd33df5ceedb72452e673e884"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27653b0bd33df5ceedb72452e673e884">&#9670;&nbsp;</a></span>CLKOCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CLKOCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0028] Clock Output Control Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CLKOCTL
</font><br><p> <font size="2">
Offset: 0x28  Clock Output Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>FREQSEL</td><td><div style="word-wrap: break-word;"><b>Clock Output Frequency Selection
</b><br>
The formula of output frequency is
<br>
Fout = Fin/2(N+1).
<br>
Fin is the input clock frequency.
<br>
Fout is the frequency of divider output clock.
<br>
N is the 4-bit value of FREQSEL[3:0].
<br>
</div></td></tr><tr><td>
[4]</td><td>CLKOEN</td><td><div style="word-wrap: break-word;"><b>Clock Output Enable Bit
</b><br>
0 = Clock Output function Disabled.
<br>
1 = Clock Output function Enabled.
<br>
</div></td></tr><tr><td>
[5]</td><td>DIV1EN</td><td><div style="word-wrap: break-word;"><b>Clock Output Divide One Enable Bit
</b><br>
0 = Clock Output will output clock with source frequency divided by FREQSEL.
<br>
1 = Clock Output will output clock with source frequency.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l04911">4911</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a56cc9cc573d39acc7229c0a304e2fbde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56cc9cc573d39acc7229c0a304e2fbde">&#9670;&nbsp;</a></span>CLKSEL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CLKSEL0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0010] Clock Source Select Control Register 0</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CLKSEL0
</font><br><p> <font size="2">
Offset: 0x10  Clock Source Select Control Register 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[2:0]</td><td>HCLKSEL</td><td><div style="word-wrap: break-word;"><b>HCLK Clock Source Selection (Write Protect)
</b><br>
Before clock switching, the related clock sources (both pre-select and new-select) must be turned on.
<br>
000 = Clock source from HXT.
<br>
001 = Clock source from LXT.
<br>
010 = Clock source from PLL.
<br>
011 = Clock source from LIRC.
<br>
100= Clock source from HIRC1 or HIRC0 depend on HIRCSEL(CLK_CLKSEL0[3]) setting.
<br>
Others = Clock source from MIRC.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[3]</td><td>HIRCSEL</td><td><div style="word-wrap: break-word;"><b>HIRC Source Selection
</b><br>
0 = Clock source from HIRC0 (12~16MHz).
<br>
1 = Clock source from HIRC1 (36MHz).
<br>
</div></td></tr><tr><td>
[4]</td><td>ISPSEL</td><td><div style="word-wrap: break-word;"><b>ISP Clock Source Selection
</b><br>
0 = Clock source from HIRC1 or HIRC0 depend on HIRCSEL(CLK_CLKSEL0[3]) setting.
<br>
1 = Clock source from MIRC.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l04905">4905</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a3a7a11873705bdb81268ad8ac2d6087f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a7a11873705bdb81268ad8ac2d6087f">&#9670;&nbsp;</a></span>CLKSEL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CLKSEL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0014] Clock Source Select Control Register 1</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CLKSEL1
</font><br><p> <font size="2">
Offset: 0x14  Clock Source Select Control Register 1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[2:0]</td><td>UART0SEL</td><td><div style="word-wrap: break-word;"><b>UART0 Clock Source Selection
</b><br>
000 = Clock source from 4~32 MHz external high speed crystal oscillator (HXT).
<br>
001 = Clock source from 32.768 kHz external low speed crystal oscillator (LXT).
<br>
010 = Clock source from PLL.
<br>
011 = Clock source from 36 MHz internal high speed RC oscillator (HIRC1) or HIRC0 depend on HIRCSEL(CLK_CLKSEL0[3]) setting.
<br>
Others = Clock source from 4 MHz internal medium speed RC oscillator (MIRC).
<br>
</div></td></tr><tr><td>
[4]</td><td>PWM0SEL</td><td><div style="word-wrap: break-word;"><b>PWM0 Clock Source Selection
</b><br>
0 = Clock source from PLL.
<br>
1 = Clock source from PCLK0.
<br>
</div></td></tr><tr><td>
[10:8]</td><td>TMR0SEL</td><td><div style="word-wrap: break-word;"><b>Timer0 Clock Source Selection
</b><br>
000 = Clock source from 4~32 MHz external high speed crystal oscillator (HXT).
<br>
001 = Clock source from 32.768 kHz external low speed crystal oscillator (LXT).
<br>
010 = Clock source from 10 kHz internal low speed RC oscillator (LIRC).
<br>
011 = Clock source from external clock pin.
<br>
100 = Clock source from 36 MHz internal high speed RC oscillator (HIRC1) or HIRC0 depend on HIRCSEL(CLK_CLKSEL0[3]) setting.
<br>
101 = Clock source from 4 MHz internal medium speed RC oscillator (MIRC).
<br>
Others = Clock source from HCLK.
<br>
</div></td></tr><tr><td>
[14:12]</td><td>TMR1SEL</td><td><div style="word-wrap: break-word;"><b>Timer1 Clock Source Selection
</b><br>
000 = Clock source from 4~32 MHz external high speed crystal oscillator (HXT).
<br>
001 = Clock source from 32.768 kHz external low speed crystal oscillator (LXT).
<br>
010 = Clock source from 10 kHz internal low speed RC oscillator (LIRC).
<br>
011 = Clock source from external clock pin.
<br>
100 = Clock source from 36 MHz internal high speed RC oscillator (HIRC1) or HIRC0 depend on HIRCSEL(CLK_CLKSEL0[3]) setting.
<br>
101 = Clock source from 4 MHz internal medium speed RC oscillator (MIRC).
<br>
Others = Clock source from HCLK.
<br>
</div></td></tr><tr><td>
[21:19]</td><td>ADCSEL</td><td><div style="word-wrap: break-word;"><b>ADC Clock Source Selection
</b><br>
000 = Clock source from 4~32 MHz external high speed crystal oscillator (HXT).
<br>
001 = Clock source from 32.768 kHz external low speed crystal oscillator (LXT).
<br>
010 = Clock source from PLL.
<br>
011 = Clock source from 36 MHz internal high speed RC oscillator (HIRC1) or HIRC0 depend on HIRCSEL(CLK_CLKSEL0[3]) setting.
<br>
100 = Clock source from 4 MHz internal medium speed RC oscillator (MIRC).
<br>
Others = Clock source from HCLK.
<br>
</div></td></tr><tr><td>
[25:24]</td><td>SPI0SEL</td><td><div style="word-wrap: break-word;"><b>SPI0 Clock Source Selection
</b><br>
00 = Clock source from PLL.
<br>
01 = Clock source from HCLK.
<br>
10 = Clock source from 4~32 MHz external high speed crystal oscillator (HXT).
<br>
11 = Clock source from 36 MHz internal high speed RC oscillator (HIRC1) or HIRC0 depend on HIRCSEL(CLK_CLKSEL0[3]) setting.
<br>
</div></td></tr><tr><td>
[27:26]</td><td>SPI2SEL</td><td><div style="word-wrap: break-word;"><b>SPI2 Clock Source Selection
</b><br>
00 = Clock source from PLL.
<br>
01 = Clock source from HCLK.
<br>
10 = Clock source from 4~32 MHz external high speed crystal oscillator (HXT).
<br>
11 = Clock source from 36 MHz internal high speed RC oscillator (HIRC1) or HIRC0 depend on HIRCSEL(CLK_CLKSEL0[3]) setting.
<br>
</div></td></tr><tr><td>
[29:28]</td><td>WDTSEL</td><td><div style="word-wrap: break-word;"><b>WDT Clock Source Selection
</b><br>
00 = reserved.
<br>
01 = Clock source from LXT.
<br>
10 = Clock source from HCLK/2048.
<br>
11 = Clock source from LIRC
<br>
</div></td></tr><tr><td>
[31:30]</td><td>WWDTSEL</td><td><div style="word-wrap: break-word;"><b>WDT Clock Source Selection
</b><br>
00 = reserved.
<br>
01 = reserved.
<br>
10 = Clock source from HCLK/2048.
<br>
11 = Clock source from LIRC
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l04906">4906</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ac38ba89e15ce9e37866aff665694b613"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac38ba89e15ce9e37866aff665694b613">&#9670;&nbsp;</a></span>CLKSEL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CLKSEL2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0018] Clock Source Select Control Register 2</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CLKSEL2
</font><br><p> <font size="2">
Offset: 0x18  Clock Source Select Control Register 2
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[2:0]</td><td>UART1SEL</td><td><div style="word-wrap: break-word;"><b>UART1 Clock Source Selection
</b><br>
000 = Clock source from 4~32 MHz external high speed crystal oscillator (HXT).
<br>
001 = Clock source from 32.768 kHz external low speed crystal oscillator (LXT).
<br>
010 = Clock source from PLL.
<br>
011 = Clock source from 36 MHz internal high speed RC oscillator (HIRC1) or HIRC0 depend on HIRCSEL(CLK_CLKSEL0[3]) setting.
<br>
Others = Clock source from 4 MHz internal medium speed RC oscillator (MIRC).
<br>
</div></td></tr><tr><td>
[6:4]</td><td>CLKOSEL</td><td><div style="word-wrap: break-word;"><b>Clock Divider Clock Source Selection
</b><br>
000 = Clock source from 4~32 MHz external high speed crystal oscillator (HXT).
<br>
001 = Clock source from 32.768 kHz external low speed crystal oscillator (LXT).
<br>
010 = Clock source from HCLK.
<br>
011 = Clock source from 36 MHz internal high speed RC oscillator (HIRC1) or HIRC0 depend on HIRCSEL(CLK_CLKSEL0[3]) setting.
<br>
Others = Clock source from 4 MHz internal medium speed RC oscillator (MIRC).
<br>
</div></td></tr><tr><td>
[10:8]</td><td>TMR2SEL</td><td><div style="word-wrap: break-word;"><b>Timer2 Clock Source Selection
</b><br>
000 = Clock source from 4~32 MHz external high speed crystal oscillator (HXT).
<br>
001 = Clock source from 32.768 kHz external low speed crystal oscillator (LXT).
<br>
010 = Clock source from 10 kHz internal low speed RC oscillator (LIRC).
<br>
011 = Clock source from external clock pin.
<br>
100 = Clock source from 36 MHz internal high speed RC oscillator (HIRC1) or HIRC0 depend on HIRCSEL(CLK_CLKSEL0[3]) setting.
<br>
101 = Clock source from 4 MHz internal medium speed RC oscillator (MIRC)
<br>
Others = Clock source from HCLK.
<br>
</div></td></tr><tr><td>
[14:12]</td><td>TMR3SEL</td><td><div style="word-wrap: break-word;"><b>Timer3 Clock Source Selection
</b><br>
000 = Clock source from 4~32 MHz external high speed crystal oscillator (HXT).
<br>
001 = Clock source from 32.768 kHz external low speed crystal oscillator (LXT).
<br>
010 = Clock source from 10 kHz internal low speed RC oscillator (LIRC).
<br>
011 = Clock source from external clock pin.
<br>
100 = Clock source from 36 MHz internal high speed RC oscillator (HIRC1) or HIRC0 depend on HIRCSEL(CLK_CLKSEL0[3]) setting.
<br>
101 = Clock source from 4 MHz internal medium speed RC oscillator (MIRC).
<br>
Others = Clock source from HCLK.
<br>
</div></td></tr><tr><td>
[18:16]</td><td>SC0SEL</td><td><div style="word-wrap: break-word;"><b>SC0 Clock Source Selection
</b><br>
000 = Clock source from 4~32 MHz external high speed crystal oscillator (HXT).
<br>
001 = Clock source from PLL.
<br>
010 = Clock source from 36 MHz internal high speed RC oscillator (HIRC1) or HIRC0 depend on HIRCSEL(CLK_CLKSEL0[3]) setting.
<br>
011 = Clock source from 4 MHz internal medium speed RC oscillator (MIRC).
<br>
Others = Clock source from HCLK.
<br>
</div></td></tr><tr><td>
[22:20]</td><td>SC1SEL</td><td><div style="word-wrap: break-word;"><b>SC1 Clock Source Selection
</b><br>
000 = Clock source from 4~32 MHz external high speed crystal oscillator (HXT).
<br>
001 = Clock source from PLL.
<br>
010 = Clock source from 36 MHz internal high speed RC oscillator (HIRC1) or HIRC0 depend on HIRCSEL(CLK_CLKSEL0[3]) setting.
<br>
011 = Clock source from 4 MHz internal medium speed RC oscillator (MIRC).
<br>
Others = Clock source from HCLK.
<br>
</div></td></tr><tr><td>
[25:24]</td><td>SPI1SEL</td><td><div style="word-wrap: break-word;"><b>SPI1 Clock Source Selection
</b><br>
00 = Clock source from PLL.
<br>
01 = Clock source from HCLK.
<br>
10 = Clock source from 4~32 MHz external high speed crystal oscillator (HXT).
<br>
11 = Clock source from 36 MHz internal high speed RC oscillator (HIRC1) or HIRC0 depend on HIRCSEL(CLK_CLKSEL0[3]) setting.
<br>
</div></td></tr><tr><td>
[27:26]</td><td>SPI3SEL</td><td><div style="word-wrap: break-word;"><b>SPI3 Clock Source Selection
</b><br>
00 = Clock source from PLL.
<br>
01 = Clock source from HCLK.
<br>
10 = Clock source from 4~32 MHz external high speed crystal oscillator (HXT).
<br>
11 = Clock source from 36 MHz internal high speed RC oscillator (HIRC1) or HIRC0 depend on HIRCSEL(CLK_CLKSEL0[3]) setting.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l04907">4907</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="af38233aaa7c69463ab8e69a96e0f2c00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af38233aaa7c69463ab8e69a96e0f2c00">&#9670;&nbsp;</a></span>PLLCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::PLLCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0024] PLL Control Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PLLCTL
</font><br><p> <font size="2">
Offset: 0x24  PLL Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[5:0]</td><td>PLLMLP</td><td><div style="word-wrap: break-word;"><b>PLL Multiple
</b><br>
000000: Reserved
<br>
000001: X1
<br>
000010: X2
<br>
000011: X3
<br>
000100: X4
<br>
...
<br>
010000:X16
<br>
...
<br>
100000: X32
<br>
100100: X36
<br>
0thers: Reserved
<br>
PLL output frequency: PLL input frequency * PLLMLP.
<br>
PLL output frequency range: 16MHz ~ 36MHz
<br>
</div></td></tr><tr><td>
[13:8]</td><td>INDIV</td><td><div style="word-wrap: break-word;"><b>PLL Input Source Divider
</b><br>
The PLL input clock frequency = (PLL Clock Source frequency) / (INDIV + 1).
<br>
PLL input clock frequency range: 0.8MHz ~ 2MHz
<br>
</div></td></tr><tr><td>
[15:14]</td><td>STBTSEL</td><td><div style="word-wrap: break-word;"><b>PLL Stable Time Selection
</b><br>
00 = 100 cycle time of input clock source.
<br>
01 = 120 cycle time of input clock source.
<br>
10 = 180 cycle time of input clock source.
<br>
11 = 240 cycle time of input clock source.
<br>
</div></td></tr><tr><td>
[16]</td><td>PD</td><td><div style="word-wrap: break-word;"><b>Power-down Mode
</b><br>
If set the PDEN bit 1 in CLK_PWRCTL register, the PLL will enter Power-down mode too
<br>
0 = PLL is in normal mode.
<br>
1 = PLL is in power-down mode (default).
<br>
</div></td></tr><tr><td>
[18:17]</td><td>PLLSRC</td><td><div style="word-wrap: break-word;"><b>PLL Source Clock Select
</b><br>
00 = PLL source clock from HXT.
<br>
01 = PLL source clock from HIRC0 or HIRC1.
<br>
10 = PLL source clock from MIRC
<br>
11 = reserved.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l04910">4910</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a043e27c91826440621f653efb2a0b4ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a043e27c91826440621f653efb2a0b4ca">&#9670;&nbsp;</a></span>PWRCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::PWRCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0000] System Power-down Control Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PWRCTL
</font><br><p> <font size="2">
Offset: 0x00  System Power-down Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>HXTEN</td><td><div style="word-wrap: break-word;"><b>HXT Enable Bit (Write Protect)
</b><br>
0 = 4~32 MHz external high speed crystal (HXT) Disabled.
<br>
1 = 4~32 MHz external high speed crystal (HXT) Enabled.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[1]</td><td>LXTEN</td><td><div style="word-wrap: break-word;"><b>LXT Enable Bit (Write Protect)
</b><br>
0 = 32.768 kHz external low speed crystal (LXT) Disabled.
<br>
1 = 32.768 kHz external low speed crystal (LXT) Enabled.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[2]</td><td>HIRC0EN</td><td><div style="word-wrap: break-word;"><b>HIRC0 Enable Bit (Write Protect)
</b><br>
0 = 12~16 MHz internal high speed RC oscillator (HIRC0) Disabled.
<br>
1 = 12~16 MHz internal high speed RC oscillator (HIRC0) Enabled.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[3]</td><td>LIRCEN</td><td><div style="word-wrap: break-word;"><b>LIRC Enable Bit (Write Protect)
</b><br>
0 = 10 kHz internal low speed RC oscillator (LIRC) Disabled.
<br>
1 = 10 kHz internal low speed RC oscillator (LIRC) Enabled.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[4]</td><td>PDWKDLY</td><td><div style="word-wrap: break-word;"><b>Enable the Wake-up Delay Counter (Write Protect)
</b><br>
When the chip wakes up from Power-down mode, the clock control will delay 4096 clock cycles to wait system clock stable when chip works at 4~32 MHz external high speed crystal oscillator (HXT).
<br>
0 = Clock cycles delay Disabled.
<br>
1 = Clock cycles delay Enabled.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[5]</td><td>PDWKIEN</td><td><div style="word-wrap: break-word;"><b>Power-Down Mode Wake-Up Interrupt Enable Bit (Write Protect)
</b><br>
0 = Power-down mode wake-up interrupt Disabled.
<br>
1 = Power-down mode wake-up interrupt Enabled.
<br>
Note1: The interrupt (EINT0~1, GPIO,, UART0~1, WDT, ACMP01, BOD, RTC, TMR0~3, I2C0~1 or SPI0 ~3 )will occur when PDWKIEN are high.
<br>
Note2: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[6]</td><td>PDEN</td><td><div style="word-wrap: break-word;"><b>System Power-Down Enable (Write Protect)
</b><br>
When this bit is set to 1, Power-down mode is enabled and chip Power-down behavior will depend on the PDWTCPU bit.
<br>
(a) If the PDWTCPU is 0, then the chip enters Power-down mode immediately after the PDEN bit set
<br>
(default)
<br>
(b) if the PDWTCPU is 1, then the chip keeps active till the CPU sleep mode is also active and then the chip enters Power-down mode.
<br>
When chip wakes up from Power-down mode, this bit is auto cleared
<br>
Users need to set this bit again for next Power-down.
<br>
In Power-down mode, HXT and the HIRC will be disabled in this mode, but LXT and LIRC are not controlled by Power-down mode.
<br>
In Power-down mode, the PLL and system clock are disabled, and ignored the clock source selection
<br>
The clocks of peripheral are not controlled by Power-down mode, if the peripheral clock source is from LXT or LIRC.
<br>
0 = Chip operating normally or chip in idle mode because of WFI command.
<br>
1 = Chip enters Power-down mode instant or wait CPU sleep command WFI.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[8]</td><td>HXTSLTYP</td><td><div style="word-wrap: break-word;"><b>HXT Mode Selection (Write Protect)
</b><br>
0 = High frequency crystal loop back path Disabled. It is used for external oscillator.
<br>
1 = High frequency crystal loop back path Enabled. It is used for external crystal.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[12:10]</td><td>HXTGAIN</td><td><div style="word-wrap: break-word;"><b>HXT Gain Control Bit (Write Protect)
</b><br>
Gain control is used to enlarge the gain of crystal to make sure crystal wok normally
<br>
If gain control is enabled, crystal will consume more power than gain control off.
<br>
000= HXT frequency is lower than from 4 MHz.
<br>
001 = HXT frequency is from 4 MHz to 8 MHz.
<br>
010 = HXT frequency is from 8 MHz to 12 MHz.
<br>
011= HXT frequency is from 12 MHz to 16 MHz.
<br>
100 = HXT frequency is from 16 MHz to 24 MHz.
<br>
101 = HXT frequency is from 24 MHz to 32 MHz.
<br>
110 = HXT frequency is from 32 MHz to 36 MHz.
<br>
111 = HXT frequency is higher than 36 MHz.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[13]</td><td>HIRC0FSEL</td><td><div style="word-wrap: break-word;"><b>HIRC0 Output Frequency Select Bit
</b><br>
0 = HIRC0 will output 12MHz clock.
<br>
1 = HIRC0 will output 16MHz Clock.
<br>
</div></td></tr><tr><td>
[14]</td><td>HIRC0FSTOP</td><td><div style="word-wrap: break-word;"><b>HIRC0 Stop Output When Frequency Changes (Write Protect)
</b><br>
0 = HIRC0 will continue to output when HIRC frequency changes.
<br>
1 = HIRC0 will suppress to output during first 16 clocks when HIRC frequency change.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[24]</td><td>HIRC1EN</td><td><div style="word-wrap: break-word;"><b>HIRC1 Enable Bit (Write Protect)
</b><br>
0 = 36 MHz internal high speed RC oscillator (HIRC1) Disabled.
<br>
1 = 36 MHz internal high speed RC oscillator (HIRC1) Enabled.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[25]</td><td>MIRCEN</td><td><div style="word-wrap: break-word;"><b>MIRC Enable Bit (Write Protect)
</b><br>
0 = 4 MHz internal medium speed RC oscillator (MIRC) Disabled.
<br>
1 = 4 MHz internal medium speed RC oscillator (MIRC) Enabled.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l04901">4901</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a71522f2190f0f02496f2f898a1d47fd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71522f2190f0f02496f2f898a1d47fd7">&#9670;&nbsp;</a></span>STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x000c] Clock status monitor Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">STATUS
</font><br><p> <font size="2">
Offset: 0x0C  Clock status monitor Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>HXTSTB</td><td><div style="word-wrap: break-word;"><b>HXT Clock Source Stable Flag (Read Only)
</b><br>
0 = 4~36 MHz external high speed crystal oscillator (HXT) clock is not stable or disabled.
<br>
1 = 4~36 MHz external high speed crystal oscillator (HXT) clock is stable and enabled.
<br>
</div></td></tr><tr><td>
[1]</td><td>LXTSTB</td><td><div style="word-wrap: break-word;"><b>LXT Clock Source Stable Flag (Read Only)
</b><br>
0 = 32.768 kHz external low speed crystal oscillator (LXT) clock is not stable or disabled.
<br>
1 = 32.768 kHz external low speed crystal oscillator (LXT) clock is stabled and enabled.
<br>
</div></td></tr><tr><td>
[2]</td><td>PLLSTB</td><td><div style="word-wrap: break-word;"><b>Internal PLL Clock Source Stable Flag (Read Only)
</b><br>
0 = Internal PLL clock is not stable or disabled.
<br>
1 = Internal PLL clock is stable and enabled.
<br>
</div></td></tr><tr><td>
[3]</td><td>LIRCSTB</td><td><div style="word-wrap: break-word;"><b>LIRC Clock Source Stable Flag (Read Only)
</b><br>
0 = 10 kHz internal low speed RC oscillator (LIRC) clock is not stable or disabled.
<br>
1 = 10 kHz internal low speed RC oscillator (LIRC) clock is stable and enabled.
<br>
</div></td></tr><tr><td>
[4]</td><td>HIRC0STB</td><td><div style="word-wrap: break-word;"><b>HIRC0 Clock Source Stable Flag (Read Only)
</b><br>
0 = 12~16 MHz internal high speed RC oscillator (HIRC0) clock is not stable or disabled.
<br>
1 = 12~16 MHz internal high speed RC oscillator (HIRC0) clock is stable and enabled.
<br>
</div></td></tr><tr><td>
[5]</td><td>HIRC1STB</td><td><div style="word-wrap: break-word;"><b>HIRC Clock Source Stable Flag (Read Only)
</b><br>
0 = 36 MHz internal high speed RC oscillator (HIRC1) clock is not stable or disabled.
<br>
1 = 36 MHz internal high speed RC oscillator (HIRC1) clock is stable and enabled.
<br>
</div></td></tr><tr><td>
[6]</td><td>MIRCSTB</td><td><div style="word-wrap: break-word;"><b>MIRC Clock Source Stable Flag (Read Only)
</b><br>
0 = 4 MHz internal medium speed RC oscillator (MIRC) clock is not stable or disabled.
<br>
1 = 4 MHz internal medium speed RC oscillator (MIRC) clock is stable and enabled.
<br>
</div></td></tr><tr><td>
[7]</td><td>CLKSFAIL</td><td><div style="word-wrap: break-word;"><b>Clock Switching Fail Flag (Read Only)
</b><br>
This bit is updated when software switches system clock source
<br>
If switch target clock is stable, this bit will be set to 0
<br>
If switch target clock is not stable, this bit will be set to 1.
<br>
0 = Clock switching success.
<br>
1 = Clock switching failure.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l04904">4904</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="acf2f4ba263a88e40457429e592c2257b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf2f4ba263a88e40457429e592c2257b">&#9670;&nbsp;</a></span>WKINTSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::WKINTSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0030] Wake-up Interrupt Status</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">WKINTSTS
</font><br><p> <font size="2">
Offset: 0x30  Wake-up Interrupt Status
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>PDWKIF</td><td><div style="word-wrap: break-word;"><b>Wake-up Interrupt Status in Chip Power-down Mode
</b><br>
This bit indicates that some event resumes chip from Power-down mode
<br>
The status is set if external interrupts, UART, GPIO, RTC, USB, SPI, Timer, WDT, and BOD wake-up occurred.
<br>
Write 1 to clear this bit.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l04915">4915</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>C:/Users/yachen/workzone/bsp/nano103bsp/Library/Device/Nuvoton/Nano103/Include/<a class="el" href="_nano103_8h_source.html">Nano103.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Nov 7 2019 13:29:37 for Nano103 BSP by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
